Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 20:12:13 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.830        0.000                      0                 6546        0.021        0.000                      0                 6546        3.500        0.000                       0                  3251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.830        0.000                      0                 6546        0.021        0.000                      0                 6546        3.500        0.000                       0                  3251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 3.658ns (41.110%)  route 5.240ns (58.890%))
  Logic Levels:           15  (CARRY4=11 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.545     5.053    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  main/distance_calc/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.419     5.472 r  main/distance_calc/i_reg[1]/Q
                         net (fo=96, routed)          1.339     6.811    main/distance_calc/i[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.299     7.110 r  main/distance_calc/intermediate_subs_out[7][3]_i_19/O
                         net (fo=1, routed)           0.000     7.110    main/distance_calc/intermediate_subs_out[7][3]_i_19_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     7.327 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_10/O
                         net (fo=4, routed)           1.307     8.633    main/distance_calc/intermediate_subs_out_reg[7][3]_i_10_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.299     8.932 r  main/distance_calc/intermediate_subs_out[7][31]_i_55/O
                         net (fo=1, routed)           0.000     8.932    main/distance_calc/intermediate_subs_out[7][31]_i_55_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.482 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.482    main/distance_calc/intermediate_subs_out_reg[7][31]_i_40_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.596    main/distance_calc/intermediate_subs_out_reg[7][31]_i_31_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.710    main/distance_calc/intermediate_subs_out_reg[7][31]_i_16_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.824 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_10/CO[3]
                         net (fo=31, routed)          1.016    10.841    main/distance_calc/p_0_in
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.150    10.991 r  main/distance_calc/intermediate_subs_out[7][3]_i_5/O
                         net (fo=1, routed)           0.000    10.991    main/distance_calc/p_1_in[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.474 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.474    main/distance_calc/intermediate_subs_out_reg[7][3]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.588 r  main/distance_calc/intermediate_subs_out_reg[7][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.588    main/distance_calc/intermediate_subs_out_reg[7][7]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.702 r  main/distance_calc/intermediate_subs_out_reg[7][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.702    main/distance_calc/intermediate_subs_out_reg[7][11]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  main/distance_calc/intermediate_subs_out_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    main/distance_calc/intermediate_subs_out_reg[7][15]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  main/distance_calc/intermediate_subs_out_reg[7][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.930    main/distance_calc/intermediate_subs_out_reg[7][19]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  main/distance_calc/intermediate_subs_out_reg[7][23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.053    main/distance_calc/intermediate_subs_out_reg[7][23]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.382 r  main/distance_calc/intermediate_subs_out_reg[7][27]_i_1/O[3]
                         net (fo=8, routed)           1.569    13.951    main/distance_calc/intermediate_subs_out0_in[27]
    SLICE_X12Y93         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.440    14.769    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[4][27]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.210    14.780    main/distance_calc/intermediate_subs_out_reg[4][27]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  0.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 buf_out/queue_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            buf_out/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.798%)  route 0.147ns (37.202%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.594     1.462    buf_out/clk_100mhz_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  buf_out/queue_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  buf_out/queue_reg[2][3]/Q
                         net (fo=1, routed)           0.147     1.750    buf_out/queue_reg[2]_5[3]
    SLICE_X4Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  buf_out/data_out[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.795    buf_out/data_out[3]_i_2__2_n_0
    SLICE_X4Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     1.857 r  buf_out/data_out_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    buf_out/queue[3]
    SLICE_X4Y50          FDRE                                         r  buf_out/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        0.863     1.976    buf_out/clk_100mhz_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  buf_out/data_out_reg[3]/C
                         clock pessimism             -0.245     1.731    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.836    buf_out/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  main/gmem/ptr_mem/BRAM_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X6Y64   count_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y64   count_in_reg[0]/C



