{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 15:36:05 2021 " "Info: Processing started: Thu Dec 09 15:36:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.vwf " "Info: Using vector source file \"D:/WD500/MIPS1CYCLE/MIPS1CYCLE.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[0\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[2\]\[0\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[2\]\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[0\]\[0\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[0\]\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[1\]\[1\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[1\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[3\]\[1\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[3\]\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[2\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[7\]\[2\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[7\]\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[2\]\[2\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[2\]\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[0\]\[2\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[0\]\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[5\]\[3\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[5\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[1\]\[3\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[1\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[3\]\[3\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[3\]\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[4\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[2\]\[4\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[2\]\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[3\]\[5\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[3\]\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[6\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[7\]\[6\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[7\]\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[2\]\[6\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[2\]\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[5\]\[7\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[5\]\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[3\]\[7\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[3\]\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[8\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[10\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[10\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[7\]\[10\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[7\]\[10\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[5\]\[11\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[5\]\[11\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[12\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[12\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[14\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[4\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[7\]\[14\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[7\]\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[5\]\[15\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[5\]\[15\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[6\]\[16\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[6\]\[16\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[6\]\[18\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[6\]\[18\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[6\]\[20\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[6\]\[20\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[6\]\[22\] " "Info: Register: \|MIPS1CYCLE\|DataPath:MIPSDP\|DataMemory:datamemory\|DMem\[6\]\[22\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     36.26 % " "Info: Simulation coverage is      36.26 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "55527 " "Info: Number of transitions in simulation is 55527" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4347 " "Info: Allocated 4347 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 15:36:20 2021 " "Info: Processing ended: Thu Dec 09 15:36:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
