// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_7_i,
        col_sum_7_o,
        col_sum_7_o_ap_vld,
        row_buf_7_address0,
        row_buf_7_ce0,
        row_buf_7_q0,
        conv_i343,
        col_sum_15_i,
        col_sum_15_o,
        col_sum_15_o_ap_vld,
        col_sum_23_i,
        col_sum_23_o,
        col_sum_23_o_ap_vld,
        col_sum_31_i,
        col_sum_31_o,
        col_sum_31_o_ap_vld,
        col_sum_39_i,
        col_sum_39_o,
        col_sum_39_o_ap_vld,
        col_sum_47_i,
        col_sum_47_o,
        col_sum_47_o_ap_vld,
        col_sum_55_i,
        col_sum_55_o,
        col_sum_55_o_ap_vld,
        col_sum_63_i,
        col_sum_63_o,
        col_sum_63_o_ap_vld,
        col_sum_6_i,
        col_sum_6_o,
        col_sum_6_o_ap_vld,
        row_buf_6_address0,
        row_buf_6_ce0,
        row_buf_6_q0,
        col_sum_14_i,
        col_sum_14_o,
        col_sum_14_o_ap_vld,
        col_sum_22_i,
        col_sum_22_o,
        col_sum_22_o_ap_vld,
        col_sum_30_i,
        col_sum_30_o,
        col_sum_30_o_ap_vld,
        col_sum_38_i,
        col_sum_38_o,
        col_sum_38_o_ap_vld,
        col_sum_46_i,
        col_sum_46_o,
        col_sum_46_o_ap_vld,
        col_sum_54_i,
        col_sum_54_o,
        col_sum_54_o_ap_vld,
        col_sum_62_i,
        col_sum_62_o,
        col_sum_62_o_ap_vld,
        col_sum_5_i,
        col_sum_5_o,
        col_sum_5_o_ap_vld,
        row_buf_5_address0,
        row_buf_5_ce0,
        row_buf_5_q0,
        col_sum_13_i,
        col_sum_13_o,
        col_sum_13_o_ap_vld,
        col_sum_21_i,
        col_sum_21_o,
        col_sum_21_o_ap_vld,
        col_sum_29_i,
        col_sum_29_o,
        col_sum_29_o_ap_vld,
        col_sum_37_i,
        col_sum_37_o,
        col_sum_37_o_ap_vld,
        col_sum_45_i,
        col_sum_45_o,
        col_sum_45_o_ap_vld,
        col_sum_53_i,
        col_sum_53_o,
        col_sum_53_o_ap_vld,
        col_sum_61_i,
        col_sum_61_o,
        col_sum_61_o_ap_vld,
        col_sum_4_i,
        col_sum_4_o,
        col_sum_4_o_ap_vld,
        row_buf_4_address0,
        row_buf_4_ce0,
        row_buf_4_q0,
        col_sum_12_i,
        col_sum_12_o,
        col_sum_12_o_ap_vld,
        col_sum_20_i,
        col_sum_20_o,
        col_sum_20_o_ap_vld,
        col_sum_28_i,
        col_sum_28_o,
        col_sum_28_o_ap_vld,
        col_sum_36_i,
        col_sum_36_o,
        col_sum_36_o_ap_vld,
        col_sum_44_i,
        col_sum_44_o,
        col_sum_44_o_ap_vld,
        col_sum_52_i,
        col_sum_52_o,
        col_sum_52_o_ap_vld,
        col_sum_60_i,
        col_sum_60_o,
        col_sum_60_o_ap_vld,
        col_sum_3_i,
        col_sum_3_o,
        col_sum_3_o_ap_vld,
        row_buf_3_address0,
        row_buf_3_ce0,
        row_buf_3_q0,
        col_sum_11_i,
        col_sum_11_o,
        col_sum_11_o_ap_vld,
        col_sum_19_i,
        col_sum_19_o,
        col_sum_19_o_ap_vld,
        col_sum_27_i,
        col_sum_27_o,
        col_sum_27_o_ap_vld,
        col_sum_35_i,
        col_sum_35_o,
        col_sum_35_o_ap_vld,
        col_sum_43_i,
        col_sum_43_o,
        col_sum_43_o_ap_vld,
        col_sum_51_i,
        col_sum_51_o,
        col_sum_51_o_ap_vld,
        col_sum_59_i,
        col_sum_59_o,
        col_sum_59_o_ap_vld,
        col_sum_2_i,
        col_sum_2_o,
        col_sum_2_o_ap_vld,
        row_buf_2_address0,
        row_buf_2_ce0,
        row_buf_2_q0,
        col_sum_10_i,
        col_sum_10_o,
        col_sum_10_o_ap_vld,
        col_sum_18_i,
        col_sum_18_o,
        col_sum_18_o_ap_vld,
        col_sum_26_i,
        col_sum_26_o,
        col_sum_26_o_ap_vld,
        col_sum_34_i,
        col_sum_34_o,
        col_sum_34_o_ap_vld,
        col_sum_42_i,
        col_sum_42_o,
        col_sum_42_o_ap_vld,
        col_sum_50_i,
        col_sum_50_o,
        col_sum_50_o_ap_vld,
        col_sum_58_i,
        col_sum_58_o,
        col_sum_58_o_ap_vld,
        col_sum_1_i,
        col_sum_1_o,
        col_sum_1_o_ap_vld,
        row_buf_1_address0,
        row_buf_1_ce0,
        row_buf_1_q0,
        col_sum_9_i,
        col_sum_9_o,
        col_sum_9_o_ap_vld,
        col_sum_17_i,
        col_sum_17_o,
        col_sum_17_o_ap_vld,
        col_sum_25_i,
        col_sum_25_o,
        col_sum_25_o_ap_vld,
        col_sum_33_i,
        col_sum_33_o,
        col_sum_33_o_ap_vld,
        col_sum_41_i,
        col_sum_41_o,
        col_sum_41_o_ap_vld,
        col_sum_49_i,
        col_sum_49_o,
        col_sum_49_o_ap_vld,
        col_sum_57_i,
        col_sum_57_o,
        col_sum_57_o_ap_vld,
        col_sum_i,
        col_sum_o,
        col_sum_o_ap_vld,
        i,
        col_sum_56_i,
        col_sum_56_o,
        col_sum_56_o_ap_vld,
        col_sum_48_i,
        col_sum_48_o,
        col_sum_48_o_ap_vld,
        col_sum_40_i,
        col_sum_40_o,
        col_sum_40_o_ap_vld,
        col_sum_32_i,
        col_sum_32_o,
        col_sum_32_o_ap_vld,
        col_sum_24_i,
        col_sum_24_o,
        col_sum_24_o_ap_vld,
        col_sum_16_i,
        col_sum_16_o,
        col_sum_16_o_ap_vld,
        col_sum_8_i,
        col_sum_8_o,
        col_sum_8_o_ap_vld,
        row_buf_address0,
        row_buf_ce0,
        row_buf_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_7_i;
output  [23:0] col_sum_7_o;
output   col_sum_7_o_ap_vld;
output  [2:0] row_buf_7_address0;
output   row_buf_7_ce0;
input  [23:0] row_buf_7_q0;
input  [23:0] conv_i343;
input  [23:0] col_sum_15_i;
output  [23:0] col_sum_15_o;
output   col_sum_15_o_ap_vld;
input  [23:0] col_sum_23_i;
output  [23:0] col_sum_23_o;
output   col_sum_23_o_ap_vld;
input  [23:0] col_sum_31_i;
output  [23:0] col_sum_31_o;
output   col_sum_31_o_ap_vld;
input  [23:0] col_sum_39_i;
output  [23:0] col_sum_39_o;
output   col_sum_39_o_ap_vld;
input  [23:0] col_sum_47_i;
output  [23:0] col_sum_47_o;
output   col_sum_47_o_ap_vld;
input  [23:0] col_sum_55_i;
output  [23:0] col_sum_55_o;
output   col_sum_55_o_ap_vld;
input  [23:0] col_sum_63_i;
output  [23:0] col_sum_63_o;
output   col_sum_63_o_ap_vld;
input  [23:0] col_sum_6_i;
output  [23:0] col_sum_6_o;
output   col_sum_6_o_ap_vld;
output  [2:0] row_buf_6_address0;
output   row_buf_6_ce0;
input  [23:0] row_buf_6_q0;
input  [23:0] col_sum_14_i;
output  [23:0] col_sum_14_o;
output   col_sum_14_o_ap_vld;
input  [23:0] col_sum_22_i;
output  [23:0] col_sum_22_o;
output   col_sum_22_o_ap_vld;
input  [23:0] col_sum_30_i;
output  [23:0] col_sum_30_o;
output   col_sum_30_o_ap_vld;
input  [23:0] col_sum_38_i;
output  [23:0] col_sum_38_o;
output   col_sum_38_o_ap_vld;
input  [23:0] col_sum_46_i;
output  [23:0] col_sum_46_o;
output   col_sum_46_o_ap_vld;
input  [23:0] col_sum_54_i;
output  [23:0] col_sum_54_o;
output   col_sum_54_o_ap_vld;
input  [23:0] col_sum_62_i;
output  [23:0] col_sum_62_o;
output   col_sum_62_o_ap_vld;
input  [23:0] col_sum_5_i;
output  [23:0] col_sum_5_o;
output   col_sum_5_o_ap_vld;
output  [2:0] row_buf_5_address0;
output   row_buf_5_ce0;
input  [23:0] row_buf_5_q0;
input  [23:0] col_sum_13_i;
output  [23:0] col_sum_13_o;
output   col_sum_13_o_ap_vld;
input  [23:0] col_sum_21_i;
output  [23:0] col_sum_21_o;
output   col_sum_21_o_ap_vld;
input  [23:0] col_sum_29_i;
output  [23:0] col_sum_29_o;
output   col_sum_29_o_ap_vld;
input  [23:0] col_sum_37_i;
output  [23:0] col_sum_37_o;
output   col_sum_37_o_ap_vld;
input  [23:0] col_sum_45_i;
output  [23:0] col_sum_45_o;
output   col_sum_45_o_ap_vld;
input  [23:0] col_sum_53_i;
output  [23:0] col_sum_53_o;
output   col_sum_53_o_ap_vld;
input  [23:0] col_sum_61_i;
output  [23:0] col_sum_61_o;
output   col_sum_61_o_ap_vld;
input  [23:0] col_sum_4_i;
output  [23:0] col_sum_4_o;
output   col_sum_4_o_ap_vld;
output  [2:0] row_buf_4_address0;
output   row_buf_4_ce0;
input  [23:0] row_buf_4_q0;
input  [23:0] col_sum_12_i;
output  [23:0] col_sum_12_o;
output   col_sum_12_o_ap_vld;
input  [23:0] col_sum_20_i;
output  [23:0] col_sum_20_o;
output   col_sum_20_o_ap_vld;
input  [23:0] col_sum_28_i;
output  [23:0] col_sum_28_o;
output   col_sum_28_o_ap_vld;
input  [23:0] col_sum_36_i;
output  [23:0] col_sum_36_o;
output   col_sum_36_o_ap_vld;
input  [23:0] col_sum_44_i;
output  [23:0] col_sum_44_o;
output   col_sum_44_o_ap_vld;
input  [23:0] col_sum_52_i;
output  [23:0] col_sum_52_o;
output   col_sum_52_o_ap_vld;
input  [23:0] col_sum_60_i;
output  [23:0] col_sum_60_o;
output   col_sum_60_o_ap_vld;
input  [23:0] col_sum_3_i;
output  [23:0] col_sum_3_o;
output   col_sum_3_o_ap_vld;
output  [2:0] row_buf_3_address0;
output   row_buf_3_ce0;
input  [23:0] row_buf_3_q0;
input  [23:0] col_sum_11_i;
output  [23:0] col_sum_11_o;
output   col_sum_11_o_ap_vld;
input  [23:0] col_sum_19_i;
output  [23:0] col_sum_19_o;
output   col_sum_19_o_ap_vld;
input  [23:0] col_sum_27_i;
output  [23:0] col_sum_27_o;
output   col_sum_27_o_ap_vld;
input  [23:0] col_sum_35_i;
output  [23:0] col_sum_35_o;
output   col_sum_35_o_ap_vld;
input  [23:0] col_sum_43_i;
output  [23:0] col_sum_43_o;
output   col_sum_43_o_ap_vld;
input  [23:0] col_sum_51_i;
output  [23:0] col_sum_51_o;
output   col_sum_51_o_ap_vld;
input  [23:0] col_sum_59_i;
output  [23:0] col_sum_59_o;
output   col_sum_59_o_ap_vld;
input  [23:0] col_sum_2_i;
output  [23:0] col_sum_2_o;
output   col_sum_2_o_ap_vld;
output  [2:0] row_buf_2_address0;
output   row_buf_2_ce0;
input  [23:0] row_buf_2_q0;
input  [23:0] col_sum_10_i;
output  [23:0] col_sum_10_o;
output   col_sum_10_o_ap_vld;
input  [23:0] col_sum_18_i;
output  [23:0] col_sum_18_o;
output   col_sum_18_o_ap_vld;
input  [23:0] col_sum_26_i;
output  [23:0] col_sum_26_o;
output   col_sum_26_o_ap_vld;
input  [23:0] col_sum_34_i;
output  [23:0] col_sum_34_o;
output   col_sum_34_o_ap_vld;
input  [23:0] col_sum_42_i;
output  [23:0] col_sum_42_o;
output   col_sum_42_o_ap_vld;
input  [23:0] col_sum_50_i;
output  [23:0] col_sum_50_o;
output   col_sum_50_o_ap_vld;
input  [23:0] col_sum_58_i;
output  [23:0] col_sum_58_o;
output   col_sum_58_o_ap_vld;
input  [23:0] col_sum_1_i;
output  [23:0] col_sum_1_o;
output   col_sum_1_o_ap_vld;
output  [2:0] row_buf_1_address0;
output   row_buf_1_ce0;
input  [23:0] row_buf_1_q0;
input  [23:0] col_sum_9_i;
output  [23:0] col_sum_9_o;
output   col_sum_9_o_ap_vld;
input  [23:0] col_sum_17_i;
output  [23:0] col_sum_17_o;
output   col_sum_17_o_ap_vld;
input  [23:0] col_sum_25_i;
output  [23:0] col_sum_25_o;
output   col_sum_25_o_ap_vld;
input  [23:0] col_sum_33_i;
output  [23:0] col_sum_33_o;
output   col_sum_33_o_ap_vld;
input  [23:0] col_sum_41_i;
output  [23:0] col_sum_41_o;
output   col_sum_41_o_ap_vld;
input  [23:0] col_sum_49_i;
output  [23:0] col_sum_49_o;
output   col_sum_49_o_ap_vld;
input  [23:0] col_sum_57_i;
output  [23:0] col_sum_57_o;
output   col_sum_57_o_ap_vld;
input  [23:0] col_sum_i;
output  [23:0] col_sum_o;
output   col_sum_o_ap_vld;
input  [7:0] i;
input  [23:0] col_sum_56_i;
output  [23:0] col_sum_56_o;
output   col_sum_56_o_ap_vld;
input  [23:0] col_sum_48_i;
output  [23:0] col_sum_48_o;
output   col_sum_48_o_ap_vld;
input  [23:0] col_sum_40_i;
output  [23:0] col_sum_40_o;
output   col_sum_40_o_ap_vld;
input  [23:0] col_sum_32_i;
output  [23:0] col_sum_32_o;
output   col_sum_32_o_ap_vld;
input  [23:0] col_sum_24_i;
output  [23:0] col_sum_24_o;
output   col_sum_24_o_ap_vld;
input  [23:0] col_sum_16_i;
output  [23:0] col_sum_16_o;
output   col_sum_16_o_ap_vld;
input  [23:0] col_sum_8_i;
output  [23:0] col_sum_8_o;
output   col_sum_8_o_ap_vld;
output  [2:0] row_buf_address0;
output   row_buf_ce0;
input  [23:0] row_buf_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;

reg ap_idle;
reg[23:0] col_sum_7_o;
reg col_sum_7_o_ap_vld;
reg[23:0] col_sum_15_o;
reg col_sum_15_o_ap_vld;
reg[23:0] col_sum_23_o;
reg col_sum_23_o_ap_vld;
reg[23:0] col_sum_31_o;
reg col_sum_31_o_ap_vld;
reg[23:0] col_sum_39_o;
reg col_sum_39_o_ap_vld;
reg[23:0] col_sum_47_o;
reg col_sum_47_o_ap_vld;
reg[23:0] col_sum_55_o;
reg col_sum_55_o_ap_vld;
reg[23:0] col_sum_63_o;
reg col_sum_63_o_ap_vld;
reg[23:0] col_sum_6_o;
reg col_sum_6_o_ap_vld;
reg[23:0] col_sum_14_o;
reg col_sum_14_o_ap_vld;
reg[23:0] col_sum_22_o;
reg col_sum_22_o_ap_vld;
reg[23:0] col_sum_30_o;
reg col_sum_30_o_ap_vld;
reg[23:0] col_sum_38_o;
reg col_sum_38_o_ap_vld;
reg[23:0] col_sum_46_o;
reg col_sum_46_o_ap_vld;
reg[23:0] col_sum_54_o;
reg col_sum_54_o_ap_vld;
reg[23:0] col_sum_62_o;
reg col_sum_62_o_ap_vld;
reg[23:0] col_sum_5_o;
reg col_sum_5_o_ap_vld;
reg[23:0] col_sum_13_o;
reg col_sum_13_o_ap_vld;
reg[23:0] col_sum_21_o;
reg col_sum_21_o_ap_vld;
reg[23:0] col_sum_29_o;
reg col_sum_29_o_ap_vld;
reg[23:0] col_sum_37_o;
reg col_sum_37_o_ap_vld;
reg[23:0] col_sum_45_o;
reg col_sum_45_o_ap_vld;
reg[23:0] col_sum_53_o;
reg col_sum_53_o_ap_vld;
reg[23:0] col_sum_61_o;
reg col_sum_61_o_ap_vld;
reg[23:0] col_sum_4_o;
reg col_sum_4_o_ap_vld;
reg[23:0] col_sum_12_o;
reg col_sum_12_o_ap_vld;
reg[23:0] col_sum_20_o;
reg col_sum_20_o_ap_vld;
reg[23:0] col_sum_28_o;
reg col_sum_28_o_ap_vld;
reg[23:0] col_sum_36_o;
reg col_sum_36_o_ap_vld;
reg[23:0] col_sum_44_o;
reg col_sum_44_o_ap_vld;
reg[23:0] col_sum_52_o;
reg col_sum_52_o_ap_vld;
reg[23:0] col_sum_60_o;
reg col_sum_60_o_ap_vld;
reg[23:0] col_sum_3_o;
reg col_sum_3_o_ap_vld;
reg[23:0] col_sum_11_o;
reg col_sum_11_o_ap_vld;
reg[23:0] col_sum_19_o;
reg col_sum_19_o_ap_vld;
reg[23:0] col_sum_27_o;
reg col_sum_27_o_ap_vld;
reg[23:0] col_sum_35_o;
reg col_sum_35_o_ap_vld;
reg[23:0] col_sum_43_o;
reg col_sum_43_o_ap_vld;
reg[23:0] col_sum_51_o;
reg col_sum_51_o_ap_vld;
reg[23:0] col_sum_59_o;
reg col_sum_59_o_ap_vld;
reg[23:0] col_sum_2_o;
reg col_sum_2_o_ap_vld;
reg[23:0] col_sum_10_o;
reg col_sum_10_o_ap_vld;
reg[23:0] col_sum_18_o;
reg col_sum_18_o_ap_vld;
reg[23:0] col_sum_26_o;
reg col_sum_26_o_ap_vld;
reg[23:0] col_sum_34_o;
reg col_sum_34_o_ap_vld;
reg[23:0] col_sum_42_o;
reg col_sum_42_o_ap_vld;
reg[23:0] col_sum_50_o;
reg col_sum_50_o_ap_vld;
reg[23:0] col_sum_58_o;
reg col_sum_58_o_ap_vld;
reg[23:0] col_sum_1_o;
reg col_sum_1_o_ap_vld;
reg[23:0] col_sum_9_o;
reg col_sum_9_o_ap_vld;
reg[23:0] col_sum_17_o;
reg col_sum_17_o_ap_vld;
reg[23:0] col_sum_25_o;
reg col_sum_25_o_ap_vld;
reg[23:0] col_sum_33_o;
reg col_sum_33_o_ap_vld;
reg[23:0] col_sum_41_o;
reg col_sum_41_o_ap_vld;
reg[23:0] col_sum_49_o;
reg col_sum_49_o_ap_vld;
reg[23:0] col_sum_57_o;
reg col_sum_57_o_ap_vld;
reg[23:0] col_sum_o;
reg col_sum_o_ap_vld;
reg[23:0] col_sum_56_o;
reg col_sum_56_o_ap_vld;
reg[23:0] col_sum_48_o;
reg col_sum_48_o_ap_vld;
reg[23:0] col_sum_40_o;
reg col_sum_40_o_ap_vld;
reg[23:0] col_sum_32_o;
reg col_sum_32_o_ap_vld;
reg[23:0] col_sum_24_o;
reg col_sum_24_o_ap_vld;
reg[23:0] col_sum_16_o;
reg col_sum_16_o_ap_vld;
reg[23:0] col_sum_8_o;
reg col_sum_8_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_1660_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [39:0] conv_i343_cast_fu_1648_p1;
reg  signed [39:0] conv_i343_cast_reg_3807;
wire   [5:0] trunc_ln47_fu_1668_p1;
reg   [5:0] trunc_ln47_reg_3823;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter1_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter2_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter3_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter4_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter5_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter6_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter7_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter8_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter9_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter10_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter11_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter12_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter13_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter14_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter15_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter16_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter17_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter18_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter19_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter20_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter21_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter22_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter23_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter24_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter25_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter26_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter27_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter28_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter29_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter30_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter31_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter32_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter33_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter34_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter35_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter36_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter37_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter38_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter39_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter40_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter41_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter42_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter43_reg;
reg   [5:0] trunc_ln47_reg_3823_pp0_iter44_reg;
wire   [2:0] lshr_ln2_fu_1672_p4;
reg   [2:0] lshr_ln2_reg_3859;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter1_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter2_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter3_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter4_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter5_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter6_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter7_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter8_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter9_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter10_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter11_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter12_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter13_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter14_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter15_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter16_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter17_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter18_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter19_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter20_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter21_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter22_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter23_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter24_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter25_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter26_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter27_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter28_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter29_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter30_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter31_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter32_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter33_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter34_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter35_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter36_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter37_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter38_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter39_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter40_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter41_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter42_reg;
reg   [2:0] lshr_ln2_reg_3859_pp0_iter43_reg;
wire   [23:0] col_sum_64_fu_1975_p2;
reg   [23:0] col_sum_64_reg_3944;
wire   [0:0] icmp_ln56_fu_1987_p2;
wire   [0:0] and_ln56_fu_2032_p2;
reg   [0:0] and_ln56_reg_3960;
wire   [0:0] and_ln56_1_fu_2044_p2;
reg   [0:0] and_ln56_1_reg_3964;
wire   [0:0] xor_ln56_2_fu_2050_p2;
reg   [0:0] xor_ln56_2_reg_3968;
wire   [23:0] col_sum_65_fu_2221_p2;
reg   [23:0] col_sum_65_reg_3972;
wire   [0:0] icmp_ln56_2_fu_2233_p2;
wire   [0:0] and_ln56_2_fu_2278_p2;
reg   [0:0] and_ln56_2_reg_3988;
wire   [0:0] and_ln56_3_fu_2290_p2;
reg   [0:0] and_ln56_3_reg_3992;
wire   [0:0] xor_ln56_5_fu_2296_p2;
reg   [0:0] xor_ln56_5_reg_3996;
wire   [23:0] col_sum_66_fu_2467_p2;
reg   [23:0] col_sum_66_reg_4000;
wire   [0:0] icmp_ln56_3_fu_2479_p2;
wire   [0:0] and_ln56_4_fu_2524_p2;
reg   [0:0] and_ln56_4_reg_4016;
wire   [0:0] and_ln56_5_fu_2536_p2;
reg   [0:0] and_ln56_5_reg_4020;
wire   [0:0] xor_ln56_8_fu_2542_p2;
reg   [0:0] xor_ln56_8_reg_4024;
wire   [23:0] col_sum_67_fu_2713_p2;
reg   [23:0] col_sum_67_reg_4028;
wire   [0:0] icmp_ln56_4_fu_2725_p2;
wire   [0:0] and_ln56_6_fu_2770_p2;
reg   [0:0] and_ln56_6_reg_4044;
wire   [0:0] and_ln56_7_fu_2782_p2;
reg   [0:0] and_ln56_7_reg_4048;
wire   [0:0] xor_ln56_11_fu_2788_p2;
reg   [0:0] xor_ln56_11_reg_4052;
wire   [23:0] col_sum_68_fu_2959_p2;
reg   [23:0] col_sum_68_reg_4056;
wire   [0:0] icmp_ln56_5_fu_2971_p2;
wire   [0:0] and_ln56_8_fu_3016_p2;
reg   [0:0] and_ln56_8_reg_4072;
wire   [0:0] and_ln56_9_fu_3028_p2;
reg   [0:0] and_ln56_9_reg_4076;
wire   [0:0] xor_ln56_14_fu_3034_p2;
reg   [0:0] xor_ln56_14_reg_4080;
wire   [23:0] col_sum_69_fu_3205_p2;
reg   [23:0] col_sum_69_reg_4084;
wire   [0:0] icmp_ln56_6_fu_3217_p2;
wire   [0:0] and_ln56_10_fu_3262_p2;
reg   [0:0] and_ln56_10_reg_4100;
wire   [0:0] and_ln56_11_fu_3274_p2;
reg   [0:0] and_ln56_11_reg_4104;
wire   [0:0] xor_ln56_17_fu_3280_p2;
reg   [0:0] xor_ln56_17_reg_4108;
wire   [23:0] col_sum_70_fu_3451_p2;
reg   [23:0] col_sum_70_reg_4112;
wire   [0:0] icmp_ln56_7_fu_3463_p2;
wire   [0:0] and_ln56_12_fu_3508_p2;
reg   [0:0] and_ln56_12_reg_4128;
wire   [0:0] and_ln56_13_fu_3520_p2;
reg   [0:0] and_ln56_13_reg_4132;
wire   [0:0] xor_ln56_20_fu_3526_p2;
reg   [0:0] xor_ln56_20_reg_4136;
wire   [23:0] col_sum_71_fu_3697_p2;
reg   [23:0] col_sum_71_reg_4140;
wire   [0:0] icmp_ln56_8_fu_3709_p2;
wire   [0:0] and_ln56_14_fu_3754_p2;
reg   [0:0] and_ln56_14_reg_4156;
wire   [0:0] and_ln56_15_fu_3766_p2;
reg   [0:0] and_ln56_15_reg_4160;
wire   [0:0] xor_ln56_23_fu_3772_p2;
reg   [0:0] xor_ln56_23_reg_4164;
wire   [63:0] zext_ln47_fu_1682_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln55_fu_1815_p1;
reg   [6:0] jj_fu_264;
wire   [6:0] add_ln47_fu_1694_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred1267_state46;
reg    ap_predicate_pred1284_state47;
reg    ap_predicate_pred1290_state47;
reg    ap_predicate_pred1304_state46;
reg    ap_predicate_pred1313_state47;
reg    ap_predicate_pred1317_state47;
reg    ap_predicate_pred1329_state46;
reg    ap_predicate_pred1338_state47;
reg    ap_predicate_pred1342_state47;
reg    ap_predicate_pred1354_state46;
reg    ap_predicate_pred1363_state47;
reg    ap_predicate_pred1367_state47;
reg    ap_predicate_pred1379_state46;
reg    ap_predicate_pred1388_state47;
reg    ap_predicate_pred1392_state47;
reg    ap_predicate_pred1404_state46;
reg    ap_predicate_pred1413_state47;
reg    ap_predicate_pred1417_state47;
reg    ap_predicate_pred1429_state46;
reg    ap_predicate_pred1438_state47;
reg    ap_predicate_pred1442_state47;
reg    ap_predicate_pred1473_state46;
reg    ap_predicate_pred1492_state47;
reg    ap_predicate_pred1496_state47;
reg    ap_predicate_pred1524_state47;
reg    ap_predicate_pred1529_state47;
reg    ap_predicate_pred1544_state47;
reg    ap_predicate_pred1548_state47;
reg    ap_predicate_pred1563_state47;
reg    ap_predicate_pred1567_state47;
reg    ap_predicate_pred1582_state47;
reg    ap_predicate_pred1586_state47;
reg    ap_predicate_pred1601_state47;
reg    ap_predicate_pred1605_state47;
reg    ap_predicate_pred1620_state47;
reg    ap_predicate_pred1624_state47;
reg    ap_predicate_pred1639_state47;
reg    ap_predicate_pred1643_state47;
reg    ap_predicate_pred1670_state47;
reg    ap_predicate_pred1674_state47;
reg    ap_predicate_pred1700_state47;
reg    ap_predicate_pred1705_state47;
reg    ap_predicate_pred1719_state47;
reg    ap_predicate_pred1723_state47;
reg    ap_predicate_pred1737_state47;
reg    ap_predicate_pred1741_state47;
reg    ap_predicate_pred1755_state47;
reg    ap_predicate_pred1759_state47;
reg    ap_predicate_pred1773_state47;
reg    ap_predicate_pred1777_state47;
reg    ap_predicate_pred1791_state47;
reg    ap_predicate_pred1795_state47;
reg    ap_predicate_pred1809_state47;
reg    ap_predicate_pred1813_state47;
reg    ap_predicate_pred1827_state47;
reg    ap_predicate_pred1831_state47;
reg    ap_predicate_pred1857_state47;
reg    ap_predicate_pred1862_state47;
reg    ap_predicate_pred1876_state47;
reg    ap_predicate_pred1880_state47;
reg    ap_predicate_pred1894_state47;
reg    ap_predicate_pred1898_state47;
reg    ap_predicate_pred1912_state47;
reg    ap_predicate_pred1916_state47;
reg    ap_predicate_pred1930_state47;
reg    ap_predicate_pred1934_state47;
reg    ap_predicate_pred1948_state47;
reg    ap_predicate_pred1952_state47;
reg    ap_predicate_pred1966_state47;
reg    ap_predicate_pred1970_state47;
reg    ap_predicate_pred1984_state47;
reg    ap_predicate_pred1988_state47;
reg    ap_predicate_pred2014_state47;
reg    ap_predicate_pred2019_state47;
reg    ap_predicate_pred2033_state47;
reg    ap_predicate_pred2037_state47;
reg    ap_predicate_pred2051_state47;
reg    ap_predicate_pred2055_state47;
reg    ap_predicate_pred2069_state47;
reg    ap_predicate_pred2073_state47;
reg    ap_predicate_pred2087_state47;
reg    ap_predicate_pred2091_state47;
reg    ap_predicate_pred2105_state47;
reg    ap_predicate_pred2109_state47;
reg    ap_predicate_pred2123_state47;
reg    ap_predicate_pred2127_state47;
reg    ap_predicate_pred2141_state47;
reg    ap_predicate_pred2145_state47;
reg    ap_predicate_pred2171_state47;
reg    ap_predicate_pred2176_state47;
reg    ap_predicate_pred2190_state47;
reg    ap_predicate_pred2194_state47;
reg    ap_predicate_pred2208_state47;
reg    ap_predicate_pred2212_state47;
reg    ap_predicate_pred2226_state47;
reg    ap_predicate_pred2230_state47;
reg    ap_predicate_pred2244_state47;
reg    ap_predicate_pred2248_state47;
reg    ap_predicate_pred2262_state47;
reg    ap_predicate_pred2266_state47;
reg    ap_predicate_pred2280_state47;
reg    ap_predicate_pred2284_state47;
reg    ap_predicate_pred2298_state47;
reg    ap_predicate_pred2302_state47;
reg    ap_predicate_pred2328_state47;
reg    ap_predicate_pred2333_state47;
reg    ap_predicate_pred2347_state47;
reg    ap_predicate_pred2351_state47;
reg    ap_predicate_pred2365_state47;
reg    ap_predicate_pred2369_state47;
reg    ap_predicate_pred2383_state47;
reg    ap_predicate_pred2387_state47;
reg    ap_predicate_pred2401_state47;
reg    ap_predicate_pred2405_state47;
reg    ap_predicate_pred2419_state47;
reg    ap_predicate_pred2423_state47;
reg    ap_predicate_pred2437_state47;
reg    ap_predicate_pred2441_state47;
reg    ap_predicate_pred2455_state47;
reg    ap_predicate_pred2459_state47;
reg    ap_predicate_pred2485_state47;
reg    ap_predicate_pred2490_state47;
reg    ap_predicate_pred2504_state47;
reg    ap_predicate_pred2508_state47;
reg    ap_predicate_pred2522_state47;
reg    ap_predicate_pred2526_state47;
reg    ap_predicate_pred2540_state47;
reg    ap_predicate_pred2544_state47;
reg    ap_predicate_pred2558_state47;
reg    ap_predicate_pred2562_state47;
reg    ap_predicate_pred2576_state47;
reg    ap_predicate_pred2580_state47;
reg    ap_predicate_pred2594_state47;
reg    ap_predicate_pred2598_state47;
reg    ap_predicate_pred2612_state47;
reg    ap_predicate_pred2616_state47;
reg    row_buf_ce0_local;
reg    row_buf_1_ce0_local;
reg    row_buf_2_ce0_local;
reg    row_buf_3_ce0_local;
reg    row_buf_4_ce0_local;
reg    row_buf_5_ce0_local;
reg    row_buf_6_ce0_local;
reg    row_buf_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local;
wire  signed [23:0] t_1_fu_1919_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local;
wire  signed [23:0] t_3_fu_2165_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local;
wire  signed [23:0] t_5_fu_2411_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local;
wire  signed [23:0] t_7_fu_2657_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local;
wire  signed [23:0] t_9_fu_2903_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local;
wire  signed [23:0] t_11_fu_3149_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local;
wire  signed [23:0] t_13_fu_3395_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local;
wire  signed [23:0] t_15_fu_3641_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
wire   [39:0] grp_fu_1713_p0;
wire  signed [23:0] grp_fu_1713_p1;
wire   [39:0] grp_fu_1726_p0;
wire  signed [23:0] grp_fu_1726_p1;
wire   [39:0] grp_fu_1739_p0;
wire  signed [23:0] grp_fu_1739_p1;
wire   [39:0] grp_fu_1752_p0;
wire  signed [23:0] grp_fu_1752_p1;
wire   [39:0] grp_fu_1765_p0;
wire  signed [23:0] grp_fu_1765_p1;
wire   [39:0] grp_fu_1778_p0;
wire  signed [23:0] grp_fu_1778_p1;
wire   [39:0] grp_fu_1791_p0;
wire  signed [23:0] grp_fu_1791_p1;
wire   [39:0] grp_fu_1804_p0;
wire  signed [23:0] grp_fu_1804_p1;
wire   [10:0] tmp_s_fu_1809_p3;
wire   [39:0] grp_fu_1713_p2;
wire   [15:0] tmp_8_fu_1847_p4;
wire   [0:0] tmp_78_fu_1839_p3;
wire   [0:0] icmp_ln54_1_fu_1863_p2;
wire   [0:0] tmp_77_fu_1827_p3;
wire   [0:0] or_ln54_fu_1869_p2;
wire   [0:0] xor_ln54_fu_1875_p2;
wire   [0:0] icmp_ln54_fu_1857_p2;
wire   [0:0] xor_ln54_1_fu_1887_p2;
wire   [0:0] or_ln54_1_fu_1893_p2;
wire   [0:0] and_ln54_fu_1881_p2;
wire   [0:0] and_ln54_1_fu_1899_p2;
wire   [0:0] or_ln54_2_fu_1913_p2;
wire   [23:0] select_ln54_fu_1905_p3;
wire   [23:0] t_fu_1835_p1;
wire   [23:0] tmp_9_fu_1928_p17;
wire  signed [23:0] tmp_9_fu_1928_p19;
wire  signed [24:0] sext_ln56_fu_1967_p1;
wire  signed [24:0] sext_ln56_1_fu_1971_p1;
wire   [24:0] add_ln56_1_fu_1981_p2;
wire   [0:0] tmp_81_fu_1993_p3;
wire   [0:0] tmp_82_fu_2018_p3;
wire   [0:0] xor_ln56_fu_2026_p2;
wire   [0:0] xor_ln56_1_fu_2038_p2;
wire   [39:0] grp_fu_1726_p2;
wire   [15:0] tmp_75_fu_2093_p4;
wire   [0:0] tmp_84_fu_2085_p3;
wire   [0:0] icmp_ln54_3_fu_2109_p2;
wire   [0:0] tmp_83_fu_2073_p3;
wire   [0:0] or_ln54_3_fu_2115_p2;
wire   [0:0] xor_ln54_2_fu_2121_p2;
wire   [0:0] icmp_ln54_2_fu_2103_p2;
wire   [0:0] xor_ln54_3_fu_2133_p2;
wire   [0:0] or_ln54_4_fu_2139_p2;
wire   [0:0] and_ln54_2_fu_2127_p2;
wire   [0:0] and_ln54_3_fu_2145_p2;
wire   [0:0] or_ln54_5_fu_2159_p2;
wire   [23:0] select_ln54_2_fu_2151_p3;
wire   [23:0] t_2_fu_2081_p1;
wire   [23:0] tmp_76_fu_2174_p17;
wire  signed [23:0] tmp_76_fu_2174_p19;
wire  signed [24:0] sext_ln56_2_fu_2213_p1;
wire  signed [24:0] sext_ln56_3_fu_2217_p1;
wire   [24:0] add_ln56_2_fu_2227_p2;
wire   [0:0] tmp_87_fu_2239_p3;
wire   [0:0] tmp_88_fu_2264_p3;
wire   [0:0] xor_ln56_3_fu_2272_p2;
wire   [0:0] xor_ln56_4_fu_2284_p2;
wire   [39:0] grp_fu_1739_p2;
wire   [15:0] tmp_79_fu_2339_p4;
wire   [0:0] tmp_90_fu_2331_p3;
wire   [0:0] icmp_ln54_5_fu_2355_p2;
wire   [0:0] tmp_89_fu_2319_p3;
wire   [0:0] or_ln54_6_fu_2361_p2;
wire   [0:0] xor_ln54_4_fu_2367_p2;
wire   [0:0] icmp_ln54_4_fu_2349_p2;
wire   [0:0] xor_ln54_5_fu_2379_p2;
wire   [0:0] or_ln54_7_fu_2385_p2;
wire   [0:0] and_ln54_4_fu_2373_p2;
wire   [0:0] and_ln54_5_fu_2391_p2;
wire   [0:0] or_ln54_8_fu_2405_p2;
wire   [23:0] select_ln54_4_fu_2397_p3;
wire   [23:0] t_4_fu_2327_p1;
wire   [23:0] tmp_80_fu_2420_p17;
wire  signed [23:0] tmp_80_fu_2420_p19;
wire  signed [24:0] sext_ln56_4_fu_2459_p1;
wire  signed [24:0] sext_ln56_5_fu_2463_p1;
wire   [24:0] add_ln56_3_fu_2473_p2;
wire   [0:0] tmp_93_fu_2485_p3;
wire   [0:0] tmp_94_fu_2510_p3;
wire   [0:0] xor_ln56_6_fu_2518_p2;
wire   [0:0] xor_ln56_7_fu_2530_p2;
wire   [39:0] grp_fu_1752_p2;
wire   [15:0] tmp_85_fu_2585_p4;
wire   [0:0] tmp_96_fu_2577_p3;
wire   [0:0] icmp_ln54_7_fu_2601_p2;
wire   [0:0] tmp_95_fu_2565_p3;
wire   [0:0] or_ln54_9_fu_2607_p2;
wire   [0:0] xor_ln54_6_fu_2613_p2;
wire   [0:0] icmp_ln54_6_fu_2595_p2;
wire   [0:0] xor_ln54_7_fu_2625_p2;
wire   [0:0] or_ln54_10_fu_2631_p2;
wire   [0:0] and_ln54_6_fu_2619_p2;
wire   [0:0] and_ln54_7_fu_2637_p2;
wire   [0:0] or_ln54_11_fu_2651_p2;
wire   [23:0] select_ln54_6_fu_2643_p3;
wire   [23:0] t_6_fu_2573_p1;
wire   [23:0] tmp_86_fu_2666_p17;
wire  signed [23:0] tmp_86_fu_2666_p19;
wire  signed [24:0] sext_ln56_6_fu_2705_p1;
wire  signed [24:0] sext_ln56_7_fu_2709_p1;
wire   [24:0] add_ln56_4_fu_2719_p2;
wire   [0:0] tmp_99_fu_2731_p3;
wire   [0:0] tmp_100_fu_2756_p3;
wire   [0:0] xor_ln56_9_fu_2764_p2;
wire   [0:0] xor_ln56_10_fu_2776_p2;
wire   [39:0] grp_fu_1765_p2;
wire   [15:0] tmp_91_fu_2831_p4;
wire   [0:0] tmp_102_fu_2823_p3;
wire   [0:0] icmp_ln54_9_fu_2847_p2;
wire   [0:0] tmp_101_fu_2811_p3;
wire   [0:0] or_ln54_12_fu_2853_p2;
wire   [0:0] xor_ln54_8_fu_2859_p2;
wire   [0:0] icmp_ln54_8_fu_2841_p2;
wire   [0:0] xor_ln54_9_fu_2871_p2;
wire   [0:0] or_ln54_13_fu_2877_p2;
wire   [0:0] and_ln54_8_fu_2865_p2;
wire   [0:0] and_ln54_9_fu_2883_p2;
wire   [0:0] or_ln54_14_fu_2897_p2;
wire   [23:0] select_ln54_8_fu_2889_p3;
wire   [23:0] t_8_fu_2819_p1;
wire   [23:0] tmp_92_fu_2912_p17;
wire  signed [23:0] tmp_92_fu_2912_p19;
wire  signed [24:0] sext_ln56_8_fu_2951_p1;
wire  signed [24:0] sext_ln56_9_fu_2955_p1;
wire   [24:0] add_ln56_5_fu_2965_p2;
wire   [0:0] tmp_105_fu_2977_p3;
wire   [0:0] tmp_106_fu_3002_p3;
wire   [0:0] xor_ln56_12_fu_3010_p2;
wire   [0:0] xor_ln56_13_fu_3022_p2;
wire   [39:0] grp_fu_1778_p2;
wire   [15:0] tmp_97_fu_3077_p4;
wire   [0:0] tmp_108_fu_3069_p3;
wire   [0:0] icmp_ln54_11_fu_3093_p2;
wire   [0:0] tmp_107_fu_3057_p3;
wire   [0:0] or_ln54_15_fu_3099_p2;
wire   [0:0] xor_ln54_10_fu_3105_p2;
wire   [0:0] icmp_ln54_10_fu_3087_p2;
wire   [0:0] xor_ln54_11_fu_3117_p2;
wire   [0:0] or_ln54_16_fu_3123_p2;
wire   [0:0] and_ln54_10_fu_3111_p2;
wire   [0:0] and_ln54_11_fu_3129_p2;
wire   [0:0] or_ln54_17_fu_3143_p2;
wire   [23:0] select_ln54_10_fu_3135_p3;
wire   [23:0] t_10_fu_3065_p1;
wire   [23:0] tmp_98_fu_3158_p17;
wire  signed [23:0] tmp_98_fu_3158_p19;
wire  signed [24:0] sext_ln56_10_fu_3197_p1;
wire  signed [24:0] sext_ln56_11_fu_3201_p1;
wire   [24:0] add_ln56_6_fu_3211_p2;
wire   [0:0] tmp_111_fu_3223_p3;
wire   [0:0] tmp_112_fu_3248_p3;
wire   [0:0] xor_ln56_15_fu_3256_p2;
wire   [0:0] xor_ln56_16_fu_3268_p2;
wire   [39:0] grp_fu_1791_p2;
wire   [15:0] tmp_103_fu_3323_p4;
wire   [0:0] tmp_114_fu_3315_p3;
wire   [0:0] icmp_ln54_13_fu_3339_p2;
wire   [0:0] tmp_113_fu_3303_p3;
wire   [0:0] or_ln54_18_fu_3345_p2;
wire   [0:0] xor_ln54_12_fu_3351_p2;
wire   [0:0] icmp_ln54_12_fu_3333_p2;
wire   [0:0] xor_ln54_13_fu_3363_p2;
wire   [0:0] or_ln54_19_fu_3369_p2;
wire   [0:0] and_ln54_12_fu_3357_p2;
wire   [0:0] and_ln54_13_fu_3375_p2;
wire   [0:0] or_ln54_20_fu_3389_p2;
wire   [23:0] select_ln54_12_fu_3381_p3;
wire   [23:0] t_12_fu_3311_p1;
wire   [23:0] tmp_104_fu_3404_p17;
wire  signed [23:0] tmp_104_fu_3404_p19;
wire  signed [24:0] sext_ln56_12_fu_3443_p1;
wire  signed [24:0] sext_ln56_13_fu_3447_p1;
wire   [24:0] add_ln56_7_fu_3457_p2;
wire   [0:0] tmp_117_fu_3469_p3;
wire   [0:0] tmp_118_fu_3494_p3;
wire   [0:0] xor_ln56_18_fu_3502_p2;
wire   [0:0] xor_ln56_19_fu_3514_p2;
wire   [39:0] grp_fu_1804_p2;
wire   [15:0] tmp_109_fu_3569_p4;
wire   [0:0] tmp_120_fu_3561_p3;
wire   [0:0] icmp_ln54_15_fu_3585_p2;
wire   [0:0] tmp_119_fu_3549_p3;
wire   [0:0] or_ln54_21_fu_3591_p2;
wire   [0:0] xor_ln54_14_fu_3597_p2;
wire   [0:0] icmp_ln54_14_fu_3579_p2;
wire   [0:0] xor_ln54_15_fu_3609_p2;
wire   [0:0] or_ln54_22_fu_3615_p2;
wire   [0:0] and_ln54_14_fu_3603_p2;
wire   [0:0] and_ln54_15_fu_3621_p2;
wire   [0:0] or_ln54_23_fu_3635_p2;
wire   [23:0] select_ln54_14_fu_3627_p3;
wire   [23:0] t_14_fu_3557_p1;
wire   [23:0] tmp_110_fu_3650_p17;
wire  signed [23:0] tmp_110_fu_3650_p19;
wire  signed [24:0] sext_ln56_14_fu_3689_p1;
wire  signed [24:0] sext_ln56_15_fu_3693_p1;
wire   [24:0] add_ln56_8_fu_3703_p2;
wire   [0:0] tmp_121_fu_3715_p3;
wire   [0:0] tmp_122_fu_3740_p3;
wire   [0:0] xor_ln56_21_fu_3748_p2;
wire   [0:0] xor_ln56_22_fu_3760_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_3946;
reg    ap_condition_3952;
reg    ap_condition_3957;
reg    ap_condition_3962;
reg    ap_condition_3967;
reg    ap_condition_3972;
reg    ap_condition_3978;
reg    ap_condition_3984;
reg    ap_condition_3989;
reg    ap_condition_3994;
reg    ap_condition_4000;
reg    ap_condition_4006;
reg    ap_condition_4011;
reg    ap_condition_4016;
reg    ap_condition_4021;
reg    ap_condition_4027;
reg    ap_condition_4033;
reg    ap_condition_4038;
reg    ap_condition_4043;
reg    ap_condition_4048;
reg    ap_condition_4053;
reg    ap_condition_4058;
reg    ap_condition_4063;
reg    ap_condition_4068;
reg    ap_condition_4074;
reg    ap_condition_4080;
reg    ap_condition_4085;
reg    ap_condition_4090;
reg    ap_condition_4095;
reg    ap_condition_4100;
reg    ap_condition_4105;
reg    ap_condition_4110;
reg    ap_condition_4115;
reg    ap_condition_4121;
reg    ap_condition_4127;
reg    ap_condition_4132;
reg    ap_condition_4137;
reg    ap_condition_4142;
reg    ap_condition_4147;
reg    ap_condition_4152;
reg    ap_condition_4157;
reg    ap_condition_4163;
reg    ap_condition_4169;
reg    ap_condition_4174;
reg    ap_condition_4179;
reg    ap_condition_4184;
reg    ap_condition_4189;
reg    ap_condition_4194;
reg    ap_condition_4199;
reg    ap_condition_4204;
reg    ap_condition_4210;
reg    ap_condition_4216;
reg    ap_condition_4221;
reg    ap_condition_4226;
reg    ap_condition_4231;
reg    ap_condition_4236;
reg    ap_condition_4241;
reg    ap_condition_4246;
reg    ap_condition_4251;
reg    ap_condition_4256;
reg    ap_condition_4261;
reg    ap_condition_4266;
reg    ap_condition_4271;
reg    ap_condition_4276;
wire   [5:0] tmp_9_fu_1928_p1;
wire   [5:0] tmp_9_fu_1928_p3;
wire   [5:0] tmp_9_fu_1928_p5;
wire   [5:0] tmp_9_fu_1928_p7;
wire  signed [5:0] tmp_9_fu_1928_p9;
wire  signed [5:0] tmp_9_fu_1928_p11;
wire  signed [5:0] tmp_9_fu_1928_p13;
wire  signed [5:0] tmp_9_fu_1928_p15;
wire   [5:0] tmp_76_fu_2174_p1;
wire   [5:0] tmp_76_fu_2174_p3;
wire   [5:0] tmp_76_fu_2174_p5;
wire   [5:0] tmp_76_fu_2174_p7;
wire  signed [5:0] tmp_76_fu_2174_p9;
wire  signed [5:0] tmp_76_fu_2174_p11;
wire  signed [5:0] tmp_76_fu_2174_p13;
wire  signed [5:0] tmp_76_fu_2174_p15;
wire   [5:0] tmp_80_fu_2420_p1;
wire   [5:0] tmp_80_fu_2420_p3;
wire   [5:0] tmp_80_fu_2420_p5;
wire   [5:0] tmp_80_fu_2420_p7;
wire  signed [5:0] tmp_80_fu_2420_p9;
wire  signed [5:0] tmp_80_fu_2420_p11;
wire  signed [5:0] tmp_80_fu_2420_p13;
wire  signed [5:0] tmp_80_fu_2420_p15;
wire   [5:0] tmp_86_fu_2666_p1;
wire   [5:0] tmp_86_fu_2666_p3;
wire   [5:0] tmp_86_fu_2666_p5;
wire   [5:0] tmp_86_fu_2666_p7;
wire  signed [5:0] tmp_86_fu_2666_p9;
wire  signed [5:0] tmp_86_fu_2666_p11;
wire  signed [5:0] tmp_86_fu_2666_p13;
wire  signed [5:0] tmp_86_fu_2666_p15;
wire   [5:0] tmp_92_fu_2912_p1;
wire   [5:0] tmp_92_fu_2912_p3;
wire   [5:0] tmp_92_fu_2912_p5;
wire   [5:0] tmp_92_fu_2912_p7;
wire  signed [5:0] tmp_92_fu_2912_p9;
wire  signed [5:0] tmp_92_fu_2912_p11;
wire  signed [5:0] tmp_92_fu_2912_p13;
wire  signed [5:0] tmp_92_fu_2912_p15;
wire   [5:0] tmp_98_fu_3158_p1;
wire   [5:0] tmp_98_fu_3158_p3;
wire   [5:0] tmp_98_fu_3158_p5;
wire   [5:0] tmp_98_fu_3158_p7;
wire  signed [5:0] tmp_98_fu_3158_p9;
wire  signed [5:0] tmp_98_fu_3158_p11;
wire  signed [5:0] tmp_98_fu_3158_p13;
wire  signed [5:0] tmp_98_fu_3158_p15;
wire   [5:0] tmp_104_fu_3404_p1;
wire   [5:0] tmp_104_fu_3404_p3;
wire   [5:0] tmp_104_fu_3404_p5;
wire   [5:0] tmp_104_fu_3404_p7;
wire  signed [5:0] tmp_104_fu_3404_p9;
wire  signed [5:0] tmp_104_fu_3404_p11;
wire  signed [5:0] tmp_104_fu_3404_p13;
wire  signed [5:0] tmp_104_fu_3404_p15;
wire   [5:0] tmp_110_fu_3650_p1;
wire   [5:0] tmp_110_fu_3650_p3;
wire   [5:0] tmp_110_fu_3650_p5;
wire   [5:0] tmp_110_fu_3650_p7;
wire  signed [5:0] tmp_110_fu_3650_p9;
wire  signed [5:0] tmp_110_fu_3650_p11;
wire  signed [5:0] tmp_110_fu_3650_p13;
wire  signed [5:0] tmp_110_fu_3650_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 jj_fu_264 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1713_p0),
    .din1(grp_fu_1713_p1),
    .ce(1'b1),
    .dout(grp_fu_1713_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1726_p0),
    .din1(grp_fu_1726_p1),
    .ce(1'b1),
    .dout(grp_fu_1726_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1739_p0),
    .din1(grp_fu_1739_p1),
    .ce(1'b1),
    .dout(grp_fu_1739_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1752_p0),
    .din1(grp_fu_1752_p1),
    .ce(1'b1),
    .dout(grp_fu_1752_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1765_p0),
    .din1(grp_fu_1765_p1),
    .ce(1'b1),
    .dout(grp_fu_1765_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1778_p0),
    .din1(grp_fu_1778_p1),
    .ce(1'b1),
    .dout(grp_fu_1778_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1791_p0),
    .din1(grp_fu_1791_p1),
    .ce(1'b1),
    .dout(grp_fu_1791_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1804_p0),
    .din1(grp_fu_1804_p1),
    .ce(1'b1),
    .dout(grp_fu_1804_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U20(
    .din0(col_sum_i),
    .din1(col_sum_8_i),
    .din2(col_sum_16_i),
    .din3(col_sum_24_i),
    .din4(col_sum_32_i),
    .din5(col_sum_40_i),
    .din6(col_sum_48_i),
    .din7(col_sum_56_i),
    .def(tmp_9_fu_1928_p17),
    .sel(trunc_ln47_reg_3823_pp0_iter43_reg),
    .dout(tmp_9_fu_1928_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U21(
    .din0(col_sum_1_i),
    .din1(col_sum_9_i),
    .din2(col_sum_17_i),
    .din3(col_sum_25_i),
    .din4(col_sum_33_i),
    .din5(col_sum_41_i),
    .din6(col_sum_49_i),
    .din7(col_sum_57_i),
    .def(tmp_76_fu_2174_p17),
    .sel(trunc_ln47_reg_3823_pp0_iter43_reg),
    .dout(tmp_76_fu_2174_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U22(
    .din0(col_sum_2_i),
    .din1(col_sum_10_i),
    .din2(col_sum_18_i),
    .din3(col_sum_26_i),
    .din4(col_sum_34_i),
    .din5(col_sum_42_i),
    .din6(col_sum_50_i),
    .din7(col_sum_58_i),
    .def(tmp_80_fu_2420_p17),
    .sel(trunc_ln47_reg_3823_pp0_iter43_reg),
    .dout(tmp_80_fu_2420_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U23(
    .din0(col_sum_3_i),
    .din1(col_sum_11_i),
    .din2(col_sum_19_i),
    .din3(col_sum_27_i),
    .din4(col_sum_35_i),
    .din5(col_sum_43_i),
    .din6(col_sum_51_i),
    .din7(col_sum_59_i),
    .def(tmp_86_fu_2666_p17),
    .sel(trunc_ln47_reg_3823_pp0_iter43_reg),
    .dout(tmp_86_fu_2666_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U24(
    .din0(col_sum_4_i),
    .din1(col_sum_12_i),
    .din2(col_sum_20_i),
    .din3(col_sum_28_i),
    .din4(col_sum_36_i),
    .din5(col_sum_44_i),
    .din6(col_sum_52_i),
    .din7(col_sum_60_i),
    .def(tmp_92_fu_2912_p17),
    .sel(trunc_ln47_reg_3823_pp0_iter43_reg),
    .dout(tmp_92_fu_2912_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U25(
    .din0(col_sum_5_i),
    .din1(col_sum_13_i),
    .din2(col_sum_21_i),
    .din3(col_sum_29_i),
    .din4(col_sum_37_i),
    .din5(col_sum_45_i),
    .din6(col_sum_53_i),
    .din7(col_sum_61_i),
    .def(tmp_98_fu_3158_p17),
    .sel(trunc_ln47_reg_3823_pp0_iter43_reg),
    .dout(tmp_98_fu_3158_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U26(
    .din0(col_sum_6_i),
    .din1(col_sum_14_i),
    .din2(col_sum_22_i),
    .din3(col_sum_30_i),
    .din4(col_sum_38_i),
    .din5(col_sum_46_i),
    .din6(col_sum_54_i),
    .din7(col_sum_62_i),
    .def(tmp_104_fu_3404_p17),
    .sel(trunc_ln47_reg_3823_pp0_iter43_reg),
    .dout(tmp_104_fu_3404_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U27(
    .din0(col_sum_7_i),
    .din1(col_sum_15_i),
    .din2(col_sum_23_i),
    .din3(col_sum_31_i),
    .din4(col_sum_39_i),
    .din5(col_sum_47_i),
    .din6(col_sum_55_i),
    .din7(col_sum_63_i),
    .def(tmp_110_fu_3650_p17),
    .sel(trunc_ln47_reg_3823_pp0_iter43_reg),
    .dout(tmp_110_fu_3650_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter45_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_1660_p3 == 1'd0))) begin
            jj_fu_264 <= add_ln47_fu_1694_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            jj_fu_264 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln56_10_reg_4100 <= and_ln56_10_fu_3262_p2;
        and_ln56_11_reg_4104 <= and_ln56_11_fu_3274_p2;
        and_ln56_12_reg_4128 <= and_ln56_12_fu_3508_p2;
        and_ln56_13_reg_4132 <= and_ln56_13_fu_3520_p2;
        and_ln56_14_reg_4156 <= and_ln56_14_fu_3754_p2;
        and_ln56_15_reg_4160 <= and_ln56_15_fu_3766_p2;
        and_ln56_1_reg_3964 <= and_ln56_1_fu_2044_p2;
        and_ln56_2_reg_3988 <= and_ln56_2_fu_2278_p2;
        and_ln56_3_reg_3992 <= and_ln56_3_fu_2290_p2;
        and_ln56_4_reg_4016 <= and_ln56_4_fu_2524_p2;
        and_ln56_5_reg_4020 <= and_ln56_5_fu_2536_p2;
        and_ln56_6_reg_4044 <= and_ln56_6_fu_2770_p2;
        and_ln56_7_reg_4048 <= and_ln56_7_fu_2782_p2;
        and_ln56_8_reg_4072 <= and_ln56_8_fu_3016_p2;
        and_ln56_9_reg_4076 <= and_ln56_9_fu_3028_p2;
        and_ln56_reg_3960 <= and_ln56_fu_2032_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1267_state46 <= (trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48);
        ap_predicate_pred1284_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_1_reg_3964) & (1'd0 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1290_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1304_state46 <= (trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40);
        ap_predicate_pred1313_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_1_reg_3964) & (1'd0 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1317_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1329_state46 <= (trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32);
        ap_predicate_pred1338_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_1_reg_3964) & (1'd0 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1342_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1354_state46 <= (trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24);
        ap_predicate_pred1363_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_1_reg_3964) & (1'd0 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1367_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1379_state46 <= (trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16);
        ap_predicate_pred1388_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_1_reg_3964) & (1'd0 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1392_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1404_state46 <= (trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8);
        ap_predicate_pred1413_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_1_reg_3964) & (1'd0 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1417_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1429_state46 <= (trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0);
        ap_predicate_pred1438_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_1_reg_3964) & (1'd0 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1442_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1473_state46 <= (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48));
        ap_predicate_pred1492_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_1_reg_3964) & (1'd0 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1496_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_reg_3960) & (xor_ln56_2_reg_3968 == 1'd1));
        ap_predicate_pred1524_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_3_reg_3992) & (1'd0 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1529_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1544_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_3_reg_3992) & (1'd0 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1548_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1563_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_3_reg_3992) & (1'd0 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1567_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1582_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_3_reg_3992) & (1'd0 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1586_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1601_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_3_reg_3992) & (1'd0 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1605_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1620_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_3_reg_3992) & (1'd0 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1624_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1639_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_3_reg_3992) & (1'd0 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1643_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1670_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_3_reg_3992) & (1'd0 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1674_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_2_reg_3988) & (xor_ln56_5_reg_3996 == 1'd1));
        ap_predicate_pred1700_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_5_reg_4020) & (1'd0 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1705_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1719_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_5_reg_4020) & (1'd0 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1723_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1737_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_5_reg_4020) & (1'd0 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1741_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1755_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_5_reg_4020) & (1'd0 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1759_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1773_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_5_reg_4020) & (1'd0 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1777_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1791_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_5_reg_4020) & (1'd0 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1795_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1809_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_5_reg_4020) & (1'd0 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1813_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1827_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_5_reg_4020) & (1'd0 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1831_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_4_reg_4016) & (xor_ln56_8_reg_4024 == 1'd1));
        ap_predicate_pred1857_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_7_reg_4048) & (1'd0 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1862_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1876_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_7_reg_4048) & (1'd0 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1880_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1894_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_7_reg_4048) & (1'd0 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1898_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1912_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_7_reg_4048) & (1'd0 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1916_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1930_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_7_reg_4048) & (1'd0 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1934_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1948_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_7_reg_4048) & (1'd0 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1952_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1966_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_7_reg_4048) & (1'd0 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1970_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1984_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_7_reg_4048) & (1'd0 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred1988_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_6_reg_4044) & (xor_ln56_11_reg_4052 == 1'd1));
        ap_predicate_pred2014_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_9_reg_4076) & (1'd0 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2019_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2033_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_9_reg_4076) & (1'd0 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2037_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2051_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_9_reg_4076) & (1'd0 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2055_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2069_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_9_reg_4076) & (1'd0 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2073_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2087_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_9_reg_4076) & (1'd0 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2091_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2105_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_9_reg_4076) & (1'd0 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2109_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2123_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_9_reg_4076) & (1'd0 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2127_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2141_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_9_reg_4076) & (1'd0 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2145_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_8_reg_4072) & (xor_ln56_14_reg_4080 == 1'd1));
        ap_predicate_pred2171_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_11_reg_4104) & (1'd0 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2176_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2190_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_11_reg_4104) & (1'd0 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2194_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2208_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_11_reg_4104) & (1'd0 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2212_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2226_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_11_reg_4104) & (1'd0 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2230_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2244_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_11_reg_4104) & (1'd0 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2248_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2262_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_11_reg_4104) & (1'd0 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2266_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2280_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_11_reg_4104) & (1'd0 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2284_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2298_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_11_reg_4104) & (1'd0 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2302_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_10_reg_4100) & (xor_ln56_17_reg_4108 == 1'd1));
        ap_predicate_pred2328_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_13_reg_4132) & (1'd0 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2333_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2347_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_13_reg_4132) & (1'd0 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2351_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2365_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_13_reg_4132) & (1'd0 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2369_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2383_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_13_reg_4132) & (1'd0 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2387_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2401_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_13_reg_4132) & (1'd0 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2405_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2419_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_13_reg_4132) & (1'd0 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2423_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2437_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_13_reg_4132) & (1'd0 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2441_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2455_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_13_reg_4132) & (1'd0 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2459_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_12_reg_4128) & (xor_ln56_20_reg_4136 == 1'd1));
        ap_predicate_pred2485_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_15_reg_4160) & (1'd0 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2490_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2504_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_15_reg_4160) & (1'd0 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2508_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & (1'd1 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2522_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_15_reg_4160) & (1'd0 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2526_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & (1'd1 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2540_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_15_reg_4160) & (1'd0 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2544_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & (1'd1 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2558_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_15_reg_4160) & (1'd0 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2562_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & (1'd1 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2576_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_15_reg_4160) & (1'd0 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2580_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & (1'd1 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2594_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_15_reg_4160) & (1'd0 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2598_state47 <= ((trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & (1'd1 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2612_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_15_reg_4160) & (1'd0 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        ap_predicate_pred2616_state47 <= (~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter44_reg == 6'd48) & (1'd1 == and_ln56_14_reg_4156) & (xor_ln56_23_reg_4164 == 1'd1));
        col_sum_64_reg_3944 <= col_sum_64_fu_1975_p2;
        col_sum_65_reg_3972 <= col_sum_65_fu_2221_p2;
        col_sum_66_reg_4000 <= col_sum_66_fu_2467_p2;
        col_sum_67_reg_4028 <= col_sum_67_fu_2713_p2;
        col_sum_68_reg_4056 <= col_sum_68_fu_2959_p2;
        col_sum_69_reg_4084 <= col_sum_69_fu_3205_p2;
        col_sum_70_reg_4112 <= col_sum_70_fu_3451_p2;
        col_sum_71_reg_4140 <= col_sum_71_fu_3697_p2;
        lshr_ln2_reg_3859_pp0_iter10_reg <= lshr_ln2_reg_3859_pp0_iter9_reg;
        lshr_ln2_reg_3859_pp0_iter11_reg <= lshr_ln2_reg_3859_pp0_iter10_reg;
        lshr_ln2_reg_3859_pp0_iter12_reg <= lshr_ln2_reg_3859_pp0_iter11_reg;
        lshr_ln2_reg_3859_pp0_iter13_reg <= lshr_ln2_reg_3859_pp0_iter12_reg;
        lshr_ln2_reg_3859_pp0_iter14_reg <= lshr_ln2_reg_3859_pp0_iter13_reg;
        lshr_ln2_reg_3859_pp0_iter15_reg <= lshr_ln2_reg_3859_pp0_iter14_reg;
        lshr_ln2_reg_3859_pp0_iter16_reg <= lshr_ln2_reg_3859_pp0_iter15_reg;
        lshr_ln2_reg_3859_pp0_iter17_reg <= lshr_ln2_reg_3859_pp0_iter16_reg;
        lshr_ln2_reg_3859_pp0_iter18_reg <= lshr_ln2_reg_3859_pp0_iter17_reg;
        lshr_ln2_reg_3859_pp0_iter19_reg <= lshr_ln2_reg_3859_pp0_iter18_reg;
        lshr_ln2_reg_3859_pp0_iter20_reg <= lshr_ln2_reg_3859_pp0_iter19_reg;
        lshr_ln2_reg_3859_pp0_iter21_reg <= lshr_ln2_reg_3859_pp0_iter20_reg;
        lshr_ln2_reg_3859_pp0_iter22_reg <= lshr_ln2_reg_3859_pp0_iter21_reg;
        lshr_ln2_reg_3859_pp0_iter23_reg <= lshr_ln2_reg_3859_pp0_iter22_reg;
        lshr_ln2_reg_3859_pp0_iter24_reg <= lshr_ln2_reg_3859_pp0_iter23_reg;
        lshr_ln2_reg_3859_pp0_iter25_reg <= lshr_ln2_reg_3859_pp0_iter24_reg;
        lshr_ln2_reg_3859_pp0_iter26_reg <= lshr_ln2_reg_3859_pp0_iter25_reg;
        lshr_ln2_reg_3859_pp0_iter27_reg <= lshr_ln2_reg_3859_pp0_iter26_reg;
        lshr_ln2_reg_3859_pp0_iter28_reg <= lshr_ln2_reg_3859_pp0_iter27_reg;
        lshr_ln2_reg_3859_pp0_iter29_reg <= lshr_ln2_reg_3859_pp0_iter28_reg;
        lshr_ln2_reg_3859_pp0_iter2_reg <= lshr_ln2_reg_3859_pp0_iter1_reg;
        lshr_ln2_reg_3859_pp0_iter30_reg <= lshr_ln2_reg_3859_pp0_iter29_reg;
        lshr_ln2_reg_3859_pp0_iter31_reg <= lshr_ln2_reg_3859_pp0_iter30_reg;
        lshr_ln2_reg_3859_pp0_iter32_reg <= lshr_ln2_reg_3859_pp0_iter31_reg;
        lshr_ln2_reg_3859_pp0_iter33_reg <= lshr_ln2_reg_3859_pp0_iter32_reg;
        lshr_ln2_reg_3859_pp0_iter34_reg <= lshr_ln2_reg_3859_pp0_iter33_reg;
        lshr_ln2_reg_3859_pp0_iter35_reg <= lshr_ln2_reg_3859_pp0_iter34_reg;
        lshr_ln2_reg_3859_pp0_iter36_reg <= lshr_ln2_reg_3859_pp0_iter35_reg;
        lshr_ln2_reg_3859_pp0_iter37_reg <= lshr_ln2_reg_3859_pp0_iter36_reg;
        lshr_ln2_reg_3859_pp0_iter38_reg <= lshr_ln2_reg_3859_pp0_iter37_reg;
        lshr_ln2_reg_3859_pp0_iter39_reg <= lshr_ln2_reg_3859_pp0_iter38_reg;
        lshr_ln2_reg_3859_pp0_iter3_reg <= lshr_ln2_reg_3859_pp0_iter2_reg;
        lshr_ln2_reg_3859_pp0_iter40_reg <= lshr_ln2_reg_3859_pp0_iter39_reg;
        lshr_ln2_reg_3859_pp0_iter41_reg <= lshr_ln2_reg_3859_pp0_iter40_reg;
        lshr_ln2_reg_3859_pp0_iter42_reg <= lshr_ln2_reg_3859_pp0_iter41_reg;
        lshr_ln2_reg_3859_pp0_iter43_reg <= lshr_ln2_reg_3859_pp0_iter42_reg;
        lshr_ln2_reg_3859_pp0_iter4_reg <= lshr_ln2_reg_3859_pp0_iter3_reg;
        lshr_ln2_reg_3859_pp0_iter5_reg <= lshr_ln2_reg_3859_pp0_iter4_reg;
        lshr_ln2_reg_3859_pp0_iter6_reg <= lshr_ln2_reg_3859_pp0_iter5_reg;
        lshr_ln2_reg_3859_pp0_iter7_reg <= lshr_ln2_reg_3859_pp0_iter6_reg;
        lshr_ln2_reg_3859_pp0_iter8_reg <= lshr_ln2_reg_3859_pp0_iter7_reg;
        lshr_ln2_reg_3859_pp0_iter9_reg <= lshr_ln2_reg_3859_pp0_iter8_reg;
        trunc_ln47_reg_3823_pp0_iter10_reg <= trunc_ln47_reg_3823_pp0_iter9_reg;
        trunc_ln47_reg_3823_pp0_iter11_reg <= trunc_ln47_reg_3823_pp0_iter10_reg;
        trunc_ln47_reg_3823_pp0_iter12_reg <= trunc_ln47_reg_3823_pp0_iter11_reg;
        trunc_ln47_reg_3823_pp0_iter13_reg <= trunc_ln47_reg_3823_pp0_iter12_reg;
        trunc_ln47_reg_3823_pp0_iter14_reg <= trunc_ln47_reg_3823_pp0_iter13_reg;
        trunc_ln47_reg_3823_pp0_iter15_reg <= trunc_ln47_reg_3823_pp0_iter14_reg;
        trunc_ln47_reg_3823_pp0_iter16_reg <= trunc_ln47_reg_3823_pp0_iter15_reg;
        trunc_ln47_reg_3823_pp0_iter17_reg <= trunc_ln47_reg_3823_pp0_iter16_reg;
        trunc_ln47_reg_3823_pp0_iter18_reg <= trunc_ln47_reg_3823_pp0_iter17_reg;
        trunc_ln47_reg_3823_pp0_iter19_reg <= trunc_ln47_reg_3823_pp0_iter18_reg;
        trunc_ln47_reg_3823_pp0_iter20_reg <= trunc_ln47_reg_3823_pp0_iter19_reg;
        trunc_ln47_reg_3823_pp0_iter21_reg <= trunc_ln47_reg_3823_pp0_iter20_reg;
        trunc_ln47_reg_3823_pp0_iter22_reg <= trunc_ln47_reg_3823_pp0_iter21_reg;
        trunc_ln47_reg_3823_pp0_iter23_reg <= trunc_ln47_reg_3823_pp0_iter22_reg;
        trunc_ln47_reg_3823_pp0_iter24_reg <= trunc_ln47_reg_3823_pp0_iter23_reg;
        trunc_ln47_reg_3823_pp0_iter25_reg <= trunc_ln47_reg_3823_pp0_iter24_reg;
        trunc_ln47_reg_3823_pp0_iter26_reg <= trunc_ln47_reg_3823_pp0_iter25_reg;
        trunc_ln47_reg_3823_pp0_iter27_reg <= trunc_ln47_reg_3823_pp0_iter26_reg;
        trunc_ln47_reg_3823_pp0_iter28_reg <= trunc_ln47_reg_3823_pp0_iter27_reg;
        trunc_ln47_reg_3823_pp0_iter29_reg <= trunc_ln47_reg_3823_pp0_iter28_reg;
        trunc_ln47_reg_3823_pp0_iter2_reg <= trunc_ln47_reg_3823_pp0_iter1_reg;
        trunc_ln47_reg_3823_pp0_iter30_reg <= trunc_ln47_reg_3823_pp0_iter29_reg;
        trunc_ln47_reg_3823_pp0_iter31_reg <= trunc_ln47_reg_3823_pp0_iter30_reg;
        trunc_ln47_reg_3823_pp0_iter32_reg <= trunc_ln47_reg_3823_pp0_iter31_reg;
        trunc_ln47_reg_3823_pp0_iter33_reg <= trunc_ln47_reg_3823_pp0_iter32_reg;
        trunc_ln47_reg_3823_pp0_iter34_reg <= trunc_ln47_reg_3823_pp0_iter33_reg;
        trunc_ln47_reg_3823_pp0_iter35_reg <= trunc_ln47_reg_3823_pp0_iter34_reg;
        trunc_ln47_reg_3823_pp0_iter36_reg <= trunc_ln47_reg_3823_pp0_iter35_reg;
        trunc_ln47_reg_3823_pp0_iter37_reg <= trunc_ln47_reg_3823_pp0_iter36_reg;
        trunc_ln47_reg_3823_pp0_iter38_reg <= trunc_ln47_reg_3823_pp0_iter37_reg;
        trunc_ln47_reg_3823_pp0_iter39_reg <= trunc_ln47_reg_3823_pp0_iter38_reg;
        trunc_ln47_reg_3823_pp0_iter3_reg <= trunc_ln47_reg_3823_pp0_iter2_reg;
        trunc_ln47_reg_3823_pp0_iter40_reg <= trunc_ln47_reg_3823_pp0_iter39_reg;
        trunc_ln47_reg_3823_pp0_iter41_reg <= trunc_ln47_reg_3823_pp0_iter40_reg;
        trunc_ln47_reg_3823_pp0_iter42_reg <= trunc_ln47_reg_3823_pp0_iter41_reg;
        trunc_ln47_reg_3823_pp0_iter43_reg <= trunc_ln47_reg_3823_pp0_iter42_reg;
        trunc_ln47_reg_3823_pp0_iter44_reg <= trunc_ln47_reg_3823_pp0_iter43_reg;
        trunc_ln47_reg_3823_pp0_iter4_reg <= trunc_ln47_reg_3823_pp0_iter3_reg;
        trunc_ln47_reg_3823_pp0_iter5_reg <= trunc_ln47_reg_3823_pp0_iter4_reg;
        trunc_ln47_reg_3823_pp0_iter6_reg <= trunc_ln47_reg_3823_pp0_iter5_reg;
        trunc_ln47_reg_3823_pp0_iter7_reg <= trunc_ln47_reg_3823_pp0_iter6_reg;
        trunc_ln47_reg_3823_pp0_iter8_reg <= trunc_ln47_reg_3823_pp0_iter7_reg;
        trunc_ln47_reg_3823_pp0_iter9_reg <= trunc_ln47_reg_3823_pp0_iter8_reg;
        xor_ln56_11_reg_4052 <= xor_ln56_11_fu_2788_p2;
        xor_ln56_14_reg_4080 <= xor_ln56_14_fu_3034_p2;
        xor_ln56_17_reg_4108 <= xor_ln56_17_fu_3280_p2;
        xor_ln56_20_reg_4136 <= xor_ln56_20_fu_3526_p2;
        xor_ln56_23_reg_4164 <= xor_ln56_23_fu_3772_p2;
        xor_ln56_2_reg_3968 <= xor_ln56_2_fu_2050_p2;
        xor_ln56_5_reg_3996 <= xor_ln56_5_fu_2296_p2;
        xor_ln56_8_reg_4024 <= xor_ln56_8_fu_2542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv_i343_cast_reg_3807 <= conv_i343_cast_fu_1648_p1;
        lshr_ln2_reg_3859 <= {{ap_sig_allocacmp_j[5:3]}};
        lshr_ln2_reg_3859_pp0_iter1_reg <= lshr_ln2_reg_3859;
        trunc_ln47_reg_3823 <= trunc_ln47_fu_1668_p1;
        trunc_ln47_reg_3823_pp0_iter1_reg <= trunc_ln47_reg_3823;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1660_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter45_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) 
    & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j = 7'd0;
    end else begin
        ap_sig_allocacmp_j = jj_fu_264;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1795_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_10_o = 24'd8388607;
        end else if (((ap_predicate_pred1791_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_10_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1))) begin
            col_sum_10_o = col_sum_66_reg_4000;
        end else if ((1'b1 == ap_condition_3946)) begin
            col_sum_10_o = 24'd0;
        end else begin
            col_sum_10_o = col_sum_10_i;
        end
    end else begin
        col_sum_10_o = col_sum_10_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1)) | ((ap_predicate_pred1795_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1791_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1)))) begin
        col_sum_10_o_ap_vld = 1'b1;
    end else begin
        col_sum_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1952_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_11_o = 24'd8388607;
        end else if (((ap_predicate_pred1948_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_11_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1))) begin
            col_sum_11_o = col_sum_67_reg_4028;
        end else if ((1'b1 == ap_condition_3952)) begin
            col_sum_11_o = 24'd0;
        end else begin
            col_sum_11_o = col_sum_11_i;
        end
    end else begin
        col_sum_11_o = col_sum_11_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1)) | ((ap_predicate_pred1952_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1948_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1)))) begin
        col_sum_11_o_ap_vld = 1'b1;
    end else begin
        col_sum_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2109_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_12_o = 24'd8388607;
        end else if (((ap_predicate_pred2105_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_12_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1))) begin
            col_sum_12_o = col_sum_68_reg_4056;
        end else if ((1'b1 == ap_condition_3957)) begin
            col_sum_12_o = 24'd0;
        end else begin
            col_sum_12_o = col_sum_12_i;
        end
    end else begin
        col_sum_12_o = col_sum_12_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1)) | ((ap_predicate_pred2109_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2105_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1)))) begin
        col_sum_12_o_ap_vld = 1'b1;
    end else begin
        col_sum_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2266_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_13_o = 24'd8388607;
        end else if (((ap_predicate_pred2262_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_13_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1))) begin
            col_sum_13_o = col_sum_69_reg_4084;
        end else if ((1'b1 == ap_condition_3962)) begin
            col_sum_13_o = 24'd0;
        end else begin
            col_sum_13_o = col_sum_13_i;
        end
    end else begin
        col_sum_13_o = col_sum_13_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1)) | ((ap_predicate_pred2266_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2262_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1)))) begin
        col_sum_13_o_ap_vld = 1'b1;
    end else begin
        col_sum_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2423_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_14_o = 24'd8388607;
        end else if (((ap_predicate_pred2419_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_14_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1))) begin
            col_sum_14_o = col_sum_70_reg_4112;
        end else if ((1'b1 == ap_condition_3967)) begin
            col_sum_14_o = 24'd0;
        end else begin
            col_sum_14_o = col_sum_14_i;
        end
    end else begin
        col_sum_14_o = col_sum_14_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1)) | ((ap_predicate_pred2423_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2419_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1)))) begin
        col_sum_14_o_ap_vld = 1'b1;
    end else begin
        col_sum_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2580_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_15_o = 24'd8388607;
        end else if (((ap_predicate_pred2576_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_15_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1))) begin
            col_sum_15_o = col_sum_71_reg_4140;
        end else if ((1'b1 == ap_condition_3972)) begin
            col_sum_15_o = 24'd0;
        end else begin
            col_sum_15_o = col_sum_15_i;
        end
    end else begin
        col_sum_15_o = col_sum_15_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1)) | ((ap_predicate_pred2580_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2576_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1)))) begin
        col_sum_15_o_ap_vld = 1'b1;
    end else begin
        col_sum_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1392_state47 == 1'b1))) begin
            col_sum_16_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1388_state47 == 1'b1))) begin
            col_sum_16_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1))) begin
            col_sum_16_o = col_sum_64_reg_3944;
        end else if ((1'b1 == ap_condition_3978)) begin
            col_sum_16_o = 24'd0;
        end else begin
            col_sum_16_o = col_sum_16_i;
        end
    end else begin
        col_sum_16_o = col_sum_16_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1392_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1388_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1)))) begin
        col_sum_16_o_ap_vld = 1'b1;
    end else begin
        col_sum_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1605_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_17_o = 24'd8388607;
        end else if (((ap_predicate_pred1601_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_17_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1))) begin
            col_sum_17_o = col_sum_65_reg_3972;
        end else if ((1'b1 == ap_condition_3984)) begin
            col_sum_17_o = 24'd0;
        end else begin
            col_sum_17_o = col_sum_17_i;
        end
    end else begin
        col_sum_17_o = col_sum_17_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1605_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1601_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1)))) begin
        col_sum_17_o_ap_vld = 1'b1;
    end else begin
        col_sum_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1777_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_18_o = 24'd8388607;
        end else if (((ap_predicate_pred1773_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_18_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1))) begin
            col_sum_18_o = col_sum_66_reg_4000;
        end else if ((1'b1 == ap_condition_3989)) begin
            col_sum_18_o = 24'd0;
        end else begin
            col_sum_18_o = col_sum_18_i;
        end
    end else begin
        col_sum_18_o = col_sum_18_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1)) | ((ap_predicate_pred1777_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1773_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1)))) begin
        col_sum_18_o_ap_vld = 1'b1;
    end else begin
        col_sum_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1934_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_19_o = 24'd8388607;
        end else if (((ap_predicate_pred1930_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_19_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1))) begin
            col_sum_19_o = col_sum_67_reg_4028;
        end else if ((1'b1 == ap_condition_3994)) begin
            col_sum_19_o = 24'd0;
        end else begin
            col_sum_19_o = col_sum_19_i;
        end
    end else begin
        col_sum_19_o = col_sum_19_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1)) | ((ap_predicate_pred1934_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1930_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1)))) begin
        col_sum_19_o_ap_vld = 1'b1;
    end else begin
        col_sum_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1643_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_1_o = 24'd8388607;
        end else if (((ap_predicate_pred1639_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_1_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1))) begin
            col_sum_1_o = col_sum_65_reg_3972;
        end else if ((1'b1 == ap_condition_4000)) begin
            col_sum_1_o = 24'd0;
        end else begin
            col_sum_1_o = col_sum_1_i;
        end
    end else begin
        col_sum_1_o = col_sum_1_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1643_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1639_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1)))) begin
        col_sum_1_o_ap_vld = 1'b1;
    end else begin
        col_sum_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2091_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_20_o = 24'd8388607;
        end else if (((ap_predicate_pred2087_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_20_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1))) begin
            col_sum_20_o = col_sum_68_reg_4056;
        end else if ((1'b1 == ap_condition_4006)) begin
            col_sum_20_o = 24'd0;
        end else begin
            col_sum_20_o = col_sum_20_i;
        end
    end else begin
        col_sum_20_o = col_sum_20_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1)) | ((ap_predicate_pred2091_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2087_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1)))) begin
        col_sum_20_o_ap_vld = 1'b1;
    end else begin
        col_sum_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2248_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_21_o = 24'd8388607;
        end else if (((ap_predicate_pred2244_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_21_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1))) begin
            col_sum_21_o = col_sum_69_reg_4084;
        end else if ((1'b1 == ap_condition_4011)) begin
            col_sum_21_o = 24'd0;
        end else begin
            col_sum_21_o = col_sum_21_i;
        end
    end else begin
        col_sum_21_o = col_sum_21_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1)) | ((ap_predicate_pred2248_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2244_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1)))) begin
        col_sum_21_o_ap_vld = 1'b1;
    end else begin
        col_sum_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2405_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_22_o = 24'd8388607;
        end else if (((ap_predicate_pred2401_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_22_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1))) begin
            col_sum_22_o = col_sum_70_reg_4112;
        end else if ((1'b1 == ap_condition_4016)) begin
            col_sum_22_o = 24'd0;
        end else begin
            col_sum_22_o = col_sum_22_i;
        end
    end else begin
        col_sum_22_o = col_sum_22_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1)) | ((ap_predicate_pred2405_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2401_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1)))) begin
        col_sum_22_o_ap_vld = 1'b1;
    end else begin
        col_sum_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2562_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_23_o = 24'd8388607;
        end else if (((ap_predicate_pred2558_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_23_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1))) begin
            col_sum_23_o = col_sum_71_reg_4140;
        end else if ((1'b1 == ap_condition_4021)) begin
            col_sum_23_o = 24'd0;
        end else begin
            col_sum_23_o = col_sum_23_i;
        end
    end else begin
        col_sum_23_o = col_sum_23_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1379_state46 == 1'b1)) | ((ap_predicate_pred2562_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2558_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1)))) begin
        col_sum_23_o_ap_vld = 1'b1;
    end else begin
        col_sum_23_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1367_state47 == 1'b1))) begin
            col_sum_24_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1363_state47 == 1'b1))) begin
            col_sum_24_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1))) begin
            col_sum_24_o = col_sum_64_reg_3944;
        end else if ((1'b1 == ap_condition_4027)) begin
            col_sum_24_o = 24'd0;
        end else begin
            col_sum_24_o = col_sum_24_i;
        end
    end else begin
        col_sum_24_o = col_sum_24_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1367_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1363_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1)))) begin
        col_sum_24_o_ap_vld = 1'b1;
    end else begin
        col_sum_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1586_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_25_o = 24'd8388607;
        end else if (((ap_predicate_pred1582_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_25_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1))) begin
            col_sum_25_o = col_sum_65_reg_3972;
        end else if ((1'b1 == ap_condition_4033)) begin
            col_sum_25_o = 24'd0;
        end else begin
            col_sum_25_o = col_sum_25_i;
        end
    end else begin
        col_sum_25_o = col_sum_25_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1586_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1582_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1)))) begin
        col_sum_25_o_ap_vld = 1'b1;
    end else begin
        col_sum_25_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1759_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_26_o = 24'd8388607;
        end else if (((ap_predicate_pred1755_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_26_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1))) begin
            col_sum_26_o = col_sum_66_reg_4000;
        end else if ((1'b1 == ap_condition_4038)) begin
            col_sum_26_o = 24'd0;
        end else begin
            col_sum_26_o = col_sum_26_i;
        end
    end else begin
        col_sum_26_o = col_sum_26_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1)) | ((ap_predicate_pred1759_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1755_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1)))) begin
        col_sum_26_o_ap_vld = 1'b1;
    end else begin
        col_sum_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1916_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_27_o = 24'd8388607;
        end else if (((ap_predicate_pred1912_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_27_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1))) begin
            col_sum_27_o = col_sum_67_reg_4028;
        end else if ((1'b1 == ap_condition_4043)) begin
            col_sum_27_o = 24'd0;
        end else begin
            col_sum_27_o = col_sum_27_i;
        end
    end else begin
        col_sum_27_o = col_sum_27_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1)) | ((ap_predicate_pred1916_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1912_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1)))) begin
        col_sum_27_o_ap_vld = 1'b1;
    end else begin
        col_sum_27_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2073_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_28_o = 24'd8388607;
        end else if (((ap_predicate_pred2069_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_28_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1))) begin
            col_sum_28_o = col_sum_68_reg_4056;
        end else if ((1'b1 == ap_condition_4048)) begin
            col_sum_28_o = 24'd0;
        end else begin
            col_sum_28_o = col_sum_28_i;
        end
    end else begin
        col_sum_28_o = col_sum_28_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1)) | ((ap_predicate_pred2073_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2069_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1)))) begin
        col_sum_28_o_ap_vld = 1'b1;
    end else begin
        col_sum_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2230_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_29_o = 24'd8388607;
        end else if (((ap_predicate_pred2226_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_29_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1))) begin
            col_sum_29_o = col_sum_69_reg_4084;
        end else if ((1'b1 == ap_condition_4053)) begin
            col_sum_29_o = 24'd0;
        end else begin
            col_sum_29_o = col_sum_29_i;
        end
    end else begin
        col_sum_29_o = col_sum_29_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1)) | ((ap_predicate_pred2230_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2226_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1)))) begin
        col_sum_29_o_ap_vld = 1'b1;
    end else begin
        col_sum_29_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1813_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_2_o = 24'd8388607;
        end else if (((ap_predicate_pred1809_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_2_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1))) begin
            col_sum_2_o = col_sum_66_reg_4000;
        end else if ((1'b1 == ap_condition_4058)) begin
            col_sum_2_o = 24'd0;
        end else begin
            col_sum_2_o = col_sum_2_i;
        end
    end else begin
        col_sum_2_o = col_sum_2_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1)) | ((ap_predicate_pred1813_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1809_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1)))) begin
        col_sum_2_o_ap_vld = 1'b1;
    end else begin
        col_sum_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2387_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_30_o = 24'd8388607;
        end else if (((ap_predicate_pred2383_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_30_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1))) begin
            col_sum_30_o = col_sum_70_reg_4112;
        end else if ((1'b1 == ap_condition_4063)) begin
            col_sum_30_o = 24'd0;
        end else begin
            col_sum_30_o = col_sum_30_i;
        end
    end else begin
        col_sum_30_o = col_sum_30_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1)) | ((ap_predicate_pred2387_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2383_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1)))) begin
        col_sum_30_o_ap_vld = 1'b1;
    end else begin
        col_sum_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2544_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_31_o = 24'd8388607;
        end else if (((ap_predicate_pred2540_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_31_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1))) begin
            col_sum_31_o = col_sum_71_reg_4140;
        end else if ((1'b1 == ap_condition_4068)) begin
            col_sum_31_o = 24'd0;
        end else begin
            col_sum_31_o = col_sum_31_i;
        end
    end else begin
        col_sum_31_o = col_sum_31_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1354_state46 == 1'b1)) | ((ap_predicate_pred2544_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2540_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1)))) begin
        col_sum_31_o_ap_vld = 1'b1;
    end else begin
        col_sum_31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1342_state47 == 1'b1))) begin
            col_sum_32_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1338_state47 == 1'b1))) begin
            col_sum_32_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1))) begin
            col_sum_32_o = col_sum_64_reg_3944;
        end else if ((1'b1 == ap_condition_4074)) begin
            col_sum_32_o = 24'd0;
        end else begin
            col_sum_32_o = col_sum_32_i;
        end
    end else begin
        col_sum_32_o = col_sum_32_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1342_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1338_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1)))) begin
        col_sum_32_o_ap_vld = 1'b1;
    end else begin
        col_sum_32_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1567_state47 == 1'b1))) begin
            col_sum_33_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1563_state47 == 1'b1))) begin
            col_sum_33_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1))) begin
            col_sum_33_o = col_sum_65_reg_3972;
        end else if ((1'b1 == ap_condition_4080)) begin
            col_sum_33_o = 24'd0;
        end else begin
            col_sum_33_o = col_sum_33_i;
        end
    end else begin
        col_sum_33_o = col_sum_33_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1567_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1563_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1)))) begin
        col_sum_33_o_ap_vld = 1'b1;
    end else begin
        col_sum_33_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1741_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_34_o = 24'd8388607;
        end else if (((ap_predicate_pred1737_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_34_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1))) begin
            col_sum_34_o = col_sum_66_reg_4000;
        end else if ((1'b1 == ap_condition_4085)) begin
            col_sum_34_o = 24'd0;
        end else begin
            col_sum_34_o = col_sum_34_i;
        end
    end else begin
        col_sum_34_o = col_sum_34_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1)) | ((ap_predicate_pred1741_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1737_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1)))) begin
        col_sum_34_o_ap_vld = 1'b1;
    end else begin
        col_sum_34_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1898_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_35_o = 24'd8388607;
        end else if (((ap_predicate_pred1894_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_35_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1))) begin
            col_sum_35_o = col_sum_67_reg_4028;
        end else if ((1'b1 == ap_condition_4090)) begin
            col_sum_35_o = 24'd0;
        end else begin
            col_sum_35_o = col_sum_35_i;
        end
    end else begin
        col_sum_35_o = col_sum_35_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1)) | ((ap_predicate_pred1898_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1894_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1)))) begin
        col_sum_35_o_ap_vld = 1'b1;
    end else begin
        col_sum_35_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2055_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_36_o = 24'd8388607;
        end else if (((ap_predicate_pred2051_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_36_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1))) begin
            col_sum_36_o = col_sum_68_reg_4056;
        end else if ((1'b1 == ap_condition_4095)) begin
            col_sum_36_o = 24'd0;
        end else begin
            col_sum_36_o = col_sum_36_i;
        end
    end else begin
        col_sum_36_o = col_sum_36_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1)) | ((ap_predicate_pred2055_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2051_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1)))) begin
        col_sum_36_o_ap_vld = 1'b1;
    end else begin
        col_sum_36_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2212_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_37_o = 24'd8388607;
        end else if (((ap_predicate_pred2208_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_37_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1))) begin
            col_sum_37_o = col_sum_69_reg_4084;
        end else if ((1'b1 == ap_condition_4100)) begin
            col_sum_37_o = 24'd0;
        end else begin
            col_sum_37_o = col_sum_37_i;
        end
    end else begin
        col_sum_37_o = col_sum_37_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1)) | ((ap_predicate_pred2212_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2208_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1)))) begin
        col_sum_37_o_ap_vld = 1'b1;
    end else begin
        col_sum_37_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2369_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_38_o = 24'd8388607;
        end else if (((ap_predicate_pred2365_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_38_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1))) begin
            col_sum_38_o = col_sum_70_reg_4112;
        end else if ((1'b1 == ap_condition_4105)) begin
            col_sum_38_o = 24'd0;
        end else begin
            col_sum_38_o = col_sum_38_i;
        end
    end else begin
        col_sum_38_o = col_sum_38_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1)) | ((ap_predicate_pred2369_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2365_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1)))) begin
        col_sum_38_o_ap_vld = 1'b1;
    end else begin
        col_sum_38_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2526_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_39_o = 24'd8388607;
        end else if (((ap_predicate_pred2522_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_39_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1))) begin
            col_sum_39_o = col_sum_71_reg_4140;
        end else if ((1'b1 == ap_condition_4110)) begin
            col_sum_39_o = 24'd0;
        end else begin
            col_sum_39_o = col_sum_39_i;
        end
    end else begin
        col_sum_39_o = col_sum_39_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1329_state46 == 1'b1)) | ((ap_predicate_pred2526_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2522_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1)))) begin
        col_sum_39_o_ap_vld = 1'b1;
    end else begin
        col_sum_39_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1970_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_3_o = 24'd8388607;
        end else if (((ap_predicate_pred1966_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_3_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1))) begin
            col_sum_3_o = col_sum_67_reg_4028;
        end else if ((1'b1 == ap_condition_4115)) begin
            col_sum_3_o = 24'd0;
        end else begin
            col_sum_3_o = col_sum_3_i;
        end
    end else begin
        col_sum_3_o = col_sum_3_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1)) | ((ap_predicate_pred1970_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1966_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1)))) begin
        col_sum_3_o_ap_vld = 1'b1;
    end else begin
        col_sum_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1317_state47 == 1'b1))) begin
            col_sum_40_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1313_state47 == 1'b1))) begin
            col_sum_40_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1))) begin
            col_sum_40_o = col_sum_64_reg_3944;
        end else if ((1'b1 == ap_condition_4121)) begin
            col_sum_40_o = 24'd0;
        end else begin
            col_sum_40_o = col_sum_40_i;
        end
    end else begin
        col_sum_40_o = col_sum_40_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1317_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1313_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1)))) begin
        col_sum_40_o_ap_vld = 1'b1;
    end else begin
        col_sum_40_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1548_state47 == 1'b1))) begin
            col_sum_41_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1544_state47 == 1'b1))) begin
            col_sum_41_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1))) begin
            col_sum_41_o = col_sum_65_reg_3972;
        end else if ((1'b1 == ap_condition_4127)) begin
            col_sum_41_o = 24'd0;
        end else begin
            col_sum_41_o = col_sum_41_i;
        end
    end else begin
        col_sum_41_o = col_sum_41_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1548_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1544_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1)))) begin
        col_sum_41_o_ap_vld = 1'b1;
    end else begin
        col_sum_41_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1723_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_42_o = 24'd8388607;
        end else if (((ap_predicate_pred1719_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_42_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1))) begin
            col_sum_42_o = col_sum_66_reg_4000;
        end else if ((1'b1 == ap_condition_4132)) begin
            col_sum_42_o = 24'd0;
        end else begin
            col_sum_42_o = col_sum_42_i;
        end
    end else begin
        col_sum_42_o = col_sum_42_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1)) | ((ap_predicate_pred1723_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1719_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1)))) begin
        col_sum_42_o_ap_vld = 1'b1;
    end else begin
        col_sum_42_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1880_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_43_o = 24'd8388607;
        end else if (((ap_predicate_pred1876_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_43_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1))) begin
            col_sum_43_o = col_sum_67_reg_4028;
        end else if ((1'b1 == ap_condition_4137)) begin
            col_sum_43_o = 24'd0;
        end else begin
            col_sum_43_o = col_sum_43_i;
        end
    end else begin
        col_sum_43_o = col_sum_43_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1)) | ((ap_predicate_pred1880_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1876_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1)))) begin
        col_sum_43_o_ap_vld = 1'b1;
    end else begin
        col_sum_43_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2037_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_44_o = 24'd8388607;
        end else if (((ap_predicate_pred2033_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_44_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1))) begin
            col_sum_44_o = col_sum_68_reg_4056;
        end else if ((1'b1 == ap_condition_4142)) begin
            col_sum_44_o = 24'd0;
        end else begin
            col_sum_44_o = col_sum_44_i;
        end
    end else begin
        col_sum_44_o = col_sum_44_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1)) | ((ap_predicate_pred2037_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2033_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1)))) begin
        col_sum_44_o_ap_vld = 1'b1;
    end else begin
        col_sum_44_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2194_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_45_o = 24'd8388607;
        end else if (((ap_predicate_pred2190_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_45_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1))) begin
            col_sum_45_o = col_sum_69_reg_4084;
        end else if ((1'b1 == ap_condition_4147)) begin
            col_sum_45_o = 24'd0;
        end else begin
            col_sum_45_o = col_sum_45_i;
        end
    end else begin
        col_sum_45_o = col_sum_45_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1)) | ((ap_predicate_pred2194_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2190_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1)))) begin
        col_sum_45_o_ap_vld = 1'b1;
    end else begin
        col_sum_45_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2351_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_46_o = 24'd8388607;
        end else if (((ap_predicate_pred2347_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_46_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1))) begin
            col_sum_46_o = col_sum_70_reg_4112;
        end else if ((1'b1 == ap_condition_4152)) begin
            col_sum_46_o = 24'd0;
        end else begin
            col_sum_46_o = col_sum_46_i;
        end
    end else begin
        col_sum_46_o = col_sum_46_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1)) | ((ap_predicate_pred2351_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2347_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1)))) begin
        col_sum_46_o_ap_vld = 1'b1;
    end else begin
        col_sum_46_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2508_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_47_o = 24'd8388607;
        end else if (((ap_predicate_pred2504_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_47_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1))) begin
            col_sum_47_o = col_sum_71_reg_4140;
        end else if ((1'b1 == ap_condition_4157)) begin
            col_sum_47_o = 24'd0;
        end else begin
            col_sum_47_o = col_sum_47_i;
        end
    end else begin
        col_sum_47_o = col_sum_47_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1304_state46 == 1'b1)) | ((ap_predicate_pred2508_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2504_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1)))) begin
        col_sum_47_o_ap_vld = 1'b1;
    end else begin
        col_sum_47_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1290_state47 == 1'b1))) begin
            col_sum_48_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1284_state47 == 1'b1))) begin
            col_sum_48_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1))) begin
            col_sum_48_o = col_sum_64_reg_3944;
        end else if ((1'b1 == ap_condition_4163)) begin
            col_sum_48_o = 24'd0;
        end else begin
            col_sum_48_o = col_sum_48_i;
        end
    end else begin
        col_sum_48_o = col_sum_48_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1290_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1284_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1)))) begin
        col_sum_48_o_ap_vld = 1'b1;
    end else begin
        col_sum_48_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1529_state47 == 1'b1))) begin
            col_sum_49_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1524_state47 == 1'b1))) begin
            col_sum_49_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1))) begin
            col_sum_49_o = col_sum_65_reg_3972;
        end else if ((1'b1 == ap_condition_4169)) begin
            col_sum_49_o = 24'd0;
        end else begin
            col_sum_49_o = col_sum_49_i;
        end
    end else begin
        col_sum_49_o = col_sum_49_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1529_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1524_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1)))) begin
        col_sum_49_o_ap_vld = 1'b1;
    end else begin
        col_sum_49_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2127_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_4_o = 24'd8388607;
        end else if (((ap_predicate_pred2123_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_4_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1))) begin
            col_sum_4_o = col_sum_68_reg_4056;
        end else if ((1'b1 == ap_condition_4174)) begin
            col_sum_4_o = 24'd0;
        end else begin
            col_sum_4_o = col_sum_4_i;
        end
    end else begin
        col_sum_4_o = col_sum_4_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1)) | ((ap_predicate_pred2127_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2123_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1)))) begin
        col_sum_4_o_ap_vld = 1'b1;
    end else begin
        col_sum_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1705_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_50_o = 24'd8388607;
        end else if (((ap_predicate_pred1700_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_50_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1))) begin
            col_sum_50_o = col_sum_66_reg_4000;
        end else if ((1'b1 == ap_condition_4179)) begin
            col_sum_50_o = 24'd0;
        end else begin
            col_sum_50_o = col_sum_50_i;
        end
    end else begin
        col_sum_50_o = col_sum_50_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1)) | ((ap_predicate_pred1705_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1700_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1)))) begin
        col_sum_50_o_ap_vld = 1'b1;
    end else begin
        col_sum_50_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1862_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_51_o = 24'd8388607;
        end else if (((ap_predicate_pred1857_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_51_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1))) begin
            col_sum_51_o = col_sum_67_reg_4028;
        end else if ((1'b1 == ap_condition_4184)) begin
            col_sum_51_o = 24'd0;
        end else begin
            col_sum_51_o = col_sum_51_i;
        end
    end else begin
        col_sum_51_o = col_sum_51_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1)) | ((ap_predicate_pred1862_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1857_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1)))) begin
        col_sum_51_o_ap_vld = 1'b1;
    end else begin
        col_sum_51_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2019_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_52_o = 24'd8388607;
        end else if (((ap_predicate_pred2014_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_52_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1))) begin
            col_sum_52_o = col_sum_68_reg_4056;
        end else if ((1'b1 == ap_condition_4189)) begin
            col_sum_52_o = 24'd0;
        end else begin
            col_sum_52_o = col_sum_52_i;
        end
    end else begin
        col_sum_52_o = col_sum_52_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1)) | ((ap_predicate_pred2019_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2014_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1)))) begin
        col_sum_52_o_ap_vld = 1'b1;
    end else begin
        col_sum_52_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2176_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_53_o = 24'd8388607;
        end else if (((ap_predicate_pred2171_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_53_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1))) begin
            col_sum_53_o = col_sum_69_reg_4084;
        end else if ((1'b1 == ap_condition_4194)) begin
            col_sum_53_o = 24'd0;
        end else begin
            col_sum_53_o = col_sum_53_i;
        end
    end else begin
        col_sum_53_o = col_sum_53_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1)) | ((ap_predicate_pred2176_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2171_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1)))) begin
        col_sum_53_o_ap_vld = 1'b1;
    end else begin
        col_sum_53_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2333_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_54_o = 24'd8388607;
        end else if (((ap_predicate_pred2328_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_54_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1))) begin
            col_sum_54_o = col_sum_70_reg_4112;
        end else if ((1'b1 == ap_condition_4199)) begin
            col_sum_54_o = 24'd0;
        end else begin
            col_sum_54_o = col_sum_54_i;
        end
    end else begin
        col_sum_54_o = col_sum_54_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1)) | ((ap_predicate_pred2333_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2328_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1)))) begin
        col_sum_54_o_ap_vld = 1'b1;
    end else begin
        col_sum_54_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2490_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_55_o = 24'd8388607;
        end else if (((ap_predicate_pred2485_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_55_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1))) begin
            col_sum_55_o = col_sum_71_reg_4140;
        end else if ((1'b1 == ap_condition_4204)) begin
            col_sum_55_o = 24'd0;
        end else begin
            col_sum_55_o = col_sum_55_i;
        end
    end else begin
        col_sum_55_o = col_sum_55_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1267_state46 == 1'b1)) | ((ap_predicate_pred2490_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2485_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1)))) begin
        col_sum_55_o_ap_vld = 1'b1;
    end else begin
        col_sum_55_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1496_state47 == 1'b1))) begin
            col_sum_56_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1492_state47 == 1'b1))) begin
            col_sum_56_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1))) begin
            col_sum_56_o = col_sum_64_reg_3944;
        end else if ((1'b1 == ap_condition_4210)) begin
            col_sum_56_o = 24'd0;
        end else begin
            col_sum_56_o = col_sum_56_i;
        end
    end else begin
        col_sum_56_o = col_sum_56_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1496_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1492_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1)) | (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1)))) begin
        col_sum_56_o_ap_vld = 1'b1;
    end else begin
        col_sum_56_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1674_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_57_o = 24'd8388607;
        end else if (((ap_predicate_pred1670_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_57_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1))) begin
            col_sum_57_o = col_sum_65_reg_3972;
        end else if ((1'b1 == ap_condition_4216)) begin
            col_sum_57_o = 24'd0;
        end else begin
            col_sum_57_o = col_sum_57_i;
        end
    end else begin
        col_sum_57_o = col_sum_57_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1)) | ((ap_predicate_pred1674_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1670_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1)))) begin
        col_sum_57_o_ap_vld = 1'b1;
    end else begin
        col_sum_57_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1831_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_58_o = 24'd8388607;
        end else if (((ap_predicate_pred1827_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_58_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1))) begin
            col_sum_58_o = col_sum_66_reg_4000;
        end else if ((1'b1 == ap_condition_4221)) begin
            col_sum_58_o = 24'd0;
        end else begin
            col_sum_58_o = col_sum_58_i;
        end
    end else begin
        col_sum_58_o = col_sum_58_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1)) | ((ap_predicate_pred1831_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1827_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1)))) begin
        col_sum_58_o_ap_vld = 1'b1;
    end else begin
        col_sum_58_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1988_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_59_o = 24'd8388607;
        end else if (((ap_predicate_pred1984_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_59_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1))) begin
            col_sum_59_o = col_sum_67_reg_4028;
        end else if ((1'b1 == ap_condition_4226)) begin
            col_sum_59_o = 24'd0;
        end else begin
            col_sum_59_o = col_sum_59_i;
        end
    end else begin
        col_sum_59_o = col_sum_59_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1)) | ((ap_predicate_pred1988_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred1984_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1)))) begin
        col_sum_59_o_ap_vld = 1'b1;
    end else begin
        col_sum_59_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2284_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_5_o = 24'd8388607;
        end else if (((ap_predicate_pred2280_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_5_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1))) begin
            col_sum_5_o = col_sum_69_reg_4084;
        end else if ((1'b1 == ap_condition_4231)) begin
            col_sum_5_o = 24'd0;
        end else begin
            col_sum_5_o = col_sum_5_i;
        end
    end else begin
        col_sum_5_o = col_sum_5_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1)) | ((ap_predicate_pred2284_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2280_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1)))) begin
        col_sum_5_o_ap_vld = 1'b1;
    end else begin
        col_sum_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2145_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_60_o = 24'd8388607;
        end else if (((ap_predicate_pred2141_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_60_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1))) begin
            col_sum_60_o = col_sum_68_reg_4056;
        end else if ((1'b1 == ap_condition_4236)) begin
            col_sum_60_o = 24'd0;
        end else begin
            col_sum_60_o = col_sum_60_i;
        end
    end else begin
        col_sum_60_o = col_sum_60_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1)) | ((ap_predicate_pred2145_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2141_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1)))) begin
        col_sum_60_o_ap_vld = 1'b1;
    end else begin
        col_sum_60_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2302_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_61_o = 24'd8388607;
        end else if (((ap_predicate_pred2298_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_61_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1))) begin
            col_sum_61_o = col_sum_69_reg_4084;
        end else if ((1'b1 == ap_condition_4241)) begin
            col_sum_61_o = 24'd0;
        end else begin
            col_sum_61_o = col_sum_61_i;
        end
    end else begin
        col_sum_61_o = col_sum_61_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1)) | ((ap_predicate_pred2302_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2298_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1)))) begin
        col_sum_61_o_ap_vld = 1'b1;
    end else begin
        col_sum_61_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2459_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_62_o = 24'd8388607;
        end else if (((ap_predicate_pred2455_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_62_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1))) begin
            col_sum_62_o = col_sum_70_reg_4112;
        end else if ((1'b1 == ap_condition_4246)) begin
            col_sum_62_o = 24'd0;
        end else begin
            col_sum_62_o = col_sum_62_i;
        end
    end else begin
        col_sum_62_o = col_sum_62_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1)) | ((ap_predicate_pred2459_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2455_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1)))) begin
        col_sum_62_o_ap_vld = 1'b1;
    end else begin
        col_sum_62_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2616_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_63_o = 24'd8388607;
        end else if (((ap_predicate_pred2612_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_63_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1))) begin
            col_sum_63_o = col_sum_71_reg_4140;
        end else if ((1'b1 == ap_condition_4251)) begin
            col_sum_63_o = 24'd0;
        end else begin
            col_sum_63_o = col_sum_63_i;
        end
    end else begin
        col_sum_63_o = col_sum_63_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1473_state46 == 1'b1)) | ((ap_predicate_pred2616_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2612_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1)))) begin
        col_sum_63_o_ap_vld = 1'b1;
    end else begin
        col_sum_63_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2441_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_6_o = 24'd8388607;
        end else if (((ap_predicate_pred2437_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_6_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1))) begin
            col_sum_6_o = col_sum_70_reg_4112;
        end else if ((1'b1 == ap_condition_4256)) begin
            col_sum_6_o = 24'd0;
        end else begin
            col_sum_6_o = col_sum_6_i;
        end
    end else begin
        col_sum_6_o = col_sum_6_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1)) | ((ap_predicate_pred2441_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2437_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1)))) begin
        col_sum_6_o_ap_vld = 1'b1;
    end else begin
        col_sum_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred2598_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_7_o = 24'd8388607;
        end else if (((ap_predicate_pred2594_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_7_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1))) begin
            col_sum_7_o = col_sum_71_reg_4140;
        end else if ((1'b1 == ap_condition_4261)) begin
            col_sum_7_o = 24'd0;
        end else begin
            col_sum_7_o = col_sum_7_i;
        end
    end else begin
        col_sum_7_o = col_sum_7_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1)) | ((ap_predicate_pred2598_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((ap_predicate_pred2594_state47 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1)))) begin
        col_sum_7_o_ap_vld = 1'b1;
    end else begin
        col_sum_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1417_state47 == 1'b1))) begin
            col_sum_8_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1413_state47 == 1'b1))) begin
            col_sum_8_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1))) begin
            col_sum_8_o = col_sum_64_reg_3944;
        end else if ((1'b1 == ap_condition_4266)) begin
            col_sum_8_o = 24'd0;
        end else begin
            col_sum_8_o = col_sum_8_i;
        end
    end else begin
        col_sum_8_o = col_sum_8_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1417_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1413_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1)))) begin
        col_sum_8_o_ap_vld = 1'b1;
    end else begin
        col_sum_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_predicate_pred1624_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_9_o = 24'd8388607;
        end else if (((ap_predicate_pred1620_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
            col_sum_9_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1))) begin
            col_sum_9_o = col_sum_65_reg_3972;
        end else if ((1'b1 == ap_condition_4271)) begin
            col_sum_9_o = 24'd0;
        end else begin
            col_sum_9_o = col_sum_9_i;
        end
    end else begin
        col_sum_9_o = col_sum_9_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1624_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1620_state47 == 1'b1) & (ap_enable_reg_pp0_iter46 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1404_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1)))) begin
        col_sum_9_o_ap_vld = 1'b1;
    end else begin
        col_sum_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1442_state47 == 1'b1))) begin
            col_sum_o = 24'd8388607;
        end else if (((ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1438_state47 == 1'b1))) begin
            col_sum_o = 24'd8388608;
        end else if (((ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1))) begin
            col_sum_o = col_sum_64_reg_3944;
        end else if ((1'b1 == ap_condition_4276)) begin
            col_sum_o = 24'd0;
        end else begin
            col_sum_o = col_sum_i;
        end
    end else begin
        col_sum_o = col_sum_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1442_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1) & (ap_predicate_pred1438_state47 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1) & (ap_predicate_pred1429_state46 == 1'b1)) | ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1)))) begin
        col_sum_o_ap_vld = 1'b1;
    end else begin
        col_sum_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_1_ce0_local = 1'b1;
    end else begin
        row_buf_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_2_ce0_local = 1'b1;
    end else begin
        row_buf_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_3_ce0_local = 1'b1;
    end else begin
        row_buf_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_4_ce0_local = 1'b1;
    end else begin
        row_buf_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_5_ce0_local = 1'b1;
    end else begin
        row_buf_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_6_ce0_local = 1'b1;
    end else begin
        row_buf_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_7_ce0_local = 1'b1;
    end else begin
        row_buf_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_buf_ce0_local = 1'b1;
    end else begin
        row_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln47_fu_1694_p2 = (ap_sig_allocacmp_j + 7'd8);

assign add_ln56_1_fu_1981_p2 = ($signed(sext_ln56_fu_1967_p1) + $signed(sext_ln56_1_fu_1971_p1));

assign add_ln56_2_fu_2227_p2 = ($signed(sext_ln56_2_fu_2213_p1) + $signed(sext_ln56_3_fu_2217_p1));

assign add_ln56_3_fu_2473_p2 = ($signed(sext_ln56_4_fu_2459_p1) + $signed(sext_ln56_5_fu_2463_p1));

assign add_ln56_4_fu_2719_p2 = ($signed(sext_ln56_6_fu_2705_p1) + $signed(sext_ln56_7_fu_2709_p1));

assign add_ln56_5_fu_2965_p2 = ($signed(sext_ln56_8_fu_2951_p1) + $signed(sext_ln56_9_fu_2955_p1));

assign add_ln56_6_fu_3211_p2 = ($signed(sext_ln56_10_fu_3197_p1) + $signed(sext_ln56_11_fu_3201_p1));

assign add_ln56_7_fu_3457_p2 = ($signed(sext_ln56_12_fu_3443_p1) + $signed(sext_ln56_13_fu_3447_p1));

assign add_ln56_8_fu_3703_p2 = ($signed(sext_ln56_14_fu_3689_p1) + $signed(sext_ln56_15_fu_3693_p1));

assign and_ln54_10_fu_3111_p2 = (xor_ln54_10_fu_3105_p2 & or_ln54_15_fu_3099_p2);

assign and_ln54_11_fu_3129_p2 = (tmp_107_fu_3057_p3 & or_ln54_16_fu_3123_p2);

assign and_ln54_12_fu_3357_p2 = (xor_ln54_12_fu_3351_p2 & or_ln54_18_fu_3345_p2);

assign and_ln54_13_fu_3375_p2 = (tmp_113_fu_3303_p3 & or_ln54_19_fu_3369_p2);

assign and_ln54_14_fu_3603_p2 = (xor_ln54_14_fu_3597_p2 & or_ln54_21_fu_3591_p2);

assign and_ln54_15_fu_3621_p2 = (tmp_119_fu_3549_p3 & or_ln54_22_fu_3615_p2);

assign and_ln54_1_fu_1899_p2 = (tmp_77_fu_1827_p3 & or_ln54_1_fu_1893_p2);

assign and_ln54_2_fu_2127_p2 = (xor_ln54_2_fu_2121_p2 & or_ln54_3_fu_2115_p2);

assign and_ln54_3_fu_2145_p2 = (tmp_83_fu_2073_p3 & or_ln54_4_fu_2139_p2);

assign and_ln54_4_fu_2373_p2 = (xor_ln54_4_fu_2367_p2 & or_ln54_6_fu_2361_p2);

assign and_ln54_5_fu_2391_p2 = (tmp_89_fu_2319_p3 & or_ln54_7_fu_2385_p2);

assign and_ln54_6_fu_2619_p2 = (xor_ln54_6_fu_2613_p2 & or_ln54_9_fu_2607_p2);

assign and_ln54_7_fu_2637_p2 = (tmp_95_fu_2565_p3 & or_ln54_10_fu_2631_p2);

assign and_ln54_8_fu_2865_p2 = (xor_ln54_8_fu_2859_p2 & or_ln54_12_fu_2853_p2);

assign and_ln54_9_fu_2883_p2 = (tmp_101_fu_2811_p3 & or_ln54_13_fu_2877_p2);

assign and_ln54_fu_1881_p2 = (xor_ln54_fu_1875_p2 & or_ln54_fu_1869_p2);

assign and_ln56_10_fu_3262_p2 = (xor_ln56_15_fu_3256_p2 & tmp_112_fu_3248_p3);

assign and_ln56_11_fu_3274_p2 = (xor_ln56_16_fu_3268_p2 & tmp_111_fu_3223_p3);

assign and_ln56_12_fu_3508_p2 = (xor_ln56_18_fu_3502_p2 & tmp_118_fu_3494_p3);

assign and_ln56_13_fu_3520_p2 = (xor_ln56_19_fu_3514_p2 & tmp_117_fu_3469_p3);

assign and_ln56_14_fu_3754_p2 = (xor_ln56_21_fu_3748_p2 & tmp_122_fu_3740_p3);

assign and_ln56_15_fu_3766_p2 = (xor_ln56_22_fu_3760_p2 & tmp_121_fu_3715_p3);

assign and_ln56_1_fu_2044_p2 = (xor_ln56_1_fu_2038_p2 & tmp_81_fu_1993_p3);

assign and_ln56_2_fu_2278_p2 = (xor_ln56_3_fu_2272_p2 & tmp_88_fu_2264_p3);

assign and_ln56_3_fu_2290_p2 = (xor_ln56_4_fu_2284_p2 & tmp_87_fu_2239_p3);

assign and_ln56_4_fu_2524_p2 = (xor_ln56_6_fu_2518_p2 & tmp_94_fu_2510_p3);

assign and_ln56_5_fu_2536_p2 = (xor_ln56_7_fu_2530_p2 & tmp_93_fu_2485_p3);

assign and_ln56_6_fu_2770_p2 = (xor_ln56_9_fu_2764_p2 & tmp_100_fu_2756_p3);

assign and_ln56_7_fu_2782_p2 = (xor_ln56_10_fu_2776_p2 & tmp_99_fu_2731_p3);

assign and_ln56_8_fu_3016_p2 = (xor_ln56_12_fu_3010_p2 & tmp_106_fu_3002_p3);

assign and_ln56_9_fu_3028_p2 = (xor_ln56_13_fu_3022_p2 & tmp_105_fu_2977_p3);

assign and_ln56_fu_2032_p2 = (xor_ln56_fu_2026_p2 & tmp_82_fu_2018_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3946 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3952 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3957 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3962 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3967 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3972 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3978 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3984 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3989 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3994 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4000 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4006 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4011 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4016 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4021 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4027 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4033 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4038 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4043 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4048 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4053 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4058 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4063 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4068 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4074 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4080 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4085 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4090 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4095 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4100 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4105 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4110 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4115 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4121 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4127 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4132 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4137 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4142 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4147 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4152 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4157 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4163 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4169 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4174 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4179 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4184 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4189 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4194 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4199 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4204 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4210 = (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4216 = (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4221 = (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_3_fu_2479_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4226 = (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_4_fu_2725_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4231 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4236 = (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_5_fu_2971_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4241 = (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_6_fu_3217_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4246 = (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4251 = (~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd16) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd24) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd32) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd40) & ~(trunc_ln47_reg_3823_pp0_iter43_reg == 6'd48) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4256 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_7_fu_3463_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4261 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_8_fu_3709_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4266 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4271 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd8) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_2_fu_2233_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4276 = ((trunc_ln47_reg_3823_pp0_iter43_reg == 6'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (icmp_ln56_fu_1987_p2 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum_64_fu_1975_p2 = ($signed(tmp_9_fu_1928_p19) + $signed(t_1_fu_1919_p3));

assign col_sum_65_fu_2221_p2 = ($signed(tmp_76_fu_2174_p19) + $signed(t_3_fu_2165_p3));

assign col_sum_66_fu_2467_p2 = ($signed(tmp_80_fu_2420_p19) + $signed(t_5_fu_2411_p3));

assign col_sum_67_fu_2713_p2 = ($signed(tmp_86_fu_2666_p19) + $signed(t_7_fu_2657_p3));

assign col_sum_68_fu_2959_p2 = ($signed(tmp_92_fu_2912_p19) + $signed(t_9_fu_2903_p3));

assign col_sum_69_fu_3205_p2 = ($signed(tmp_98_fu_3158_p19) + $signed(t_11_fu_3149_p3));

assign col_sum_70_fu_3451_p2 = ($signed(tmp_104_fu_3404_p19) + $signed(t_13_fu_3395_p3));

assign col_sum_71_fu_3697_p2 = ($signed(tmp_110_fu_3650_p19) + $signed(t_15_fu_3641_p3));

assign conv_i343_cast_fu_1648_p1 = $signed(conv_i343);

assign grp_fu_1713_p0 = {{row_buf_q0}, {16'd0}};

assign grp_fu_1713_p1 = conv_i343_cast_reg_3807;

assign grp_fu_1726_p0 = {{row_buf_1_q0}, {16'd0}};

assign grp_fu_1726_p1 = conv_i343_cast_reg_3807;

assign grp_fu_1739_p0 = {{row_buf_2_q0}, {16'd0}};

assign grp_fu_1739_p1 = conv_i343_cast_reg_3807;

assign grp_fu_1752_p0 = {{row_buf_3_q0}, {16'd0}};

assign grp_fu_1752_p1 = conv_i343_cast_reg_3807;

assign grp_fu_1765_p0 = {{row_buf_4_q0}, {16'd0}};

assign grp_fu_1765_p1 = conv_i343_cast_reg_3807;

assign grp_fu_1778_p0 = {{row_buf_5_q0}, {16'd0}};

assign grp_fu_1778_p1 = conv_i343_cast_reg_3807;

assign grp_fu_1791_p0 = {{row_buf_6_q0}, {16'd0}};

assign grp_fu_1791_p1 = conv_i343_cast_reg_3807;

assign grp_fu_1804_p0 = {{row_buf_7_q0}, {16'd0}};

assign grp_fu_1804_p1 = conv_i343_cast_reg_3807;

assign icmp_ln54_10_fu_3087_p2 = ((tmp_97_fu_3077_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln54_11_fu_3093_p2 = ((tmp_97_fu_3077_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_12_fu_3333_p2 = ((tmp_103_fu_3323_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln54_13_fu_3339_p2 = ((tmp_103_fu_3323_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_14_fu_3579_p2 = ((tmp_109_fu_3569_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln54_15_fu_3585_p2 = ((tmp_109_fu_3569_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_1863_p2 = ((tmp_8_fu_1847_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_2103_p2 = ((tmp_75_fu_2093_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_2109_p2 = ((tmp_75_fu_2093_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_2349_p2 = ((tmp_79_fu_2339_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_2355_p2 = ((tmp_79_fu_2339_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_2595_p2 = ((tmp_85_fu_2585_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln54_7_fu_2601_p2 = ((tmp_85_fu_2585_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_8_fu_2841_p2 = ((tmp_91_fu_2831_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln54_9_fu_2847_p2 = ((tmp_91_fu_2831_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1857_p2 = ((tmp_8_fu_1847_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_2233_p2 = ((add_ln56_2_fu_2227_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_2479_p2 = ((add_ln56_3_fu_2473_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_2725_p2 = ((add_ln56_4_fu_2719_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_5_fu_2971_p2 = ((add_ln56_5_fu_2965_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_6_fu_3217_p2 = ((add_ln56_6_fu_3211_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_7_fu_3463_p2 = ((add_ln56_7_fu_3457_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_8_fu_3709_p2 = ((add_ln56_8_fu_3703_p2 == 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1987_p2 = ((add_ln56_1_fu_1981_p2 == 25'd0) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_1672_p4 = {{ap_sig_allocacmp_j[5:3]}};

assign or_ln54_10_fu_2631_p2 = (xor_ln54_7_fu_2625_p2 | icmp_ln54_6_fu_2595_p2);

assign or_ln54_11_fu_2651_p2 = (and_ln54_7_fu_2637_p2 | and_ln54_6_fu_2619_p2);

assign or_ln54_12_fu_2853_p2 = (tmp_102_fu_2823_p3 | icmp_ln54_9_fu_2847_p2);

assign or_ln54_13_fu_2877_p2 = (xor_ln54_9_fu_2871_p2 | icmp_ln54_8_fu_2841_p2);

assign or_ln54_14_fu_2897_p2 = (and_ln54_9_fu_2883_p2 | and_ln54_8_fu_2865_p2);

assign or_ln54_15_fu_3099_p2 = (tmp_108_fu_3069_p3 | icmp_ln54_11_fu_3093_p2);

assign or_ln54_16_fu_3123_p2 = (xor_ln54_11_fu_3117_p2 | icmp_ln54_10_fu_3087_p2);

assign or_ln54_17_fu_3143_p2 = (and_ln54_11_fu_3129_p2 | and_ln54_10_fu_3111_p2);

assign or_ln54_18_fu_3345_p2 = (tmp_114_fu_3315_p3 | icmp_ln54_13_fu_3339_p2);

assign or_ln54_19_fu_3369_p2 = (xor_ln54_13_fu_3363_p2 | icmp_ln54_12_fu_3333_p2);

assign or_ln54_1_fu_1893_p2 = (xor_ln54_1_fu_1887_p2 | icmp_ln54_fu_1857_p2);

assign or_ln54_20_fu_3389_p2 = (and_ln54_13_fu_3375_p2 | and_ln54_12_fu_3357_p2);

assign or_ln54_21_fu_3591_p2 = (tmp_120_fu_3561_p3 | icmp_ln54_15_fu_3585_p2);

assign or_ln54_22_fu_3615_p2 = (xor_ln54_15_fu_3609_p2 | icmp_ln54_14_fu_3579_p2);

assign or_ln54_23_fu_3635_p2 = (and_ln54_15_fu_3621_p2 | and_ln54_14_fu_3603_p2);

assign or_ln54_2_fu_1913_p2 = (and_ln54_fu_1881_p2 | and_ln54_1_fu_1899_p2);

assign or_ln54_3_fu_2115_p2 = (tmp_84_fu_2085_p3 | icmp_ln54_3_fu_2109_p2);

assign or_ln54_4_fu_2139_p2 = (xor_ln54_3_fu_2133_p2 | icmp_ln54_2_fu_2103_p2);

assign or_ln54_5_fu_2159_p2 = (and_ln54_3_fu_2145_p2 | and_ln54_2_fu_2127_p2);

assign or_ln54_6_fu_2361_p2 = (tmp_90_fu_2331_p3 | icmp_ln54_5_fu_2355_p2);

assign or_ln54_7_fu_2385_p2 = (xor_ln54_5_fu_2379_p2 | icmp_ln54_4_fu_2349_p2);

assign or_ln54_8_fu_2405_p2 = (and_ln54_5_fu_2391_p2 | and_ln54_4_fu_2373_p2);

assign or_ln54_9_fu_2607_p2 = (tmp_96_fu_2577_p3 | icmp_ln54_7_fu_2601_p2);

assign or_ln54_fu_1869_p2 = (tmp_78_fu_1839_p3 | icmp_ln54_1_fu_1863_p2);

assign row_buf_1_address0 = zext_ln47_fu_1682_p1;

assign row_buf_1_ce0 = row_buf_1_ce0_local;

assign row_buf_2_address0 = zext_ln47_fu_1682_p1;

assign row_buf_2_ce0 = row_buf_2_ce0_local;

assign row_buf_3_address0 = zext_ln47_fu_1682_p1;

assign row_buf_3_ce0 = row_buf_3_ce0_local;

assign row_buf_4_address0 = zext_ln47_fu_1682_p1;

assign row_buf_4_ce0 = row_buf_4_ce0_local;

assign row_buf_5_address0 = zext_ln47_fu_1682_p1;

assign row_buf_5_ce0 = row_buf_5_ce0_local;

assign row_buf_6_address0 = zext_ln47_fu_1682_p1;

assign row_buf_6_ce0 = row_buf_6_ce0_local;

assign row_buf_7_address0 = zext_ln47_fu_1682_p1;

assign row_buf_7_ce0 = row_buf_7_ce0_local;

assign row_buf_address0 = zext_ln47_fu_1682_p1;

assign row_buf_ce0 = row_buf_ce0_local;

assign select_ln54_10_fu_3135_p3 = ((and_ln54_10_fu_3111_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln54_12_fu_3381_p3 = ((and_ln54_12_fu_3357_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln54_14_fu_3627_p3 = ((and_ln54_14_fu_3603_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln54_2_fu_2151_p3 = ((and_ln54_2_fu_2127_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln54_4_fu_2397_p3 = ((and_ln54_4_fu_2373_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln54_6_fu_2643_p3 = ((and_ln54_6_fu_2619_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln54_8_fu_2889_p3 = ((and_ln54_8_fu_2865_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln54_fu_1905_p3 = ((and_ln54_fu_1881_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln56_10_fu_3197_p1 = tmp_98_fu_3158_p19;

assign sext_ln56_11_fu_3201_p1 = t_11_fu_3149_p3;

assign sext_ln56_12_fu_3443_p1 = tmp_104_fu_3404_p19;

assign sext_ln56_13_fu_3447_p1 = t_13_fu_3395_p3;

assign sext_ln56_14_fu_3689_p1 = tmp_110_fu_3650_p19;

assign sext_ln56_15_fu_3693_p1 = t_15_fu_3641_p3;

assign sext_ln56_1_fu_1971_p1 = t_1_fu_1919_p3;

assign sext_ln56_2_fu_2213_p1 = tmp_76_fu_2174_p19;

assign sext_ln56_3_fu_2217_p1 = t_3_fu_2165_p3;

assign sext_ln56_4_fu_2459_p1 = tmp_80_fu_2420_p19;

assign sext_ln56_5_fu_2463_p1 = t_5_fu_2411_p3;

assign sext_ln56_6_fu_2705_p1 = tmp_86_fu_2666_p19;

assign sext_ln56_7_fu_2709_p1 = t_7_fu_2657_p3;

assign sext_ln56_8_fu_2951_p1 = tmp_92_fu_2912_p19;

assign sext_ln56_9_fu_2955_p1 = t_9_fu_2903_p3;

assign sext_ln56_fu_1967_p1 = tmp_9_fu_1928_p19;

assign t_10_fu_3065_p1 = grp_fu_1778_p2[23:0];

assign t_11_fu_3149_p3 = ((or_ln54_17_fu_3143_p2[0:0] == 1'b1) ? select_ln54_10_fu_3135_p3 : t_10_fu_3065_p1);

assign t_12_fu_3311_p1 = grp_fu_1791_p2[23:0];

assign t_13_fu_3395_p3 = ((or_ln54_20_fu_3389_p2[0:0] == 1'b1) ? select_ln54_12_fu_3381_p3 : t_12_fu_3311_p1);

assign t_14_fu_3557_p1 = grp_fu_1804_p2[23:0];

assign t_15_fu_3641_p3 = ((or_ln54_23_fu_3635_p2[0:0] == 1'b1) ? select_ln54_14_fu_3627_p3 : t_14_fu_3557_p1);

assign t_1_fu_1919_p3 = ((or_ln54_2_fu_1913_p2[0:0] == 1'b1) ? select_ln54_fu_1905_p3 : t_fu_1835_p1);

assign t_2_fu_2081_p1 = grp_fu_1726_p2[23:0];

assign t_3_fu_2165_p3 = ((or_ln54_5_fu_2159_p2[0:0] == 1'b1) ? select_ln54_2_fu_2151_p3 : t_2_fu_2081_p1);

assign t_4_fu_2327_p1 = grp_fu_1739_p2[23:0];

assign t_5_fu_2411_p3 = ((or_ln54_8_fu_2405_p2[0:0] == 1'b1) ? select_ln54_4_fu_2397_p3 : t_4_fu_2327_p1);

assign t_6_fu_2573_p1 = grp_fu_1752_p2[23:0];

assign t_7_fu_2657_p3 = ((or_ln54_11_fu_2651_p2[0:0] == 1'b1) ? select_ln54_6_fu_2643_p3 : t_6_fu_2573_p1);

assign t_8_fu_2819_p1 = grp_fu_1765_p2[23:0];

assign t_9_fu_2903_p3 = ((or_ln54_14_fu_2897_p2[0:0] == 1'b1) ? select_ln54_8_fu_2889_p3 : t_8_fu_2819_p1);

assign t_fu_1835_p1 = grp_fu_1713_p2[23:0];

assign tmp_100_fu_2756_p3 = col_sum_67_fu_2713_p2[32'd23];

assign tmp_101_fu_2811_p3 = grp_fu_1765_p2[32'd39];

assign tmp_102_fu_2823_p3 = grp_fu_1765_p2[32'd23];

assign tmp_103_fu_3323_p4 = {{grp_fu_1791_p2[39:24]}};

assign tmp_104_fu_3404_p17 = 'bx;

assign tmp_105_fu_2977_p3 = add_ln56_5_fu_2965_p2[32'd24];

assign tmp_106_fu_3002_p3 = col_sum_68_fu_2959_p2[32'd23];

assign tmp_107_fu_3057_p3 = grp_fu_1778_p2[32'd39];

assign tmp_108_fu_3069_p3 = grp_fu_1778_p2[32'd23];

assign tmp_109_fu_3569_p4 = {{grp_fu_1804_p2[39:24]}};

assign tmp_110_fu_3650_p17 = 'bx;

assign tmp_111_fu_3223_p3 = add_ln56_6_fu_3211_p2[32'd24];

assign tmp_112_fu_3248_p3 = col_sum_69_fu_3205_p2[32'd23];

assign tmp_113_fu_3303_p3 = grp_fu_1791_p2[32'd39];

assign tmp_114_fu_3315_p3 = grp_fu_1791_p2[32'd23];

assign tmp_117_fu_3469_p3 = add_ln56_7_fu_3457_p2[32'd24];

assign tmp_118_fu_3494_p3 = col_sum_70_fu_3451_p2[32'd23];

assign tmp_119_fu_3549_p3 = grp_fu_1804_p2[32'd39];

assign tmp_120_fu_3561_p3 = grp_fu_1804_p2[32'd23];

assign tmp_121_fu_3715_p3 = add_ln56_8_fu_3703_p2[32'd24];

assign tmp_122_fu_3740_p3 = col_sum_71_fu_3697_p2[32'd23];

assign tmp_75_fu_2093_p4 = {{grp_fu_1726_p2[39:24]}};

assign tmp_76_fu_2174_p17 = 'bx;

assign tmp_77_fu_1827_p3 = grp_fu_1713_p2[32'd39];

assign tmp_78_fu_1839_p3 = grp_fu_1713_p2[32'd23];

assign tmp_79_fu_2339_p4 = {{grp_fu_1739_p2[39:24]}};

assign tmp_80_fu_2420_p17 = 'bx;

assign tmp_81_fu_1993_p3 = add_ln56_1_fu_1981_p2[32'd24];

assign tmp_82_fu_2018_p3 = col_sum_64_fu_1975_p2[32'd23];

assign tmp_83_fu_2073_p3 = grp_fu_1726_p2[32'd39];

assign tmp_84_fu_2085_p3 = grp_fu_1726_p2[32'd23];

assign tmp_85_fu_2585_p4 = {{grp_fu_1752_p2[39:24]}};

assign tmp_86_fu_2666_p17 = 'bx;

assign tmp_87_fu_2239_p3 = add_ln56_2_fu_2227_p2[32'd24];

assign tmp_88_fu_2264_p3 = col_sum_65_fu_2221_p2[32'd23];

assign tmp_89_fu_2319_p3 = grp_fu_1739_p2[32'd39];

assign tmp_8_fu_1847_p4 = {{grp_fu_1713_p2[39:24]}};

assign tmp_90_fu_2331_p3 = grp_fu_1739_p2[32'd23];

assign tmp_91_fu_2831_p4 = {{grp_fu_1765_p2[39:24]}};

assign tmp_92_fu_2912_p17 = 'bx;

assign tmp_93_fu_2485_p3 = add_ln56_3_fu_2473_p2[32'd24];

assign tmp_94_fu_2510_p3 = col_sum_66_fu_2467_p2[32'd23];

assign tmp_95_fu_2565_p3 = grp_fu_1752_p2[32'd39];

assign tmp_96_fu_2577_p3 = grp_fu_1752_p2[32'd23];

assign tmp_97_fu_3077_p4 = {{grp_fu_1778_p2[39:24]}};

assign tmp_98_fu_3158_p17 = 'bx;

assign tmp_99_fu_2731_p3 = add_ln56_4_fu_2719_p2[32'd24];

assign tmp_9_fu_1928_p17 = 'bx;

assign tmp_fu_1660_p3 = ap_sig_allocacmp_j[32'd6];

assign tmp_s_fu_1809_p3 = {{i}, {lshr_ln2_reg_3859_pp0_iter43_reg}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln55_fu_1815_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 = t_13_fu_3395_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln55_fu_1815_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 = t_11_fu_3149_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln55_fu_1815_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 = t_9_fu_2903_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln55_fu_1815_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 = t_7_fu_2657_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln55_fu_1815_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 = t_5_fu_2411_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln55_fu_1815_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 = t_3_fu_2165_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln55_fu_1815_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 = t_1_fu_1919_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln55_fu_1815_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 = t_15_fu_3641_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local;

assign trunc_ln47_fu_1668_p1 = ap_sig_allocacmp_j[5:0];

assign xor_ln54_10_fu_3105_p2 = (tmp_107_fu_3057_p3 ^ 1'd1);

assign xor_ln54_11_fu_3117_p2 = (tmp_108_fu_3069_p3 ^ 1'd1);

assign xor_ln54_12_fu_3351_p2 = (tmp_113_fu_3303_p3 ^ 1'd1);

assign xor_ln54_13_fu_3363_p2 = (tmp_114_fu_3315_p3 ^ 1'd1);

assign xor_ln54_14_fu_3597_p2 = (tmp_119_fu_3549_p3 ^ 1'd1);

assign xor_ln54_15_fu_3609_p2 = (tmp_120_fu_3561_p3 ^ 1'd1);

assign xor_ln54_1_fu_1887_p2 = (tmp_78_fu_1839_p3 ^ 1'd1);

assign xor_ln54_2_fu_2121_p2 = (tmp_83_fu_2073_p3 ^ 1'd1);

assign xor_ln54_3_fu_2133_p2 = (tmp_84_fu_2085_p3 ^ 1'd1);

assign xor_ln54_4_fu_2367_p2 = (tmp_89_fu_2319_p3 ^ 1'd1);

assign xor_ln54_5_fu_2379_p2 = (tmp_90_fu_2331_p3 ^ 1'd1);

assign xor_ln54_6_fu_2613_p2 = (tmp_95_fu_2565_p3 ^ 1'd1);

assign xor_ln54_7_fu_2625_p2 = (tmp_96_fu_2577_p3 ^ 1'd1);

assign xor_ln54_8_fu_2859_p2 = (tmp_101_fu_2811_p3 ^ 1'd1);

assign xor_ln54_9_fu_2871_p2 = (tmp_102_fu_2823_p3 ^ 1'd1);

assign xor_ln54_fu_1875_p2 = (tmp_77_fu_1827_p3 ^ 1'd1);

assign xor_ln56_10_fu_2776_p2 = (tmp_100_fu_2756_p3 ^ 1'd1);

assign xor_ln56_11_fu_2788_p2 = (tmp_99_fu_2731_p3 ^ tmp_100_fu_2756_p3);

assign xor_ln56_12_fu_3010_p2 = (tmp_105_fu_2977_p3 ^ 1'd1);

assign xor_ln56_13_fu_3022_p2 = (tmp_106_fu_3002_p3 ^ 1'd1);

assign xor_ln56_14_fu_3034_p2 = (tmp_106_fu_3002_p3 ^ tmp_105_fu_2977_p3);

assign xor_ln56_15_fu_3256_p2 = (tmp_111_fu_3223_p3 ^ 1'd1);

assign xor_ln56_16_fu_3268_p2 = (tmp_112_fu_3248_p3 ^ 1'd1);

assign xor_ln56_17_fu_3280_p2 = (tmp_112_fu_3248_p3 ^ tmp_111_fu_3223_p3);

assign xor_ln56_18_fu_3502_p2 = (tmp_117_fu_3469_p3 ^ 1'd1);

assign xor_ln56_19_fu_3514_p2 = (tmp_118_fu_3494_p3 ^ 1'd1);

assign xor_ln56_1_fu_2038_p2 = (tmp_82_fu_2018_p3 ^ 1'd1);

assign xor_ln56_20_fu_3526_p2 = (tmp_118_fu_3494_p3 ^ tmp_117_fu_3469_p3);

assign xor_ln56_21_fu_3748_p2 = (tmp_121_fu_3715_p3 ^ 1'd1);

assign xor_ln56_22_fu_3760_p2 = (tmp_122_fu_3740_p3 ^ 1'd1);

assign xor_ln56_23_fu_3772_p2 = (tmp_122_fu_3740_p3 ^ tmp_121_fu_3715_p3);

assign xor_ln56_2_fu_2050_p2 = (tmp_82_fu_2018_p3 ^ tmp_81_fu_1993_p3);

assign xor_ln56_3_fu_2272_p2 = (tmp_87_fu_2239_p3 ^ 1'd1);

assign xor_ln56_4_fu_2284_p2 = (tmp_88_fu_2264_p3 ^ 1'd1);

assign xor_ln56_5_fu_2296_p2 = (tmp_88_fu_2264_p3 ^ tmp_87_fu_2239_p3);

assign xor_ln56_6_fu_2518_p2 = (tmp_93_fu_2485_p3 ^ 1'd1);

assign xor_ln56_7_fu_2530_p2 = (tmp_94_fu_2510_p3 ^ 1'd1);

assign xor_ln56_8_fu_2542_p2 = (tmp_94_fu_2510_p3 ^ tmp_93_fu_2485_p3);

assign xor_ln56_9_fu_2764_p2 = (tmp_99_fu_2731_p3 ^ 1'd1);

assign xor_ln56_fu_2026_p2 = (tmp_81_fu_1993_p3 ^ 1'd1);

assign zext_ln47_fu_1682_p1 = lshr_ln2_fu_1672_p4;

assign zext_ln55_fu_1815_p1 = tmp_s_fu_1809_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_47_4
