$date
	Sun Nov 03 19:33:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Greater_tb $end
$var wire 6 ! s [5:0] $end
$var reg 1 " EN $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$scope module uut $end
$var wire 1 " EN $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 6 ) s [5:0] $end
$scope module u1 $end
$var wire 8 * a [7:0] $end
$var wire 8 + b [7:0] $end
$var reg 1 ( s $end
$upscope $end
$scope module u2 $end
$var wire 1 " EN $end
$var wire 1 , a $end
$var reg 1 - s $end
$upscope $end
$scope module u3 $end
$var wire 8 . a [7:0] $end
$var wire 8 / b [7:0] $end
$var reg 1 ' s $end
$upscope $end
$scope module u4 $end
$var wire 1 " EN $end
$var wire 1 0 a $end
$var reg 1 1 s $end
$upscope $end
$scope module u5 $end
$var wire 1 " EN $end
$var wire 1 ' a $end
$var reg 1 2 s $end
$upscope $end
$scope module u6 $end
$var wire 1 " EN $end
$var wire 1 ( a $end
$var reg 1 3 s $end
$upscope $end
$scope module u7 $end
$var wire 1 " EN $end
$var wire 1 4 a $end
$var reg 1 5 s $end
$upscope $end
$scope module u8 $end
$var wire 1 " EN $end
$var wire 1 6 a $end
$var reg 1 7 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
17
16
05
04
13
02
11
10
b10010100 /
b110101 .
0-
0,
b10010100 +
b110101 *
b101010 )
1(
0'
b10010100 &
b110101 %
b10010100 $
b110101 #
1"
b101010 !
$end
#20
1-
01
03
1,
b100101 !
b100101 )
12
00
0(
1'
b1010101 $
b1010101 &
b1010101 +
b1010101 /
b11100001 #
b11100001 %
b11100001 *
b11100001 .
#40
x6
x4
10
0,
0'
1(
z-
z1
z2
z3
z5
bz !
bz )
z7
b10010100 $
b10010100 &
b10010100 +
b10010100 /
b110101 #
b110101 %
b110101 *
b110101 .
0"
#60
06
14
00
1'
0-
01
12
13
15
b11100 !
b11100 )
07
b110101 $
b110101 &
b110101 +
b110101 /
1"
#80
