### 两种真值表的实现方法

![truthtabel](C:\Users\YUSN\Desktop\notebook\img\truthtabel.png)

```verilog
module top_module( 
    input x3,
    input x2,
    input x1,  // three inputs
    output f   // one output
);
    assign f = ((!x1) & x2 & (!x3) )|(x1 & x2 &(!x3)) | (x1 & (!x2) &x3) | (x1 & x2 & x3); 

endmodule
```

```verilog
  
module top_module( 
    input x3,
    input x2,
    input x1,  // three inputs
    output f   // one output
);
	always @(*)
	begin 
	case ({x3, x2, x1})
		3'b000 : f = 0;
		3'b001 : f = 0;
		3'b010 : f = 1;
		3'b011 : f = 1;
		3'b100 : f = 0;
		3'b101 : f = 1;
		3'b110 : f = 0;
		3'b111 : f = 1;
	endcase
	end
endmodule
```

