#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programs\iverilog\lib\ivl\va_math.vpi";
S_00000290f6fc2c00 .scope module, "top_module" "top_module" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o00000290f6ff6998 .functor BUFZ 1, C4<z>; HiZ drive
L_00000290f6fc32b0 .functor BUFZ 1, o00000290f6ff6998, C4<0>, C4<0>, C4<0>;
v00000290f6fc33f0_0 .net "in", 0 0, o00000290f6ff6998;  0 drivers
v00000290f6fc2d90_0 .net "out", 0 0, L_00000290f6fc32b0;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "basics_wire.v";
