<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1463" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1463{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1463{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_1463{left:445px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_1463{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t5_1463{left:70px;bottom:1071px;letter-spacing:-0.23px;}
#t6_1463{left:70px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t7_1463{left:70px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t8_1463{left:70px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1463{left:70px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#ta_1463{left:70px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_1463{left:70px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_1463{left:70px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1463{left:70px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_1463{left:70px;bottom:901px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tf_1463{left:70px;bottom:833px;letter-spacing:0.16px;}
#tg_1463{left:151px;bottom:833px;letter-spacing:0.21px;word-spacing:0.06px;}
#th_1463{left:70px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_1463{left:70px;bottom:793px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_1463{left:70px;bottom:776px;letter-spacing:-0.13px;}
#tk_1463{left:70px;bottom:753px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tl_1463{left:70px;bottom:736px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_1463{left:70px;bottom:719px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_1463{left:70px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#to_1463{left:70px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tp_1463{left:70px;bottom:621px;letter-spacing:0.14px;}
#tq_1463{left:152px;bottom:621px;letter-spacing:0.15px;}
#tr_1463{left:70px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ts_1463{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_1463{left:70px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_1463{left:70px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_1463{left:70px;bottom:519px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_1463{left:70px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_1463{left:70px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#ty_1463{left:70px;bottom:463px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tz_1463{left:70px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t10_1463{left:70px;bottom:429px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_1463{left:70px;bottom:412px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t12_1463{left:70px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t13_1463{left:70px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_1463{left:70px;bottom:362px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t15_1463{left:70px;bottom:303px;letter-spacing:0.13px;}
#t16_1463{left:152px;bottom:303px;letter-spacing:0.15px;word-spacing:0.01px;}
#t17_1463{left:70px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t18_1463{left:70px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t19_1463{left:70px;bottom:241px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#t1a_1463{left:70px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_1463{left:70px;bottom:202px;letter-spacing:-0.16px;word-spacing:-1.06px;}
#t1c_1463{left:70px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1d_1463{left:70px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_1463{left:70px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1f_1463{left:70px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.39px;}

.s1_1463{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1463{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1463{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1463{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1463{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1463" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1463Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1463" style="-webkit-user-select: none;"><object width="935" height="1210" data="1463/1463.svg" type="image/svg+xml" id="pdf1463" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1463" class="t s1_1463">Vol. 3D </span><span id="t2_1463" class="t s1_1463">39-3 </span>
<span id="t3_1463" class="t s2_1463">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1463" class="t s3_1463">segmentation, enclaves abide by all the paging policies set up by the OS, but they can be more restrictive than the </span>
<span id="t5_1463" class="t s3_1463">OS. </span>
<span id="t6_1463" class="t s3_1463">All the memory operands passed into Intel SGX instructions are interpreted as offsets within the DS segment, and </span>
<span id="t7_1463" class="t s3_1463">the linear addresses generated by combining these offsets with DS segment register are subject to paging-based </span>
<span id="t8_1463" class="t s3_1463">access control if paging is enabled at the time of the execution of the leaf function. </span>
<span id="t9_1463" class="t s3_1463">Since the ENCLU[EENTER] and ENCLU[ERESUME] can only be executed when paging is enabled, and since paging </span>
<span id="ta_1463" class="t s3_1463">cannot be disabled by software running inside an enclave (recall that enclaves always run with CPL = 3), enclave </span>
<span id="tb_1463" class="t s3_1463">execution is always subject to paging-based access control. The Intel SGX access control itself is implemented as </span>
<span id="tc_1463" class="t s3_1463">an extension to the existing paging modes. See Section 35.5 for details. </span>
<span id="td_1463" class="t s3_1463">Execution of Intel SGX instructions may set accessed and dirty flags on accesses to EPC pages that do not fault </span>
<span id="te_1463" class="t s3_1463">even if the instruction later causes a fault for some other reason. </span>
<span id="tf_1463" class="t s4_1463">39.5 </span><span id="tg_1463" class="t s4_1463">INTERACTIONS WITH VMX </span>
<span id="th_1463" class="t s3_1463">Intel SGX functionality (including SGX1 and SGX2) can be made available to software running in either VMX root </span>
<span id="ti_1463" class="t s3_1463">operation or VMX non-root operation, as long as the processor is using a legal mode of operation (see Section </span>
<span id="tj_1463" class="t s3_1463">39.1). </span>
<span id="tk_1463" class="t s3_1463">A VMM has the flexibility to configure a VMCS to permit a guest to use any subset of the ENCLS leaf functions. Avail- </span>
<span id="tl_1463" class="t s3_1463">ability of the ENCLU leaf functions in VMX non-root operation has the same requirement as ENCLU leaf functions </span>
<span id="tm_1463" class="t s3_1463">outside of a virtualized environment. </span>
<span id="tn_1463" class="t s3_1463">Details of the VMCS control to allow VMM to configure support of Intel SGX in VMX non-root operation is described </span>
<span id="to_1463" class="t s3_1463">in Section 39.5.1 </span>
<span id="tp_1463" class="t s5_1463">39.5.1 </span><span id="tq_1463" class="t s5_1463">VMM Controls to Configure Guest Support of Intel® SGX </span>
<span id="tr_1463" class="t s3_1463">Intel SGX capabilities are primarily exposed to the software via the CPUID instruction. VMMs can virtualize CPUID </span>
<span id="ts_1463" class="t s3_1463">instruction to expose/hide this capability to/from guests. </span>
<span id="tt_1463" class="t s3_1463">Some of Intel SGX resources are exposed/controlled via model-specific registers (see Section 34.7). VMMs can </span>
<span id="tu_1463" class="t s3_1463">virtualize these MSRs for the guests using the MSR bitmaps referenced by pointers in the VMCS. </span>
<span id="tv_1463" class="t s3_1463">The VMM can partition the Enclave Page Cache, and assign various partitions to (a subset of) its guests via the </span>
<span id="tw_1463" class="t s3_1463">usual memory-virtualization techniques such as paging or the extended page table mechanism (EPT). </span>
<span id="tx_1463" class="t s3_1463">The VMM can set the “enable ENCLS exiting” VM-execution controls to cause a VM exit when the ENCLS instruction </span>
<span id="ty_1463" class="t s3_1463">is executed in VMX non-root operation. If the “enable ENCLS exiting” control is 0, all of the ENCLS leaf functions are </span>
<span id="tz_1463" class="t s3_1463">permitted in VMX non-root operation. If the “enable ENCLS exiting” control is 1, execution of ENCLS leaf functions </span>
<span id="t10_1463" class="t s3_1463">in VMX non-root operation is governed by consulting the bits in a new 64-bit VM-execution control field called the </span>
<span id="t11_1463" class="t s3_1463">ENCLS-exiting bitmap (Each bit in the bitmap corresponds to an ENCLS leaf function with an EAX value that is iden- </span>
<span id="t12_1463" class="t s3_1463">tical to the bit’s position). When bits in the “ENCLS-exiting bitmap” are set, attempts to execute the corresponding </span>
<span id="t13_1463" class="t s3_1463">ENCLS leaf functions in VMX non-root operation causes VM exits. The checking for these VM exits occurs immedi- </span>
<span id="t14_1463" class="t s3_1463">ately after checking that CPL = 0. </span>
<span id="t15_1463" class="t s5_1463">39.5.2 </span><span id="t16_1463" class="t s5_1463">Interactions with the Extended Page Table Mechanism (EPT) </span>
<span id="t17_1463" class="t s3_1463">Intel SGX instructions are fully compatible with the extended page-table mechanism (EPT; see Section 29.3). </span>
<span id="t18_1463" class="t s3_1463">All the memory operands passed into Intel SGX instructions are interpreted as offsets within the DS segment, and </span>
<span id="t19_1463" class="t s3_1463">the linear addresses generated by combining these offsets with DS segment register are subject to paging and EPT. </span>
<span id="t1a_1463" class="t s3_1463">As with paging, enclaves abide by all the policies set up by the VMM. </span>
<span id="t1b_1463" class="t s3_1463">The Intel SGX access control itself is implemented as an extension to paging and EPT, and may be more restrictive. </span>
<span id="t1c_1463" class="t s3_1463">See Section 39.4 for details of this extension. </span>
<span id="t1d_1463" class="t s3_1463">An execution of an Intel SGX instruction may set accessed and dirty flags for EPT (when enabled; see Section </span>
<span id="t1e_1463" class="t s3_1463">29.3.5) on accesses to EPC pages that do not fault or cause VM exits even if the instruction later causes a fault or </span>
<span id="t1f_1463" class="t s3_1463">VM exit for some other reason. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
