Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 1abd1bee44044e3bbdd06c0426039336 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_task3_behav xil_defaultlib.tb_task3 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Desktop/bit4multi/bit4multi.srcs/sources_1/new/adder4bit.sv" Line 2. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Desktop/bit4multi/bit4multi.srcs/sources_1/new/adder4bit.sv" Line 2. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Desktop/bit4multi/bit4multi.srcs/sources_1/new/adder4bit.sv" Line 2. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder4bit
Compiling module xil_defaultlib.task4
Compiling module xil_defaultlib.tb_task3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_task3_behav
