// Seed: 3371531999
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output wor   id_2
);
  logic id_4;
  rpmos (id_2);
endmodule
module module_1 #(
    parameter id_6 = 32'd49,
    parameter id_7 = 32'd21,
    parameter id_8 = 32'd62
) (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2
    , _id_6,
    output supply0 id_3,
    inout supply0 id_4
);
  wire _id_7;
  wire ["" : ""] _id_8;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_9;
  ;
  wire [-1  ?  id_8  <  1  ==  id_6 : 1 : id_6  ==  id_7] id_10;
  string id_11 = "";
endmodule
