
module alu_decoder (
    input  [1:0] alu_op,
    input  [2:0] funct3,
    input        funct7_5,
    output reg [3:0] alu_sel
);
    always @(*) begin
        case (alu_op)
            2'b00: alu_sel = 4'b0000;          // ADD
            2'b01: alu_sel = 4'b0001;          // SUB
            default: begin                     // 10 = R-type, 11 = I-type
                case (funct3)
                    3'b000: alu_sel = (alu_op == 2'b10 && funct7_5) ? 4'b0001 : 4'b0000;
                    3'b001: alu_sel = 4'b0101; // SLL
                    3'b010: alu_sel = 4'b1000; // SLT
                    3'b011: alu_sel = 4'b1001; // SLTU
                    3'b100: alu_sel = 4'b0100; // XOR
                    3'b101: alu_sel = funct7_5 ? 4'b0111 : 4'b0110; // SRA / SRL
                    3'b110: alu_sel = 4'b0011; // OR
                    3'b111: alu_sel = 4'b0010; // AND
                endcase
            end
        endcase
    end
endmodule