INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Residue_Generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity residue_gene
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/residue_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity residue_tb
