Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 16:13:08 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file ddr4_utilization_synth.rpt -pb ddr4_utilization_synth.pb
| Design       : ddr4
| Device       : xazu5evsfvc784-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 8033 |     0 |    117120 |  6.86 |
|   LUT as Logic             | 7675 |     0 |    117120 |  6.55 |
|   LUT as Memory            |  358 |     0 |     57600 |  0.62 |
|     LUT as Distributed RAM |  272 |     0 |           |       |
|     LUT as Shift Register  |   86 |     0 |           |       |
| CLB Registers              | 9697 |     0 |    234240 |  4.14 |
|   Register as Flip Flop    | 9696 |     0 |    234240 |  4.14 |
|   Register as Latch        |    0 |     0 |    234240 |  0.00 |
|   Register as AND/OR       |    1 |     0 |    234240 | <0.01 |
| CARRY8                     |   48 |     0 |     14640 |  0.33 |
| F7 Muxes                   |  140 |     0 |     58560 |  0.24 |
| F8 Muxes                   |    0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 315   |          Yes |         Set |            - |
| 9379  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 25.5 |     0 |       144 | 17.71 |
|   RAMB36/FIFO*    |   25 |     0 |       144 | 17.36 |
|     RAMB36E2 only |   25 |       |           |       |
|   RAMB18          |    1 |     0 |       288 |  0.35 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1248 |  0.24 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   51 |     0 |       252 | 20.24 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |       352 |  2.27 |
|   BUFGCE             |    8 |     0 |       112 |  7.14 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    1 |     0 |         8 | 12.50 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------------+------+---------------------+
|     Ref Name     | Used | Functional Category |
+------------------+------+---------------------+
| FDRE             | 9379 |            Register |
| LUT6             | 3169 |                 CLB |
| LUT3             | 2155 |                 CLB |
| LUT4             | 1745 |                 CLB |
| LUT5             | 1351 |                 CLB |
| LUT2             |  665 |                 CLB |
| RAMD32           |  408 |                 CLB |
| FDSE             |  315 |            Register |
| LUT1             |  203 |                 CLB |
| MUXF7            |  140 |                 CLB |
| RAMS32           |  136 |                 CLB |
| SRL16E           |   85 |                 CLB |
| CARRY8           |   48 |                 CLB |
| RXTX_BITSLICE    |   45 |                 I/O |
| OBUF             |   27 |                 I/O |
| RAMB36E2         |   25 |           Block Ram |
| IBUFCTRL         |   21 |              Others |
| OBUFT_DCIEN      |   18 |                 I/O |
| INBUF            |   18 |                 I/O |
| TX_BITSLICE_TRI  |    8 |                 I/O |
| BUFGCE           |    8 |               Clock |
| BITSLICE_CONTROL |    8 |                 I/O |
| RIU_OR           |    4 |                 I/O |
| OBUFT            |    4 |                 I/O |
| INV              |    3 |                 CLB |
| DSP48E2          |    3 |          Arithmetic |
| DIFFINBUF        |    3 |                 I/O |
| HPIO_VREF        |    2 |                 I/O |
| FDPE             |    2 |            Register |
| SRLC32E          |    1 |                 CLB |
| RAMB18E2         |    1 |           Block Ram |
| PLLE4_ADV        |    1 |               Clock |
| MMCME4_ADV       |    1 |               Clock |
| AND2B1L          |    1 |              Others |
+------------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


