// Seed: 479295468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_4
  );
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8[-1] = -1 > 1'b0 ? 1 : id_2;
endmodule
