// Seed: 3470605835
module module_0;
  wire id_1;
  always @(posedge id_1) begin : LABEL_0
    id_2 = -1'b0 <= -1;
  end
  assign module_1.type_0 = 0;
  supply1 id_3 = -1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output uwire id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    input supply1 id_6,
    id_15,
    output supply1 id_7,
    input uwire id_8,
    output tri id_9,
    input tri id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13
);
  supply0 id_16;
  wire id_17;
  always $display(id_16, 1, id_15, -1, 1, id_6);
  module_0 modCall_1 ();
endmodule
