[1] A. Kannan, N. E. Jerger, and G. H. Loh, “Enabling interposerbased disintegration of multi-core processors,” in Proceedings
of the 48th International Symposium on Microarchitecture,
ser. MICRO-48. New York, USA: ACM, 2015.

[2] G. H. Loh, N. E. Jerger, A. Kannan, and Y. Eckert,
“TInterconnect-memory challenges for multi-chip, silicon interposer systems,” in Proceedings of the 2015 International
Symposium on Memory Systems, ser. MEMSYS 715. New
York, USA: ACM, 2015, pp. 3-10.

[3] D. U. Lee, K. W. Kim, K. W. Kim, H. Kim, J. Y. Kim,
Y. J. Park, J. H. Kim, D. S. Kim, H. B. Park, J. W. Shin,
J. H. Cho, K. H. Kwon, M. J. Kim, J. Lee, K. W. Park,
B. Chung, and S. Hong, “25.2 a 1.2v 8gb 8-channel 128gb/s
high-bandwidth memory (hbm) stacked dram with effective
microbump i/o test methods using 29nm process and tsv,”
in 2014 IEEE International Solid-State Circuits Conference
Digest of Technical Papers (ISSCC), Feb 2014, pp. 432-433.

[4] D. U. Lee, K. S. Lee, Y. Lee, K. W. Kim, J. H. Kang,
J. Lee, and J. H. Chun, “Design considerations of hbm stacked
dram and the memory architecture extension,” in 2015 IEEE
Custom Integrated Circuits Conference, 2015, pp. 1-8.

[5] M. J. Schulte, M. Ignatowski, G. H. Loh, B. M. Beckmann,
W. C. Brantley, S. Gurumurthi, N. Jayasena, I. Paul, S. K.
Reinhardt, and G. Rodgers, “Achieving exascale capabilities
through heterogeneous computing,” JEEE Micro, vol. 35,
no. 4, pp. 26-36, July 2015.

[6] D. A. B. Miller, “Rationale and challenges for optical interconnects to electronic chips,” Proceedings of the IEEE,
vol. 88, no. 6, pp. 728-749, June 2000.

[7] J. Cardenas, C. B. Poitras, J. T. Robinson, K. Preston,
L. Chen, and M. Lipson, “Low loss etchless silicon photonic
waveguides,” Opt. Express, vol. 17, no. 6, Mar 2009.

[8] N. Binkert, A. Davis, N. P. Jouppi, M. McLaren, N. Muralimanohar, R. Schreiber, and J. H. Ahn, “The role of optics
in future high radix switch design,” in 2011 38th Annual
International Symposium on Computer Architecture (ISCA),
2011.

[9] D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P.
Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil,
and J. H. Ahn, “Corona: System implications of emerging
nanophotonic technology,” in 2008 International Symposium
on Computer Architecture, June 2008, pp. 153-164.

[10] C. Sun, M. T. Wade, Y. Lee, J. S. Orcutt, L. Alloatti, M. S.
Georgas, A. S. Waterman, J. M. Shainline, R. R. Avizienis,
S. Lin et al., “Single-chip microprocessor that communicates
directly using light,” Nature, vol. 528, no. 7583, 2015.

[11] C. J. Nitta, M. K. Farrens, and V. Akella, “On-chip photonic
interconnects: A computer architect’s perspective,” Synthesis
Lectures on Computer Architecture, vol. 8, no. 5, 2013.

[12] P. Grani and S. Bartolini, “Design options for optical ring
interconnect in future client devices,” J. Emerg. Technol.
Comput. Syst., vol. 10, no. 4, pp. 30:1-30:25, Jun. 2014.

[13] K. Bergman, L. P. Carloni, A. Biberman, J. Chan, and
G. Hendry, Photonic network-on-chip design. Springer, 2014.

[14] R. G. Beausoleil, “Large-scale integrated photonics for highperformance interconnects,” J. Emerg. Technol. Comput. Syst.,
vol. 7, no. 2, pp. 6:1-6:54, Jul. 2011.

[15] C. Nitta, M. Farrens, and V. Akella, “Deaf - a directly connected arbitration-free photonic crossbar for energy-efficient
high performance computing,” in Proceedings of the 2012
IEEE 26th International Parallel and Distributed Processing
Symposium, set. IPDPS °12. Washington, DC, USA: IEEE
Computer Society, 2012, pp. 1144-1155.

[16] S. Kamei, M. Ishii, M. Itoh, I. Shibata, Y. Inoue, and T. Kitagawa, “64x 64-channel uniform-loss and cyclic-frequency
atrayed-waveguide grating router module,’ Electronics Letters, vol. 39, no. 1, pp. 83-84, 2003.

[17] K. Takada, M. Abe, M. Shibata, M. Ishii, and K. Okamoto,
“Low-crosstalk  10-ghz-spaced 512-channel —arrayedwaveguide grating multi/demultiplexer fabricated on a
4-in wafer,’ IEEE Photonics Technology Letters, vol. 13,
no. 11, pp. 1182-1184, Nov 2001.

[18] S. Cheung, T. Su, K. Okamoto, and S. Yoo, “Ultra-compact
silicon photonic 512x 512 25 ghz arrayed waveguide grating
router,” IEEE Journal of Selected Topics in Quantum Electronics, vol. 20, no. 4, pp. 310-316, 2014.

[19] R. Yu, S. Cheung, Y. Li, K. Okamoto, R. Proietti, Y. Yin,
and S. J. B. Yoo, “A scalable silicon photonic chip-scale
optical switch for high performance computing systems,” Opt.
Express, vol. 21, no. 26, pp. 32 655-32 667, Dec 2013.

[20] S. Pathak, K. Shang, and S. J. B. Yoo, “Experimental
demonstration of compact 16 channels-50 ghz si3n4 arrayed
waveguide grating,” in 2015 Optical Fiber Communications
Conference and Exhibition (OFC), March 2015, pp. 1-3.

[21] M. J. Connelly, Semiconductor optical amplifiers.
Science & Business Media, 2007.
Springer

[22] R. Proietti, C. J. Nitta, Y. Yin, R. Yu, S. J. B. Yoo, and
V. Akella, “Scalable and distributed contention resolution in
awer-based data center switches using rsoa-based optical mutual exclusion,” IEEE Journal of Selected Topics in Quantum
Electronics, vol. 19, no. 2, March 2013.

[23] R. Proietti, Y. Yin, R. Yu, C. Nitta, V. Akella, and S. J. B.
Yoo, “An All-Optical Token Technique Enabling a FullyDistributed Control Plane in AWGR-Based Optical Interconnects,” Journal of Lightwave Technology, vol. 31, 2013.

[24] S. Sun, A. H. A. Badawy, V. Narayana, T. El-Ghazawi,
and V. J. Sorger, “The case for hybrid photonic plasmonic
interconnects: Low-latency energy-and-area-efficient on-chip
interconnects,” IEEE Photonics Journal, vol. 7, 2015.

[25] J. Wang, L. Guan, Z. Sang, J. Chapman, T. Dai, B. Zhou,
and J. Zhu, “Characterization of a serializer asic chip for the
upgrade of the atlas muon detector,’ IEEE Transactions on
Nuclear Science, vol. 62, no. 6, pp. 3242-3248, 2015.

[26] B. Deng, M. He, J. Chen, D. Gong, D. Guo, S. Hou, X. Li,
F. Liang, C. Liu, G. Liu, P. K. Teng, A. C. Xiang, T. Xu,
Y. Yang, J. Ye, X. Zhao, and T. Liu, “Component prototypes
towards a low-latency, small-form-factor optical link for the
atlas liquid argon calorimeter phase-i trigger upgrade,” IEEE
Transactions on Nuclear Science, vol. 62, no. 1, 2015.

[27] S. Matsuo and T. Segawa, “Microring-resonator-based widely
tunable lasers,” JEEE Journal of Selected Topics in Quantum
Electronics, vol. 15, no. 3, pp. 545-554, May 2009.

[28] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi,
A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti,
R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A.
Wood, “The gem5 simulator,” SIGARCH Comput. Archit.
News, vol. 39, no. 2, pp. 1-7, Aug. 2011.

[29] C. Bienia, S. Kumar, J. P. Singh, and K. Li, “The parsec
benchmark suite: Characterization and architectural implications,” in Proceedings of the 17th International Conference
on Parallel Architectures and Compilation Techniques, ser.
PACT ’08. New York, USA: ACM, 2008, pp. 72-81.

[30] X. Zheng, S. Lin, Y. Luo, J. Yao, G. Li, $. $. Djordjevic, J. H.
Lee, H. D. Thacker, I. Shubin, K. Raj, J. E. Cunningham,
and A. V. Krishnamoorthy, “Efficient wdm laser sources
towards terabyte/s silicon photonic interconnects,” Journal of
Lightwave Technology, vol. 31, no. 24, 2013.

[31] T. Chu, N. Fujioka, and M. Ishizaka, “Compact, lowerpower-consumption wavelength tunable laser fabricated with
silicon photonic wire waveguide micro-ring resonators,” Opt.
Express, vol. 17, no. 16, pp. 14063-14068, Aug 2009.

[32] A. A. Hafez, M. S. Chen, and C. K. K. Yang, “A 32-to48gb/s serializing transmitter using multiphase sampling in
65nm cmos,” in 2013 IEEE International Solid-State Circuits
Conference Digest of Technical Papers, Feb 2013, pp. 38-39.

[33] K. Yu, H. Li, C. Li, A. Titriku, A. Shafik, B. Wang,
Z. Wang, R. Bai, C. H. Chen, M. Fiorentino, P. Y. Chiang,
and S. Palermo, “22.4 a 24gb/s 0.71pj/b si-photonic sourcesynchronous receiver with adaptive equalization and microring wavelength stabilization,” in IEEE International SolidState Circuits Conference - Digest of Technical Papers, 2015.

[34] K. T. Settaluri, S$. Lin, S. Moazeni, E. Timurdogan, C. Sun,
M. Moresco, Z. Su, Y. H. Chen, G. Leake, D. LaTulipe,
C. McDonough, J. Hebding, D. Coolbaugh, M. Watts, and
V. Stojanovi, “Demonstration of an optical chip-to-chip link
in a 3d integrated electronic-photonic platform,” in ESSCIRC
Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC), Sept 2015, pp. 156-159.

[35] R. Morris, A. K. Kodi, and A. Louri, “Dynamic reconfiguration of 3d photonic networks-on-chip for maximizing
performance and improving fault tolerance,’ in 2012 45th
Annual International Symposium on Microarchitecture, 2012.

[36] P. Koka, M. O. McCracken, H. Schwetman, C. H. O. Chen,
X. Zheng, R. Ho, K. Raj, and A. V. Krishnamoorthy, “A
micro-architectural analysis of switched photonic multi-chip
interconnects,” in 2012 39th Annual International Symposium
on Computer Architecture (ISCA), June 2012, pp. 153-164.

[37] S. Koohi, Y. Yin, S. Hessabi, and S. J. B. Yoo, “Towards a
scalable, low-power all-optical architecture for networks-onchip,” ACM Trans. Embed. Comput. Syst., vol. 13, 2014.

[38] A. V. Krishnamoorthy, R. Ho, X. Zheng, H. Schwetman,
J. Lexau, P. Koka, G. Li, I. Shubin, and J. E. Cunningham,
“Computer systems based on silicon photonic interconnects,”
Proceedings of the IEEE, vol. 97, no. 7, pp. 1337-1361, 2009.

[39] Y. Demir, Y. Pan, S. Song, N. Hardavellas, J. Kim, and
G. Memik, “Galaxy: A high-performance energy-efficient
multi-chip architecture using photonic interconnects,” in Proceedings of the 28th ACM International Conference on Supercomputing. New York, USA: ACM, 2014.

[40] S. Beamer, K. Asanovic, and D. Patterson, “Locality exists
in graph processing: Workload characterization on an ivy
bridge server,” in Proceedings of the 2015 IEEE International
Symposium on Workload Characterization, set. ISWC ’15.
Washington, DC, USA: IEEE Computer Society, 2015.

[41] M. Radulovic, D. Zivanovic, D. Ruiz, B. R. de Supinski,
S. A. McKee, P. Radojkovi¢é, and E. Ayguadé, “Another trip
to the wall: How much will stacked dram benefit hpc?” in
Proceedings of the 2015 International Symposium on Memory
Systems. New York, USA: ACM, 2015.

[42] M. Badr and N. E. Jerger, “Synfull: Synthetic traffic models capturing cache coherent behaviour,” SIGARCH Comput.
Archit. News, vol. 42, no. 3, pp. 109-120, Jun. 2014.

[43] M. M.S. Aly, M. Gao, G. Hills, C. S. Lee, G. Pitner, M. M.
Shulaker, T. F, Wu, M. Asheghi, J. Bokor, F. Franchetti, K. E.
Goodson, C. Kozyrakis, I. Markov, K. Olukotun, L. Pileggi,
E. Pop, J. Rabaey, C. R, H. S. P. Wong, and S. Mitra, “Energyefficient abundant-data computing: The n3xt 1,000x,’ Computer, vol. 48, no. 12, pp. 24-33, Dec 2015.

[44] Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and
A. Choudhary, “Firefly: Dluminating future network-onchip with nanophotonics,’ SIGARCH Comput. Archit. News,
vol. 37, no. 3, pp. 429-440, Jun. 2009.

[45] C. Nitta, M. Farrens, and V. Akella, “Dcof-an arbitration free
directly connected optical fabric,” JEEE Journal on Emerging
and Selected Topics in Circuits and Systems, 2012.

[46] S. Beamer, C. Sun, Y.-J. Kwon, A. Joshi, C. Batten, V. Stojanovi¢é, and K. Asanovié, “Re-architecting dram memory
systems with monolithically integrated silicon photonics,”
SIGARCH Comput. Archit. News, vol. 38, no. 3, 2010.

[47] C. Batten, A. Joshi, V. Stojanovic, and K. Asanovic, “Designing chip-level nanophotonic interconnection networks,”
IEEE Journal on Emerging and Selected Topics in Circuits
and Systems, vol. 2, no. 2, pp. 137-153, June 2012.

[48] X. Ye, Y. Yin, S. J. B. Yoo, P. Mejia, R. Proietti, and V. Akella,
“Dos: A scalable optical switch for datacenters,” in Proceedings of the 6th ACM/IEEE Symposium on Architectures for
Networking and Communications Systems, ser. ANCS °10.
New York, USA: ACM, 2010, pp. 24:1-24:12.

[49] A. Joshi, C. Batten, Y. J. Kwon, S. Beamer, I. Shamim,
K. Asanovic, and V. Stojanovic, “Silicon-photonic clos networks for global on-chip communication,” in 3rd ACM/IEEE
International Symposium on Networks-on-Chip, 2009.