m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/sheav/OneDrive/Desktop/Lab6_Solution/Lab6_Solution/testbench/partI_new
valtera_avalon_sc_fifo
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1707549147
!i10b 1
!s100 AmIg@HKgzRdiLX?Qo8hRz3
I`IOEUoLzO?G_143=iQB;53
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_sc_fifo_v_unit
S1
Z3 dC:/Users/sheav/OneDrive/Desktop/Lab6_Solution/Lab6_Solution/testbench/partII
Z4 w1707479835
8./jtag_to_onchipmem/simulation/submodules/altera_avalon_sc_fifo.v
F./jtag_to_onchipmem/simulation/submodules/altera_avalon_sc_fifo.v
L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1707549147.000000
!s107 ./jtag_to_onchipmem/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-sv|./jtag_to_onchipmem/simulation/submodules/altera_avalon_sc_fifo.v|-work|jtag_master_master_limiter|
!i113 1
Z7 o-sv -work jtag_master_master_limiter
Z8 tCvgOpt 0
valtera_avalon_st_pipeline_base
R0
R1
!i10b 1
!s100 IZ246NSd;dW2a7WAUFMLa1
I8IJDWN^0TDgdofP^c9:E]3
R2
!s105 altera_avalon_st_pipeline_base_v_unit
S1
R3
R4
8./jtag_to_onchipmem/simulation/submodules/altera_avalon_st_pipeline_base.v
F./jtag_to_onchipmem/simulation/submodules/altera_avalon_st_pipeline_base.v
L0 22
R5
r1
!s85 0
31
R6
!s107 ./jtag_to_onchipmem/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|./jtag_to_onchipmem/simulation/submodules/altera_avalon_st_pipeline_base.v|-work|jtag_master_master_limiter|
!i113 1
R7
R8
valtera_merlin_reorder_memory
R0
R1
!i10b 1
!s100 B]Q3gm[]eMNh?7KLoTHDO0
IzndT7>YTCUUDl7Tga;UA81
R2
Z9 !s105 altera_merlin_reorder_memory_sv_unit
S1
R3
R4
Z10 8./jtag_to_onchipmem/simulation/submodules/altera_merlin_reorder_memory.sv
Z11 F./jtag_to_onchipmem/simulation/submodules/altera_merlin_reorder_memory.sv
L0 28
R5
r1
!s85 0
31
R6
Z12 !s107 ./jtag_to_onchipmem/simulation/submodules/altera_merlin_reorder_memory.sv|
Z13 !s90 -reportprogress|300|-sv|./jtag_to_onchipmem/simulation/submodules/altera_merlin_reorder_memory.sv|-work|jtag_master_master_limiter|
!i113 1
R7
R8
valtera_merlin_traffic_limiter
R0
R1
!i10b 1
!s100 0h4;DR_^c13j]SXILa7d?1
IFa>6>m70F<^;15SPTGi8l3
R2
!s105 altera_merlin_traffic_limiter_sv_unit
S1
R3
R4
8./jtag_to_onchipmem/simulation/submodules/altera_merlin_traffic_limiter.sv
F./jtag_to_onchipmem/simulation/submodules/altera_merlin_traffic_limiter.sv
L0 49
R5
r1
!s85 0
31
R6
!s107 ./jtag_to_onchipmem/simulation/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|./jtag_to_onchipmem/simulation/submodules/altera_merlin_traffic_limiter.sv|-work|jtag_master_master_limiter|
!i113 1
R7
R8
vmemory_pointer_controller
R0
R1
!i10b 1
!s100 SnO4nm[FfBVF>D;LEgjzR2
IN8a8:UYlm;z=Ed[CLMgUe0
R2
R9
S1
R3
R4
R10
R11
L0 185
R5
r1
!s85 0
31
R6
R12
R13
!i113 1
R7
R8
