m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/simulation/modelsim
vpll_720p_0002
!s110 1615311941
!i10b 1
!s100 a@ajPPgT@SBb@L[U9J9f;2
!s11b Dg1SIo80bB@j0V0VzS_@n1
IzG?kU0ACe`O;m;GJEJ<Za3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1614747973
8C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p/pll_720p_0002.v
FC:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p/pll_720p_0002.v
!i122 29
L0 2 85
OV;L;2020.1;71
r1
!s85 0
31
!s108 1615311941.000000
!s107 C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p/pll_720p_0002.v|
!s90 -reportprogress|300|-vlog01compat|-work|pll_720p|+incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p|C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p/pll_720p_0002.v|
!i113 1
o-vlog01compat -work pll_720p
!s92 -vlog01compat -work pll_720p +incdir+C:/Users/nickw/Documents/GitHub/ECEN_3002/ECEN_3002_FPGA_VLSI_Design/vga_controller/part_4a/quartus/pll_720p
tCvgOpt 0
