From c37362b7d5ca5144d9bafbe7af97e71ad0b3d9c6 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E9=BB=84=E6=B6=9B?= <huangtao@rock-chips.com>
Date: Thu, 30 Aug 2012 15:38:33 +0800
Subject: [PATCH] rk30: pm: fix for rk3066b

---
 arch/arm/mach-rk30/include/mach/cru.h | 14 ++++++++++++++
 arch/arm/mach-rk30/pm.c               | 14 +++++++++++---
 2 files changed, 25 insertions(+), 3 deletions(-)

diff --git a/arch/arm/mach-rk30/include/mach/cru.h b/arch/arm/mach-rk30/include/mach/cru.h
index cb9af201ccb5..fb81f0223ed7 100755
--- a/arch/arm/mach-rk30/include/mach/cru.h
+++ b/arch/arm/mach-rk30/include/mach/cru.h
@@ -115,11 +115,25 @@ enum rk_plls_id {
 #define CORE_CLK_DIV_MSK	(0x1F)
 #define CORE_CLK_DIV(i)		(((i) - 1) & 0x1F)
 
+/* for compatible with rk3066b */
+#define CPU_CLK_DIV_W_MSK	CORE_CLK_DIV_W_MSK
+#define CPU_CLK_DIV_MSK		CORE_CLK_DIV_MSK
+#define CPU_CLK_DIV(i)		CORE_CLK_DIV(i)
+
 /*******************CLKSEL1 BITS***************************/
 //aclk div
 
 #define GET_CORE_ACLK_VAL(reg) ((reg)>=4 ?8:((reg)+1))
 
+/* for compatible with rk3066b */
+#define CPU_ACLK_W_MSK		CORE_ACLK_W_MSK
+#define CPU_ACLK_MSK		CORE_ACLK_MSK
+#define CPU_ACLK_11		CORE_ACLK_11
+#define CPU_ACLK_21		CORE_ACLK_21
+#define CPU_ACLK_31		CORE_ACLK_31
+#define CPU_ACLK_41		CORE_ACLK_41
+#define CPU_ACLK_81		CORE_ACLK_81
+
 #define CORE_ACLK_W_MSK		(7 << 16)
 #define CORE_ACLK_MSK		(7 << 0)
 #define CORE_ACLK_11		(0 << 0)
diff --git a/arch/arm/mach-rk30/pm.c b/arch/arm/mach-rk30/pm.c
index 1a8c88af4fe6..1674ca6a8be0 100644
--- a/arch/arm/mach-rk30/pm.c
+++ b/arch/arm/mach-rk30/pm.c
@@ -391,7 +391,7 @@ static void __sramfunc rk30_sram_suspend(void)
 			  | (1 << CLK_GATE_PCLK_CPU)
 			  , clkgt_regs[0], CRU_CLKGATES_CON(0), 0xffff);
 	gate_save_soc_clk(0, clkgt_regs[1], CRU_CLKGATES_CON(1), 0xffff);
-#ifdef CONFIG_ARCH_RK3066B
+#if defined(CONFIG_ARCH_RK3066B)
 	if(((clkgt_regs[8] >> CLK_GATE_PCLK_GPIO3% 16) & 0x01) == 0x01){
 #else
 	if(((clkgt_regs[8] >> CLK_GATE_PCLK_GPIO3% 16) & 0x03) == 0x03){
@@ -408,6 +408,9 @@ static void __sramfunc rk30_sram_suspend(void)
 	gate_save_soc_clk(0
 			  | (1 << CLK_GATE_ACLK_STRC_SYS % 16)
 			  | (1 << CLK_GATE_ACLK_INTMEM % 16)
+#if defined(CONFIG_ARCH_RK3066B)
+			  | (1 << CLK_GATE_HCLK_L2MEM % 16)
+#endif
 			  , clkgt_regs[4], CRU_CLKGATES_CON(4), 0xffff);
 	gate_save_soc_clk(0
 			  | (1 << CLK_GATE_PCLK_GRF % 16)
@@ -434,7 +437,7 @@ static void __sramfunc rk30_sram_suspend(void)
 #else
 	board_pmu_suspend();
 	cru_clksel0_con = cru_readl(CRU_CLKSELS_CON(0));
-	cru_writel((0x1f << 16) | 0x1f, CRU_CLKSELS_CON(0));
+	cru_writel(CORE_CLK_DIV_W_MSK | CORE_CLK_DIV_MSK | CPU_CLK_DIV_W_MSK | CPU_CLK_DIV_MSK, CRU_CLKSELS_CON(0));
 #endif
 
 	dsb();
@@ -444,7 +447,7 @@ static void __sramfunc rk30_sram_suspend(void)
 	board_pmu_resume();
 	cru_writel((0xffff<<16) | cru_mode_con, CRU_MODE_CON);
 #else
-	cru_writel((0x1f << 16) | cru_clksel0_con, CRU_CLKSELS_CON(0));
+	cru_writel(CORE_CLK_DIV_W_MSK | CPU_CLK_DIV_W_MSK | cru_clksel0_con, CRU_CLKSELS_CON(0));
 	board_pmu_resume();
 #endif
 	
@@ -528,6 +531,9 @@ static int rk30_pm_enter(suspend_state_t state)
 			  | (1 << CLK_GATE_HCLK_CPUBUS % 16)
 			  | (1 << CLK_GATE_ACLK_STRC_SYS % 16)
 			  | (1 << CLK_GATE_ACLK_INTMEM % 16)
+#if defined(CONFIG_ARCH_RK3066B)
+			  | (1 << CLK_GATE_HCLK_L2MEM % 16)
+#endif
 			  , clkgt_regs[4], CRU_CLKGATES_CON(4), 0xffff);
 	gate_save_soc_clk(0
 			  | (1 << CLK_GATE_PCLK_GRF % 16)
@@ -575,8 +581,10 @@ static int rk30_pm_enter(suspend_state_t state)
 	cru_writel(PLL_MODE_SLOW(APLL_ID), CRU_MODE_CON);
 	cru_writel(CORE_PERIPH_MSK | CORE_PERIPH_2
 		   | CORE_CLK_DIV_W_MSK | CORE_CLK_DIV(1)
+		   | CPU_CLK_DIV_W_MSK | CPU_CLK_DIV(1)
 		   , CRU_CLKSELS_CON(0));
 	cru_writel(CORE_ACLK_W_MSK | CORE_ACLK_11
+		   | CPU_ACLK_W_MSK | CPU_ACLK_11
 		   | ACLK_HCLK_W_MSK | ACLK_HCLK_11
 		   | ACLK_PCLK_W_MSK | ACLK_PCLK_11
 		   | AHB2APB_W_MSK | AHB2APB_11
-- 
2.35.3

