
*** Running vivado
    with args -log top_uart_counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_uart_counter.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_uart_counter.tcl -notrace
Command: synth_design -top top_uart_counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1108.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_uart_counter' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_simple' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:211]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (1#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:211]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_simple' (2#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_simple' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:177]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_simple' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:101]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_simple' (3#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_simple' (4#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:177]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:358]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (5#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:358]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:245]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:321]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:321]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:280]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:280]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:351]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (8#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:351]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (9#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:245]
INFO: [Synth 8-6157] synthesizing module 'uart_response_simple' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:158]
	Parameter IDLE bound to: 2'b00 
	Parameter PREPARE bound to: 2'b01 
	Parameter SEND bound to: 2'b10 
	Parameter WAIT bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_response_simple' (10#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:158]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (11#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (13#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (14#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (15#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (16#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (17#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (18#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
WARNING: [Synth 8-7071] port 'fndDot' of module 'fndController' is unconnected for instance 'U_FndController' [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:148]
WARNING: [Synth 8-7023] instance 'U_FndController' of module 'fndController' has 6 connections declared, but only 5 given [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:148]
INFO: [Synth 8-6155] done synthesizing module 'top_uart_counter' (19#1) [C:/Users/kccistc/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1108.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [D:/XDC/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/XDC/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/XDC/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/XDC/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [D:/XDC/Basys-3-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [D:/XDC/Basys-3-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in'. [D:/XDC/Basys-3-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [D:/XDC/Basys-3-Master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_out[1]'. [D:/XDC/Basys-3-Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_out[0]'. [D:/XDC/Basys-3-Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [D:/XDC/Basys-3-Master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [D:/XDC/Basys-3-Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in'. [D:/XDC/Basys-3-Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [D:/XDC/Basys-3-Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_out[1]'. [D:/XDC/Basys-3-Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_out[0]'. [D:/XDC/Basys-3-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/XDC/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_uart_counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_uart_counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1194.430 ; gain = 0.000
