`include "common_defs.svh"

module thinpad_top(
    input   wire       clk_50M,            //50MHz æ—¶é’Ÿè¾“å…¥
    input   wire       clk_11M0592,        //11.0592MHz æ—¶é’Ÿè¾“å…¥

    input   wire       clock_btn,          //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®ï¿??å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input   wire       reset_btn,          //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®ï¿??å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input   wire[3:0]  touch_btn,          //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input   wire[31:0] dip_sw,             //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ï¿??1
    output  wire[15:0] leds,               //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output  wire[7:0]  dpy0,               //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output  wire[7:0]  dpy1,               //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //CPLDä¸²å£æ§åˆ¶å™¨ä¿¡ï¿??
    output  logic       uart_rdn,           //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰ï¿??
    output  logic       uart_wrn,           //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰ï¿??
    input   wire       uart_dataready,     //ä¸²å£æ•°æ®å‡†å¤‡ï¿??
    input   wire       uart_tbre,          //å‘ï¿½?ï¿½æ•°æ®æ ‡ï¿??
    input   wire       uart_tsre,          //æ•°æ®å‘ï¿½?ï¿½å®Œæ¯•æ ‡ï¿??

    //BaseRAMä¿¡å·
    inout   wire[31:0] base_ram_data,      //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±ï¿??
    output  wire[19:0] base_ram_addr,      //BaseRAMåœ°å€
    output  wire[3:0]  base_ram_be_n,      //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿??0
    output  wire       base_ram_ce_n,      //BaseRAMç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿??
    output  wire       base_ram_oe_n,      //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿??
    output  wire       base_ram_we_n,      //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰ï¿??

    //ExtRAMä¿¡å·
    inout   wire[31:0] ext_ram_data,       //ExtRAMæ•°æ®
    output  wire[19:0] ext_ram_addr,       //ExtRAMåœ°å€
    output  wire[3:0]  ext_ram_be_n,       //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿??0
    output  wire       ext_ram_ce_n,       //ExtRAMç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿??
    output  wire       ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿??
    output  wire       ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰ï¿??

    //ç›´è¿ä¸²å£ä¿¡å·
    output  wire       txd,                //ç›´è¿ä¸²å£å‘ï¿½?ï¿½ç«¯
    input   wire       rxd,                //ç›´è¿ä¸²å£æ¥æ”¶ï¿??

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚ï¿½?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output  wire[22:0] flash_a,            //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¿??16bitæ¨¡å¼æ— æ„ï¿??
    inout   wire[15:0] flash_d,            //Flashæ•°æ®
    output  wire       flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output  wire       flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§ï¿??
    output  wire       flash_ce_n,         //Flashç‰‡ï¿½?ï¿½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output  wire       flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output  wire       flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output  wire       flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashï¿??16ä½æ¨¡å¼æ—¶è¯·è®¾ï¿??1

    //USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚ï¿½?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output  wire       sl811_a0,
    //inout  logic[7:0] sl811_d,            //USBæ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„dm9k_sd[7:0]å…±äº«
    output  wire       sl811_wr_n,
    output  wire       sl811_rd_n,
    output  wire       sl811_cs_n,
    output  wire       sl811_rst_n,
    output  wire       sl811_dack_n,
    input   wire       sl811_intrq,
    input   wire       sl811_drq_n,

    //ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚ï¿½?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output  wire       dm9k_cmd,
    inout   wire[15:0] dm9k_sd,
    output  wire       dm9k_iow_n,
    output  wire       dm9k_ior_n,
    output  wire       dm9k_cs_n,
    output  wire       dm9k_pwrst_n,
    input   wire       dm9k_int,

    //å›¾åƒè¾“å‡ºä¿¡å·
    output  wire[2:0]  video_red,          //çº¢è‰²åƒç´ ï¿??3ï¿??
    output  wire[2:0]  video_green,        //ç»¿è‰²åƒç´ ï¿??3ï¿??
    output  wire[1:0]  video_blue,         //è“è‰²åƒç´ ï¿??2ï¿??
    output  wire       video_hsync,        //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡ï¿??
    output  wire       video_vsync,        //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡ï¿??
    output  wire       video_clk,          //åƒç´ æ—¶é’Ÿè¾“å‡º
    output  wire       video_de            //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšï¿??
);

logic rst, peri_clk, bus_clk, main_clk;
logic[`INST_WIDTH-1:0] instr;
logic[`ADDR_WIDTH-1:0] pc, mem_addr;
logic[`DATA_WIDTH-1:0] mem_wdata, sram_rdata, uart_rdata, reg_out, mem_rdata;
logic[4:0] mem_ctrl_signal;
logic is_uart, mem_stall;
logic[5:0] hardware_int;

assign hardware_int = {3'b000, ext_uart_already_read_status^ext_uart_read_status, 2'b00};        //æ‰“å¼€äº†ç¡¬ä»¶ä¸­ï¿??


main_pll pll (
    .clk_in1(clk_50M),
    .clk_out1(bus_clk),
    .clk_out2(peri_clk),
    .clk_out3(main_clk),
    .locked(rst)
);

cpu_core cpu (
    .clk_50M(main_clk),
    .clk_11M0592(clk_11M0592),

    .clock_btn(clock_btn),
    .reset_btn(reset_btn | ~rst),
    .mem_stall(mem_stall),

    .leds(leds),
    .dpy0(dpy0),
    .dpy1(dpy1),

    .hardware_int,
    .pc_out(pc),
    .mem_addr(mem_addr),
    .mem_wdata(mem_wdata),
    .reg_out(reg_out),
    .mem_rdata(mem_rdata),
    .mem_ctrl_signal(mem_ctrl_signal),
    .is_uart(is_uart),
    .instruction(instr)
);

sram_controller sram_ctrl (
    .main_clk(main_clk),
    .peri_clk(peri_clk),
    .rst(~rst),
    .pc(pc),
    .instr_read(instr),
    .data_write_en(mem_ctrl_signal[3]),
    .load_from_mem(mem_ctrl_signal[4]),
    .is_data_read(mem_ctrl_signal[2]),
    .mem_byte_en(mem_ctrl_signal[1]),
    .mem_sign_ext(mem_ctrl_signal[0]),
    .data_addr(mem_addr),
    .data_write(mem_wdata),
    .data_read(sram_rdata),
    .mem_stall(mem_stall),

    .base_ram_data(base_ram_data),
    .base_ram_addr(base_ram_addr),
    .base_ram_be_n(base_ram_be_n),
    .base_ram_ce_n(base_ram_ce_n),
    .base_ram_oe_n(base_ram_oe_n),
    .base_ram_we_n(base_ram_we_n),

    .ext_ram_data(ext_ram_data),
    .ext_ram_addr(ext_ram_addr),
    .ext_ram_be_n(ext_ram_be_n),
    .ext_ram_ce_n(ext_ram_ce_n),
    .ext_ram_oe_n(ext_ram_oe_n),
    .ext_ram_we_n(ext_ram_we_n)
);
/*
ila_0 ila (
    .clk(main_clk),
    .probe0(is_uart),
    .probe1(ext_uart_busy),
    .probe2(mem_rdata),
    .probe3(uart_rdata),
    .probe4(ext_uart_wavai),
    .probe5(ext_uart_start),
    .probe6(ext_uart_tx),
    .probe7(mem_stall),
    .probe8(mem_ctrl_signal),
    .probe9(pc),
    .probe10(mem_addr),
    .probe11(reg_out),
    .probe12(instr)
);
*/
assign mem_rdata = is_uart ? uart_rdata : sram_rdata;

//ç›´è¿ä¸²å£æ¥æ”¶å‘ï¿½?ï¿½æ¼”ç¤ºï¼Œä»ç›´è¿ä¸²å£æ”¶åˆ°çš„æ•°æ®å†å‘é€å‡ºï¿??
logic[7:0] ext_uart_rx;
logic[7:0] ext_uart_buffer, ext_uart_tx;
logic ext_uart_ready, ext_uart_busy, ext_uart_clear;
logic ext_uart_start, ext_uart_wavai, ext_uart_ravai, ext_uart_read_status, ext_uart_already_read_status;
uart_rstate_t uart_rstate;

logic[`DATA_WIDTH-1:0] uart_data_buff;
logic[`DATA_WIDTH-1:0] uart_data;
assign uart_data = uart_wrn ? 32'bz : uart_data_buff;

async_receiver #(.ClkFrequency(60000000),.Baud(9600))   //æ¥æ”¶æ¨¡å—ï¿??9600æ— æ£€éªŒä½
    ext_uart_r(
        .clk(peri_clk),                                 //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
        .RxD(rxd),                                      //å¤–éƒ¨ä¸²è¡Œä¿¡å·è¾“å…¥
        .RxD_data_ready(ext_uart_ready),                //æ•°æ®æ¥æ”¶åˆ°æ ‡ï¿??
        .RxD_clear(ext_uart_clear),                     //æ¸…é™¤æ¥æ”¶æ ‡å¿—
        .RxD_data(ext_uart_rx)                          //æ¥æ”¶åˆ°çš„ï¿??å­—èŠ‚æ•°æ®
    );

assign ext_uart_wavai = mem_ctrl_signal[3] & is_uart;
logic[1:0] counter;

always @(posedge peri_clk) begin
    if (reset_btn | ~rst) begin
        uart_rstate <= UART_RWAIT;
        ext_uart_read_status <= ext_uart_already_read_status;
    end else begin
        case(uart_rstate)
            UART_RWAIT: begin
                ext_uart_clear <= 1'b0;
                if (ext_uart_ready & ~ext_uart_clear) begin
                    uart_rstate <= UART_RREAD;
                end
                end
            UART_RREAD: begin
                uart_rstate <= UART_RACK;
                ext_uart_buffer <= ext_uart_rx;         //è¯»å…¥æ•°æ®
                ext_uart_read_status <= ~ext_uart_read_status;
                end
            UART_RACK: begin
                uart_rstate <= UART_RWAIT;
                ext_uart_clear <= 1'b1;
                end
            default: begin
                
                end
        endcase
    end
end

always @(posedge peri_clk) begin                         //å°†ç¼“å†²åŒºext_uart_bufferå‘ï¿½?ï¿½å‡ºï¿??
    if (!ext_uart_busy && ext_uart_wavai) begin
        if (mem_addr[3:0] == 4'h8) begin
            ext_uart_start <= 1'b1;
        end
    end else begin
        ext_uart_start <= 1'b0;
    end
end

always @(*) begin
    if (mem_addr[3:0] == 4'hc) begin
        uart_rdata <= {30'b0, ext_uart_already_read_status^ext_uart_read_status, ~ext_uart_busy};
    end else if (mem_addr[3:0] == 4'h8) begin
        if (mem_ctrl_signal[3] & is_uart) begin
            ext_uart_tx <= mem_wdata[7:0];
        end else if (is_uart) begin
            uart_rdata <= {24'b0, ext_uart_buffer};
        end
    end else if (mem_addr == 32'hbfd003f8) begin
        if (mem_ctrl_signal[3]) begin//3 -> mem_data_write_en 
            uart_wrn <= 1'b0;
            uart_rdn <= 1'b1;
            uart_data_buff <= mem_wdata;
        end else begin
            uart_rdn <= 1'b0;
            uart_wrn <= 1'b1;
            uart_rdata <= {24'b0, uart_data[7:0]};
        end
    end else if (mem_addr == 32'hbfd003fc) begin
        uart_rdata <= {30'b0, uart_dataready, uart_tsre & uart_tbre};
    end
end

always @(posedge main_clk) begin                         //å°†ç¼“å†²åŒºext_uart_bufferå‘ï¿½?ï¿½å‡ºï¿??
    if (reset_btn | ~rst) begin
        ext_uart_already_read_status <= 1'b0;
    end else if (is_uart & mem_ctrl_signal[2] && mem_addr[3:0] == 4'h8) begin
        ext_uart_already_read_status <= ext_uart_read_status;
    end
end

async_transmitter #(.ClkFrequency(60000000),.Baud(9600)) //å‘ï¿½?ï¿½æ¨¡å—ï¼Œ9600æ— æ£€éªŒä½
    ext_uart_t(
        .clk(peri_clk),                                 //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
        .TxD(txd),                                      //ä¸²è¡Œä¿¡å·è¾“å‡º
        .TxD_busy(ext_uart_busy),                       //å‘ï¿½?ï¿½å™¨å¿™çŠ¶æ€æŒ‡ï¿??
        .TxD_start(ext_uart_start),                     //ï¿??å§‹å‘é€ä¿¡ï¿??
        .TxD_data(ext_uart_tx)                          //å¾…å‘é€çš„æ•°æ®
    );

endmodule
