{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567382040289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567382040300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 01 18:54:00 2019 " "Processing started: Sun Sep 01 18:54:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567382040300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382040300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382040301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567382041177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567382041178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-prueba " "Found design unit 1: deco7seg-prueba" {  } { { "deco7seg.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/deco7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059822 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7Seg " "Found entity 1: deco7Seg" {  } { { "deco7seg.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/deco7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-prueba " "Found design unit 1: divFreq-prueba" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059823 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxreloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxreloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXreloj-prueba " "Found design unit 1: MUXreloj-prueba" {  } { { "MUXreloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059823 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXreloj " "Found entity 1: MUXreloj" {  } { { "MUXreloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-prueba " "Found design unit 1: reloj-prueba" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059836 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total.vhd 2 1 " "Found 2 design units, including 1 entities, in source file total.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total-prueba " "Found design unit 1: total-prueba" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059836 ""} { "Info" "ISGN_ENTITY_NAME" "1 total " "Found entity 1: total" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567382059836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "total " "Elaborating entity \"total\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567382059956 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk7s6 total.vhd(88) " "Inferred latch for \"clk7s6\" at total.vhd(88)" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059956 "|total"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk7s5 total.vhd(86) " "Inferred latch for \"clk7s5\" at total.vhd(86)" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059956 "|total"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk7s4 total.vhd(84) " "Inferred latch for \"clk7s4\" at total.vhd(84)" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059956 "|total"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk7s3 total.vhd(82) " "Inferred latch for \"clk7s3\" at total.vhd(82)" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059956 "|total"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk7s2 total.vhd(80) " "Inferred latch for \"clk7s2\" at total.vhd(80)" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059956 "|total"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk7s1 total.vhd(78) " "Inferred latch for \"clk7s1\" at total.vhd(78)" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382059956 "|total"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFreq divFreq:div " "Elaborating entity \"divFreq\" for hierarchy \"divFreq:div\"" {  } { { "total.vhd" "div" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567382059968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXreloj MUXreloj:mux " "Elaborating entity \"MUXreloj\" for hierarchy \"MUXreloj:mux\"" {  } { { "total.vhd" "mux" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567382059972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:watch " "Elaborating entity \"reloj\" for hierarchy \"reloj:watch\"" {  } { { "total.vhd" "watch" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567382059974 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_normal reloj.vhd(48) " "VHDL Process Statement warning at reloj.vhd(48): signal \"estado_normal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567382059977 "|total|reloj:watch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_normal reloj.vhd(111) " "VHDL Process Statement warning at reloj.vhd(111): signal \"estado_normal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567382059979 "|total|reloj:watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7Seg deco7Seg:HSu " "Elaborating entity \"deco7Seg\" for hierarchy \"deco7Seg:HSu\"" {  } { { "total.vhd" "HSu" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567382060034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clk7s1 " "LATCH primitive \"clk7s1\" is permanently enabled" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1567382060861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clk7s2 " "LATCH primitive \"clk7s2\" is permanently enabled" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1567382060861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clk7s3 " "LATCH primitive \"clk7s3\" is permanently enabled" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1567382060861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clk7s4 " "LATCH primitive \"clk7s4\" is permanently enabled" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1567382060861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clk7s5 " "LATCH primitive \"clk7s5\" is permanently enabled" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1567382060861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clk7s6 " "LATCH primitive \"clk7s6\" is permanently enabled" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1567382060864 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk7s1~0 " "Found clock multiplexer clk7s1~0" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567382060923 "|total|clk7s1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk7s2~0 " "Found clock multiplexer clk7s2~0" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567382060923 "|total|clk7s2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk7s3~0 " "Found clock multiplexer clk7s3~0" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567382060923 "|total|clk7s3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk7s4~0 " "Found clock multiplexer clk7s4~0" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567382060923 "|total|clk7s4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk7s5~0 " "Found clock multiplexer clk7s5~0" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567382060923 "|total|clk7s5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk7s6~0 " "Found clock multiplexer clk7s6~0" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 69 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567382060923 "|total|clk7s6~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1567382060923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567382061590 "|total|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567382061590 "|total|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567382061590 "|total|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567382061590 "|total|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567382061590 "|total|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567382061590 "|total|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567382061590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567382061719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567382063303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567382063303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567382063494 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567382063494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "354 " "Implemented 354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567382063494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567382063494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567382063557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 01 18:54:23 2019 " "Processing ended: Sun Sep 01 18:54:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567382063557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567382063557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567382063557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567382063557 ""}
