

================================================================
== Vivado HLS Report for 'read_data1'
================================================================
* Date:           Sun Mar 14 17:36:37 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fishery
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.738 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   129603|   129603| 1.296 ms | 1.296 ms |  129603|  129603|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   129601|   129601|         3|          1|          1|  129600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      4|       0|     188|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     129|    -|
|Register         |        -|      -|      45|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|      45|     317|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1148_fu_162_p2              |     *    |      2|  0|  50|          25|          24|
    |r_V_fu_191_p2                     |     *    |      2|  0|  41|          24|          24|
    |add_ln23_fu_144_p2                |     +    |      0|  0|  24|          17|           1|
    |p_Val2_s_fu_249_p2                |     +    |      0|  0|  24|          17|          17|
    |and_ln412_fu_239_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_138_p2               |   icmp   |      0|  0|  20|          17|          12|
    |r_1_fu_219_p2                     |   icmp   |      0|  0|  13|          15|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |r_fu_225_p2                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 188|         124|          88|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |I_2_V_V_blk_n                     |   9|          2|    1|          2|
    |I_COPY_V_V_blk_n                  |   9|          2|    1|          2|
    |I_V_V_blk_n                       |   9|          2|    1|          2|
    |ONES_V_V_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |indvar_flatten_reg_127            |   9|          2|   17|         34|
    |inputImage_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |inputImage_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |inputImage_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 129|         28|   29|         60|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |icmp_ln23_reg_260                |   1|   0|    1|          0|
    |icmp_ln23_reg_260_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_127           |  17|   0|   17|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_reg_269                      |  18|   0|   18|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  45|   0|   45|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |         read_data1         | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |         read_data1         | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |         read_data1         | return value |
|start_full_n                        |  in |    1| ap_ctrl_hs |         read_data1         | return value |
|ap_done                             | out |    1| ap_ctrl_hs |         read_data1         | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |         read_data1         | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |         read_data1         | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |         read_data1         | return value |
|start_out                           | out |    1| ap_ctrl_hs |         read_data1         | return value |
|start_write                         | out |    1| ap_ctrl_hs |         read_data1         | return value |
|inputImage_data_stream_0_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_0_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_1_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_1_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_2_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|inputImage_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|inputImage_data_stream_2_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|I_V_V_din                           | out |   32|   ap_fifo  |            I_V_V           |    pointer   |
|I_V_V_full_n                        |  in |    1|   ap_fifo  |            I_V_V           |    pointer   |
|I_V_V_write                         | out |    1|   ap_fifo  |            I_V_V           |    pointer   |
|I_COPY_V_V_din                      | out |   32|   ap_fifo  |         I_COPY_V_V         |    pointer   |
|I_COPY_V_V_full_n                   |  in |    1|   ap_fifo  |         I_COPY_V_V         |    pointer   |
|I_COPY_V_V_write                    | out |    1|   ap_fifo  |         I_COPY_V_V         |    pointer   |
|I_2_V_V_din                         | out |   32|   ap_fifo  |           I_2_V_V          |    pointer   |
|I_2_V_V_full_n                      |  in |    1|   ap_fifo  |           I_2_V_V          |    pointer   |
|I_2_V_V_write                       | out |    1|   ap_fifo  |           I_2_V_V          |    pointer   |
|ONES_V_V_din                        | out |   32|   ap_fifo  |          ONES_V_V          |    pointer   |
|ONES_V_V_full_n                     |  in |    1|   ap_fifo  |          ONES_V_V          |    pointer   |
|ONES_V_V_write                      | out |    1|   ap_fifo  |          ONES_V_V          |    pointer   |
+------------------------------------+-----+-----+------------+----------------------------+--------------+

