Warning: Design 'ram_wb' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : ram_wb
Version: M-2016.12-SP2
Date   : Tue Jul  3 16:48:15 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          2.32
  Critical Path Slack:           0.55
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1817
  Buf/Inv Cell Count:             122
  Buf Cell Count:                   2
  Inv Cell Count:                 120
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1043
  Sequential Cell Count:          774
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3071.880020
  Noncombinational Area:  6680.880262
  Buf/Inv Area:            133.920005
  Total Buffer Area:             4.32
  Total Inverter Area:         129.60
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              9752.760282
  Design Area:            9752.760282


  Design Rules
  -----------------------------------
  Total Number of Nets:          2080
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  1.32
  Mapping Optimization:                8.28
  -----------------------------------------
  Overall Compile Time:              544.07
  Overall Compile Wall Clock Time:   529.96

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
