/*
 * Generated by Bluespec Compiler (build 7d25cde)
 * 
 * On Thu Aug 24 19:09:38 PDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkProjectTop_bsim_h__
#define __mkProjectTop_bsim_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkProjectTop_bsim module */
class MOD_mkProjectTop_bsim : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUWide> INST_hwmain_cnt;
  MOD_Reg<tUWide> INST_hwmain_count;
  MOD_Reg<tUWide> INST_hwmain_cyc;
  MOD_Fifo<tUInt32> INST_hwmain_inQ;
  MOD_Fifo<tUInt64> INST_hwmain_inQ1_0;
  MOD_Fifo<tUInt64> INST_hwmain_inQ1_1;
  MOD_Fifo<tUInt64> INST_hwmain_inQ2_0;
  MOD_Fifo<tUInt64> INST_hwmain_inQ2_1;
  MOD_Fifo<tUInt64> INST_hwmain_inQ2_2;
  MOD_Fifo<tUInt64> INST_hwmain_inQ2_3;
  MOD_Fifo<tUInt64> INST_hwmain_inQ3_0;
  MOD_Fifo<tUInt64> INST_hwmain_inQ3_1;
  MOD_Fifo<tUInt64> INST_hwmain_inQ3_2;
  MOD_Fifo<tUInt64> INST_hwmain_inQ3_3;
  MOD_Fifo<tUInt64> INST_hwmain_inQ3_4;
  MOD_Fifo<tUInt64> INST_hwmain_inQ3_5;
  MOD_Fifo<tUInt64> INST_hwmain_inQ3_6;
  MOD_Fifo<tUInt64> INST_hwmain_inQ3_7;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_0;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_1;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_10;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_11;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_12;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_13;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_14;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_15;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_2;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_3;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_4;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_5;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_6;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_7;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_8;
  MOD_Fifo<tUInt64> INST_hwmain_inQ4_9;
  MOD_Fifo<tUInt32> INST_hwmain_kmer;
  MOD_Reg<tUInt8> INST_hwmain_merge6Executed;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ2_0;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ2_1;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ2_2;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ2_3;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ2_4;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ2_5;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ2_6;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ2_7;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ3_0;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ3_1;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ3_2;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ3_3;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ4_0;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ4_1;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ5;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_0;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_1;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_10;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_11;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_12;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_13;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_14;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_15;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_2;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_3;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_4;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_5;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_6;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_7;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_8;
  MOD_Fifo<tUInt32> INST_hwmain_mergeQ_9;
  MOD_Reg<tUInt32> INST_hwmain_min;
  MOD_Fifo<tUInt64> INST_hwmain_nextQ;
  MOD_Fifo<tUInt32> INST_hwmain_outQ;
  MOD_Reg<tUWide> INST_hwmain_outQ_count;
  MOD_Reg<tUWide> INST_hwmain_start_cycle;
  MOD_Reg<tUInt32> INST_hwmain_tmp_min;
  MOD_Reg<tUInt64> INST_hwmain_v;
  MOD_Reg<tUInt8> INST_hwmain_v_assigned;
  MOD_Reg<tUWide> INST_pcieCtrl_dmaReadBuffer;
  MOD_Reg<tUInt8> INST_pcieCtrl_dmaReadBufferOff;
  MOD_Reg<tUInt32> INST_pcieCtrl_dmaReadWordCount;
  MOD_Fifo<tUWide> INST_pcieCtrl_dmaReadWordQ;
  MOD_Reg<tUInt32> INST_pcieCtrl_dmaWriteWordAddr;
  MOD_Reg<tUInt32> INST_pcieCtrl_dmaWriteWordCount;
  MOD_Reg<tUInt32> INST_pcieCtrl_dmaWriteWordOff;
  MOD_Fifo<tUInt32> INST_pcieCtrl_ioReadReqDataQ;
  MOD_Fifo<tUInt64> INST_pcieCtrl_ioReadReqQ;
  MOD_Fifo<tUInt64> INST_pcieCtrl_ioReadReqReturnQ;
  MOD_Fifo<tUInt64> INST_pcieCtrl_ioWriteQ;
 
 /* Constructor */
 public:
  MOD_mkProjectTop_bsim(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_pcieCtrl_dmaReadBufferOff_ULT_3___d2;
  tUWide DEF_x__h17968;
  tUInt32 DEF__read__h183;
  tUInt8 DEF__read__h356;
  tUInt8 DEF_x__h9266;
 
 /* Local definitions */
 private:
  tUInt64 DEF_TASK_bdpiIOData___d23;
  tUInt32 DEF_v__h396;
  tUInt8 DEF_TASK_bdpiDmaReadReady___d9;
  tUInt8 DEF_TASK_bdpiIOReadRespReady___d46;
  tUWide DEF_y__h9095;
  tUWide DEF_x__h9094;
  tUWide DEF_x__h9220;
  tUWide DEF_pcieCtrl_dmaReadBuffer___d14;
  tUInt32 DEF_x__h17940;
  tUWide DEF_pcieCtrl_dmaReadBuffer_BITS_127_TO_32___h530;
  tUWide DEF_hwmain_cyc_2_MINUS_hwmain_start_cycle_6___d59;
  tUWide DEF_x__h9212;
  tUWide DEF_x__h8991;
  tUWide DEF_x__h17960;
  tUWide DEF_x__h449;
 
 /* Rules */
 public:
  void RL_pcieCtrl_receiveDmaRead();
  void RL_pcieCtrl_receiveIO();
  void RL_pcieCtrl_relayIOReadResp();
  void RL_hwmain_incCycle();
  void RL_hwmain_detectVAssignment();
  void RL_hwmain_displayCyclesWhenOutQIsThree();
  void RL_hwmain_receiveData();
  void RL_hwmain_minimizer();
  void RL_hwmain_devide1();
  void RL_hwmain_devide2();
  void RL_hwmain_devide2_1();
  void RL_hwmain_devide3();
  void RL_hwmain_devide3_1();
  void RL_hwmain_devide3_2();
  void RL_hwmain_devide3_3();
  void RL_hwmain_devide4();
  void RL_hwmain_devide4_1();
  void RL_hwmain_devide4_2();
  void RL_hwmain_devide4_3();
  void RL_hwmain_devide4_4();
  void RL_hwmain_devide4_5();
  void RL_hwmain_devide4_6();
  void RL_hwmain_devide4_7();
  void RL_hwmain_merge1();
  void RL_hwmain_merge1_1();
  void RL_hwmain_merge1_2();
  void RL_hwmain_merge1_3();
  void RL_hwmain_merge1_4();
  void RL_hwmain_merge1_5();
  void RL_hwmain_merge1_6();
  void RL_hwmain_merge1_7();
  void RL_hwmain_merge1_8();
  void RL_hwmain_merge1_9();
  void RL_hwmain_merge1_10();
  void RL_hwmain_merge1_11();
  void RL_hwmain_merge1_12();
  void RL_hwmain_merge1_13();
  void RL_hwmain_merge1_14();
  void RL_hwmain_merge1_15();
  void RL_hwmain_merge2();
  void RL_hwmain_merge2_1();
  void RL_hwmain_merge2_2();
  void RL_hwmain_merge2_3();
  void RL_hwmain_merge2_4();
  void RL_hwmain_merge2_5();
  void RL_hwmain_merge2_6();
  void RL_hwmain_merge2_7();
  void RL_hwmain_merge3();
  void RL_hwmain_merge3_1();
  void RL_hwmain_merge3_2();
  void RL_hwmain_merge3_3();
  void RL_hwmain_merge4();
  void RL_hwmain_merge4_1();
  void RL_hwmain_merge5();
  void RL_hwmain_merge6();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProjectTop_bsim &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProjectTop_bsim &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProjectTop_bsim &backing);
};

#endif /* ifndef __mkProjectTop_bsim_h__ */
