# 0 "arch/arm64/boot/dts/qcom/qrb2210-rb1.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/qrb2210-rb1.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/qcm2290.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-qcm2290.h" 1
# 9 "arch/arm64/boot/dts/qcom/qcm2290.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/qcm2290.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 11 "arch/arm64/boot/dts/qcom/qcm2290.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/qcom,scm.h" 1
# 12 "arch/arm64/boot/dts/qcom/qcm2290.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 13 "arch/arm64/boot/dts/qcom/qcm2290.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "arch/arm64/boot/dts/qcom/qcm2290.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/qcm2290.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32764>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   clocks = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   clocks = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   clocks = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-qcm2290", "qcom,scm";
   clocks = <&rpmcc 70>;
   clock-names = "core";
   #reset-cells = <1>;
  };
 };

 memory@40000000 {
  device_type = "memory";

  reg = <0 0x40000000 0 0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 6 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp@45700000 {
   reg = <0x0 0x45700000 0x0 0x600000>;
   no-map;
  };

  xbl_aop_mem: xbl-aop@45e00000 {
   reg = <0x0 0x45e00000 0x0 0x140000>;
   no-map;
  };

  sec_apps_mem: sec-apps@45fff000 {
   reg = <0x0 0x45fff000 0x0 0x1000>;
   no-map;
  };

  smem_mem: smem@46000000 {
   compatible = "qcom,smem";
   reg = <0x0 0x46000000 0x0 0x200000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
   qcom,rpm-msg-ram = <&rpm_msg_ram>;
  };

  pil_modem_mem: modem@4ab00000 {
   reg = <0x0 0x4ab00000 0x0 0x6900000>;
   no-map;
  };

  pil_video_mem: video@51400000 {
   reg = <0x0 0x51400000 0x0 0x500000>;
   no-map;
  };

  wlan_msa_mem: wlan-msa@51900000 {
   reg = <0x0 0x51900000 0x0 0x100000>;
   no-map;
  };

  pil_adsp_mem: adsp@51a00000 {
   reg = <0x0 0x51a00000 0x0 0x1c00000>;
   no-map;
  };

  pil_ipa_fw_mem: ipa-fw@53600000 {
   reg = <0x0 0x53600000 0x0 0x10000>;
   no-map;
  };

  pil_ipa_gsi_mem: ipa-gsi@53610000 {
   reg = <0x0 0x53610000 0x0 0x5000>;
   no-map;
  };

  pil_gpu_mem: zap@53615000 {
   compatible = "shared-dma-pool";
   reg = <0x0 0x53615000 0x0 0x2000>;
   no-map;
  };

  cont_splash_memory: framebuffer@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   no-map;
  };

  dfps_data_memory: dpfs-data@5cf00000 {
   reg = <0x0 0x5cf00000 0x0 0x0100000>;
   no-map;
  };

  removed_mem: reserved@60000000 {
   reg = <0x0 0x60000000 0x0 0x3900000>;
   no-map;
  };

  rmtfs_mem: memory@89b01000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x89b01000 0x0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <0xF 0x2B>;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";
  interrupts = <0 194 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  rpm_requests: rpm-requests {
   compatible = "qcom,rpm-qcm2290";
   qcom,glink-channels = "rpm_requests";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-qcm2290", "qcom,rpmcc";
    clocks = <&xo_board>;
    clock-names = "xo";
    #clock-cells = <1>;
   };

   rpmpd: power-controller {
    compatible = "qcom,qcm2290-rpmpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmpd_opp_table>;

    rpmpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmpd_opp_min_svs: opp1 {
      opp-level = <48>;
     };

     rpmpd_opp_low_svs: opp2 {
      opp-level = <64>;
     };

     rpmpd_opp_svs: opp3 {
      opp-level = <128>;
     };

     rpmpd_opp_svs_plus: opp4 {
      opp-level = <192>;
     };

     rpmpd_opp_nom: opp5 {
      opp-level = <256>;
     };

     rpmpd_opp_nom_plus: opp6 {
      opp-level = <320>;
     };

     rpmpd_opp_turbo: opp7 {
      opp-level = <384>;
     };

     rpmpd_opp_turbo_plus: opp8 {
      opp-level = <416>;
     };
    };
   };
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 279 1>;

  mboxes = <&apcs_glb 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 70 1>;

  mboxes = <&apcs_glb 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  wlan_smp2p_in: wlan-wpss-to-ap {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;

  tcsr_mutex: hwlock@340000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x00340000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  tlmm: pinctrl@500000 {
   compatible = "qcom,qcm2290-tlmm";
   reg = <0x0 0x00500000 0x0 0x300000>;
   interrupts = <0 227 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 127>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   qup_i2c0_default: qup-i2c0-default-state {
    pins = "gpio0", "gpio1";
    function = "qup0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c1_default: qup-i2c1-default-state {
    pins = "gpio4", "gpio5";
    function = "qup1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_default: qup-i2c2-default-state {
    pins = "gpio6", "gpio7";
    function = "qup2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c3_default: qup-i2c3-default-state {
    pins = "gpio8", "gpio9";
    function = "qup3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c4_default: qup-i2c4-default-state {
    pins = "gpio12", "gpio13";
    function = "qup4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c5_default: qup-i2c5-default-state {
    pins = "gpio14", "gpio15";
    function = "qup5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi0_default: qup-spi0-default-state {
    pins = "gpio0", "gpio1","gpio2", "gpio3";
    function = "qup0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi1_default: qup-spi1-default-state {
    pins = "gpio4", "gpio5", "gpio69", "gpio70";
    function = "qup1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi2_default: qup-spi2-default-state {
    pins = "gpio6", "gpio7", "gpio71", "gpio80";
    function = "qup2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi3_default: qup-spi3-default-state {
    pins = "gpio8", "gpio9", "gpio10", "gpio11";
    function = "qup3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi4_default: qup-spi4-default-state {
    pins = "gpio12", "gpio13", "gpio96", "gpio97";
    function = "qup4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi5_default: qup-spi5-default-state {
    pins = "gpio14", "gpio15", "gpio16", "gpio17";
    function = "qup5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_uart0_default: qup-uart0-default-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "qup0";
    drive-strength = <2>;
    bias-disable;
   };

   qup_uart4_default: qup-uart4-default-state {
    pins = "gpio12", "gpio13";
    function = "qup4";
    drive-strength = <2>;
    bias-disable;
   };

   sdc1_state_on: sdc1-on-state {
    clk-pins {
     pins = "sdc1_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc1_data";
     drive-strength = <10>;
     bias-pull-up;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_state_off: sdc1-off-state {
    clk-pins {
     pins = "sdc1_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc1_data";
     drive-strength = <2>;
     bias-pull-up;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc2_state_on: sdc2-on-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };

   sdc2_state_off: sdc2-off-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  gcc: clock-controller@1400000 {
   compatible = "qcom,gcc-qcm2290";
   reg = <0x0 0x01400000 0x0 0x1f0000>;
   clocks = <&rpmcc 0>, <&sleep_clk>;
   clock-names = "bi_tcxo", "sleep_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  usb_hsphy: phy@1613000 {
   compatible = "qcom,qcm2290-qusb2-phy";
   reg = <0x0 0x01613000 0x0 0x180>;

   clocks = <&gcc 17>,
     <&rpmcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 14>;
   nvmem-cells = <&qusb2_hstx_trim>;
   #phy-cells = <0>;

   status = "disabled";
  };

  qfprom@1b44000 {
   compatible = "qcom,qcm2290-qfprom", "qcom,qfprom";
   reg = <0x0 0x01b44000 0x0 0x3000>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2_hstx_trim: hstx-trim@25b {
    reg = <0x25b 0x1>;
    bits = <1 4>;
   };
  };

  spmi_bus: spmi@1c40000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x01c40000 0x0 0x1100>,
         <0x0 0x01e00000 0x0 0x2000000>,
         <0x0 0x03e00000 0x0 0x100000>,
         <0x0 0x03f00000 0x0 0xa0000>,
         <0x0 0x01c0a000 0x0 0x26000>;
   reg-names = "core",
        "chnls",
        "obsrvr",
        "intr",
        "cnfg";
   interrupts = <0 183 4>;
   interrupt-names = "periph_irq";
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tsens0: thermal-sensor@4411000 {
   compatible = "qcom,qcm2290-tsens", "qcom,tsens-v2";
   reg = <0x0 0x04411000 0x0 0x1ff>,
         <0x0 0x04410000 0x0 0x8>;
   #qcom,sensors = <10>;
   interrupts = <0 275 4>,
         <0 190 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  rng: rng@4453000 {
   compatible = "qcom,prng-ee";
   reg = <0x0 0x04453000 0x0 0x1000>;
   clocks = <&rpmcc 116>;
   clock-names = "core";
  };

  rpm_msg_ram: sram@45f0000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x0 0x045f0000 0x0 0x7000>;
  };

  sram@4690000 {
   compatible = "qcom,rpm-stats";
   reg = <0x0 0x04690000 0x0 0x10000>;
  };

  sdhc_1: mmc@4744000 {
   compatible = "qcom,qcm2290-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0 0x04744000 0x0 0x1000>,
         <0x0 0x04745000 0x0 0x1000>,
         <0x0 0x04748000 0x0 0x8000>;
   reg-names = "hc",
        "cqhci",
        "ice";

   interrupts = <0 348 4>,
         <0 352 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 118>,
     <&gcc 119>,
     <&rpmcc 0>,
     <&gcc 121>;
   clock-names = "iface",
          "core",
          "xo",
          "ice";

   resets = <&gcc 7>;

   power-domains = <&rpmpd 0>;
   iommus = <&apps_smmu 0xc0 0x0>;

   qcom,dll-config = <0x000f642c>;
   qcom,ddr-config = <0x80040868>;
   bus-width = <8>;

   status = "disabled";
  };

  sdhc_2: mmc@4784000 {
   compatible = "qcom,qcm2290-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0 0x04784000 0x0 0x1000>;
   reg-names = "hc";

   interrupts = <0 350 4>,
         <0 353 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 123>,
     <&gcc 124>,
     <&rpmcc 0>;
   clock-names = "iface",
          "core",
          "xo";

   resets = <&gcc 8>;

   power-domains = <&rpmpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;
   iommus = <&apps_smmu 0xa0 0x0>;

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   bus-width = <4>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmpd_opp_low_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmpd_opp_svs_plus>;
    };
   };
  };

  gpi_dma0: dma-controller@4a00000 {
   compatible = "qcom,qcm2290-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0x04a00000 0x0 0x60000>;
   interrupts = <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x1f>;
   iommus = <&apps_smmu 0xf6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@4ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x04ac0000 0x0 0x2000>;
   clocks = <&gcc 116>,
     <&gcc 117>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0xe3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c0: i2c@4a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a80000 0x0 0x4000>;
    interrupts = <0 327 4>;
    clocks = <&gcc 104>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c0_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@4a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a80000 0x0 0x4000>;
    interrupts = <0 327 4>;
    clocks = <&gcc 104>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi0_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart0: serial@4a80000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x04a80000 0x0 0x4000>;
    interrupts = <0 327 4>;
    clocks = <&gcc 104>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart0_default>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c1: i2c@4a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a84000 0x0 0x4000>;
    interrupts = <0 328 4>;
    clocks = <&gcc 106>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c1_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@4a84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a84000 0x0 0x4000>;
    interrupts = <0 328 4>;
    clocks = <&gcc 106>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi1_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@4a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a88000 0x0 0x4000>;
    interrupts = <0 329 4>;
    clocks = <&gcc 108>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c2_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@4a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a88000 0x0 0x4000>;
    interrupts = <0 329 4>;
    clocks = <&gcc 108>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi2_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c3: i2c@4a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a8c000 0x0 0x4000>;
    interrupts = <0 330 4>;
    clocks = <&gcc 110>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c3_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi3: spi@4a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a8c000 0x0 0x4000>;
    interrupts = <0 330 4>;
    clocks = <&gcc 110>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi3_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@4a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a90000 0x0 0x4000>;
    interrupts = <0 331 4>;
    clocks = <&gcc 112>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c4_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@4a90000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a90000 0x0 0x4000>;
    interrupts = <0 331 4>;
    clock-names = "se";
    clocks = <&gcc 112>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi4_default>;
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart4: serial@4a90000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x04a90000 0x0 0x4000>;
    interrupts = <0 331 4>;
    clocks = <&gcc 112>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart4_default>;
    pinctrl-names = "default";
    status = "disabled";
   };

   i2c5: i2c@4a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a94000 0x0 0x4000>;
    interrupts = <0 332 4>;
    clocks = <&gcc 114>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c5_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@4a94000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a94000 0x0 0x4000>;
    interrupts = <0 332 4>;
    clocks = <&gcc 114>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi5_default>;
    pinctrl-names = "default";
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  usb: usb@4ef8800 {
   compatible = "qcom,qcm2290-dwc3", "qcom,dwc3";
   reg = <0x0 0x04ef8800 0x0 0x400>;
   interrupts = <0 260 4>,
         <0 422 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq";

   clocks = <&gcc 64>,
     <&gcc 128>,
     <&gcc 127>,
     <&gcc 133>,
     <&gcc 130>,
     <&gcc 134>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 130>,
       <&gcc 128>;
   assigned-clock-rates = <19200000>, <133333333>;

   resets = <&gcc 9>;
   power-domains = <&gcc 1>;
   wakeup-source;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_dwc3: usb@4e00000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x04e00000 0x0 0xcd00>;
    interrupts = <0 255 4>;
    phys = <&usb_hsphy>;
    phy-names = "usb2-phy";
    iommus = <&apps_smmu 0x120 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;
    snps,usb3_lpm_capable;
    maximum-speed = "super-speed";
    dr_mode = "otg";
   };
  };

  remoteproc_mpss: remoteproc@6080000 {
   compatible = "qcom,qcm2290-mpss-pas", "qcom,sm6115-mpss-pas";
   reg = <0x0 0x06080000 0x0 0x100>;

   interrupts-extended = <&intc 0 307 1>,
           <&modem_smp2p_in 0 1>,
           <&modem_smp2p_in 1 1>,
           <&modem_smp2p_in 2 1>,
           <&modem_smp2p_in 3 1>,
           <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack",
       "shutdown-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   power-domains = <&rpmpd 0>;

   memory-region = <&pil_modem_mem>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 68 1>;
    label = "mpss";
    qcom,remote-pid = <1>;
    mboxes = <&apcs_glb 12>;
   };
  };

  remoteproc_adsp: remoteproc@ab00000 {
   compatible = "qcom,qcm2290-adsp-pas", "qcom,sm6115-adsp-pas";
   reg = <0x0 0x0ab00000 0x0 0x100>;

   interrupts-extended = <&intc 0 282 1>,
           <&adsp_smp2p_in 0 1>,
           <&adsp_smp2p_in 1 1>,
           <&adsp_smp2p_in 2 1>,
           <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   power-domains = <&rpmpd 6>,
     <&rpmpd 7>;

   memory-region = <&pil_adsp_mem>;

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 277 1>;
    label = "lpass";
    qcom,remote-pid = <2>;
    mboxes = <&apcs_glb 8>;
   };
  };

  apps_smmu: iommu@c600000 {
   compatible = "qcom,qcm2290-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x0c600000 0x0 0x80000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;

   interrupts = <0 81 4>,
         <0 87 4>,
         <0 88 4>,
         <0 89 4>,
         <0 90 4>,
         <0 91 4>,
         <0 92 4>,
         <0 93 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 119 4>,
         <0 120 4>,
         <0 121 4>,
         <0 122 4>,
         <0 123 4>,
         <0 124 4>,
         <0 125 4>,
         <0 126 4>,
         <0 127 4>,
         <0 128 4>,
         <0 129 4>,
         <0 130 4>,
         <0 131 4>,
         <0 132 4>,
         <0 133 4>,
         <0 134 4>,
         <0 135 4>,
         <0 136 4>,
         <0 137 4>,
         <0 138 4>,
         <0 139 4>,
         <0 140 4>,
         <0 141 4>,
         <0 142 4>,
         <0 143 4>,
         <0 144 4>,
         <0 145 4>,
         <0 146 4>,
         <0 147 4>,
         <0 148 4>,
         <0 149 4>,
         <0 150 4>;
  };

  wifi: wifi@c800000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0x0 0x0c800000 0x0 0x800000>;
   reg-names = "membase";
   memory-region = <&wlan_msa_mem>;
   interrupts = <0 358 4>,
         <0 359 4>,
         <0 360 4>,
         <0 361 4>,
         <0 362 4>,
         <0 363 4>,
         <0 364 4>,
         <0 365 4>,
         <0 366 4>,
         <0 367 4>,
         <0 368 4>,
         <0 369 4>;
   iommus = <&apps_smmu 0x1a0 0x1>;
   qcom,msa-fixed-perm;
   status = "disabled";
  };

  watchdog@f017000 {
   compatible = "qcom,apss-wdt-qcm2290", "qcom,kpss-wdt";
   reg = <0x0 0x0f017000 0x0 0x1000>;
   interrupts = <0 3 1>,
         <0 4 4>;
   clocks = <&sleep_clk>;
  };

  apcs_glb: mailbox@f111000 {
   compatible = "qcom,qcm2290-apcs-hmss-global";
   reg = <0x0 0x0f111000 0x0 0x1000>;
   #mbox-cells = <1>;
  };

  timer@f120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x0f120000 0x0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x0 0x0f121000 0x8000>;

   frame@0 {
    reg = <0x0 0x1000>,
          <0x1000 0x1000>;
    interrupts = <0 8 4>,
          <0 7 4>;
    frame-number = <0>;
   };

   frame@2000 {
    reg = <0x2000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@3000 {
    reg = <0x3000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@4000 {
    reg = <0x4000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@5000 {
    reg = <0x5000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@6000 {
    reg = <0x6000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@7000 {
    reg = <0x7000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  intc: interrupt-controller@f200000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x0f200000 0x0 0x10000>,
         <0x0 0x0f300000 0x0 0x100000>;
   interrupts = <1 9 4>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupt-parent = <&intc>;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
  };

  cpufreq_hw: cpufreq@f521000 {
   compatible = "qcom,qcm2290-cpufreq-hw", "qcom,cpufreq-hw";
   reg = <0x0 0x0f521000 0x0 0x1000>;
   reg-names = "freq-domain0";
   interrupts = <0 37 4>;
   interrupt-names = "dcvsh-irq-0";
   clocks = <&rpmcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };
 };

 thermal-zones {
  mapss-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 0>;

   trips {
    mapss_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mapss_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mapss_crit: mapss-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 1>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    video_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    video_crit: video-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 2>;

   trips {
    wlan_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    wlan_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    wlan_crit: wlan-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpuss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpuss0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpuss0_crit: cpuss0-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpuss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpuss1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpuss1_crit: cpuss1-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  mdm0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 5>;

   trips {
    mdm0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm0_crit: mdm0-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  mdm1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 6>;

   trips {
    mdm1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    mdm1_crit: mdm1-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 7>;

   trips {
    gpu_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpu_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpu_crit: gpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  hm-center-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 8>;

   trips {
    hm_center_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    hm_center_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    hm_center_crit: hm-center-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 9>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    camera_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    camera_crit: camera-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 0 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};
# 9 "arch/arm64/boot/dts/qcom/qrb2210-rb1.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm2250.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 7 "arch/arm64/boot/dts/qcom/pm2250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 8 "arch/arm64/boot/dts/qcom/pm2250.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm2250.dtsi" 2

&spmi_bus {
 pmic@0 {
  compatible = "qcom,pm2250", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x800>;

   pm2250_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts-extended = <&spmi_bus 0x0 0x8 0 (2 | 1)>;
    linux,code = <116>;
    debounce = <15625>;
    bias-pull-up;
   };

   pm2250_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts-extended = <&spmi_bus 0x0 0x8 1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts-extended = <&spmi_bus 0x0 0x61 0x1 1>;
  };

  pm2250_gpios: gpio@c000 {
   compatible = "qcom,pm2250-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm2250_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm2250", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 10 "arch/arm64/boot/dts/qcom/qrb2210-rb1.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. Robotics RB1";
 compatible = "qcom,qrb2210-rb1", "qcom,qrb2210", "qcom,qcm2290";

 aliases {
  serial0 = &uart0;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 gpio-keys {
  compatible = "gpio-keys";
  label = "gpio-keys";

  pinctrl-0 = <&key_volp_n>;
  pinctrl-names = "default";

  key-volume-up {
   label = "Volume Up";
   linux,code = <115>;
   gpios = <&tlmm 96 1>;
   debounce-interval = <15>;
   linux,can-disable;
   wakeup-source;
  };
 };
};

&pm2250_resin {
 linux,code = <114>;
 status = "okay";
};

&qupv3_id_0 {
 status = "okay";
};

&sdhc_1 {
 pinctrl-0 = <&sdc1_state_on>;
 pinctrl-1 = <&sdc1_state_off>;
 pinctrl-names = "default", "sleep";
 non-removable;
 supports-cqe;
 no-sdio;
 no-sd;
 status = "okay";
};

&sdhc_2 {
 cd-gpios = <&tlmm 88 1>;
 pinctrl-0 = <&sdc2_state_on &sd_det_in_on>;
 pinctrl-1 = <&sdc2_state_off &sd_det_in_off>;
 pinctrl-names = "default", "sleep";
 no-sdio;
 no-mmc;
 status = "okay";
};

&tlmm {
 sd_det_in_on: sd-det-in-on-state {
  pins = "gpio88";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-up;
 };

 sd_det_in_off: sd-det-in-off-state {
  pins = "gpio88";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };

 key_volp_n: key-volp-n-state {
  pins = "gpio96";
  function = "gpio";
  bias-pull-up;
  output-disable;
 };
};


&uart0 {
 compatible = "qcom,geni-debug-uart";
 status = "okay";
};

&usb {
 status = "okay";
};

&usb_hsphy {
 status = "okay";
};

&xo_board {
 clock-frequency = <38400000>;
};
