$date
	Tue Dec 23 22:30:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_control_unit $end
$var wire 1 ! sub $end
$var wire 1 " store $end
$var wire 1 # nop $end
$var wire 1 $ load $end
$var wire 1 % jal $end
$var wire 1 & halt $end
$var wire 1 ' beq $end
$var wire 1 ( addi $end
$var wire 1 ) add $end
$var reg 4 * opcode [3:0] $end
$scope module uut $end
$var wire 4 + opcode [3:0] $end
$var reg 1 ) add $end
$var reg 1 ( addi $end
$var reg 1 ' beq $end
$var reg 1 & halt $end
$var reg 1 % jal $end
$var reg 1 $ load $end
$var reg 1 # nop $end
$var reg 1 " store $end
$var reg 1 ! sub $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
0)
b1 *
b1 +
#20000
1(
0!
b10 *
b10 +
#30000
1$
0(
b11 *
b11 +
#40000
1"
0$
b100 *
b100 +
#50000
1'
0"
b101 *
b101 +
#60000
1&
0'
b110 *
b110 +
#70000
1%
0&
b111 *
b111 +
#80000
1#
0%
b1000 *
b1000 +
#90000
