$date
	Sat Sep 14 10:05:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dflipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module fxn $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#20
1!
1#
1"
#40
0#
0"
#60
1#
1"
#80
0#
0"
#100
0!
1$
1#
1"
#120
0$
0"
#140
1!
1"
#160
0"
#180
1"
#200
0"
#220
1"
#240
0"
#260
1"
#280
0"
#300
1"
#320
0"
