Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
201500058,71.23,5,77.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201500087,61.29,18,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201500258,60.25,16,77.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201500320,63.30,17,81.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201500866,49.45,7,57.00,E,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600008,60.26,18,79.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600009,70.20,18.5,89.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600014,62.66,15,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600015,73.37,18.5,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600018,59.70,17,77.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600022,71.79,21,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600023,60.00,18,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600026,58.11,19,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600027,71.57,15,87.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600028,74.83,19,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600029,61.33,12,74.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600030,74.19,21,96.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600032,62.14,19,82.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600037,74.40,20,95.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600039,70.80,14,85.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600040,66.00,16,82.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600043,74.27,18,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600044,71.14,5.5,77.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600045,66.00,6,72.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600048,73.11,19,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600049,73.84,18.5,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600050,70.97,16,87.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600052,75.34,21,97.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600054,74.74,20,95.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600055,0.00,DT,0.00,DT,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600056,74.79,18.5,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600057,70.29,8,79.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600059,75.21,18,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600060,70.93,9,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600062,70.59,10.5,82.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600063,76.07,21,98.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600066,74.83,17,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600070,69.34,13,83.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600075,60.51,8,69.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600076,71.74,12,84.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600081,69.94,13,83.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600086,71.57,8,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600087,71.36,18,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600089,74.59,18,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600091,64.93,17,82.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600093,71.79,18.5,91.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600095,65.91,10,76.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600102,70.80,18,89.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600106,69.69,11,81.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600107,52.80,14,67.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600108,56.01,9,66.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600109,74.66,21,96.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600111,71.91,13,85.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600112,67.93,13,81.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600115,61.37,8,70.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600116,73.29,17,91.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600117,71.44,20,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600119,74.06,19,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600126,60.64,15,76.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600128,52.83,13,66.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600129,62.00,11,73.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600138,62.60,18,81.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600139,67.45,9,77.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600140,0.00,DT,0.00,DT,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600143,69.88,11,81.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600144,47.83,7,55.00,E,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600151,72.63,9,82.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600159,68.00,20,88.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600161,56.00,8,64.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600162,54.40,7,62.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600163,64.15,8,73.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600167,66.35,18,85.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600169,69.45,11,81.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600170,58.85,8,67.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600174,62.45,12,75.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600175,61.85,18,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600188,40.23,8,49.00,F,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600206,69.15,13,83.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600208,71.70,16,88.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600211,72.28,19,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600212,69.08,15,85.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600213,65.85,9,75.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600215,0.00,DT,0.00,DT,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600219,62.05,9,72.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600228,63.30,14,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600231,60.80,17,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600232,73.95,20,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600241,66.85,8,75.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600247,70.95,15,86.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600255,68.15,13,82.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600258,73.00,17,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600259,64.55,10,75.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600263,49.20,6,56.00,E,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600264,72.65,21,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600265,57.20,9,67.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600266,65.90,8,74.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600268,62.60,13,76.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600270,54.45,8,63.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600271,74.05,12,87.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600273,60.80,12,73.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600276,73.80,13,87.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600277,62.75,8,71.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600278,71.00,18,89.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600281,69.60,10,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600289,70.15,9,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600296,69.75,10,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600302,66.10,11,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600303,73.13,20,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600305,73.88,20,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600306,72.26,20,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600308,71.10,18,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600312,75.11,21,97.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600316,74.18,20,95.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600322,64.80,21,86.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600324,74.10,20,95.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600325,70.09,7,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600329,71.21,6,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600332,69.26,8,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600386,57.90,14,72.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600387,61.69,16,78.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600389,71.14,14,86.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600391,63.45,20,84.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600393,69.15,16,86.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600394,72.98,17,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600395,72.11,17,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600396,53.06,18,72.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600397,73.09,17,91.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600398,73.50,19,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600402,74.78,19,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600405,73.50,18,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600410,71.89,15,87.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600412,66.83,18.5,86.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600416,64.20,19,84.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600418,74.18,20,95.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600419,75.19,21,97.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600423,71.89,20,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600428,62.55,11,74.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600429,71.93,18,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600433,65.65,18.5,85.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600435,52.88,3,56.00,E,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600436,50.63,7,58.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600437,72.80,19,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600438,71.78,19,91.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600439,73.35,19,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600440,71.25,18,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600443,57.90,17,75.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600444,64.31,15,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600448,69.83,19,89.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600450,63.79,11,75.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600451,69.75,7,77.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600453,70.99,15,86.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600454,71.33,15,87.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600455,54.38,16,71.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600456,72.68,19,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600457,74.40,21,96.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600458,73.13,18.5,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600460,76.31,19,96.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600466,75.33,20,96.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600467,67.63,14,82.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600468,69.26,13,83.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600469,70.71,13.5,85.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600471,63.74,10,74.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600473,64.86,8.5,74.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600475,69.70,6.5,77.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600479,70.22,17,88.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600481,74.55,19,94.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600482,65.59,17,83.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600487,72.95,14.5,88.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600488,72.97,6.5,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600489,55.96,7,63.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600491,67.89,13,81.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600492,76.00,18.5,95.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600493,75.91,19,95.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600497,57.98,13,71.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600502,65.83,14,80.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600503,71.00,13,84.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600504,73.69,19,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600509,72.90,10,83.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600510,73.51,9,83.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600512,71.72,20,92.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600517,70.08,MP,0.00,MP,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600520,72.15,14,87.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600521,71.34,7,79.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600525,61.48,11.5,73.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600526,0.00,DT,0.00,DT,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600528,73.99,14,88.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600529,68.37,12,81.00,B,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600530,51.52,8,60.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600531,47.63,15,63.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600535,0.00,DT,0.00,DT,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600577,73.17,16.5,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600578,74.73,18,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600589,64.65,19,84.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600601,76.80,20,97.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600617,69.28,21,91.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600619,75.48,20,96.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600625,63.80,7,71.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600637,70.00,20,90.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600650,68.06,19,88.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600651,55.06,8,64.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600657,0.00,DT,0.00,DT,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600658,67.94,17,85.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600659,71.72,21,93.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600660,58.92,14,73.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600662,70.17,15,86.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600665,68.25,17,86.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600674,71.25,16,88.00,A,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600675,56.95,9,66.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201600714,69.05,21,91.00,S,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201711501,59.55,3,63.00,D,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201711502,55.55,10,66.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
201500254,63.21,8,72.00,C,NOV_DEC,2017,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2017,0,1,6,0,205
