/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* UART */
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x40u
#define UART_TXInternalInterrupt__INTC_NUMBER 6u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec_L */
#define QuadDec_L_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_L_bQuadDec_Stsreg__0__POS 0
#define QuadDec_L_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_L_bQuadDec_Stsreg__1__POS 1
#define QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define QuadDec_L_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_L_bQuadDec_Stsreg__2__POS 2
#define QuadDec_L_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_L_bQuadDec_Stsreg__3__POS 3
#define QuadDec_L_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_L_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define QuadDec_L_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_L_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define QuadDec_L_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_L_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_L_isr__INTC_MASK 0x10u
#define QuadDec_L_isr__INTC_NUMBER 4u
#define QuadDec_L_isr__INTC_PRIOR_NUM 7u
#define QuadDec_L_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define QuadDec_L_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_L_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec_R */
#define QuadDec_R_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_R_bQuadDec_Stsreg__0__POS 0
#define QuadDec_R_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_R_bQuadDec_Stsreg__1__POS 1
#define QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define QuadDec_R_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_R_bQuadDec_Stsreg__2__POS 2
#define QuadDec_R_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_R_bQuadDec_Stsreg__3__POS 3
#define QuadDec_R_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_R_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define QuadDec_R_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define QuadDec_R_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define QuadDec_R_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_R_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_R_isr__INTC_MASK 0x20u
#define QuadDec_R_isr__INTC_NUMBER 5u
#define QuadDec_R_isr__INTC_PRIOR_NUM 7u
#define QuadDec_R_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define QuadDec_R_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_R_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CLOCK_echo */
#define CLOCK_echo__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CLOCK_echo__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CLOCK_echo__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CLOCK_echo__CFG2_SRC_SEL_MASK 0x07u
#define CLOCK_echo__INDEX 0x00u
#define CLOCK_echo__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLOCK_echo__PM_ACT_MSK 0x01u
#define CLOCK_echo__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLOCK_echo__PM_STBY_MSK 0x01u

/* Pin_DecA_L */
#define Pin_DecA_L__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_DecA_L__0__MASK 0x20u
#define Pin_DecA_L__0__PC CYREG_PRT2_PC5
#define Pin_DecA_L__0__PORT 2u
#define Pin_DecA_L__0__SHIFT 5u
#define Pin_DecA_L__AG CYREG_PRT2_AG
#define Pin_DecA_L__AMUX CYREG_PRT2_AMUX
#define Pin_DecA_L__BIE CYREG_PRT2_BIE
#define Pin_DecA_L__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_DecA_L__BYP CYREG_PRT2_BYP
#define Pin_DecA_L__CTL CYREG_PRT2_CTL
#define Pin_DecA_L__DM0 CYREG_PRT2_DM0
#define Pin_DecA_L__DM1 CYREG_PRT2_DM1
#define Pin_DecA_L__DM2 CYREG_PRT2_DM2
#define Pin_DecA_L__DR CYREG_PRT2_DR
#define Pin_DecA_L__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_DecA_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_DecA_L__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_DecA_L__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_DecA_L__MASK 0x20u
#define Pin_DecA_L__PORT 2u
#define Pin_DecA_L__PRT CYREG_PRT2_PRT
#define Pin_DecA_L__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_DecA_L__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_DecA_L__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_DecA_L__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_DecA_L__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_DecA_L__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_DecA_L__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_DecA_L__PS CYREG_PRT2_PS
#define Pin_DecA_L__SHIFT 5u
#define Pin_DecA_L__SLW CYREG_PRT2_SLW

/* Pin_DecA_R */
#define Pin_DecA_R__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Pin_DecA_R__0__MASK 0x20u
#define Pin_DecA_R__0__PC CYREG_IO_PC_PRT15_PC5
#define Pin_DecA_R__0__PORT 15u
#define Pin_DecA_R__0__SHIFT 5u
#define Pin_DecA_R__AG CYREG_PRT15_AG
#define Pin_DecA_R__AMUX CYREG_PRT15_AMUX
#define Pin_DecA_R__BIE CYREG_PRT15_BIE
#define Pin_DecA_R__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_DecA_R__BYP CYREG_PRT15_BYP
#define Pin_DecA_R__CTL CYREG_PRT15_CTL
#define Pin_DecA_R__DM0 CYREG_PRT15_DM0
#define Pin_DecA_R__DM1 CYREG_PRT15_DM1
#define Pin_DecA_R__DM2 CYREG_PRT15_DM2
#define Pin_DecA_R__DR CYREG_PRT15_DR
#define Pin_DecA_R__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_DecA_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_DecA_R__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_DecA_R__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_DecA_R__MASK 0x20u
#define Pin_DecA_R__PORT 15u
#define Pin_DecA_R__PRT CYREG_PRT15_PRT
#define Pin_DecA_R__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_DecA_R__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_DecA_R__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_DecA_R__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_DecA_R__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_DecA_R__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_DecA_R__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_DecA_R__PS CYREG_PRT15_PS
#define Pin_DecA_R__SHIFT 5u
#define Pin_DecA_R__SLW CYREG_PRT15_SLW

/* Pin_DecB_L */
#define Pin_DecB_L__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_DecB_L__0__MASK 0x40u
#define Pin_DecB_L__0__PC CYREG_PRT2_PC6
#define Pin_DecB_L__0__PORT 2u
#define Pin_DecB_L__0__SHIFT 6u
#define Pin_DecB_L__AG CYREG_PRT2_AG
#define Pin_DecB_L__AMUX CYREG_PRT2_AMUX
#define Pin_DecB_L__BIE CYREG_PRT2_BIE
#define Pin_DecB_L__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_DecB_L__BYP CYREG_PRT2_BYP
#define Pin_DecB_L__CTL CYREG_PRT2_CTL
#define Pin_DecB_L__DM0 CYREG_PRT2_DM0
#define Pin_DecB_L__DM1 CYREG_PRT2_DM1
#define Pin_DecB_L__DM2 CYREG_PRT2_DM2
#define Pin_DecB_L__DR CYREG_PRT2_DR
#define Pin_DecB_L__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_DecB_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_DecB_L__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_DecB_L__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_DecB_L__MASK 0x40u
#define Pin_DecB_L__PORT 2u
#define Pin_DecB_L__PRT CYREG_PRT2_PRT
#define Pin_DecB_L__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_DecB_L__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_DecB_L__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_DecB_L__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_DecB_L__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_DecB_L__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_DecB_L__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_DecB_L__PS CYREG_PRT2_PS
#define Pin_DecB_L__SHIFT 6u
#define Pin_DecB_L__SLW CYREG_PRT2_SLW

/* Pin_DecB_R */
#define Pin_DecB_R__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Pin_DecB_R__0__MASK 0x10u
#define Pin_DecB_R__0__PC CYREG_IO_PC_PRT15_PC4
#define Pin_DecB_R__0__PORT 15u
#define Pin_DecB_R__0__SHIFT 4u
#define Pin_DecB_R__AG CYREG_PRT15_AG
#define Pin_DecB_R__AMUX CYREG_PRT15_AMUX
#define Pin_DecB_R__BIE CYREG_PRT15_BIE
#define Pin_DecB_R__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_DecB_R__BYP CYREG_PRT15_BYP
#define Pin_DecB_R__CTL CYREG_PRT15_CTL
#define Pin_DecB_R__DM0 CYREG_PRT15_DM0
#define Pin_DecB_R__DM1 CYREG_PRT15_DM1
#define Pin_DecB_R__DM2 CYREG_PRT15_DM2
#define Pin_DecB_R__DR CYREG_PRT15_DR
#define Pin_DecB_R__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_DecB_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_DecB_R__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_DecB_R__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_DecB_R__MASK 0x10u
#define Pin_DecB_R__PORT 15u
#define Pin_DecB_R__PRT CYREG_PRT15_PRT
#define Pin_DecB_R__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_DecB_R__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_DecB_R__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_DecB_R__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_DecB_R__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_DecB_R__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_DecB_R__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_DecB_R__PS CYREG_PRT15_PS
#define Pin_DecB_R__SHIFT 4u
#define Pin_DecB_R__SLW CYREG_PRT15_SLW

/* Pin_PWM1_L */
#define Pin_PWM1_L__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_PWM1_L__0__MASK 0x10u
#define Pin_PWM1_L__0__PC CYREG_PRT2_PC4
#define Pin_PWM1_L__0__PORT 2u
#define Pin_PWM1_L__0__SHIFT 4u
#define Pin_PWM1_L__AG CYREG_PRT2_AG
#define Pin_PWM1_L__AMUX CYREG_PRT2_AMUX
#define Pin_PWM1_L__BIE CYREG_PRT2_BIE
#define Pin_PWM1_L__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_PWM1_L__BYP CYREG_PRT2_BYP
#define Pin_PWM1_L__CTL CYREG_PRT2_CTL
#define Pin_PWM1_L__DM0 CYREG_PRT2_DM0
#define Pin_PWM1_L__DM1 CYREG_PRT2_DM1
#define Pin_PWM1_L__DM2 CYREG_PRT2_DM2
#define Pin_PWM1_L__DR CYREG_PRT2_DR
#define Pin_PWM1_L__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_PWM1_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_PWM1_L__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_PWM1_L__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_PWM1_L__MASK 0x10u
#define Pin_PWM1_L__PORT 2u
#define Pin_PWM1_L__PRT CYREG_PRT2_PRT
#define Pin_PWM1_L__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_PWM1_L__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_PWM1_L__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_PWM1_L__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_PWM1_L__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_PWM1_L__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_PWM1_L__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_PWM1_L__PS CYREG_PRT2_PS
#define Pin_PWM1_L__SHIFT 4u
#define Pin_PWM1_L__SLW CYREG_PRT2_SLW

/* Pin_PWM1_R */
#define Pin_PWM1_R__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_PWM1_R__0__MASK 0x40u
#define Pin_PWM1_R__0__PC CYREG_PRT0_PC6
#define Pin_PWM1_R__0__PORT 0u
#define Pin_PWM1_R__0__SHIFT 6u
#define Pin_PWM1_R__AG CYREG_PRT0_AG
#define Pin_PWM1_R__AMUX CYREG_PRT0_AMUX
#define Pin_PWM1_R__BIE CYREG_PRT0_BIE
#define Pin_PWM1_R__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_PWM1_R__BYP CYREG_PRT0_BYP
#define Pin_PWM1_R__CTL CYREG_PRT0_CTL
#define Pin_PWM1_R__DM0 CYREG_PRT0_DM0
#define Pin_PWM1_R__DM1 CYREG_PRT0_DM1
#define Pin_PWM1_R__DM2 CYREG_PRT0_DM2
#define Pin_PWM1_R__DR CYREG_PRT0_DR
#define Pin_PWM1_R__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_PWM1_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_PWM1_R__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_PWM1_R__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_PWM1_R__MASK 0x40u
#define Pin_PWM1_R__PORT 0u
#define Pin_PWM1_R__PRT CYREG_PRT0_PRT
#define Pin_PWM1_R__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_PWM1_R__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_PWM1_R__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_PWM1_R__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_PWM1_R__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_PWM1_R__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_PWM1_R__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_PWM1_R__PS CYREG_PRT0_PS
#define Pin_PWM1_R__SHIFT 6u
#define Pin_PWM1_R__SLW CYREG_PRT0_SLW

/* Pin_PWM2_L */
#define Pin_PWM2_L__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_PWM2_L__0__MASK 0x08u
#define Pin_PWM2_L__0__PC CYREG_PRT2_PC3
#define Pin_PWM2_L__0__PORT 2u
#define Pin_PWM2_L__0__SHIFT 3u
#define Pin_PWM2_L__AG CYREG_PRT2_AG
#define Pin_PWM2_L__AMUX CYREG_PRT2_AMUX
#define Pin_PWM2_L__BIE CYREG_PRT2_BIE
#define Pin_PWM2_L__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_PWM2_L__BYP CYREG_PRT2_BYP
#define Pin_PWM2_L__CTL CYREG_PRT2_CTL
#define Pin_PWM2_L__DM0 CYREG_PRT2_DM0
#define Pin_PWM2_L__DM1 CYREG_PRT2_DM1
#define Pin_PWM2_L__DM2 CYREG_PRT2_DM2
#define Pin_PWM2_L__DR CYREG_PRT2_DR
#define Pin_PWM2_L__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_PWM2_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_PWM2_L__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_PWM2_L__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_PWM2_L__MASK 0x08u
#define Pin_PWM2_L__PORT 2u
#define Pin_PWM2_L__PRT CYREG_PRT2_PRT
#define Pin_PWM2_L__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_PWM2_L__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_PWM2_L__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_PWM2_L__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_PWM2_L__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_PWM2_L__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_PWM2_L__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_PWM2_L__PS CYREG_PRT2_PS
#define Pin_PWM2_L__SHIFT 3u
#define Pin_PWM2_L__SLW CYREG_PRT2_SLW

/* Pin_PWM2_R */
#define Pin_PWM2_R__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_PWM2_R__0__MASK 0x80u
#define Pin_PWM2_R__0__PC CYREG_PRT0_PC7
#define Pin_PWM2_R__0__PORT 0u
#define Pin_PWM2_R__0__SHIFT 7u
#define Pin_PWM2_R__AG CYREG_PRT0_AG
#define Pin_PWM2_R__AMUX CYREG_PRT0_AMUX
#define Pin_PWM2_R__BIE CYREG_PRT0_BIE
#define Pin_PWM2_R__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_PWM2_R__BYP CYREG_PRT0_BYP
#define Pin_PWM2_R__CTL CYREG_PRT0_CTL
#define Pin_PWM2_R__DM0 CYREG_PRT0_DM0
#define Pin_PWM2_R__DM1 CYREG_PRT0_DM1
#define Pin_PWM2_R__DM2 CYREG_PRT0_DM2
#define Pin_PWM2_R__DR CYREG_PRT0_DR
#define Pin_PWM2_R__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_PWM2_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_PWM2_R__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_PWM2_R__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_PWM2_R__MASK 0x80u
#define Pin_PWM2_R__PORT 0u
#define Pin_PWM2_R__PRT CYREG_PRT0_PRT
#define Pin_PWM2_R__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_PWM2_R__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_PWM2_R__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_PWM2_R__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_PWM2_R__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_PWM2_R__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_PWM2_R__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_PWM2_R__PS CYREG_PRT0_PS
#define Pin_PWM2_R__SHIFT 7u
#define Pin_PWM2_R__SLW CYREG_PRT0_SLW

/* Timer_Echo */
#define Timer_Echo_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timer_Echo_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timer_Echo_Int__INTC_MASK 0x08u
#define Timer_Echo_Int__INTC_NUMBER 3u
#define Timer_Echo_Int__INTC_PRIOR_NUM 2u
#define Timer_Echo_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Timer_Echo_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timer_Echo_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Timer_Echo_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Echo_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Echo_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_Echo_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Timer_Echo_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Echo_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Echo_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Echo_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Echo_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_Echo_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define Timer_Echo_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Timer_Echo_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x93u
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Timer_Echo_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB09_F1

/* PWM_Motor_L */
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_Motor_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1

/* PWM_Motor_R */
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Motor_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* PWM_Trigger */
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_Trigger_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define PWM_Trigger_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1

/* Pin_UART_Tx */
#define Pin_UART_Tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Pin_UART_Tx__0__MASK 0x80u
#define Pin_UART_Tx__0__PC CYREG_PRT12_PC7
#define Pin_UART_Tx__0__PORT 12u
#define Pin_UART_Tx__0__SHIFT 7u
#define Pin_UART_Tx__AG CYREG_PRT12_AG
#define Pin_UART_Tx__BIE CYREG_PRT12_BIE
#define Pin_UART_Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_UART_Tx__BYP CYREG_PRT12_BYP
#define Pin_UART_Tx__DM0 CYREG_PRT12_DM0
#define Pin_UART_Tx__DM1 CYREG_PRT12_DM1
#define Pin_UART_Tx__DM2 CYREG_PRT12_DM2
#define Pin_UART_Tx__DR CYREG_PRT12_DR
#define Pin_UART_Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_UART_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_UART_Tx__MASK 0x80u
#define Pin_UART_Tx__PORT 12u
#define Pin_UART_Tx__PRT CYREG_PRT12_PRT
#define Pin_UART_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_UART_Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_UART_Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_UART_Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_UART_Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_UART_Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_UART_Tx__PS CYREG_PRT12_PS
#define Pin_UART_Tx__SHIFT 7u
#define Pin_UART_Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_UART_Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_UART_Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_UART_Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_UART_Tx__SLW CYREG_PRT12_SLW

/* Testing_Int */
#define Testing_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Testing_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Testing_Int__INTC_MASK 0x04u
#define Testing_Int__INTC_NUMBER 2u
#define Testing_Int__INTC_PRIOR_NUM 7u
#define Testing_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Testing_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Testing_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Motor_PI_Int */
#define Motor_PI_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Motor_PI_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Motor_PI_Int__INTC_MASK 0x01u
#define Motor_PI_Int__INTC_NUMBER 0u
#define Motor_PI_Int__INTC_PRIOR_NUM 1u
#define Motor_PI_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Motor_PI_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Motor_PI_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_US_Echo0 */
#define Pin_US_Echo0__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_US_Echo0__0__MASK 0x40u
#define Pin_US_Echo0__0__PC CYREG_PRT1_PC6
#define Pin_US_Echo0__0__PORT 1u
#define Pin_US_Echo0__0__SHIFT 6u
#define Pin_US_Echo0__AG CYREG_PRT1_AG
#define Pin_US_Echo0__AMUX CYREG_PRT1_AMUX
#define Pin_US_Echo0__BIE CYREG_PRT1_BIE
#define Pin_US_Echo0__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_US_Echo0__BYP CYREG_PRT1_BYP
#define Pin_US_Echo0__CTL CYREG_PRT1_CTL
#define Pin_US_Echo0__DM0 CYREG_PRT1_DM0
#define Pin_US_Echo0__DM1 CYREG_PRT1_DM1
#define Pin_US_Echo0__DM2 CYREG_PRT1_DM2
#define Pin_US_Echo0__DR CYREG_PRT1_DR
#define Pin_US_Echo0__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_US_Echo0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_US_Echo0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_US_Echo0__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_US_Echo0__MASK 0x40u
#define Pin_US_Echo0__PORT 1u
#define Pin_US_Echo0__PRT CYREG_PRT1_PRT
#define Pin_US_Echo0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_US_Echo0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_US_Echo0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_US_Echo0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_US_Echo0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_US_Echo0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_US_Echo0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_US_Echo0__PS CYREG_PRT1_PS
#define Pin_US_Echo0__SHIFT 6u
#define Pin_US_Echo0__SLW CYREG_PRT1_SLW

/* Pin_US_Echo1 */
#define Pin_US_Echo1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_US_Echo1__0__MASK 0x02u
#define Pin_US_Echo1__0__PC CYREG_PRT3_PC1
#define Pin_US_Echo1__0__PORT 3u
#define Pin_US_Echo1__0__SHIFT 1u
#define Pin_US_Echo1__AG CYREG_PRT3_AG
#define Pin_US_Echo1__AMUX CYREG_PRT3_AMUX
#define Pin_US_Echo1__BIE CYREG_PRT3_BIE
#define Pin_US_Echo1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_US_Echo1__BYP CYREG_PRT3_BYP
#define Pin_US_Echo1__CTL CYREG_PRT3_CTL
#define Pin_US_Echo1__DM0 CYREG_PRT3_DM0
#define Pin_US_Echo1__DM1 CYREG_PRT3_DM1
#define Pin_US_Echo1__DM2 CYREG_PRT3_DM2
#define Pin_US_Echo1__DR CYREG_PRT3_DR
#define Pin_US_Echo1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_US_Echo1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_US_Echo1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_US_Echo1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_US_Echo1__MASK 0x02u
#define Pin_US_Echo1__PORT 3u
#define Pin_US_Echo1__PRT CYREG_PRT3_PRT
#define Pin_US_Echo1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_US_Echo1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_US_Echo1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_US_Echo1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_US_Echo1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_US_Echo1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_US_Echo1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_US_Echo1__PS CYREG_PRT3_PS
#define Pin_US_Echo1__SHIFT 1u
#define Pin_US_Echo1__SLW CYREG_PRT3_SLW

/* Pin_US_Echo2 */
#define Pin_US_Echo2__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Pin_US_Echo2__0__MASK 0x02u
#define Pin_US_Echo2__0__PC CYREG_IO_PC_PRT15_PC1
#define Pin_US_Echo2__0__PORT 15u
#define Pin_US_Echo2__0__SHIFT 1u
#define Pin_US_Echo2__AG CYREG_PRT15_AG
#define Pin_US_Echo2__AMUX CYREG_PRT15_AMUX
#define Pin_US_Echo2__BIE CYREG_PRT15_BIE
#define Pin_US_Echo2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_US_Echo2__BYP CYREG_PRT15_BYP
#define Pin_US_Echo2__CTL CYREG_PRT15_CTL
#define Pin_US_Echo2__DM0 CYREG_PRT15_DM0
#define Pin_US_Echo2__DM1 CYREG_PRT15_DM1
#define Pin_US_Echo2__DM2 CYREG_PRT15_DM2
#define Pin_US_Echo2__DR CYREG_PRT15_DR
#define Pin_US_Echo2__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_US_Echo2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_US_Echo2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_US_Echo2__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_US_Echo2__MASK 0x02u
#define Pin_US_Echo2__PORT 15u
#define Pin_US_Echo2__PRT CYREG_PRT15_PRT
#define Pin_US_Echo2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_US_Echo2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_US_Echo2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_US_Echo2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_US_Echo2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_US_Echo2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_US_Echo2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_US_Echo2__PS CYREG_PRT15_PS
#define Pin_US_Echo2__SHIFT 1u
#define Pin_US_Echo2__SLW CYREG_PRT15_SLW

/* Pin_US_Echo3 */
#define Pin_US_Echo3__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_US_Echo3__0__MASK 0x01u
#define Pin_US_Echo3__0__PC CYREG_PRT2_PC0
#define Pin_US_Echo3__0__PORT 2u
#define Pin_US_Echo3__0__SHIFT 0u
#define Pin_US_Echo3__AG CYREG_PRT2_AG
#define Pin_US_Echo3__AMUX CYREG_PRT2_AMUX
#define Pin_US_Echo3__BIE CYREG_PRT2_BIE
#define Pin_US_Echo3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_US_Echo3__BYP CYREG_PRT2_BYP
#define Pin_US_Echo3__CTL CYREG_PRT2_CTL
#define Pin_US_Echo3__DM0 CYREG_PRT2_DM0
#define Pin_US_Echo3__DM1 CYREG_PRT2_DM1
#define Pin_US_Echo3__DM2 CYREG_PRT2_DM2
#define Pin_US_Echo3__DR CYREG_PRT2_DR
#define Pin_US_Echo3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_US_Echo3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_US_Echo3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_US_Echo3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_US_Echo3__MASK 0x01u
#define Pin_US_Echo3__PORT 2u
#define Pin_US_Echo3__PRT CYREG_PRT2_PRT
#define Pin_US_Echo3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_US_Echo3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_US_Echo3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_US_Echo3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_US_Echo3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_US_Echo3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_US_Echo3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_US_Echo3__PS CYREG_PRT2_PS
#define Pin_US_Echo3__SHIFT 0u
#define Pin_US_Echo3__SLW CYREG_PRT2_SLW

/* Pin_US_Echo4 */
#define Pin_US_Echo4__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Pin_US_Echo4__0__MASK 0x08u
#define Pin_US_Echo4__0__PC CYREG_PRT12_PC3
#define Pin_US_Echo4__0__PORT 12u
#define Pin_US_Echo4__0__SHIFT 3u
#define Pin_US_Echo4__AG CYREG_PRT12_AG
#define Pin_US_Echo4__BIE CYREG_PRT12_BIE
#define Pin_US_Echo4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_US_Echo4__BYP CYREG_PRT12_BYP
#define Pin_US_Echo4__DM0 CYREG_PRT12_DM0
#define Pin_US_Echo4__DM1 CYREG_PRT12_DM1
#define Pin_US_Echo4__DM2 CYREG_PRT12_DM2
#define Pin_US_Echo4__DR CYREG_PRT12_DR
#define Pin_US_Echo4__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_US_Echo4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_US_Echo4__MASK 0x08u
#define Pin_US_Echo4__PORT 12u
#define Pin_US_Echo4__PRT CYREG_PRT12_PRT
#define Pin_US_Echo4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_US_Echo4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_US_Echo4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_US_Echo4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_US_Echo4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_US_Echo4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_US_Echo4__PS CYREG_PRT12_PS
#define Pin_US_Echo4__SHIFT 3u
#define Pin_US_Echo4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_US_Echo4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_US_Echo4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_US_Echo4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_US_Echo4__SLW CYREG_PRT12_SLW

/* Clock_Seconds */
#define Clock_Seconds__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_Seconds__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_Seconds__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_Seconds__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Seconds__INDEX 0x05u
#define Clock_Seconds__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Seconds__PM_ACT_MSK 0x20u
#define Clock_Seconds__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Seconds__PM_STBY_MSK 0x20u

/* Clock_Trigger */
#define Clock_Trigger__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_Trigger__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_Trigger__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_Trigger__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Trigger__INDEX 0x01u
#define Clock_Trigger__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Trigger__PM_ACT_MSK 0x02u
#define Clock_Trigger__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Trigger__PM_STBY_MSK 0x02u

/* Control_Reg_US */
#define Control_Reg_US_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_US_Sync_ctrl_reg__0__POS 0
#define Control_Reg_US_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_US_Sync_ctrl_reg__1__POS 1
#define Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_US_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_US_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_US_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_US_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_US_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_US_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_US_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_US_Sync_ctrl_reg__2__POS 2
#define Control_Reg_US_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Control_Reg_US_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Control_Reg_US_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Control_Reg_US_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define Control_Reg_US_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Control_Reg_US_Sync_ctrl_reg__MASK 0x07u
#define Control_Reg_US_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Control_Reg_US_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Control_Reg_US_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* Clock_Testing_1 */
#define Clock_Testing_1__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_Testing_1__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_Testing_1__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_Testing_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Testing_1__INDEX 0x06u
#define Clock_Testing_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Testing_1__PM_ACT_MSK 0x40u
#define Clock_Testing_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Testing_1__PM_STBY_MSK 0x40u

/* Pin_US_Trigger0 */
#define Pin_US_Trigger0__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Pin_US_Trigger0__0__MASK 0x80u
#define Pin_US_Trigger0__0__PC CYREG_PRT1_PC7
#define Pin_US_Trigger0__0__PORT 1u
#define Pin_US_Trigger0__0__SHIFT 7u
#define Pin_US_Trigger0__AG CYREG_PRT1_AG
#define Pin_US_Trigger0__AMUX CYREG_PRT1_AMUX
#define Pin_US_Trigger0__BIE CYREG_PRT1_BIE
#define Pin_US_Trigger0__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_US_Trigger0__BYP CYREG_PRT1_BYP
#define Pin_US_Trigger0__CTL CYREG_PRT1_CTL
#define Pin_US_Trigger0__DM0 CYREG_PRT1_DM0
#define Pin_US_Trigger0__DM1 CYREG_PRT1_DM1
#define Pin_US_Trigger0__DM2 CYREG_PRT1_DM2
#define Pin_US_Trigger0__DR CYREG_PRT1_DR
#define Pin_US_Trigger0__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_US_Trigger0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_US_Trigger0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_US_Trigger0__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_US_Trigger0__MASK 0x80u
#define Pin_US_Trigger0__PORT 1u
#define Pin_US_Trigger0__PRT CYREG_PRT1_PRT
#define Pin_US_Trigger0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_US_Trigger0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_US_Trigger0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_US_Trigger0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_US_Trigger0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_US_Trigger0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_US_Trigger0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_US_Trigger0__PS CYREG_PRT1_PS
#define Pin_US_Trigger0__SHIFT 7u
#define Pin_US_Trigger0__SLW CYREG_PRT1_SLW

/* Pin_US_Trigger1 */
#define Pin_US_Trigger1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_US_Trigger1__0__MASK 0x01u
#define Pin_US_Trigger1__0__PC CYREG_PRT3_PC0
#define Pin_US_Trigger1__0__PORT 3u
#define Pin_US_Trigger1__0__SHIFT 0u
#define Pin_US_Trigger1__AG CYREG_PRT3_AG
#define Pin_US_Trigger1__AMUX CYREG_PRT3_AMUX
#define Pin_US_Trigger1__BIE CYREG_PRT3_BIE
#define Pin_US_Trigger1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_US_Trigger1__BYP CYREG_PRT3_BYP
#define Pin_US_Trigger1__CTL CYREG_PRT3_CTL
#define Pin_US_Trigger1__DM0 CYREG_PRT3_DM0
#define Pin_US_Trigger1__DM1 CYREG_PRT3_DM1
#define Pin_US_Trigger1__DM2 CYREG_PRT3_DM2
#define Pin_US_Trigger1__DR CYREG_PRT3_DR
#define Pin_US_Trigger1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_US_Trigger1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_US_Trigger1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_US_Trigger1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_US_Trigger1__MASK 0x01u
#define Pin_US_Trigger1__PORT 3u
#define Pin_US_Trigger1__PRT CYREG_PRT3_PRT
#define Pin_US_Trigger1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_US_Trigger1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_US_Trigger1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_US_Trigger1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_US_Trigger1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_US_Trigger1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_US_Trigger1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_US_Trigger1__PS CYREG_PRT3_PS
#define Pin_US_Trigger1__SHIFT 0u
#define Pin_US_Trigger1__SLW CYREG_PRT3_SLW

/* Pin_US_Trigger2 */
#define Pin_US_Trigger2__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Pin_US_Trigger2__0__MASK 0x04u
#define Pin_US_Trigger2__0__PC CYREG_IO_PC_PRT15_PC2
#define Pin_US_Trigger2__0__PORT 15u
#define Pin_US_Trigger2__0__SHIFT 2u
#define Pin_US_Trigger2__AG CYREG_PRT15_AG
#define Pin_US_Trigger2__AMUX CYREG_PRT15_AMUX
#define Pin_US_Trigger2__BIE CYREG_PRT15_BIE
#define Pin_US_Trigger2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_US_Trigger2__BYP CYREG_PRT15_BYP
#define Pin_US_Trigger2__CTL CYREG_PRT15_CTL
#define Pin_US_Trigger2__DM0 CYREG_PRT15_DM0
#define Pin_US_Trigger2__DM1 CYREG_PRT15_DM1
#define Pin_US_Trigger2__DM2 CYREG_PRT15_DM2
#define Pin_US_Trigger2__DR CYREG_PRT15_DR
#define Pin_US_Trigger2__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_US_Trigger2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_US_Trigger2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_US_Trigger2__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_US_Trigger2__MASK 0x04u
#define Pin_US_Trigger2__PORT 15u
#define Pin_US_Trigger2__PRT CYREG_PRT15_PRT
#define Pin_US_Trigger2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_US_Trigger2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_US_Trigger2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_US_Trigger2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_US_Trigger2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_US_Trigger2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_US_Trigger2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_US_Trigger2__PS CYREG_PRT15_PS
#define Pin_US_Trigger2__SHIFT 2u
#define Pin_US_Trigger2__SLW CYREG_PRT15_SLW

/* Pin_US_Trigger3 */
#define Pin_US_Trigger3__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_US_Trigger3__0__MASK 0x02u
#define Pin_US_Trigger3__0__PC CYREG_PRT2_PC1
#define Pin_US_Trigger3__0__PORT 2u
#define Pin_US_Trigger3__0__SHIFT 1u
#define Pin_US_Trigger3__AG CYREG_PRT2_AG
#define Pin_US_Trigger3__AMUX CYREG_PRT2_AMUX
#define Pin_US_Trigger3__BIE CYREG_PRT2_BIE
#define Pin_US_Trigger3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_US_Trigger3__BYP CYREG_PRT2_BYP
#define Pin_US_Trigger3__CTL CYREG_PRT2_CTL
#define Pin_US_Trigger3__DM0 CYREG_PRT2_DM0
#define Pin_US_Trigger3__DM1 CYREG_PRT2_DM1
#define Pin_US_Trigger3__DM2 CYREG_PRT2_DM2
#define Pin_US_Trigger3__DR CYREG_PRT2_DR
#define Pin_US_Trigger3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_US_Trigger3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_US_Trigger3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_US_Trigger3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_US_Trigger3__MASK 0x02u
#define Pin_US_Trigger3__PORT 2u
#define Pin_US_Trigger3__PRT CYREG_PRT2_PRT
#define Pin_US_Trigger3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_US_Trigger3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_US_Trigger3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_US_Trigger3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_US_Trigger3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_US_Trigger3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_US_Trigger3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_US_Trigger3__PS CYREG_PRT2_PS
#define Pin_US_Trigger3__SHIFT 1u
#define Pin_US_Trigger3__SLW CYREG_PRT2_SLW

/* Pin_US_Trigger4 */
#define Pin_US_Trigger4__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Pin_US_Trigger4__0__MASK 0x04u
#define Pin_US_Trigger4__0__PC CYREG_PRT12_PC2
#define Pin_US_Trigger4__0__PORT 12u
#define Pin_US_Trigger4__0__SHIFT 2u
#define Pin_US_Trigger4__AG CYREG_PRT12_AG
#define Pin_US_Trigger4__BIE CYREG_PRT12_BIE
#define Pin_US_Trigger4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_US_Trigger4__BYP CYREG_PRT12_BYP
#define Pin_US_Trigger4__DM0 CYREG_PRT12_DM0
#define Pin_US_Trigger4__DM1 CYREG_PRT12_DM1
#define Pin_US_Trigger4__DM2 CYREG_PRT12_DM2
#define Pin_US_Trigger4__DR CYREG_PRT12_DR
#define Pin_US_Trigger4__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_US_Trigger4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_US_Trigger4__MASK 0x04u
#define Pin_US_Trigger4__PORT 12u
#define Pin_US_Trigger4__PRT CYREG_PRT12_PRT
#define Pin_US_Trigger4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_US_Trigger4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_US_Trigger4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_US_Trigger4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_US_Trigger4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_US_Trigger4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_US_Trigger4__PS CYREG_PRT12_PS
#define Pin_US_Trigger4__SHIFT 2u
#define Pin_US_Trigger4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_US_Trigger4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_US_Trigger4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_US_Trigger4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_US_Trigger4__SLW CYREG_PRT12_SLW

/* Pose_Update_Int */
#define Pose_Update_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Pose_Update_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Pose_Update_Int__INTC_MASK 0x02u
#define Pose_Update_Int__INTC_NUMBER 1u
#define Pose_Update_Int__INTC_PRIOR_NUM 0u
#define Pose_Update_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Pose_Update_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Pose_Update_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_Avoidance */
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define Timer_Avoidance_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Timer_Avoidance_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB07_F1
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Timer_Avoidance_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* Clock_Motor_Control */
#define Clock_Motor_Control__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_Motor_Control__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_Motor_Control__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_Motor_Control__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Motor_Control__INDEX 0x04u
#define Clock_Motor_Control__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Motor_Control__PM_ACT_MSK 0x10u
#define Clock_Motor_Control__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Motor_Control__PM_STBY_MSK 0x10u

/* Clock_Motor_PI_Control */
#define Clock_Motor_PI_Control__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_Motor_PI_Control__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_Motor_PI_Control__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_Motor_PI_Control__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Motor_PI_Control__INDEX 0x03u
#define Clock_Motor_PI_Control__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Motor_PI_Control__PM_ACT_MSK 0x08u
#define Clock_Motor_PI_Control__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Motor_PI_Control__PM_STBY_MSK 0x08u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "DeliveryRobot"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 50000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000007Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 6000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
