// Seed: 2394222034
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd21
) (
    input wand id_0 id_16,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri1 _id_6,
    input wor id_7,
    output wor id_8,
    output tri0 id_9
    , id_17,
    input supply0 id_10,
    input tri id_11,
    input tri0 id_12,
    input supply0 id_13,
    output wand id_14
);
  logic [7:0][(  id_6  ==  1  )] id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_17,
      id_18,
      id_17
  );
endmodule
