module wideexpr_00703(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[5]?(ctrl[7]?(($signed(-(3'sb100)))<<<((s0)-(u6)))>>>($unsigned((2'sb10)!=(((ctrl[2]?(s4)<<<(3'sb001):s0))^~(5'sb00101)))):s6):(ctrl[4]?(ctrl[1]?($signed(({2{(s6)>>(6'sb101011)}})>>(4'sb0001)))>>>((s0)>>($signed(($signed(1'sb1))^~(6'sb000111)))):(ctrl[0]?+(+(((3'sb110)==(s1))<<(~|(s5)))):+($signed($signed((6'sb100111)|(s5)))))):$signed(s1)));
  assign y1 = {$unsigned(s7),$signed({$signed(s2),(((ctrl[0]?(-(6'sb010101))&($signed($signed(4'sb0001))):s1))<<(({s0})==($unsigned(s4))))|(s3),u5})};
  assign y2 = (&((ctrl[5]?(u5)^~((4'b1100)>>(u1)):($unsigned(s6))+(1'b0))))>>>({4{s2}});
  assign y3 = s4;
  assign y4 = +($signed(((ctrl[3]?(+((ctrl[4]?(ctrl[7]?s5:6'b000100):(2'sb00)!=(s6))))^(({3{$unsigned(s4)}})>>(u4)):s1))>>(((ctrl[3]?($signed($signed(3'b101)))>>((u5)>>>((ctrl[5]?5'sb11011:s1))):(ctrl[5]?(s5)>>>(6'sb000001):-($unsigned(4'sb0100)))))+(s6))));
  assign y5 = 6'sb010110;
  assign y6 = (5'sb00101)^~($signed(s2));
  assign y7 = {2{(ctrl[7]?(({5'sb11111,5'sb01110,s0})<<<((ctrl[7]?2'sb01:s4)))|({{3'sb010},$signed(2'sb10),(2'sb10)>=(s5)}):($signed(-(1'sb0)))>>((ctrl[7]?s4:(ctrl[3]?s4:s3))))}};
endmodule
