$date
  Tue Jun 27 19:01:56 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module datenspeicher_tb $end
$var reg 1 ! clk $end
$var reg 1 " we $end
$var reg 32 # alout[31:0] $end
$var reg 32 $ rd[31:0] $end
$var reg 32 % wd[31:0] $end
$scope module speicher $end
$var reg 1 & clk $end
$var reg 1 ' we $end
$var reg 32 ( alout[31:0] $end
$var reg 32 ) wd[31:0] $end
$var reg 32 * rd[31:0] $end
$comment mem is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
U"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
0&
U'
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU (
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU )
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU *
#10000000
1!
1"
b00000000000000000000000000000110 #
b00000000000000000000000000001000 %
1&
1'
b00000000000000000000000000000110 (
b00000000000000000000000000001000 )
#20000000
0"
b00000000000000000000000000001000 $
0'
b00000000000000000000000000001000 *
#30000000
