Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\hardwaredesign\test1\ED2platform.qsys --block-symbol-file --output-directory=D:\hardwaredesign\test1\ED2platform --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading test1/ED2platform.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 15.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_data [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_data
Progress: Adding led_green [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module led_green
Progress: Adding led_red [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module led_red
Progress: Adding push_buttons [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module push_buttons
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding seg7_0to3 [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module seg7_0to3
Progress: Adding seg7_4to7 [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module seg7_4to7
Progress: Adding slider_switch [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module slider_switch
Progress: Adding sram [altera_up_avalon_sram 15.0]
Progress: Parameterizing module sram
Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_sdram_pll
Progress: Adding sysid0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ED2platform.lcd_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ED2platform.sysid0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ED2platform.sysid0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\hardwaredesign\test1\ED2platform.qsys --synthesis=VERILOG --output-directory=D:\hardwaredesign\test1\ED2platform\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading test1/ED2platform.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 15.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_data [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_data
Progress: Adding led_green [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module led_green
Progress: Adding led_red [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module led_red
Progress: Adding push_buttons [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module push_buttons
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding seg7_0to3 [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module seg7_0to3
Progress: Adding seg7_4to7 [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module seg7_4to7
Progress: Adding slider_switch [altera_up_avalon_parallel_port 15.0]
Progress: Parameterizing module slider_switch
Progress: Adding sram [altera_up_avalon_sram 15.0]
Progress: Parameterizing module sram
Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_sdram_pll
Progress: Adding sysid0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ED2platform.lcd_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ED2platform.sysid0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ED2platform.sysid0: Time stamp will be automatically updated when this component is generated.
Info: ED2platform: Generating ED2platform "ED2platform" for QUARTUS_SYNTH
Info: Altera_UP_SD_Card_Avalon_Interface_0: "ED2platform" instantiated Altera_UP_SD_Card_Avalon_Interface "Altera_UP_SD_Card_Avalon_Interface_0"
Info: cpu: "ED2platform" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'ED2platform_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ED2platform_jtag_uart --dir=C:/Users/lbl/AppData/Local/Temp/alt8002_3232453251285806571.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/lbl/AppData/Local/Temp/alt8002_3232453251285806571.dir/0003_jtag_uart_gen//ED2platform_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'ED2platform_jtag_uart'
Info: jtag_uart: "ED2platform" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcd_data: Starting RTL generation for module 'ED2platform_lcd_data'
Info: lcd_data:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ED2platform_lcd_data --dir=C:/Users/lbl/AppData/Local/Temp/alt8002_3232453251285806571.dir/0004_lcd_data_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/lbl/AppData/Local/Temp/alt8002_3232453251285806571.dir/0004_lcd_data_gen//ED2platform_lcd_data_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_data: Done RTL generation for module 'ED2platform_lcd_data'
Info: lcd_data: "ED2platform" instantiated altera_avalon_pio "lcd_data"
Info: led_green: Starting Generation of Parallel Port
Info: led_green: "ED2platform" instantiated altera_up_avalon_parallel_port "led_green"
Info: led_red: Starting Generation of Parallel Port
Info: led_red: "ED2platform" instantiated altera_up_avalon_parallel_port "led_red"
Info: push_buttons: Starting Generation of Parallel Port
Info: push_buttons: "ED2platform" instantiated altera_up_avalon_parallel_port "push_buttons"
Info: sdram: Starting RTL generation for module 'ED2platform_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ED2platform_sdram --dir=C:/Users/lbl/AppData/Local/Temp/alt8002_3232453251285806571.dir/0008_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/lbl/AppData/Local/Temp/alt8002_3232453251285806571.dir/0008_sdram_gen//ED2platform_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'ED2platform_sdram'
Info: sdram: "ED2platform" instantiated altera_avalon_new_sdram_controller "sdram"
Info: seg7_0to3: Starting Generation of Parallel Port
Info: seg7_0to3: "ED2platform" instantiated altera_up_avalon_parallel_port "seg7_0to3"
Info: seg7_4to7: Starting Generation of Parallel Port
Info: seg7_4to7: "ED2platform" instantiated altera_up_avalon_parallel_port "seg7_4to7"
Info: slider_switch: Starting Generation of Parallel Port
Info: slider_switch: "ED2platform" instantiated altera_up_avalon_parallel_port "slider_switch"
Info: sram: Starting Generation of SRAM or SSRAM Controller
Info: sram: "ED2platform" instantiated altera_up_avalon_sram "sram"
Info: sys_sdram_pll: "ED2platform" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll"
Info: sysid0: "ED2platform" instantiated altera_avalon_sysid_qsys "sysid0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ED2platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "ED2platform" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "ED2platform" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'ED2platform_cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ED2platform_cpu_cpu --dir=C:/Users/lbl/AppData/Local/Temp/alt8002_3232453251285806571.dir/0016_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/lbl/AppData/Local/Temp/alt8002_3232453251285806571.dir/0016_cpu_gen//ED2platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.04.16 15:01:27 (*) Starting Nios II generation
Info: cpu: # 2019.04.16 15:01:27 (*)   Checking for plaintext license.
Info: cpu: # 2019.04.16 15:01:30 (*)   Plaintext license not found.
Info: cpu: # 2019.04.16 15:01:30 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.04.16 15:01:34 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2019.04.16 15:01:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.04.16 15:01:34 (*)   Creating all objects for CPU
Info: cpu: # 2019.04.16 15:01:34 (*)     Testbench
Info: cpu: # 2019.04.16 15:01:35 (*)     Instruction decoding
Info: cpu: # 2019.04.16 15:01:35 (*)       Instruction fields
Info: cpu: # 2019.04.16 15:01:35 (*)       Instruction decodes
Info: cpu: # 2019.04.16 15:01:37 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.04.16 15:01:37 (*)       Instruction controls
Info: cpu: # 2019.04.16 15:01:37 (*)     Pipeline frontend
Info: cpu: # 2019.04.16 15:01:38 (*)     Pipeline backend
Info: cpu: # 2019.04.16 15:01:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.04.16 15:01:51 (*)   Creating encrypted RTL
Info: cpu: # 2019.04.16 15:01:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ED2platform_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file D:/hardwaredesign/test1/ED2platform/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_avalon_sram_slave_burst_adapter"
Info: Reusing file D:/hardwaredesign/test1/ED2platform/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file D:/hardwaredesign/test1/ED2platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/hardwaredesign/test1/ED2platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/hardwaredesign/test1/ED2platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_avalon_sram_slave_rsp_width_adapter"
Info: Reusing file D:/hardwaredesign/test1/ED2platform/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/hardwaredesign/test1/ED2platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info: ED2platform: Done "ED2platform" with 46 modules, 84 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
