// Seed: 1386002735
module module_0 ();
  reg id_1;
  if (id_1) begin
    assign id_1 = 1 && id_1;
  end
  always begin
    $display(1, id_1, id_1);
    id_1 <= 1;
  end
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wand id_4,
    input wor id_5,
    input tri id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    input wand id_10,
    input tri1 id_11,
    input wor id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output wor id_16,
    input tri0 id_17,
    output supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply0 id_21,
    output tri1 id_22,
    output supply1 id_23
);
  assign id_2 = id_14;
  module_0();
  tri1 id_25 = id_12;
  wire id_26;
endmodule
