#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Feb 14 01:00:55 2020
# Process ID: 10696
# Current directory: D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13504 D:\Adam\Documents\Vivado_Projects\Archive\SobelPTDemoReady\SobelPTDemoReady.xpr
# Log file: D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/vivado.log
# Journal file: D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/SobelPTDemoReady.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/Adam/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'D:/Adam/Documents/Vivado_Projects/SobelPTDemoReady' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Adam/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/digilentRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 863.129 ; gain = 242.395
update_compile_order -fileset sources_1
archive_project D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady.xpr.zip -temp_dir D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM' for archiving project
INFO: [Project 1-313] Project file moved from 'D:/Adam/Documents/Vivado_Projects/SobelPTDemoReady' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Adam/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/digilentRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/Adam/Documents/Vivado_Projects/Archive/SobelPTDemoReady/.Xil/Vivado-10696-DESKTOP-RKNG8TM/PrjAr/_X_'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/digilentRepo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/digilentRepo'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_hdmi_interface_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_process_mod_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_hdmi_interface_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_process_mod_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_hdmi_interface_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_hdmi_interface_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_process_mod_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_process_mod_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
