//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 W@DESKTOP-86TQKQ1  10.0.19041 x64
//  
//  Start time Sun Mar 07 01:23:20 2021

***************************************************************
Device Utilization for 3S50tq144
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               88      97       90.72%
Global Buffers                    0       8         0.00%
LUTs                              21      1536      1.37%
CLB Slices                        21      768       2.73%
Dffs or Latches                   41      1827      2.24%
Block RAMs                        0       4         0.00%
Block Multipliers                 0       4         0.00%
Block Multiplier Dffs             0       144       0.00%
---------------------------------------------------------------

***********************************************************

Library: cad_lib    Cell: lab5_rv32i_decoder    View: behav

***********************************************************

  Cell    Library  References     Total Area

 GND      xis3     1 x
 IBUF     xis3    30 x
 INV      xis3     1 x
 LD       xis3    21 x      1     21 Dffs or Latches
 LDE      xis3    20 x      1     20 Dffs or Latches
 LUT2     xis3     4 x      1      4 LUTs
 LUT3     xis3     7 x      1      7 LUTs
 LUT4     xis3    10 x      1     10 LUTs
 OBUF     xis3    55 x
 OBUFT    xis3     1 x
 VCC      xis3     1 x

 Number of ports :                           88
 Number of nets :                           181
 Number of instances :                      151
 Number of references to this view :          0

Total accumulated area : 
 Number of Dffs or Latches :                 41
 Number of LUTs :                            21
 Number of accumulated instances :          151


*****************************
 IO Register Mapping Report
*****************************
Design: cad_lib.lab5_rv32i_decoder.behav

+--------------------+-----------+----------+----------+----------+
| Port               | Direction |   INFF   |  OUTFF   |  TRIFF   |
+--------------------+-----------+----------+----------+----------+
| instruction(31)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(30)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(29)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(28)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(27)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(26)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(25)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(24)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(23)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(22)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(21)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(20)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(19)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(18)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(17)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(16)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(15)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(14)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(13)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(12)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(11)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(10)    | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(9)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(8)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(7)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(6)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(5)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(4)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(3)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(2)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(1)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| instruction(0)     | Input     |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Function_op(5)     | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Function_op(4)     | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Function_op(3)     | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Function_op(2)     | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Function_op(1)     | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Function_op(0)     | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS1(4)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS1(3)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS1(2)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS1(1)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS1(0)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS2(4)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS2(3)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS2(2)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS2(1)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS2(0)             | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RD(4)              | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RD(3)              | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RD(2)              | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RD(1)              | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RD(0)              | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS1v               | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RS2v               | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| RDv                | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(31)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(30)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(29)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(28)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(27)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(26)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(25)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(24)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(23)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(22)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(21)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(20)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(19)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(18)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(17)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(16)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(15)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(14)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(13)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(12)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(11)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(10)      | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(9)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(8)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(7)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(6)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(5)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(4)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(3)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(2)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(1)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
| Immediate(0)       | Output    |          |          |          |
+--------------------+-----------+----------+----------+----------+
Total registers mapped: 0
