{
  "approved_at_utc": null,
  "subreddit": "stocks",
  "selftext": "There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in &gt;5nm nodes. Lets discuss the implications and our strategies!\n\nWhat companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments.\n\nBackground info:\n\nLithography: [https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/](https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/)\n\nHigh-NA challenges: [https://semiengineering.com/gearing-up-for-high-na-euv/](https://semiengineering.com/gearing-up-for-high-na-euv/)\n\nPackaging: [https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/](https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/)",
  "author_fullname": "t2_myit14x",
  "saved": false,
  "mod_reason_title": null,
  "gilded": 0,
  "clicked": false,
  "title": "How will the next phase of the chip wars affect companies like: AMD, ASML, NVDA, INTC, Samsung, TSMC?",
  "link_flair_richtext": [],
  "subreddit_name_prefixed": "r/stocks",
  "hidden": false,
  "pwls": 6,
  "link_flair_css_class": "discussion",
  "downs": 0,
  "top_awarded_type": null,
  "hide_score": false,
  "name": "t3_tkd56w",
  "quarantine": false,
  "link_flair_text_color": "dark",
  "upvote_ratio": 0.88,
  "author_flair_background_color": null,
  "subreddit_type": "public",
  "ups": 41,
  "total_awards_received": 0,
  "media_embed": {},
  "author_flair_template_id": null,
  "is_original_content": false,
  "user_reports": [],
  "secure_media": null,
  "is_reddit_media_domain": false,
  "is_meta": false,
  "category": null,
  "secure_media_embed": {},
  "link_flair_text": "Industry Discussion",
  "can_mod_post": false,
  "score": 41,
  "approved_by": null,
  "is_created_from_ads_ui": false,
  "author_premium": false,
  "thumbnail": "",
  "edited": false,
  "author_flair_css_class": null,
  "author_flair_richtext": [],
  "gildings": {},
  "content_categories": null,
  "is_self": true,
  "mod_note": null,
  "created": 1647983129,
  "link_flair_type": "text",
  "wls": 6,
  "removed_by_category": null,
  "banned_by": null,
  "author_flair_type": "text",
  "domain": "self.stocks",
  "allow_live_comments": false,
  "selftext_html": "&lt;!-- SC_OFF --&gt;&lt;div class=\"md\"&gt;&lt;p&gt;There&amp;#39;s a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in &amp;gt;5nm nodes. Lets discuss the implications and our strategies!&lt;/p&gt;\n\n&lt;p&gt;What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I&amp;#39;ll provide my theories in the comments.&lt;/p&gt;\n\n&lt;p&gt;Background info:&lt;/p&gt;\n\n&lt;p&gt;Lithography: &lt;a href=\"https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/\"&gt;https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;High-NA challenges: &lt;a href=\"https://semiengineering.com/gearing-up-for-high-na-euv/\"&gt;https://semiengineering.com/gearing-up-for-high-na-euv/&lt;/a&gt;&lt;/p&gt;\n\n&lt;p&gt;Packaging: &lt;a href=\"https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/\"&gt;https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/&lt;/a&gt;&lt;/p&gt;\n&lt;/div&gt;&lt;!-- SC_ON --&gt;",
  "likes": null,
  "suggested_sort": "confidence",
  "banned_at_utc": null,
  "view_count": null,
  "archived": false,
  "no_follow": false,
  "is_crosspostable": false,
  "pinned": false,
  "over_18": false,
  "awarders": [],
  "media_only": false,
  "link_flair_template_id": "8acd2324-65e6-11e5-a263-122ab0778f8b",
  "can_gild": false,
  "spoiler": false,
  "locked": false,
  "author_flair_text": null,
  "treatment_tags": [],
  "visited": false,
  "removed_by": null,
  "num_reports": null,
  "distinguished": null,
  "subreddit_id": "t5_2qjfk",
  "author_is_blocked": false,
  "mod_reason_by": null,
  "removal_reason": null,
  "link_flair_background_color": "#4f8ef7",
  "id": "tkd56w",
  "is_robot_indexable": true,
  "report_reasons": null,
  "author": "iminfornow",
  "discussion_type": null,
  "num_comments": 47,
  "send_replies": true,
  "whitelist_status": "all_ads",
  "contest_mode": false,
  "mod_reports": [],
  "author_patreon_flair": false,
  "author_flair_text_color": null,
  "permalink": "/r/stocks/comments/tkd56w/how_will_the_next_phase_of_the_chip_wars_affect/",
  "parent_whitelist_status": "all_ads",
  "stickied": false,
  "url": "https://www.reddit.com/r/stocks/comments/tkd56w/how_will_the_next_phase_of_the_chip_wars_affect/",
  "subreddit_subscribers": 3779219,
  "created_utc": 1648028150,
  "num_crossposts": 0,
  "media": null,
  "is_video": false,
  "original_created_utc": 1647983129,
  "the_new_excerpt": "There's a new phase ahead in the semiconductor sector that will have major\nimplications for the market dynamics in the semiconductor sector: the transition\nto next generation techniques involved in >5nm nodes. Lets discuss the\nimplications and our strategies!\n\nWhat companies do you think willâ€¦"
}