<!DOCTYPE HTML>
<!-- saved from url=(0056)https://nvmsa2019.github.io/index/pages/submissions.html -->
<!DOCTYPE html PUBLIC "" ""><HTML lang="en" dir="ltr"><HEAD><META 
content="IE=11.0000" http-equiv="X-UA-Compatible">
 <TITLE>IEEE NVMSA 2021</TITLE> 
<META http-equiv="Content-Type" content="text/html; charset=utf-8"> <LINK href="layout.css" 
rel="stylesheet" type="text/css"> <!--[if lt IE 9]><script src="scripts/html5shiv.js"></script><![endif]--> 
<STYLE type="text/css">
.style1 {
				color: #808080;
}
.style3 {
				color: #0000CC;
}
.style4 {
				font-size: medium;
				font-family: "Times New Roman", Times, serif;
}
</STYLE>
 
<META name="GENERATOR" content="MSHTML 11.00.10570.1001"></HEAD> 
<BODY>
<DIV class="wrapper row1"><HEADER class="clear" id="header">
<DIV id="hgroup">
<H1><A href="https://nvmsa2021.github.io/">IEEE NVMSA 2021</A></H1>
<H2 style="color: rgb(238, 238, 238);">The 10th IEEE Non-Volatile Memory Systems and Applications Symposium<BR>August 18-19, 2021, Virtual Conference</H2>
</DIV>
<NAV>
<UL>
  <LI class="top"><A href="index.html">Home</A></LI>
  <LI class="top"><A href="cfp.html">Call for papers</A></LI>
  <LI class="top"><A href="submissions.html">Submissions</A></LI>
  <!-- <LI class="top"><A href="program.html">Programs</A></LI> -->
  <LI class="top"><A href="#">Programs</A>           
    <UL>
      <LI><A href="program.html">Main Program</A><BR></LI>
      <LI><A href="ifp.html">Instructions for Presenters</A><BR></LI>
    </UL>
  </LI>
  <LI class="top"><A href="registration.html">Registration</A>    </LI>
<!--
  <UL>
    <LI><A 
    href="registration.html">Registration</A><BR></LI>
    <LI><A href="venue.html">Conference 
    Venue</A><BR></LI>
    <LI><A href="visa.html" target="_blank">VISA 
    support</A><BR></LI></UL></LI>
-->
  <LI class="last"><A href="#">Organization</A>           
    <UL>
      <LI><A href="committee.html">Committees</A><BR></LI>
      <LI><A href="organizer.html">Organizer &amp; Sponsorship</A><BR></LI>
    </UL>
  </LI>
</UL>
</NAV></HEADER></DIV><!-- content --> 

<DIV class="wrapper row2">
<DIV class="clear" id="container"><!-- / content body -->    <!-- <h2>Poster Paper Submission</h2>
    <p>
    We solicit poster papers of early stage work, especially from students and young researchers to promote fruitful discussions with other participants and speed up the research. A poster paper must describe the content of the poster, such as the motivation of the work, the idea to approach the problem, and preliminary results (if any). Authors of non-accepted regular papers are encouraged to submit poster papers.<br><br> 

    A poster description must be <b>no more than 2 pages</b> in the 
    <a href="https://www.ieee.org/conferences_events/conferences/publishing/templates.html"> 
    IEEE conference proceedings format</a>. Authors are welcome to submit their manuscripts
    at <a href="https://easychair.org/conferences/?conf=ieeenvmsa2018">https://easychair.org/conferences/?conf=ieeenvmsa2018</a>. Accepted poster papers are <b>included</b> in IEEE Xplore.</br></br>

 
    When registering a poster paper to EasyChair, <font color=red><b>please append a prefix
    "[POSTER]"</b></font> before the title of your paper, for example:</br></br>
    "[POSTER] A Novel System Software for Non-volatime Memory".</br></br>

    The reviews are <b>single-blinded</b>. The names and affiliations of the authors are visible to the reviewers via EasyChair.</br></br></br>
 
    <b>Available Equipment:</b><br>
Each poster paper is provided a panel to set up the poster. In addition, a small
desk in front of the panel and power supply are provided if the authors wish to
conduct a demo of their systems. Note that the power supply can host only 1 or 2
laptops or mobile devices per poster, but servers and other energy-hungry systems
cannot be hosted. If the authors wish to conduct a demo, please contact the
program co-chairs no later than 30 days before the conference.--> 

<H2 align=center>IEEE NVMSA 2021 Technical Program</H2>
<HR>
  <P align="center"><i>Note: All the times listed below are in <B>UTC+8</B></i></P>

  <TABLE width="820" align="center">
    <TBODY>
    <TR>
      <TD valign="top">
        <TABLE width="0" align="center" style="border-collapse: collapse;" border="0" 
        cellspacing="0" cellpadding="0">
          <TBODY>
          <TR>
            <TD width="100" style="background: silver; border: 1pt solid windowtext; border-image: none;">
              <P align="center">Time</P></TD>
            <TD width="300" style="background: silver; border: 1pt solid windowtext; border-image: none;">
              <P align="center">Aug. 18</P></TD>
            <TD width="300" style="background: silver; border: 1pt solid windowtext; border-image: none;">
              <P align="center">Aug. 19</P></TD></TR>
          <TR>
            <TD width="150" height="80" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">08:45 ~ 09:00</P></TD>
            <TD width="200" height="80" style="background: rgb(234, 241, 221); border: 1pt solid windowtext; border-image: none;">
              <P align="center">Opening</P></TD>
            <TD width="200" height="80" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center"></P></TD>
            </TR>
          <TR>
            <TD width="150" height="120" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">09:00 ~ 10:00</P></TD>
            <TD width="200" height="120" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#livekeynote1"><U>Live Keynote 1:<BR> Computational Storage: Another Over-hyped Fantasy? <BR>Prof. Tong Zhang</U></A>
  <!-- <A HREF="https://rtcsa2021.github.io/index/?page=keynotes.html#kn1">The verified seL4 microkernel – a high-assurance foundation for mixed-criticality systems</A> -->
              </P></TD>
            <TD width="200" height="120" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#livekeynote2"><U>Live Keynote 2:<BR> On the ordering guarantee in the modern storage stack <BR>Prof. Youjip Won</U></A>
  <!-- <A HREF="https://rtcsa2021.github.io/index/?page=keynotes.html#kn1">The verified seL4 microkernel – a high-assurance foundation for mixed-criticality systems</A> -->
              </P></TD>
            </TR>
          <TR>
            <TD width="150" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">10:00 ~ 10:30</P></TD>
            <TD width="200" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Break</P></TD>
            <TD width="200" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Break</P></TD>
            </TR>
          <TR>
            <TD width="150" height="90" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">10:30 ~ 12:00</P></TD>
            <TD width="200" height="90" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session1"><U>Session 1: Best Paper Candidates<BR>
  <!-- <A HREF="https://rtcsa2021.github.io/index/?page=keynotes.html#kn2">Heterogeneous Computing in Embedded Systems: Promises, Progress, Pitfalls</A> -->
              </U></A></P></TD>
            <TD width="200" height="90" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session4"><U>Session 4: Hybrid Memory<BR>
  <!-- <A HREF="https://rtcsa2021.github.io/index/?page=keynotes.html#kn2">Heterogeneous Computing in Embedded Systems: Promises, Progress, Pitfalls</A> -->
              </U></A></P></TD>
            </TR>
          <TR>
            <TD width="150" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">12:00 ~ 13:30</P></TD>
            <TD width="200" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Lunch</P></TD>
            <TD width="200" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Lunch</P></TD>
            </TR>
          <TR>
            <TD width="150" height="90" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">13:30 ~ 15:00</P></TD>
            <TD width="200" height="90" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session2"><U>Session 2: Emerging Memory Technologies
              </U></A></P></TD>
            <TD width="200" height="90" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session5"><U>Session 5: Persistent Memory
              </U></A></P></TD>
            </TR>
          <TR>
            <TD width="150" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">15:00 ~ 15:30</P></TD>
            <TD width="200" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Break</P></TD>
            <!--TD width="200" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Break</P></TD-->
            </TR>
          <TR>
            <TD width="150" height="90" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">15:30 ~ 17:00</P></TD>
            <TD width="200" height="90" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session3"><U>Session 3: Invited Session
              </U></A></P></TD>
            <!--TD width="200" height="90" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session6"><U>Session 6: Invited Session II
              </U></A></P></TD-->
            </TR></TBODY></TABLE></TD>
      <!-- <TD valign="top">
        <TABLE width="0" align="center" style="border-collapse: collapse;" border="0" 
        cellspacing="0" cellpadding="0">
          <TBODY>
          <TR>
            <TD width="100" style="background: silver; border: 1pt solid windowtext; border-image: none;">
              <P align="center">Time</P></TD>
            <TD width="300" style="background: silver; border: 1pt solid windowtext; border-image: none;">
              <P align="center">Aug. 20</P></TD></TR>
          <TR>
            <TD width="100" height="120" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">8:30-10:00</P></TD>
            <TD width="200" height="120" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session3"><U>Session 3: Emerging Technology
              </U></A></P></TD></TR>
          <TR>
            <TD width="100" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">10:00-10:30</P></TD>
            <TD width="200" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Break</P></TD></TR>
          <TR>
            <TD width="100" height="120" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">10:30-12:00</P></TD>
            <TD width="200" height="120" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session4"><U>Session 4: OS and Application
          </U></A></P></TD></TR>
          <TR>
            <TD width="100" height="70" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">12:00-13:30</P></TD>
            <TD width="200" height="70" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Lunch</P></TD></TR>
          <TR>
            <TD width="100" height="120" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">13:30-15:00</P></TD>
            <TD width="200" height="120" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session5"><U>Session 5: Energy Optimization
              </U></A></P></TD></TR>
          <TR>
            <TD width="100" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">15:00-15:30</P></TD>
            <TD width="200" height="20" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center">Break</P></TD></TR>
          <TR>
            <TD width="100" height="120" style="border: 1pt solid windowtext; border-image: none;">
              <P align="center" style="text-align: center;">15:30-17:00</P></TD>
            <TD width="200" height="120" style="background: rgb(240, 223, 207); border: 1pt solid windowtext; border-image: none;">
              <P align="center"><A href="#session6"><U>Session 6: Invited Session II
              </U></A></P></TD></TR>
              </TD> -->
            </TR></TBODY></TABLE></TD>
  </TR></TBODY></TABLE><BR><BR>

<!-- <A HREF="online-recordings_new.pdf"><P style="font-size: 15px;"><U>Instructions for Presenters</U></P></A>
<BR>
<BR> -->
<!-- <embed src="online-recordings_new.pdf" width="500" height="375" type="application/pdf"> -->

<H1> August 18</H1>
<BR>

<H2 id=livekeynote1>Live Keynote 1 (09:00 ~ 10:00 UTC+8)</H2>
<HR>
<img style="width: 150px; height: 180px;" src="prof_Tong_Zhang.jpg" align="right"/>
<P style="font-size: 15px;"><B>Title: </B> Computational Storage: Another Over-hyped Fantasy?</P>
<P style="font-size: 15px;"><B>Speaker: </B>Tong Zhang, Professor, Rensselaer Polytechnic Institute (RPI)</P>
<P style="font-size: 15px;"><B>Abstract: </B> As a hot topic today, computational storage has a beautifully simple rationale: Moving computational tasks closer to where data reside could improve the overall system performance/efficiency. Intuitively, this simple rationale makes a perfect sense and cannot be possibly refuted. However, its large-scale commercial success has remained elusive so far, despite so many awesome research papers and 100s' millions of dollars spent on its R&D. This disappointing status quo warrants doubts and skepticisms: Will it turn out to be an over-hyped fantasy just like many others we have seen over the years? Are there any fatal flaws in this simple idea? Facing these questions, proponents of computational storage must be brutally honest to themselves and humbly search for the (inconvenient) truth, other than conveniently blaming the industry reluctance/laziness on embracing new and disruptive technologies. In this talk, I will share ScaleFlux view on the pitfalls of prior and on-going R&D efforts, and what is the correct (or at least the best) way to commence its commercialization journey. I will also show that there is still a large room for research innovations in this area, despite many papers published over the past 20 years. Finally, although this talk solely focuses on computational storage, the lessons we learned could also help to prevent "in-memory computing" or "computational memory" (another hot topic today) from becoming yet another academic fantasy.
</P>
<P style="font-size: 15px;"><B>Biography: </B>Tong Zhang is currently a Professor in the Electrical, Computer and Systems Engineering Department at Rensselaer Polytechnic Institute (RPI), NY. In 2002, he received the Ph.D. degree in electrical engineering from the University of Minnesota and joined the faculty of RPI. He has graduated 19 PhD students, and authored/co-authored over 160 papers, with over 5,000 citations and h-index of 40. Among his research accomplishments, he made pioneering contributions to enabling the pervasive use of low-density parity-check (LDPC) code in commercial HDDs/SSDs and establishing the research area of flash memory signal processing. In 2014, he co-founded ScaleFlux (San Jose, CA) to spearhead the commercialization of computational storage drives, and currently serves as its Chief Scientist. He is an IEEE Fellow.</P>
<P style="font-size: 15px;"><B>Moderator: </B>Guangyu Sun (Peking University)</P>

<H2 id=session1>Session 1: Best Paper Candidates (10:30 ~ 12:00 UTC+8)</H2>
<HR>
<P style="font-size: 15px;"><B>Session Chair: Liang Shi</B> (East China Normal University) (shi.liang.hk[at]gmail.com)</P>
<UL>
  <LI><B>Approximate Programming Design for Enhancing Energy, Endurance and Performance of Neural Network Training on NVM-based Systems</B><BR>
  Chien-Chung Ho (National Chung Cheng University and National Cheng Kung University), Wei-Chen Wang (Macronix International Co., Ltd.), Te-Hao Hsu, Zhi-Duan Jiang (National Chung Cheng University) and Yung-Chun Li (Macronix International Co., Ltd.)<BR>
  (<A href="paper/NVMSA_2021_Session_1-1_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_1-1_slides.pdf"><U>Slides</U></A>)
  </LI>
  <LI><B>High Area/Energy Efficiency RRAM CNN Accelerator with Pattern-Pruning-Based Weight Mapping Scheme</B><BR>
  Songming Yu, Lu Zhang, Jingyu Wang, Jinshan Yue, Zhuqing Yuan, Xueqing Li, Huazhong Yang and Yongpan Liu (Tsinghua University)
  (<A href="paper/NVMSA_2021_Session_1-2_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_1-2_slides.pdf"><U>Slides</U></A>)
  </LI>
  <LI><B>A Novel Multi-Context Non-Volatile Content-Addressable Memory Cell and Multi-Level Architecture for High Reliability and Density</B><BR>
  Xian Wang, Deming Zhang, Kaili Zhang, Erya Deng, You Wang and Weisheng Zhao (Beihang University)
  (<A href="paper/NVMSA_2021_Session_1-3_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_1-3_slides.pdf"><U>Slides</U></A>)
  </LI>
</UL>
	  
<H2 id=session2>Session 2: Emerging Memory Technologies (13:30 ~ 15:00 UTC+8)</H2>
<HR>
<P style="font-size: 15px;"><B>Session Chair: Mengying Zhao</B> (Shandong University) (zhaomengying[at]email.sdu.edu.cn)</P>
<UL>
  <LI><B>Mitigating Adversarial Attack for Compute-in-Memory Accelerator Utilizing On-chip Finetune</B><BR>
  Shanshi Huang, Hongwu Jiang and Shimeng Yu (Georgia Institute of Technology)
  (<A href="paper/NVMSA_2021_Session_2-1_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_2-1_slides.pdf"><U>Slides</U></A>)
  </LI>
  <LI><B>A Non-volatile Computing-in-Memory ReRAM Macro using Two-bit Current-Mode Sensing Amplifier</B><BR>
  Qiqiao Wu, Wenhao Sun, Junpeng Wang, Xuefei Bai (University of Science and Technology of China), Feng Zhang (Chinese Academy of Sciences), Song Chen and Yi Kang (University of Science and Technology of China)
  (<A href="paper/NVMSA_2021_Session_2-2_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_2-2_slides.pdf"><U>Slides</U></A>)
  </LI>
  <LI><B>Exploring Skyrmion Racetrack Memory for High Performance Full-Nonvolatile FTL</B><BR>
  Ya-Hui Yang (National Taipei University of Technology), Yu-Pei Liang (Academia Sinica), Cheng-Hsiang Tseng and Shuo-Han Chen (National Taipei University of Technology)
  (<A href="paper/NVMSA_2021_Session_2-3_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_2-3_slides.pdf"><U>Slides</U></A>)
  </LI>
</UL>

<H2 id=session3>Session 3: Invited Session (15:30 ~ 17:00 UTC+8)</H2>
<HR>
<P style="font-size: 15px;"><B>Session Chair: Keni Qiu</B> (Capital Normal University) (qiukn[at]cnu.edu.cn)</P>
<UL>
  <LI><B>Field-free spin-orbit torque-induced switching of perpendicular magnetization in a ferrimagnetic layer with a vertical composition gradient, <FONT COLOR=RED>Nature Communications, vol.12, 4555, 2021</FONT>
</B><BR>
  Zhenyi Zheng, Yue Zhang, Victor Lopez-Dominguez, Luis Sánchez-Tejerina, Jiacheng Shi, Xueqiang Feng, Lei Chen, Zilu Wang, Zhizhong Zhang, Kun Zhang, Bin Hong, Yong Xu, Youguang Zhang, Mario Carpentieri, Albert Fert, Giovanni Finocchio, Weisheng Zhao, and Pedram Khalili Amiri
  </LI>
  <LI><B>MobileSwap: Cross-Device Memory Swapping for Mobile Devices, <FONT COLOR=RED>The 58th Design Automation Conference (DAC’21)</FONT></B><BR>
  Changlong Li, Liang Shi, and Chun Jason Xue
  </LI>
  <LI><B>Write Dependency Disentanglement with HORAE, <FONT COLOR=RED>The 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI’20)</FONT></B><BR>
  Xiaojian Liao, Youyou Lu, Erci Xu, and Jiwu Shu
  </LI>
</UL>

<H1> August 19</H1>
<BR>

<H2 id=livekeynote2>Live Keynote 2 (09:00 ~ 10:00 UTC+8)</H2>
<HR>
<img style="width: 150px; height: 180px;" src="prof_Youjip_Won.jpg" align="right"/>
<P style="font-size: 15px;"><B>Title: </B>On the ordering guarantee in the modern storage stack</P>
<P style="font-size: 15px;"><B>Speaker: </B>Youjip Won, Professor, Korea Advanced Institute of Science and Technology (KAIST)</P>
<P style="font-size: 15px;"><B>Abstract: </B>In this talk, we will review the ordering guarantee issue in the modern IO stack. Modern IO stack assumes that all IO requests are independent with each other. each of the block device layer, storage controller, writeback cache manager employs its own scheduler to meet the requirement from the application such as maximizing the throughput or minimizing the latency, or QoS guarantee. Modern softwares such as DBMS, key-value engine, mail server and the filesystem require that a set of write requests are made durable with respect to a certain order. This is called ordering guarantee. Existing software stack does not provide separate API’s for guaranteeing the order in which a set of writes are made durable. Instead, we have been using durability guarantee API’s, e.g. fdatasync/fsync to ensure the ordering guarantee. We will examine the reason why the modern IO stack have failed to separate the ordering guarantee from the durability guarantee, how we can separate the ordering guarantee from the durability guarantee in the modern IO stack, and what are the technical challenges in it. Lastly, we will see the possible benefits of providing the separate ordering guarantee in the modern IO stack.</P>
<P style="font-size: 15px;"><B>Biography: </B>He is ICT Endowed Chair Professor at School of Electrical Engineering, KAIST. He did his BS and MS in Dept. of Computer Science, Seoul National University, Seoul, Korea in 1990 and 1992, respectively. He received his Ph. D in Computer Science from University of Minnesota in 1997. From 1999 till 2019, he was with Dept. of Computer Science, Hanyang University, Seoul, Korea. He was a dept. head and a director of Center for File and Storage Systems Technology (CFSR) at Hanyang University. He was awarded “Outstanding Researcher Award”, Hanyang University(2016) and “Gaheon Outstanding Research Award” from Korean Institute of Information Scientists and Engineers (KIISE)(2017). Funded by Samsung Electronics, he developed Namsan Filesystem. With Namsan Filesystem, he was awarded  “Best Academy-Industry Collaboration Practice in Samsung Electronics” in 2006. Namsan Filesystem was deployed in the commercial TV products. His work on IO stack optimization in Android platform identified the root cause of the IO inefficiencies in the Android smartphones (USENIX ATC 2013, best paper award). His work on IO stack design on the Flash Storage proposes a new way of designing the filesystem, block layer and device formware for the Flash storage (USENIX FAST 2018, best paper award). He is known for his work on the Android IO stack optimization, filesystem and block layer design for SSD and NVRAM. His research interests include Operating System, Distributed System, Storage System and Software support for byte-addressable NVRAM.</P>
<P style="font-size: 15px;"><B>Moderator: </B>Ming-Chang Yang (The Chinese University of Hong Kong)</P>
	
<H2 id=session4>Session 4: Hybrid Memory (10:30 ~ 12:00 UTC+8)</H2>
<HR>
<P style="font-size: 15px;"><B>Session Chair: Youyou Lu</B> (Tsinghua University)</P>
<UL>
  <LI><B>OCTO+: Optimized Checkpointing of B+ Trees for Non-Volatile Main Memory Wear-Leveling</B><BR>
  Christian Hakert, Roland Kühn, Kuan-Hsun Chen, Jian-Jia Chen and Jens Teubner (Technische Universit¨at Dortmund)
  (<A href="paper/NVMSA_2021_Session_4-1_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_4-1_slides.pdf"><U>Slides</U></A>)
  </LI>
  <LI><B>Scheduling-Aware Prefetching: Enabling the PCIe SSD to Extend the Global Memory of GPU Device</B><BR>
  Tse-Yuan Wang, Chun-Feng Wu, Che-Wei Tsao (National Taiwan University and Academia Sinica), Yuan-Hao Chang (Academia Sinica) and Tei-Wei Kuo (National Taiwan University and City University of Hong Kong)
  (<A href="paper/NVMSA_2021_Session_4-2_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_4-2_slides.pdf"><U>Slides</U></A>)
  </LI>
  <LI><B>HBTree: an Efficient Index Structure Based on Hybrid DRAM-NVM</B><BR>
  Yuanhui Zhou, Taotao Sheng (Huazhong University of Science and Technology and Wuhan National Laboratory for Optoelectronics) and Jiguang Wan (Huazhong University of Science and Technology, Shenzhen Huazhong University of Science and Technology, and Wuhan National Laboratory for Optoelectronics)
  (<A href="paper/NVMSA_2021_Session_4-3_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_4-3_slides.pdf"><U>Slides</U></A>)  
  </LI>
</UL>

<H2 id=session5>Session 5: Persistent Memory (13:30 ~ 15:00 UTC+8)</H2>
<HR>
<P style="font-size: 15px;"><B>Session Chair: Xianzhang Chen</B> (Chongqing University)</P>
<UL>
  <LI><B>PMap: A Non-volatile Lock-free Hash Map with Open Addressing</B><BR>
  Kenneth Lamar, Christina Peterson, Damian Dechev (University of Central Florida), Roger Pearce, Keita Iwabuchi and Peter Pirkelbauer (Lawrence Livermore National Laboratory)
  (<A href="paper/NVMSA_2021_Session_5-1_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_5-1_slides.pdf"><U>Slides</U></A>)
  </LI>
  <LI><B>Designing a persistent-memory-native storage engine for SQL database systems</B><BR>
  Shohei Matsuura (Yahoo Japan Corporation)
  (<A href="paper/NVMSA_2021_Session_5-2_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_5-2_slides.pdf"><U>Slides</U></A>)
  </LI>
  <LI><B>An Empirical Study of NVM-based File System</B><BR>
  Hongwei Duan, Liang Shi, Qingfeng Zhuge, Edwin Hsing-Mean Sha, Changlong Li and Yujiong Liang (East China Normal University)
  (<A href="paper/NVMSA_2021_Session_5-3_paper.pdf"><U>Paper</U></A>) (<A href="slides/NVMSA_2021_Session_5-3_slides.pdf"><U>Slides</U></A>)
  </LI>
</UL>

<!--H2 id=session6>Session 6: Invited Session II (15:30 ~ 17:00 UTC+8)</H2>
<HR>
<P style="font-size: 15px;"><B>Session Chair: </B>TBA</P-->
<!--UL>
  <LI><B></B><BR>
  
  </LI>
</UL-->



<!--s
<H1> August 19</H1>
<BR>
<H2 id=session1>Session 1: Solid-State Drive (13:30-14:30)</H2>
<P style="font-size: 15px;"><B>Session Chair: Junghee Lee (Korea University)</B></P>
<UL>
<LI><B>NS-FTL: Alleviating the Uneven Bit-Level Wearing of NVRAM-based FTL via NAND-SPIN (Flash Translation Layer, Wear-Leveling) </B><BR>
Wei-Chun Cheng, Shuo-Han Chen, Yuan-Hao Chang (Academia Sinica), Kuan-Hsun Chen, Jian-Jia Chen (TU Dortmund), Tseng-Yi Chen (National Central University), Ming-Chang Yang (The Chinese University of Hong Kong), Wei-Kuan Shih (National Tsing-Hua University)
</LI>
<LI><B>High-Performance Solid State Drive with Parallel Read Scheme</B><BR>
Amit Berman (Samsung Electronics)</LI>
</UL>

<H2 id=session2>Session 2: Invited Session I (15:00-16:30)</H2>
<P style="font-size: 15px;"><B>Session Chair: Guangyu Sun (Peking University)</B></P>
<UL>
<LI><B>Pink: High-speed In-storage Key-value Store with Bounded Tails</B><BR>
Jinsu Im, Jinwook Bae (DGIST), Chanwoo Chung, Arvind (MIT), Sungjin Lee (DGIST)
<BR>
<FONT COLOR=RED>ATC 2021</FONT></LI>
<LI><B>AniFilter: Parallel and Failure-Atomic Cuckoo Filter for Non-Volatile Memories</B><BR>
Hyungjun Oh, Bongki Cho, Changdae Kim, Heejin Park, and Jiwon Seo (Hanyang University)<BR>
<FONT COLOR=RED>Eurosys 2021 </FONT></LI>
<LI><B>Lock-free Concurrent Level Hashing for Persistent Memory</B><BR>
Zhangyu Chen, Yu Hua, Bo Ding, Pengfei Zuo (Huazhong University of Science and Technology)<BR>
<FONT COLOR=RED>ATC 2021</FONT></LI>
</UL>

<BR>
<H1> August 20</H1>
<BR>

<H2 id=session3>Session 3: Emerging Technology (08:30-10:00)</H2>
<P style="font-size: 15px;"><B>Session Chair: Yiran Chen (Duke University)</B></P>
<UL>
<LI><B>FairHym: Improving Inter-Process Fairness on Hybrid Memory Systems</B><BR>
Satoshi Imamura, Eiji Yoshida (Fujitsu Laboratories)</LI>
<LI><B>A Kernel Unfolding Approach to Trade Data Movement with Computation Power for CNN Acceleration</B><BR>
Yueh-Han Wu, Tse-Yuan Wang (National Taiwan University), Yuan-Hao Chang (Academia Sinica), Tei-Wei Kuo (City University of Hong Kong), and Hung-Sheng Chang (Macronix)</LI>
<LI><B>Exploring Performance Characteristics of ZNS SSDs: Observation and Implication</B><BR>
Hojin Shin, Myounghoon Oh, Gunhee Choi, Jongmoo Choi (Dankook University)</LI>
</UL>

<H2 id=session4>Session 4: OS and Application (10:30-12:00)</H2>
<P style="font-size: 15px;"><B>Session Chair: Jongmoo Choi (Dankook University)</B></P>
<UL>
<LI><B>Split’n Trace NVM: Leveraging Library OSes for Semantic Memory Tracing</B><BR>
Christian Hakert, Kuan-Hsun Chen (TU Dortmund), Simon Kuenzer, Sharan Santhanam (NEC Laboratories Europe GmbH), Shuo-Han Chen, Yuan-Hao Chang (Academia Sinica), Felipe Huici (NEC Laboratories Europe GmbH), Jian-Jia Chen (TU Dortmund)</LI>
<LI><B>LOCKED-Free Journaling: Improving the Coalescing Degree in EXT4 Journaling</B><BR>
Kyoungho Koo, Yongjun Park (Hanyang University), Youjip Won (KAIST)</LI>
<LI><B>A Lightweight Framework for Fast Image Retrieval on Large-Scale Image Datasets</B><BR>
Renhai Chen, Wenwen Li, Guozheng Rao, Zhiyong Feng (Tianjin University)</LI>
</UL>

<H2 id=session5>Session 5: Energy Optimization (13:30-15:00)</H2>
<P style="font-size: 15px;"><B>Session Chair: Chun Jason Xue (City University of Hong Kong)</B></P>
<UL>
<LI><B>A Zero Energy Consumption Scheme for System Suspend to Limited NVM</B><BR>
Weilan Wang, Liang Shi (East China Normal University), Chun Jason Xue (City University of Hong Kong), Edwin Sha (East China Normal University)</LI>
<LI><B>ScaleML: Machine Learning based Heap Memory Object Scaling Prediction</B><BR>
Joongeon Park, Safdar Jamil, Awais Khan (Sogang University), Sangkeun Lee (Oak Ridge National Laboratory), Youngjae Kim (Sogang University)</LI>
<LI><B>Energy Efficient Approximate Storing of Image Data for MTJ Based Non-volatile Memory</B><BR>
Yoshinori Ono, Kimiyoshi Usami (Shibaura Institute of Technology)</LI>
</UL>

<H2 id=session6>Session 6: Invited Session II (15:30-17:00)</H2>
<P style="font-size: 15px;"><B>Session Chair: Sungjin Lee (DGIST)</B></P>
<UL>
<LI><B>Evanesco: Architectural Support for Efficient Data Sanitization in Modern Flash-Based Storage Systems</B><BR>
Myungsuk Kim (Seoul National University), Jisung Park (ETH Zürich and Seoul National University), Geonhee Cho, Yoona Kim (Seoul National University), Lois Orosa, Onur Mutlu (ETH Zürich), Jihong Kim (Seoul National University)<BR>
<FONT COLOR=RED>ASPLOS 2021</FONT></LI>
<LI><B>Scalable Parallel Flash Firmware for Many-core Architectures</B><BR>
Jie Zhang, Miryeong Kwon (KAIST), Michael Swift (University of Wisconsin–Madison), Myoungsoo Jung (KAIST)<BR>
<FONT COLOR=RED>FAST 2021</FONT></LI>
<LI><B>Libnvmmio: Reconstructing Software IO Path with Failure-Atomic Memory-Mapped Interface</B><BR>
Jungsik Choi, Jaewan Hong (Sungkyunkwan University), Youngjin Kwon (KAIST), Hwansoo Han (Sungkyunkwan University)<BR>
<FONT COLOR=RED>ATC 2021</FONT></LI>
</UL>
-->

</div>
</div>
	
<!-- Footer --> 
<DIV class="wrapper row3"><FOOTER class="clear" id="footer">
<P class="fl_left">Copyright © 2021 - All Rights Reserved - <A href="https://nvmsa2021.github.io/">NVMSA2021</A></P>
<P class="fl_right">Template by <A title="Free Website Templates" href="http://www.os-templates.com/">OS 
Templates</A></P>  &nbsp;</FOOTER></DIV>
	  
</BODY>
</HTML>
