Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Apr 18 14:12:28 2023
| Host             : Eddy running 64-bit major release  (build 9200)
| Command          : report_power -file sdf_fft_1024_top_power_routed.rpt -pb sdf_fft_1024_top_power_summary_routed.pb -rpx sdf_fft_1024_top_power_routed.rpx
| Design           : sdf_fft_1024_top
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 332.278 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 330.599                           |
| Device Static (W)        | 1.679                             |
| Effective TJA (C/W)      | 2.5                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    62.388 |    10256 |       --- |             --- |
|   LUT as Logic          |    39.063 |     4191 |    133800 |            3.13 |
|   LUT as Shift Register |    14.635 |     2114 |     46200 |            4.58 |
|   CARRY4                |     6.527 |      960 |     33450 |            2.87 |
|   Register              |     2.097 |     1987 |    267600 |            0.74 |
|   F7/F8 Muxes           |     0.061 |      116 |    133800 |            0.09 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      119 |       --- |             --- |
| Signals                 |    86.806 |    13335 |       --- |             --- |
| Block RAM               |     1.150 |        5 |       365 |            1.37 |
| DSPs                    |   122.953 |      160 |       740 |           21.62 |
| I/O                     |    57.302 |      132 |       285 |           46.32 |
| Static Power            |     1.679 |          |           |                 |
| Total                   |   332.278 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   274.684 |     273.471 |      1.213 |
| Vccaux    |       1.800 |     4.875 |       4.670 |      0.206 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    27.025 |      27.020 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.137 |       0.087 |      0.050 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| sdf_fft_1024_top             |   330.599 |
|   s10_sdf_unit               |    12.587 |
|     inst_butterfly           |     4.007 |
|       inst_data_delay_buffer |     3.539 |
|     inst_complex_mul         |     6.581 |
|   s1_sdf_unit                |    32.864 |
|     inst_butterfly           |     8.412 |
|       inst_data_delay_buffer |     8.139 |
|       inst_en_delay_buffer   |     0.003 |
|     inst_complex_mul         |    20.656 |
|     u_twiddle_rom_1024       |     2.035 |
|   s2_sdf_unit                |    32.035 |
|     inst_butterfly           |     7.828 |
|       inst_data_delay_buffer |     7.565 |
|       inst_en_delay_buffer   |     0.001 |
|     inst_complex_mul         |    20.745 |
|     u_twiddle_rom_1024       |     1.731 |
|   s3_sdf_unit                |    30.526 |
|     inst_butterfly           |     6.189 |
|       inst_data_delay_buffer |     5.928 |
|     inst_complex_mul         |    20.543 |
|     u_twiddle_rom_1024       |     1.993 |
|   s4_sdf_unit                |    27.555 |
|     inst_butterfly           |     4.246 |
|       inst_data_delay_buffer |     3.960 |
|     inst_complex_mul         |    19.727 |
|     u_twiddle_rom_1024       |     1.687 |
|   s5_sdf_unit                |    27.832 |
|     inst_butterfly           |     3.608 |
|       inst_data_delay_buffer |     3.291 |
|     inst_complex_mul         |    20.430 |
|     u_twiddle_rom_1024       |     1.678 |
|   s6_sdf_unit                |    28.157 |
|     inst_butterfly           |     3.680 |
|       inst_data_delay_buffer |     3.349 |
|     inst_complex_mul         |    20.087 |
|     u_twiddle_rom_1024       |     1.799 |
|   s7_sdf_unit                |    28.048 |
|     inst_butterfly           |     3.923 |
|       inst_data_delay_buffer |     3.540 |
|     inst_complex_mul         |    20.143 |
|     u_twiddle_rom_1024       |     1.666 |
|   s8_sdf_unit                |    28.416 |
|     inst_butterfly           |     4.148 |
|       inst_data_delay_buffer |     3.771 |
|     inst_complex_mul         |    20.335 |
|     u_twiddle_rom_1024       |     1.568 |
|   s9_sdf_unit                |    24.696 |
|     inst_butterfly           |     3.453 |
|       inst_data_delay_buffer |     3.015 |
|     inst_complex_mul         |    17.605 |
|     u_twiddle_rom_1024       |     1.056 |
+------------------------------+-----------+


