git clone --depth 1 --no-tags https://github.com/tuz358/rv32i_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686608351
git clone --depth 1 --no-tags https://github.com/sgahern2/simple_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686484416
git clone --depth 1 --no-tags https://github.com/H0sseinR0stami/Automatic_ABV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688944907
git clone --depth 1 --no-tags https://github.com/sakshamssy/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689233825
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/FIFO_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689979299
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689854679
git clone --depth 1 --no-tags https://github.com/naghma242/SIT329-Bike-Health-Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690412955
git clone --depth 1 --no-tags https://github.com/CroosJJSE/AXI_Stream_Parallel_to_Serial_Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690613098
git clone --depth 1 --no-tags https://github.com/Prasthuthi/FIFO_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690397239
git clone --depth 1 --no-tags https://github.com/squared-studio/RISC-V-CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691526037
git clone --depth 1 --no-tags https://github.com/AMAV26/Proyecto1_verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691778982
git clone --depth 1 --no-tags https://github.com/Jathu03/RISCV-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698188328
git clone --depth 1 --no-tags https://github.com/ssunda03/cpe333-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696065891
git clone --depth 1 --no-tags https://github.com/NisalaYapa/Single_Cycle_Non_Pipelined_3_Bus_RiscV_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686289795
git clone --depth 1 --no-tags https://github.com/rossnoah/ece212_Sorak_Ross.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685642158
git clone --depth 1 --no-tags https://github.com/Lianghaifeng1/ut_ddr3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690032392
git clone --depth 1 --no-tags https://github.com/otienomaurice1/ece212_alex_maurice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687664616
git clone --depth 1 --no-tags https://github.com/HashikaChathubhashaka/Non-pipelined-Single-Stage--Cycle--CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693838107
git clone --depth 1 --no-tags https://github.com/genieoon/FPGA-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699158138
git clone --depth 1 --no-tags https://github.com/mishashekhovtsov/UVM_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686651346
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/PyUVM_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687483317
git clone --depth 1 --no-tags https://github.com/axyrai/FIFO_UVM_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687326747
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689889368
git clone --depth 1 --no-tags https://github.com/TryNotToFail/CPEN211_lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690435688
git clone --depth 1 --no-tags https://github.com/ateeb02/UETRV-PCore-6-Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689781231
git clone --depth 1 --no-tags https://github.com/qpalzm60409/String-Matching-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689966024
git clone --depth 1 --no-tags https://github.com/cbovens/BovenschenC-FALL-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689473931
git clone --depth 1 --no-tags https://github.com/Nikhilaraghuram/work1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692307438
git clone --depth 1 --no-tags https://github.com/ChiaraGhinami/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691084158
git clone --depth 1 --no-tags https://github.com/suryal30103/Parameter-Registry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691627879
git clone --depth 1 --no-tags https://github.com/TPots/sv_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693537216
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/FIFO_codefiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693589575
git clone --depth 1 --no-tags https://github.com/KnowAashish/SystemVerilog-Design_Verification_of_Synchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698324145
git clone --depth 1 --no-tags https://github.com/thomas-koon/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699032082
git clone --depth 1 --no-tags https://github.com/mdkane14/code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699646834
git clone --depth 1 --no-tags https://github.com/baraktelem/pacman_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694063824
git clone --depth 1 --no-tags https://github.com/davidsiaw/tangnano9k-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695574240
git clone --depth 1 --no-tags https://github.com/laxmankumar3283/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688826468
git clone --depth 1 --no-tags https://github.com/KKiranR/system_verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689205016
git clone --depth 1 --no-tags https://github.com/gcarom114/projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699004684
git clone --depth 1 --no-tags https://github.com/samuelhussey96/Soc_fall2023_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699916613
git clone --depth 1 --no-tags https://github.com/ali-pakdel/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696801572
git clone --depth 1 --no-tags https://github.com/etngo2001/EE469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696567857
git clone --depth 1 --no-tags https://github.com/Mayank410/LRD-SENSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694932258
git clone --depth 1 --no-tags https://github.com/sumanthbs17/fifo_updated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696178351
git clone --depth 1 --no-tags https://github.com/HirbodBehnam/MIPS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696238148
git clone --depth 1 --no-tags https://github.com/matheus3301/TI0154-IntroducaoAosCircuitosIntegrados-UFC-2023.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687164501
git clone --depth 1 --no-tags https://github.com/DLehenbauer/econopet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696313681
git clone --depth 1 --no-tags https://github.com/michealsafwat/ALU-verification-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694698015
git clone --depth 1 --no-tags https://github.com/michaelg29/mat-conv-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696297880
git clone --depth 1 --no-tags https://github.com/bsc-loca/sargantana.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715253635
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Saturn_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702908935
git clone --depth 1 --no-tags https://github.com/bsc-loca/core_tile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715317758
git clone --depth 1 --no-tags https://github.com/AndreyyTs/GDD_MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703222100
git clone --depth 1 --no-tags https://github.com/MikeCovrado/GettingVerilatorStartedWithUVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713567135
git clone --depth 1 --no-tags https://github.com/sifferman/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708611983
git clone --depth 1 --no-tags https://github.com/zayamtariq/OOO-Processor-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712030532
git clone --depth 1 --no-tags https://github.com/robotman2412/boa-risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714592969
git clone --depth 1 --no-tags https://github.com/oscc-ip/sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711144363
git clone --depth 1 --no-tags https://github.com/yasirueranda/RV32I-Based-5Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707197072
git clone --depth 1 --no-tags https://github.com/Miical/uvm-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/706679188
git clone --depth 1 --no-tags https://github.com/SahilPrabhu/SV_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703112395
git clone --depth 1 --no-tags https://github.com/huangxc6/SPI_MS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713689715
git clone --depth 1 --no-tags https://github.com/mohamedElbouazzati/CV32E41P-Diwall-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713492245
git clone --depth 1 --no-tags https://github.com/anh60/AES-HWPE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708892742
git clone --depth 1 --no-tags https://github.com/oscc-ip/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712792429
git clone --depth 1 --no-tags https://github.com/JakodYuan/SVK-CRG-TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702447949
git clone --depth 1 --no-tags https://github.com/oscc-ip/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711069628
git clone --depth 1 --no-tags https://github.com/w8ste/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702971830
git clone --depth 1 --no-tags https://github.com/dolphingarlic/feline-programmable-gate-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710566633
git clone --depth 1 --no-tags https://github.com/SEU-MSLab/MP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714287831
git clone --depth 1 --no-tags https://github.com/ucb-bar/caliptra-aes-acc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713544063
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/processor-design-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701717779
git clone --depth 1 --no-tags https://github.com/guttatus/uvm_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709230302
git clone --depth 1 --no-tags https://github.com/serge0699/vfa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707405399
git clone --depth 1 --no-tags https://github.com/DenizzzGuzell/SPI_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709200138
git clone --depth 1 --no-tags https://github.com/shihlings/cpen211-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705441828
git clone --depth 1 --no-tags https://github.com/oscc-ip/crc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709260176
git clone --depth 1 --no-tags https://github.com/GyanepsaaS/TT_synth_GyanepsaaS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712652550
git clone --depth 1 --no-tags https://github.com/ohmsha/SystemVerilogNyumon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702776989
git clone --depth 1 --no-tags https://github.com/KaseyHDL/sap-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710520691
git clone --depth 1 --no-tags https://github.com/Engineer-Ayesha-Shafique/Generalized-Elevator-Control-System-Using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707981075
git clone --depth 1 --no-tags https://github.com/maximilianheer/coyote_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713388154
git clone --depth 1 --no-tags https://github.com/salunkead/Constraint-Problems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715529970
git clone --depth 1 --no-tags https://github.com/Matthew-Lund/FPGA-SAT-Solver-MQP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710852656
git clone --depth 1 --no-tags https://github.com/matthewcaren/aurras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712665625
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/DSP_Custom_AXI_IPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/702148342
git clone --depth 1 --no-tags https://github.com/markshinyounglee/ECE189ProcessorProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713610747
git clone --depth 1 --no-tags https://github.com/GavinAndrews/konamicustoms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715780148
git clone --depth 1 --no-tags https://github.com/farship/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712473811
git clone --depth 1 --no-tags https://github.com/Valen1402/Systolic-Array-for-Matrix-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/704731096
git clone --depth 1 --no-tags https://github.com/rohitupari4321/SystemVerilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/705332191
git clone --depth 1 --no-tags https://github.com/EngAhmed21/SPI-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713165740
git clone --depth 1 --no-tags https://github.com/salunkead/Functional-Coverage-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715436527
git clone --depth 1 --no-tags https://github.com/Dvir1992/qpsk-integrated-with-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714864497
git clone --depth 1 --no-tags https://github.com/jakujobi/BitBlaster_10bit_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713098816
git clone --depth 1 --no-tags https://github.com/PINKISHIVA/functional_cov.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711198345
git clone --depth 1 --no-tags https://github.com/CroosJJSE/UART-Implementation-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/701309737
git clone --depth 1 --no-tags https://github.com/Eyrehu/UVM_ISP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/703605511
