/*
Developer   - Sriram Venkata Krishna
Date        - 13-08-2025
Platform    - HDL Bits
*/

//022. Module Name

module top_module  
    ( 
        input a, b,c,d,
        output out1, out2
    );

    mod_a instance_1
    (
        .in1(a), .in2(b), .in3(c), .in4(d), 
        .out1(out1), .out2(out2)
    );

endmodule
