{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680790794497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680790794498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 20:49:54 2023 " "Processing started: Thu Apr  6 20:49:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680790794498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680790794498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microcontroller -c microcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off microcontroller -c microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680790794498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680790794707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680790794707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/uart/uart_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/uart/uart_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tb-tb " "Found design unit 1: uart_tb-tb" {  } { { "peripherals/uart/uart_tb.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680790801327 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "peripherals/uart/uart_tb.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680790801327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680790801327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "peripherals/uart/uart.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680790801329 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "peripherals/uart/uart.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680790801329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680790801329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-rtl " "Found design unit 1: uart_rx-rtl" {  } { { "peripherals/uart/uart_rx.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_rx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680790801330 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "peripherals/uart/uart_rx.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680790801330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680790801330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peripherals/uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "peripherals/uart/uart_tx.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680790801331 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "peripherals/uart/uart_tx.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680790801331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680790801331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tb " "Elaborating entity \"uart_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680790801348 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_in_tb uart_tb.vhd(24) " "VHDL Signal Declaration warning at uart_tb.vhd(24): used explicit default value for signal \"data_in_tb\" because signal was never assigned a value" {  } { { "peripherals/uart/uart_tb.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tb.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1680790801349 "|uart_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_busy_tb uart_tb.vhd(29) " "Verilog HDL or VHDL warning at uart_tb.vhd(29): object \"tx_busy_tb\" assigned a value but never read" {  } { { "peripherals/uart/uart_tb.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tb.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680790801349 "|uart_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_busy_tb uart_tb.vhd(29) " "Verilog HDL or VHDL warning at uart_tb.vhd(29): object \"rx_busy_tb\" assigned a value but never read" {  } { { "peripherals/uart/uart_tb.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tb.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680790801349 "|uart_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done_tb uart_tb.vhd(29) " "Verilog HDL or VHDL warning at uart_tb.vhd(29): object \"rx_done_tb\" assigned a value but never read" {  } { { "peripherals/uart/uart_tb.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tb.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680790801349 "|uart_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_tb uart_tb.vhd(30) " "Verilog HDL or VHDL warning at uart_tb.vhd(30): object \"data_out_tb\" assigned a value but never read" {  } { { "peripherals/uart/uart_tb.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tb.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680790801349 "|uart_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "uart_tb.vhd(45) " "VHDL Wait Statement error at uart_tb.vhd(45): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "peripherals/uart/uart_tb.vhd" "" { Text "C:/Users/Public/Documents/Altera/RISC-V RV32E Micro/peripherals/uart/uart_tb.vhd" 45 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1680790801349 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680790801349 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680790801404 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr  6 20:50:01 2023 " "Processing ended: Thu Apr  6 20:50:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680790801404 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680790801404 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680790801404 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680790801404 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680790801993 ""}
