

================================================================
== Vitis HLS Report for 'krnl_globalSort_L1_L2_Pipeline_ID_OUT'
================================================================
* Date:           Wed May 22 14:54:27 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_globalSort_L1_L2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.215 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  39.960 ns|  39.960 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ID_OUT  |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       54|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      124|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_104_32_1_1_U190  |mux_104_32_1_1  |        0|   0|  0|  54|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  54|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln849_fu_145_p2        |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln849_fu_139_p2       |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          10|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    4|          8|
    |i_fu_60                  |   9|          2|    4|          8|
    |out_id_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_60                  |   4|   0|    4|          0|
    |v_id_data_V_reg_204      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  krnl_globalSort_L1_L2_Pipeline_ID_OUT|  return value|
|out_id_din     |  out|   45|     ap_fifo|                                 out_id|       pointer|
|out_id_full_n  |   in|    1|     ap_fifo|                                 out_id|       pointer|
|out_id_write   |  out|    1|     ap_fifo|                                 out_id|       pointer|
|output_id      |   in|   32|     ap_none|                              output_id|        scalar|
|output_id_1    |   in|   32|     ap_none|                            output_id_1|        scalar|
|output_id_2    |   in|   32|     ap_none|                            output_id_2|        scalar|
|output_id_3    |   in|   32|     ap_none|                            output_id_3|        scalar|
|output_id_4    |   in|   32|     ap_none|                            output_id_4|        scalar|
|output_id_5    |   in|   32|     ap_none|                            output_id_5|        scalar|
|output_id_6    |   in|   32|     ap_none|                            output_id_6|        scalar|
|output_id_7    |   in|   32|     ap_none|                            output_id_7|        scalar|
|output_id_8    |   in|   32|     ap_none|                            output_id_8|        scalar|
|output_id_9    |   in|   32|     ap_none|                            output_id_9|        scalar|
+---------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %out_id, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_id_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_9"   --->   Operation 7 'read' 'output_id_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_id_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_8"   --->   Operation 8 'read' 'output_id_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_id_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_7"   --->   Operation 9 'read' 'output_id_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_id_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_6"   --->   Operation 10 'read' 'output_id_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_id_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_5"   --->   Operation 11 'read' 'output_id_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_id_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_4"   --->   Operation 12 'read' 'output_id_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_id_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_3"   --->   Operation 13 'read' 'output_id_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_id_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_2"   --->   Operation 14 'read' 'output_id_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_id_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_1"   --->   Operation 15 'read' 'output_id_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_id_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id"   --->   Operation 16 'read' 'output_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc85"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:849]   --->   Operation 19 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln849 = icmp_eq  i4 %i_3, i4 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:849]   --->   Operation 20 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln849 = add i4 %i_3, i4 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:849]   --->   Operation 22 'add' 'add_ln849' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln849 = br i1 %icmp_ln849, void %for.inc85.split, void %for.end87.exitStub" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:849]   --->   Operation 23 'br' 'br_ln849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.61ns)   --->   "%v_id_data_V = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 %output_id_read, i32 %output_id_1_read, i32 %output_id_2_read, i32 %output_id_3_read, i32 %output_id_4_read, i32 %output_id_5_read, i32 %output_id_6_read, i32 %output_id_7_read, i32 %output_id_8_read, i32 %output_id_9_read, i4 %i_3" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:853]   --->   Operation 24 'mux' 'v_id_data_V' <Predicate = (!icmp_ln849)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln849 = store i4 %add_ln849, i4 %i" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:849]   --->   Operation 25 'store' 'store_ln849' <Predicate = (!icmp_ln849)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln849)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln851 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:851]   --->   Operation 26 'specpipeline' 'specpipeline_ln851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln849 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:849]   --->   Operation 27 'specloopname' 'specloopname_ln849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %v_id_data_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %tmp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i45P0A, i45 %out_id, i45 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln849 = br void %for.inc85" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L1_L2.cpp:849]   --->   Operation 31 'br' 'br_ln849' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_id]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
output_id_9_read   (read             ) [ 000]
output_id_8_read   (read             ) [ 000]
output_id_7_read   (read             ) [ 000]
output_id_6_read   (read             ) [ 000]
output_id_5_read   (read             ) [ 000]
output_id_4_read   (read             ) [ 000]
output_id_3_read   (read             ) [ 000]
output_id_2_read   (read             ) [ 000]
output_id_1_read   (read             ) [ 000]
output_id_read     (read             ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_3                (load             ) [ 000]
icmp_ln849         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln849          (add              ) [ 000]
br_ln849           (br               ) [ 000]
v_id_data_V        (mux              ) [ 011]
store_ln849        (store            ) [ 000]
specpipeline_ln851 (specpipeline     ) [ 000]
specloopname_ln849 (specloopname     ) [ 000]
tmp_s              (bitconcatenate   ) [ 000]
zext_ln174         (zext             ) [ 000]
write_ln174        (write            ) [ 000]
br_ln849           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_id">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_id_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_id_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_id_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_id_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_id_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_id_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_id_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_id_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_id_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_id">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_id"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i32.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i45P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_id_9_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_9_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_id_8_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_8_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_id_7_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_7_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="output_id_6_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_6_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="output_id_5_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_5_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_id_4_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_4_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="output_id_3_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_3_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="output_id_2_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_2_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_id_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="output_id_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln174_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="45" slack="0"/>
<pin id="127" dir="0" index="2" bw="33" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_3_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln849_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln849_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln849/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="v_id_data_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="0" index="3" bw="32" slack="0"/>
<pin id="156" dir="0" index="4" bw="32" slack="0"/>
<pin id="157" dir="0" index="5" bw="32" slack="0"/>
<pin id="158" dir="0" index="6" bw="32" slack="0"/>
<pin id="159" dir="0" index="7" bw="32" slack="0"/>
<pin id="160" dir="0" index="8" bw="32" slack="0"/>
<pin id="161" dir="0" index="9" bw="32" slack="0"/>
<pin id="162" dir="0" index="10" bw="32" slack="0"/>
<pin id="163" dir="0" index="11" bw="4" slack="0"/>
<pin id="164" dir="1" index="12" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v_id_data_V/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln849_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln849/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_s_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="33" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="1"/>
<pin id="186" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln174_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="33" slack="0"/>
<pin id="191" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="204" class="1005" name="v_id_data_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_id_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="118" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="112" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="168"><net_src comp="106" pin="2"/><net_sink comp="151" pin=3"/></net>

<net id="169"><net_src comp="100" pin="2"/><net_sink comp="151" pin=4"/></net>

<net id="170"><net_src comp="94" pin="2"/><net_sink comp="151" pin=5"/></net>

<net id="171"><net_src comp="88" pin="2"/><net_sink comp="151" pin=6"/></net>

<net id="172"><net_src comp="82" pin="2"/><net_sink comp="151" pin=7"/></net>

<net id="173"><net_src comp="76" pin="2"/><net_sink comp="151" pin=8"/></net>

<net id="174"><net_src comp="70" pin="2"/><net_sink comp="151" pin=9"/></net>

<net id="175"><net_src comp="64" pin="2"/><net_sink comp="151" pin=10"/></net>

<net id="176"><net_src comp="136" pin="1"/><net_sink comp="151" pin=11"/></net>

<net id="181"><net_src comp="145" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="197"><net_src comp="60" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="207"><net_src comp="151" pin="12"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="182" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_id | {2 }
 - Input state : 
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_1 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_2 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_3 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_4 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_5 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_6 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_7 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_8 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : output_id_9 | {1 }
	Port: krnl_globalSort_L1_L2_Pipeline_ID_OUT : out_id | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln849 : 2
		add_ln849 : 2
		br_ln849 : 3
		v_id_data_V : 2
		store_ln849 : 3
	State 2
		zext_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    mux   |      v_id_data_V_fu_151      |    0    |    54   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln849_fu_145       |    0    |    12   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln849_fu_139      |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |  output_id_9_read_read_fu_64 |    0    |    0    |
|          |  output_id_8_read_read_fu_70 |    0    |    0    |
|          |  output_id_7_read_read_fu_76 |    0    |    0    |
|          |  output_id_6_read_read_fu_82 |    0    |    0    |
|   read   |  output_id_5_read_read_fu_88 |    0    |    0    |
|          |  output_id_4_read_read_fu_94 |    0    |    0    |
|          | output_id_3_read_read_fu_100 |    0    |    0    |
|          | output_id_2_read_read_fu_106 |    0    |    0    |
|          | output_id_1_read_read_fu_112 |    0    |    0    |
|          |  output_id_read_read_fu_118  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln174_write_fu_124   |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_182         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln174_fu_189      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    75   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_194     |    4   |
|v_id_data_V_reg_204|   32   |
+-------------------+--------+
|       Total       |   36   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   75   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   75   |
+-----------+--------+--------+
