INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/sources_1/new/onehertzfreq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onehertzfreq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/lab4/lab4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/frequency_divider/frequency_divider.srcs/sources_1/new/top3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/frequency_divider/frequency_divider.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
