# ZC702 BIST Switch and Jumper Setting

![xilinx_logo_1](xilinx_logo_1.png)

This post shows what each switch and jumper should be set to, to correctly run BIST on the ZC702.

**<u><span>Default Switch Settings</span></u>**

**SW10**

![sw10_default_settings_2](sw10_default_settings_2.jpg)

**SW11**

![sw11_default_settings_3](sw11_default_settings_3.jpg)

**SW12**

![sw12_default_settings_4](sw12_default_settings_4.jpg)

**SW15**

![sw15_default_settings_5](sw15_default_settings_5.jpg)

**SW16** (BIST is in Quad SPI, set of Quad SPI)

![sw16_default_settings_6](sw16_default_settings_6.jpg)

**<u><span>Default Jumper Settings</span></u>**

**J5**

![j5_default_settings_7](j5_default_settings_7.jpg)

**J6**

![j6_default_settings_8](j6_default_settings_8.jpg)

**J7**

![j7_default_settings_9](j7_default_settings_9.jpg)

**J8**

![j8_default_settings_10](j8_default_settings_10.jpg)

**J9**

![j9_default_settings_11](j9_default_settings_11.jpg)

**J10**

![j10_default_settings_12](j10_default_settings_12.jpg)

**J11**

![j11_default_settings_13](j11_default_settings_13.jpg)

**J12**

![j12_default_settings_14](j12_default_settings_14.jpg)

**J13**

![j13_default_settings_15](j13_default_settings_15.jpg)

**J14**

![j14_default_settings_16](j14_default_settings_16.jpg)

**J15**

![j15_default_settings_17](j15_default_settings_17.jpg)

**J27**

![j27_default_settings_18](j27_default_settings_18.jpg)

**J28**

![j28_default_settings_19](j28_default_settings_19.jpg)

**J30**

![j30_default_settings_20](j30_default_settings_20.jpg)

**J31**

![j31_default_settings_21](j31_default_settings_21.jpg)

**J32**

![j32_default_settings_22](j32_default_settings_22.jpg)

**J33**

![j33_default_settings_23](j33_default_settings_23.jpg)

**J34**

![j34_default_settings_24](j34_default_settings_24.jpg)

**J35**

![j35_default_settings_25](j35_default_settings_25.jpg)

**J36**

![j36_default_settings_26](j36_default_settings_26.jpg)

**J37**

![j37_default_settings_27](j37_default_settings_27.jpg)

**J38**

![j38_default_settings_28](j38_default_settings_28.jpg)

**J43**

![j43_default_settings_29](j43_default_settings_29.jpg)

**J44**

![j44_default_settings_30](j44_default_settings_30.jpg)

**J53**

![j53_default_settings_31](j53_default_settings_31.jpg)

**J56**

![j56_default_settings_32](j56_default_settings_32.jpg)

**J65**

![j65_default_settings_33](j65_default_settings_33.jpg)

**J70**

![j70_default_settings_34](j70_default_settings_34.jpg)

**<u><span>References</span></u>**

-   <u><span>Zynq-7000 All Programmable SoC:ZC702 Evaluation Kit and Video and Imaging Kit (Vivado Design Suite 2013.3)</span></u> at \[[<u><span>link</span></u>](https://www.xilinx.com/support/documentation/boards_and_kits/zc702_zvik/2013_4/UG926_Z7_ZC702_Eval_Kit.pdf)\]
    
-   Xilinx logo found via [<u><span>https://twitter.com/xilinxinc</span></u>](https://twitter.com/xilinxinc) at \[[<u><span>link</span></u>](https://pbs.twimg.com/profile_images/535545777020338176/pEWdIYq__400x400.png)\]