#!SPYGLASS_PROJECT_FILE
#!VERSION 3.0
#  -------------------------------------------------------------------
#  This is a software generated project file. Manual edits to this file could be lost during the next save operation
#  Copyright Synopsys Inc.
#  Last Updated By: SpyGlass SpyGlass_vN-2017.12
#  Last Updated On Thu Jan 18 15:54:03 2018
#
#  -------------------------------------------------------------------

#------------------------------------------------------------------------------
#Data Import Section
#------------------------------------------------------------------------------

set DESIGN $env(DESIGN)
set DIGITAL $env(DIGITAL)

read_file -type gateslib $DESIGN/$DIGITAL/tech/TSMC_180_BCD/TCB018GBWP7T/liberty/tcb018gbwp7ttc.lib
read_file -type gateslib $DESIGN/$DIGITAL/tech/TSMC_180_BCD/ip/SRAM_3072X23U18/lib/liberty/SRAM_3072X23U18_nldm_tt_1p80v_1p80v_25c.lib
read_file -type gateslib $DESIGN/$DIGITAL/tech/TSMC_180_BCD/ip/OTP_4kx12_tm5_TSMC/liberty/slp_b_tsmc180bcd50_4kx12_cm16d_ab_r20_tc.lib
read_file -type gateslib $DESIGN/$DIGITAL/tech/TSMC_180_BCD/ip/STD_OTP_CHARGE_PUMP/liberty/ips_tsmc180bcd50_p1r_ad_tc.lib

read_file -type sourcelist $DESIGN/$DIGITAL/tech/TSMC_180_BCD/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/COMMON_LIB/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/ECC/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/STD_COMPONENTS/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/DATA_STORAGE/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/DSI3_MASTER/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/edf_registers/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/MAIN_CONTROL/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/OTP_MEM/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/SPI/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/TEST/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/TIMEBASE/files.f
read_file -type sourcelist $DESIGN/$DIGITAL/rtl/files.f

#read_file -type sourcelist $DESIGN/$DIGITAL/config/spyglass/otp_mem.f

set_option ignorefile $DESIGN/$DIGITAL/COMMON_LIB/models/rtl/DW_ecc.v

#set_option lib COMMON_LIB ./COMMON_LIB_comp
set_option lib DIGITAL ./DIGITAL_comp
set_option lib OTP_MEM ./OTP_MEM_comp
set_option lib JTAG ./JTAG_comp
#set_option libhdlf COMMON_LIB $DESIGN/$DIGITAL/config/spyglass/commonlib_vhdl_pkg.f
#set_option libhdlf COMMON_LIB $DESIGN/$DIGITAL/config/spyglass/commonlib_vhdl.f
#set_option libhdlf DIGITAL $DESIGN/$DIGITAL/config/spyglass/digital_vhdl_pkg.f
#set_option libhdlf PURECELLS $DESIGN/$DIGITAL/config/spyglass/purecells_vhdl.f
set_option libhdlf DIGITAL $DESIGN/$DIGITAL/config/digital_vhdl_pkg.f
set_option libhdlf JTAG $DESIGN/$DIGITAL/config/jtag_vhdl.f
set_option libhdlf OTP_MEM $DESIGN/$DIGITAL/config/otp_mem_vhdl_pkg.f
set_option libhdlf OTP_MEM $DESIGN/$DIGITAL/config/otp_mem_vhdl.f

#read_file -type awl digital.awl
read_file -type sgdc digtop.sgdc

#------------------------------------------------------------------------------
#Common Options Section
#------------------------------------------------------------------------------
set_option sort yes
set_option top digtop
set_option projectwdir .
set_option handlememory yes
set_option prefer_tech_lib yes
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no
#set_option active_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff
set_option dw yes
set_option enableSV09 yes
set_option hdllibdu yes
set_option project_read_only yes

set_option allow_module_override yes

#------------------------------------------------------------------------------
# SDC Options/Parameter Section
#------------------------------------------------------------------------------
set_option sdc2sgdc yes
set_option sdc_generate_cfp yes
set_option enable_unified_naming_search yes
set_option sdc2sgdcfile ./digtop.sdc2sgdc.out
set_option use_generate_separator "_"
set_parameter pt no
set_parameter show_all_sdc_violations yes


#------------------------------------------------------------------------------
#Goal Setup Section
#------------------------------------------------------------------------------
current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff

#------------------------------------------------------------------------------
current_goal lint/lint_rtl
#------------------------------------------------------------------------------
set_parameter simplesense true
set_parameter check_initialization_assignment true
set_parameter check_latch true
set_parameter check_sign_extend yes
set_parameter handle_large_bus yes
set_parameter handle_hier_clock_reset true
set_parameter report_flop_clock_loop true
set_parameter report_flop_reset_loop true
#run_goal

#------------------------------------------------------------------------------
current_goal cdc/cdc_setup_check
#------------------------------------------------------------------------------
source cdc_goal_sdc_param.tcl
 
#------------------------------------------------------------------------------
current_goal cdc/clock_reset_integrity
#------------------------------------------------------------------------------
source cdc_goal_sdc_param.tcl
 
#------------------------------------------------------------------------------
current_goal cdc/cdc_verify_struct
#------------------------------------------------------------------------------
source cdc_goal_sdc_param.tcl
