#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~15.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          0.098     0.098
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$sub~1872^MIN~215-1[0].a[0] (adder)                              0.640     0.889
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     2.239
$sub~1872^MIN~215-2[0].cin[0] (adder)                            0.000     2.239
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     2.284
$sub~1872^MIN~215-3[0].cin[0] (adder)                            0.000     2.284
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     2.329
$sub~1872^MIN~215-4[0].cin[0] (adder)                            0.720     3.049
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     3.094
$sub~1872^MIN~215-5[0].cin[0] (adder)                            0.000     3.094
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     3.139
$sub~1872^MIN~215-6[0].cin[0] (adder)                            0.000     3.139
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045     3.184
$sub~1872^MIN~215-7[0].cin[0] (adder)                            0.000     3.184
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045     3.229
$sub~1872^MIN~215-8[0].cin[0] (adder)                            0.720     3.949
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045     3.994
$sub~1872^MIN~215-9[0].cin[0] (adder)                            0.000     3.994
$sub~1872^MIN~215-9[0].cout[0] (adder)                           0.045     4.039
$sub~1872^MIN~215-10[0].cin[0] (adder)                           0.000     4.039
$sub~1872^MIN~215-10[0].cout[0] (adder)                          0.045     4.084
$sub~1872^MIN~215-11[0].cin[0] (adder)                           0.000     4.084
$sub~1872^MIN~215-11[0].cout[0] (adder)                          0.045     4.129
$sub~1872^MIN~215-12[0].cin[0] (adder)                           0.720     4.849
$sub~1872^MIN~215-12[0].cout[0] (adder)                          0.045     4.894
$sub~1872^MIN~215-13[0].cin[0] (adder)                           0.000     4.894
$sub~1872^MIN~215-13[0].sumout[0] (adder)                        1.350     6.244
n52595.in[0] (.names)                                            0.272     6.516
n52595.out[0] (.names)                                           0.258     6.774
$dff~1792^Q~15.D[0] (.latch)                                     0.000     6.774
data arrival time                                                          6.774

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~15.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.774
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.912


#Path 2
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~14.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          0.098     0.098
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$sub~1872^MIN~215-1[0].a[0] (adder)                              0.640     0.889
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     2.239
$sub~1872^MIN~215-2[0].cin[0] (adder)                            0.000     2.239
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     2.284
$sub~1872^MIN~215-3[0].cin[0] (adder)                            0.000     2.284
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     2.329
$sub~1872^MIN~215-4[0].cin[0] (adder)                            0.720     3.049
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     3.094
$sub~1872^MIN~215-5[0].cin[0] (adder)                            0.000     3.094
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     3.139
$sub~1872^MIN~215-6[0].cin[0] (adder)                            0.000     3.139
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045     3.184
$sub~1872^MIN~215-7[0].cin[0] (adder)                            0.000     3.184
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045     3.229
$sub~1872^MIN~215-8[0].cin[0] (adder)                            0.720     3.949
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045     3.994
$sub~1872^MIN~215-9[0].cin[0] (adder)                            0.000     3.994
$sub~1872^MIN~215-9[0].cout[0] (adder)                           0.045     4.039
$sub~1872^MIN~215-10[0].cin[0] (adder)                           0.000     4.039
$sub~1872^MIN~215-10[0].cout[0] (adder)                          0.045     4.084
$sub~1872^MIN~215-11[0].cin[0] (adder)                           0.000     4.084
$sub~1872^MIN~215-11[0].cout[0] (adder)                          0.045     4.129
$sub~1872^MIN~215-12[0].cin[0] (adder)                           0.720     4.849
$sub~1872^MIN~215-12[0].sumout[0] (adder)                        1.350     6.199
n52590.in[0] (.names)                                            0.272     6.471
n52590.out[0] (.names)                                           0.258     6.729
$dff~1792^Q~14.D[0] (.latch)                                     0.000     6.729
data arrival time                                                          6.729

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~14.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.729
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.867


#Path 3
Startpoint: lo08177.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~16.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08177.clk[0] (.latch)                                          0.098     0.098
lo08177.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~0^ADD~216-2[0].a[0] (adder)                                 0.640     0.889
$add~0^ADD~216-2[0].cout[0] (adder)                              1.350     2.239
$add~0^ADD~216-3[0].cin[0] (adder)                               0.000     2.239
$add~0^ADD~216-3[0].cout[0] (adder)                              0.045     2.284
$add~0^ADD~216-4[0].cin[0] (adder)                               0.720     3.004
$add~0^ADD~216-4[0].cout[0] (adder)                              0.045     3.049
$add~0^ADD~216-5[0].cin[0] (adder)                               0.000     3.049
$add~0^ADD~216-5[0].cout[0] (adder)                              0.045     3.094
$add~0^ADD~216-6[0].cin[0] (adder)                               0.000     3.094
$add~0^ADD~216-6[0].cout[0] (adder)                              0.045     3.139
$add~0^ADD~216-7[0].cin[0] (adder)                               0.000     3.139
$add~0^ADD~216-7[0].cout[0] (adder)                              0.045     3.184
$add~0^ADD~216-8[0].cin[0] (adder)                               0.720     3.904
$add~0^ADD~216-8[0].cout[0] (adder)                              0.045     3.949
$add~0^ADD~216-9[0].cin[0] (adder)                               0.000     3.949
$add~0^ADD~216-9[0].cout[0] (adder)                              0.045     3.994
$add~0^ADD~216-10[0].cin[0] (adder)                              0.000     3.994
$add~0^ADD~216-10[0].cout[0] (adder)                             0.045     4.039
$add~0^ADD~216-11[0].cin[0] (adder)                              0.000     4.039
$add~0^ADD~216-11[0].cout[0] (adder)                             0.045     4.084
$add~0^ADD~216-12[0].cin[0] (adder)                              0.720     4.804
$add~0^ADD~216-12[0].sumout[0] (adder)                           1.350     6.154
n52600.in[1] (.names)                                            0.272     6.426
n52600.out[0] (.names)                                           0.258     6.684
$dff~1792^Q~16.D[0] (.latch)                                     0.000     6.684
data arrival time                                                          6.684

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~16.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.822


#Path 4
Startpoint: lo05787.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1454^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05787.clk[0] (.latch)                                          0.098     0.098
lo05787.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~1431^ADD~235-1[0].b[0] (adder)                              0.640     0.889
$add~1431^ADD~235-1[0].cout[0] (adder)                           1.350     2.239
$add~1431^ADD~235-2[0].cin[0] (adder)                            0.000     2.239
$add~1431^ADD~235-2[0].cout[0] (adder)                           0.045     2.284
$add~1431^ADD~235-3[0].cin[0] (adder)                            0.000     2.284
$add~1431^ADD~235-3[0].cout[0] (adder)                           0.045     2.329
$add~1431^ADD~235-4[0].cin[0] (adder)                            0.720     3.049
$add~1431^ADD~235-4[0].cout[0] (adder)                           0.045     3.094
$add~1431^ADD~235-5[0].cin[0] (adder)                            0.000     3.094
$add~1431^ADD~235-5[0].cout[0] (adder)                           0.045     3.139
$add~1431^ADD~235-6[0].cin[0] (adder)                            0.000     3.139
$add~1431^ADD~235-6[0].cout[0] (adder)                           0.045     3.184
$add~1431^ADD~235-7[0].cin[0] (adder)                            0.000     3.184
$add~1431^ADD~235-7[0].cout[0] (adder)                           0.045     3.229
$add~1431^ADD~235-8[0].cin[0] (adder)                            0.720     3.949
$add~1431^ADD~235-8[0].cout[0] (adder)                           0.045     3.994
$add~1431^ADD~235-9[0].cin[0] (adder)                            0.000     3.994
$add~1431^ADD~235-9[0].cout[0] (adder)                           0.045     4.039
$add~1431^ADD~235-10[0].cin[0] (adder)                           0.000     4.039
$add~1431^ADD~235-10[0].cout[0] (adder)                          0.045     4.084
$add~1431^ADD~235-11[0].cin[0] (adder)                           0.000     4.084
$add~1431^ADD~235-11[0].cout[0] (adder)                          0.045     4.129
$add~1431^ADD~235-12[0].cin[0] (adder)                           0.720     4.849
$add~1431^ADD~235-12[0].sumout[0] (adder)                        1.350     6.199
$dff~1454^Q~11.D[0] (.latch)                                     0.000     6.199
data arrival time                                                          6.199

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1454^Q~11.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.337


#Path 5
Startpoint: lo07866.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1399^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07866.clk[0] (.latch)                                          0.098     0.098
lo07866.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~1384^ADD~224-1[0].a[0] (adder)                              0.640     0.889
$add~1384^ADD~224-1[0].cout[0] (adder)                           1.350     2.239
$add~1384^ADD~224-2[0].cin[0] (adder)                            0.000     2.239
$add~1384^ADD~224-2[0].cout[0] (adder)                           0.045     2.284
$add~1384^ADD~224-3[0].cin[0] (adder)                            0.000     2.284
$add~1384^ADD~224-3[0].cout[0] (adder)                           0.045     2.329
$add~1384^ADD~224-4[0].cin[0] (adder)                            0.720     3.049
$add~1384^ADD~224-4[0].cout[0] (adder)                           0.045     3.094
$add~1384^ADD~224-5[0].cin[0] (adder)                            0.000     3.094
$add~1384^ADD~224-5[0].cout[0] (adder)                           0.045     3.139
$add~1384^ADD~224-6[0].cin[0] (adder)                            0.000     3.139
$add~1384^ADD~224-6[0].cout[0] (adder)                           0.045     3.184
$add~1384^ADD~224-7[0].cin[0] (adder)                            0.000     3.184
$add~1384^ADD~224-7[0].cout[0] (adder)                           0.045     3.229
$add~1384^ADD~224-8[0].cin[0] (adder)                            0.720     3.949
$add~1384^ADD~224-8[0].cout[0] (adder)                           0.045     3.994
$add~1384^ADD~224-9[0].cin[0] (adder)                            0.000     3.994
$add~1384^ADD~224-9[0].cout[0] (adder)                           0.045     4.039
$add~1384^ADD~224-10[0].cin[0] (adder)                           0.000     4.039
$add~1384^ADD~224-10[0].cout[0] (adder)                          0.045     4.084
$add~1384^ADD~224-11[0].cin[0] (adder)                           0.000     4.084
$add~1384^ADD~224-11[0].cout[0] (adder)                          0.045     4.129
$add~1384^ADD~224-12[0].cin[0] (adder)                           0.720     4.849
$add~1384^ADD~224-12[0].sumout[0] (adder)                        1.350     6.199
$dff~1399^Q~11.D[0] (.latch)                                     0.000     6.199
data arrival time                                                          6.199

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1399^Q~11.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.337


#Path 6
Startpoint: lo05594.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1372^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05594.clk[0] (.latch)                                          0.098     0.098
lo05594.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~1349^ADD~217-1[0].b[0] (adder)                              0.640     0.889
$add~1349^ADD~217-1[0].cout[0] (adder)                           1.350     2.239
$add~1349^ADD~217-2[0].cin[0] (adder)                            0.000     2.239
$add~1349^ADD~217-2[0].cout[0] (adder)                           0.045     2.284
$add~1349^ADD~217-3[0].cin[0] (adder)                            0.000     2.284
$add~1349^ADD~217-3[0].cout[0] (adder)                           0.045     2.329
$add~1349^ADD~217-4[0].cin[0] (adder)                            0.720     3.049
$add~1349^ADD~217-4[0].cout[0] (adder)                           0.045     3.094
$add~1349^ADD~217-5[0].cin[0] (adder)                            0.000     3.094
$add~1349^ADD~217-5[0].cout[0] (adder)                           0.045     3.139
$add~1349^ADD~217-6[0].cin[0] (adder)                            0.000     3.139
$add~1349^ADD~217-6[0].cout[0] (adder)                           0.045     3.184
$add~1349^ADD~217-7[0].cin[0] (adder)                            0.000     3.184
$add~1349^ADD~217-7[0].cout[0] (adder)                           0.045     3.229
$add~1349^ADD~217-8[0].cin[0] (adder)                            0.720     3.949
$add~1349^ADD~217-8[0].cout[0] (adder)                           0.045     3.994
$add~1349^ADD~217-9[0].cin[0] (adder)                            0.000     3.994
$add~1349^ADD~217-9[0].cout[0] (adder)                           0.045     4.039
$add~1349^ADD~217-10[0].cin[0] (adder)                           0.000     4.039
$add~1349^ADD~217-10[0].cout[0] (adder)                          0.045     4.084
$add~1349^ADD~217-11[0].cin[0] (adder)                           0.000     4.084
$add~1349^ADD~217-11[0].cout[0] (adder)                          0.045     4.129
$add~1349^ADD~217-12[0].cin[0] (adder)                           0.720     4.849
$add~1349^ADD~217-12[0].sumout[0] (adder)                        1.350     6.199
$dff~1372^Q~11.D[0] (.latch)                                     0.000     6.199
data arrival time                                                          6.199

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1372^Q~11.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.337


#Path 7
Startpoint: lo05832.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1481^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05832.clk[0] (.latch)                                          0.098     0.098
lo05832.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~1466^ADD~242-2[0].b[0] (adder)                              0.640     0.889
$add~1466^ADD~242-2[0].cout[0] (adder)                           1.350     2.239
$add~1466^ADD~242-3[0].cin[0] (adder)                            0.000     2.239
$add~1466^ADD~242-3[0].cout[0] (adder)                           0.045     2.284
$add~1466^ADD~242-4[0].cin[0] (adder)                            0.720     3.004
$add~1466^ADD~242-4[0].cout[0] (adder)                           0.045     3.049
$add~1466^ADD~242-5[0].cin[0] (adder)                            0.000     3.049
$add~1466^ADD~242-5[0].cout[0] (adder)                           0.045     3.094
$add~1466^ADD~242-6[0].cin[0] (adder)                            0.000     3.094
$add~1466^ADD~242-6[0].cout[0] (adder)                           0.045     3.139
$add~1466^ADD~242-7[0].cin[0] (adder)                            0.000     3.139
$add~1466^ADD~242-7[0].cout[0] (adder)                           0.045     3.184
$add~1466^ADD~242-8[0].cin[0] (adder)                            0.720     3.904
$add~1466^ADD~242-8[0].cout[0] (adder)                           0.045     3.949
$add~1466^ADD~242-9[0].cin[0] (adder)                            0.000     3.949
$add~1466^ADD~242-9[0].cout[0] (adder)                           0.045     3.994
$add~1466^ADD~242-10[0].cin[0] (adder)                           0.000     3.994
$add~1466^ADD~242-10[0].cout[0] (adder)                          0.045     4.039
$add~1466^ADD~242-11[0].cin[0] (adder)                           0.000     4.039
$add~1466^ADD~242-11[0].cout[0] (adder)                          0.045     4.084
$add~1466^ADD~242-12[0].cin[0] (adder)                           0.720     4.804
$add~1466^ADD~242-12[0].sumout[0] (adder)                        1.350     6.154
$dff~1481^Q~11.D[0] (.latch)                                     0.000     6.154
data arrival time                                                          6.154

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1481^Q~11.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -6.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.292


#Path 8
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          0.098     0.098
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$sub~1872^MIN~215-1[0].a[0] (adder)                              0.640     0.889
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     2.239
$sub~1872^MIN~215-2[0].cin[0] (adder)                            0.000     2.239
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     2.284
$sub~1872^MIN~215-3[0].cin[0] (adder)                            0.000     2.284
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     2.329
$sub~1872^MIN~215-4[0].cin[0] (adder)                            0.720     3.049
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     3.094
$sub~1872^MIN~215-5[0].cin[0] (adder)                            0.000     3.094
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     3.139
$sub~1872^MIN~215-6[0].cin[0] (adder)                            0.000     3.139
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045     3.184
$sub~1872^MIN~215-7[0].cin[0] (adder)                            0.000     3.184
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045     3.229
$sub~1872^MIN~215-8[0].cin[0] (adder)                            0.720     3.949
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045     3.994
$sub~1872^MIN~215-9[0].cin[0] (adder)                            0.000     3.994
$sub~1872^MIN~215-9[0].sumout[0] (adder)                         1.350     5.344
n52575.in[0] (.names)                                            0.382     5.726
n52575.out[0] (.names)                                           0.258     5.984
$dff~1792^Q~11.D[0] (.latch)                                     0.000     5.984
data arrival time                                                          5.984

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~11.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.984
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.123


#Path 9
Startpoint: y_in~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[15].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
input external delay                                                                                                                    0.000     0.000
y_in~3.inpad[0] (.input)                                                                                                                0.000     0.000
$add~2^ADD~254-1[0].a[0] (adder)                                                                                                        0.628     0.628
$add~2^ADD~254-1[0].cout[0] (adder)                                                                                                     1.350     1.978
$add~2^ADD~254-2[0].cin[0] (adder)                                                                                                      0.000     1.978
$add~2^ADD~254-2[0].cout[0] (adder)                                                                                                     0.045     2.023
$add~2^ADD~254-3[0].cin[0] (adder)                                                                                                      0.000     2.023
$add~2^ADD~254-3[0].cout[0] (adder)                                                                                                     0.045     2.068
$add~2^ADD~254-4[0].cin[0] (adder)                                                                                                      0.720     2.788
$add~2^ADD~254-4[0].cout[0] (adder)                                                                                                     0.045     2.833
$add~2^ADD~254-5[0].cin[0] (adder)                                                                                                      0.000     2.833
$add~2^ADD~254-5[0].cout[0] (adder)                                                                                                     0.045     2.878
$add~2^ADD~254-6[0].cin[0] (adder)                                                                                                      0.000     2.878
$add~2^ADD~254-6[0].cout[0] (adder)                                                                                                     0.045     2.923
$add~2^ADD~254-7[0].cin[0] (adder)                                                                                                      0.000     2.923
$add~2^ADD~254-7[0].cout[0] (adder)                                                                                                     0.045     2.968
$add~2^ADD~254-8[0].cin[0] (adder)                                                                                                      0.720     3.688
$add~2^ADD~254-8[0].cout[0] (adder)                                                                                                     0.045     3.733
$add~2^ADD~254-9[0].cin[0] (adder)                                                                                                      0.000     3.733
$add~2^ADD~254-9[0].cout[0] (adder)                                                                                                     0.045     3.778
$add~2^ADD~254-10[0].cin[0] (adder)                                                                                                     0.000     3.778
$add~2^ADD~254-10[0].cout[0] (adder)                                                                                                    0.045     3.823
$add~2^ADD~254-11[0].cin[0] (adder)                                                                                                     0.000     3.823
$add~2^ADD~254-11[0].cout[0] (adder)                                                                                                    0.045     3.868
$add~2^ADD~254-12[0].cin[0] (adder)                                                                                                     0.720     4.588
$add~2^ADD~254-12[0].cout[0] (adder)                                                                                                    0.045     4.633
$add~2^ADD~254-13[0].cin[0] (adder)                                                                                                     0.000     4.633
$add~2^ADD~254-13[0].sumout[0] (adder)                                                                                                  1.350     5.983
$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[15].D[0] (.latch)                         0.000     5.983
data arrival time                                                                                                                                 5.983

clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                            0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[15].clk[0] (.latch)                       0.098     0.098
clock uncertainty                                                                                                                       0.000     0.098
cell setup time                                                                                                                        -0.236    -0.138
data required time                                                                                                                               -0.138
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -0.138
data arrival time                                                                                                                                -5.983
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -6.121


#Path 10
Startpoint: x_in~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[15].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
input external delay                                                                                                                    0.000     0.000
x_in~3.inpad[0] (.input)                                                                                                                0.000     0.000
$add~1^ADD~253-1[0].a[0] (adder)                                                                                                        0.628     0.628
$add~1^ADD~253-1[0].cout[0] (adder)                                                                                                     1.350     1.978
$add~1^ADD~253-2[0].cin[0] (adder)                                                                                                      0.000     1.978
$add~1^ADD~253-2[0].cout[0] (adder)                                                                                                     0.045     2.023
$add~1^ADD~253-3[0].cin[0] (adder)                                                                                                      0.000     2.023
$add~1^ADD~253-3[0].cout[0] (adder)                                                                                                     0.045     2.068
$add~1^ADD~253-4[0].cin[0] (adder)                                                                                                      0.720     2.788
$add~1^ADD~253-4[0].cout[0] (adder)                                                                                                     0.045     2.833
$add~1^ADD~253-5[0].cin[0] (adder)                                                                                                      0.000     2.833
$add~1^ADD~253-5[0].cout[0] (adder)                                                                                                     0.045     2.878
$add~1^ADD~253-6[0].cin[0] (adder)                                                                                                      0.000     2.878
$add~1^ADD~253-6[0].cout[0] (adder)                                                                                                     0.045     2.923
$add~1^ADD~253-7[0].cin[0] (adder)                                                                                                      0.000     2.923
$add~1^ADD~253-7[0].cout[0] (adder)                                                                                                     0.045     2.968
$add~1^ADD~253-8[0].cin[0] (adder)                                                                                                      0.720     3.688
$add~1^ADD~253-8[0].cout[0] (adder)                                                                                                     0.045     3.733
$add~1^ADD~253-9[0].cin[0] (adder)                                                                                                      0.000     3.733
$add~1^ADD~253-9[0].cout[0] (adder)                                                                                                     0.045     3.778
$add~1^ADD~253-10[0].cin[0] (adder)                                                                                                     0.000     3.778
$add~1^ADD~253-10[0].cout[0] (adder)                                                                                                    0.045     3.823
$add~1^ADD~253-11[0].cin[0] (adder)                                                                                                     0.000     3.823
$add~1^ADD~253-11[0].cout[0] (adder)                                                                                                    0.045     3.868
$add~1^ADD~253-12[0].cin[0] (adder)                                                                                                     0.720     4.588
$add~1^ADD~253-12[0].cout[0] (adder)                                                                                                    0.045     4.633
$add~1^ADD~253-13[0].cin[0] (adder)                                                                                                     0.000     4.633
$add~1^ADD~253-13[0].sumout[0] (adder)                                                                                                  1.350     5.983
$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[15].D[0] (.latch)                         0.000     5.983
data arrival time                                                                                                                                 5.983

clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                            0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[15].clk[0] (.latch)                       0.098     0.098
clock uncertainty                                                                                                                       0.000     0.098
cell setup time                                                                                                                        -0.236    -0.138
data required time                                                                                                                               -0.138
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -0.138
data arrival time                                                                                                                                -5.983
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -6.121


#Path 11
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~13.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          0.098     0.098
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$sub~1872^MIN~215-1[0].a[0] (adder)                              0.640     0.889
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     2.239
$sub~1872^MIN~215-2[0].cin[0] (adder)                            0.000     2.239
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     2.284
$sub~1872^MIN~215-3[0].cin[0] (adder)                            0.000     2.284
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     2.329
$sub~1872^MIN~215-4[0].cin[0] (adder)                            0.720     3.049
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     3.094
$sub~1872^MIN~215-5[0].cin[0] (adder)                            0.000     3.094
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     3.139
$sub~1872^MIN~215-6[0].cin[0] (adder)                            0.000     3.139
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045     3.184
$sub~1872^MIN~215-7[0].cin[0] (adder)                            0.000     3.184
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045     3.229
$sub~1872^MIN~215-8[0].cin[0] (adder)                            0.720     3.949
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045     3.994
$sub~1872^MIN~215-9[0].cin[0] (adder)                            0.000     3.994
$sub~1872^MIN~215-9[0].cout[0] (adder)                           0.045     4.039
$sub~1872^MIN~215-10[0].cin[0] (adder)                           0.000     4.039
$sub~1872^MIN~215-10[0].cout[0] (adder)                          0.045     4.084
$sub~1872^MIN~215-11[0].cin[0] (adder)                           0.000     4.084
$sub~1872^MIN~215-11[0].sumout[0] (adder)                        1.350     5.434
n52585.in[0] (.names)                                            0.272     5.706
n52585.out[0] (.names)                                           0.258     5.964
$dff~1792^Q~13.D[0] (.latch)                                     0.000     5.964
data arrival time                                                          5.964

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~13.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.964
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.102


#Path 12
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          0.098     0.098
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$sub~1872^MIN~215-1[0].a[0] (adder)                              0.640     0.889
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     2.239
$sub~1872^MIN~215-2[0].cin[0] (adder)                            0.000     2.239
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     2.284
$sub~1872^MIN~215-3[0].cin[0] (adder)                            0.000     2.284
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     2.329
$sub~1872^MIN~215-4[0].cin[0] (adder)                            0.720     3.049
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     3.094
$sub~1872^MIN~215-5[0].cin[0] (adder)                            0.000     3.094
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     3.139
$sub~1872^MIN~215-6[0].cin[0] (adder)                            0.000     3.139
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045     3.184
$sub~1872^MIN~215-7[0].cin[0] (adder)                            0.000     3.184
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045     3.229
$sub~1872^MIN~215-8[0].cin[0] (adder)                            0.720     3.949
$sub~1872^MIN~215-8[0].sumout[0] (adder)                         1.350     5.299
n52570.in[0] (.names)                                            0.382     5.681
n52570.out[0] (.names)                                           0.258     5.939
$dff~1792^Q~10.D[0] (.latch)                                     0.000     5.939
data arrival time                                                          5.939

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~10.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.078


#Path 13
Startpoint: lo00852.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo00859.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00852.clk[0] (.latch)                                          0.098     0.098
lo00852.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~3^ADD~0-1[0].a[0] (adder)                                   0.640     0.889
$add~3^ADD~0-1[0].cout[0] (adder)                                1.350     2.239
$add~3^ADD~0-2[0].cin[0] (adder)                                 0.000     2.239
$add~3^ADD~0-2[0].cout[0] (adder)                                0.045     2.284
$add~3^ADD~0-3[0].cin[0] (adder)                                 0.000     2.284
$add~3^ADD~0-3[0].cout[0] (adder)                                0.045     2.329
$add~3^ADD~0-4[0].cin[0] (adder)                                 0.720     3.049
$add~3^ADD~0-4[0].cout[0] (adder)                                0.045     3.094
$add~3^ADD~0-5[0].cin[0] (adder)                                 0.000     3.094
$add~3^ADD~0-5[0].cout[0] (adder)                                0.045     3.139
$add~3^ADD~0-6[0].cin[0] (adder)                                 0.000     3.139
$add~3^ADD~0-6[0].cout[0] (adder)                                0.045     3.184
$add~3^ADD~0-7[0].cin[0] (adder)                                 0.000     3.184
$add~3^ADD~0-7[0].cout[0] (adder)                                0.045     3.229
$add~3^ADD~0-8[0].cin[0] (adder)                                 0.720     3.949
$add~3^ADD~0-8[0].sumout[0] (adder)                              1.350     5.299
li00859.in[1] (.names)                                           0.382     5.681
li00859.out[0] (.names)                                          0.258     5.939
lo00859.D[0] (.latch)                                            0.000     5.939
data arrival time                                                          5.939

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00859.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.078


#Path 14
Startpoint: lo01063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo01070.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01063.clk[0] (.latch)                                          0.098     0.098
lo01063.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~4^ADD~1-1[0].a[0] (adder)                                   0.640     0.889
$add~4^ADD~1-1[0].cout[0] (adder)                                1.350     2.239
$add~4^ADD~1-2[0].cin[0] (adder)                                 0.000     2.239
$add~4^ADD~1-2[0].cout[0] (adder)                                0.045     2.284
$add~4^ADD~1-3[0].cin[0] (adder)                                 0.000     2.284
$add~4^ADD~1-3[0].cout[0] (adder)                                0.045     2.329
$add~4^ADD~1-4[0].cin[0] (adder)                                 0.720     3.049
$add~4^ADD~1-4[0].cout[0] (adder)                                0.045     3.094
$add~4^ADD~1-5[0].cin[0] (adder)                                 0.000     3.094
$add~4^ADD~1-5[0].cout[0] (adder)                                0.045     3.139
$add~4^ADD~1-6[0].cin[0] (adder)                                 0.000     3.139
$add~4^ADD~1-6[0].cout[0] (adder)                                0.045     3.184
$add~4^ADD~1-7[0].cin[0] (adder)                                 0.000     3.184
$add~4^ADD~1-7[0].cout[0] (adder)                                0.045     3.229
$add~4^ADD~1-8[0].cin[0] (adder)                                 0.720     3.949
$add~4^ADD~1-8[0].sumout[0] (adder)                              1.350     5.299
li01070.in[1] (.names)                                           0.382     5.681
li01070.out[0] (.names)                                          0.258     5.939
lo01070.D[0] (.latch)                                            0.000     5.939
data arrival time                                                          5.939

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01070.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.078


#Path 15
Startpoint: $dff~1710^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1752^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1710^Q~1.clk[0] (.latch)                                                0.098     0.098
$dff~1710^Q~1.Q[0] (.latch) [clock-to-output]                                0.151     0.248
lNOT~279.in[0] (.names)                                                      0.382     0.631
lNOT~279.out[0] (.names)                                                     0.258     0.889
$sub~1766^MIN~184-2[0].b[0] (adder)                                          0.640     1.529
$sub~1766^MIN~184-2[0].cout[0] (adder)                                       1.350     2.879
$sub~1766^MIN~184-3[0].cin[0] (adder)                                        0.000     2.879
$sub~1766^MIN~184-3[0].cout[0] (adder)                                       0.045     2.924
$sub~1766^MIN~184-4[0].cin[0] (adder)                                        0.720     3.644
$sub~1766^MIN~184-4[0].cout[0] (adder)                                       0.045     3.689
$sub~1766^MIN~184-5[0].cin[0] (adder)                                        0.000     3.689
$sub~1766^MIN~184-5[0].cout[0] (adder)                                       0.045     3.734
$sub~1766^MIN~184-6[0].cin[0] (adder)                                        0.000     3.734
$sub~1766^MIN~184-6[0].cout[0] (adder)                                       0.045     3.779
$sub~1766^MIN~184-7[0].cin[0] (adder)                                        0.000     3.779
$sub~1766^MIN~184-7[0].cout[0] (adder)                                       0.045     3.824
$sub~1766^MIN~184-8[0].cin[0] (adder)                                        0.720     4.544
$sub~1766^MIN~184-8[0].cout[0] (adder)                                       0.045     4.589
$sub~1766^MIN~184-9~dummy_output~9~0.cin[0] (adder)                          0.000     4.589
$sub~1766^MIN~184-9~dummy_output~9~0.sumout[0] (adder)                       1.350     5.939
$dff~1752^Q~8.D[0] (.latch)                                                  0.000     5.939
data arrival time                                                                      5.939

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1752^Q~8.clk[0] (.latch)                                                0.098     0.098
clock uncertainty                                                            0.000     0.098
cell setup time                                                             -0.236    -0.138
data required time                                                                    -0.138
--------------------------------------------------------------------------------------------
data required time                                                                    -0.138
data arrival time                                                                     -5.939
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -6.078


#Path 16
Startpoint: y_in~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[14].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
input external delay                                                                                                                    0.000     0.000
y_in~3.inpad[0] (.input)                                                                                                                0.000     0.000
$add~2^ADD~254-1[0].a[0] (adder)                                                                                                        0.628     0.628
$add~2^ADD~254-1[0].cout[0] (adder)                                                                                                     1.350     1.978
$add~2^ADD~254-2[0].cin[0] (adder)                                                                                                      0.000     1.978
$add~2^ADD~254-2[0].cout[0] (adder)                                                                                                     0.045     2.023
$add~2^ADD~254-3[0].cin[0] (adder)                                                                                                      0.000     2.023
$add~2^ADD~254-3[0].cout[0] (adder)                                                                                                     0.045     2.068
$add~2^ADD~254-4[0].cin[0] (adder)                                                                                                      0.720     2.788
$add~2^ADD~254-4[0].cout[0] (adder)                                                                                                     0.045     2.833
$add~2^ADD~254-5[0].cin[0] (adder)                                                                                                      0.000     2.833
$add~2^ADD~254-5[0].cout[0] (adder)                                                                                                     0.045     2.878
$add~2^ADD~254-6[0].cin[0] (adder)                                                                                                      0.000     2.878
$add~2^ADD~254-6[0].cout[0] (adder)                                                                                                     0.045     2.923
$add~2^ADD~254-7[0].cin[0] (adder)                                                                                                      0.000     2.923
$add~2^ADD~254-7[0].cout[0] (adder)                                                                                                     0.045     2.968
$add~2^ADD~254-8[0].cin[0] (adder)                                                                                                      0.720     3.688
$add~2^ADD~254-8[0].cout[0] (adder)                                                                                                     0.045     3.733
$add~2^ADD~254-9[0].cin[0] (adder)                                                                                                      0.000     3.733
$add~2^ADD~254-9[0].cout[0] (adder)                                                                                                     0.045     3.778
$add~2^ADD~254-10[0].cin[0] (adder)                                                                                                     0.000     3.778
$add~2^ADD~254-10[0].cout[0] (adder)                                                                                                    0.045     3.823
$add~2^ADD~254-11[0].cin[0] (adder)                                                                                                     0.000     3.823
$add~2^ADD~254-11[0].cout[0] (adder)                                                                                                    0.045     3.868
$add~2^ADD~254-12[0].cin[0] (adder)                                                                                                     0.720     4.588
$add~2^ADD~254-12[0].sumout[0] (adder)                                                                                                  1.350     5.938
$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[14].D[0] (.latch)                         0.000     5.938
data arrival time                                                                                                                                 5.938

clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                            0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[14].clk[0] (.latch)                       0.098     0.098
clock uncertainty                                                                                                                       0.000     0.098
cell setup time                                                                                                                        -0.236    -0.138
data required time                                                                                                                               -0.138
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -0.138
data arrival time                                                                                                                                -5.938
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -6.076


#Path 17
Startpoint: x_in~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[14].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
input external delay                                                                                                                    0.000     0.000
x_in~3.inpad[0] (.input)                                                                                                                0.000     0.000
$add~1^ADD~253-1[0].a[0] (adder)                                                                                                        0.628     0.628
$add~1^ADD~253-1[0].cout[0] (adder)                                                                                                     1.350     1.978
$add~1^ADD~253-2[0].cin[0] (adder)                                                                                                      0.000     1.978
$add~1^ADD~253-2[0].cout[0] (adder)                                                                                                     0.045     2.023
$add~1^ADD~253-3[0].cin[0] (adder)                                                                                                      0.000     2.023
$add~1^ADD~253-3[0].cout[0] (adder)                                                                                                     0.045     2.068
$add~1^ADD~253-4[0].cin[0] (adder)                                                                                                      0.720     2.788
$add~1^ADD~253-4[0].cout[0] (adder)                                                                                                     0.045     2.833
$add~1^ADD~253-5[0].cin[0] (adder)                                                                                                      0.000     2.833
$add~1^ADD~253-5[0].cout[0] (adder)                                                                                                     0.045     2.878
$add~1^ADD~253-6[0].cin[0] (adder)                                                                                                      0.000     2.878
$add~1^ADD~253-6[0].cout[0] (adder)                                                                                                     0.045     2.923
$add~1^ADD~253-7[0].cin[0] (adder)                                                                                                      0.000     2.923
$add~1^ADD~253-7[0].cout[0] (adder)                                                                                                     0.045     2.968
$add~1^ADD~253-8[0].cin[0] (adder)                                                                                                      0.720     3.688
$add~1^ADD~253-8[0].cout[0] (adder)                                                                                                     0.045     3.733
$add~1^ADD~253-9[0].cin[0] (adder)                                                                                                      0.000     3.733
$add~1^ADD~253-9[0].cout[0] (adder)                                                                                                     0.045     3.778
$add~1^ADD~253-10[0].cin[0] (adder)                                                                                                     0.000     3.778
$add~1^ADD~253-10[0].cout[0] (adder)                                                                                                    0.045     3.823
$add~1^ADD~253-11[0].cin[0] (adder)                                                                                                     0.000     3.823
$add~1^ADD~253-11[0].cout[0] (adder)                                                                                                    0.045     3.868
$add~1^ADD~253-12[0].cin[0] (adder)                                                                                                     0.720     4.588
$add~1^ADD~253-12[0].sumout[0] (adder)                                                                                                  1.350     5.938
$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[14].D[0] (.latch)                         0.000     5.938
data arrival time                                                                                                                                 5.938

clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                            0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[14].clk[0] (.latch)                       0.098     0.098
clock uncertainty                                                                                                                       0.000     0.098
cell setup time                                                                                                                        -0.236    -0.138
data required time                                                                                                                               -0.138
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -0.138
data arrival time                                                                                                                                -5.938
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -6.076


#Path 18
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~12.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          0.098     0.098
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$sub~1872^MIN~215-1[0].a[0] (adder)                              0.640     0.889
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     2.239
$sub~1872^MIN~215-2[0].cin[0] (adder)                            0.000     2.239
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     2.284
$sub~1872^MIN~215-3[0].cin[0] (adder)                            0.000     2.284
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     2.329
$sub~1872^MIN~215-4[0].cin[0] (adder)                            0.720     3.049
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     3.094
$sub~1872^MIN~215-5[0].cin[0] (adder)                            0.000     3.094
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     3.139
$sub~1872^MIN~215-6[0].cin[0] (adder)                            0.000     3.139
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045     3.184
$sub~1872^MIN~215-7[0].cin[0] (adder)                            0.000     3.184
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045     3.229
$sub~1872^MIN~215-8[0].cin[0] (adder)                            0.720     3.949
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045     3.994
$sub~1872^MIN~215-9[0].cin[0] (adder)                            0.000     3.994
$sub~1872^MIN~215-9[0].cout[0] (adder)                           0.045     4.039
$sub~1872^MIN~215-10[0].cin[0] (adder)                           0.000     4.039
$sub~1872^MIN~215-10[0].sumout[0] (adder)                        1.350     5.389
n52580.in[0] (.names)                                            0.272     5.661
n52580.out[0] (.names)                                           0.258     5.919
$dff~1792^Q~12.D[0] (.latch)                                     0.000     5.919
data arrival time                                                          5.919

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~12.clk[0] (.latch)                                   0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.057


#Path 19
Startpoint: $dff~1710^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1752^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1710^Q~1.clk[0] (.latch)                                    0.098     0.098
$dff~1710^Q~1.Q[0] (.latch) [clock-to-output]                    0.151     0.248
lNOT~279.in[0] (.names)                                          0.382     0.631
lNOT~279.out[0] (.names)                                         0.258     0.889
$sub~1766^MIN~184-2[0].b[0] (adder)                              0.640     1.529
$sub~1766^MIN~184-2[0].cout[0] (adder)                           1.350     2.879
$sub~1766^MIN~184-3[0].cin[0] (adder)                            0.000     2.879
$sub~1766^MIN~184-3[0].cout[0] (adder)                           0.045     2.924
$sub~1766^MIN~184-4[0].cin[0] (adder)                            0.720     3.644
$sub~1766^MIN~184-4[0].cout[0] (adder)                           0.045     3.689
$sub~1766^MIN~184-5[0].cin[0] (adder)                            0.000     3.689
$sub~1766^MIN~184-5[0].cout[0] (adder)                           0.045     3.734
$sub~1766^MIN~184-6[0].cin[0] (adder)                            0.000     3.734
$sub~1766^MIN~184-6[0].cout[0] (adder)                           0.045     3.779
$sub~1766^MIN~184-7[0].cin[0] (adder)                            0.000     3.779
$sub~1766^MIN~184-7[0].cout[0] (adder)                           0.045     3.824
$sub~1766^MIN~184-8[0].cin[0] (adder)                            0.720     4.544
$sub~1766^MIN~184-8[0].sumout[0] (adder)                         1.350     5.894
$dff~1752^Q~7.D[0] (.latch)                                      0.000     5.894
data arrival time                                                          5.894

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1752^Q~7.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.894
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.033


#Path 20
Startpoint: lo01063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo01071.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01063.clk[0] (.latch)                                          0.098     0.098
lo01063.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~4^ADD~1-1[0].a[0] (adder)                                   0.640     0.889
$add~4^ADD~1-1[0].cout[0] (adder)                                1.350     2.239
$add~4^ADD~1-2[0].cin[0] (adder)                                 0.000     2.239
$add~4^ADD~1-2[0].cout[0] (adder)                                0.045     2.284
$add~4^ADD~1-3[0].cin[0] (adder)                                 0.000     2.284
$add~4^ADD~1-3[0].cout[0] (adder)                                0.045     2.329
$add~4^ADD~1-4[0].cin[0] (adder)                                 0.720     3.049
$add~4^ADD~1-4[0].cout[0] (adder)                                0.045     3.094
$add~4^ADD~1-5[0].cin[0] (adder)                                 0.000     3.094
$add~4^ADD~1-5[0].cout[0] (adder)                                0.045     3.139
$add~4^ADD~1-6[0].cin[0] (adder)                                 0.000     3.139
$add~4^ADD~1-6[0].cout[0] (adder)                                0.045     3.184
$add~4^ADD~1-7[0].cin[0] (adder)                                 0.000     3.184
$add~4^ADD~1-7[0].cout[0] (adder)                                0.045     3.229
$add~4^ADD~1-8[0].cin[0] (adder)                                 0.720     3.949
$add~4^ADD~1-8[0].cout[0] (adder)                                0.045     3.994
$add~4^ADD~1-9[0].cin[0] (adder)                                 0.000     3.994
$add~4^ADD~1-9[0].sumout[0] (adder)                              1.350     5.344
li01071.in[1] (.names)                                           0.272     5.616
li01071.out[0] (.names)                                          0.258     5.874
lo01071.D[0] (.latch)                                            0.000     5.874
data arrival time                                                          5.874

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01071.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.874
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.012


#Path 21
Startpoint: lo00852.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo00860.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00852.clk[0] (.latch)                                          0.098     0.098
lo00852.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~3^ADD~0-1[0].a[0] (adder)                                   0.640     0.889
$add~3^ADD~0-1[0].cout[0] (adder)                                1.350     2.239
$add~3^ADD~0-2[0].cin[0] (adder)                                 0.000     2.239
$add~3^ADD~0-2[0].cout[0] (adder)                                0.045     2.284
$add~3^ADD~0-3[0].cin[0] (adder)                                 0.000     2.284
$add~3^ADD~0-3[0].cout[0] (adder)                                0.045     2.329
$add~3^ADD~0-4[0].cin[0] (adder)                                 0.720     3.049
$add~3^ADD~0-4[0].cout[0] (adder)                                0.045     3.094
$add~3^ADD~0-5[0].cin[0] (adder)                                 0.000     3.094
$add~3^ADD~0-5[0].cout[0] (adder)                                0.045     3.139
$add~3^ADD~0-6[0].cin[0] (adder)                                 0.000     3.139
$add~3^ADD~0-6[0].cout[0] (adder)                                0.045     3.184
$add~3^ADD~0-7[0].cin[0] (adder)                                 0.000     3.184
$add~3^ADD~0-7[0].cout[0] (adder)                                0.045     3.229
$add~3^ADD~0-8[0].cin[0] (adder)                                 0.720     3.949
$add~3^ADD~0-8[0].cout[0] (adder)                                0.045     3.994
$add~3^ADD~0-9[0].cin[0] (adder)                                 0.000     3.994
$add~3^ADD~0-9[0].sumout[0] (adder)                              1.350     5.344
li00860.in[1] (.names)                                           0.272     5.616
li00860.out[0] (.names)                                          0.258     5.874
lo00860.D[0] (.latch)                                            0.000     5.874
data arrival time                                                          5.874

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00860.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.874
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.012


#Path 22
Startpoint: $dff~1710^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1758^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1710^Q~1.clk[0] (.latch)                                                0.098     0.098
$dff~1710^Q~1.Q[0] (.latch) [clock-to-output]                                0.151     0.248
lNOT~279.in[0] (.names)                                                      0.382     0.631
lNOT~279.out[0] (.names)                                                     0.258     0.889
$sub~1769^MIN~143-2[0].b[0] (adder)                                          0.530     1.419
$sub~1769^MIN~143-2[0].cout[0] (adder)                                       1.350     2.769
$sub~1769^MIN~143-3[0].cin[0] (adder)                                        0.000     2.769
$sub~1769^MIN~143-3[0].cout[0] (adder)                                       0.045     2.814
$sub~1769^MIN~143-4[0].cin[0] (adder)                                        0.720     3.534
$sub~1769^MIN~143-4[0].cout[0] (adder)                                       0.045     3.579
$sub~1769^MIN~143-5[0].cin[0] (adder)                                        0.000     3.579
$sub~1769^MIN~143-5[0].cout[0] (adder)                                       0.045     3.624
$sub~1769^MIN~143-6[0].cin[0] (adder)                                        0.000     3.624
$sub~1769^MIN~143-6[0].cout[0] (adder)                                       0.045     3.669
$sub~1769^MIN~143-7[0].cin[0] (adder)                                        0.000     3.669
$sub~1769^MIN~143-7[0].cout[0] (adder)                                       0.045     3.714
$sub~1769^MIN~143-8[0].cin[0] (adder)                                        0.720     4.434
$sub~1769^MIN~143-8[0].cout[0] (adder)                                       0.045     4.479
$sub~1769^MIN~143-9~dummy_output~9~0.cin[0] (adder)                          0.000     4.479
$sub~1769^MIN~143-9~dummy_output~9~0.sumout[0] (adder)                       1.350     5.829
$dff~1758^Q~8.D[0] (.latch)                                                  0.000     5.829
data arrival time                                                                      5.829

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1758^Q~8.clk[0] (.latch)                                                0.098     0.098
clock uncertainty                                                            0.000     0.098
cell setup time                                                             -0.236    -0.138
data required time                                                                    -0.138
--------------------------------------------------------------------------------------------
data required time                                                                    -0.138
data arrival time                                                                     -5.829
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -5.967


#Path 23
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~160^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~155^ADD~11-3[0].b[0] (adder)                                1.081     1.330
$add~155^ADD~11-3[0].cout[0] (adder)                             1.350     2.680
$add~155^ADD~11-4[0].cin[0] (adder)                              0.720     3.400
$add~155^ADD~11-4[0].cout[0] (adder)                             0.045     3.445
$add~155^ADD~11-5[0].cin[0] (adder)                              0.000     3.445
$add~155^ADD~11-5[0].cout[0] (adder)                             0.045     3.490
$add~155^ADD~11-6[0].cin[0] (adder)                              0.000     3.490
$add~155^ADD~11-6[0].cout[0] (adder)                             0.045     3.535
$add~155^ADD~11-7[0].cin[0] (adder)                              0.000     3.535
$add~155^ADD~11-7[0].cout[0] (adder)                             0.045     3.580
$add~155^ADD~11-8[0].cin[0] (adder)                              0.720     4.300
$add~155^ADD~11-8[0].cout[0] (adder)                             0.045     4.345
$add~155^ADD~11-9[0].cin[0] (adder)                              0.000     4.345
$add~155^ADD~11-9[0].cout[0] (adder)                             0.045     4.390
$add~155^ADD~11-10[0].cin[0] (adder)                             0.000     4.390
$add~155^ADD~11-10[0].cout[0] (adder)                            0.045     4.435
$add~155^ADD~11-11[0].cin[0] (adder)                             0.000     4.435
$add~155^ADD~11-11[0].sumout[0] (adder)                          1.350     5.785
$dff~160^Q~10.D[0] (.latch)                                      0.000     5.785
data arrival time                                                          5.785

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~160^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.785
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.923


#Path 24
Startpoint: $dff~1710^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1758^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1710^Q~1.clk[0] (.latch)                                    0.098     0.098
$dff~1710^Q~1.Q[0] (.latch) [clock-to-output]                    0.151     0.248
lNOT~279.in[0] (.names)                                          0.382     0.631
lNOT~279.out[0] (.names)                                         0.258     0.889
$sub~1769^MIN~143-2[0].b[0] (adder)                              0.530     1.419
$sub~1769^MIN~143-2[0].cout[0] (adder)                           1.350     2.769
$sub~1769^MIN~143-3[0].cin[0] (adder)                            0.000     2.769
$sub~1769^MIN~143-3[0].cout[0] (adder)                           0.045     2.814
$sub~1769^MIN~143-4[0].cin[0] (adder)                            0.720     3.534
$sub~1769^MIN~143-4[0].cout[0] (adder)                           0.045     3.579
$sub~1769^MIN~143-5[0].cin[0] (adder)                            0.000     3.579
$sub~1769^MIN~143-5[0].cout[0] (adder)                           0.045     3.624
$sub~1769^MIN~143-6[0].cin[0] (adder)                            0.000     3.624
$sub~1769^MIN~143-6[0].cout[0] (adder)                           0.045     3.669
$sub~1769^MIN~143-7[0].cin[0] (adder)                            0.000     3.669
$sub~1769^MIN~143-7[0].cout[0] (adder)                           0.045     3.714
$sub~1769^MIN~143-8[0].cin[0] (adder)                            0.720     4.434
$sub~1769^MIN~143-8[0].sumout[0] (adder)                         1.350     5.784
$dff~1758^Q~7.D[0] (.latch)                                      0.000     5.784
data arrival time                                                          5.784

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1758^Q~7.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.784
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.922


#Path 25
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~188^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~183^ADD~15-1[0].b[0] (adder)                                0.971     1.219
$add~183^ADD~15-1[0].cout[0] (adder)                             1.350     2.569
$add~183^ADD~15-2[0].cin[0] (adder)                              0.000     2.569
$add~183^ADD~15-2[0].cout[0] (adder)                             0.045     2.614
$add~183^ADD~15-3[0].cin[0] (adder)                              0.000     2.614
$add~183^ADD~15-3[0].cout[0] (adder)                             0.045     2.659
$add~183^ADD~15-4[0].cin[0] (adder)                              0.720     3.379
$add~183^ADD~15-4[0].cout[0] (adder)                             0.045     3.424
$add~183^ADD~15-5[0].cin[0] (adder)                              0.000     3.424
$add~183^ADD~15-5[0].cout[0] (adder)                             0.045     3.469
$add~183^ADD~15-6[0].cin[0] (adder)                              0.000     3.469
$add~183^ADD~15-6[0].cout[0] (adder)                             0.045     3.514
$add~183^ADD~15-7[0].cin[0] (adder)                              0.000     3.514
$add~183^ADD~15-7[0].cout[0] (adder)                             0.045     3.559
$add~183^ADD~15-8[0].cin[0] (adder)                              0.720     4.279
$add~183^ADD~15-8[0].cout[0] (adder)                             0.045     4.324
$add~183^ADD~15-9[0].cin[0] (adder)                              0.000     4.324
$add~183^ADD~15-9[0].cout[0] (adder)                             0.045     4.369
$add~183^ADD~15-10[0].cin[0] (adder)                             0.000     4.369
$add~183^ADD~15-10[0].cout[0] (adder)                            0.045     4.414
$add~183^ADD~15-11[0].cin[0] (adder)                             0.000     4.414
$add~183^ADD~15-11[0].sumout[0] (adder)                          1.350     5.764
$dff~188^Q~10.D[0] (.latch)                                      0.000     5.764
data arrival time                                                          5.764

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~188^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.903


#Path 26
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~230^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~225^ADD~21-1[0].b[0] (adder)                                0.971     1.219
$add~225^ADD~21-1[0].cout[0] (adder)                             1.350     2.569
$add~225^ADD~21-2[0].cin[0] (adder)                              0.000     2.569
$add~225^ADD~21-2[0].cout[0] (adder)                             0.045     2.614
$add~225^ADD~21-3[0].cin[0] (adder)                              0.000     2.614
$add~225^ADD~21-3[0].cout[0] (adder)                             0.045     2.659
$add~225^ADD~21-4[0].cin[0] (adder)                              0.720     3.379
$add~225^ADD~21-4[0].cout[0] (adder)                             0.045     3.424
$add~225^ADD~21-5[0].cin[0] (adder)                              0.000     3.424
$add~225^ADD~21-5[0].cout[0] (adder)                             0.045     3.469
$add~225^ADD~21-6[0].cin[0] (adder)                              0.000     3.469
$add~225^ADD~21-6[0].cout[0] (adder)                             0.045     3.514
$add~225^ADD~21-7[0].cin[0] (adder)                              0.000     3.514
$add~225^ADD~21-7[0].cout[0] (adder)                             0.045     3.559
$add~225^ADD~21-8[0].cin[0] (adder)                              0.720     4.279
$add~225^ADD~21-8[0].cout[0] (adder)                             0.045     4.324
$add~225^ADD~21-9[0].cin[0] (adder)                              0.000     4.324
$add~225^ADD~21-9[0].cout[0] (adder)                             0.045     4.369
$add~225^ADD~21-10[0].cin[0] (adder)                             0.000     4.369
$add~225^ADD~21-10[0].cout[0] (adder)                            0.045     4.414
$add~225^ADD~21-11[0].cin[0] (adder)                             0.000     4.414
$add~225^ADD~21-11[0].sumout[0] (adder)                          1.350     5.764
$dff~230^Q~10.D[0] (.latch)                                      0.000     5.764
data arrival time                                                          5.764

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~230^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.903


#Path 27
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~237^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~232^ADD~22-1[0].b[0] (adder)                                0.971     1.219
$add~232^ADD~22-1[0].cout[0] (adder)                             1.350     2.569
$add~232^ADD~22-2[0].cin[0] (adder)                              0.000     2.569
$add~232^ADD~22-2[0].cout[0] (adder)                             0.045     2.614
$add~232^ADD~22-3[0].cin[0] (adder)                              0.000     2.614
$add~232^ADD~22-3[0].cout[0] (adder)                             0.045     2.659
$add~232^ADD~22-4[0].cin[0] (adder)                              0.720     3.379
$add~232^ADD~22-4[0].cout[0] (adder)                             0.045     3.424
$add~232^ADD~22-5[0].cin[0] (adder)                              0.000     3.424
$add~232^ADD~22-5[0].cout[0] (adder)                             0.045     3.469
$add~232^ADD~22-6[0].cin[0] (adder)                              0.000     3.469
$add~232^ADD~22-6[0].cout[0] (adder)                             0.045     3.514
$add~232^ADD~22-7[0].cin[0] (adder)                              0.000     3.514
$add~232^ADD~22-7[0].cout[0] (adder)                             0.045     3.559
$add~232^ADD~22-8[0].cin[0] (adder)                              0.720     4.279
$add~232^ADD~22-8[0].cout[0] (adder)                             0.045     4.324
$add~232^ADD~22-9[0].cin[0] (adder)                              0.000     4.324
$add~232^ADD~22-9[0].cout[0] (adder)                             0.045     4.369
$add~232^ADD~22-10[0].cin[0] (adder)                             0.000     4.369
$add~232^ADD~22-10[0].cout[0] (adder)                            0.045     4.414
$add~232^ADD~22-11[0].cin[0] (adder)                             0.000     4.414
$add~232^ADD~22-11[0].sumout[0] (adder)                          1.350     5.764
$dff~237^Q~10.D[0] (.latch)                                      0.000     5.764
data arrival time                                                          5.764

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~237^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.903


#Path 28
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~160^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~155^ADD~11-3[0].b[0] (adder)                                1.081     1.330
$add~155^ADD~11-3[0].cout[0] (adder)                             1.350     2.680
$add~155^ADD~11-4[0].cin[0] (adder)                              0.720     3.400
$add~155^ADD~11-4[0].cout[0] (adder)                             0.045     3.445
$add~155^ADD~11-5[0].cin[0] (adder)                              0.000     3.445
$add~155^ADD~11-5[0].cout[0] (adder)                             0.045     3.490
$add~155^ADD~11-6[0].cin[0] (adder)                              0.000     3.490
$add~155^ADD~11-6[0].cout[0] (adder)                             0.045     3.535
$add~155^ADD~11-7[0].cin[0] (adder)                              0.000     3.535
$add~155^ADD~11-7[0].cout[0] (adder)                             0.045     3.580
$add~155^ADD~11-8[0].cin[0] (adder)                              0.720     4.300
$add~155^ADD~11-8[0].cout[0] (adder)                             0.045     4.345
$add~155^ADD~11-9[0].cin[0] (adder)                              0.000     4.345
$add~155^ADD~11-9[0].cout[0] (adder)                             0.045     4.390
$add~155^ADD~11-10[0].cin[0] (adder)                             0.000     4.390
$add~155^ADD~11-10[0].sumout[0] (adder)                          1.350     5.740
$dff~160^Q~9.D[0] (.latch)                                       0.000     5.740
data arrival time                                                          5.740

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~160^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.740
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.878


#Path 29
Startpoint: lo00852.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo00861.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00852.clk[0] (.latch)                                          0.098     0.098
lo00852.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~3^ADD~0-1[0].a[0] (adder)                                   0.640     0.889
$add~3^ADD~0-1[0].cout[0] (adder)                                1.350     2.239
$add~3^ADD~0-2[0].cin[0] (adder)                                 0.000     2.239
$add~3^ADD~0-2[0].cout[0] (adder)                                0.045     2.284
$add~3^ADD~0-3[0].cin[0] (adder)                                 0.000     2.284
$add~3^ADD~0-3[0].cout[0] (adder)                                0.045     2.329
$add~3^ADD~0-4[0].cin[0] (adder)                                 0.720     3.049
$add~3^ADD~0-4[0].cout[0] (adder)                                0.045     3.094
$add~3^ADD~0-5[0].cin[0] (adder)                                 0.000     3.094
$add~3^ADD~0-5[0].cout[0] (adder)                                0.045     3.139
$add~3^ADD~0-6[0].cin[0] (adder)                                 0.000     3.139
$add~3^ADD~0-6[0].cout[0] (adder)                                0.045     3.184
$add~3^ADD~0-7[0].cin[0] (adder)                                 0.000     3.184
$add~3^ADD~0-7[0].cout[0] (adder)                                0.045     3.229
$add~3^ADD~0-8[0].cin[0] (adder)                                 0.720     3.949
$add~3^ADD~0-8[0].cout[0] (adder)                                0.045     3.994
$add~3^ADD~0-9[0].cin[0] (adder)                                 0.000     3.994
$add~3^ADD~0-9[0].cout[0] (adder)                                0.045     4.039
$add~3^ADD~0-10[0].cin[0] (adder)                                0.000     4.039
$add~3^ADD~0-10[0].sumout[0] (adder)                             1.350     5.389
li00861.in[1] (.names)                                           0.073     5.461
li00861.out[0] (.names)                                          0.258     5.720
lo00861.D[0] (.latch)                                            0.000     5.720
data arrival time                                                          5.720

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00861.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.858


#Path 30
Startpoint: lo01063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo01072.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01063.clk[0] (.latch)                                          0.098     0.098
lo01063.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~4^ADD~1-1[0].a[0] (adder)                                   0.640     0.889
$add~4^ADD~1-1[0].cout[0] (adder)                                1.350     2.239
$add~4^ADD~1-2[0].cin[0] (adder)                                 0.000     2.239
$add~4^ADD~1-2[0].cout[0] (adder)                                0.045     2.284
$add~4^ADD~1-3[0].cin[0] (adder)                                 0.000     2.284
$add~4^ADD~1-3[0].cout[0] (adder)                                0.045     2.329
$add~4^ADD~1-4[0].cin[0] (adder)                                 0.720     3.049
$add~4^ADD~1-4[0].cout[0] (adder)                                0.045     3.094
$add~4^ADD~1-5[0].cin[0] (adder)                                 0.000     3.094
$add~4^ADD~1-5[0].cout[0] (adder)                                0.045     3.139
$add~4^ADD~1-6[0].cin[0] (adder)                                 0.000     3.139
$add~4^ADD~1-6[0].cout[0] (adder)                                0.045     3.184
$add~4^ADD~1-7[0].cin[0] (adder)                                 0.000     3.184
$add~4^ADD~1-7[0].cout[0] (adder)                                0.045     3.229
$add~4^ADD~1-8[0].cin[0] (adder)                                 0.720     3.949
$add~4^ADD~1-8[0].cout[0] (adder)                                0.045     3.994
$add~4^ADD~1-9[0].cin[0] (adder)                                 0.000     3.994
$add~4^ADD~1-9[0].cout[0] (adder)                                0.045     4.039
$add~4^ADD~1-10[0].cin[0] (adder)                                0.000     4.039
$add~4^ADD~1-10[0].sumout[0] (adder)                             1.350     5.389
li01072.in[1] (.names)                                           0.073     5.461
li01072.out[0] (.names)                                          0.258     5.720
lo01072.D[0] (.latch)                                            0.000     5.720
data arrival time                                                          5.720

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01072.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.858


#Path 31
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~237^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~232^ADD~22-1[0].b[0] (adder)                                0.971     1.219
$add~232^ADD~22-1[0].cout[0] (adder)                             1.350     2.569
$add~232^ADD~22-2[0].cin[0] (adder)                              0.000     2.569
$add~232^ADD~22-2[0].cout[0] (adder)                             0.045     2.614
$add~232^ADD~22-3[0].cin[0] (adder)                              0.000     2.614
$add~232^ADD~22-3[0].cout[0] (adder)                             0.045     2.659
$add~232^ADD~22-4[0].cin[0] (adder)                              0.720     3.379
$add~232^ADD~22-4[0].cout[0] (adder)                             0.045     3.424
$add~232^ADD~22-5[0].cin[0] (adder)                              0.000     3.424
$add~232^ADD~22-5[0].cout[0] (adder)                             0.045     3.469
$add~232^ADD~22-6[0].cin[0] (adder)                              0.000     3.469
$add~232^ADD~22-6[0].cout[0] (adder)                             0.045     3.514
$add~232^ADD~22-7[0].cin[0] (adder)                              0.000     3.514
$add~232^ADD~22-7[0].cout[0] (adder)                             0.045     3.559
$add~232^ADD~22-8[0].cin[0] (adder)                              0.720     4.279
$add~232^ADD~22-8[0].cout[0] (adder)                             0.045     4.324
$add~232^ADD~22-9[0].cin[0] (adder)                              0.000     4.324
$add~232^ADD~22-9[0].cout[0] (adder)                             0.045     4.369
$add~232^ADD~22-10[0].cin[0] (adder)                             0.000     4.369
$add~232^ADD~22-10[0].sumout[0] (adder)                          1.350     5.719
$dff~237^Q~9.D[0] (.latch)                                       0.000     5.719
data arrival time                                                          5.719

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~237^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.858


#Path 32
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~230^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~225^ADD~21-1[0].b[0] (adder)                                0.971     1.219
$add~225^ADD~21-1[0].cout[0] (adder)                             1.350     2.569
$add~225^ADD~21-2[0].cin[0] (adder)                              0.000     2.569
$add~225^ADD~21-2[0].cout[0] (adder)                             0.045     2.614
$add~225^ADD~21-3[0].cin[0] (adder)                              0.000     2.614
$add~225^ADD~21-3[0].cout[0] (adder)                             0.045     2.659
$add~225^ADD~21-4[0].cin[0] (adder)                              0.720     3.379
$add~225^ADD~21-4[0].cout[0] (adder)                             0.045     3.424
$add~225^ADD~21-5[0].cin[0] (adder)                              0.000     3.424
$add~225^ADD~21-5[0].cout[0] (adder)                             0.045     3.469
$add~225^ADD~21-6[0].cin[0] (adder)                              0.000     3.469
$add~225^ADD~21-6[0].cout[0] (adder)                             0.045     3.514
$add~225^ADD~21-7[0].cin[0] (adder)                              0.000     3.514
$add~225^ADD~21-7[0].cout[0] (adder)                             0.045     3.559
$add~225^ADD~21-8[0].cin[0] (adder)                              0.720     4.279
$add~225^ADD~21-8[0].cout[0] (adder)                             0.045     4.324
$add~225^ADD~21-9[0].cin[0] (adder)                              0.000     4.324
$add~225^ADD~21-9[0].cout[0] (adder)                             0.045     4.369
$add~225^ADD~21-10[0].cin[0] (adder)                             0.000     4.369
$add~225^ADD~21-10[0].sumout[0] (adder)                          1.350     5.719
$dff~230^Q~9.D[0] (.latch)                                       0.000     5.719
data arrival time                                                          5.719

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~230^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.858


#Path 33
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~188^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~183^ADD~15-1[0].b[0] (adder)                                0.971     1.219
$add~183^ADD~15-1[0].cout[0] (adder)                             1.350     2.569
$add~183^ADD~15-2[0].cin[0] (adder)                              0.000     2.569
$add~183^ADD~15-2[0].cout[0] (adder)                             0.045     2.614
$add~183^ADD~15-3[0].cin[0] (adder)                              0.000     2.614
$add~183^ADD~15-3[0].cout[0] (adder)                             0.045     2.659
$add~183^ADD~15-4[0].cin[0] (adder)                              0.720     3.379
$add~183^ADD~15-4[0].cout[0] (adder)                             0.045     3.424
$add~183^ADD~15-5[0].cin[0] (adder)                              0.000     3.424
$add~183^ADD~15-5[0].cout[0] (adder)                             0.045     3.469
$add~183^ADD~15-6[0].cin[0] (adder)                              0.000     3.469
$add~183^ADD~15-6[0].cout[0] (adder)                             0.045     3.514
$add~183^ADD~15-7[0].cin[0] (adder)                              0.000     3.514
$add~183^ADD~15-7[0].cout[0] (adder)                             0.045     3.559
$add~183^ADD~15-8[0].cin[0] (adder)                              0.720     4.279
$add~183^ADD~15-8[0].cout[0] (adder)                             0.045     4.324
$add~183^ADD~15-9[0].cin[0] (adder)                              0.000     4.324
$add~183^ADD~15-9[0].cout[0] (adder)                             0.045     4.369
$add~183^ADD~15-10[0].cin[0] (adder)                             0.000     4.369
$add~183^ADD~15-10[0].sumout[0] (adder)                          1.350     5.719
$dff~188^Q~9.D[0] (.latch)                                       0.000     5.719
data arrival time                                                          5.719

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~188^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.858


#Path 34
Startpoint: lo03455.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03321.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03455.clk[0] (.latch)                                          0.098     0.098
lo03455.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~767^ADD~65-1[0].a[0] (adder)                                0.971     1.219
$add~767^ADD~65-1[0].cout[0] (adder)                             1.350     2.569
$add~767^ADD~65-2[0].cin[0] (adder)                              0.000     2.569
$add~767^ADD~65-2[0].cout[0] (adder)                             0.045     2.614
$add~767^ADD~65-3[0].cin[0] (adder)                              0.000     2.614
$add~767^ADD~65-3[0].cout[0] (adder)                             0.045     2.659
$add~767^ADD~65-4[0].cin[0] (adder)                              0.720     3.379
$add~767^ADD~65-4[0].cout[0] (adder)                             0.045     3.424
$add~767^ADD~65-5[0].cin[0] (adder)                              0.000     3.424
$add~767^ADD~65-5[0].cout[0] (adder)                             0.045     3.469
$add~767^ADD~65-6[0].cin[0] (adder)                              0.000     3.469
$add~767^ADD~65-6[0].cout[0] (adder)                             0.045     3.514
$add~767^ADD~65-7[0].cin[0] (adder)                              0.000     3.514
$add~767^ADD~65-7[0].cout[0] (adder)                             0.045     3.559
$add~767^ADD~65-8[0].cin[0] (adder)                              0.720     4.279
$add~767^ADD~65-8[0].cout[0] (adder)                             0.045     4.324
$add~767^ADD~65-9[0].cin[0] (adder)                              0.000     4.324
$add~767^ADD~65-9[0].cout[0] (adder)                             0.045     4.369
$add~767^ADD~65-10[0].cin[0] (adder)                             0.000     4.369
$add~767^ADD~65-10[0].sumout[0] (adder)                          1.350     5.719
lo03321.D[0] (.latch)                                            0.000     5.719
data arrival time                                                          5.719

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03321.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.858


#Path 35
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~160^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~155^ADD~11-3[0].b[0] (adder)                                1.081     1.330
$add~155^ADD~11-3[0].cout[0] (adder)                             1.350     2.680
$add~155^ADD~11-4[0].cin[0] (adder)                              0.720     3.400
$add~155^ADD~11-4[0].cout[0] (adder)                             0.045     3.445
$add~155^ADD~11-5[0].cin[0] (adder)                              0.000     3.445
$add~155^ADD~11-5[0].cout[0] (adder)                             0.045     3.490
$add~155^ADD~11-6[0].cin[0] (adder)                              0.000     3.490
$add~155^ADD~11-6[0].cout[0] (adder)                             0.045     3.535
$add~155^ADD~11-7[0].cin[0] (adder)                              0.000     3.535
$add~155^ADD~11-7[0].cout[0] (adder)                             0.045     3.580
$add~155^ADD~11-8[0].cin[0] (adder)                              0.720     4.300
$add~155^ADD~11-8[0].cout[0] (adder)                             0.045     4.345
$add~155^ADD~11-9[0].cin[0] (adder)                              0.000     4.345
$add~155^ADD~11-9[0].sumout[0] (adder)                           1.350     5.695
$dff~160^Q~8.D[0] (.latch)                                       0.000     5.695
data arrival time                                                          5.695

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~160^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.695
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.833


#Path 36
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~188^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~183^ADD~15-1[0].b[0] (adder)                                0.971     1.219
$add~183^ADD~15-1[0].cout[0] (adder)                             1.350     2.569
$add~183^ADD~15-2[0].cin[0] (adder)                              0.000     2.569
$add~183^ADD~15-2[0].cout[0] (adder)                             0.045     2.614
$add~183^ADD~15-3[0].cin[0] (adder)                              0.000     2.614
$add~183^ADD~15-3[0].cout[0] (adder)                             0.045     2.659
$add~183^ADD~15-4[0].cin[0] (adder)                              0.720     3.379
$add~183^ADD~15-4[0].cout[0] (adder)                             0.045     3.424
$add~183^ADD~15-5[0].cin[0] (adder)                              0.000     3.424
$add~183^ADD~15-5[0].cout[0] (adder)                             0.045     3.469
$add~183^ADD~15-6[0].cin[0] (adder)                              0.000     3.469
$add~183^ADD~15-6[0].cout[0] (adder)                             0.045     3.514
$add~183^ADD~15-7[0].cin[0] (adder)                              0.000     3.514
$add~183^ADD~15-7[0].cout[0] (adder)                             0.045     3.559
$add~183^ADD~15-8[0].cin[0] (adder)                              0.720     4.279
$add~183^ADD~15-8[0].cout[0] (adder)                             0.045     4.324
$add~183^ADD~15-9[0].cin[0] (adder)                              0.000     4.324
$add~183^ADD~15-9[0].sumout[0] (adder)                           1.350     5.674
$dff~188^Q~8.D[0] (.latch)                                       0.000     5.674
data arrival time                                                          5.674

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~188^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.813


#Path 37
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~174^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~169^ADD~13-3[0].b[0] (adder)                                0.971     1.219
$add~169^ADD~13-3[0].cout[0] (adder)                             1.350     2.569
$add~169^ADD~13-4[0].cin[0] (adder)                              0.720     3.289
$add~169^ADD~13-4[0].cout[0] (adder)                             0.045     3.334
$add~169^ADD~13-5[0].cin[0] (adder)                              0.000     3.334
$add~169^ADD~13-5[0].cout[0] (adder)                             0.045     3.379
$add~169^ADD~13-6[0].cin[0] (adder)                              0.000     3.379
$add~169^ADD~13-6[0].cout[0] (adder)                             0.045     3.424
$add~169^ADD~13-7[0].cin[0] (adder)                              0.000     3.424
$add~169^ADD~13-7[0].cout[0] (adder)                             0.045     3.469
$add~169^ADD~13-8[0].cin[0] (adder)                              0.720     4.189
$add~169^ADD~13-8[0].cout[0] (adder)                             0.045     4.234
$add~169^ADD~13-9[0].cin[0] (adder)                              0.000     4.234
$add~169^ADD~13-9[0].cout[0] (adder)                             0.045     4.279
$add~169^ADD~13-10[0].cin[0] (adder)                             0.000     4.279
$add~169^ADD~13-10[0].cout[0] (adder)                            0.045     4.324
$add~169^ADD~13-11[0].cin[0] (adder)                             0.000     4.324
$add~169^ADD~13-11[0].sumout[0] (adder)                          1.350     5.674
$dff~174^Q~10.D[0] (.latch)                                      0.000     5.674
data arrival time                                                          5.674

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~174^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.813


#Path 38
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~167^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~162^ADD~12-3[0].b[0] (adder)                                0.971     1.219
$add~162^ADD~12-3[0].cout[0] (adder)                             1.350     2.569
$add~162^ADD~12-4[0].cin[0] (adder)                              0.720     3.289
$add~162^ADD~12-4[0].cout[0] (adder)                             0.045     3.334
$add~162^ADD~12-5[0].cin[0] (adder)                              0.000     3.334
$add~162^ADD~12-5[0].cout[0] (adder)                             0.045     3.379
$add~162^ADD~12-6[0].cin[0] (adder)                              0.000     3.379
$add~162^ADD~12-6[0].cout[0] (adder)                             0.045     3.424
$add~162^ADD~12-7[0].cin[0] (adder)                              0.000     3.424
$add~162^ADD~12-7[0].cout[0] (adder)                             0.045     3.469
$add~162^ADD~12-8[0].cin[0] (adder)                              0.720     4.189
$add~162^ADD~12-8[0].cout[0] (adder)                             0.045     4.234
$add~162^ADD~12-9[0].cin[0] (adder)                              0.000     4.234
$add~162^ADD~12-9[0].cout[0] (adder)                             0.045     4.279
$add~162^ADD~12-10[0].cin[0] (adder)                             0.000     4.279
$add~162^ADD~12-10[0].cout[0] (adder)                            0.045     4.324
$add~162^ADD~12-11[0].cin[0] (adder)                             0.000     4.324
$add~162^ADD~12-11[0].sumout[0] (adder)                          1.350     5.674
$dff~167^Q~10.D[0] (.latch)                                      0.000     5.674
data arrival time                                                          5.674

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~167^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.813


#Path 39
Startpoint: lo05253.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05268.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05253.clk[0] (.latch)                                          0.098     0.098
lo05253.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~899^ADD~109-2[0].b[0] (adder)                               0.971     1.219
$add~899^ADD~109-2[0].cout[0] (adder)                            1.350     2.569
$add~899^ADD~109-3[0].cin[0] (adder)                             0.000     2.569
$add~899^ADD~109-3[0].cout[0] (adder)                            0.045     2.614
$add~899^ADD~109-4[0].cin[0] (adder)                             0.720     3.334
$add~899^ADD~109-4[0].cout[0] (adder)                            0.045     3.379
$add~899^ADD~109-5[0].cin[0] (adder)                             0.000     3.379
$add~899^ADD~109-5[0].cout[0] (adder)                            0.045     3.424
$add~899^ADD~109-6[0].cin[0] (adder)                             0.000     3.424
$add~899^ADD~109-6[0].cout[0] (adder)                            0.045     3.469
$add~899^ADD~109-7[0].cin[0] (adder)                             0.000     3.469
$add~899^ADD~109-7[0].cout[0] (adder)                            0.045     3.514
$add~899^ADD~109-8[0].cin[0] (adder)                             0.720     4.234
$add~899^ADD~109-8[0].cout[0] (adder)                            0.045     4.279
$add~899^ADD~109-9[0].cin[0] (adder)                             0.000     4.279
$add~899^ADD~109-9[0].cout[0] (adder)                            0.045     4.324
$add~899^ADD~109-10[0].cin[0] (adder)                            0.000     4.324
$add~899^ADD~109-10[0].sumout[0] (adder)                         1.350     5.674
lo05268.D[0] (.latch)                                            0.000     5.674
data arrival time                                                          5.674

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05268.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.813


#Path 40
Startpoint: lo03455.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03320.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03455.clk[0] (.latch)                                          0.098     0.098
lo03455.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~767^ADD~65-1[0].a[0] (adder)                                0.971     1.219
$add~767^ADD~65-1[0].cout[0] (adder)                             1.350     2.569
$add~767^ADD~65-2[0].cin[0] (adder)                              0.000     2.569
$add~767^ADD~65-2[0].cout[0] (adder)                             0.045     2.614
$add~767^ADD~65-3[0].cin[0] (adder)                              0.000     2.614
$add~767^ADD~65-3[0].cout[0] (adder)                             0.045     2.659
$add~767^ADD~65-4[0].cin[0] (adder)                              0.720     3.379
$add~767^ADD~65-4[0].cout[0] (adder)                             0.045     3.424
$add~767^ADD~65-5[0].cin[0] (adder)                              0.000     3.424
$add~767^ADD~65-5[0].cout[0] (adder)                             0.045     3.469
$add~767^ADD~65-6[0].cin[0] (adder)                              0.000     3.469
$add~767^ADD~65-6[0].cout[0] (adder)                             0.045     3.514
$add~767^ADD~65-7[0].cin[0] (adder)                              0.000     3.514
$add~767^ADD~65-7[0].cout[0] (adder)                             0.045     3.559
$add~767^ADD~65-8[0].cin[0] (adder)                              0.720     4.279
$add~767^ADD~65-8[0].cout[0] (adder)                             0.045     4.324
$add~767^ADD~65-9[0].cin[0] (adder)                              0.000     4.324
$add~767^ADD~65-9[0].sumout[0] (adder)                           1.350     5.674
lo03320.D[0] (.latch)                                            0.000     5.674
data arrival time                                                          5.674

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03320.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.813


#Path 41
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~237^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~232^ADD~22-1[0].b[0] (adder)                                0.971     1.219
$add~232^ADD~22-1[0].cout[0] (adder)                             1.350     2.569
$add~232^ADD~22-2[0].cin[0] (adder)                              0.000     2.569
$add~232^ADD~22-2[0].cout[0] (adder)                             0.045     2.614
$add~232^ADD~22-3[0].cin[0] (adder)                              0.000     2.614
$add~232^ADD~22-3[0].cout[0] (adder)                             0.045     2.659
$add~232^ADD~22-4[0].cin[0] (adder)                              0.720     3.379
$add~232^ADD~22-4[0].cout[0] (adder)                             0.045     3.424
$add~232^ADD~22-5[0].cin[0] (adder)                              0.000     3.424
$add~232^ADD~22-5[0].cout[0] (adder)                             0.045     3.469
$add~232^ADD~22-6[0].cin[0] (adder)                              0.000     3.469
$add~232^ADD~22-6[0].cout[0] (adder)                             0.045     3.514
$add~232^ADD~22-7[0].cin[0] (adder)                              0.000     3.514
$add~232^ADD~22-7[0].cout[0] (adder)                             0.045     3.559
$add~232^ADD~22-8[0].cin[0] (adder)                              0.720     4.279
$add~232^ADD~22-8[0].cout[0] (adder)                             0.045     4.324
$add~232^ADD~22-9[0].cin[0] (adder)                              0.000     4.324
$add~232^ADD~22-9[0].sumout[0] (adder)                           1.350     5.674
$dff~237^Q~8.D[0] (.latch)                                       0.000     5.674
data arrival time                                                          5.674

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~237^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.813


#Path 42
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~230^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~225^ADD~21-1[0].b[0] (adder)                                0.971     1.219
$add~225^ADD~21-1[0].cout[0] (adder)                             1.350     2.569
$add~225^ADD~21-2[0].cin[0] (adder)                              0.000     2.569
$add~225^ADD~21-2[0].cout[0] (adder)                             0.045     2.614
$add~225^ADD~21-3[0].cin[0] (adder)                              0.000     2.614
$add~225^ADD~21-3[0].cout[0] (adder)                             0.045     2.659
$add~225^ADD~21-4[0].cin[0] (adder)                              0.720     3.379
$add~225^ADD~21-4[0].cout[0] (adder)                             0.045     3.424
$add~225^ADD~21-5[0].cin[0] (adder)                              0.000     3.424
$add~225^ADD~21-5[0].cout[0] (adder)                             0.045     3.469
$add~225^ADD~21-6[0].cin[0] (adder)                              0.000     3.469
$add~225^ADD~21-6[0].cout[0] (adder)                             0.045     3.514
$add~225^ADD~21-7[0].cin[0] (adder)                              0.000     3.514
$add~225^ADD~21-7[0].cout[0] (adder)                             0.045     3.559
$add~225^ADD~21-8[0].cin[0] (adder)                              0.720     4.279
$add~225^ADD~21-8[0].cout[0] (adder)                             0.045     4.324
$add~225^ADD~21-9[0].cin[0] (adder)                              0.000     4.324
$add~225^ADD~21-9[0].sumout[0] (adder)                           1.350     5.674
$dff~230^Q~8.D[0] (.latch)                                       0.000     5.674
data arrival time                                                          5.674

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~230^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.813


#Path 43
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~132^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~127^ADD~7-1[0].b[0] (adder)                                 0.861     1.109
$add~127^ADD~7-1[0].cout[0] (adder)                              1.350     2.459
$add~127^ADD~7-2[0].cin[0] (adder)                               0.000     2.459
$add~127^ADD~7-2[0].cout[0] (adder)                              0.045     2.504
$add~127^ADD~7-3[0].cin[0] (adder)                               0.000     2.504
$add~127^ADD~7-3[0].cout[0] (adder)                              0.045     2.549
$add~127^ADD~7-4[0].cin[0] (adder)                               0.720     3.269
$add~127^ADD~7-4[0].cout[0] (adder)                              0.045     3.314
$add~127^ADD~7-5[0].cin[0] (adder)                               0.000     3.314
$add~127^ADD~7-5[0].cout[0] (adder)                              0.045     3.359
$add~127^ADD~7-6[0].cin[0] (adder)                               0.000     3.359
$add~127^ADD~7-6[0].cout[0] (adder)                              0.045     3.404
$add~127^ADD~7-7[0].cin[0] (adder)                               0.000     3.404
$add~127^ADD~7-7[0].cout[0] (adder)                              0.045     3.449
$add~127^ADD~7-8[0].cin[0] (adder)                               0.720     4.169
$add~127^ADD~7-8[0].cout[0] (adder)                              0.045     4.214
$add~127^ADD~7-9[0].cin[0] (adder)                               0.000     4.214
$add~127^ADD~7-9[0].cout[0] (adder)                              0.045     4.259
$add~127^ADD~7-10[0].cin[0] (adder)                              0.000     4.259
$add~127^ADD~7-10[0].cout[0] (adder)                             0.045     4.304
$add~127^ADD~7-11[0].cin[0] (adder)                              0.000     4.304
$add~127^ADD~7-11[0].sumout[0] (adder)                           1.350     5.654
$dff~132^Q~10.D[0] (.latch)                                      0.000     5.654
data arrival time                                                          5.654

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~132^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.793


#Path 44
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~104^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~99^ADD~3-1[0].b[0] (adder)                                  0.861     1.109
$add~99^ADD~3-1[0].cout[0] (adder)                               1.350     2.459
$add~99^ADD~3-2[0].cin[0] (adder)                                0.000     2.459
$add~99^ADD~3-2[0].cout[0] (adder)                               0.045     2.504
$add~99^ADD~3-3[0].cin[0] (adder)                                0.000     2.504
$add~99^ADD~3-3[0].cout[0] (adder)                               0.045     2.549
$add~99^ADD~3-4[0].cin[0] (adder)                                0.720     3.269
$add~99^ADD~3-4[0].cout[0] (adder)                               0.045     3.314
$add~99^ADD~3-5[0].cin[0] (adder)                                0.000     3.314
$add~99^ADD~3-5[0].cout[0] (adder)                               0.045     3.359
$add~99^ADD~3-6[0].cin[0] (adder)                                0.000     3.359
$add~99^ADD~3-6[0].cout[0] (adder)                               0.045     3.404
$add~99^ADD~3-7[0].cin[0] (adder)                                0.000     3.404
$add~99^ADD~3-7[0].cout[0] (adder)                               0.045     3.449
$add~99^ADD~3-8[0].cin[0] (adder)                                0.720     4.169
$add~99^ADD~3-8[0].cout[0] (adder)                               0.045     4.214
$add~99^ADD~3-9[0].cin[0] (adder)                                0.000     4.214
$add~99^ADD~3-9[0].cout[0] (adder)                               0.045     4.259
$add~99^ADD~3-10[0].cin[0] (adder)                               0.000     4.259
$add~99^ADD~3-10[0].cout[0] (adder)                              0.045     4.304
$add~99^ADD~3-11[0].cin[0] (adder)                               0.000     4.304
$add~99^ADD~3-11[0].sumout[0] (adder)                            1.350     5.654
$dff~104^Q~10.D[0] (.latch)                                      0.000     5.654
data arrival time                                                          5.654

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~104^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.793


#Path 45
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~181^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~176^ADD~14-1[0].b[0] (adder)                                0.861     1.109
$add~176^ADD~14-1[0].cout[0] (adder)                             1.350     2.459
$add~176^ADD~14-2[0].cin[0] (adder)                              0.000     2.459
$add~176^ADD~14-2[0].cout[0] (adder)                             0.045     2.504
$add~176^ADD~14-3[0].cin[0] (adder)                              0.000     2.504
$add~176^ADD~14-3[0].cout[0] (adder)                             0.045     2.549
$add~176^ADD~14-4[0].cin[0] (adder)                              0.720     3.269
$add~176^ADD~14-4[0].cout[0] (adder)                             0.045     3.314
$add~176^ADD~14-5[0].cin[0] (adder)                              0.000     3.314
$add~176^ADD~14-5[0].cout[0] (adder)                             0.045     3.359
$add~176^ADD~14-6[0].cin[0] (adder)                              0.000     3.359
$add~176^ADD~14-6[0].cout[0] (adder)                             0.045     3.404
$add~176^ADD~14-7[0].cin[0] (adder)                              0.000     3.404
$add~176^ADD~14-7[0].cout[0] (adder)                             0.045     3.449
$add~176^ADD~14-8[0].cin[0] (adder)                              0.720     4.169
$add~176^ADD~14-8[0].cout[0] (adder)                             0.045     4.214
$add~176^ADD~14-9[0].cin[0] (adder)                              0.000     4.214
$add~176^ADD~14-9[0].cout[0] (adder)                             0.045     4.259
$add~176^ADD~14-10[0].cin[0] (adder)                             0.000     4.259
$add~176^ADD~14-10[0].cout[0] (adder)                            0.045     4.304
$add~176^ADD~14-11[0].cin[0] (adder)                             0.000     4.304
$add~176^ADD~14-11[0].sumout[0] (adder)                          1.350     5.654
$dff~181^Q~10.D[0] (.latch)                                      0.000     5.654
data arrival time                                                          5.654

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~181^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.793


#Path 46
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~209^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~204^ADD~18-1[0].b[0] (adder)                                0.861     1.109
$add~204^ADD~18-1[0].cout[0] (adder)                             1.350     2.459
$add~204^ADD~18-2[0].cin[0] (adder)                              0.000     2.459
$add~204^ADD~18-2[0].cout[0] (adder)                             0.045     2.504
$add~204^ADD~18-3[0].cin[0] (adder)                              0.000     2.504
$add~204^ADD~18-3[0].cout[0] (adder)                             0.045     2.549
$add~204^ADD~18-4[0].cin[0] (adder)                              0.720     3.269
$add~204^ADD~18-4[0].cout[0] (adder)                             0.045     3.314
$add~204^ADD~18-5[0].cin[0] (adder)                              0.000     3.314
$add~204^ADD~18-5[0].cout[0] (adder)                             0.045     3.359
$add~204^ADD~18-6[0].cin[0] (adder)                              0.000     3.359
$add~204^ADD~18-6[0].cout[0] (adder)                             0.045     3.404
$add~204^ADD~18-7[0].cin[0] (adder)                              0.000     3.404
$add~204^ADD~18-7[0].cout[0] (adder)                             0.045     3.449
$add~204^ADD~18-8[0].cin[0] (adder)                              0.720     4.169
$add~204^ADD~18-8[0].cout[0] (adder)                             0.045     4.214
$add~204^ADD~18-9[0].cin[0] (adder)                              0.000     4.214
$add~204^ADD~18-9[0].cout[0] (adder)                             0.045     4.259
$add~204^ADD~18-10[0].cin[0] (adder)                             0.000     4.259
$add~204^ADD~18-10[0].cout[0] (adder)                            0.045     4.304
$add~204^ADD~18-11[0].cin[0] (adder)                             0.000     4.304
$add~204^ADD~18-11[0].sumout[0] (adder)                          1.350     5.654
$dff~209^Q~10.D[0] (.latch)                                      0.000     5.654
data arrival time                                                          5.654

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~209^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.793


#Path 47
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~160^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~155^ADD~11-3[0].b[0] (adder)                                1.081     1.330
$add~155^ADD~11-3[0].cout[0] (adder)                             1.350     2.680
$add~155^ADD~11-4[0].cin[0] (adder)                              0.720     3.400
$add~155^ADD~11-4[0].cout[0] (adder)                             0.045     3.445
$add~155^ADD~11-5[0].cin[0] (adder)                              0.000     3.445
$add~155^ADD~11-5[0].cout[0] (adder)                             0.045     3.490
$add~155^ADD~11-6[0].cin[0] (adder)                              0.000     3.490
$add~155^ADD~11-6[0].cout[0] (adder)                             0.045     3.535
$add~155^ADD~11-7[0].cin[0] (adder)                              0.000     3.535
$add~155^ADD~11-7[0].cout[0] (adder)                             0.045     3.580
$add~155^ADD~11-8[0].cin[0] (adder)                              0.720     4.300
$add~155^ADD~11-8[0].sumout[0] (adder)                           1.350     5.650
$dff~160^Q~7.D[0] (.latch)                                       0.000     5.650
data arrival time                                                          5.650

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~160^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.650
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.788


#Path 48
Startpoint: lo03455.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03319.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03455.clk[0] (.latch)                                          0.098     0.098
lo03455.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~767^ADD~65-1[0].a[0] (adder)                                0.971     1.219
$add~767^ADD~65-1[0].cout[0] (adder)                             1.350     2.569
$add~767^ADD~65-2[0].cin[0] (adder)                              0.000     2.569
$add~767^ADD~65-2[0].cout[0] (adder)                             0.045     2.614
$add~767^ADD~65-3[0].cin[0] (adder)                              0.000     2.614
$add~767^ADD~65-3[0].cout[0] (adder)                             0.045     2.659
$add~767^ADD~65-4[0].cin[0] (adder)                              0.720     3.379
$add~767^ADD~65-4[0].cout[0] (adder)                             0.045     3.424
$add~767^ADD~65-5[0].cin[0] (adder)                              0.000     3.424
$add~767^ADD~65-5[0].cout[0] (adder)                             0.045     3.469
$add~767^ADD~65-6[0].cin[0] (adder)                              0.000     3.469
$add~767^ADD~65-6[0].cout[0] (adder)                             0.045     3.514
$add~767^ADD~65-7[0].cin[0] (adder)                              0.000     3.514
$add~767^ADD~65-7[0].cout[0] (adder)                             0.045     3.559
$add~767^ADD~65-8[0].cin[0] (adder)                              0.720     4.279
$add~767^ADD~65-8[0].sumout[0] (adder)                           1.350     5.629
lo03319.D[0] (.latch)                                            0.000     5.629
data arrival time                                                          5.629

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03319.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.768


#Path 49
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~237^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~232^ADD~22-1[0].b[0] (adder)                                0.971     1.219
$add~232^ADD~22-1[0].cout[0] (adder)                             1.350     2.569
$add~232^ADD~22-2[0].cin[0] (adder)                              0.000     2.569
$add~232^ADD~22-2[0].cout[0] (adder)                             0.045     2.614
$add~232^ADD~22-3[0].cin[0] (adder)                              0.000     2.614
$add~232^ADD~22-3[0].cout[0] (adder)                             0.045     2.659
$add~232^ADD~22-4[0].cin[0] (adder)                              0.720     3.379
$add~232^ADD~22-4[0].cout[0] (adder)                             0.045     3.424
$add~232^ADD~22-5[0].cin[0] (adder)                              0.000     3.424
$add~232^ADD~22-5[0].cout[0] (adder)                             0.045     3.469
$add~232^ADD~22-6[0].cin[0] (adder)                              0.000     3.469
$add~232^ADD~22-6[0].cout[0] (adder)                             0.045     3.514
$add~232^ADD~22-7[0].cin[0] (adder)                              0.000     3.514
$add~232^ADD~22-7[0].cout[0] (adder)                             0.045     3.559
$add~232^ADD~22-8[0].cin[0] (adder)                              0.720     4.279
$add~232^ADD~22-8[0].sumout[0] (adder)                           1.350     5.629
$dff~237^Q~7.D[0] (.latch)                                       0.000     5.629
data arrival time                                                          5.629

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~237^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.768


#Path 50
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~230^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~225^ADD~21-1[0].b[0] (adder)                                0.971     1.219
$add~225^ADD~21-1[0].cout[0] (adder)                             1.350     2.569
$add~225^ADD~21-2[0].cin[0] (adder)                              0.000     2.569
$add~225^ADD~21-2[0].cout[0] (adder)                             0.045     2.614
$add~225^ADD~21-3[0].cin[0] (adder)                              0.000     2.614
$add~225^ADD~21-3[0].cout[0] (adder)                             0.045     2.659
$add~225^ADD~21-4[0].cin[0] (adder)                              0.720     3.379
$add~225^ADD~21-4[0].cout[0] (adder)                             0.045     3.424
$add~225^ADD~21-5[0].cin[0] (adder)                              0.000     3.424
$add~225^ADD~21-5[0].cout[0] (adder)                             0.045     3.469
$add~225^ADD~21-6[0].cin[0] (adder)                              0.000     3.469
$add~225^ADD~21-6[0].cout[0] (adder)                             0.045     3.514
$add~225^ADD~21-7[0].cin[0] (adder)                              0.000     3.514
$add~225^ADD~21-7[0].cout[0] (adder)                             0.045     3.559
$add~225^ADD~21-8[0].cin[0] (adder)                              0.720     4.279
$add~225^ADD~21-8[0].sumout[0] (adder)                           1.350     5.629
$dff~230^Q~7.D[0] (.latch)                                       0.000     5.629
data arrival time                                                          5.629

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~230^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.768


#Path 51
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~188^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~183^ADD~15-1[0].b[0] (adder)                                0.971     1.219
$add~183^ADD~15-1[0].cout[0] (adder)                             1.350     2.569
$add~183^ADD~15-2[0].cin[0] (adder)                              0.000     2.569
$add~183^ADD~15-2[0].cout[0] (adder)                             0.045     2.614
$add~183^ADD~15-3[0].cin[0] (adder)                              0.000     2.614
$add~183^ADD~15-3[0].cout[0] (adder)                             0.045     2.659
$add~183^ADD~15-4[0].cin[0] (adder)                              0.720     3.379
$add~183^ADD~15-4[0].cout[0] (adder)                             0.045     3.424
$add~183^ADD~15-5[0].cin[0] (adder)                              0.000     3.424
$add~183^ADD~15-5[0].cout[0] (adder)                             0.045     3.469
$add~183^ADD~15-6[0].cin[0] (adder)                              0.000     3.469
$add~183^ADD~15-6[0].cout[0] (adder)                             0.045     3.514
$add~183^ADD~15-7[0].cin[0] (adder)                              0.000     3.514
$add~183^ADD~15-7[0].cout[0] (adder)                             0.045     3.559
$add~183^ADD~15-8[0].cin[0] (adder)                              0.720     4.279
$add~183^ADD~15-8[0].sumout[0] (adder)                           1.350     5.629
$dff~188^Q~7.D[0] (.latch)                                       0.000     5.629
data arrival time                                                          5.629

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~188^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.768


#Path 52
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~174^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~169^ADD~13-3[0].b[0] (adder)                                0.971     1.219
$add~169^ADD~13-3[0].cout[0] (adder)                             1.350     2.569
$add~169^ADD~13-4[0].cin[0] (adder)                              0.720     3.289
$add~169^ADD~13-4[0].cout[0] (adder)                             0.045     3.334
$add~169^ADD~13-5[0].cin[0] (adder)                              0.000     3.334
$add~169^ADD~13-5[0].cout[0] (adder)                             0.045     3.379
$add~169^ADD~13-6[0].cin[0] (adder)                              0.000     3.379
$add~169^ADD~13-6[0].cout[0] (adder)                             0.045     3.424
$add~169^ADD~13-7[0].cin[0] (adder)                              0.000     3.424
$add~169^ADD~13-7[0].cout[0] (adder)                             0.045     3.469
$add~169^ADD~13-8[0].cin[0] (adder)                              0.720     4.189
$add~169^ADD~13-8[0].cout[0] (adder)                             0.045     4.234
$add~169^ADD~13-9[0].cin[0] (adder)                              0.000     4.234
$add~169^ADD~13-9[0].cout[0] (adder)                             0.045     4.279
$add~169^ADD~13-10[0].cin[0] (adder)                             0.000     4.279
$add~169^ADD~13-10[0].sumout[0] (adder)                          1.350     5.629
$dff~174^Q~9.D[0] (.latch)                                       0.000     5.629
data arrival time                                                          5.629

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~174^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.768


#Path 53
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~167^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~162^ADD~12-3[0].b[0] (adder)                                0.971     1.219
$add~162^ADD~12-3[0].cout[0] (adder)                             1.350     2.569
$add~162^ADD~12-4[0].cin[0] (adder)                              0.720     3.289
$add~162^ADD~12-4[0].cout[0] (adder)                             0.045     3.334
$add~162^ADD~12-5[0].cin[0] (adder)                              0.000     3.334
$add~162^ADD~12-5[0].cout[0] (adder)                             0.045     3.379
$add~162^ADD~12-6[0].cin[0] (adder)                              0.000     3.379
$add~162^ADD~12-6[0].cout[0] (adder)                             0.045     3.424
$add~162^ADD~12-7[0].cin[0] (adder)                              0.000     3.424
$add~162^ADD~12-7[0].cout[0] (adder)                             0.045     3.469
$add~162^ADD~12-8[0].cin[0] (adder)                              0.720     4.189
$add~162^ADD~12-8[0].cout[0] (adder)                             0.045     4.234
$add~162^ADD~12-9[0].cin[0] (adder)                              0.000     4.234
$add~162^ADD~12-9[0].cout[0] (adder)                             0.045     4.279
$add~162^ADD~12-10[0].cin[0] (adder)                             0.000     4.279
$add~162^ADD~12-10[0].sumout[0] (adder)                          1.350     5.629
$dff~167^Q~9.D[0] (.latch)                                       0.000     5.629
data arrival time                                                          5.629

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~167^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.768


#Path 54
Startpoint: lo05253.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05267.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05253.clk[0] (.latch)                                          0.098     0.098
lo05253.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~899^ADD~109-2[0].b[0] (adder)                               0.971     1.219
$add~899^ADD~109-2[0].cout[0] (adder)                            1.350     2.569
$add~899^ADD~109-3[0].cin[0] (adder)                             0.000     2.569
$add~899^ADD~109-3[0].cout[0] (adder)                            0.045     2.614
$add~899^ADD~109-4[0].cin[0] (adder)                             0.720     3.334
$add~899^ADD~109-4[0].cout[0] (adder)                            0.045     3.379
$add~899^ADD~109-5[0].cin[0] (adder)                             0.000     3.379
$add~899^ADD~109-5[0].cout[0] (adder)                            0.045     3.424
$add~899^ADD~109-6[0].cin[0] (adder)                             0.000     3.424
$add~899^ADD~109-6[0].cout[0] (adder)                            0.045     3.469
$add~899^ADD~109-7[0].cin[0] (adder)                             0.000     3.469
$add~899^ADD~109-7[0].cout[0] (adder)                            0.045     3.514
$add~899^ADD~109-8[0].cin[0] (adder)                             0.720     4.234
$add~899^ADD~109-8[0].cout[0] (adder)                            0.045     4.279
$add~899^ADD~109-9[0].cin[0] (adder)                             0.000     4.279
$add~899^ADD~109-9[0].sumout[0] (adder)                          1.350     5.629
lo05267.D[0] (.latch)                                            0.000     5.629
data arrival time                                                          5.629

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05267.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.629
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.768


#Path 55
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~104^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~99^ADD~3-1[0].b[0] (adder)                                  0.861     1.109
$add~99^ADD~3-1[0].cout[0] (adder)                               1.350     2.459
$add~99^ADD~3-2[0].cin[0] (adder)                                0.000     2.459
$add~99^ADD~3-2[0].cout[0] (adder)                               0.045     2.504
$add~99^ADD~3-3[0].cin[0] (adder)                                0.000     2.504
$add~99^ADD~3-3[0].cout[0] (adder)                               0.045     2.549
$add~99^ADD~3-4[0].cin[0] (adder)                                0.720     3.269
$add~99^ADD~3-4[0].cout[0] (adder)                               0.045     3.314
$add~99^ADD~3-5[0].cin[0] (adder)                                0.000     3.314
$add~99^ADD~3-5[0].cout[0] (adder)                               0.045     3.359
$add~99^ADD~3-6[0].cin[0] (adder)                                0.000     3.359
$add~99^ADD~3-6[0].cout[0] (adder)                               0.045     3.404
$add~99^ADD~3-7[0].cin[0] (adder)                                0.000     3.404
$add~99^ADD~3-7[0].cout[0] (adder)                               0.045     3.449
$add~99^ADD~3-8[0].cin[0] (adder)                                0.720     4.169
$add~99^ADD~3-8[0].cout[0] (adder)                               0.045     4.214
$add~99^ADD~3-9[0].cin[0] (adder)                                0.000     4.214
$add~99^ADD~3-9[0].cout[0] (adder)                               0.045     4.259
$add~99^ADD~3-10[0].cin[0] (adder)                               0.000     4.259
$add~99^ADD~3-10[0].sumout[0] (adder)                            1.350     5.609
$dff~104^Q~9.D[0] (.latch)                                       0.000     5.609
data arrival time                                                          5.609

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~104^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.748


#Path 56
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~209^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~204^ADD~18-1[0].b[0] (adder)                                0.861     1.109
$add~204^ADD~18-1[0].cout[0] (adder)                             1.350     2.459
$add~204^ADD~18-2[0].cin[0] (adder)                              0.000     2.459
$add~204^ADD~18-2[0].cout[0] (adder)                             0.045     2.504
$add~204^ADD~18-3[0].cin[0] (adder)                              0.000     2.504
$add~204^ADD~18-3[0].cout[0] (adder)                             0.045     2.549
$add~204^ADD~18-4[0].cin[0] (adder)                              0.720     3.269
$add~204^ADD~18-4[0].cout[0] (adder)                             0.045     3.314
$add~204^ADD~18-5[0].cin[0] (adder)                              0.000     3.314
$add~204^ADD~18-5[0].cout[0] (adder)                             0.045     3.359
$add~204^ADD~18-6[0].cin[0] (adder)                              0.000     3.359
$add~204^ADD~18-6[0].cout[0] (adder)                             0.045     3.404
$add~204^ADD~18-7[0].cin[0] (adder)                              0.000     3.404
$add~204^ADD~18-7[0].cout[0] (adder)                             0.045     3.449
$add~204^ADD~18-8[0].cin[0] (adder)                              0.720     4.169
$add~204^ADD~18-8[0].cout[0] (adder)                             0.045     4.214
$add~204^ADD~18-9[0].cin[0] (adder)                              0.000     4.214
$add~204^ADD~18-9[0].cout[0] (adder)                             0.045     4.259
$add~204^ADD~18-10[0].cin[0] (adder)                             0.000     4.259
$add~204^ADD~18-10[0].sumout[0] (adder)                          1.350     5.609
$dff~209^Q~9.D[0] (.latch)                                       0.000     5.609
data arrival time                                                          5.609

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~209^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.748


#Path 57
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~132^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~127^ADD~7-1[0].b[0] (adder)                                 0.861     1.109
$add~127^ADD~7-1[0].cout[0] (adder)                              1.350     2.459
$add~127^ADD~7-2[0].cin[0] (adder)                               0.000     2.459
$add~127^ADD~7-2[0].cout[0] (adder)                              0.045     2.504
$add~127^ADD~7-3[0].cin[0] (adder)                               0.000     2.504
$add~127^ADD~7-3[0].cout[0] (adder)                              0.045     2.549
$add~127^ADD~7-4[0].cin[0] (adder)                               0.720     3.269
$add~127^ADD~7-4[0].cout[0] (adder)                              0.045     3.314
$add~127^ADD~7-5[0].cin[0] (adder)                               0.000     3.314
$add~127^ADD~7-5[0].cout[0] (adder)                              0.045     3.359
$add~127^ADD~7-6[0].cin[0] (adder)                               0.000     3.359
$add~127^ADD~7-6[0].cout[0] (adder)                              0.045     3.404
$add~127^ADD~7-7[0].cin[0] (adder)                               0.000     3.404
$add~127^ADD~7-7[0].cout[0] (adder)                              0.045     3.449
$add~127^ADD~7-8[0].cin[0] (adder)                               0.720     4.169
$add~127^ADD~7-8[0].cout[0] (adder)                              0.045     4.214
$add~127^ADD~7-9[0].cin[0] (adder)                               0.000     4.214
$add~127^ADD~7-9[0].cout[0] (adder)                              0.045     4.259
$add~127^ADD~7-10[0].cin[0] (adder)                              0.000     4.259
$add~127^ADD~7-10[0].sumout[0] (adder)                           1.350     5.609
$dff~132^Q~9.D[0] (.latch)                                       0.000     5.609
data arrival time                                                          5.609

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~132^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.748


#Path 58
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~181^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~176^ADD~14-1[0].b[0] (adder)                                0.861     1.109
$add~176^ADD~14-1[0].cout[0] (adder)                             1.350     2.459
$add~176^ADD~14-2[0].cin[0] (adder)                              0.000     2.459
$add~176^ADD~14-2[0].cout[0] (adder)                             0.045     2.504
$add~176^ADD~14-3[0].cin[0] (adder)                              0.000     2.504
$add~176^ADD~14-3[0].cout[0] (adder)                             0.045     2.549
$add~176^ADD~14-4[0].cin[0] (adder)                              0.720     3.269
$add~176^ADD~14-4[0].cout[0] (adder)                             0.045     3.314
$add~176^ADD~14-5[0].cin[0] (adder)                              0.000     3.314
$add~176^ADD~14-5[0].cout[0] (adder)                             0.045     3.359
$add~176^ADD~14-6[0].cin[0] (adder)                              0.000     3.359
$add~176^ADD~14-6[0].cout[0] (adder)                             0.045     3.404
$add~176^ADD~14-7[0].cin[0] (adder)                              0.000     3.404
$add~176^ADD~14-7[0].cout[0] (adder)                             0.045     3.449
$add~176^ADD~14-8[0].cin[0] (adder)                              0.720     4.169
$add~176^ADD~14-8[0].cout[0] (adder)                             0.045     4.214
$add~176^ADD~14-9[0].cin[0] (adder)                              0.000     4.214
$add~176^ADD~14-9[0].cout[0] (adder)                             0.045     4.259
$add~176^ADD~14-10[0].cin[0] (adder)                             0.000     4.259
$add~176^ADD~14-10[0].sumout[0] (adder)                          1.350     5.609
$dff~181^Q~9.D[0] (.latch)                                       0.000     5.609
data arrival time                                                          5.609

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~181^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.748


#Path 59
Startpoint: lo07548.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~111^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07548.clk[0] (.latch)                                          0.098     0.098
lo07548.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~106^ADD~4-2[0].b[0] (adder)                                 0.861     1.109
$add~106^ADD~4-2[0].cout[0] (adder)                              1.350     2.459
$add~106^ADD~4-3[0].cin[0] (adder)                               0.000     2.459
$add~106^ADD~4-3[0].cout[0] (adder)                              0.045     2.504
$add~106^ADD~4-4[0].cin[0] (adder)                               0.720     3.224
$add~106^ADD~4-4[0].cout[0] (adder)                              0.045     3.269
$add~106^ADD~4-5[0].cin[0] (adder)                               0.000     3.269
$add~106^ADD~4-5[0].cout[0] (adder)                              0.045     3.314
$add~106^ADD~4-6[0].cin[0] (adder)                               0.000     3.314
$add~106^ADD~4-6[0].cout[0] (adder)                              0.045     3.359
$add~106^ADD~4-7[0].cin[0] (adder)                               0.000     3.359
$add~106^ADD~4-7[0].cout[0] (adder)                              0.045     3.404
$add~106^ADD~4-8[0].cin[0] (adder)                               0.720     4.124
$add~106^ADD~4-8[0].cout[0] (adder)                              0.045     4.169
$add~106^ADD~4-9[0].cin[0] (adder)                               0.000     4.169
$add~106^ADD~4-9[0].cout[0] (adder)                              0.045     4.214
$add~106^ADD~4-10[0].cin[0] (adder)                              0.000     4.214
$add~106^ADD~4-10[0].cout[0] (adder)                             0.045     4.259
$add~106^ADD~4-11[0].cin[0] (adder)                              0.000     4.259
$add~106^ADD~4-11[0].sumout[0] (adder)                           1.350     5.609
$dff~111^Q~10.D[0] (.latch)                                      0.000     5.609
data arrival time                                                          5.609

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~111^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.609
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.748


#Path 60
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~167^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~162^ADD~12-3[0].b[0] (adder)                                0.971     1.219
$add~162^ADD~12-3[0].cout[0] (adder)                             1.350     2.569
$add~162^ADD~12-4[0].cin[0] (adder)                              0.720     3.289
$add~162^ADD~12-4[0].cout[0] (adder)                             0.045     3.334
$add~162^ADD~12-5[0].cin[0] (adder)                              0.000     3.334
$add~162^ADD~12-5[0].cout[0] (adder)                             0.045     3.379
$add~162^ADD~12-6[0].cin[0] (adder)                              0.000     3.379
$add~162^ADD~12-6[0].cout[0] (adder)                             0.045     3.424
$add~162^ADD~12-7[0].cin[0] (adder)                              0.000     3.424
$add~162^ADD~12-7[0].cout[0] (adder)                             0.045     3.469
$add~162^ADD~12-8[0].cin[0] (adder)                              0.720     4.189
$add~162^ADD~12-8[0].cout[0] (adder)                             0.045     4.234
$add~162^ADD~12-9[0].cin[0] (adder)                              0.000     4.234
$add~162^ADD~12-9[0].sumout[0] (adder)                           1.350     5.584
$dff~167^Q~8.D[0] (.latch)                                       0.000     5.584
data arrival time                                                          5.584

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~167^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.723


#Path 61
Startpoint: lo05253.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05266.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05253.clk[0] (.latch)                                          0.098     0.098
lo05253.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~899^ADD~109-2[0].b[0] (adder)                               0.971     1.219
$add~899^ADD~109-2[0].cout[0] (adder)                            1.350     2.569
$add~899^ADD~109-3[0].cin[0] (adder)                             0.000     2.569
$add~899^ADD~109-3[0].cout[0] (adder)                            0.045     2.614
$add~899^ADD~109-4[0].cin[0] (adder)                             0.720     3.334
$add~899^ADD~109-4[0].cout[0] (adder)                            0.045     3.379
$add~899^ADD~109-5[0].cin[0] (adder)                             0.000     3.379
$add~899^ADD~109-5[0].cout[0] (adder)                            0.045     3.424
$add~899^ADD~109-6[0].cin[0] (adder)                             0.000     3.424
$add~899^ADD~109-6[0].cout[0] (adder)                            0.045     3.469
$add~899^ADD~109-7[0].cin[0] (adder)                             0.000     3.469
$add~899^ADD~109-7[0].cout[0] (adder)                            0.045     3.514
$add~899^ADD~109-8[0].cin[0] (adder)                             0.720     4.234
$add~899^ADD~109-8[0].sumout[0] (adder)                          1.350     5.584
lo05266.D[0] (.latch)                                            0.000     5.584
data arrival time                                                          5.584

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05266.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.723


#Path 62
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~174^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~169^ADD~13-3[0].b[0] (adder)                                0.971     1.219
$add~169^ADD~13-3[0].cout[0] (adder)                             1.350     2.569
$add~169^ADD~13-4[0].cin[0] (adder)                              0.720     3.289
$add~169^ADD~13-4[0].cout[0] (adder)                             0.045     3.334
$add~169^ADD~13-5[0].cin[0] (adder)                              0.000     3.334
$add~169^ADD~13-5[0].cout[0] (adder)                             0.045     3.379
$add~169^ADD~13-6[0].cin[0] (adder)                              0.000     3.379
$add~169^ADD~13-6[0].cout[0] (adder)                             0.045     3.424
$add~169^ADD~13-7[0].cin[0] (adder)                              0.000     3.424
$add~169^ADD~13-7[0].cout[0] (adder)                             0.045     3.469
$add~169^ADD~13-8[0].cin[0] (adder)                              0.720     4.189
$add~169^ADD~13-8[0].cout[0] (adder)                             0.045     4.234
$add~169^ADD~13-9[0].cin[0] (adder)                              0.000     4.234
$add~169^ADD~13-9[0].sumout[0] (adder)                           1.350     5.584
$dff~174^Q~8.D[0] (.latch)                                       0.000     5.584
data arrival time                                                          5.584

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~174^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.723


#Path 63
Startpoint: lo04769.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04784.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04769.clk[0] (.latch)                                          0.098     0.098
lo04769.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~923^ADD~117-2[0].b[0] (adder)                               0.861     1.109
$add~923^ADD~117-2[0].cout[0] (adder)                            1.350     2.459
$add~923^ADD~117-3[0].cin[0] (adder)                             0.000     2.459
$add~923^ADD~117-3[0].cout[0] (adder)                            0.045     2.504
$add~923^ADD~117-4[0].cin[0] (adder)                             0.720     3.224
$add~923^ADD~117-4[0].cout[0] (adder)                            0.045     3.269
$add~923^ADD~117-5[0].cin[0] (adder)                             0.000     3.269
$add~923^ADD~117-5[0].cout[0] (adder)                            0.045     3.314
$add~923^ADD~117-6[0].cin[0] (adder)                             0.000     3.314
$add~923^ADD~117-6[0].cout[0] (adder)                            0.045     3.359
$add~923^ADD~117-7[0].cin[0] (adder)                             0.000     3.359
$add~923^ADD~117-7[0].cout[0] (adder)                            0.045     3.404
$add~923^ADD~117-8[0].cin[0] (adder)                             0.720     4.124
$add~923^ADD~117-8[0].cout[0] (adder)                            0.045     4.169
$add~923^ADD~117-9[0].cin[0] (adder)                             0.000     4.169
$add~923^ADD~117-9[0].cout[0] (adder)                            0.045     4.214
$add~923^ADD~117-10[0].cin[0] (adder)                            0.000     4.214
$add~923^ADD~117-10[0].sumout[0] (adder)                         1.350     5.564
lo04784.D[0] (.latch)                                            0.000     5.564
data arrival time                                                          5.564

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04784.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 64
Startpoint: lo05155.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05032.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05155.clk[0] (.latch)                                          0.098     0.098
lo05155.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~911^ADD~113-2[0].a[0] (adder)                               0.861     1.109
$add~911^ADD~113-2[0].cout[0] (adder)                            1.350     2.459
$add~911^ADD~113-3[0].cin[0] (adder)                             0.000     2.459
$add~911^ADD~113-3[0].cout[0] (adder)                            0.045     2.504
$add~911^ADD~113-4[0].cin[0] (adder)                             0.720     3.224
$add~911^ADD~113-4[0].cout[0] (adder)                            0.045     3.269
$add~911^ADD~113-5[0].cin[0] (adder)                             0.000     3.269
$add~911^ADD~113-5[0].cout[0] (adder)                            0.045     3.314
$add~911^ADD~113-6[0].cin[0] (adder)                             0.000     3.314
$add~911^ADD~113-6[0].cout[0] (adder)                            0.045     3.359
$add~911^ADD~113-7[0].cin[0] (adder)                             0.000     3.359
$add~911^ADD~113-7[0].cout[0] (adder)                            0.045     3.404
$add~911^ADD~113-8[0].cin[0] (adder)                             0.720     4.124
$add~911^ADD~113-8[0].cout[0] (adder)                            0.045     4.169
$add~911^ADD~113-9[0].cin[0] (adder)                             0.000     4.169
$add~911^ADD~113-9[0].cout[0] (adder)                            0.045     4.214
$add~911^ADD~113-10[0].cin[0] (adder)                            0.000     4.214
$add~911^ADD~113-10[0].sumout[0] (adder)                         1.350     5.564
lo05032.D[0] (.latch)                                            0.000     5.564
data arrival time                                                          5.564

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05032.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 65
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~104^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~99^ADD~3-1[0].b[0] (adder)                                  0.861     1.109
$add~99^ADD~3-1[0].cout[0] (adder)                               1.350     2.459
$add~99^ADD~3-2[0].cin[0] (adder)                                0.000     2.459
$add~99^ADD~3-2[0].cout[0] (adder)                               0.045     2.504
$add~99^ADD~3-3[0].cin[0] (adder)                                0.000     2.504
$add~99^ADD~3-3[0].cout[0] (adder)                               0.045     2.549
$add~99^ADD~3-4[0].cin[0] (adder)                                0.720     3.269
$add~99^ADD~3-4[0].cout[0] (adder)                               0.045     3.314
$add~99^ADD~3-5[0].cin[0] (adder)                                0.000     3.314
$add~99^ADD~3-5[0].cout[0] (adder)                               0.045     3.359
$add~99^ADD~3-6[0].cin[0] (adder)                                0.000     3.359
$add~99^ADD~3-6[0].cout[0] (adder)                               0.045     3.404
$add~99^ADD~3-7[0].cin[0] (adder)                                0.000     3.404
$add~99^ADD~3-7[0].cout[0] (adder)                               0.045     3.449
$add~99^ADD~3-8[0].cin[0] (adder)                                0.720     4.169
$add~99^ADD~3-8[0].cout[0] (adder)                               0.045     4.214
$add~99^ADD~3-9[0].cin[0] (adder)                                0.000     4.214
$add~99^ADD~3-9[0].sumout[0] (adder)                             1.350     5.564
$dff~104^Q~8.D[0] (.latch)                                       0.000     5.564
data arrival time                                                          5.564

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~104^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 66
Startpoint: lo07548.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~111^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07548.clk[0] (.latch)                                          0.098     0.098
lo07548.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~106^ADD~4-2[0].b[0] (adder)                                 0.861     1.109
$add~106^ADD~4-2[0].cout[0] (adder)                              1.350     2.459
$add~106^ADD~4-3[0].cin[0] (adder)                               0.000     2.459
$add~106^ADD~4-3[0].cout[0] (adder)                              0.045     2.504
$add~106^ADD~4-4[0].cin[0] (adder)                               0.720     3.224
$add~106^ADD~4-4[0].cout[0] (adder)                              0.045     3.269
$add~106^ADD~4-5[0].cin[0] (adder)                               0.000     3.269
$add~106^ADD~4-5[0].cout[0] (adder)                              0.045     3.314
$add~106^ADD~4-6[0].cin[0] (adder)                               0.000     3.314
$add~106^ADD~4-6[0].cout[0] (adder)                              0.045     3.359
$add~106^ADD~4-7[0].cin[0] (adder)                               0.000     3.359
$add~106^ADD~4-7[0].cout[0] (adder)                              0.045     3.404
$add~106^ADD~4-8[0].cin[0] (adder)                               0.720     4.124
$add~106^ADD~4-8[0].cout[0] (adder)                              0.045     4.169
$add~106^ADD~4-9[0].cin[0] (adder)                               0.000     4.169
$add~106^ADD~4-9[0].cout[0] (adder)                              0.045     4.214
$add~106^ADD~4-10[0].cin[0] (adder)                              0.000     4.214
$add~106^ADD~4-10[0].sumout[0] (adder)                           1.350     5.564
$dff~111^Q~9.D[0] (.latch)                                       0.000     5.564
data arrival time                                                          5.564

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~111^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 67
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~132^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~127^ADD~7-1[0].b[0] (adder)                                 0.861     1.109
$add~127^ADD~7-1[0].cout[0] (adder)                              1.350     2.459
$add~127^ADD~7-2[0].cin[0] (adder)                               0.000     2.459
$add~127^ADD~7-2[0].cout[0] (adder)                              0.045     2.504
$add~127^ADD~7-3[0].cin[0] (adder)                               0.000     2.504
$add~127^ADD~7-3[0].cout[0] (adder)                              0.045     2.549
$add~127^ADD~7-4[0].cin[0] (adder)                               0.720     3.269
$add~127^ADD~7-4[0].cout[0] (adder)                              0.045     3.314
$add~127^ADD~7-5[0].cin[0] (adder)                               0.000     3.314
$add~127^ADD~7-5[0].cout[0] (adder)                              0.045     3.359
$add~127^ADD~7-6[0].cin[0] (adder)                               0.000     3.359
$add~127^ADD~7-6[0].cout[0] (adder)                              0.045     3.404
$add~127^ADD~7-7[0].cin[0] (adder)                               0.000     3.404
$add~127^ADD~7-7[0].cout[0] (adder)                              0.045     3.449
$add~127^ADD~7-8[0].cin[0] (adder)                               0.720     4.169
$add~127^ADD~7-8[0].cout[0] (adder)                              0.045     4.214
$add~127^ADD~7-9[0].cin[0] (adder)                               0.000     4.214
$add~127^ADD~7-9[0].sumout[0] (adder)                            1.350     5.564
$dff~132^Q~8.D[0] (.latch)                                       0.000     5.564
data arrival time                                                          5.564

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~132^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 68
Startpoint: lo03692.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03569.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03692.clk[0] (.latch)                                          0.098     0.098
lo03692.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~755^ADD~61-2[0].a[0] (adder)                                0.861     1.109
$add~755^ADD~61-2[0].cout[0] (adder)                             1.350     2.459
$add~755^ADD~61-3[0].cin[0] (adder)                              0.000     2.459
$add~755^ADD~61-3[0].cout[0] (adder)                             0.045     2.504
$add~755^ADD~61-4[0].cin[0] (adder)                              0.720     3.224
$add~755^ADD~61-4[0].cout[0] (adder)                             0.045     3.269
$add~755^ADD~61-5[0].cin[0] (adder)                              0.000     3.269
$add~755^ADD~61-5[0].cout[0] (adder)                             0.045     3.314
$add~755^ADD~61-6[0].cin[0] (adder)                              0.000     3.314
$add~755^ADD~61-6[0].cout[0] (adder)                             0.045     3.359
$add~755^ADD~61-7[0].cin[0] (adder)                              0.000     3.359
$add~755^ADD~61-7[0].cout[0] (adder)                             0.045     3.404
$add~755^ADD~61-8[0].cin[0] (adder)                              0.720     4.124
$add~755^ADD~61-8[0].cout[0] (adder)                             0.045     4.169
$add~755^ADD~61-9[0].cin[0] (adder)                              0.000     4.169
$add~755^ADD~61-9[0].cout[0] (adder)                             0.045     4.214
$add~755^ADD~61-10[0].cin[0] (adder)                             0.000     4.214
$add~755^ADD~61-10[0].sumout[0] (adder)                          1.350     5.564
lo03569.D[0] (.latch)                                            0.000     5.564
data arrival time                                                          5.564

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03569.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 69
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~181^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~176^ADD~14-1[0].b[0] (adder)                                0.861     1.109
$add~176^ADD~14-1[0].cout[0] (adder)                             1.350     2.459
$add~176^ADD~14-2[0].cin[0] (adder)                              0.000     2.459
$add~176^ADD~14-2[0].cout[0] (adder)                             0.045     2.504
$add~176^ADD~14-3[0].cin[0] (adder)                              0.000     2.504
$add~176^ADD~14-3[0].cout[0] (adder)                             0.045     2.549
$add~176^ADD~14-4[0].cin[0] (adder)                              0.720     3.269
$add~176^ADD~14-4[0].cout[0] (adder)                             0.045     3.314
$add~176^ADD~14-5[0].cin[0] (adder)                              0.000     3.314
$add~176^ADD~14-5[0].cout[0] (adder)                             0.045     3.359
$add~176^ADD~14-6[0].cin[0] (adder)                              0.000     3.359
$add~176^ADD~14-6[0].cout[0] (adder)                             0.045     3.404
$add~176^ADD~14-7[0].cin[0] (adder)                              0.000     3.404
$add~176^ADD~14-7[0].cout[0] (adder)                             0.045     3.449
$add~176^ADD~14-8[0].cin[0] (adder)                              0.720     4.169
$add~176^ADD~14-8[0].cout[0] (adder)                             0.045     4.214
$add~176^ADD~14-9[0].cin[0] (adder)                              0.000     4.214
$add~176^ADD~14-9[0].sumout[0] (adder)                           1.350     5.564
$dff~181^Q~8.D[0] (.latch)                                       0.000     5.564
data arrival time                                                          5.564

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~181^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 70
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~209^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~204^ADD~18-1[0].b[0] (adder)                                0.861     1.109
$add~204^ADD~18-1[0].cout[0] (adder)                             1.350     2.459
$add~204^ADD~18-2[0].cin[0] (adder)                              0.000     2.459
$add~204^ADD~18-2[0].cout[0] (adder)                             0.045     2.504
$add~204^ADD~18-3[0].cin[0] (adder)                              0.000     2.504
$add~204^ADD~18-3[0].cout[0] (adder)                             0.045     2.549
$add~204^ADD~18-4[0].cin[0] (adder)                              0.720     3.269
$add~204^ADD~18-4[0].cout[0] (adder)                             0.045     3.314
$add~204^ADD~18-5[0].cin[0] (adder)                              0.000     3.314
$add~204^ADD~18-5[0].cout[0] (adder)                             0.045     3.359
$add~204^ADD~18-6[0].cin[0] (adder)                              0.000     3.359
$add~204^ADD~18-6[0].cout[0] (adder)                             0.045     3.404
$add~204^ADD~18-7[0].cin[0] (adder)                              0.000     3.404
$add~204^ADD~18-7[0].cout[0] (adder)                             0.045     3.449
$add~204^ADD~18-8[0].cin[0] (adder)                              0.720     4.169
$add~204^ADD~18-8[0].cout[0] (adder)                             0.045     4.214
$add~204^ADD~18-9[0].cin[0] (adder)                              0.000     4.214
$add~204^ADD~18-9[0].sumout[0] (adder)                           1.350     5.564
$dff~209^Q~8.D[0] (.latch)                                       0.000     5.564
data arrival time                                                          5.564

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~209^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.564
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.703


#Path 71
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~202^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~197^ADD~17-1[0].b[0] (adder)                                0.751     0.999
$add~197^ADD~17-1[0].cout[0] (adder)                             1.350     2.349
$add~197^ADD~17-2[0].cin[0] (adder)                              0.000     2.349
$add~197^ADD~17-2[0].cout[0] (adder)                             0.045     2.394
$add~197^ADD~17-3[0].cin[0] (adder)                              0.000     2.394
$add~197^ADD~17-3[0].cout[0] (adder)                             0.045     2.439
$add~197^ADD~17-4[0].cin[0] (adder)                              0.720     3.159
$add~197^ADD~17-4[0].cout[0] (adder)                             0.045     3.204
$add~197^ADD~17-5[0].cin[0] (adder)                              0.000     3.204
$add~197^ADD~17-5[0].cout[0] (adder)                             0.045     3.249
$add~197^ADD~17-6[0].cin[0] (adder)                              0.000     3.249
$add~197^ADD~17-6[0].cout[0] (adder)                             0.045     3.294
$add~197^ADD~17-7[0].cin[0] (adder)                              0.000     3.294
$add~197^ADD~17-7[0].cout[0] (adder)                             0.045     3.339
$add~197^ADD~17-8[0].cin[0] (adder)                              0.720     4.059
$add~197^ADD~17-8[0].cout[0] (adder)                             0.045     4.104
$add~197^ADD~17-9[0].cin[0] (adder)                              0.000     4.104
$add~197^ADD~17-9[0].cout[0] (adder)                             0.045     4.149
$add~197^ADD~17-10[0].cin[0] (adder)                             0.000     4.149
$add~197^ADD~17-10[0].cout[0] (adder)                            0.045     4.194
$add~197^ADD~17-11[0].cin[0] (adder)                             0.000     4.194
$add~197^ADD~17-11[0].sumout[0] (adder)                          1.350     5.544
$dff~202^Q~10.D[0] (.latch)                                      0.000     5.544
data arrival time                                                          5.544

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~202^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.682


#Path 72
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~97^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~91^ADD~2-1[0].b[0] (adder)                                  0.751     0.999
$add~91^ADD~2-1[0].cout[0] (adder)                               1.350     2.349
$add~91^ADD~2-2[0].cin[0] (adder)                                0.000     2.349
$add~91^ADD~2-2[0].cout[0] (adder)                               0.045     2.394
$add~91^ADD~2-3[0].cin[0] (adder)                                0.000     2.394
$add~91^ADD~2-3[0].cout[0] (adder)                               0.045     2.439
$add~91^ADD~2-4[0].cin[0] (adder)                                0.720     3.159
$add~91^ADD~2-4[0].cout[0] (adder)                               0.045     3.204
$add~91^ADD~2-5[0].cin[0] (adder)                                0.000     3.204
$add~91^ADD~2-5[0].cout[0] (adder)                               0.045     3.249
$add~91^ADD~2-6[0].cin[0] (adder)                                0.000     3.249
$add~91^ADD~2-6[0].cout[0] (adder)                               0.045     3.294
$add~91^ADD~2-7[0].cin[0] (adder)                                0.000     3.294
$add~91^ADD~2-7[0].cout[0] (adder)                               0.045     3.339
$add~91^ADD~2-8[0].cin[0] (adder)                                0.720     4.059
$add~91^ADD~2-8[0].cout[0] (adder)                               0.045     4.104
$add~91^ADD~2-9[0].cin[0] (adder)                                0.000     4.104
$add~91^ADD~2-9[0].cout[0] (adder)                               0.045     4.149
$add~91^ADD~2-10[0].cin[0] (adder)                               0.000     4.149
$add~91^ADD~2-10[0].cout[0] (adder)                              0.045     4.194
$add~91^ADD~2-11[0].cin[0] (adder)                               0.000     4.194
$add~91^ADD~2-11[0].sumout[0] (adder)                            1.350     5.544
$dff~97^Q~10.D[0] (.latch)                                       0.000     5.544
data arrival time                                                          5.544

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~97^Q~10.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.682


#Path 73
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~118^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~113^ADD~5-1[0].b[0] (adder)                                 0.751     0.999
$add~113^ADD~5-1[0].cout[0] (adder)                              1.350     2.349
$add~113^ADD~5-2[0].cin[0] (adder)                               0.000     2.349
$add~113^ADD~5-2[0].cout[0] (adder)                              0.045     2.394
$add~113^ADD~5-3[0].cin[0] (adder)                               0.000     2.394
$add~113^ADD~5-3[0].cout[0] (adder)                              0.045     2.439
$add~113^ADD~5-4[0].cin[0] (adder)                               0.720     3.159
$add~113^ADD~5-4[0].cout[0] (adder)                              0.045     3.204
$add~113^ADD~5-5[0].cin[0] (adder)                               0.000     3.204
$add~113^ADD~5-5[0].cout[0] (adder)                              0.045     3.249
$add~113^ADD~5-6[0].cin[0] (adder)                               0.000     3.249
$add~113^ADD~5-6[0].cout[0] (adder)                              0.045     3.294
$add~113^ADD~5-7[0].cin[0] (adder)                               0.000     3.294
$add~113^ADD~5-7[0].cout[0] (adder)                              0.045     3.339
$add~113^ADD~5-8[0].cin[0] (adder)                               0.720     4.059
$add~113^ADD~5-8[0].cout[0] (adder)                              0.045     4.104
$add~113^ADD~5-9[0].cin[0] (adder)                               0.000     4.104
$add~113^ADD~5-9[0].cout[0] (adder)                              0.045     4.149
$add~113^ADD~5-10[0].cin[0] (adder)                              0.000     4.149
$add~113^ADD~5-10[0].cout[0] (adder)                             0.045     4.194
$add~113^ADD~5-11[0].cin[0] (adder)                              0.000     4.194
$add~113^ADD~5-11[0].sumout[0] (adder)                           1.350     5.544
$dff~118^Q~10.D[0] (.latch)                                      0.000     5.544
data arrival time                                                          5.544

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~118^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.682


#Path 74
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~139^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~134^ADD~8-1[0].b[0] (adder)                                 0.751     0.999
$add~134^ADD~8-1[0].cout[0] (adder)                              1.350     2.349
$add~134^ADD~8-2[0].cin[0] (adder)                               0.000     2.349
$add~134^ADD~8-2[0].cout[0] (adder)                              0.045     2.394
$add~134^ADD~8-3[0].cin[0] (adder)                               0.000     2.394
$add~134^ADD~8-3[0].cout[0] (adder)                              0.045     2.439
$add~134^ADD~8-4[0].cin[0] (adder)                               0.720     3.159
$add~134^ADD~8-4[0].cout[0] (adder)                              0.045     3.204
$add~134^ADD~8-5[0].cin[0] (adder)                               0.000     3.204
$add~134^ADD~8-5[0].cout[0] (adder)                              0.045     3.249
$add~134^ADD~8-6[0].cin[0] (adder)                               0.000     3.249
$add~134^ADD~8-6[0].cout[0] (adder)                              0.045     3.294
$add~134^ADD~8-7[0].cin[0] (adder)                               0.000     3.294
$add~134^ADD~8-7[0].cout[0] (adder)                              0.045     3.339
$add~134^ADD~8-8[0].cin[0] (adder)                               0.720     4.059
$add~134^ADD~8-8[0].cout[0] (adder)                              0.045     4.104
$add~134^ADD~8-9[0].cin[0] (adder)                               0.000     4.104
$add~134^ADD~8-9[0].cout[0] (adder)                              0.045     4.149
$add~134^ADD~8-10[0].cin[0] (adder)                              0.000     4.149
$add~134^ADD~8-10[0].cout[0] (adder)                             0.045     4.194
$add~134^ADD~8-11[0].cin[0] (adder)                              0.000     4.194
$add~134^ADD~8-11[0].sumout[0] (adder)                           1.350     5.544
$dff~139^Q~10.D[0] (.latch)                                      0.000     5.544
data arrival time                                                          5.544

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~139^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.682


#Path 75
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~216^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~211^ADD~19-1[0].b[0] (adder)                                0.751     0.999
$add~211^ADD~19-1[0].cout[0] (adder)                             1.350     2.349
$add~211^ADD~19-2[0].cin[0] (adder)                              0.000     2.349
$add~211^ADD~19-2[0].cout[0] (adder)                             0.045     2.394
$add~211^ADD~19-3[0].cin[0] (adder)                              0.000     2.394
$add~211^ADD~19-3[0].cout[0] (adder)                             0.045     2.439
$add~211^ADD~19-4[0].cin[0] (adder)                              0.720     3.159
$add~211^ADD~19-4[0].cout[0] (adder)                             0.045     3.204
$add~211^ADD~19-5[0].cin[0] (adder)                              0.000     3.204
$add~211^ADD~19-5[0].cout[0] (adder)                             0.045     3.249
$add~211^ADD~19-6[0].cin[0] (adder)                              0.000     3.249
$add~211^ADD~19-6[0].cout[0] (adder)                             0.045     3.294
$add~211^ADD~19-7[0].cin[0] (adder)                              0.000     3.294
$add~211^ADD~19-7[0].cout[0] (adder)                             0.045     3.339
$add~211^ADD~19-8[0].cin[0] (adder)                              0.720     4.059
$add~211^ADD~19-8[0].cout[0] (adder)                             0.045     4.104
$add~211^ADD~19-9[0].cin[0] (adder)                              0.000     4.104
$add~211^ADD~19-9[0].cout[0] (adder)                             0.045     4.149
$add~211^ADD~19-10[0].cin[0] (adder)                             0.000     4.149
$add~211^ADD~19-10[0].cout[0] (adder)                            0.045     4.194
$add~211^ADD~19-11[0].cin[0] (adder)                             0.000     4.194
$add~211^ADD~19-11[0].sumout[0] (adder)                          1.350     5.544
$dff~216^Q~10.D[0] (.latch)                                      0.000     5.544
data arrival time                                                          5.544

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~216^Q~10.clk[0] (.latch)                                    0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.682


#Path 76
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~174^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~169^ADD~13-3[0].b[0] (adder)                                0.971     1.219
$add~169^ADD~13-3[0].cout[0] (adder)                             1.350     2.569
$add~169^ADD~13-4[0].cin[0] (adder)                              0.720     3.289
$add~169^ADD~13-4[0].cout[0] (adder)                             0.045     3.334
$add~169^ADD~13-5[0].cin[0] (adder)                              0.000     3.334
$add~169^ADD~13-5[0].cout[0] (adder)                             0.045     3.379
$add~169^ADD~13-6[0].cin[0] (adder)                              0.000     3.379
$add~169^ADD~13-6[0].cout[0] (adder)                             0.045     3.424
$add~169^ADD~13-7[0].cin[0] (adder)                              0.000     3.424
$add~169^ADD~13-7[0].cout[0] (adder)                             0.045     3.469
$add~169^ADD~13-8[0].cin[0] (adder)                              0.720     4.189
$add~169^ADD~13-8[0].sumout[0] (adder)                           1.350     5.539
$dff~174^Q~7.D[0] (.latch)                                       0.000     5.539
data arrival time                                                          5.539

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~174^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.678


#Path 77
Startpoint: lo07549.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~167^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07549.clk[0] (.latch)                                          0.098     0.098
lo07549.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~162^ADD~12-3[0].b[0] (adder)                                0.971     1.219
$add~162^ADD~12-3[0].cout[0] (adder)                             1.350     2.569
$add~162^ADD~12-4[0].cin[0] (adder)                              0.720     3.289
$add~162^ADD~12-4[0].cout[0] (adder)                             0.045     3.334
$add~162^ADD~12-5[0].cin[0] (adder)                              0.000     3.334
$add~162^ADD~12-5[0].cout[0] (adder)                             0.045     3.379
$add~162^ADD~12-6[0].cin[0] (adder)                              0.000     3.379
$add~162^ADD~12-6[0].cout[0] (adder)                             0.045     3.424
$add~162^ADD~12-7[0].cin[0] (adder)                              0.000     3.424
$add~162^ADD~12-7[0].cout[0] (adder)                             0.045     3.469
$add~162^ADD~12-8[0].cin[0] (adder)                              0.720     4.189
$add~162^ADD~12-8[0].sumout[0] (adder)                           1.350     5.539
$dff~167^Q~7.D[0] (.latch)                                       0.000     5.539
data arrival time                                                          5.539

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~167^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.678


#Path 78
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~209^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~204^ADD~18-1[0].b[0] (adder)                                0.861     1.109
$add~204^ADD~18-1[0].cout[0] (adder)                             1.350     2.459
$add~204^ADD~18-2[0].cin[0] (adder)                              0.000     2.459
$add~204^ADD~18-2[0].cout[0] (adder)                             0.045     2.504
$add~204^ADD~18-3[0].cin[0] (adder)                              0.000     2.504
$add~204^ADD~18-3[0].cout[0] (adder)                             0.045     2.549
$add~204^ADD~18-4[0].cin[0] (adder)                              0.720     3.269
$add~204^ADD~18-4[0].cout[0] (adder)                             0.045     3.314
$add~204^ADD~18-5[0].cin[0] (adder)                              0.000     3.314
$add~204^ADD~18-5[0].cout[0] (adder)                             0.045     3.359
$add~204^ADD~18-6[0].cin[0] (adder)                              0.000     3.359
$add~204^ADD~18-6[0].cout[0] (adder)                             0.045     3.404
$add~204^ADD~18-7[0].cin[0] (adder)                              0.000     3.404
$add~204^ADD~18-7[0].cout[0] (adder)                             0.045     3.449
$add~204^ADD~18-8[0].cin[0] (adder)                              0.720     4.169
$add~204^ADD~18-8[0].sumout[0] (adder)                           1.350     5.519
$dff~209^Q~7.D[0] (.latch)                                       0.000     5.519
data arrival time                                                          5.519

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~209^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.658


#Path 79
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~181^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~176^ADD~14-1[0].b[0] (adder)                                0.861     1.109
$add~176^ADD~14-1[0].cout[0] (adder)                             1.350     2.459
$add~176^ADD~14-2[0].cin[0] (adder)                              0.000     2.459
$add~176^ADD~14-2[0].cout[0] (adder)                             0.045     2.504
$add~176^ADD~14-3[0].cin[0] (adder)                              0.000     2.504
$add~176^ADD~14-3[0].cout[0] (adder)                             0.045     2.549
$add~176^ADD~14-4[0].cin[0] (adder)                              0.720     3.269
$add~176^ADD~14-4[0].cout[0] (adder)                             0.045     3.314
$add~176^ADD~14-5[0].cin[0] (adder)                              0.000     3.314
$add~176^ADD~14-5[0].cout[0] (adder)                             0.045     3.359
$add~176^ADD~14-6[0].cin[0] (adder)                              0.000     3.359
$add~176^ADD~14-6[0].cout[0] (adder)                             0.045     3.404
$add~176^ADD~14-7[0].cin[0] (adder)                              0.000     3.404
$add~176^ADD~14-7[0].cout[0] (adder)                             0.045     3.449
$add~176^ADD~14-8[0].cin[0] (adder)                              0.720     4.169
$add~176^ADD~14-8[0].sumout[0] (adder)                           1.350     5.519
$dff~181^Q~7.D[0] (.latch)                                       0.000     5.519
data arrival time                                                          5.519

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~181^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.658


#Path 80
Startpoint: lo04769.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04783.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04769.clk[0] (.latch)                                          0.098     0.098
lo04769.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~923^ADD~117-2[0].b[0] (adder)                               0.861     1.109
$add~923^ADD~117-2[0].cout[0] (adder)                            1.350     2.459
$add~923^ADD~117-3[0].cin[0] (adder)                             0.000     2.459
$add~923^ADD~117-3[0].cout[0] (adder)                            0.045     2.504
$add~923^ADD~117-4[0].cin[0] (adder)                             0.720     3.224
$add~923^ADD~117-4[0].cout[0] (adder)                            0.045     3.269
$add~923^ADD~117-5[0].cin[0] (adder)                             0.000     3.269
$add~923^ADD~117-5[0].cout[0] (adder)                            0.045     3.314
$add~923^ADD~117-6[0].cin[0] (adder)                             0.000     3.314
$add~923^ADD~117-6[0].cout[0] (adder)                            0.045     3.359
$add~923^ADD~117-7[0].cin[0] (adder)                             0.000     3.359
$add~923^ADD~117-7[0].cout[0] (adder)                            0.045     3.404
$add~923^ADD~117-8[0].cin[0] (adder)                             0.720     4.124
$add~923^ADD~117-8[0].cout[0] (adder)                            0.045     4.169
$add~923^ADD~117-9[0].cin[0] (adder)                             0.000     4.169
$add~923^ADD~117-9[0].sumout[0] (adder)                          1.350     5.519
lo04783.D[0] (.latch)                                            0.000     5.519
data arrival time                                                          5.519

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04783.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.658


#Path 81
Startpoint: lo05155.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05031.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05155.clk[0] (.latch)                                          0.098     0.098
lo05155.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~911^ADD~113-2[0].a[0] (adder)                               0.861     1.109
$add~911^ADD~113-2[0].cout[0] (adder)                            1.350     2.459
$add~911^ADD~113-3[0].cin[0] (adder)                             0.000     2.459
$add~911^ADD~113-3[0].cout[0] (adder)                            0.045     2.504
$add~911^ADD~113-4[0].cin[0] (adder)                             0.720     3.224
$add~911^ADD~113-4[0].cout[0] (adder)                            0.045     3.269
$add~911^ADD~113-5[0].cin[0] (adder)                             0.000     3.269
$add~911^ADD~113-5[0].cout[0] (adder)                            0.045     3.314
$add~911^ADD~113-6[0].cin[0] (adder)                             0.000     3.314
$add~911^ADD~113-6[0].cout[0] (adder)                            0.045     3.359
$add~911^ADD~113-7[0].cin[0] (adder)                             0.000     3.359
$add~911^ADD~113-7[0].cout[0] (adder)                            0.045     3.404
$add~911^ADD~113-8[0].cin[0] (adder)                             0.720     4.124
$add~911^ADD~113-8[0].cout[0] (adder)                            0.045     4.169
$add~911^ADD~113-9[0].cin[0] (adder)                             0.000     4.169
$add~911^ADD~113-9[0].sumout[0] (adder)                          1.350     5.519
lo05031.D[0] (.latch)                                            0.000     5.519
data arrival time                                                          5.519

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05031.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.658


#Path 82
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~104^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~99^ADD~3-1[0].b[0] (adder)                                  0.861     1.109
$add~99^ADD~3-1[0].cout[0] (adder)                               1.350     2.459
$add~99^ADD~3-2[0].cin[0] (adder)                                0.000     2.459
$add~99^ADD~3-2[0].cout[0] (adder)                               0.045     2.504
$add~99^ADD~3-3[0].cin[0] (adder)                                0.000     2.504
$add~99^ADD~3-3[0].cout[0] (adder)                               0.045     2.549
$add~99^ADD~3-4[0].cin[0] (adder)                                0.720     3.269
$add~99^ADD~3-4[0].cout[0] (adder)                               0.045     3.314
$add~99^ADD~3-5[0].cin[0] (adder)                                0.000     3.314
$add~99^ADD~3-5[0].cout[0] (adder)                               0.045     3.359
$add~99^ADD~3-6[0].cin[0] (adder)                                0.000     3.359
$add~99^ADD~3-6[0].cout[0] (adder)                               0.045     3.404
$add~99^ADD~3-7[0].cin[0] (adder)                                0.000     3.404
$add~99^ADD~3-7[0].cout[0] (adder)                               0.045     3.449
$add~99^ADD~3-8[0].cin[0] (adder)                                0.720     4.169
$add~99^ADD~3-8[0].sumout[0] (adder)                             1.350     5.519
$dff~104^Q~7.D[0] (.latch)                                       0.000     5.519
data arrival time                                                          5.519

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~104^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.658


#Path 83
Startpoint: lo03692.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03568.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03692.clk[0] (.latch)                                          0.098     0.098
lo03692.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~755^ADD~61-2[0].a[0] (adder)                                0.861     1.109
$add~755^ADD~61-2[0].cout[0] (adder)                             1.350     2.459
$add~755^ADD~61-3[0].cin[0] (adder)                              0.000     2.459
$add~755^ADD~61-3[0].cout[0] (adder)                             0.045     2.504
$add~755^ADD~61-4[0].cin[0] (adder)                              0.720     3.224
$add~755^ADD~61-4[0].cout[0] (adder)                             0.045     3.269
$add~755^ADD~61-5[0].cin[0] (adder)                              0.000     3.269
$add~755^ADD~61-5[0].cout[0] (adder)                             0.045     3.314
$add~755^ADD~61-6[0].cin[0] (adder)                              0.000     3.314
$add~755^ADD~61-6[0].cout[0] (adder)                             0.045     3.359
$add~755^ADD~61-7[0].cin[0] (adder)                              0.000     3.359
$add~755^ADD~61-7[0].cout[0] (adder)                             0.045     3.404
$add~755^ADD~61-8[0].cin[0] (adder)                              0.720     4.124
$add~755^ADD~61-8[0].cout[0] (adder)                             0.045     4.169
$add~755^ADD~61-9[0].cin[0] (adder)                              0.000     4.169
$add~755^ADD~61-9[0].sumout[0] (adder)                           1.350     5.519
lo03568.D[0] (.latch)                                            0.000     5.519
data arrival time                                                          5.519

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03568.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.658


#Path 84
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~132^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~127^ADD~7-1[0].b[0] (adder)                                 0.861     1.109
$add~127^ADD~7-1[0].cout[0] (adder)                              1.350     2.459
$add~127^ADD~7-2[0].cin[0] (adder)                               0.000     2.459
$add~127^ADD~7-2[0].cout[0] (adder)                              0.045     2.504
$add~127^ADD~7-3[0].cin[0] (adder)                               0.000     2.504
$add~127^ADD~7-3[0].cout[0] (adder)                              0.045     2.549
$add~127^ADD~7-4[0].cin[0] (adder)                               0.720     3.269
$add~127^ADD~7-4[0].cout[0] (adder)                              0.045     3.314
$add~127^ADD~7-5[0].cin[0] (adder)                               0.000     3.314
$add~127^ADD~7-5[0].cout[0] (adder)                              0.045     3.359
$add~127^ADD~7-6[0].cin[0] (adder)                               0.000     3.359
$add~127^ADD~7-6[0].cout[0] (adder)                              0.045     3.404
$add~127^ADD~7-7[0].cin[0] (adder)                               0.000     3.404
$add~127^ADD~7-7[0].cout[0] (adder)                              0.045     3.449
$add~127^ADD~7-8[0].cin[0] (adder)                               0.720     4.169
$add~127^ADD~7-8[0].sumout[0] (adder)                            1.350     5.519
$dff~132^Q~7.D[0] (.latch)                                       0.000     5.519
data arrival time                                                          5.519

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~132^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.658


#Path 85
Startpoint: lo07548.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~111^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07548.clk[0] (.latch)                                          0.098     0.098
lo07548.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~106^ADD~4-2[0].b[0] (adder)                                 0.861     1.109
$add~106^ADD~4-2[0].cout[0] (adder)                              1.350     2.459
$add~106^ADD~4-3[0].cin[0] (adder)                               0.000     2.459
$add~106^ADD~4-3[0].cout[0] (adder)                              0.045     2.504
$add~106^ADD~4-4[0].cin[0] (adder)                               0.720     3.224
$add~106^ADD~4-4[0].cout[0] (adder)                              0.045     3.269
$add~106^ADD~4-5[0].cin[0] (adder)                               0.000     3.269
$add~106^ADD~4-5[0].cout[0] (adder)                              0.045     3.314
$add~106^ADD~4-6[0].cin[0] (adder)                               0.000     3.314
$add~106^ADD~4-6[0].cout[0] (adder)                              0.045     3.359
$add~106^ADD~4-7[0].cin[0] (adder)                               0.000     3.359
$add~106^ADD~4-7[0].cout[0] (adder)                              0.045     3.404
$add~106^ADD~4-8[0].cin[0] (adder)                               0.720     4.124
$add~106^ADD~4-8[0].cout[0] (adder)                              0.045     4.169
$add~106^ADD~4-9[0].cin[0] (adder)                               0.000     4.169
$add~106^ADD~4-9[0].sumout[0] (adder)                            1.350     5.519
$dff~111^Q~8.D[0] (.latch)                                       0.000     5.519
data arrival time                                                          5.519

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~111^Q~8.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.658


#Path 86
Startpoint: lo03529.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~396^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03529.clk[0] (.latch)                                          0.098     0.098
lo03529.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~389^ADD~62-1[0].b[0] (adder)                                0.751     0.999
$add~389^ADD~62-1[0].cout[0] (adder)                             1.350     2.349
$add~389^ADD~62-2[0].cin[0] (adder)                              0.000     2.349
$add~389^ADD~62-2[0].cout[0] (adder)                             0.045     2.394
$add~389^ADD~62-3[0].cin[0] (adder)                              0.000     2.394
$add~389^ADD~62-3[0].cout[0] (adder)                             0.045     2.439
$add~389^ADD~62-4[0].cin[0] (adder)                              0.720     3.159
$add~389^ADD~62-4[0].cout[0] (adder)                             0.045     3.204
$add~389^ADD~62-5[0].cin[0] (adder)                              0.000     3.204
$add~389^ADD~62-5[0].cout[0] (adder)                             0.045     3.249
$add~389^ADD~62-6[0].cin[0] (adder)                              0.000     3.249
$add~389^ADD~62-6[0].cout[0] (adder)                             0.045     3.294
$add~389^ADD~62-7[0].cin[0] (adder)                              0.000     3.294
$add~389^ADD~62-7[0].cout[0] (adder)                             0.045     3.339
$add~389^ADD~62-8[0].cin[0] (adder)                              0.720     4.059
$add~389^ADD~62-8[0].cout[0] (adder)                             0.045     4.104
$add~389^ADD~62-9[0].cin[0] (adder)                              0.000     4.104
$add~389^ADD~62-9[0].cout[0] (adder)                             0.045     4.149
$add~389^ADD~62-10[0].cin[0] (adder)                             0.000     4.149
$add~389^ADD~62-10[0].sumout[0] (adder)                          1.350     5.499
$dff~396^Q~9.D[0] (.latch)                                       0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~396^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 87
Startpoint: lo05886.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05798.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05886.clk[0] (.latch)                                          0.098     0.098
lo05886.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~1430^ADD~236-1[0].b[0] (adder)                              0.751     0.999
$add~1430^ADD~236-1[0].cout[0] (adder)                           1.350     2.349
$add~1430^ADD~236-2[0].cin[0] (adder)                            0.000     2.349
$add~1430^ADD~236-2[0].cout[0] (adder)                           0.045     2.394
$add~1430^ADD~236-3[0].cin[0] (adder)                            0.000     2.394
$add~1430^ADD~236-3[0].cout[0] (adder)                           0.045     2.439
$add~1430^ADD~236-4[0].cin[0] (adder)                            0.720     3.159
$add~1430^ADD~236-4[0].cout[0] (adder)                           0.045     3.204
$add~1430^ADD~236-5[0].cin[0] (adder)                            0.000     3.204
$add~1430^ADD~236-5[0].cout[0] (adder)                           0.045     3.249
$add~1430^ADD~236-6[0].cin[0] (adder)                            0.000     3.249
$add~1430^ADD~236-6[0].cout[0] (adder)                           0.045     3.294
$add~1430^ADD~236-7[0].cin[0] (adder)                            0.000     3.294
$add~1430^ADD~236-7[0].cout[0] (adder)                           0.045     3.339
$add~1430^ADD~236-8[0].cin[0] (adder)                            0.720     4.059
$add~1430^ADD~236-8[0].cout[0] (adder)                           0.045     4.104
$add~1430^ADD~236-9[0].cin[0] (adder)                            0.000     4.104
$add~1430^ADD~236-9[0].cout[0] (adder)                           0.045     4.149
$add~1430^ADD~236-10[0].cin[0] (adder)                           0.000     4.149
$add~1430^ADD~236-10[0].sumout[0] (adder)                        1.350     5.499
lo05798.D[0] (.latch)                                            0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05798.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 88
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~97^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~91^ADD~2-1[0].b[0] (adder)                                  0.751     0.999
$add~91^ADD~2-1[0].cout[0] (adder)                               1.350     2.349
$add~91^ADD~2-2[0].cin[0] (adder)                                0.000     2.349
$add~91^ADD~2-2[0].cout[0] (adder)                               0.045     2.394
$add~91^ADD~2-3[0].cin[0] (adder)                                0.000     2.394
$add~91^ADD~2-3[0].cout[0] (adder)                               0.045     2.439
$add~91^ADD~2-4[0].cin[0] (adder)                                0.720     3.159
$add~91^ADD~2-4[0].cout[0] (adder)                               0.045     3.204
$add~91^ADD~2-5[0].cin[0] (adder)                                0.000     3.204
$add~91^ADD~2-5[0].cout[0] (adder)                               0.045     3.249
$add~91^ADD~2-6[0].cin[0] (adder)                                0.000     3.249
$add~91^ADD~2-6[0].cout[0] (adder)                               0.045     3.294
$add~91^ADD~2-7[0].cin[0] (adder)                                0.000     3.294
$add~91^ADD~2-7[0].cout[0] (adder)                               0.045     3.339
$add~91^ADD~2-8[0].cin[0] (adder)                                0.720     4.059
$add~91^ADD~2-8[0].cout[0] (adder)                               0.045     4.104
$add~91^ADD~2-9[0].cin[0] (adder)                                0.000     4.104
$add~91^ADD~2-9[0].cout[0] (adder)                               0.045     4.149
$add~91^ADD~2-10[0].cin[0] (adder)                               0.000     4.149
$add~91^ADD~2-10[0].sumout[0] (adder)                            1.350     5.499
$dff~97^Q~9.D[0] (.latch)                                        0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~97^Q~9.clk[0] (.latch)                                      0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 89
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~202^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~197^ADD~17-1[0].b[0] (adder)                                0.751     0.999
$add~197^ADD~17-1[0].cout[0] (adder)                             1.350     2.349
$add~197^ADD~17-2[0].cin[0] (adder)                              0.000     2.349
$add~197^ADD~17-2[0].cout[0] (adder)                             0.045     2.394
$add~197^ADD~17-3[0].cin[0] (adder)                              0.000     2.394
$add~197^ADD~17-3[0].cout[0] (adder)                             0.045     2.439
$add~197^ADD~17-4[0].cin[0] (adder)                              0.720     3.159
$add~197^ADD~17-4[0].cout[0] (adder)                             0.045     3.204
$add~197^ADD~17-5[0].cin[0] (adder)                              0.000     3.204
$add~197^ADD~17-5[0].cout[0] (adder)                             0.045     3.249
$add~197^ADD~17-6[0].cin[0] (adder)                              0.000     3.249
$add~197^ADD~17-6[0].cout[0] (adder)                             0.045     3.294
$add~197^ADD~17-7[0].cin[0] (adder)                              0.000     3.294
$add~197^ADD~17-7[0].cout[0] (adder)                             0.045     3.339
$add~197^ADD~17-8[0].cin[0] (adder)                              0.720     4.059
$add~197^ADD~17-8[0].cout[0] (adder)                             0.045     4.104
$add~197^ADD~17-9[0].cin[0] (adder)                              0.000     4.104
$add~197^ADD~17-9[0].cout[0] (adder)                             0.045     4.149
$add~197^ADD~17-10[0].cin[0] (adder)                             0.000     4.149
$add~197^ADD~17-10[0].sumout[0] (adder)                          1.350     5.499
$dff~202^Q~9.D[0] (.latch)                                       0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~202^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 90
Startpoint: lo04260.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~572^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04260.clk[0] (.latch)                                          0.098     0.098
lo04260.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~565^ADD~126-1[0].b[0] (adder)                               0.751     0.999
$add~565^ADD~126-1[0].cout[0] (adder)                            1.350     2.349
$add~565^ADD~126-2[0].cin[0] (adder)                             0.000     2.349
$add~565^ADD~126-2[0].cout[0] (adder)                            0.045     2.394
$add~565^ADD~126-3[0].cin[0] (adder)                             0.000     2.394
$add~565^ADD~126-3[0].cout[0] (adder)                            0.045     2.439
$add~565^ADD~126-4[0].cin[0] (adder)                             0.720     3.159
$add~565^ADD~126-4[0].cout[0] (adder)                            0.045     3.204
$add~565^ADD~126-5[0].cin[0] (adder)                             0.000     3.204
$add~565^ADD~126-5[0].cout[0] (adder)                            0.045     3.249
$add~565^ADD~126-6[0].cin[0] (adder)                             0.000     3.249
$add~565^ADD~126-6[0].cout[0] (adder)                            0.045     3.294
$add~565^ADD~126-7[0].cin[0] (adder)                             0.000     3.294
$add~565^ADD~126-7[0].cout[0] (adder)                            0.045     3.339
$add~565^ADD~126-8[0].cin[0] (adder)                             0.720     4.059
$add~565^ADD~126-8[0].cout[0] (adder)                            0.045     4.104
$add~565^ADD~126-9[0].cin[0] (adder)                             0.000     4.104
$add~565^ADD~126-9[0].cout[0] (adder)                            0.045     4.149
$add~565^ADD~126-10[0].cin[0] (adder)                            0.000     4.149
$add~565^ADD~126-10[0].sumout[0] (adder)                         1.350     5.499
$dff~572^Q~9.D[0] (.latch)                                       0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~572^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 91
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~118^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~113^ADD~5-1[0].b[0] (adder)                                 0.751     0.999
$add~113^ADD~5-1[0].cout[0] (adder)                              1.350     2.349
$add~113^ADD~5-2[0].cin[0] (adder)                               0.000     2.349
$add~113^ADD~5-2[0].cout[0] (adder)                              0.045     2.394
$add~113^ADD~5-3[0].cin[0] (adder)                               0.000     2.394
$add~113^ADD~5-3[0].cout[0] (adder)                              0.045     2.439
$add~113^ADD~5-4[0].cin[0] (adder)                               0.720     3.159
$add~113^ADD~5-4[0].cout[0] (adder)                              0.045     3.204
$add~113^ADD~5-5[0].cin[0] (adder)                               0.000     3.204
$add~113^ADD~5-5[0].cout[0] (adder)                              0.045     3.249
$add~113^ADD~5-6[0].cin[0] (adder)                               0.000     3.249
$add~113^ADD~5-6[0].cout[0] (adder)                              0.045     3.294
$add~113^ADD~5-7[0].cin[0] (adder)                               0.000     3.294
$add~113^ADD~5-7[0].cout[0] (adder)                              0.045     3.339
$add~113^ADD~5-8[0].cin[0] (adder)                               0.720     4.059
$add~113^ADD~5-8[0].cout[0] (adder)                              0.045     4.104
$add~113^ADD~5-9[0].cin[0] (adder)                               0.000     4.104
$add~113^ADD~5-9[0].cout[0] (adder)                              0.045     4.149
$add~113^ADD~5-10[0].cin[0] (adder)                              0.000     4.149
$add~113^ADD~5-10[0].sumout[0] (adder)                           1.350     5.499
$dff~118^Q~9.D[0] (.latch)                                       0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~118^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 92
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~216^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~211^ADD~19-1[0].b[0] (adder)                                0.751     0.999
$add~211^ADD~19-1[0].cout[0] (adder)                             1.350     2.349
$add~211^ADD~19-2[0].cin[0] (adder)                              0.000     2.349
$add~211^ADD~19-2[0].cout[0] (adder)                             0.045     2.394
$add~211^ADD~19-3[0].cin[0] (adder)                              0.000     2.394
$add~211^ADD~19-3[0].cout[0] (adder)                             0.045     2.439
$add~211^ADD~19-4[0].cin[0] (adder)                              0.720     3.159
$add~211^ADD~19-4[0].cout[0] (adder)                             0.045     3.204
$add~211^ADD~19-5[0].cin[0] (adder)                              0.000     3.204
$add~211^ADD~19-5[0].cout[0] (adder)                             0.045     3.249
$add~211^ADD~19-6[0].cin[0] (adder)                              0.000     3.249
$add~211^ADD~19-6[0].cout[0] (adder)                             0.045     3.294
$add~211^ADD~19-7[0].cin[0] (adder)                              0.000     3.294
$add~211^ADD~19-7[0].cout[0] (adder)                             0.045     3.339
$add~211^ADD~19-8[0].cin[0] (adder)                              0.720     4.059
$add~211^ADD~19-8[0].cout[0] (adder)                             0.045     4.104
$add~211^ADD~19-9[0].cin[0] (adder)                              0.000     4.104
$add~211^ADD~19-9[0].cout[0] (adder)                             0.045     4.149
$add~211^ADD~19-10[0].cin[0] (adder)                             0.000     4.149
$add~211^ADD~19-10[0].sumout[0] (adder)                          1.350     5.499
$dff~216^Q~9.D[0] (.latch)                                       0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~216^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 93
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~139^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~134^ADD~8-1[0].b[0] (adder)                                 0.751     0.999
$add~134^ADD~8-1[0].cout[0] (adder)                              1.350     2.349
$add~134^ADD~8-2[0].cin[0] (adder)                               0.000     2.349
$add~134^ADD~8-2[0].cout[0] (adder)                              0.045     2.394
$add~134^ADD~8-3[0].cin[0] (adder)                               0.000     2.394
$add~134^ADD~8-3[0].cout[0] (adder)                              0.045     2.439
$add~134^ADD~8-4[0].cin[0] (adder)                               0.720     3.159
$add~134^ADD~8-4[0].cout[0] (adder)                              0.045     3.204
$add~134^ADD~8-5[0].cin[0] (adder)                               0.000     3.204
$add~134^ADD~8-5[0].cout[0] (adder)                              0.045     3.249
$add~134^ADD~8-6[0].cin[0] (adder)                               0.000     3.249
$add~134^ADD~8-6[0].cout[0] (adder)                              0.045     3.294
$add~134^ADD~8-7[0].cin[0] (adder)                               0.000     3.294
$add~134^ADD~8-7[0].cout[0] (adder)                              0.045     3.339
$add~134^ADD~8-8[0].cin[0] (adder)                               0.720     4.059
$add~134^ADD~8-8[0].cout[0] (adder)                              0.045     4.104
$add~134^ADD~8-9[0].cin[0] (adder)                               0.000     4.104
$add~134^ADD~8-9[0].cout[0] (adder)                              0.045     4.149
$add~134^ADD~8-10[0].cin[0] (adder)                              0.000     4.149
$add~134^ADD~8-10[0].sumout[0] (adder)                           1.350     5.499
$dff~139^Q~9.D[0] (.latch)                                       0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~139^Q~9.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 94
Startpoint: lo04434.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04300.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04434.clk[0] (.latch)                                          0.098     0.098
lo04434.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~947^ADD~125-1[0].a[0] (adder)                               0.751     0.999
$add~947^ADD~125-1[0].cout[0] (adder)                            1.350     2.349
$add~947^ADD~125-2[0].cin[0] (adder)                             0.000     2.349
$add~947^ADD~125-2[0].cout[0] (adder)                            0.045     2.394
$add~947^ADD~125-3[0].cin[0] (adder)                             0.000     2.394
$add~947^ADD~125-3[0].cout[0] (adder)                            0.045     2.439
$add~947^ADD~125-4[0].cin[0] (adder)                             0.720     3.159
$add~947^ADD~125-4[0].cout[0] (adder)                            0.045     3.204
$add~947^ADD~125-5[0].cin[0] (adder)                             0.000     3.204
$add~947^ADD~125-5[0].cout[0] (adder)                            0.045     3.249
$add~947^ADD~125-6[0].cin[0] (adder)                             0.000     3.249
$add~947^ADD~125-6[0].cout[0] (adder)                            0.045     3.294
$add~947^ADD~125-7[0].cin[0] (adder)                             0.000     3.294
$add~947^ADD~125-7[0].cout[0] (adder)                            0.045     3.339
$add~947^ADD~125-8[0].cin[0] (adder)                             0.720     4.059
$add~947^ADD~125-8[0].cout[0] (adder)                            0.045     4.104
$add~947^ADD~125-9[0].cin[0] (adder)                             0.000     4.104
$add~947^ADD~125-9[0].cout[0] (adder)                            0.045     4.149
$add~947^ADD~125-10[0].cin[0] (adder)                            0.000     4.149
$add~947^ADD~125-10[0].sumout[0] (adder)                         1.350     5.499
lo04300.D[0] (.latch)                                            0.000     5.499
data arrival time                                                          5.499

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04300.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 95
Startpoint: lo07548.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~111^Q~7.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07548.clk[0] (.latch)                                          0.098     0.098
lo07548.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~106^ADD~4-2[0].b[0] (adder)                                 0.861     1.109
$add~106^ADD~4-2[0].cout[0] (adder)                              1.350     2.459
$add~106^ADD~4-3[0].cin[0] (adder)                               0.000     2.459
$add~106^ADD~4-3[0].cout[0] (adder)                              0.045     2.504
$add~106^ADD~4-4[0].cin[0] (adder)                               0.720     3.224
$add~106^ADD~4-4[0].cout[0] (adder)                              0.045     3.269
$add~106^ADD~4-5[0].cin[0] (adder)                               0.000     3.269
$add~106^ADD~4-5[0].cout[0] (adder)                              0.045     3.314
$add~106^ADD~4-6[0].cin[0] (adder)                               0.000     3.314
$add~106^ADD~4-6[0].cout[0] (adder)                              0.045     3.359
$add~106^ADD~4-7[0].cin[0] (adder)                               0.000     3.359
$add~106^ADD~4-7[0].cout[0] (adder)                              0.045     3.404
$add~106^ADD~4-8[0].cin[0] (adder)                               0.720     4.124
$add~106^ADD~4-8[0].sumout[0] (adder)                            1.350     5.474
$dff~111^Q~7.D[0] (.latch)                                       0.000     5.474
data arrival time                                                          5.474

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~111^Q~7.clk[0] (.latch)                                     0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.613


#Path 96
Startpoint: lo03692.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03567.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03692.clk[0] (.latch)                                          0.098     0.098
lo03692.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~755^ADD~61-2[0].a[0] (adder)                                0.861     1.109
$add~755^ADD~61-2[0].cout[0] (adder)                             1.350     2.459
$add~755^ADD~61-3[0].cin[0] (adder)                              0.000     2.459
$add~755^ADD~61-3[0].cout[0] (adder)                             0.045     2.504
$add~755^ADD~61-4[0].cin[0] (adder)                              0.720     3.224
$add~755^ADD~61-4[0].cout[0] (adder)                             0.045     3.269
$add~755^ADD~61-5[0].cin[0] (adder)                              0.000     3.269
$add~755^ADD~61-5[0].cout[0] (adder)                             0.045     3.314
$add~755^ADD~61-6[0].cin[0] (adder)                              0.000     3.314
$add~755^ADD~61-6[0].cout[0] (adder)                             0.045     3.359
$add~755^ADD~61-7[0].cin[0] (adder)                              0.000     3.359
$add~755^ADD~61-7[0].cout[0] (adder)                             0.045     3.404
$add~755^ADD~61-8[0].cin[0] (adder)                              0.720     4.124
$add~755^ADD~61-8[0].sumout[0] (adder)                           1.350     5.474
lo03567.D[0] (.latch)                                            0.000     5.474
data arrival time                                                          5.474

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03567.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.613


#Path 97
Startpoint: lo04769.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04782.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04769.clk[0] (.latch)                                          0.098     0.098
lo04769.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~923^ADD~117-2[0].b[0] (adder)                               0.861     1.109
$add~923^ADD~117-2[0].cout[0] (adder)                            1.350     2.459
$add~923^ADD~117-3[0].cin[0] (adder)                             0.000     2.459
$add~923^ADD~117-3[0].cout[0] (adder)                            0.045     2.504
$add~923^ADD~117-4[0].cin[0] (adder)                             0.720     3.224
$add~923^ADD~117-4[0].cout[0] (adder)                            0.045     3.269
$add~923^ADD~117-5[0].cin[0] (adder)                             0.000     3.269
$add~923^ADD~117-5[0].cout[0] (adder)                            0.045     3.314
$add~923^ADD~117-6[0].cin[0] (adder)                             0.000     3.314
$add~923^ADD~117-6[0].cout[0] (adder)                            0.045     3.359
$add~923^ADD~117-7[0].cin[0] (adder)                             0.000     3.359
$add~923^ADD~117-7[0].cout[0] (adder)                            0.045     3.404
$add~923^ADD~117-8[0].cin[0] (adder)                             0.720     4.124
$add~923^ADD~117-8[0].sumout[0] (adder)                          1.350     5.474
lo04782.D[0] (.latch)                                            0.000     5.474
data arrival time                                                          5.474

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04782.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.613


#Path 98
Startpoint: lo05155.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05030.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05155.clk[0] (.latch)                                          0.098     0.098
lo05155.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~911^ADD~113-2[0].a[0] (adder)                               0.861     1.109
$add~911^ADD~113-2[0].cout[0] (adder)                            1.350     2.459
$add~911^ADD~113-3[0].cin[0] (adder)                             0.000     2.459
$add~911^ADD~113-3[0].cout[0] (adder)                            0.045     2.504
$add~911^ADD~113-4[0].cin[0] (adder)                             0.720     3.224
$add~911^ADD~113-4[0].cout[0] (adder)                            0.045     3.269
$add~911^ADD~113-5[0].cin[0] (adder)                             0.000     3.269
$add~911^ADD~113-5[0].cout[0] (adder)                            0.045     3.314
$add~911^ADD~113-6[0].cin[0] (adder)                             0.000     3.314
$add~911^ADD~113-6[0].cout[0] (adder)                            0.045     3.359
$add~911^ADD~113-7[0].cin[0] (adder)                             0.000     3.359
$add~911^ADD~113-7[0].cout[0] (adder)                            0.045     3.404
$add~911^ADD~113-8[0].cin[0] (adder)                             0.720     4.124
$add~911^ADD~113-8[0].sumout[0] (adder)                          1.350     5.474
lo05030.D[0] (.latch)                                            0.000     5.474
data arrival time                                                          5.474

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05030.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.613


#Path 99
Startpoint: lo04533.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04548.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04533.clk[0] (.latch)                                          0.098     0.098
lo04533.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~935^ADD~121-2[0].b[0] (adder)                               0.751     0.999
$add~935^ADD~121-2[0].cout[0] (adder)                            1.350     2.349
$add~935^ADD~121-3[0].cin[0] (adder)                             0.000     2.349
$add~935^ADD~121-3[0].cout[0] (adder)                            0.045     2.394
$add~935^ADD~121-4[0].cin[0] (adder)                             0.720     3.114
$add~935^ADD~121-4[0].cout[0] (adder)                            0.045     3.159
$add~935^ADD~121-5[0].cin[0] (adder)                             0.000     3.159
$add~935^ADD~121-5[0].cout[0] (adder)                            0.045     3.204
$add~935^ADD~121-6[0].cin[0] (adder)                             0.000     3.204
$add~935^ADD~121-6[0].cout[0] (adder)                            0.045     3.249
$add~935^ADD~121-7[0].cin[0] (adder)                             0.000     3.249
$add~935^ADD~121-7[0].cout[0] (adder)                            0.045     3.294
$add~935^ADD~121-8[0].cin[0] (adder)                             0.720     4.014
$add~935^ADD~121-8[0].cout[0] (adder)                            0.045     4.059
$add~935^ADD~121-9[0].cin[0] (adder)                             0.000     4.059
$add~935^ADD~121-9[0].cout[0] (adder)                            0.045     4.104
$add~935^ADD~121-10[0].cin[0] (adder)                            0.000     4.104
$add~935^ADD~121-10[0].sumout[0] (adder)                         1.350     5.454
lo04548.D[0] (.latch)                                            0.000     5.454
data arrival time                                                          5.454

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04548.clk[0] (.latch)                                          0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.592


#Path 100
Startpoint: lo07547.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~97^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07547.clk[0] (.latch)                                          0.098     0.098
lo07547.Q[0] (.latch) [clock-to-output]                          0.151     0.248
$add~91^ADD~2-1[0].b[0] (adder)                                  0.751     0.999
$add~91^ADD~2-1[0].cout[0] (adder)                               1.350     2.349
$add~91^ADD~2-2[0].cin[0] (adder)                                0.000     2.349
$add~91^ADD~2-2[0].cout[0] (adder)                               0.045     2.394
$add~91^ADD~2-3[0].cin[0] (adder)                                0.000     2.394
$add~91^ADD~2-3[0].cout[0] (adder)                               0.045     2.439
$add~91^ADD~2-4[0].cin[0] (adder)                                0.720     3.159
$add~91^ADD~2-4[0].cout[0] (adder)                               0.045     3.204
$add~91^ADD~2-5[0].cin[0] (adder)                                0.000     3.204
$add~91^ADD~2-5[0].cout[0] (adder)                               0.045     3.249
$add~91^ADD~2-6[0].cin[0] (adder)                                0.000     3.249
$add~91^ADD~2-6[0].cout[0] (adder)                               0.045     3.294
$add~91^ADD~2-7[0].cin[0] (adder)                                0.000     3.294
$add~91^ADD~2-7[0].cout[0] (adder)                               0.045     3.339
$add~91^ADD~2-8[0].cin[0] (adder)                                0.720     4.059
$add~91^ADD~2-8[0].cout[0] (adder)                               0.045     4.104
$add~91^ADD~2-9[0].cin[0] (adder)                                0.000     4.104
$add~91^ADD~2-9[0].sumout[0] (adder)                             1.350     5.454
$dff~97^Q~8.D[0] (.latch)                                        0.000     5.454
data arrival time                                                          5.454

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~97^Q~8.clk[0] (.latch)                                      0.098     0.098
clock uncertainty                                                0.000     0.098
cell setup time                                                 -0.236    -0.138
data required time                                                        -0.138
--------------------------------------------------------------------------------
data required time                                                        -0.138
data arrival time                                                         -5.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.592


#End of timing report
