#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 11 00:03:40 2018
# Process ID: 5404
# Current directory: C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.runs/synth_1
# Command line: vivado.exe -log increment.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source increment.tcl
# Log file: C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.runs/synth_1/increment.vds
# Journal file: C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source increment.tcl -notrace
Command: synth_design -top increment -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 344.871 ; gain = 100.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'increment' [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/increment.vhd:41]
INFO: [Synth 8-3491] module 'clk' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/clk.vhd:34' bound to instance 'clk0' of component 'clk' [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/increment.vhd:64]
INFO: [Synth 8-638] synthesizing module 'clk' [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/clk.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clk' (1#1) [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/clk.vhd:41]
INFO: [Synth 8-3491] module 'SSDecoder' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/SSDecoder.vhd:34' bound to instance 'ssdecoder0' of component 'SSDecoder' [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/increment.vhd:65]
INFO: [Synth 8-638] synthesizing module 'SSDecoder' [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/SSDecoder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'SSDecoder' (2#1) [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/SSDecoder.vhd:40]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/counter.vhd:36' bound to instance 'counter0' of component 'counter' [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/increment.vhd:66]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'increment' (4#1) [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/sources_1/new/increment.vhd:41]
WARNING: [Synth 8-3331] design increment has unconnected port inc
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 397.348 ; gain = 152.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.348 ; gain = 152.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CPEG202/Desktop/zybo-stuff/Lab10Part1/Lab10Part1.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/increment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/increment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 709.828 ; gain = 0.000
