[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sat Mar 18 14:54:41 2023
[*]
[dumpfile] "/home/cyril/workspace/riscv/mycpu/test_env/build/2023-03-18@22:52:32_0.vcd"
[dumpfile_mtime] "Sat Mar 18 14:52:32 2023"
[dumpfile_size] 5478490
[savefile] "/home/cyril/workspace/riscv/mycpu/test_env/failed.gtkw"
[timestart] 594206
[size] 1920 1009
[pos] 0 23
*-9.000000 595390 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.top_tb.
[treeopen] TOP.top_tb.core_inst.
[treeopen] TOP.top_tb.core_inst.busCrossBar.
[treeopen] TOP.top_tb.core_inst.csrFile.
[treeopen] TOP.top_tb.core_inst.dec.
[treeopen] TOP.top_tb.core_inst.exe.
[treeopen] TOP.top_tb.core_inst.ife.
[treeopen] TOP.top_tb.core_inst.mem.
[treeopen] TOP.top_tb.core_inst.mem.lsu.
[treeopen] TOP.top_tb.core_inst.ram.
[treeopen] TOP.top_tb.core_inst.wb.
[sst_width] 333
[signals_width] 486
[sst_expanded] 1
[sst_vpaned_height] 556
@800200
-ife
@28
TOP.top_tb.reset
>-10
[color] 2
TOP.top_tb.core_inst.ife.clock
>0
TOP.top_tb.core_inst.ife.io_out_bits_instState_commit
@22
TOP.top_tb.core_inst.ife.io_out_bits_instState_inst[31:0]
TOP.top_tb.core_inst.ife.io_out_bits_instState_pc[31:0]
@200
-
@22
TOP.top_tb.core_inst.ife.pcReg[31:0]
TOP.top_tb.core_inst.ife.pcNext[31:0]
@28
TOP.top_tb.core_inst.ife.io_in_execute_bits_brTaken
@22
TOP.top_tb.core_inst.ife.io_in_execute_bits_targetAddr[31:0]
@200
-
@28
TOP.top_tb.core_inst.ife.preFetchInst
@200
-
@28
TOP.top_tb.core_inst.ife.hasBranch
TOP.top_tb.core_inst.ife.hasBranch_1
TOP.top_tb.core_inst.ife.hasBranch
@200
-
@28
TOP.top_tb.core_inst.ife.stall
TOP.top_tb.core_inst.ife.firstFire
@200
-
-
@28
TOP.top_tb.core_inst.ife.instValid
TOP.top_tb.core_inst.ife.hasBranch_1
@200
-
@28
TOP.top_tb.core_inst.ife.io_in_execute_ready
@200
-
@28
TOP.top_tb.core_inst.ife.io_excp_valid
TOP.top_tb.core_inst.ife.io_excp_bits_isMret
@22
TOP.top_tb.core_inst.ife.io_mepc[31:0]
@200
-
@28
TOP.top_tb.core_inst.ife.io_in_start
@200
-
-
@22
TOP.top_tb.core_inst.ife.pcNext[31:0]
TOP.top_tb.core_inst.ife.pcReg[31:0]
@28
TOP.top_tb.core_inst.ife.preFetchInst
@200
-
@22
TOP.top_tb.core_inst.ife.io_rom_req_bits_address[31:0]
@28
TOP.top_tb.core_inst.ife.io_rom_req_valid
@200
-
@22
TOP.top_tb.core_inst.ife.io_rom_resp_bits_data[31:0]
@28
TOP.top_tb.core_inst.ife.io_rom_resp_ready
TOP.top_tb.core_inst.ife.io_rom_req_valid
@200
-
@28
TOP.top_tb.core_inst.ife.updatePC
@200
-
@28
TOP.top_tb.core_inst.ife.io_out_valid
TOP.top_tb.core_inst.ife.io_out_ready
@1000200
-ife
@200
-
@800200
-dec
@28
>-10
[color] 2
TOP.top_tb.core_inst.dec.clock
>0
TOP.top_tb.core_inst.dec.io_in_valid
TOP.top_tb.core_inst.dec.io_in_ready
@200
-
@28
TOP.top_tb.core_inst.dec.io_ctrl_flush
@200
-
@28
TOP.top_tb.core_inst.dec.stageReg_instState_commit
@22
TOP.top_tb.core_inst.dec.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.dec.stageReg_instState_pc[31:0]
@200
-
@23
TOP.top_tb.core_inst.dec.ctrlUnit_io_in_inst[31:0]
@200
-
@22
TOP.top_tb.core_inst.dec.io_regfile_rs2[4:0]
TOP.top_tb.core_inst.dec.io_regfile_rdata2[31:0]
@200
-
@28
TOP.top_tb.core_inst.dec.stall
TOP.top_tb.core_inst.dec.io_ctrl_flush
TOP.top_tb.core_inst.dec.io_hazard_in_stall
@200
-
@28
TOP.top_tb.core_inst.dec.io_out_bits_aluIn2IsReg
@200
-
@28
TOP.top_tb.core_inst.dec.io_out_valid
TOP.top_tb.core_inst.dec.io_out_bits_instState_commit
@22
TOP.top_tb.core_inst.dec.io_out_bits_instState_inst[31:0]
TOP.top_tb.core_inst.dec.io_out_bits_instState_pc[31:0]
@200
-
@28
TOP.top_tb.core_inst.dec.io_out_ready
TOP.top_tb.core_inst.dec.io_out_valid
@1000200
-dec
@200
-
@c00200
-exe
@28
>-10
[color] 2
TOP.top_tb.core_inst.exe.clock
>0
TOP.top_tb.core_inst.exe.io_in_valid
@200
-
@28
TOP.top_tb.core_inst.exe.stageReg_instState_commit
@22
TOP.top_tb.core_inst.exe.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.exe.stageReg_instState_pc[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_out_fetch_ready
TOP.top_tb.core_inst.exe.stall
@200
-
@28
TOP.top_tb.core_inst.exe.io_ctrl_flush
@200
-
@22
TOP.top_tb.core_inst.exe.io_out_memory_bits_aluOut[31:0]
TOP.top_tb.core_inst.exe.stageReg_data2[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_hazard_in_aluSrc1[1:0]
TOP.top_tb.core_inst.exe.io_hazard_in_aluSrc2[1:0]
@200
-
@22
TOP.top_tb.core_inst.exe.io_hazard_out_rs1[4:0]
TOP.top_tb.core_inst.exe.io_hazard_out_rs2[4:0]
@200
-
@22
[color] 1
TOP.top_tb.core_inst.exe.alu.io_in1[31:0]
[color] 1
TOP.top_tb.core_inst.exe.alu.io_in2[31:0]
TOP.top_tb.core_inst.exe.alu.io_out[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_in_bits_aluIn1IsReg
@22
TOP.top_tb.core_inst.exe.io_in_bits_aluIn1[31:0]
@28
TOP.top_tb.core_inst.exe.io_in_bits_aluIn2IsReg
@22
TOP.top_tb.core_inst.exe.stageReg_aluIn2[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.aluZero
TOP.top_tb.core_inst.exe.stageReg_isBranch
TOP.top_tb.core_inst.exe.stageReg_isJump
TOP.top_tb.core_inst.exe.stall
TOP.top_tb.core_inst.exe.io_out_fetch_ready
@200
-
@28
TOP.top_tb.core_inst.exe.io_ctrl_flush
@200
-
@28
TOP.top_tb.core_inst.exe.io_out_fetch_bits_brTaken
@22
TOP.top_tb.core_inst.exe.io_out_fetch_bits_targetAddr[31:0]
@200
-
@28
TOP.top_tb.core_inst.exe.io_out_memory_bits_instState_commit
@22
TOP.top_tb.core_inst.exe.io_out_memory_bits_instState_inst[31:0]
TOP.top_tb.core_inst.exe.io_out_memory_bits_instState_pc[31:0]
@200
-
-
@28
TOP.top_tb.core_inst.exe.io_out_memory_ready
TOP.top_tb.core_inst.exe.io_out_memory_valid
@1401200
-exe
@200
-
@c00200
-mem
@28
>-10
[color] 2
TOP.top_tb.core_inst.mem.clock
@200
>0
-
@28
TOP.top_tb.core_inst.mem.stageReg_instState_commit
@22
TOP.top_tb.core_inst.mem.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.mem.stageReg_instState_pc[31:0]
@200
-
@28
TOP.top_tb.core_inst.mem.io_in_valid
TOP.top_tb.core_inst.mem.io_in_ready
@200
-
@28
TOP.top_tb.core_inst.mem.stall
TOP.top_tb.core_inst.mem.io_ram_req_valid
TOP.top_tb.core_inst.mem.ramReady
TOP.top_tb.core_inst.mem.needRam
TOP.top_tb.core_inst.mem.io_out_ready
TOP.top_tb.core_inst.mem.io_lsuOK
TOP.top_tb.core_inst.mem.lsuReady
@200
-
@22
TOP.top_tb.core_inst.mem.io_hazard_rd[4:0]
TOP.top_tb.core_inst.mem.io_hazard_rdVal[31:0]
@200
-
@28
TOP.top_tb.core_inst.mem.io_excp_bits_isMret
TOP.top_tb.core_inst.mem.io_excp_valid
@200
-
@22
TOP.top_tb.core_inst.mem.lsu.io_ram_req_bits_address[31:0]
TOP.top_tb.core_inst.mem.lsu.io_ram_req_bits_mask[3:0]
@28
TOP.top_tb.core_inst.mem.lsu.io_ram_req_bits_opcode[2:0]
@22
TOP.top_tb.core_inst.mem.lsu.io_ram_req_bits_data[31:0]
@28
[color] 2
TOP.top_tb.core_inst.mem.lsu.io_ram_req_valid
@200
-
@28
TOP.top_tb.core_inst.mem.lsu.io_ram_req_valid
TOP.top_tb.core_inst.mem.lsu.wen
TOP.top_tb.core_inst.mem.lsu.en
@22
TOP.top_tb.core_inst.mem.lsu.io_req_bits_lsuOp[4:0]
TOP.top_tb.core_inst.mem.lsu.s0_reqReg_lsuOp[4:0]
@200
-
@28
TOP.top_tb.core_inst.mem.lsu.io_ram_resp_ready
@22
[color] 2
TOP.top_tb.core_inst.mem.lsu.io_ram_resp_bits_data[31:0]
TOP.top_tb.core_inst.mem.lsu.ramRdData[31:0]
TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
TOP.top_tb.core_inst.mem.lsu.s1_respReg_data[31:0]
TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
@200
-
-
@28
TOP.top_tb.core_inst.mem.lsu.s1_ready
TOP.top_tb.core_inst.mem.lsu.en
@22
TOP.top_tb.core_inst.mem.lsu.s1_lsuOp[4:0]
@28
TOP.top_tb.core_inst.mem.lsu.io_ram_resp_ready
TOP.top_tb.core_inst.mem.lsu.io_resp_valid
@200
-
@28
TOP.top_tb.core_inst.mem.lsu.s1_offset[1:0]
@22
TOP.top_tb.core_inst.mem.lsu.s1_respReg_data[31:0]
@28
TOP.top_tb.core_inst.mem.lsu.s1_signed
TOP.top_tb.core_inst.mem.lsu.s1_width[1:0]
@c00022
TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
@28
(0)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(1)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(2)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(3)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(4)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(5)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(6)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(7)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(8)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(9)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(10)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(11)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(12)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(13)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(14)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(15)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(16)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(17)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(18)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(19)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(20)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(21)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(22)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(23)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(24)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(25)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(26)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(27)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(28)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(29)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(30)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
(31)TOP.top_tb.core_inst.mem.lsu.io_resp_bits_rdata[31:0]
@1401200
-group_end
@28
TOP.top_tb.core_inst.mem.io_out_valid
TOP.top_tb.core_inst.mem.io_out_ready
@1401200
-mem
@200
-
@800200
-wb
@28
>-10
[color] 2
TOP.top_tb.core_inst.wb.clock
@200
>0
-
@22
TOP.top_tb.core_inst.wb.stageReg_instState_inst[31:0]
TOP.top_tb.core_inst.wb.stageReg_instState_pc[31:0]
@28
TOP.top_tb.core_inst.wb.io_in_valid
TOP.top_tb.core_inst.wb.writebackLatch
@200
-
@28
TOP.top_tb.core_inst.wb.stall
TOP.top_tb.core_inst.wb.io_lsuOK
@200
-
@22
TOP.top_tb.core_inst.wb.io_lsuData[31:0]
@28
TOP.top_tb.core_inst.wb.stageReg_resultSrc[1:0]
@22
TOP.top_tb.core_inst.wb.io_regfile_rd[4:0]
TOP.top_tb.core_inst.wb.io_regfile_regWrData[31:0]
@28
TOP.top_tb.core_inst.wb.io_regfile_regWrEn
@200
-
@22
TOP.top_tb.core_inst.wb.io_csrWrite_addr[11:0]
TOP.top_tb.core_inst.wb.io_csrWrite_data[31:0]
@28
TOP.top_tb.core_inst.wb.io_csrWrite_op[2:0]
TOP.top_tb.core_inst.wb.io_csrWrite_retired
TOP.top_tb.core_inst.wb.stageReg_csrWrEn
@200
-
@1000200
-wb
@200
-
@28
>-10
[color] 2
TOP.top_tb.core_inst.clock
>0
TOP.top_tb.core_inst.io_out_state_instState_commit
@22
TOP.top_tb.core_inst.io_out_state_instState_inst[31:0]
TOP.top_tb.core_inst.io_out_state_instState_pc[31:0]
@200
-
-
@c00200
-csrfile
@28
TOP.top_tb.core_inst.csrFile.io_except_bits_isMret
TOP.top_tb.core_inst.csrFile.writable
@22
TOP.top_tb.core_inst.csrFile.writeData[31:0]
TOP.top_tb.core_inst.csrFile.io_except_bits_excPc[31:0]
@28
TOP.top_tb.core_inst.csrFile.io_except_valid
@22
TOP.top_tb.core_inst.csrFile.mepc_data[31:0]
@1401200
-csrfile
@200
-
@800200
-crossbar
@200
-
@22
[color] 2
TOP.top_tb.core_inst.busCrossBar.io_masterFace_in_0_bits_address[31:0]
@28
TOP.top_tb.core_inst.busCrossBar.io_masterFace_in_0_valid
TOP.top_tb.core_inst.busCrossBar.io_masterFace_in_0_ready
@200
-
@22
TOP.top_tb.core_inst.busCrossBar.io_masterFace_in_1_bits_address[31:0]
TOP.top_tb.core_inst.busCrossBar.io_masterFace_in_1_bits_data[31:0]
TOP.top_tb.core_inst.busCrossBar.io_masterFace_in_1_bits_mask[3:0]
@28
TOP.top_tb.core_inst.busCrossBar.io_masterFace_in_1_bits_opcode[2:0]
[color] 3
TOP.top_tb.core_inst.busCrossBar.io_masterFace_in_1_valid
@200
-
@22
TOP.top_tb.core_inst.busCrossBar.io_masterFace_out_0_bits_data[31:0]
@200
-
@22
[color] 3
TOP.top_tb.core_inst.busCrossBar.io_masterFace_out_1_bits_data[31:0]
@200
-
@22
TOP.top_tb.core_inst.busCrossBar.ppBuf_io_in_bits_address[31:0]
@28
TOP.top_tb.core_inst.busCrossBar.ppBuf_io_in_ready
TOP.top_tb.core_inst.busCrossBar.ppBuf_io_in_valid
@200
-
@22
TOP.top_tb.core_inst.busCrossBar.ppBuf_io_out_bits_address[31:0]
@28
TOP.top_tb.core_inst.busCrossBar.ppBuf_io_out_bits_opcode[2:0]
TOP.top_tb.core_inst.busCrossBar.ppBuf_io_out_bits_source
TOP.top_tb.core_inst.busCrossBar.ppBuf_io_out_ready
TOP.top_tb.core_inst.busCrossBar.ppBuf_io_out_valid
@200
-
@22
TOP.top_tb.core_inst.busCrossBar.ppBuf.buf_0_address[31:0]
@28
TOP.top_tb.core_inst.busCrossBar.ppBuf.buf_0_opcode[2:0]
TOP.top_tb.core_inst.busCrossBar.ppBuf.buf_0_source
@200
-
@22
TOP.top_tb.core_inst.busCrossBar.ppBuf.buf_1_address[31:0]
@28
TOP.top_tb.core_inst.busCrossBar.ppBuf.buf_1_opcode[2:0]
TOP.top_tb.core_inst.busCrossBar.ppBuf.buf_1_source
@200
-
@28
TOP.top_tb.core_inst.busCrossBar.ppBuf.bufValid_0
TOP.top_tb.core_inst.busCrossBar.ppBuf.bufValid_1
@200
-
@28
TOP.top_tb.core_inst.busCrossBar.ppBuf.wrPtr
TOP.top_tb.core_inst.busCrossBar.ppBuf.rdPtr
@200
-
-
-
@22
TOP.top_tb.core_inst.busCrossBar.io_slaveFace_in_0_bits_address[31:0]
@200
-
-
@22
TOP.top_tb.core_inst.busCrossBar.io_slaveFace_in_1_bits_address[31:0]
TOP.top_tb.core_inst.busCrossBar.io_slaveFace_in_1_bits_data[31:0]
@28
TOP.top_tb.core_inst.busCrossBar.io_slaveFace_in_1_bits_opcode[2:0]
@22
TOP.top_tb.core_inst.busCrossBar.io_slaveFace_in_1_bits_mask[3:0]
@28
TOP.top_tb.core_inst.busCrossBar.io_slaveFace_in_1_valid
@200
-
-
@22
TOP.top_tb.core_inst.busCrossBar.io_slaveFace_out_0_bits_data[31:0]
@200
-
@22
TOP.top_tb.core_inst.busCrossBar.io_slaveFace_out_1_bits_data[31:0]
@200
-
@1000200
-crossbar
@200
-
-
-
@800200
-ram
@28
>-10
[color] 3
TOP.top_tb.core_inst.clock
@200
>0
-
@22
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_1_bits_address[31:0]
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_1_bits_data[31:0]
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_1_bits_mask[3:0]
@28
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_1_bits_opcode[2:0]
[color] 2
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_1_ready
[color] 2
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_1_valid
@200
-
@22
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_out_1_bits_data[31:0]
@200
-
@22
TOP.top_tb.core_inst.ram.raddr[31:0]
TOP.top_tb.core_inst.ram.rdata[31:0]
@28
TOP.top_tb.core_inst.ram.reset
@22
TOP.top_tb.core_inst.ram.waddr[31:0]
TOP.top_tb.core_inst.ram.wdata[31:0]
@28
TOP.top_tb.core_inst.ram.wen
@22
TOP.top_tb.core_inst.ram.wmask[3:0]
@1000200
-ram
@200
-
@800200
-rom
@28
>-10
[color] 2
TOP.top_tb.core_inst.clock
@200
>0
-
@28
TOP.top_tb.core_inst.romBusy
@200
-
@22
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_0_bits_address[31:0]
@28
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_0_ready
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_in_0_valid
@200
-
-
@22
TOP.top_tb.core_inst.busCrossBar_io_slaveFace_out_0_bits_data[31:0]
@200
-
-
@22
TOP.top_tb.core_inst.rom.raddr[31:0]
TOP.top_tb.core_inst.rom.rdata[31:0]
@28
TOP.top_tb.core_inst.rom.reset
@22
TOP.top_tb.core_inst.rom.waddr[31:0]
TOP.top_tb.core_inst.rom.wdata[31:0]
@28
TOP.top_tb.core_inst.rom.wen
@22
TOP.top_tb.core_inst.rom.wmask[3:0]
@1000200
-rom
@200
-
@c00200
-regfile
@22
TOP.top_tb.core_inst.regFile.io_state_regState_0[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_1[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_2[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_3[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_4[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_5[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_6[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_7[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_8[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_9[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_10[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_11[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_12[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_13[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_14[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_15[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_16[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_17[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_18[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_19[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_20[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_21[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_22[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_23[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_24[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_25[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_26[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_27[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_28[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_29[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_30[31:0]
TOP.top_tb.core_inst.regFile.io_state_regState_31[31:0]
@1401200
-regfile
[pattern_trace] 1
[pattern_trace] 0
