============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Mar 02 2023  01:45:43 pm
  Module:                 bsg_cgol_cell
  Operating conditions:   ss_100C_1v60 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin data_o_reg/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) data_i[0]
          Clock: (R) clk
       Endpoint: (F) data_o_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     178                  
       Uncertainty:-     100                  
     Required Time:=    4722                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    2221                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            constraints.tcl_line_12_8_1 

#-----------------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  data_i[0]                           -       -     F     (arrival)                       3 34.9     0     0    2500    (-,-) 
  countOnes/recurse.left/g163/Y       -       A->Y  R     sky130_fd_sc_hd__inv_4          1 13.6    72    67    2567    (-,-) 
  countOnes/recurse.left/g155__3680/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        1 21.3   112   127    2694    (-,-) 
  countOnes/recurse.left/g152__8428/Y -       B->Y  R     sky130_fd_sc_hd__nand2_8        3 32.3   122   166    2859    (-,-) 
  countOnes/recurse.left/g146__4319/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        1 13.1   133   161    3021    (-,-) 
  countOnes/recurse.left/g142__2398/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        2 20.9   130   162    3183    (-,-) 
  countOnes/g223/Y                    -       A->Y  F     sky130_fd_sc_hd__inv_2          1 13.2    70   113    3296    (-,-) 
  countOnes/g217__3680/Y              -       B->Y  R     sky130_fd_sc_hd__nand2_4        2 33.9   184   188    3484    (-,-) 
  countOnes/g215__5526/Y              -       A->Y  F     sky130_fd_sc_hd__nand2_4        2 23.7   128   180    3664    (-,-) 
  countOnes/g209__6260/Y              -       B2->Y R     sky130_fd_sc_hd__o2bb2ai_4      3 24.2   326   338    4002    (-,-) 
  g515__9945/Y                        -       A->Y  F     sky130_fd_sc_hd__nand2_2        1  8.9   130   204    4206    (-,-) 
  g510__5115/Y                        -       C->Y  R     sky130_fd_sc_hd__nor3_2         1  9.5   356   308    4515    (-,-) 
  g506__7098/Y                        -       A2->Y F     sky130_fd_sc_hd__o21ai_2        1  7.0   110   206    4721    (-,-) 
  data_o_reg/D                        -       -     F     sky130_fd_sc_hd__dfstp_1        1    -     -     0    4721    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 2: MET (1244 ps) Late External Delay Assertion at pin data_o
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) data_o_reg/CLK
          Clock: (R) clk
       Endpoint: (R) data_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-    1156                  
             Slack:=    1244                  

Exceptions/Constraints:
  output_delay             2500            constraints.tcl_line_13 

#-------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_o_reg/CLK -       -      R     (arrival)                     1    -     0     0       0    (-,-) 
  data_o_reg/Q   -       CLK->Q R     sky130_fd_sc_hd__dfstp_1      2 14.6   230  1156    1156    (-,-) 
  data_o         -       -      R     (port)                        -    -     -     0    1156    (-,-) 
#-------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

