// Seed: 1938087251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1 - 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output wire id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wand id_8,
    input wand id_9,
    output supply0 id_10,
    output supply1 id_11,
    output wand id_12
    , id_36,
    input wand id_13,
    input tri id_14,
    output tri id_15,
    input supply0 id_16,
    output tri0 id_17,
    input wand id_18,
    output supply1 id_19,
    output tri id_20,
    output wire id_21,
    input wor id_22,
    input wire id_23,
    input supply0 id_24,
    input tri1 id_25,
    input wire id_26,
    output supply0 id_27,
    input supply0 id_28,
    output wire id_29,
    input supply1 id_30,
    input uwire id_31,
    input supply1 id_32,
    output wand id_33,
    output tri1 id_34
);
  module_0(
      id_36, id_36, id_36, id_36, id_36, id_36
  ); id_37 :
  assert property (@(id_14) ~^1)
  else;
  assign id_12 = "" & 1 & ~1 - id_24;
endmodule
