Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/34-openroad-cts/ALU.odb'…
Reading design constraints file at '/nix/store/ifgrnqkf6pcsk2qzdn5bai2rvd4skbbc-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5.0
[INFO] Setting input delay to: 5.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 100 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |  -0.022 |  -0.419 | _16009_/D
    final |       0 |     113 |            0 |   0.100 |   0.000 | _16170_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 113 hold buffers.
Placement Analysis
---------------------------------
total displacement        955.7 u
average displacement        0.1 u
max displacement           14.4 u
original HPWL          146959.0 u
legalized HPWL         150978.6 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 3395 instances
[INFO DPL-0021] HPWL before          150978.6 u
[INFO DPL-0022] HPWL after           147786.4 u
[INFO DPL-0023] HPWL delta               -2.1 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               240     900.86
  Tap cell                               1525    1908.08
  Buffer                                  180     974.68
  Clock buffer                             29     420.40
  Timing Repair Buffer                    420    3015.39
  Inverter                               1315    4977.27
  Clock inverter                           21     332.82
  Sequential cell                         314    7983.91
  Multi-Input combinational cell         6471   31965.66
  Total                                 10515   52479.08
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/36-openroad-resizertimingpostcts/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/36-openroad-resizertimingpostcts/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/36-openroad-resizertimingpostcts/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/36-openroad-resizertimingpostcts/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-19/36-openroad-resizertimingpostcts/ALU.sdc'…
