{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 17:41:43 2021 " "Info: Processing started: Wed Apr 21 17:41:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU-16 -c ALU-16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU-16 -c ALU-16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B0N F5N 17.747 ns Longest " "Info: Longest tpd from source pin \"B0N\" to destination pin \"F5N\" is 17.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns B0N 1 PIN PIN_164 2 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_164; Fanout = 2; PIN Node = 'B0N'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0N } "NODE_NAME" } } { "ALU-8.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/ALU-16/ALU-8.bdf" { { 128 152 320 144 "B0N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.770 ns) + CELL(0.512 ns) 7.205 ns 74181:inst\|46~51 2 COMB LCCOMB_X30_Y5_N18 3 " "Info: 2: + IC(5.770 ns) + CELL(0.512 ns) = 7.205 ns; Loc. = LCCOMB_X30_Y5_N18; Fanout = 3; COMB Node = '74181:inst\|46~51'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { B0N 74181:inst|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.491 ns) 8.022 ns 74181:inst\|82~394 3 COMB LCCOMB_X30_Y5_N22 3 " "Info: 3: + IC(0.326 ns) + CELL(0.491 ns) = 8.022 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = '74181:inst\|82~394'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { 74181:inst|46~51 74181:inst|82~394 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.521 ns) 8.874 ns 74182:inst1\|31~321 4 COMB LCCOMB_X30_Y5_N8 1 " "Info: 4: + IC(0.331 ns) + CELL(0.521 ns) = 8.874 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 1; COMB Node = '74182:inst1\|31~321'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { 74181:inst|82~394 74182:inst1|31~321 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.521 ns) 9.684 ns 74182:inst1\|31~322 5 COMB LCCOMB_X30_Y5_N10 3 " "Info: 5: + IC(0.289 ns) + CELL(0.521 ns) = 9.684 ns; Loc. = LCCOMB_X30_Y5_N10; Fanout = 3; COMB Node = '74182:inst1\|31~322'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { 74182:inst1|31~321 74182:inst1|31~322 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.322 ns) 10.890 ns 74181:inst2\|79 6 COMB LCCOMB_X30_Y6_N22 1 " "Info: 6: + IC(0.884 ns) + CELL(0.322 ns) = 10.890 ns; Loc. = LCCOMB_X30_Y6_N22; Fanout = 1; COMB Node = '74181:inst2\|79'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { 74182:inst1|31~322 74181:inst2|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.521 ns) 11.722 ns 74181:inst2\|81 7 COMB LCCOMB_X30_Y6_N28 1 " "Info: 7: + IC(0.311 ns) + CELL(0.521 ns) = 11.722 ns; Loc. = LCCOMB_X30_Y6_N28; Fanout = 1; COMB Node = '74181:inst2\|81'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { 74181:inst2|79 74181:inst2|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.125 ns) + CELL(2.900 ns) 17.747 ns F5N 8 PIN PIN_45 0 " "Info: 8: + IC(3.125 ns) + CELL(2.900 ns) = 17.747 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'F5N'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { 74181:inst2|81 F5N } "NODE_NAME" } } { "ALU-8.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/ALU-16/ALU-8.bdf" { { 480 672 848 496 "F5N" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.711 ns ( 37.81 % ) " "Info: Total cell delay = 6.711 ns ( 37.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.036 ns ( 62.19 % ) " "Info: Total interconnect delay = 11.036 ns ( 62.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.747 ns" { B0N 74181:inst|46~51 74181:inst|82~394 74182:inst1|31~321 74182:inst1|31~322 74181:inst2|79 74181:inst2|81 F5N } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.747 ns" { B0N {} B0N~combout {} 74181:inst|46~51 {} 74181:inst|82~394 {} 74182:inst1|31~321 {} 74182:inst1|31~322 {} 74181:inst2|79 {} 74181:inst2|81 {} F5N {} } { 0.000ns 0.000ns 5.770ns 0.326ns 0.331ns 0.289ns 0.884ns 0.311ns 3.125ns } { 0.000ns 0.923ns 0.512ns 0.491ns 0.521ns 0.521ns 0.322ns 0.521ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 17:41:43 2021 " "Info: Processing ended: Wed Apr 21 17:41:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
