Timing Analyzer report for xiaoche
Wed Jul 07 00:11:23 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_generator:inst2|divider_4:U0|clkout'
 13. Slow 1200mV 85C Model Setup: 'clkin'
 14. Slow 1200mV 85C Model Setup: 'clk_generator:inst2|divider_1M:U1|clkout'
 15. Slow 1200mV 85C Model Hold: 'clkin'
 16. Slow 1200mV 85C Model Hold: 'clk_generator:inst2|divider_4:U0|clkout'
 17. Slow 1200mV 85C Model Hold: 'clk_generator:inst2|divider_1M:U1|clkout'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk_generator:inst2|divider_4:U0|clkout'
 26. Slow 1200mV 0C Model Setup: 'clkin'
 27. Slow 1200mV 0C Model Setup: 'clk_generator:inst2|divider_1M:U1|clkout'
 28. Slow 1200mV 0C Model Hold: 'clkin'
 29. Slow 1200mV 0C Model Hold: 'clk_generator:inst2|divider_4:U0|clkout'
 30. Slow 1200mV 0C Model Hold: 'clk_generator:inst2|divider_1M:U1|clkout'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clkin'
 38. Fast 1200mV 0C Model Setup: 'clk_generator:inst2|divider_4:U0|clkout'
 39. Fast 1200mV 0C Model Setup: 'clk_generator:inst2|divider_1M:U1|clkout'
 40. Fast 1200mV 0C Model Hold: 'clkin'
 41. Fast 1200mV 0C Model Hold: 'clk_generator:inst2|divider_4:U0|clkout'
 42. Fast 1200mV 0C Model Hold: 'clk_generator:inst2|divider_1M:U1|clkout'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; xiaoche                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-6         ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                             ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Clock Name                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                      ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; clk_generator:inst2|divider_1M:U1|clkout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_generator:inst2|divider_1M:U1|clkout } ;
; clk_generator:inst2|divider_4:U0|clkout  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_generator:inst2|divider_4:U0|clkout }  ;
; clkin                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkin }                                    ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                      ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note                                                          ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; 272.48 MHz ; 250.0 MHz       ; clkin                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 295.25 MHz ; 295.25 MHz      ; clk_generator:inst2|divider_4:U0|clkout  ;                                                               ;
; 508.65 MHz ; 402.09 MHz      ; clk_generator:inst2|divider_1M:U1|clkout ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                               ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk_generator:inst2|divider_4:U0|clkout  ; -2.708 ; -20.235       ;
; clkin                                    ; -2.670 ; -36.328       ;
; clk_generator:inst2|divider_1M:U1|clkout ; -0.966 ; -8.105        ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                               ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clkin                                    ; 0.434 ; 0.000         ;
; clk_generator:inst2|divider_4:U0|clkout  ; 0.453 ; 0.000         ;
; clk_generator:inst2|divider_1M:U1|clkout ; 0.649 ; 0.000         ;
+------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                 ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clkin                                    ; -3.000 ; -37.201       ;
; clk_generator:inst2|divider_1M:U1|clkout ; -1.487 ; -31.227       ;
; clk_generator:inst2|divider_4:U0|clkout  ; -1.487 ; -14.870       ;
+------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_generator:inst2|divider_4:U0|clkout'                                                                                                                                                                                   ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.708 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 3.341      ;
; -2.707 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 3.340      ;
; -2.571 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 3.204      ;
; -2.570 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 3.203      ;
; -2.560 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 3.193      ;
; -2.559 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 3.192      ;
; -2.505 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 3.138      ;
; -2.504 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 3.137      ;
; -2.387 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.307      ;
; -2.305 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.225      ;
; -2.304 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.224      ;
; -2.295 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.215      ;
; -2.241 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.161      ;
; -2.238 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.158      ;
; -2.237 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.157      ;
; -2.203 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.123      ;
; -2.202 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.122      ;
; -2.163 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.083      ;
; -2.136 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.056      ;
; -2.135 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.055      ;
; -2.082 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 3.002      ;
; -2.071 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.991      ;
; -2.065 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.698      ;
; -2.064 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.697      ;
; -2.034 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.954      ;
; -2.017 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.937      ;
; -1.986 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.906      ;
; -1.967 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.600      ;
; -1.966 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.599      ;
; -1.942 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.862      ;
; -1.940 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.860      ;
; -1.936 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.856      ;
; -1.888 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.808      ;
; -1.881 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.514      ;
; -1.880 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.513      ;
; -1.870 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.790      ;
; -1.869 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.789      ;
; -1.794 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.714      ;
; -1.782 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.702      ;
; -1.770 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.403      ;
; -1.769 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.402      ;
; -1.768 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.688      ;
; -1.767 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.687      ;
; -1.611 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.531      ;
; -1.503 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.423      ;
; -1.413 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.333      ;
; -1.398 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.031      ;
; -1.397 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 2.030      ;
; -1.387 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.307      ;
; -1.357 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.277      ;
; -1.302 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.222      ;
; -1.294 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.214      ;
; -1.294 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.214      ;
; -1.258 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.178      ;
; -1.233 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.153      ;
; -1.232 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.152      ;
; -1.181 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 1.814      ;
; -1.181 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.368     ; 1.814      ;
; -1.132 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.052      ;
; -1.131 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.051      ;
; -1.115 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 2.035      ;
; -0.951 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.871      ;
; -0.950 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.870      ;
; -0.786 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.706      ;
; -0.729 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.649      ;
; -0.562 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.482      ;
; -0.481 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.401      ;
; -0.433 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.353      ;
; -0.381 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.301      ;
; -0.339 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 1.259      ;
; 0.098  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.081     ; 0.822      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkin'                                                                                                                                 ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.670 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.590      ;
; -2.670 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.590      ;
; -2.670 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.590      ;
; -2.557 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.477      ;
; -2.557 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.477      ;
; -2.557 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.477      ;
; -2.550 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.470      ;
; -2.513 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.433      ;
; -2.498 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.418      ;
; -2.489 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.409      ;
; -2.489 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.409      ;
; -2.489 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.409      ;
; -2.437 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.357      ;
; -2.435 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.355      ;
; -2.413 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.333      ;
; -2.413 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.333      ;
; -2.413 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.333      ;
; -2.377 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.297      ;
; -2.377 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.297      ;
; -2.377 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.297      ;
; -2.369 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.289      ;
; -2.340 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.260      ;
; -2.337 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.574     ; 2.764      ;
; -2.317 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.237      ;
; -2.317 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.237      ;
; -2.317 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.237      ;
; -2.299 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.219      ;
; -2.299 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.219      ;
; -2.293 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.213      ;
; -2.288 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.208      ;
; -2.288 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.208      ;
; -2.288 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.208      ;
; -2.257 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.177      ;
; -2.228 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.148      ;
; -2.202 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.122      ;
; -2.196 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.590      ;
; -2.195 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.115      ;
; -2.184 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.574     ; 2.611      ;
; -2.179 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.099      ;
; -2.176 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.096      ;
; -2.176 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.096      ;
; -2.176 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.096      ;
; -2.168 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.088      ;
; -2.162 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.556      ;
; -2.136 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.056      ;
; -2.136 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.056      ;
; -2.136 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.056      ;
; -2.126 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.046      ;
; -2.125 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.045      ;
; -2.125 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.045      ;
; -2.125 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.045      ;
; -2.083 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.477      ;
; -2.083 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 3.003      ;
; -2.077 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.997      ;
; -2.077 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.997      ;
; -2.071 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.465      ;
; -2.068 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.988      ;
; -2.068 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.988      ;
; -2.056 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.976      ;
; -2.050 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.444      ;
; -2.047 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.441      ;
; -2.037 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.574     ; 2.464      ;
; -2.016 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.936      ;
; -2.015 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.409      ;
; -2.005 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.925      ;
; -2.003 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.397      ;
; -2.000 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.920      ;
; -2.000 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.920      ;
; -2.000 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.920      ;
; -1.983 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.574     ; 2.410      ;
; -1.981 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.901      ;
; -1.971 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.891      ;
; -1.965 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.885      ;
; -1.964 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.884      ;
; -1.964 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.884      ;
; -1.948 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.868      ;
; -1.939 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.333      ;
; -1.934 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.328      ;
; -1.917 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.311      ;
; -1.903 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.297      ;
; -1.896 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.816      ;
; -1.896 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.816      ;
; -1.894 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.288      ;
; -1.891 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.574     ; 2.318      ;
; -1.890 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.574     ; 2.317      ;
; -1.886 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.806      ;
; -1.880 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.800      ;
; -1.879 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.273      ;
; -1.874 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.794      ;
; -1.866 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.260      ;
; -1.853 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.247      ;
; -1.853 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.773      ;
; -1.843 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.237      ;
; -1.837 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.574     ; 2.264      ;
; -1.825 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.574     ; 2.252      ;
; -1.820 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.740      ;
; -1.820 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.081     ; 2.740      ;
; -1.817 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.211      ;
; -1.814 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.393      ; 3.208      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_generator:inst2|divider_1M:U1|clkout'                                                                                                                            ;
+--------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.966 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.887      ;
; -0.945 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.866      ;
; -0.943 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.864      ;
; -0.939 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.860      ;
; -0.782 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.703      ;
; -0.698 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.619      ;
; -0.610 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.531      ;
; -0.609 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.530      ;
; -0.589 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.510      ;
; -0.579 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.500      ;
; -0.576 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.497      ;
; -0.568 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.489      ;
; -0.547 ; control:inst|NextState.TURN_RIGHT  ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.468      ;
; -0.542 ; control:inst|NextState.TURN_LEFT   ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.463      ;
; -0.445 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.366      ;
; -0.439 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.360      ;
; -0.406 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.327      ;
; -0.396 ; control:inst|NextState.TURN_RIGHT  ; control:inst|l[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.317      ;
; -0.384 ; control:inst|NextState.FORWARD     ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.305      ;
; -0.361 ; control:inst|NextState.STOP        ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.282      ;
; -0.345 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.266      ;
; -0.343 ; control:inst|NextState.START       ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.264      ;
; -0.339 ; control:inst|NextState.STOP        ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.260      ;
; -0.317 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.238      ;
; -0.316 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.237      ;
; -0.213 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.134      ;
; -0.212 ; control:inst|NextState.TURN_RIGHTW ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.133      ;
; -0.211 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.132      ;
; -0.203 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.124      ;
; -0.200 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.121      ;
; -0.200 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.121      ;
; -0.192 ; control:inst|NextState.TURN_LEFTW  ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.113      ;
; -0.180 ; control:inst|NextState.TURN_LEFT   ; control:inst|r[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.101      ;
; -0.180 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.101      ;
; -0.170 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.091      ;
; -0.165 ; control:inst|NextState.FORWARD     ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.086      ;
; -0.158 ; control:inst|NextState.START       ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.079      ;
; -0.157 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.080     ; 1.078      ;
+--------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkin'                                                                                                                                 ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; clk_generator:inst2|divider_1M:U1|clkt    ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; clk_generator:inst2|divider_4:U0|clkt     ; clk_generator:inst2|divider_4:U0|clkt     ; clkin        ; clkin       ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|cnt      ; clkin        ; clkin       ; 0.000        ; 0.081      ; 0.758      ;
; 0.744 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.038      ;
; 0.761 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.059      ;
; 0.782 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.075      ;
; 0.835 ; clk_generator:inst2|divider_4:U0|clkt     ; clk_generator:inst2|divider_4:U0|clkout   ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.128      ;
; 0.870 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.163      ;
; 0.976 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 1.762      ;
; 0.977 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 1.763      ;
; 0.997 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 1.783      ;
; 1.071 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|clkt     ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.364      ;
; 1.098 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.391      ;
; 1.101 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.394      ;
; 1.105 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.398      ;
; 1.107 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.402      ;
; 1.114 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.407      ;
; 1.115 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 1.903      ;
; 1.118 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.100      ; 1.437      ;
; 1.126 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.426      ;
; 1.136 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 1.922      ;
; 1.146 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.439      ;
; 1.148 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.441      ;
; 1.149 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.442      ;
; 1.165 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 1.951      ;
; 1.186 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.574      ; 1.972      ;
; 1.206 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.100      ; 1.518      ;
; 1.207 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.100      ; 1.519      ;
; 1.229 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.523      ;
; 1.232 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.525      ;
; 1.238 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.532      ;
; 1.241 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.534      ;
; 1.245 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.538      ;
; 1.246 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.539      ;
; 1.248 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.042      ;
; 1.256 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.549      ;
; 1.264 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.559      ;
; 1.275 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.568      ;
; 1.284 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.070      ;
; 1.285 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.071      ;
; 1.292 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.078      ;
; 1.304 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.090      ;
; 1.306 ; clk_generator:inst2|divider_1M:U1|clkt    ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 0.000        ; -0.393     ; 1.125      ;
; 1.347 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.100      ; 1.659      ;
; 1.369 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.662      ;
; 1.372 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.665      ;
; 1.378 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.671      ;
; 1.379 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.672      ;
; 1.383 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.676      ;
; 1.385 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.678      ;
; 1.386 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.679      ;
; 1.386 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.679      ;
; 1.387 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.682      ;
; 1.396 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.184      ;
; 1.398 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.691      ;
; 1.404 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.697      ;
; 1.412 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.198      ;
; 1.413 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.706      ;
; 1.413 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.199      ;
; 1.415 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.708      ;
; 1.419 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.205      ;
; 1.424 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.210      ;
; 1.453 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|clkout   ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.746      ;
; 1.460 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.574      ; 2.246      ;
; 1.469 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.762      ;
; 1.470 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.763      ;
; 1.487 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.780      ;
; 1.498 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.791      ;
; 1.499 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 0.000        ; 0.081      ; 1.792      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_generator:inst2|divider_4:U0|clkout'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.453 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 0.746      ;
; 0.761 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.054      ;
; 0.783 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.076      ;
; 0.788 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.081      ;
; 0.809 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.102      ;
; 0.884 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.177      ;
; 0.979 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.272      ;
; 0.982 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.275      ;
; 1.006 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.299      ;
; 1.013 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.306      ;
; 1.025 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.318      ;
; 1.116 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.409      ;
; 1.126 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.419      ;
; 1.135 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.428      ;
; 1.146 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.439      ;
; 1.147 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.440      ;
; 1.153 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.446      ;
; 1.243 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.536      ;
; 1.266 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.559      ;
; 1.275 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.568      ;
; 1.326 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.619      ;
; 1.337 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.630      ;
; 1.349 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.642      ;
; 1.375 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.668      ;
; 1.376 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.669      ;
; 1.425 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.718      ;
; 1.477 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.770      ;
; 1.502 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.795      ;
; 1.503 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.796      ;
; 1.510 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.803      ;
; 1.531 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 1.640      ;
; 1.531 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 1.640      ;
; 1.591 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.884      ;
; 1.592 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.885      ;
; 1.608 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 1.900      ;
; 1.608 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 1.900      ;
; 1.682 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 1.974      ;
; 1.682 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 1.974      ;
; 1.698 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 1.991      ;
; 1.718 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 2.011      ;
; 1.726 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 2.019      ;
; 1.819 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 1.929      ;
; 1.820 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 1.930      ;
; 2.068 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 2.178      ;
; 2.070 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 2.180      ;
; 2.126 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 2.419      ;
; 2.127 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 2.420      ;
; 2.128 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 2.237      ;
; 2.128 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 2.237      ;
; 2.144 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 2.436      ;
; 2.144 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 2.436      ;
; 2.353 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 2.463      ;
; 2.355 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 2.465      ;
; 2.383 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 2.492      ;
; 2.383 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 2.492      ;
; 2.517 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 2.810      ;
; 2.518 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 2.811      ;
; 2.534 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 2.826      ;
; 2.534 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 2.826      ;
; 2.573 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 2.866      ;
; 2.574 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.081      ; 2.867      ;
; 2.590 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 2.882      ;
; 2.590 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.080      ; 2.882      ;
; 2.792 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 2.901      ;
; 2.792 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 2.901      ;
; 2.798 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 2.908      ;
; 2.799 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 2.909      ;
; 2.838 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 2.948      ;
; 2.839 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.122     ; 2.949      ;
; 2.881 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 2.990      ;
; 2.881 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.123     ; 2.990      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_generator:inst2|divider_1M:U1|clkout'                                                                                                                            ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.649 ; control:inst|NextState.START       ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 0.941      ;
; 0.683 ; control:inst|NextState.TURN_LEFTW  ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 0.975      ;
; 0.687 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 0.979      ;
; 0.688 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 0.980      ;
; 0.690 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 0.982      ;
; 0.691 ; control:inst|NextState.TURN_RIGHTW ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 0.983      ;
; 0.692 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 0.984      ;
; 0.694 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 0.986      ;
; 0.725 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.017      ;
; 0.733 ; control:inst|NextState.FORWARD     ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.025      ;
; 0.738 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.030      ;
; 0.747 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; control:inst|NextState.TURN_LEFT   ; control:inst|r[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.040      ;
; 0.770 ; control:inst|NextState.START       ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.062      ;
; 0.798 ; control:inst|NextState.STOP        ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.090      ;
; 0.799 ; control:inst|NextState.STOP        ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.091      ;
; 0.802 ; control:inst|NextState.FORWARD     ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.094      ;
; 0.832 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.124      ;
; 0.834 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.126      ;
; 0.856 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.148      ;
; 0.877 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.169      ;
; 0.959 ; control:inst|NextState.TURN_RIGHT  ; control:inst|l[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.278      ;
; 0.996 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.288      ;
; 1.022 ; control:inst|NextState.TURN_RIGHT  ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.314      ;
; 1.029 ; control:inst|NextState.TURN_LEFT   ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.321      ;
; 1.069 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.361      ;
; 1.082 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.374      ;
; 1.092 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.384      ;
; 1.113 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.405      ;
; 1.115 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.407      ;
; 1.132 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.424      ;
; 1.201 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.493      ;
; 1.203 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.495      ;
; 1.382 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.674      ;
; 1.396 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.688      ;
; 1.403 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.695      ;
; 1.428 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.080      ; 1.720      ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                       ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note                                                          ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; 291.12 MHz ; 250.0 MHz       ; clkin                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 324.46 MHz ; 324.46 MHz      ; clk_generator:inst2|divider_4:U0|clkout  ;                                                               ;
; 548.55 MHz ; 402.09 MHz      ; clk_generator:inst2|divider_1M:U1|clkout ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clk_generator:inst2|divider_4:U0|clkout  ; -2.547 ; -18.090       ;
; clkin                                    ; -2.435 ; -31.534       ;
; clk_generator:inst2|divider_1M:U1|clkout ; -0.823 ; -6.488        ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clkin                                    ; 0.383 ; 0.000         ;
; clk_generator:inst2|divider_4:U0|clkout  ; 0.403 ; 0.000         ;
; clk_generator:inst2|divider_1M:U1|clkout ; 0.607 ; 0.000         ;
+------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clkin                                    ; -3.000 ; -37.201       ;
; clk_generator:inst2|divider_1M:U1|clkout ; -1.487 ; -31.227       ;
; clk_generator:inst2|divider_4:U0|clkout  ; -1.487 ; -14.870       ;
+------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_generator:inst2|divider_4:U0|clkout'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.547 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 3.186      ;
; -2.546 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 3.185      ;
; -2.428 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.362     ; 3.068      ;
; -2.427 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.362     ; 3.067      ;
; -2.381 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 3.020      ;
; -2.379 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 3.018      ;
; -2.347 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.362     ; 2.987      ;
; -2.345 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.362     ; 2.985      ;
; -2.082 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 3.013      ;
; -2.082 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 3.013      ;
; -2.081 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 3.012      ;
; -2.033 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.964      ;
; -2.032 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.963      ;
; -1.971 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.902      ;
; -1.967 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.898      ;
; -1.965 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.896      ;
; -1.956 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.887      ;
; -1.931 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 2.570      ;
; -1.930 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 2.569      ;
; -1.919 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.850      ;
; -1.917 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.848      ;
; -1.893 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.824      ;
; -1.803 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 2.442      ;
; -1.801 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 2.440      ;
; -1.783 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.714      ;
; -1.782 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.713      ;
; -1.768 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.699      ;
; -1.767 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.698      ;
; -1.762 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 2.401      ;
; -1.761 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 2.400      ;
; -1.730 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.661      ;
; -1.675 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.606      ;
; -1.674 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.605      ;
; -1.659 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.590      ;
; -1.657 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.588      ;
; -1.657 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.588      ;
; -1.642 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.573      ;
; -1.592 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 2.231      ;
; -1.590 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.363     ; 2.229      ;
; -1.560 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.491      ;
; -1.558 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.489      ;
; -1.533 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.464      ;
; -1.525 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.456      ;
; -1.361 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.292      ;
; -1.279 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.362     ; 1.919      ;
; -1.277 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.362     ; 1.917      ;
; -1.270 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.201      ;
; -1.172 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.103      ;
; -1.159 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.090      ;
; -1.147 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.078      ;
; -1.146 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.077      ;
; -1.144 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.075      ;
; -1.120 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.051      ;
; -1.091 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.022      ;
; -1.090 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 2.021      ;
; -1.061 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.362     ; 1.701      ;
; -1.060 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.362     ; 1.700      ;
; -1.047 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.978      ;
; -0.976 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.907      ;
; -0.974 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.905      ;
; -0.934 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.865      ;
; -0.780 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.711      ;
; -0.778 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.709      ;
; -0.626 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.557      ;
; -0.549 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.480      ;
; -0.437 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.368      ;
; -0.372 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.303      ;
; -0.312 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.243      ;
; -0.241 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.172      ;
; -0.203 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 1.134      ;
; 0.186  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.071     ; 0.745      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkin'                                                                                                                                  ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.435 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.365      ;
; -2.435 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.365      ;
; -2.435 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.365      ;
; -2.369 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.299      ;
; -2.369 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.299      ;
; -2.369 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.299      ;
; -2.328 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.258      ;
; -2.284 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.214      ;
; -2.284 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.214      ;
; -2.284 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.214      ;
; -2.262 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.192      ;
; -2.193 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.123      ;
; -2.193 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.123      ;
; -2.193 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.123      ;
; -2.185 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.115      ;
; -2.185 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.115      ;
; -2.185 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.115      ;
; -2.177 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.107      ;
; -2.158 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.088      ;
; -2.149 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.079      ;
; -2.131 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.061      ;
; -2.131 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.061      ;
; -2.131 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.061      ;
; -2.127 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.539     ; 2.590      ;
; -2.118 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.048      ;
; -2.118 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.048      ;
; -2.118 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.048      ;
; -2.107 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.037      ;
; -2.107 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.037      ;
; -2.086 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.016      ;
; -2.078 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 3.008      ;
; -2.043 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.973      ;
; -2.024 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.954      ;
; -2.011 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.941      ;
; -2.000 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.930      ;
; -1.993 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.539     ; 2.456      ;
; -1.991 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.921      ;
; -1.987 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.365      ;
; -1.946 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.876      ;
; -1.946 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.876      ;
; -1.946 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.876      ;
; -1.921 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.851      ;
; -1.921 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.299      ;
; -1.903 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.833      ;
; -1.903 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.833      ;
; -1.903 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.833      ;
; -1.895 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.825      ;
; -1.895 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.825      ;
; -1.895 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.825      ;
; -1.889 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.819      ;
; -1.876 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.806      ;
; -1.867 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.539     ; 2.330      ;
; -1.856 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.786      ;
; -1.856 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.786      ;
; -1.855 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.233      ;
; -1.839 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.769      ;
; -1.836 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.214      ;
; -1.814 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.744      ;
; -1.813 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.539     ; 2.276      ;
; -1.806 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.184      ;
; -1.800 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.730      ;
; -1.800 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.730      ;
; -1.800 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.730      ;
; -1.796 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.726      ;
; -1.790 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.720      ;
; -1.790 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.720      ;
; -1.789 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.167      ;
; -1.788 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.718      ;
; -1.781 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.711      ;
; -1.769 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.699      ;
; -1.765 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.695      ;
; -1.745 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.123      ;
; -1.737 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.115      ;
; -1.733 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.539     ; 2.196      ;
; -1.723 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.101      ;
; -1.705 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.635      ;
; -1.705 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.635      ;
; -1.704 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.082      ;
; -1.704 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.082      ;
; -1.693 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.623      ;
; -1.683 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.061      ;
; -1.679 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.539     ; 2.142      ;
; -1.673 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.603      ;
; -1.670 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.048      ;
; -1.668 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.046      ;
; -1.659 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 3.037      ;
; -1.651 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.581      ;
; -1.628 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.558      ;
; -1.628 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.558      ;
; -1.614 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.539     ; 2.077      ;
; -1.614 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.544      ;
; -1.614 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.544      ;
; -1.613 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 2.991      ;
; -1.609 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.539     ; 2.072      ;
; -1.606 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.536      ;
; -1.606 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.536      ;
; -1.605 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.376      ; 2.983      ;
; -1.590 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.072     ; 2.520      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_generator:inst2|divider_1M:U1|clkout'                                                                                                                             ;
+--------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.823 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.754      ;
; -0.822 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.753      ;
; -0.794 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.725      ;
; -0.789 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.720      ;
; -0.603 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.534      ;
; -0.535 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.072     ; 1.465      ;
; -0.532 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.463      ;
; -0.489 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.420      ;
; -0.486 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.417      ;
; -0.450 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.381      ;
; -0.431 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.362      ;
; -0.426 ; control:inst|NextState.TURN_RIGHT  ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.357      ;
; -0.405 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.336      ;
; -0.394 ; control:inst|NextState.TURN_LEFT   ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.325      ;
; -0.372 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.072     ; 1.302      ;
; -0.368 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.072     ; 1.298      ;
; -0.279 ; control:inst|NextState.TURN_RIGHT  ; control:inst|l[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.210      ;
; -0.265 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.196      ;
; -0.245 ; control:inst|NextState.FORWARD     ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.176      ;
; -0.226 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.157      ;
; -0.223 ; control:inst|NextState.STOP        ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.154      ;
; -0.209 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.140      ;
; -0.209 ; control:inst|NextState.START       ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.140      ;
; -0.208 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.139      ;
; -0.208 ; control:inst|NextState.STOP        ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.139      ;
; -0.108 ; control:inst|NextState.TURN_LEFT   ; control:inst|r[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.072     ; 1.038      ;
; -0.108 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.072     ; 1.038      ;
; -0.095 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.026      ;
; -0.093 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.024      ;
; -0.092 ; control:inst|NextState.TURN_RIGHTW ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.023      ;
; -0.091 ; control:inst|NextState.FORWARD     ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.022      ;
; -0.090 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.021      ;
; -0.086 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.017      ;
; -0.084 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.015      ;
; -0.083 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.014      ;
; -0.082 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.013      ;
; -0.074 ; control:inst|NextState.TURN_LEFTW  ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 1.005      ;
; -0.047 ; control:inst|NextState.START       ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.071     ; 0.978      ;
+--------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkin'                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; clk_generator:inst2|divider_1M:U1|clkt    ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.091      ; 0.669      ;
; 0.402 ; clk_generator:inst2|divider_4:U0|clkt     ; clk_generator:inst2|divider_4:U0|clkt     ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|cnt      ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.684      ;
; 0.692 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.962      ;
; 0.707 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.978      ;
; 0.717 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.984      ;
; 0.731 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 0.998      ;
; 0.746 ; clk_generator:inst2|divider_4:U0|clkt     ; clk_generator:inst2|divider_4:U0|clkout   ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.013      ;
; 0.798 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.065      ;
; 0.892 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.626      ;
; 0.912 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.646      ;
; 0.912 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.646      ;
; 0.952 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|clkt     ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.219      ;
; 1.000 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.734      ;
; 1.011 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.278      ;
; 1.014 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.748      ;
; 1.015 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.284      ;
; 1.026 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.300      ;
; 1.040 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.091      ; 1.326      ;
; 1.042 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.309      ;
; 1.050 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.784      ;
; 1.060 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.327      ;
; 1.064 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.331      ;
; 1.069 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.336      ;
; 1.073 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.807      ;
; 1.111 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.378      ;
; 1.114 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.381      ;
; 1.116 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.383      ;
; 1.122 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.856      ;
; 1.126 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.394      ;
; 1.133 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.400      ;
; 1.135 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.091      ; 1.422      ;
; 1.136 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.091      ; 1.422      ;
; 1.138 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.406      ;
; 1.139 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.406      ;
; 1.141 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.408      ;
; 1.142 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.876      ;
; 1.148 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.882      ;
; 1.149 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.419      ;
; 1.167 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.434      ;
; 1.181 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.915      ;
; 1.191 ; clk_generator:inst2|divider_1M:U1|clkt    ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 0.000        ; -0.376     ; 1.010      ;
; 1.195 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.929      ;
; 1.233 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.500      ;
; 1.235 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.502      ;
; 1.244 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.978      ;
; 1.248 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.515      ;
; 1.249 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.516      ;
; 1.252 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.986      ;
; 1.252 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.986      ;
; 1.255 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.522      ;
; 1.257 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.524      ;
; 1.257 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 1.991      ;
; 1.259 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.526      ;
; 1.261 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.528      ;
; 1.261 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.528      ;
; 1.263 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.530      ;
; 1.266 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.091      ; 1.552      ;
; 1.271 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.538      ;
; 1.274 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.541      ;
; 1.276 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.543      ;
; 1.277 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.544      ;
; 1.286 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.553      ;
; 1.289 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.556      ;
; 1.292 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.559      ;
; 1.296 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|clkout   ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.563      ;
; 1.303 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 2.037      ;
; 1.312 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.539      ; 2.046      ;
; 1.313 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.539      ; 2.047      ;
; 1.329 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.539      ; 2.063      ;
; 1.355 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.622      ;
; 1.356 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.623      ;
; 1.357 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.072      ; 1.624      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_generator:inst2|divider_4:U0|clkout'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.403 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 0.669      ;
; 0.711 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 0.977      ;
; 0.731 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 0.997      ;
; 0.740 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.006      ;
; 0.755 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.021      ;
; 0.813 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.079      ;
; 0.893 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.159      ;
; 0.896 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.162      ;
; 0.903 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.169      ;
; 0.909 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.175      ;
; 0.944 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.210      ;
; 1.023 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.289      ;
; 1.024 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.290      ;
; 1.030 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.296      ;
; 1.033 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.299      ;
; 1.035 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.301      ;
; 1.050 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.316      ;
; 1.147 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.413      ;
; 1.157 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.423      ;
; 1.172 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.438      ;
; 1.190 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.456      ;
; 1.250 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.516      ;
; 1.261 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.527      ;
; 1.268 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.534      ;
; 1.269 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.535      ;
; 1.278 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.544      ;
; 1.372 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.638      ;
; 1.375 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.641      ;
; 1.376 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.642      ;
; 1.382 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.648      ;
; 1.418 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 1.493      ;
; 1.418 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 1.493      ;
; 1.457 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.723      ;
; 1.458 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.724      ;
; 1.462 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 1.727      ;
; 1.462 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 1.727      ;
; 1.520 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 1.785      ;
; 1.521 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 1.786      ;
; 1.545 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.811      ;
; 1.564 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.830      ;
; 1.571 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 1.837      ;
; 1.662 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.139     ; 1.738      ;
; 1.663 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.139     ; 1.739      ;
; 1.886 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 1.961      ;
; 1.887 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 1.962      ;
; 1.922 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.141     ; 1.996      ;
; 1.922 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.141     ; 1.996      ;
; 1.943 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 2.209      ;
; 1.944 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 2.210      ;
; 1.949 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 2.214      ;
; 1.949 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 2.214      ;
; 2.154 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 2.229      ;
; 2.155 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 2.230      ;
; 2.163 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.141     ; 2.237      ;
; 2.163 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.141     ; 2.237      ;
; 2.297 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 2.563      ;
; 2.298 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 2.564      ;
; 2.301 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 2.566      ;
; 2.301 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 2.566      ;
; 2.359 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 2.625      ;
; 2.360 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.071      ; 2.626      ;
; 2.364 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 2.629      ;
; 2.364 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.070      ; 2.629      ;
; 2.523 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 2.598      ;
; 2.523 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 2.598      ;
; 2.534 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.139     ; 2.610      ;
; 2.535 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.139     ; 2.611      ;
; 2.574 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 2.649      ;
; 2.575 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.140     ; 2.650      ;
; 2.600 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.141     ; 2.674      ;
; 2.600 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.141     ; 2.674      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_generator:inst2|divider_1M:U1|clkout'                                                                                                                             ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.607 ; control:inst|NextState.START       ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.873      ;
; 0.635 ; control:inst|NextState.TURN_LEFTW  ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.901      ;
; 0.641 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.907      ;
; 0.642 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.908      ;
; 0.642 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.908      ;
; 0.645 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.911      ;
; 0.646 ; control:inst|NextState.TURN_RIGHTW ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.912      ;
; 0.648 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.914      ;
; 0.652 ; control:inst|NextState.FORWARD     ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.918      ;
; 0.657 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.923      ;
; 0.666 ; control:inst|NextState.TURN_LEFT   ; control:inst|r[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.070      ; 0.931      ;
; 0.666 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.070      ; 0.931      ;
; 0.723 ; control:inst|NextState.START       ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 0.989      ;
; 0.743 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.009      ;
; 0.744 ; control:inst|NextState.STOP        ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.010      ;
; 0.745 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.011      ;
; 0.745 ; control:inst|NextState.STOP        ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.011      ;
; 0.751 ; control:inst|NextState.FORWARD     ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.017      ;
; 0.794 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.060      ;
; 0.813 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.079      ;
; 0.878 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.070      ; 1.143      ;
; 0.885 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.070      ; 1.150      ;
; 0.891 ; control:inst|NextState.TURN_RIGHT  ; control:inst|l[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.157      ;
; 0.909 ; control:inst|NextState.TURN_RIGHT  ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.175      ;
; 0.962 ; control:inst|NextState.TURN_LEFT   ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.228      ;
; 0.994 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.260      ;
; 0.996 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.262      ;
; 1.000 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.266      ;
; 1.015 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.070      ; 1.280      ;
; 1.015 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.281      ;
; 1.027 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.293      ;
; 1.107 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.373      ;
; 1.116 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.382      ;
; 1.233 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.499      ;
; 1.245 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.511      ;
; 1.252 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.518      ;
; 1.304 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.071      ; 1.570      ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clkin                                    ; -0.575 ; -4.570        ;
; clk_generator:inst2|divider_4:U0|clkout  ; -0.565 ; -3.548        ;
; clk_generator:inst2|divider_1M:U1|clkout ; 0.123  ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clkin                                    ; 0.179 ; 0.000         ;
; clk_generator:inst2|divider_4:U0|clkout  ; 0.186 ; 0.000         ;
; clk_generator:inst2|divider_1M:U1|clkout ; 0.257 ; 0.000         ;
+------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clkin                                    ; -3.000 ; -27.570       ;
; clk_generator:inst2|divider_1M:U1|clkout ; -1.000 ; -21.000       ;
; clk_generator:inst2|divider_4:U0|clkout  ; -1.000 ; -10.000       ;
+------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkin'                                                                                                                                  ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.575 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.525      ;
; -0.575 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.525      ;
; -0.575 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.525      ;
; -0.541 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.491      ;
; -0.536 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.486      ;
; -0.522 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.472      ;
; -0.515 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.465      ;
; -0.507 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.457      ;
; -0.492 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.442      ;
; -0.492 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.442      ;
; -0.492 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.442      ;
; -0.475 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.425      ;
; -0.475 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.425      ;
; -0.475 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.425      ;
; -0.474 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.424      ;
; -0.474 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.424      ;
; -0.474 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.424      ;
; -0.473 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.423      ;
; -0.465 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.415      ;
; -0.462 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.412      ;
; -0.462 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.412      ;
; -0.458 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.236     ; 1.209      ;
; -0.450 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.400      ;
; -0.450 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.400      ;
; -0.449 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.399      ;
; -0.449 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.399      ;
; -0.449 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.399      ;
; -0.424 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.374      ;
; -0.414 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.556      ;
; -0.412 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.362      ;
; -0.407 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.357      ;
; -0.406 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.356      ;
; -0.399 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.349      ;
; -0.394 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.344      ;
; -0.393 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.343      ;
; -0.384 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.236     ; 1.135      ;
; -0.383 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.525      ;
; -0.382 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.332      ;
; -0.381 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.331      ;
; -0.366 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.508      ;
; -0.361 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.503      ;
; -0.349 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.491      ;
; -0.346 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.296      ;
; -0.343 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.293      ;
; -0.343 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.293      ;
; -0.343 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.293      ;
; -0.340 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.482      ;
; -0.334 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.236     ; 1.085      ;
; -0.331 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.281      ;
; -0.331 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.281      ;
; -0.331 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.281      ;
; -0.326 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.276      ;
; -0.324 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.274      ;
; -0.322 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.272      ;
; -0.320 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.270      ;
; -0.319 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.461      ;
; -0.313 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.236     ; 1.064      ;
; -0.307 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.257      ;
; -0.305 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.255      ;
; -0.301 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.251      ;
; -0.300 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.442      ;
; -0.298 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.440      ;
; -0.294 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.244      ;
; -0.285 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.427      ;
; -0.283 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.425      ;
; -0.282 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.424      ;
; -0.279 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.229      ;
; -0.279 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.229      ;
; -0.279 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.229      ;
; -0.279 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.229      ;
; -0.277 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.419      ;
; -0.275 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.225      ;
; -0.275 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.225      ;
; -0.275 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.225      ;
; -0.274 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.224      ;
; -0.272 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.222      ;
; -0.271 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.413      ;
; -0.270 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.412      ;
; -0.260 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.236     ; 1.011      ;
; -0.258 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.400      ;
; -0.257 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.399      ;
; -0.256 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.398      ;
; -0.255 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.205      ;
; -0.254 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 1.000        ; -0.236     ; 1.005      ;
; -0.252 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.202      ;
; -0.246 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.196      ;
; -0.241 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.191      ;
; -0.239 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.236     ; 0.990      ;
; -0.233 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.183      ;
; -0.229 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.179      ;
; -0.227 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.369      ;
; -0.224 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.174      ;
; -0.222 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.172      ;
; -0.220 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 1.000        ; -0.037     ; 1.170      ;
; -0.218 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 1.000        ; 0.155      ; 1.360      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_generator:inst2|divider_4:U0|clkout'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.565 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.143     ; 1.409      ;
; -0.564 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.143     ; 1.408      ;
; -0.531 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 1.376      ;
; -0.530 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 1.375      ;
; -0.502 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 1.347      ;
; -0.501 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 1.346      ;
; -0.490 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.141     ; 1.336      ;
; -0.489 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.141     ; 1.335      ;
; -0.431 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.381      ;
; -0.424 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.374      ;
; -0.363 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.313      ;
; -0.352 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 1.301      ;
; -0.351 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 1.300      ;
; -0.332 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 1.281      ;
; -0.331 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.281      ;
; -0.331 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 1.280      ;
; -0.330 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.280      ;
; -0.328 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.278      ;
; -0.321 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.271      ;
; -0.314 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.264      ;
; -0.311 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.261      ;
; -0.310 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.260      ;
; -0.300 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.143     ; 1.144      ;
; -0.299 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.143     ; 1.143      ;
; -0.273 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 1.118      ;
; -0.272 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 1.117      ;
; -0.269 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.219      ;
; -0.264 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.214      ;
; -0.262 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.212      ;
; -0.260 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.210      ;
; -0.260 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.210      ;
; -0.253 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.203      ;
; -0.237 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.143     ; 1.081      ;
; -0.236 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.143     ; 1.080      ;
; -0.201 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.151      ;
; -0.198 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 1.043      ;
; -0.197 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 1.042      ;
; -0.196 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.146      ;
; -0.192 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.142      ;
; -0.182 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 1.131      ;
; -0.181 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 1.130      ;
; -0.156 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.106      ;
; -0.155 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.105      ;
; -0.140 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.090      ;
; -0.056 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.006      ;
; -0.052 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 1.002      ;
; -0.039 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.141     ; 0.885      ;
; -0.038 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.141     ; 0.884      ;
; -0.030 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.980      ;
; 0.016  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.934      ;
; 0.016  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 0.933      ;
; 0.016  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 0.933      ;
; 0.020  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.930      ;
; 0.022  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.928      ;
; 0.059  ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 0.786      ;
; 0.060  ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.142     ; 0.785      ;
; 0.088  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.862      ;
; 0.090  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 0.859      ;
; 0.091  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.038     ; 0.858      ;
; 0.115  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.835      ;
; 0.116  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.834      ;
; 0.166  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.784      ;
; 0.167  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.783      ;
; 0.228  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.722      ;
; 0.232  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.718      ;
; 0.338  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.612      ;
; 0.342  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.608      ;
; 0.390  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.560      ;
; 0.390  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.560      ;
; 0.410  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.540      ;
; 0.600  ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 1.000        ; -0.037     ; 0.350      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_generator:inst2|divider_1M:U1|clkout'                                                                                                                            ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.123 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.828      ;
; 0.136 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.815      ;
; 0.140 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.811      ;
; 0.140 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.811      ;
; 0.222 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.729      ;
; 0.256 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.695      ;
; 0.293 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.037     ; 0.657      ;
; 0.298 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.653      ;
; 0.298 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.653      ;
; 0.305 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.646      ;
; 0.307 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.644      ;
; 0.309 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.642      ;
; 0.313 ; control:inst|NextState.TURN_RIGHT  ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.638      ;
; 0.313 ; control:inst|NextState.TURN_LEFT   ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.638      ;
; 0.367 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.037     ; 0.583      ;
; 0.368 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.037     ; 0.582      ;
; 0.378 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.573      ;
; 0.395 ; control:inst|NextState.FORWARD     ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.556      ;
; 0.403 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.548      ;
; 0.404 ; control:inst|NextState.STOP        ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.547      ;
; 0.405 ; control:inst|NextState.TURN_RIGHT  ; control:inst|l[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.546      ;
; 0.412 ; control:inst|NextState.START       ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.539      ;
; 0.413 ; control:inst|NextState.STOP        ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.538      ;
; 0.428 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.523      ;
; 0.430 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.521      ;
; 0.469 ; control:inst|NextState.TURN_LEFT   ; control:inst|r[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.037     ; 0.481      ;
; 0.469 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.037     ; 0.481      ;
; 0.471 ; control:inst|NextState.TURN_RIGHTW ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.480      ;
; 0.472 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.479      ;
; 0.473 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.478      ;
; 0.473 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.478      ;
; 0.474 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.477      ;
; 0.476 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.475      ;
; 0.478 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.473      ;
; 0.480 ; control:inst|NextState.FORWARD     ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.471      ;
; 0.482 ; control:inst|NextState.TURN_LEFTW  ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.469      ;
; 0.483 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.468      ;
; 0.499 ; control:inst|NextState.START       ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 1.000        ; -0.036     ; 0.452      ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkin'                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; clk_generator:inst2|divider_1M:U1|clkt    ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; clk_generator:inst2|divider_4:U0|clkt     ; clk_generator:inst2|divider_4:U0|clkt     ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|cnt      ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.314      ;
; 0.296 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.419      ;
; 0.304 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.427      ;
; 0.310 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.431      ;
; 0.341 ; clk_generator:inst2|divider_4:U0|clkt     ; clk_generator:inst2|divider_4:U0|clkout   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.462      ;
; 0.349 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.470      ;
; 0.397 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.717      ;
; 0.397 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.717      ;
; 0.412 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.732      ;
; 0.428 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|clkt     ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.549      ;
; 0.445 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.567      ;
; 0.448 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.569      ;
; 0.453 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.776      ;
; 0.457 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.784      ;
; 0.465 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.586      ;
; 0.474 ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.794      ;
; 0.479 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.799      ;
; 0.486 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.044      ; 0.614      ;
; 0.486 ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.044      ; 0.614      ;
; 0.497 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.817      ;
; 0.509 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.637      ;
; 0.520 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.645      ;
; 0.526 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.846      ;
; 0.526 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.849      ;
; 0.529 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; clk_generator:inst2|divider_1M:U1|clkt    ; clk_generator:inst2|divider_1M:U1|clkout  ; clkin        ; clkin       ; 0.000        ; -0.155     ; 0.459      ;
; 0.530 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.651      ;
; 0.533 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.654      ;
; 0.541 ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.861      ;
; 0.546 ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.044      ; 0.674      ;
; 0.549 ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.869      ;
; 0.552 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.673      ;
; 0.575 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.696      ;
; 0.577 ; clk_generator:inst2|divider_1M:U1|cnt[8]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; clk_generator:inst2|divider_1M:U1|cnt[4]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.700      ;
; 0.582 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_4:U0|clkout   ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.707      ;
; 0.587 ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.708      ;
; 0.589 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.710      ;
; 0.589 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.710      ;
; 0.591 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[17] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.911      ;
; 0.592 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.912      ;
; 0.592 ; clk_generator:inst2|divider_1M:U1|cnt[5]  ; clk_generator:inst2|divider_1M:U1|cnt[11] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; clk_generator:inst2|divider_1M:U1|cnt[1]  ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.713      ;
; 0.593 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.913      ;
; 0.594 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.715      ;
; 0.596 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; clk_generator:inst2|divider_1M:U1|cnt[18] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.718      ;
; 0.597 ; clk_generator:inst2|divider_4:U0|cnt      ; clk_generator:inst2|divider_1M:U1|cnt[7]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.718      ;
; 0.599 ; clk_generator:inst2|divider_1M:U1|cnt[3]  ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; clk_generator:inst2|divider_1M:U1|cnt[14] ; clk_generator:inst2|divider_1M:U1|cnt[15] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.721      ;
; 0.600 ; clk_generator:inst2|divider_1M:U1|cnt[12] ; clk_generator:inst2|divider_1M:U1|cnt[13] ; clkin        ; clkin       ; 0.000        ; 0.037      ; 0.721      ;
; 0.600 ; clk_generator:inst2|divider_1M:U1|cnt[2]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.920      ;
; 0.602 ; clk_generator:inst2|divider_1M:U1|cnt[10] ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.922      ;
; 0.606 ; clk_generator:inst2|divider_1M:U1|cnt[9]  ; clk_generator:inst2|divider_1M:U1|cnt[16] ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.926      ;
; 0.607 ; clk_generator:inst2|divider_1M:U1|cnt[6]  ; clk_generator:inst2|divider_1M:U1|clkt    ; clkin        ; clkin       ; 0.000        ; 0.236      ; 0.927      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_generator:inst2|divider_4:U0|clkout'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.186 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.308 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.429      ;
; 0.316 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.440      ;
; 0.329 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.450      ;
; 0.376 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.497      ;
; 0.380 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.501      ;
; 0.382 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.503      ;
; 0.392 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.513      ;
; 0.419 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.540      ;
; 0.430 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.551      ;
; 0.457 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.578      ;
; 0.462 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.587      ;
; 0.469 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.590      ;
; 0.512 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|up     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.633      ;
; 0.531 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.653      ;
; 0.535 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.656      ;
; 0.538 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.659      ;
; 0.541 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.662      ;
; 0.568 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.033     ; 0.639      ;
; 0.569 ; control:inst|ref_L[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.033     ; 0.640      ;
; 0.570 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.692      ;
; 0.594 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.715      ;
; 0.597 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.718      ;
; 0.633 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.754      ;
; 0.634 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.755      ;
; 0.636 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.757      ;
; 0.668 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.789      ;
; 0.669 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.790      ;
; 0.681 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.031     ; 0.754      ;
; 0.682 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 0.801      ;
; 0.682 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[4] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 0.801      ;
; 0.682 ; control:inst|ref_R[4]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.031     ; 0.755      ;
; 0.692 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 0.811      ;
; 0.693 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 0.812      ;
; 0.696 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.817      ;
; 0.709 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.830      ;
; 0.711 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[3] ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 0.832      ;
; 0.781 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.032     ; 0.853      ;
; 0.782 ; control:inst|ref_R[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.032     ; 0.854      ;
; 0.818 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.034     ; 0.888      ;
; 0.819 ; control:inst|ref_L[3]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.034     ; 0.889      ;
; 0.887 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.032     ; 0.959      ;
; 0.888 ; control:inst|ref_R[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.032     ; 0.960      ;
; 0.889 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 1.010      ;
; 0.890 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 1.011      ;
; 0.914 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 1.033      ;
; 0.915 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[2] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 1.034      ;
; 0.915 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.034     ; 0.985      ;
; 0.916 ; control:inst|ref_L[2]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.034     ; 0.986      ;
; 1.057 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 1.178      ;
; 1.058 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 1.179      ;
; 1.066 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 1.187      ;
; 1.067 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.037      ; 1.188      ;
; 1.079 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 1.198      ;
; 1.080 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[1] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 1.199      ;
; 1.085 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.031     ; 1.158      ;
; 1.086 ; control:inst|ref_R[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.031     ; 1.159      ;
; 1.088 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 1.207      ;
; 1.089 ; moto_control:inst1|pwm:inst1|TAW_generator:inst2|cnt[0] ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; 0.035      ; 1.208      ;
; 1.091 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst4|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.032     ; 1.163      ;
; 1.092 ; control:inst|ref_R[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst1|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.032     ; 1.164      ;
; 1.100 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.033     ; 1.171      ;
; 1.101 ; control:inst|ref_L[1]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.033     ; 1.172      ;
; 1.127 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst|PWM     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.034     ; 1.197      ;
; 1.128 ; control:inst|ref_L[0]                                   ; moto_control:inst1|pwm:inst1|PWM_generator:inst3|PWM    ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout ; 0.000        ; -0.034     ; 1.198      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_generator:inst2|divider_1M:U1|clkout'                                                                                                                             ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.257 ; control:inst|NextState.START       ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.377      ;
; 0.270 ; control:inst|NextState.TURN_LEFTW  ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.390      ;
; 0.274 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.394      ;
; 0.277 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; control:inst|NextState.TURN_RIGHTW ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; control:inst|NextState.FORWARD     ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; control:inst|NextState.TURN_LEFT   ; control:inst|r[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.035      ; 0.401      ;
; 0.282 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.035      ; 0.401      ;
; 0.283 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.403      ;
; 0.307 ; control:inst|NextState.START       ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.427      ;
; 0.323 ; control:inst|NextState.FORWARD     ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.443      ;
; 0.325 ; control:inst|NextState.STOP        ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; control:inst|NextState.STOP        ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.446      ;
; 0.338 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.459      ;
; 0.340 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.460      ;
; 0.348 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.468      ;
; 0.360 ; control:inst|NextState.TURN_RIGHT  ; control:inst|l[0]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.480      ;
; 0.385 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_L[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.035      ; 0.504      ;
; 0.385 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_R[1] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.035      ; 0.504      ;
; 0.399 ; control:inst|NextState.TURN_RIGHT  ; control:inst|r[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.519      ;
; 0.404 ; control:inst|NextState.TURN_LEFT   ; control:inst|l[1]     ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.524      ;
; 0.421 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[2] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.541      ;
; 0.424 ; control:inst|NextState.TURN_LEFTW  ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.544      ;
; 0.433 ; control:inst|NextState.TURN_RIGHTW ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.553      ;
; 0.434 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.554      ;
; 0.435 ; control:inst|NextState.FORWARD     ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.555      ;
; 0.443 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_R[4] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.035      ; 0.562      ;
; 0.475 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; control:inst|NextState.FORWARD     ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.597      ;
; 0.539 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.659      ;
; 0.553 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[3] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.673      ;
; 0.553 ; control:inst|NextState.TURN_RIGHT  ; control:inst|ref_L[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.673      ;
; 0.558 ; control:inst|NextState.TURN_LEFT   ; control:inst|ref_R[0] ; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 0.000        ; 0.036      ; 0.678      ;
+-------+------------------------------------+-----------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+-------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                          ; -2.708  ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  clk_generator:inst2|divider_1M:U1|clkout ; -0.966  ; 0.257 ; N/A      ; N/A     ; -1.487              ;
;  clk_generator:inst2|divider_4:U0|clkout  ; -2.708  ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  clkin                                    ; -2.670  ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                           ; -64.668 ; 0.0   ; 0.0      ; 0.0     ; -83.298             ;
;  clk_generator:inst2|divider_1M:U1|clkout ; -8.105  ; 0.000 ; N/A      ; N/A     ; -31.227             ;
;  clk_generator:inst2|divider_4:U0|clkout  ; -20.235 ; 0.000 ; N/A      ; N/A     ; -14.870             ;
;  clkin                                    ; -36.328 ; 0.000 ; N/A      ; N/A     ; -37.201             ;
+-------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwmq_R        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwmh_R        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwmh_L        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwmq_L        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; moto_sy[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; moto_sy[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; moto_sy[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; moto_sy[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; moto_sz[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; moto_sz[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; moto_sz[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; moto_sz[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; papo                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwmq_R        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pwmh_R        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pwmh_L        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pwmq_L        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwmq_R        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pwmh_R        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pwmh_L        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pwmq_L        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwmq_R        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwmh_R        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwmh_L        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwmq_L        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; moto_sy[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; moto_sz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 38       ; 0        ; 0        ; 0        ;
; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout  ; 20       ; 0        ; 0        ; 0        ;
; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout  ; 101      ; 0        ; 0        ; 0        ;
; clkin                                    ; clkin                                    ; 367      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; 38       ; 0        ; 0        ; 0        ;
; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_4:U0|clkout  ; 20       ; 0        ; 0        ; 0        ;
; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout  ; 101      ; 0        ; 0        ; 0        ;
; clkin                                    ; clkin                                    ; 367      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                     ;
+------------------------------------------+------------------------------------------+------+-------------+
; Target                                   ; Clock                                    ; Type ; Status      ;
+------------------------------------------+------------------------------------------+------+-------------+
; clk_generator:inst2|divider_1M:U1|clkout ; clk_generator:inst2|divider_1M:U1|clkout ; Base ; Constrained ;
; clk_generator:inst2|divider_4:U0|clkout  ; clk_generator:inst2|divider_4:U0|clkout  ; Base ; Constrained ;
; clkin                                    ; clkin                                    ; Base ; Constrained ;
+------------------------------------------+------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; input[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; papo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; moto_sy[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sy[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sy[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sy[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sz[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sz[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sz[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sz[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwmh_L      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwmh_R      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwmq_L      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwmq_R      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; input[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; papo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; moto_sy[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sy[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sy[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sy[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sz[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sz[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sz[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; moto_sz[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwmh_L      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwmh_R      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwmq_L      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwmq_R      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jul 07 00:11:21 2021
Info: Command: quartus_sta xiaoche -c xiaoche
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'xiaoche.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_generator:inst2|divider_4:U0|clkout clk_generator:inst2|divider_4:U0|clkout
    Info (332105): create_clock -period 1.000 -name clkin clkin
    Info (332105): create_clock -period 1.000 -name clk_generator:inst2|divider_1M:U1|clkout clk_generator:inst2|divider_1M:U1|clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.708
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.708             -20.235 clk_generator:inst2|divider_4:U0|clkout 
    Info (332119):    -2.670             -36.328 clkin 
    Info (332119):    -0.966              -8.105 clk_generator:inst2|divider_1M:U1|clkout 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 clkin 
    Info (332119):     0.453               0.000 clk_generator:inst2|divider_4:U0|clkout 
    Info (332119):     0.649               0.000 clk_generator:inst2|divider_1M:U1|clkout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.201 clkin 
    Info (332119):    -1.487             -31.227 clk_generator:inst2|divider_1M:U1|clkout 
    Info (332119):    -1.487             -14.870 clk_generator:inst2|divider_4:U0|clkout 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.547             -18.090 clk_generator:inst2|divider_4:U0|clkout 
    Info (332119):    -2.435             -31.534 clkin 
    Info (332119):    -0.823              -6.488 clk_generator:inst2|divider_1M:U1|clkout 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clkin 
    Info (332119):     0.403               0.000 clk_generator:inst2|divider_4:U0|clkout 
    Info (332119):     0.607               0.000 clk_generator:inst2|divider_1M:U1|clkout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.201 clkin 
    Info (332119):    -1.487             -31.227 clk_generator:inst2|divider_1M:U1|clkout 
    Info (332119):    -1.487             -14.870 clk_generator:inst2|divider_4:U0|clkout 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.575              -4.570 clkin 
    Info (332119):    -0.565              -3.548 clk_generator:inst2|divider_4:U0|clkout 
    Info (332119):     0.123               0.000 clk_generator:inst2|divider_1M:U1|clkout 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clkin 
    Info (332119):     0.186               0.000 clk_generator:inst2|divider_4:U0|clkout 
    Info (332119):     0.257               0.000 clk_generator:inst2|divider_1M:U1|clkout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.570 clkin 
    Info (332119):    -1.000             -21.000 clk_generator:inst2|divider_1M:U1|clkout 
    Info (332119):    -1.000             -10.000 clk_generator:inst2|divider_4:U0|clkout 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Wed Jul 07 00:11:23 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


