-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_C_drain_IO_L1_out_wrapper_0_3_x1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n : IN STD_LOGIC;
    fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_read : OUT STD_LOGIC;
    fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n : IN STD_LOGIC;
    fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_write : OUT STD_LOGIC;
    fifo_C_drain_PE_3_0_x1167_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifo_C_drain_PE_3_0_x1167_empty_n : IN STD_LOGIC;
    fifo_C_drain_PE_3_0_x1167_read : OUT STD_LOGIC );
end;


architecture behav of top_C_drain_IO_L1_out_wrapper_0_3_x1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal fifo_C_drain_PE_3_0_x1167_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln691_fu_322_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_reg_522 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln691_1723_fu_334_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_1723_reg_530 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln691_1724_fu_346_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1724_reg_538 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal data_split_V_addr_reg_546 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln890_1364_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1725_fu_367_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1725_reg_551 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal local_C_V_0_addr_reg_559 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln890_1366_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_564 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_C_V_0_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln691_1726_fu_384_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln1497_fu_416_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal icmp_ln878_fu_395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_split_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal v2_V_reg_587 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal data_split_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal v2_V_16751_reg_592 : STD_LOGIC_VECTOR (15 downto 0);
    signal v2_V_16752_reg_597 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal v2_V_16753_reg_602 : STD_LOGIC_VECTOR (15 downto 0);
    signal v2_V_16754_reg_607 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal v2_V_16755_reg_612 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln870_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_reg_620 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln890_1365_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1728_fu_447_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1728_reg_624 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal add_ln691_1727_fu_459_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1727_reg_632 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln890_1367_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1729_fu_476_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln890_1368_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_C_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal local_C_V_0_ce0 : STD_LOGIC;
    signal local_C_V_0_we0 : STD_LOGIC;
    signal local_C_V_0_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal data_split_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_split_V_ce0 : STD_LOGIC;
    signal data_split_V_we0 : STD_LOGIC;
    signal data_split_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_split_V_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_split_V_ce1 : STD_LOGIC;
    signal c0_V_reg_224 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln890_1363_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal c1_V_reg_235 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln890_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c6_V_reg_246 : STD_LOGIC_VECTOR (3 downto 0);
    signal c7_V_reg_257 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal n_V_reg_268 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_reg_279 : STD_LOGIC_VECTOR (127 downto 0);
    signal c4_V_reg_288 : STD_LOGIC_VECTOR (3 downto 0);
    signal c5_V_119_reg_300 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state15 : BOOLEAN;
    signal c5_V_reg_311 : STD_LOGIC_VECTOR (3 downto 0);
    signal idxprom_fu_362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_fu_373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln878_fu_390_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_233_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln674_fu_401_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal empty_fu_358_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_fu_406_p4 : STD_LOGIC_VECTOR (111 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    local_C_V_0_U : component top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0
    generic map (
        DataWidth => 128,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_C_V_0_address0,
        ce0 => local_C_V_0_ce0,
        we0 => local_C_V_0_we0,
        d0 => local_C_V_0_d0,
        q0 => local_C_V_0_q0);

    data_split_V_U : component top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_split_V_address0,
        ce0 => data_split_V_ce0,
        we0 => data_split_V_we0,
        d0 => data_split_V_d0,
        q0 => data_split_V_q0,
        address1 => data_split_V_address1,
        ce1 => data_split_V_ce1,
        q1 => data_split_V_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln890_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    c0_V_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c0_V_reg_224 <= ap_const_lv5_0;
            elsif (((icmp_ln890_1363_fu_340_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c0_V_reg_224 <= add_ln691_reg_522;
            end if; 
        end if;
    end process;

    c1_V_reg_235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln890_1365_fu_435_p2 = ap_const_lv1_1))) then 
                c1_V_reg_235 <= add_ln691_1723_reg_530;
            elsif (((icmp_ln890_fu_328_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c1_V_reg_235 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    c4_V_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln890_1364_fu_352_p2 = ap_const_lv1_1))) then 
                c4_V_reg_288 <= ap_const_lv4_3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln890_1368_fu_453_p2 = ap_const_lv1_1) and (icmp_ln870_reg_620 = ap_const_lv1_0)) or ((icmp_ln890_1367_fu_470_p2 = ap_const_lv1_1) and (icmp_ln870_reg_620 = ap_const_lv1_1))))) then 
                c4_V_reg_288 <= add_ln691_1729_fu_476_p2;
            end if; 
        end if;
    end process;

    c5_V_119_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln890_1365_fu_435_p2 = ap_const_lv1_0) and (icmp_ln870_fu_441_p2 = ap_const_lv1_0))) then 
                c5_V_119_reg_300 <= ap_const_lv4_0;
            elsif ((not(((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_0) or (fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                c5_V_119_reg_300 <= add_ln691_1728_reg_624;
            end if; 
        end if;
    end process;

    c5_V_reg_311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln890_1365_fu_435_p2 = ap_const_lv1_0) and (icmp_ln870_fu_441_p2 = ap_const_lv1_1))) then 
                c5_V_reg_311 <= ap_const_lv4_0;
            elsif (((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                c5_V_reg_311 <= add_ln691_1727_reg_632;
            end if; 
        end if;
    end process;

    c6_V_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_1363_fu_340_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c6_V_reg_246 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1366_fu_378_p2 = ap_const_lv1_1))) then 
                c6_V_reg_246 <= add_ln691_1724_reg_538;
            end if; 
        end if;
    end process;

    c7_V_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln890_1364_fu_352_p2 = ap_const_lv1_0))) then 
                c7_V_reg_257 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                c7_V_reg_257 <= add_ln691_1725_reg_551;
            end if; 
        end if;
    end process;

    n_V_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fifo_C_drain_PE_3_0_x1167_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                n_V_reg_268 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_0))) then 
                n_V_reg_268 <= add_ln691_1726_fu_384_p2;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fifo_C_drain_PE_3_0_x1167_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_Val2_s_reg_279 <= local_C_V_0_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_0))) then 
                p_Val2_s_reg_279 <= zext_ln1497_fu_416_p1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln691_1723_reg_530 <= add_ln691_1723_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln691_1724_reg_538 <= add_ln691_1724_fu_346_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln691_1725_reg_551 <= add_ln691_1725_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln870_reg_620 = ap_const_lv1_1))) then
                add_ln691_1727_reg_632 <= add_ln691_1727_fu_459_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln870_reg_620 = ap_const_lv1_0))) then
                add_ln691_1728_reg_624 <= add_ln691_1728_fu_447_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln691_reg_522 <= add_ln691_fu_322_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln890_1364_fu_352_p2 = ap_const_lv1_0))) then
                data_split_V_addr_reg_546 <= idxprom_fu_362_p1(3 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln890_1365_fu_435_p2 = ap_const_lv1_0))) then
                icmp_ln870_reg_620 <= icmp_ln870_fu_441_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1366_fu_378_p2 = ap_const_lv1_0))) then
                local_C_V_0_addr_reg_559 <= zext_ln890_fu_373_p1(3 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_reg_564 <= fifo_C_drain_PE_3_0_x1167_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                v2_V_16751_reg_592 <= data_split_V_q0;
                v2_V_reg_587 <= data_split_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                v2_V_16752_reg_597 <= data_split_V_q0;
                v2_V_16753_reg_602 <= data_split_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                v2_V_16754_reg_607 <= data_split_V_q0;
                v2_V_16755_reg_612 <= data_split_V_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n, fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n, fifo_C_drain_PE_3_0_x1167_empty_n, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln890_1364_fu_352_p2, ap_CS_fsm_state5, icmp_ln890_1366_fu_378_p2, ap_CS_fsm_state7, icmp_ln878_fu_395_p2, icmp_ln870_reg_620, ap_CS_fsm_state13, icmp_ln890_1365_fu_435_p2, ap_CS_fsm_state14, icmp_ln890_1367_fu_470_p2, icmp_ln890_1368_fu_453_p2, icmp_ln890_1363_fu_340_p2, icmp_ln890_fu_328_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln890_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln890_1363_fu_340_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln890_1364_fu_352_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1366_fu_378_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((fifo_C_drain_PE_3_0_x1167_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln890_1365_fu_435_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln890_1368_fu_453_p2 = ap_const_lv1_1) and (icmp_ln870_reg_620 = ap_const_lv1_0)) or ((icmp_ln890_1367_fu_470_p2 = ap_const_lv1_1) and (icmp_ln870_reg_620 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln890_1367_fu_470_p2 = ap_const_lv1_0) and (icmp_ln870_reg_620 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if ((not(((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_0) or (fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln691_1723_fu_334_p2 <= std_logic_vector(unsigned(c1_V_reg_235) + unsigned(ap_const_lv5_1));
    add_ln691_1724_fu_346_p2 <= std_logic_vector(unsigned(c6_V_reg_246) + unsigned(ap_const_lv4_1));
    add_ln691_1725_fu_367_p2 <= std_logic_vector(unsigned(c7_V_reg_257) + unsigned(ap_const_lv4_1));
    add_ln691_1726_fu_384_p2 <= std_logic_vector(unsigned(n_V_reg_268) + unsigned(ap_const_lv4_1));
    add_ln691_1727_fu_459_p2 <= std_logic_vector(unsigned(c5_V_reg_311) + unsigned(ap_const_lv4_1));
    add_ln691_1728_fu_447_p2 <= std_logic_vector(unsigned(c5_V_119_reg_300) + unsigned(ap_const_lv4_1));
    add_ln691_1729_fu_476_p2 <= std_logic_vector(unsigned(c4_V_reg_288) + unsigned(ap_const_lv4_1));
    add_ln691_fu_322_p2 <= std_logic_vector(unsigned(c0_V_reg_224) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state15_assign_proc : process(fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n, fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n)
    begin
                ap_block_state15 <= ((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_0) or (fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln890_fu_328_p2)
    begin
        if (((icmp_ln890_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln890_fu_328_p2)
    begin
        if (((icmp_ln890_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    data_split_V_address0_assign_proc : process(data_split_V_addr_reg_546, ap_CS_fsm_state7, icmp_ln878_fu_395_p2, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, zext_ln878_fu_390_p1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_split_V_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            data_split_V_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_split_V_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_split_V_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_1))) then 
            data_split_V_address0 <= data_split_V_addr_reg_546;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_0))) then 
            data_split_V_address0 <= zext_ln878_fu_390_p1(3 - 1 downto 0);
        else 
            data_split_V_address0 <= "XXX";
        end if; 
    end process;


    data_split_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_split_V_address1 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            data_split_V_address1 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            data_split_V_address1 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            data_split_V_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            data_split_V_address1 <= "XXX";
        end if; 
    end process;


    data_split_V_ce0_assign_proc : process(ap_CS_fsm_state7, icmp_ln878_fu_395_p2, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_0)))) then 
            data_split_V_ce0 <= ap_const_logic_1;
        else 
            data_split_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_split_V_ce1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            data_split_V_ce1 <= ap_const_logic_1;
        else 
            data_split_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_split_V_d0_assign_proc : process(tmp_reg_564, ap_CS_fsm_state7, icmp_ln878_fu_395_p2, trunc_ln674_fu_401_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
            if ((icmp_ln878_fu_395_p2 = ap_const_lv1_1)) then 
                data_split_V_d0 <= tmp_reg_564;
            elsif ((icmp_ln878_fu_395_p2 = ap_const_lv1_0)) then 
                data_split_V_d0 <= trunc_ln674_fu_401_p1;
            else 
                data_split_V_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            data_split_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_split_V_we0_assign_proc : process(ap_CS_fsm_state7, icmp_ln878_fu_395_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln878_fu_395_p2 = ap_const_lv1_0)))) then 
            data_split_V_we0 <= ap_const_logic_1;
        else 
            data_split_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_358_p1 <= c6_V_reg_246(3 - 1 downto 0);

    fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_blk_n_assign_proc : process(fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_blk_n <= fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n;
        else 
            fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_din_assign_proc : process(fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_dout, fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n, fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n, ap_CS_fsm_state15, ap_CS_fsm_state16, local_C_V_0_q0)
    begin
        if (((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_din <= local_C_V_0_q0;
        elsif ((not(((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_0) or (fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_din <= fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_dout;
        else 
            fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_write_assign_proc : process(fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n, fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_0) or (fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_write <= ap_const_logic_1;
        else 
            fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_blk_n_assign_proc : process(fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_blk_n <= fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n;
        else 
            fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_read_assign_proc : process(fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n, fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n, ap_CS_fsm_state15)
    begin
        if ((not(((fifo_C_drain_C_drain_IO_L1_out_0_3_x1231_full_n = ap_const_logic_0) or (fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_read <= ap_const_logic_1;
        else 
            fifo_C_drain_C_drain_IO_L1_out_0_4_x1232_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_C_drain_PE_3_0_x1167_blk_n_assign_proc : process(fifo_C_drain_PE_3_0_x1167_empty_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fifo_C_drain_PE_3_0_x1167_blk_n <= fifo_C_drain_PE_3_0_x1167_empty_n;
        else 
            fifo_C_drain_PE_3_0_x1167_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_C_drain_PE_3_0_x1167_read_assign_proc : process(fifo_C_drain_PE_3_0_x1167_empty_n, ap_CS_fsm_state6)
    begin
        if (((fifo_C_drain_PE_3_0_x1167_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            fifo_C_drain_PE_3_0_x1167_read <= ap_const_logic_1;
        else 
            fifo_C_drain_PE_3_0_x1167_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln870_fu_441_p2 <= "1" when (c4_V_reg_288 = ap_const_lv4_3) else "0";
    icmp_ln878_fu_395_p2 <= "1" when (n_V_reg_268 = ap_const_lv4_8) else "0";
    icmp_ln890_1363_fu_340_p2 <= "1" when (c1_V_reg_235 = ap_const_lv5_10) else "0";
    icmp_ln890_1364_fu_352_p2 <= "1" when (c6_V_reg_246 = ap_const_lv4_8) else "0";
    icmp_ln890_1365_fu_435_p2 <= "1" when (c4_V_reg_288 = ap_const_lv4_8) else "0";
    icmp_ln890_1366_fu_378_p2 <= "1" when (c7_V_reg_257 = ap_const_lv4_8) else "0";
    icmp_ln890_1367_fu_470_p2 <= "1" when (c5_V_reg_311 = ap_const_lv4_8) else "0";
    icmp_ln890_1368_fu_453_p2 <= "1" when (c5_V_119_reg_300 = ap_const_lv4_8) else "0";
    icmp_ln890_fu_328_p2 <= "1" when (c0_V_reg_224 = ap_const_lv5_10) else "0";
    idxprom_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_358_p1),64));

    local_C_V_0_address0_assign_proc : process(ap_CS_fsm_state5, local_C_V_0_addr_reg_559, ap_CS_fsm_state14, ap_CS_fsm_state12, zext_ln890_fu_373_p1, zext_ln890_233_fu_465_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            local_C_V_0_address0 <= zext_ln890_233_fu_465_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            local_C_V_0_address0 <= local_C_V_0_addr_reg_559;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_C_V_0_address0 <= zext_ln890_fu_373_p1(3 - 1 downto 0);
        else 
            local_C_V_0_address0 <= "XXX";
        end if; 
    end process;


    local_C_V_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            local_C_V_0_ce0 <= ap_const_logic_1;
        else 
            local_C_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    local_C_V_0_d0 <= (((((((data_split_V_q1 & data_split_V_q0) & v2_V_16755_reg_612) & v2_V_16754_reg_607) & v2_V_16753_reg_602) & v2_V_16752_reg_597) & v2_V_16751_reg_592) & v2_V_reg_587);

    local_C_V_0_we0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            local_C_V_0_we0 <= ap_const_logic_1;
        else 
            local_C_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_406_p4 <= p_Val2_s_reg_279(127 downto 16);
    trunc_ln674_fu_401_p1 <= p_Val2_s_reg_279(16 - 1 downto 0);
    zext_ln1497_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_406_p4),128));
    zext_ln878_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_V_reg_268),64));
    zext_ln890_233_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c5_V_reg_311),64));
    zext_ln890_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c7_V_reg_257),64));
end behav;
