INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan3/shiyan31/shiyan31.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan3/shiyan31/shiyan31.srcs/sim_1/new/sim_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan3/shiyan31/shiyan31.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
