<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='mcu8.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: mcu8
    <br/>
    Created: Jun 18, 2008
    <br/>
    Updated: Aug 10, 2008
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The goal of this project is to create a very well documented, fully synthesizable VHDL model of an 8-bit microcontroller with extended peripheral set. The model should be highly configurable, making it possible to exclude unused peripheral units. These features make it a very good choice for SoC (System-on-a-chip) designs and for purely educational purposes.
     <br/>
     An assembler and a testbench describing the behavior of both program and data memory are provided.
     <br/>
     
      http://www-user.tu-chemnitz.de/~dimo/opencores/cpu8.gif
     
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - assembler
     <br/>
     - testbench describing the behavior of program and data memory
     <br/>
     - Makefile for synthesis with XST (Xilinx) and simulation with Modelsim (Mentor Graphics)
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Implemented Modules
     <br/>
     src/control.vhd
     <br/>
     src/alu.vhd
     <br/>
     src/pc.vhd
     <br/>
     src/reg.vhd
     <br/>
     src/ram_control.vhd
     <br/>
     src/components.vhd
     <br/>
     src/cpu_types.vhd
     <br/>
     src/ram.vhd
     <br/>
     src/rom.vhd
     <br/>
     src/processor_E.vhd
     <br/>
     src/processor_tb.vhd
     <br/>
     - Implemented Instructions
     <br/>
     NOP -- no operation
     <br/>
     NEG -- bitwise nagation
     <br/>
     AND -- bitwise logical AND
     <br/>
     EXOR -- bitwise Exclusive-OR
     <br/>
     OR -- bitwise OR
     <br/>
     SRA -- shift left through carry
     <br/>
     ROR -- rotate left through carry
     <br/>
     ADD -- add without carry
     <br/>
     ADDC -- add with carry
     <br/>
     JMP addr -- unconditional jump
     <br/>
     JMPC addr -- jump if carry set
     <br/>
     JMPZ addr -- jump if zero set
     <br/>
     LDA const -- load Accumulator Immediate
     <br/>
     LDB const -- load Extension Register Immediate
     <br/>
     LDA addr -- load Accumulator Direct
     <br/>
     LDB addr -- load Extension Register Direct
     <br/>
     STA addr -- store Accumulator
     <br/>
     - Implemented Peripheral
     <br/>
     - Memmory mapped LCD Controller
     <br/>
     - PWM Unit
     <br/>
     - WDT
    </p>
   </div>
   <div id="d_History">
    <h2>
     
     
     History
    </h2>
    <p id="p_History">
     10.08.2008
     <br/>
     - testbench coverage improved
     <br/>
     - fixed bug in the ALU
     <br/>
     03.07.2008
     <br/>
     - new assembler programs added
     <br/>
     - improved testbench
     <br/>
     - fixed bug in the control unit
     <br/>
     02.07.2008
     <br/>
     - fixed bug in the register block
     <br/>
     - scipts for backannotated simulation added
     <br/>
     27.06.2008
     <br/>
     - SRAM controller modificated
     <br/>
     - overall performance improved (293 clocks for the reference multiplication program)
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
