// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/06/2014 15:48:01"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Main (
	clk,
	reset,
	Adress,
	Miss_Ratio,
	Actual_State,
	OUT_Cache_Position,
	OUT_Cache_Value,
	OUT_Block_Selector);
input 	clk;
input 	reset;
input 	[4:0] Adress;
input 	[6:0] Miss_Ratio;
output 	[1:0] Actual_State;
output 	[3:0] OUT_Cache_Position;
output 	[31:0] OUT_Cache_Value;
output 	[3:0] OUT_Block_Selector;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LessThan0~0_combout ;
wire \C1|Final_Pos[2]~7_combout ;
wire \C1|Final_Pos[3]~15_combout ;
wire \Miss_Ratio[0]~input_o ;
wire \Miss_Ratio[1]~input_o ;
wire \Miss_Ratio[2]~input_o ;
wire \Miss_Ratio[3]~input_o ;
wire \Miss_Ratio[4]~input_o ;
wire \Actual_State[0]~output_o ;
wire \Actual_State[1]~output_o ;
wire \OUT_Cache_Position[0]~output_o ;
wire \OUT_Cache_Position[1]~output_o ;
wire \OUT_Cache_Position[2]~output_o ;
wire \OUT_Cache_Position[3]~output_o ;
wire \OUT_Cache_Value[0]~output_o ;
wire \OUT_Cache_Value[1]~output_o ;
wire \OUT_Cache_Value[2]~output_o ;
wire \OUT_Cache_Value[3]~output_o ;
wire \OUT_Cache_Value[4]~output_o ;
wire \OUT_Cache_Value[5]~output_o ;
wire \OUT_Cache_Value[6]~output_o ;
wire \OUT_Cache_Value[7]~output_o ;
wire \OUT_Cache_Value[8]~output_o ;
wire \OUT_Cache_Value[9]~output_o ;
wire \OUT_Cache_Value[10]~output_o ;
wire \OUT_Cache_Value[11]~output_o ;
wire \OUT_Cache_Value[12]~output_o ;
wire \OUT_Cache_Value[13]~output_o ;
wire \OUT_Cache_Value[14]~output_o ;
wire \OUT_Cache_Value[15]~output_o ;
wire \OUT_Cache_Value[16]~output_o ;
wire \OUT_Cache_Value[17]~output_o ;
wire \OUT_Cache_Value[18]~output_o ;
wire \OUT_Cache_Value[19]~output_o ;
wire \OUT_Cache_Value[20]~output_o ;
wire \OUT_Cache_Value[21]~output_o ;
wire \OUT_Cache_Value[22]~output_o ;
wire \OUT_Cache_Value[23]~output_o ;
wire \OUT_Cache_Value[24]~output_o ;
wire \OUT_Cache_Value[25]~output_o ;
wire \OUT_Cache_Value[26]~output_o ;
wire \OUT_Cache_Value[27]~output_o ;
wire \OUT_Cache_Value[28]~output_o ;
wire \OUT_Cache_Value[29]~output_o ;
wire \OUT_Cache_Value[30]~output_o ;
wire \OUT_Cache_Value[31]~output_o ;
wire \OUT_Block_Selector[0]~output_o ;
wire \OUT_Block_Selector[1]~output_o ;
wire \OUT_Block_Selector[2]~output_o ;
wire \OUT_Block_Selector[3]~output_o ;
wire \clk~input_o ;
wire \Miss_Ratio[5]~input_o ;
wire \Miss_Ratio[6]~input_o ;
wire \LessThan0~1_combout ;
wire \Selector1~0_combout ;
wire \reset~input_o ;
wire \State.Bk4~q ;
wire \Selector2~0_combout ;
wire \State.Bk8~q ;
wire \Selector3~0_combout ;
wire \State.Fa~q ;
wire \Selector0~0_combout ;
wire \State.Dm~q ;
wire \Actual_State~0_combout ;
wire \Actual_State[0]~reg0_q ;
wire \Actual_State~1_combout ;
wire \Actual_State[1]~reg0_q ;
wire \C1|R1|rand_temp[4]~0_combout ;
wire \C1|R1|temp~0_combout ;
wire \Adress[1]~input_o ;
wire \O1|Mux2~0_combout ;
wire \Adress[2]~input_o ;
wire \O1|Mux1~0_combout ;
wire \Adress[3]~input_o ;
wire \O1|Mux0~0_combout ;
wire \C1|Mux15~0_combout ;
wire \C1|Final_Pos[0]~6_combout ;
wire \C1|Final_Pos_out~0_combout ;
wire \OUT_Cache_Position[0]~reg0_q ;
wire \C1|Final_Pos_out~1_combout ;
wire \OUT_Cache_Position[1]~reg0_q ;
wire \C1|Equal0~0_combout ;
wire \Adress[0]~input_o ;
wire \O1|Mux3~0_combout ;
wire \C1|Corrige[2]~0_combout ;
wire \C1|Corrige[2]~1_combout ;
wire \C1|Final_Pos[2]~8_combout ;
wire \C1|Final_Pos[2]~9_combout ;
wire \C1|Final_Pos[2]~10_combout ;
wire \C1|Final_Pos_out~2_combout ;
wire \OUT_Cache_Position[2]~reg0_q ;
wire \C1|Final_Pos[3]~12_combout ;
wire \C1|Final_Pos[3]~11_combout ;
wire \C1|Final_Pos[3]~16_combout ;
wire \C1|Final_Pos[3]~13_combout ;
wire \C1|Final_Pos[3]~14_combout ;
wire \C1|Final_Pos_out~3_combout ;
wire \OUT_Cache_Position[3]~reg0_q ;
wire \Adress[4]~input_o ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \OUT_Cache_Value[0]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \OUT_Cache_Value[1]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \OUT_Cache_Value[2]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \OUT_Cache_Value[3]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \OUT_Cache_Value[4]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \OUT_Cache_Value[5]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \OUT_Cache_Value[6]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \OUT_Cache_Value[7]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \OUT_Cache_Value[8]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \OUT_Cache_Value[9]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \OUT_Cache_Value[10]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \OUT_Cache_Value[11]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \OUT_Cache_Value[12]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \OUT_Cache_Value[13]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \OUT_Cache_Value[14]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \OUT_Cache_Value[15]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \OUT_Cache_Value[16]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \OUT_Cache_Value[17]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \OUT_Cache_Value[18]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \OUT_Cache_Value[19]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \OUT_Cache_Value[20]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \OUT_Cache_Value[21]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \OUT_Cache_Value[22]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \OUT_Cache_Value[23]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \OUT_Cache_Value[24]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \OUT_Cache_Value[25]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \OUT_Cache_Value[26]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \OUT_Cache_Value[27]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \OUT_Cache_Value[28]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \OUT_Cache_Value[29]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \OUT_Cache_Value[30]~reg0_q ;
wire \R1|Ram0_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \OUT_Cache_Value[31]~reg0_q ;
wire \OUT_Block_Selector[0]~0_combout ;
wire \OUT_Block_Selector[0]~reg0_q ;
wire \OUT_Block_Selector[1]~reg0_q ;
wire \OUT_Block_Selector[2]~reg0_q ;
wire \OUT_Block_Selector[3]~reg0_q ;
wire [4:0] \C1|R1|rand_temp ;
wire [1:0] State_S;
wire [3:0] \O1|result ;
wire [4:0] \O1|Corrige ;
wire [3:0] \C1|Final_Pos_out ;
wire [3:0] \C1|Final_Pos ;
wire [4:0] \C1|Corrige ;

wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \R1|Ram0_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a1~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a2~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a3~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a4~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a5~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a6~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a7~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a8~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a9~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a10~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a11~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a12~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a13~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a14~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a15~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a16~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a17~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a18~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a19~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a20~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a21~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a22~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a23~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a24~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a25~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a26~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a27~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a28~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a29~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a30~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \R1|Ram0_rtl_0|auto_generated|ram_block1a31~portadataout  = \R1|Ram0_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!\Miss_Ratio[1]~input_o  & !\Miss_Ratio[2]~input_o )) # (!\Miss_Ratio[4]~input_o )) # (!\Miss_Ratio[3]~input_o )

	.dataa(\Miss_Ratio[1]~input_o ),
	.datab(\Miss_Ratio[2]~input_o ),
	.datac(\Miss_Ratio[3]~input_o ),
	.datad(\Miss_Ratio[4]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h1FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[2]~7 (
// Equation(s):
// \C1|Final_Pos[2]~7_combout  = (State_S[1] & (\C1|Corrige [2] & (!\O1|result [1] & !State_S[0])))

	.dataa(State_S[1]),
	.datab(\C1|Corrige [2]),
	.datac(\O1|result [1]),
	.datad(State_S[0]),
	.cin(gnd),
	.combout(\C1|Final_Pos[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[2]~7 .lut_mask = 16'h0008;
defparam \C1|Final_Pos[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|R1|rand_temp[3] (
	.clk(\clk~input_o ),
	.d(\C1|R1|rand_temp [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|R1|rand_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|R1|rand_temp[3] .is_wysiwyg = "true";
defparam \C1|R1|rand_temp[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[3]~15 (
// Equation(s):
// \C1|Final_Pos[3]~15_combout  = (State_S[1] & (((!State_S[0])))) # (!State_S[1] & (!\O1|result [2] & (!\O1|result [3] & State_S[0])))

	.dataa(\O1|result [2]),
	.datab(\O1|result [3]),
	.datac(State_S[1]),
	.datad(State_S[0]),
	.cin(gnd),
	.combout(\C1|Final_Pos[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[3]~15 .lut_mask = 16'h01F0;
defparam \C1|Final_Pos[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Miss_Ratio[1]~input (
	.i(Miss_Ratio[1]),
	.ibar(gnd),
	.o(\Miss_Ratio[1]~input_o ));
// synopsys translate_off
defparam \Miss_Ratio[1]~input .bus_hold = "false";
defparam \Miss_Ratio[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Miss_Ratio[2]~input (
	.i(Miss_Ratio[2]),
	.ibar(gnd),
	.o(\Miss_Ratio[2]~input_o ));
// synopsys translate_off
defparam \Miss_Ratio[2]~input .bus_hold = "false";
defparam \Miss_Ratio[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Miss_Ratio[3]~input (
	.i(Miss_Ratio[3]),
	.ibar(gnd),
	.o(\Miss_Ratio[3]~input_o ));
// synopsys translate_off
defparam \Miss_Ratio[3]~input .bus_hold = "false";
defparam \Miss_Ratio[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Miss_Ratio[4]~input (
	.i(Miss_Ratio[4]),
	.ibar(gnd),
	.o(\Miss_Ratio[4]~input_o ));
// synopsys translate_off
defparam \Miss_Ratio[4]~input .bus_hold = "false";
defparam \Miss_Ratio[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_obuf \Actual_State[0]~output (
	.i(\Actual_State[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Actual_State[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Actual_State[0]~output .bus_hold = "false";
defparam \Actual_State[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Actual_State[1]~output (
	.i(\Actual_State[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Actual_State[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Actual_State[1]~output .bus_hold = "false";
defparam \Actual_State[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Position[0]~output (
	.i(\OUT_Cache_Position[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Position[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Position[0]~output .bus_hold = "false";
defparam \OUT_Cache_Position[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Position[1]~output (
	.i(\OUT_Cache_Position[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Position[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Position[1]~output .bus_hold = "false";
defparam \OUT_Cache_Position[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Position[2]~output (
	.i(\OUT_Cache_Position[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Position[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Position[2]~output .bus_hold = "false";
defparam \OUT_Cache_Position[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Position[3]~output (
	.i(\OUT_Cache_Position[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Position[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Position[3]~output .bus_hold = "false";
defparam \OUT_Cache_Position[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[0]~output (
	.i(\OUT_Cache_Value[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[0]~output .bus_hold = "false";
defparam \OUT_Cache_Value[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[1]~output (
	.i(\OUT_Cache_Value[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[1]~output .bus_hold = "false";
defparam \OUT_Cache_Value[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[2]~output (
	.i(\OUT_Cache_Value[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[2]~output .bus_hold = "false";
defparam \OUT_Cache_Value[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[3]~output (
	.i(\OUT_Cache_Value[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[3]~output .bus_hold = "false";
defparam \OUT_Cache_Value[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[4]~output (
	.i(\OUT_Cache_Value[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[4]~output .bus_hold = "false";
defparam \OUT_Cache_Value[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[5]~output (
	.i(\OUT_Cache_Value[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[5]~output .bus_hold = "false";
defparam \OUT_Cache_Value[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[6]~output (
	.i(\OUT_Cache_Value[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[6]~output .bus_hold = "false";
defparam \OUT_Cache_Value[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[7]~output (
	.i(\OUT_Cache_Value[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[7]~output .bus_hold = "false";
defparam \OUT_Cache_Value[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[8]~output (
	.i(\OUT_Cache_Value[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[8]~output .bus_hold = "false";
defparam \OUT_Cache_Value[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[9]~output (
	.i(\OUT_Cache_Value[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[9]~output .bus_hold = "false";
defparam \OUT_Cache_Value[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[10]~output (
	.i(\OUT_Cache_Value[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[10]~output .bus_hold = "false";
defparam \OUT_Cache_Value[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[11]~output (
	.i(\OUT_Cache_Value[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[11]~output .bus_hold = "false";
defparam \OUT_Cache_Value[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[12]~output (
	.i(\OUT_Cache_Value[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[12]~output .bus_hold = "false";
defparam \OUT_Cache_Value[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[13]~output (
	.i(\OUT_Cache_Value[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[13]~output .bus_hold = "false";
defparam \OUT_Cache_Value[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[14]~output (
	.i(\OUT_Cache_Value[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[14]~output .bus_hold = "false";
defparam \OUT_Cache_Value[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[15]~output (
	.i(\OUT_Cache_Value[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[15]~output .bus_hold = "false";
defparam \OUT_Cache_Value[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[16]~output (
	.i(\OUT_Cache_Value[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[16]~output .bus_hold = "false";
defparam \OUT_Cache_Value[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[17]~output (
	.i(\OUT_Cache_Value[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[17]~output .bus_hold = "false";
defparam \OUT_Cache_Value[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[18]~output (
	.i(\OUT_Cache_Value[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[18]~output .bus_hold = "false";
defparam \OUT_Cache_Value[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[19]~output (
	.i(\OUT_Cache_Value[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[19]~output .bus_hold = "false";
defparam \OUT_Cache_Value[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[20]~output (
	.i(\OUT_Cache_Value[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[20]~output .bus_hold = "false";
defparam \OUT_Cache_Value[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[21]~output (
	.i(\OUT_Cache_Value[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[21]~output .bus_hold = "false";
defparam \OUT_Cache_Value[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[22]~output (
	.i(\OUT_Cache_Value[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[22]~output .bus_hold = "false";
defparam \OUT_Cache_Value[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[23]~output (
	.i(\OUT_Cache_Value[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[23]~output .bus_hold = "false";
defparam \OUT_Cache_Value[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[24]~output (
	.i(\OUT_Cache_Value[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[24]~output .bus_hold = "false";
defparam \OUT_Cache_Value[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[25]~output (
	.i(\OUT_Cache_Value[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[25]~output .bus_hold = "false";
defparam \OUT_Cache_Value[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[26]~output (
	.i(\OUT_Cache_Value[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[26]~output .bus_hold = "false";
defparam \OUT_Cache_Value[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[27]~output (
	.i(\OUT_Cache_Value[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[27]~output .bus_hold = "false";
defparam \OUT_Cache_Value[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[28]~output (
	.i(\OUT_Cache_Value[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[28]~output .bus_hold = "false";
defparam \OUT_Cache_Value[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[29]~output (
	.i(\OUT_Cache_Value[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[29]~output .bus_hold = "false";
defparam \OUT_Cache_Value[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[30]~output (
	.i(\OUT_Cache_Value[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[30]~output .bus_hold = "false";
defparam \OUT_Cache_Value[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Cache_Value[31]~output (
	.i(\OUT_Cache_Value[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Cache_Value[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Cache_Value[31]~output .bus_hold = "false";
defparam \OUT_Cache_Value[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Block_Selector[0]~output (
	.i(\OUT_Block_Selector[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Block_Selector[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Block_Selector[0]~output .bus_hold = "false";
defparam \OUT_Block_Selector[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Block_Selector[1]~output (
	.i(\OUT_Block_Selector[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Block_Selector[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Block_Selector[1]~output .bus_hold = "false";
defparam \OUT_Block_Selector[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Block_Selector[2]~output (
	.i(\OUT_Block_Selector[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Block_Selector[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Block_Selector[2]~output .bus_hold = "false";
defparam \OUT_Block_Selector[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \OUT_Block_Selector[3]~output (
	.i(\OUT_Block_Selector[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OUT_Block_Selector[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OUT_Block_Selector[3]~output .bus_hold = "false";
defparam \OUT_Block_Selector[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Miss_Ratio[5]~input (
	.i(Miss_Ratio[5]),
	.ibar(gnd),
	.o(\Miss_Ratio[5]~input_o ));
// synopsys translate_off
defparam \Miss_Ratio[5]~input .bus_hold = "false";
defparam \Miss_Ratio[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Miss_Ratio[6]~input (
	.i(Miss_Ratio[6]),
	.ibar(gnd),
	.o(\Miss_Ratio[6]~input_o ));
// synopsys translate_off
defparam \Miss_Ratio[6]~input .bus_hold = "false";
defparam \Miss_Ratio[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ((\LessThan0~0_combout  & !\Miss_Ratio[5]~input_o )) # (!\Miss_Ratio[6]~input_o )

	.dataa(\LessThan0~0_combout ),
	.datab(gnd),
	.datac(\Miss_Ratio[5]~input_o ),
	.datad(\Miss_Ratio[6]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0AFF;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\State.Dm~q  & (\LessThan0~1_combout  & \State.Bk4~q )) # (!\State.Dm~q  & (!\LessThan0~1_combout ))

	.dataa(gnd),
	.datab(\State.Dm~q ),
	.datac(\LessThan0~1_combout ),
	.datad(\State.Bk4~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hC303;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \State.Bk4 (
	.clk(\clk~input_o ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.Bk4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.Bk4 .is_wysiwyg = "true";
defparam \State.Bk4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\LessThan0~1_combout  & (!\State.Bk4~q  & \State.Bk8~q )) # (!\LessThan0~1_combout  & (\State.Bk4~q ))

	.dataa(\LessThan0~1_combout ),
	.datab(\State.Bk4~q ),
	.datac(gnd),
	.datad(\State.Bk8~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h6644;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \State.Bk8 (
	.clk(\clk~input_o ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.Bk8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.Bk8 .is_wysiwyg = "true";
defparam \State.Bk8 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\LessThan0~1_combout  & (!\State.Bk8~q  & \State.Fa~q )) # (!\LessThan0~1_combout  & (\State.Bk8~q ))

	.dataa(\LessThan0~1_combout ),
	.datab(\State.Bk8~q ),
	.datac(gnd),
	.datad(\State.Fa~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h6644;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \State.Fa (
	.clk(\clk~input_o ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.Fa~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.Fa .is_wysiwyg = "true";
defparam \State.Fa .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\LessThan0~1_combout  & ((\State.Dm~q ) # (\State.Fa~q ))) # (!\LessThan0~1_combout  & ((!\State.Fa~q )))

	.dataa(\LessThan0~1_combout ),
	.datab(\State.Dm~q ),
	.datac(gnd),
	.datad(\State.Fa~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hAADD;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \State.Dm (
	.clk(\clk~input_o ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.Dm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.Dm .is_wysiwyg = "true";
defparam \State.Dm .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Actual_State~0 (
// Equation(s):
// \Actual_State~0_combout  = (!\State.Bk8~q  & \State.Dm~q )

	.dataa(\State.Bk8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\State.Dm~q ),
	.cin(gnd),
	.combout(\Actual_State~0_combout ),
	.cout());
// synopsys translate_off
defparam \Actual_State~0 .lut_mask = 16'h5500;
defparam \Actual_State~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Actual_State[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\Actual_State~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Actual_State[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Actual_State[0]~reg0 .is_wysiwyg = "true";
defparam \Actual_State[0]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Actual_State~1 (
// Equation(s):
// \Actual_State~1_combout  = (!\State.Bk4~q  & \State.Dm~q )

	.dataa(\State.Bk4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\State.Dm~q ),
	.cin(gnd),
	.combout(\Actual_State~1_combout ),
	.cout());
// synopsys translate_off
defparam \Actual_State~1 .lut_mask = 16'h5500;
defparam \Actual_State~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Actual_State[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\Actual_State~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Actual_State[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Actual_State[1]~reg0 .is_wysiwyg = "true";
defparam \Actual_State[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|R1|rand_temp[4]~0 (
// Equation(s):
// \C1|R1|rand_temp[4]~0_combout  = !\C1|R1|rand_temp [3]

	.dataa(\C1|R1|rand_temp [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1|R1|rand_temp[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R1|rand_temp[4]~0 .lut_mask = 16'h5555;
defparam \C1|R1|rand_temp[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|R1|rand_temp[4] (
	.clk(\clk~input_o ),
	.d(\C1|R1|rand_temp[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|R1|rand_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|R1|rand_temp[4] .is_wysiwyg = "true";
defparam \C1|R1|rand_temp[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|R1|temp~0 (
// Equation(s):
// \C1|R1|temp~0_combout  = \C1|R1|rand_temp [3] $ (!\C1|R1|rand_temp [4])

	.dataa(\C1|R1|rand_temp [3]),
	.datab(\C1|R1|rand_temp [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1|R1|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R1|temp~0 .lut_mask = 16'h9999;
defparam \C1|R1|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|R1|rand_temp[0] (
	.clk(\clk~input_o ),
	.d(\C1|R1|temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|R1|rand_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|R1|rand_temp[0] .is_wysiwyg = "true";
defparam \C1|R1|rand_temp[0] .power_up = "low";
// synopsys translate_on

dffeas \C1|R1|rand_temp[1] (
	.clk(\clk~input_o ),
	.d(\C1|R1|rand_temp [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|R1|rand_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|R1|rand_temp[1] .is_wysiwyg = "true";
defparam \C1|R1|rand_temp[1] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Adress[1]~input (
	.i(Adress[1]),
	.ibar(gnd),
	.o(\Adress[1]~input_o ));
// synopsys translate_off
defparam \Adress[1]~input .bus_hold = "false";
defparam \Adress[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \State_S[1] (
	.clk(\clk~input_o ),
	.d(\Actual_State~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(State_S[1]),
	.prn(vcc));
// synopsys translate_off
defparam \State_S[1] .is_wysiwyg = "true";
defparam \State_S[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \O1|Mux2~0 (
// Equation(s):
// \O1|Mux2~0_combout  = (State_S[1] & (State_S[0] & (\C1|R1|rand_temp [1]))) # (!State_S[1] & (((\Adress[1]~input_o ))))

	.dataa(State_S[0]),
	.datab(\C1|R1|rand_temp [1]),
	.datac(\Adress[1]~input_o ),
	.datad(State_S[1]),
	.cin(gnd),
	.combout(\O1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \O1|Mux2~0 .lut_mask = 16'h88F0;
defparam \O1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \O1|Corrige[1] (
	.clk(\clk~input_o ),
	.d(\O1|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\O1|Corrige [1]),
	.prn(vcc));
// synopsys translate_off
defparam \O1|Corrige[1] .is_wysiwyg = "true";
defparam \O1|Corrige[1] .power_up = "low";
// synopsys translate_on

dffeas \O1|result[1] (
	.clk(\clk~input_o ),
	.d(\O1|Corrige [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\O1|result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \O1|result[1] .is_wysiwyg = "true";
defparam \O1|result[1] .power_up = "low";
// synopsys translate_on

dffeas \State_S[0] (
	.clk(\clk~input_o ),
	.d(\Actual_State~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(State_S[0]),
	.prn(vcc));
// synopsys translate_off
defparam \State_S[0] .is_wysiwyg = "true";
defparam \State_S[0] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Adress[2]~input (
	.i(Adress[2]),
	.ibar(gnd),
	.o(\Adress[2]~input_o ));
// synopsys translate_off
defparam \Adress[2]~input .bus_hold = "false";
defparam \Adress[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \O1|Mux1~0 (
// Equation(s):
// \O1|Mux1~0_combout  = (State_S[1] & (\C1|R1|rand_temp [2] & (State_S[0]))) # (!State_S[1] & (((!State_S[0] & \Adress[2]~input_o ))))

	.dataa(\C1|R1|rand_temp [2]),
	.datab(State_S[1]),
	.datac(State_S[0]),
	.datad(\Adress[2]~input_o ),
	.cin(gnd),
	.combout(\O1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \O1|Mux1~0 .lut_mask = 16'h8380;
defparam \O1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \O1|Corrige[2] (
	.clk(\clk~input_o ),
	.d(\O1|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\O1|Corrige [2]),
	.prn(vcc));
// synopsys translate_off
defparam \O1|Corrige[2] .is_wysiwyg = "true";
defparam \O1|Corrige[2] .power_up = "low";
// synopsys translate_on

dffeas \O1|result[2] (
	.clk(\clk~input_o ),
	.d(\O1|Corrige [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\O1|result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \O1|result[2] .is_wysiwyg = "true";
defparam \O1|result[2] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Adress[3]~input (
	.i(Adress[3]),
	.ibar(gnd),
	.o(\Adress[3]~input_o ));
// synopsys translate_off
defparam \Adress[3]~input .bus_hold = "false";
defparam \Adress[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \O1|Mux0~0 (
// Equation(s):
// \O1|Mux0~0_combout  = (State_S[1] & (\C1|R1|rand_temp [3] & (State_S[0]))) # (!State_S[1] & (((!State_S[0] & \Adress[3]~input_o ))))

	.dataa(\C1|R1|rand_temp [3]),
	.datab(State_S[1]),
	.datac(State_S[0]),
	.datad(\Adress[3]~input_o ),
	.cin(gnd),
	.combout(\O1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \O1|Mux0~0 .lut_mask = 16'h8380;
defparam \O1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \O1|Corrige[3] (
	.clk(\clk~input_o ),
	.d(\O1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\O1|Corrige [3]),
	.prn(vcc));
// synopsys translate_off
defparam \O1|Corrige[3] .is_wysiwyg = "true";
defparam \O1|Corrige[3] .power_up = "low";
// synopsys translate_on

dffeas \O1|result[3] (
	.clk(\clk~input_o ),
	.d(\O1|Corrige [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\O1|result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \O1|result[3] .is_wysiwyg = "true";
defparam \O1|result[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Mux15~0 (
// Equation(s):
// \C1|Mux15~0_combout  = (!\O1|result [2] & !\O1|result [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\O1|result [2]),
	.datad(\O1|result [3]),
	.cin(gnd),
	.combout(\C1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Mux15~0 .lut_mask = 16'h000F;
defparam \C1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[0]~6 (
// Equation(s):
// \C1|Final_Pos[0]~6_combout  = (\C1|Mux15~0_combout  & ((State_S[1] & (!\O1|result [1] & !State_S[0])) # (!State_S[1] & ((State_S[0])))))

	.dataa(State_S[1]),
	.datab(\O1|result [1]),
	.datac(State_S[0]),
	.datad(\C1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\C1|Final_Pos[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[0]~6 .lut_mask = 16'h5200;
defparam \C1|Final_Pos[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|Corrige[0] (
	.clk(\clk~input_o ),
	.d(\C1|R1|rand_temp [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C1|Final_Pos[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Corrige [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Corrige[0] .is_wysiwyg = "true";
defparam \C1|Corrige[0] .power_up = "low";
// synopsys translate_on

dffeas \C1|Final_Pos[0] (
	.clk(\clk~input_o ),
	.d(\C1|Corrige [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C1|Final_Pos[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Final_Pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Final_Pos[0] .is_wysiwyg = "true";
defparam \C1|Final_Pos[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos_out~0 (
// Equation(s):
// \C1|Final_Pos_out~0_combout  = (\O1|result [0] & ((\C1|Final_Pos [0]) # (State_S[1] $ (!State_S[0])))) # (!\O1|result [0] & (\C1|Final_Pos [0] & (State_S[1] $ (State_S[0]))))

	.dataa(\O1|result [0]),
	.datab(\C1|Final_Pos [0]),
	.datac(State_S[1]),
	.datad(State_S[0]),
	.cin(gnd),
	.combout(\C1|Final_Pos_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos_out~0 .lut_mask = 16'hACCA;
defparam \C1|Final_Pos_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|Final_Pos_out[0] (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Final_Pos_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Final_Pos_out[0] .is_wysiwyg = "true";
defparam \C1|Final_Pos_out[0] .power_up = "low";
// synopsys translate_on

dffeas \OUT_Cache_Position[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos_out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Position[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Position[0]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Position[0]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \C1|Corrige[1] (
	.clk(\clk~input_o ),
	.d(\C1|R1|rand_temp [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C1|Final_Pos[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Corrige [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Corrige[1] .is_wysiwyg = "true";
defparam \C1|Corrige[1] .power_up = "low";
// synopsys translate_on

dffeas \C1|Final_Pos[1] (
	.clk(\clk~input_o ),
	.d(\C1|Corrige [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C1|Final_Pos[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Final_Pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Final_Pos[1] .is_wysiwyg = "true";
defparam \C1|Final_Pos[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos_out~1 (
// Equation(s):
// \C1|Final_Pos_out~1_combout  = (\O1|result [1] & ((\C1|Final_Pos [1]) # (State_S[1] $ (!State_S[0])))) # (!\O1|result [1] & (\C1|Final_Pos [1] & (State_S[1] $ (State_S[0]))))

	.dataa(\O1|result [1]),
	.datab(\C1|Final_Pos [1]),
	.datac(State_S[1]),
	.datad(State_S[0]),
	.cin(gnd),
	.combout(\C1|Final_Pos_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos_out~1 .lut_mask = 16'hACCA;
defparam \C1|Final_Pos_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|Final_Pos_out[1] (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Final_Pos_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Final_Pos_out[1] .is_wysiwyg = "true";
defparam \C1|Final_Pos_out[1] .power_up = "low";
// synopsys translate_on

dffeas \OUT_Cache_Position[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos_out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Position[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Position[1]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Position[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Equal0~0 (
// Equation(s):
// \C1|Equal0~0_combout  = (State_S[0] & !State_S[1])

	.dataa(State_S[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(State_S[1]),
	.cin(gnd),
	.combout(\C1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Equal0~0 .lut_mask = 16'h00AA;
defparam \C1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \Adress[0]~input (
	.i(Adress[0]),
	.ibar(gnd),
	.o(\Adress[0]~input_o ));
// synopsys translate_off
defparam \Adress[0]~input .bus_hold = "false";
defparam \Adress[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \O1|Mux3~0 (
// Equation(s):
// \O1|Mux3~0_combout  = (State_S[1] & ((State_S[0] & (\C1|R1|rand_temp [0])) # (!State_S[0] & ((\Adress[0]~input_o ))))) # (!State_S[1] & (((\Adress[0]~input_o ))))

	.dataa(\C1|R1|rand_temp [0]),
	.datab(\Adress[0]~input_o ),
	.datac(State_S[1]),
	.datad(State_S[0]),
	.cin(gnd),
	.combout(\O1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \O1|Mux3~0 .lut_mask = 16'hACCC;
defparam \O1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \O1|Corrige[0] (
	.clk(\clk~input_o ),
	.d(\O1|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\O1|Corrige [0]),
	.prn(vcc));
// synopsys translate_off
defparam \O1|Corrige[0] .is_wysiwyg = "true";
defparam \O1|Corrige[0] .power_up = "low";
// synopsys translate_on

dffeas \O1|result[0] (
	.clk(\clk~input_o ),
	.d(\O1|Corrige [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\O1|result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \O1|result[0] .is_wysiwyg = "true";
defparam \O1|result[0] .power_up = "low";
// synopsys translate_on

dffeas \C1|R1|rand_temp[2] (
	.clk(\clk~input_o ),
	.d(\C1|R1|rand_temp [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|R1|rand_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|R1|rand_temp[2] .is_wysiwyg = "true";
defparam \C1|R1|rand_temp[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Corrige[2]~0 (
// Equation(s):
// \C1|Corrige[2]~0_combout  = (\C1|Mux15~0_combout  & ((State_S[0] & ((!State_S[1]))) # (!State_S[0] & (!\O1|result [1] & State_S[1]))))

	.dataa(\C1|Mux15~0_combout ),
	.datab(State_S[0]),
	.datac(\O1|result [1]),
	.datad(State_S[1]),
	.cin(gnd),
	.combout(\C1|Corrige[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Corrige[2]~0 .lut_mask = 16'h0288;
defparam \C1|Corrige[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Corrige[2]~1 (
// Equation(s):
// \C1|Corrige[2]~1_combout  = (\C1|Corrige[2]~0_combout  & (((\C1|R1|rand_temp [2] & !\C1|Equal0~0_combout )))) # (!\C1|Corrige[2]~0_combout  & (\C1|Corrige [2]))

	.dataa(\C1|Corrige [2]),
	.datab(\C1|R1|rand_temp [2]),
	.datac(\C1|Corrige[2]~0_combout ),
	.datad(\C1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\C1|Corrige[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Corrige[2]~1 .lut_mask = 16'h0ACA;
defparam \C1|Corrige[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|Corrige[2] (
	.clk(\clk~input_o ),
	.d(\C1|Corrige[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Corrige [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Corrige[2] .is_wysiwyg = "true";
defparam \C1|Corrige[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[2]~8 (
// Equation(s):
// \C1|Final_Pos[2]~8_combout  = (\C1|Final_Pos[2]~7_combout ) # ((\C1|Equal0~0_combout  & (\O1|result [0] $ (\C1|Corrige [2]))))

	.dataa(\C1|Final_Pos[2]~7_combout ),
	.datab(\C1|Equal0~0_combout ),
	.datac(\O1|result [0]),
	.datad(\C1|Corrige [2]),
	.cin(gnd),
	.combout(\C1|Final_Pos[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[2]~8 .lut_mask = 16'hAEEA;
defparam \C1|Final_Pos[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[2]~9 (
// Equation(s):
// \C1|Final_Pos[2]~9_combout  = (State_S[1] & ((\O1|result [1]) # (State_S[0]))) # (!State_S[1] & ((!State_S[0])))

	.dataa(State_S[1]),
	.datab(\O1|result [1]),
	.datac(gnd),
	.datad(State_S[0]),
	.cin(gnd),
	.combout(\C1|Final_Pos[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[2]~9 .lut_mask = 16'hAADD;
defparam \C1|Final_Pos[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[2]~10 (
// Equation(s):
// \C1|Final_Pos[2]~10_combout  = (\C1|Mux15~0_combout  & ((\C1|Final_Pos[2]~8_combout ) # ((\C1|Final_Pos [2] & \C1|Final_Pos[2]~9_combout )))) # (!\C1|Mux15~0_combout  & (\C1|Final_Pos [2]))

	.dataa(\C1|Final_Pos [2]),
	.datab(\C1|Final_Pos[2]~8_combout ),
	.datac(\C1|Mux15~0_combout ),
	.datad(\C1|Final_Pos[2]~9_combout ),
	.cin(gnd),
	.combout(\C1|Final_Pos[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[2]~10 .lut_mask = 16'hEACA;
defparam \C1|Final_Pos[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|Final_Pos[2] (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Final_Pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Final_Pos[2] .is_wysiwyg = "true";
defparam \C1|Final_Pos[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos_out~2 (
// Equation(s):
// \C1|Final_Pos_out~2_combout  = (\O1|result [2] & ((\C1|Final_Pos [2]) # (State_S[1] $ (!State_S[0])))) # (!\O1|result [2] & (\C1|Final_Pos [2] & (State_S[1] $ (State_S[0]))))

	.dataa(\O1|result [2]),
	.datab(\C1|Final_Pos [2]),
	.datac(State_S[1]),
	.datad(State_S[0]),
	.cin(gnd),
	.combout(\C1|Final_Pos_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos_out~2 .lut_mask = 16'hACCA;
defparam \C1|Final_Pos_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|Final_Pos_out[2] (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Final_Pos_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Final_Pos_out[2] .is_wysiwyg = "true";
defparam \C1|Final_Pos_out[2] .power_up = "low";
// synopsys translate_on

dffeas \OUT_Cache_Position[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos_out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Position[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Position[2]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Position[2]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[3]~12 (
// Equation(s):
// \C1|Final_Pos[3]~12_combout  = (\O1|result [0] & ((\C1|Equal0~0_combout  & (\C1|Corrige [2])) # (!\C1|Equal0~0_combout  & ((\C1|Mux15~0_combout )))))

	.dataa(\C1|Equal0~0_combout ),
	.datab(\O1|result [0]),
	.datac(\C1|Corrige [2]),
	.datad(\C1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\C1|Final_Pos[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[3]~12 .lut_mask = 16'hC480;
defparam \C1|Final_Pos[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[3]~11 (
// Equation(s):
// \C1|Final_Pos[3]~11_combout  = (\O1|result [2]) # (\O1|result [3])

	.dataa(\O1|result [2]),
	.datab(\O1|result [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1|Final_Pos[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[3]~11 .lut_mask = 16'hEEEE;
defparam \C1|Final_Pos[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[3]~16 (
// Equation(s):
// \C1|Final_Pos[3]~16_combout  = (\O1|result [1] & (State_S[0] & (!State_S[1]))) # (!\O1|result [1] & (\C1|Final_Pos[3]~11_combout  & ((State_S[1]) # (!State_S[0]))))

	.dataa(State_S[0]),
	.datab(State_S[1]),
	.datac(\O1|result [1]),
	.datad(\C1|Final_Pos[3]~11_combout ),
	.cin(gnd),
	.combout(\C1|Final_Pos[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[3]~16 .lut_mask = 16'h2D20;
defparam \C1|Final_Pos[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[3]~13 (
// Equation(s):
// \C1|Final_Pos[3]~13_combout  = (\O1|result [1] & ((\C1|Final_Pos[3]~16_combout  & ((!\C1|Final_Pos[3]~12_combout ))) # (!\C1|Final_Pos[3]~16_combout  & (\C1|Final_Pos [3])))) # (!\O1|result [1] & ((\C1|Final_Pos[3]~12_combout ) # ((\C1|Final_Pos [3] & 
// \C1|Final_Pos[3]~16_combout ))))

	.dataa(\C1|Final_Pos [3]),
	.datab(\C1|Final_Pos[3]~12_combout ),
	.datac(\O1|result [1]),
	.datad(\C1|Final_Pos[3]~16_combout ),
	.cin(gnd),
	.combout(\C1|Final_Pos[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[3]~13 .lut_mask = 16'h3EAC;
defparam \C1|Final_Pos[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos[3]~14 (
// Equation(s):
// \C1|Final_Pos[3]~14_combout  = (\C1|Final_Pos[3]~15_combout  & ((\C1|Final_Pos[3]~13_combout ))) # (!\C1|Final_Pos[3]~15_combout  & (\C1|Final_Pos [3]))

	.dataa(\C1|Final_Pos[3]~15_combout ),
	.datab(\C1|Final_Pos [3]),
	.datac(\C1|Final_Pos[3]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1|Final_Pos[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos[3]~14 .lut_mask = 16'hE4E4;
defparam \C1|Final_Pos[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|Final_Pos[3] (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Final_Pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Final_Pos[3] .is_wysiwyg = "true";
defparam \C1|Final_Pos[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \C1|Final_Pos_out~3 (
// Equation(s):
// \C1|Final_Pos_out~3_combout  = (\O1|result [3] & ((\C1|Final_Pos [3]) # (State_S[1] $ (!State_S[0])))) # (!\O1|result [3] & (\C1|Final_Pos [3] & (State_S[1] $ (State_S[0]))))

	.dataa(\O1|result [3]),
	.datab(\C1|Final_Pos [3]),
	.datac(State_S[1]),
	.datad(State_S[0]),
	.cin(gnd),
	.combout(\C1|Final_Pos_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Final_Pos_out~3 .lut_mask = 16'hACCA;
defparam \C1|Final_Pos_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \C1|Final_Pos_out[3] (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|Final_Pos_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|Final_Pos_out[3] .is_wysiwyg = "true";
defparam \C1|Final_Pos_out[3] .power_up = "low";
// synopsys translate_on

dffeas \OUT_Cache_Position[3]~reg0 (
	.clk(\clk~input_o ),
	.d(\C1|Final_Pos_out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Position[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Position[3]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Position[3]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Adress[4]~input (
	.i(Adress[4]),
	.ibar(gnd),
	.o(\Adress[4]~input_o ));
// synopsys translate_off
defparam \Adress[4]~input .bus_hold = "false";
defparam \Adress[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[0]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[0]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 32'h00000002;
// synopsys translate_on

dffeas \OUT_Cache_Value[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[1]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[1]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 32'h00000004;
// synopsys translate_on

dffeas \OUT_Cache_Value[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[2]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[2]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 32'h00000008;
// synopsys translate_on

dffeas \OUT_Cache_Value[3]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[3]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[3]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 32'h00000010;
// synopsys translate_on

dffeas \OUT_Cache_Value[4]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[4]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[4]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 32'h00000020;
// synopsys translate_on

dffeas \OUT_Cache_Value[5]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[5]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[5]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 32'h00000040;
// synopsys translate_on

dffeas \OUT_Cache_Value[6]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[6]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[6]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 32'h00000080;
// synopsys translate_on

dffeas \OUT_Cache_Value[7]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[7]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[7]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 32'h00000100;
// synopsys translate_on

dffeas \OUT_Cache_Value[8]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[8]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[8]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 32'h00000200;
// synopsys translate_on

dffeas \OUT_Cache_Value[9]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[9]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[9]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 32'h00000400;
// synopsys translate_on

dffeas \OUT_Cache_Value[10]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[10]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[10]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 32'h00000800;
// synopsys translate_on

dffeas \OUT_Cache_Value[11]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[11]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[11]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 32'h00001000;
// synopsys translate_on

dffeas \OUT_Cache_Value[12]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[12]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[12]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 32'h00002000;
// synopsys translate_on

dffeas \OUT_Cache_Value[13]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[13]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[13]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 32'h00004000;
// synopsys translate_on

dffeas \OUT_Cache_Value[14]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[14]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[14]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 32'h00008000;
// synopsys translate_on

dffeas \OUT_Cache_Value[15]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[15]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[15]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 32'h00010000;
// synopsys translate_on

dffeas \OUT_Cache_Value[16]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[16]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[16]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 32'h00020000;
// synopsys translate_on

dffeas \OUT_Cache_Value[17]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[17]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[17]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 32'h00040000;
// synopsys translate_on

dffeas \OUT_Cache_Value[18]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[18]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[18]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 32'h00080000;
// synopsys translate_on

dffeas \OUT_Cache_Value[19]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[19]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[19]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 32'h00100000;
// synopsys translate_on

dffeas \OUT_Cache_Value[20]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[20]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[20]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 32'h00200000;
// synopsys translate_on

dffeas \OUT_Cache_Value[21]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[21]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[21]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 32'h00400000;
// synopsys translate_on

dffeas \OUT_Cache_Value[22]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[22]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[22]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 32'h00800000;
// synopsys translate_on

dffeas \OUT_Cache_Value[23]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[23]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[23]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 32'h01000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[24]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[24]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[24]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 32'h02000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[25]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[25]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[25]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 32'h04000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[26]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[26]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[26]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 32'h08000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[27]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[27]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[27]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 32'h10000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[28]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[28]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[28]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 32'h20000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[29]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[29]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[29]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 32'h40000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[30]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[30]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[30]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \R1|Ram0_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\Adress[4]~input_o ,\Adress[3]~input_o ,\Adress[2]~input_o ,\Adress[1]~input_o ,\Adress[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\R1|Ram0_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Main.rom0_Registers_85ae553e.hdl.mif";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "Registers:R1|altsyncram:Ram0_rtl_0|altsyncram_or61:auto_generated|ALTSYNCRAM";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \R1|Ram0_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 32'h80000000;
// synopsys translate_on

dffeas \OUT_Cache_Value[31]~reg0 (
	.clk(\clk~input_o ),
	.d(\R1|Ram0_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Cache_Value[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Cache_Value[31]~reg0 .is_wysiwyg = "true";
defparam \OUT_Cache_Value[31]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \OUT_Block_Selector[0]~0 (
// Equation(s):
// \OUT_Block_Selector[0]~0_combout  = (!\reset~input_o  & \State.Dm~q )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\State.Dm~q ),
	.cin(gnd),
	.combout(\OUT_Block_Selector[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUT_Block_Selector[0]~0 .lut_mask = 16'h5500;
defparam \OUT_Block_Selector[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \OUT_Block_Selector[0]~reg0 (
	.clk(\clk~input_o ),
	.d(\O1|result [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUT_Block_Selector[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Block_Selector[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Block_Selector[0]~reg0 .is_wysiwyg = "true";
defparam \OUT_Block_Selector[0]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \OUT_Block_Selector[1]~reg0 (
	.clk(\clk~input_o ),
	.d(\O1|result [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUT_Block_Selector[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Block_Selector[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Block_Selector[1]~reg0 .is_wysiwyg = "true";
defparam \OUT_Block_Selector[1]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \OUT_Block_Selector[2]~reg0 (
	.clk(\clk~input_o ),
	.d(\O1|result [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUT_Block_Selector[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Block_Selector[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Block_Selector[2]~reg0 .is_wysiwyg = "true";
defparam \OUT_Block_Selector[2]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \OUT_Block_Selector[3]~reg0 (
	.clk(\clk~input_o ),
	.d(\O1|result [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUT_Block_Selector[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT_Block_Selector[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUT_Block_Selector[3]~reg0 .is_wysiwyg = "true";
defparam \OUT_Block_Selector[3]~reg0 .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \Miss_Ratio[0]~input (
	.i(Miss_Ratio[0]),
	.ibar(gnd),
	.o(\Miss_Ratio[0]~input_o ));
// synopsys translate_off
defparam \Miss_Ratio[0]~input .bus_hold = "false";
defparam \Miss_Ratio[0]~input .simulate_z_as = "z";
// synopsys translate_on

assign Actual_State[0] = \Actual_State[0]~output_o ;

assign Actual_State[1] = \Actual_State[1]~output_o ;

assign OUT_Cache_Position[0] = \OUT_Cache_Position[0]~output_o ;

assign OUT_Cache_Position[1] = \OUT_Cache_Position[1]~output_o ;

assign OUT_Cache_Position[2] = \OUT_Cache_Position[2]~output_o ;

assign OUT_Cache_Position[3] = \OUT_Cache_Position[3]~output_o ;

assign OUT_Cache_Value[0] = \OUT_Cache_Value[0]~output_o ;

assign OUT_Cache_Value[1] = \OUT_Cache_Value[1]~output_o ;

assign OUT_Cache_Value[2] = \OUT_Cache_Value[2]~output_o ;

assign OUT_Cache_Value[3] = \OUT_Cache_Value[3]~output_o ;

assign OUT_Cache_Value[4] = \OUT_Cache_Value[4]~output_o ;

assign OUT_Cache_Value[5] = \OUT_Cache_Value[5]~output_o ;

assign OUT_Cache_Value[6] = \OUT_Cache_Value[6]~output_o ;

assign OUT_Cache_Value[7] = \OUT_Cache_Value[7]~output_o ;

assign OUT_Cache_Value[8] = \OUT_Cache_Value[8]~output_o ;

assign OUT_Cache_Value[9] = \OUT_Cache_Value[9]~output_o ;

assign OUT_Cache_Value[10] = \OUT_Cache_Value[10]~output_o ;

assign OUT_Cache_Value[11] = \OUT_Cache_Value[11]~output_o ;

assign OUT_Cache_Value[12] = \OUT_Cache_Value[12]~output_o ;

assign OUT_Cache_Value[13] = \OUT_Cache_Value[13]~output_o ;

assign OUT_Cache_Value[14] = \OUT_Cache_Value[14]~output_o ;

assign OUT_Cache_Value[15] = \OUT_Cache_Value[15]~output_o ;

assign OUT_Cache_Value[16] = \OUT_Cache_Value[16]~output_o ;

assign OUT_Cache_Value[17] = \OUT_Cache_Value[17]~output_o ;

assign OUT_Cache_Value[18] = \OUT_Cache_Value[18]~output_o ;

assign OUT_Cache_Value[19] = \OUT_Cache_Value[19]~output_o ;

assign OUT_Cache_Value[20] = \OUT_Cache_Value[20]~output_o ;

assign OUT_Cache_Value[21] = \OUT_Cache_Value[21]~output_o ;

assign OUT_Cache_Value[22] = \OUT_Cache_Value[22]~output_o ;

assign OUT_Cache_Value[23] = \OUT_Cache_Value[23]~output_o ;

assign OUT_Cache_Value[24] = \OUT_Cache_Value[24]~output_o ;

assign OUT_Cache_Value[25] = \OUT_Cache_Value[25]~output_o ;

assign OUT_Cache_Value[26] = \OUT_Cache_Value[26]~output_o ;

assign OUT_Cache_Value[27] = \OUT_Cache_Value[27]~output_o ;

assign OUT_Cache_Value[28] = \OUT_Cache_Value[28]~output_o ;

assign OUT_Cache_Value[29] = \OUT_Cache_Value[29]~output_o ;

assign OUT_Cache_Value[30] = \OUT_Cache_Value[30]~output_o ;

assign OUT_Cache_Value[31] = \OUT_Cache_Value[31]~output_o ;

assign OUT_Block_Selector[0] = \OUT_Block_Selector[0]~output_o ;

assign OUT_Block_Selector[1] = \OUT_Block_Selector[1]~output_o ;

assign OUT_Block_Selector[2] = \OUT_Block_Selector[2]~output_o ;

assign OUT_Block_Selector[3] = \OUT_Block_Selector[3]~output_o ;

endmodule
