// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

/* This file is part of the dynarmic project.
 * Copyright (c) 2018 MerryMage
 * SPDX-License-Identifier: 0BSD
 */

#pragma once

#include <array>
#include <atomic>
#include <cstddef>
#include <cstdint>
#include <cstring>
#include <boost/container/static_vector.hpp>

#include <dynarmic/common/spin_lock.h>

namespace Dynarmic {

using VAddr = std::uint64_t;
using Vector = std::array<std::uint64_t, 2>;

#if defined(__cpp_lib_atomic_ref)
template<typename T>
using AtomicRef = std::atomic_ref<T>;
#else
// The libc++ of Android NDK 28 has no std::atomic_ref.
template<typename T>
class AtomicRef {
public:
    explicit AtomicRef(T& obj) : ptr{&obj} {}

    T load(std::memory_order order) const {
        return __atomic_load_n(ptr, Builtin(order));
    }
    void store(T value, std::memory_order order) const {
        __atomic_store_n(ptr, value, Builtin(order));
    }
    bool compare_exchange_strong(T& expected, T desired, std::memory_order order) const {
        return __atomic_compare_exchange_n(ptr, &expected, desired, false, Builtin(order),
                                           Builtin(FailureOrder(order)));
    }

private:
    static constexpr std::memory_order FailureOrder(std::memory_order order) {
        switch (order) {
        case std::memory_order_acq_rel:
            return std::memory_order_acquire;
        case std::memory_order_release:
            return std::memory_order_relaxed;
        default:
            return order;
        }
    }
    static constexpr int Builtin(std::memory_order order) {
        switch (order) {
        case std::memory_order_relaxed:
            return __ATOMIC_RELAXED;
        case std::memory_order_consume:
            return __ATOMIC_CONSUME;
        case std::memory_order_acquire:
            return __ATOMIC_ACQUIRE;
        case std::memory_order_release:
            return __ATOMIC_RELEASE;
        case std::memory_order_acq_rel:
            return __ATOMIC_ACQ_REL;
        default:
            return __ATOMIC_SEQ_CST;
        }
    }

    T* ptr;
};
#endif

class ExclusiveMonitor {
public:
    /// @param processor_count Maximum number of processors using this global
    ///                        exclusive monitor. Each processor must have a
    ///                        unique id.
    explicit ExclusiveMonitor(size_t processor_count);

    size_t GetProcessorCount() const;

    /// Marks a region containing [address, address+size) to be exclusive to
    /// processor processor_id.
    template<typename T, typename Function>
    T ReadAndMark(size_t processor_id, VAddr address, Function op) {
        static_assert(std::is_trivially_copyable_v<T>);
        const VAddr masked_address = address & RESERVATION_GRANULE_MASK;

#ifdef ARCHITECTURE_arm64
        AtomicRef<VAddr>{reservations[processor_id].address}.store(masked_address, std::memory_order_release);
        const T value = op();
        std::memcpy(reservations[processor_id].value.data(), &value, sizeof(T));
#else
        Lock();
        reservations[processor_id].address = masked_address;
        const T value = op();
        std::memcpy(reservations[processor_id].value.data(), &value, sizeof(T));
        Unlock();
#endif
        return value;
    }

    /// Checks to see if processor processor_id has exclusive access to the
    /// specified region. If it does, executes the operation then clears
    /// the exclusive state for processors if their exclusive region(s)
    /// contain [address, address+size).
    template<typename T, typename Function>
        requires std::is_trivially_copyable_v<T>
    bool DoExclusiveOperation(size_t processor_id, VAddr address, Function op) {
        if (!CheckAndClear(processor_id, address)) {
            return false;
        }

        T saved_value;
        std::memcpy(&saved_value, reservations[processor_id].value.data(), sizeof(T));
        const bool result = op(saved_value);

#ifndef ARCHITECTURE_arm64
        Unlock();
#endif
        return result;
    }

    /// Unmark everything.
    void Clear();
    /// Unmark processor id
    void ClearProcessor(size_t processor_id);

private:
    bool CheckAndClear(size_t processor_id, VAddr address);

    void Lock();
    void Unlock();

    friend volatile int* GetExclusiveMonitorLockPointer(ExclusiveMonitor*);
    friend size_t GetExclusiveMonitorProcessorCount(ExclusiveMonitor*);
    friend VAddr* GetExclusiveMonitorAddressPointer(ExclusiveMonitor*, size_t index);
    friend Vector* GetExclusiveMonitorValuePointer(ExclusiveMonitor*, size_t index);

    static constexpr VAddr RESERVATION_GRANULE_MASK = 0xFFFF'FFFF'FFFF'FFFFull;
    static constexpr VAddr INVALID_EXCLUSIVE_ADDRESS = 0xDEAD'DEAD'DEAD'DEADull;
    static constexpr size_t MAX_NUM_CPU_CORES = 6; // Sync with src/core/hardware_properties
    /// A processor's reservation. Every exclusive load and store on that processor writes it, so
    /// each has its own cache line: packed together, all six shared one or two lines, which
    /// guest atomics on any two cores bounced between them.
    struct alignas(64) Reservation {
        VAddr address = INVALID_EXCLUSIVE_ADDRESS;
        Vector value{};
    };
    boost::container::static_vector<Reservation, MAX_NUM_CPU_CORES> reservations;
    SpinLock lock;
};

}  // namespace Dynarmic
