Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Mon Aug 24 15:34:37 2015
| Host             : MC32GBLNX running 64-bit CentOS release 6.7 (Final)
| Command          : report_power -file pcie_gen2x1_sub_sys_wrapper_power_routed.rpt -pb pcie_gen2x1_sub_sys_wrapper_power_summary_routed.pb
| Design           : pcie_gen2x1_sub_sys_wrapper
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.011 |
| Dynamic (W)              | 2.819 |
| Device Static (W)        | 0.193 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 79.7  |
| Junction Temperature (C) | 30.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.188 |       60 |       --- |             --- |
| Slice Logic              |     0.085 |    50277 |       --- |             --- |
|   LUT as Logic           |     0.071 |    16074 |    203800 |            7.89 |
|   LUT as Distributed RAM |     0.007 |     2748 |     64000 |            4.29 |
|   Register               |     0.004 |    21897 |    407600 |            5.37 |
|   CARRY4                 |     0.002 |      414 |     50950 |            0.81 |
|   F7/F8 Muxes            |    <0.001 |      634 |    203800 |            0.31 |
|   LUT as Shift Register  |    <0.001 |      909 |     64000 |            1.42 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1215 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       208 |            0.48 |
| Signals                  |     0.144 |    39464 |       --- |             --- |
| Block RAM                |     0.023 |       18 |       445 |            4.04 |
| MMCM                     |     0.226 |        3 |        10 |           30.00 |
| PLL                      |     0.132 |        1 |        10 |           10.00 |
| PCIE                     |     0.042 |        1 |         1 |          100.00 |
| I/O                      |     0.998 |      126 |       500 |           25.20 |
| GTX                      |     0.317 |        1 |        16 |            6.25 |
| PHASER                   |     0.661 |        3 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.193 |          |           |                 |
| Total                    |     3.011 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.788 |       0.703 |      0.085 |
| Vccaux    |       1.800 |     0.504 |       0.475 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.708 |       0.707 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.178 |       0.178 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.156 |       0.151 |      0.005 |
| MGTAVtt   |       1.200 |     0.113 |       0.108 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                                     | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0                                                                                                                                       | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                                                                                                                                                                          |             4.0 |
| clk_125mhz_x0y0                                                                                                                                           | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                                                                                                                                                                   |             8.0 |
| clk_250mhz_mux_x0y0                                                                                                                                       | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                                                                                                                                                                          |             4.0 |
| clk_250mhz_x0y0                                                                                                                                           | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                                                                                                                                                                   |             4.0 |
| clk_pll_i                                                                                                                                                 | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             5.0 |
| clk_ref_mmcm_400                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                              |             2.5 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                                                         | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                                                       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                                                                                                                                                                 |            60.0 |
| freq_refclk                                                                                                                                               | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_1                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_2                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_3                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_4                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_5                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_6                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_7                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| mem_refclk                                                                                                                                                | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.2 |
| mig_200Mhz_diff_clock_clk_p                                                                                                                               | mig_200Mhz_diff_clock_clk_p                                                                                                                                                                                                                                                |             5.0 |
| mmcm_clkfbout                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                 |             5.0 |
| mmcm_fb                                                                                                                                                   | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                                                                                                                      |            10.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            10.0 |
| oserdes_clk                                                                                                                                               | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_1                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_10                                                                                                                                            | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.2 |
| oserdes_clk_2                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clk_3                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.2 |
| oserdes_clk_4                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_5                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_6                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clk_7                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_8                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_9                                                                                                                                             | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clkdiv                                                                                                                                            | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_1                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_10                                                                                                                                         | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_2                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_3                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_4                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_5                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_6                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_7                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_8                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_9                                                                                                                                          | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                          | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out                                                                                                                                                              |            10.0 |
| pll_clk3_out                                                                                                                                              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             5.0 |
| pll_clkfbout                                                                                                                                              | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            20.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | pcie_gen2x1_sub_sys_i/mig_7series_0/u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| userclk1                                                                                                                                                  | pcie_gen2x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                                                                                                                     |            16.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| pcie_gen2x1_sub_sys_wrapper                                                      |     2.819 |
|   dbg_hub                                                                        |     0.002 |
|     inst                                                                         |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|         U_ICON_INTERFACE                                                         |     0.001 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst                                |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.rfwft                                                |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm                                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst                                |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm                                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                     |    <0.001 |
|   pcie_gen2x1_sub_sys_i                                                          |     2.805 |
|     axi_bram_ctrl_0                                                              |     0.005 |
|       U0                                                                         |     0.005 |
|         gext_inst.abcv4_0_ext_inst                                               |     0.005 |
|           GEN_AXI4.I_FULL_AXI                                                    |     0.005 |
|             I_RD_CHNL                                                            |     0.003 |
|               I_WRAP_BRST                                                        |    <0.001 |
|             I_WR_CHNL                                                            |     0.001 |
|               I_WRAP_BRST                                                        |    <0.001 |
|     axi_gpio_0                                                                   |    <0.001 |
|       U0                                                                         |    <0.001 |
|         AXI_LITE_IPIF_I                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|             I_DECODER                                                            |    <0.001 |
|         gpio_core_1                                                              |    <0.001 |
|     axi_interconnect_0                                                           |     0.052 |
|       m00_couplers                                                               |     0.036 |
|         auto_cc                                                                  |     0.030 |
|           inst                                                                   |     0.030 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                          |     0.030 |
|               inst_fifo_gen                                                      |     0.030 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                          |     0.002 |
|                   grf.rf                                                         |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_18_23                                       |    <0.001 |
|                         RAM_reg_0_15_24_29                                       |    <0.001 |
|                         RAM_reg_0_15_30_35                                       |    <0.001 |
|                         RAM_reg_0_15_36_41                                       |    <0.001 |
|                         RAM_reg_0_15_42_47                                       |    <0.001 |
|                         RAM_reg_0_15_48_53                                       |    <0.001 |
|                         RAM_reg_0_15_54_59                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                          |     0.011 |
|                   grf.rf                                                         |     0.011 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |     0.002 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |     0.002 |
|                     gntv_or_sync_fifo.mem                                        |     0.008 |
|                       gdm.dm                                                     |     0.007 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_102_107                                     |    <0.001 |
|                         RAM_reg_0_15_108_113                                     |    <0.001 |
|                         RAM_reg_0_15_114_119                                     |    <0.001 |
|                         RAM_reg_0_15_120_125                                     |    <0.001 |
|                         RAM_reg_0_15_126_131                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_132_137                                     |    <0.001 |
|                         RAM_reg_0_15_138_143                                     |    <0.001 |
|                         RAM_reg_0_15_144_149                                     |    <0.001 |
|                         RAM_reg_0_15_150_155                                     |    <0.001 |
|                         RAM_reg_0_15_156_161                                     |    <0.001 |
|                         RAM_reg_0_15_162_167                                     |    <0.001 |
|                         RAM_reg_0_15_168_173                                     |    <0.001 |
|                         RAM_reg_0_15_174_179                                     |    <0.001 |
|                         RAM_reg_0_15_180_185                                     |    <0.001 |
|                         RAM_reg_0_15_186_191                                     |    <0.001 |
|                         RAM_reg_0_15_18_23                                       |    <0.001 |
|                         RAM_reg_0_15_192_197                                     |    <0.001 |
|                         RAM_reg_0_15_198_203                                     |    <0.001 |
|                         RAM_reg_0_15_204_209                                     |    <0.001 |
|                         RAM_reg_0_15_210_215                                     |    <0.001 |
|                         RAM_reg_0_15_216_221                                     |    <0.001 |
|                         RAM_reg_0_15_222_227                                     |    <0.001 |
|                         RAM_reg_0_15_228_233                                     |    <0.001 |
|                         RAM_reg_0_15_234_239                                     |    <0.001 |
|                         RAM_reg_0_15_240_245                                     |    <0.001 |
|                         RAM_reg_0_15_246_251                                     |    <0.001 |
|                         RAM_reg_0_15_24_29                                       |    <0.001 |
|                         RAM_reg_0_15_252_257                                     |    <0.001 |
|                         RAM_reg_0_15_258_263                                     |    <0.001 |
|                         RAM_reg_0_15_264_269                                     |    <0.001 |
|                         RAM_reg_0_15_270_275                                     |    <0.001 |
|                         RAM_reg_0_15_276_281                                     |    <0.001 |
|                         RAM_reg_0_15_282_287                                     |    <0.001 |
|                         RAM_reg_0_15_288_293                                     |    <0.001 |
|                         RAM_reg_0_15_294_299                                     |    <0.001 |
|                         RAM_reg_0_15_300_305                                     |    <0.001 |
|                         RAM_reg_0_15_306_311                                     |    <0.001 |
|                         RAM_reg_0_15_30_35                                       |    <0.001 |
|                         RAM_reg_0_15_312_317                                     |    <0.001 |
|                         RAM_reg_0_15_318_323                                     |    <0.001 |
|                         RAM_reg_0_15_324_329                                     |    <0.001 |
|                         RAM_reg_0_15_330_335                                     |    <0.001 |
|                         RAM_reg_0_15_336_341                                     |    <0.001 |
|                         RAM_reg_0_15_342_347                                     |    <0.001 |
|                         RAM_reg_0_15_348_353                                     |    <0.001 |
|                         RAM_reg_0_15_354_359                                     |    <0.001 |
|                         RAM_reg_0_15_360_365                                     |    <0.001 |
|                         RAM_reg_0_15_366_371                                     |    <0.001 |
|                         RAM_reg_0_15_36_41                                       |    <0.001 |
|                         RAM_reg_0_15_372_377                                     |    <0.001 |
|                         RAM_reg_0_15_378_383                                     |    <0.001 |
|                         RAM_reg_0_15_384_389                                     |    <0.001 |
|                         RAM_reg_0_15_390_395                                     |    <0.001 |
|                         RAM_reg_0_15_396_401                                     |    <0.001 |
|                         RAM_reg_0_15_402_407                                     |    <0.001 |
|                         RAM_reg_0_15_408_413                                     |    <0.001 |
|                         RAM_reg_0_15_414_419                                     |    <0.001 |
|                         RAM_reg_0_15_420_425                                     |    <0.001 |
|                         RAM_reg_0_15_426_431                                     |    <0.001 |
|                         RAM_reg_0_15_42_47                                       |    <0.001 |
|                         RAM_reg_0_15_432_437                                     |    <0.001 |
|                         RAM_reg_0_15_438_443                                     |    <0.001 |
|                         RAM_reg_0_15_444_449                                     |    <0.001 |
|                         RAM_reg_0_15_450_455                                     |    <0.001 |
|                         RAM_reg_0_15_456_461                                     |    <0.001 |
|                         RAM_reg_0_15_462_467                                     |    <0.001 |
|                         RAM_reg_0_15_468_473                                     |    <0.001 |
|                         RAM_reg_0_15_474_479                                     |    <0.001 |
|                         RAM_reg_0_15_480_485                                     |    <0.001 |
|                         RAM_reg_0_15_486_491                                     |    <0.001 |
|                         RAM_reg_0_15_48_53                                       |    <0.001 |
|                         RAM_reg_0_15_492_497                                     |    <0.001 |
|                         RAM_reg_0_15_498_503                                     |    <0.001 |
|                         RAM_reg_0_15_504_509                                     |    <0.001 |
|                         RAM_reg_0_15_510_515                                     |    <0.001 |
|                         RAM_reg_0_15_54_59                                       |    <0.001 |
|                         RAM_reg_0_15_60_65                                       |    <0.001 |
|                         RAM_reg_0_15_66_71                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                         RAM_reg_0_15_72_77                                       |    <0.001 |
|                         RAM_reg_0_15_78_83                                       |    <0.001 |
|                         RAM_reg_0_15_84_89                                       |    <0.001 |
|                         RAM_reg_0_15_90_95                                       |    <0.001 |
|                         RAM_reg_0_15_96_101                                      |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                         |     0.002 |
|                   grf.rf                                                         |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_18_23                                       |    <0.001 |
|                         RAM_reg_0_15_24_29                                       |    <0.001 |
|                         RAM_reg_0_15_30_35                                       |    <0.001 |
|                         RAM_reg_0_15_36_41                                       |    <0.001 |
|                         RAM_reg_0_15_42_47                                       |    <0.001 |
|                         RAM_reg_0_15_48_53                                       |    <0.001 |
|                         RAM_reg_0_15_54_59                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                         |     0.015 |
|                   grf.rf                                                         |     0.015 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |     0.004 |
|                       gr1.rfwft                                                  |     0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |     0.003 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |     0.010 |
|                       gdm.dm                                                     |     0.006 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_102_107                                     |    <0.001 |
|                         RAM_reg_0_15_108_113                                     |    <0.001 |
|                         RAM_reg_0_15_114_119                                     |    <0.001 |
|                         RAM_reg_0_15_120_125                                     |    <0.001 |
|                         RAM_reg_0_15_126_131                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_132_137                                     |    <0.001 |
|                         RAM_reg_0_15_138_143                                     |    <0.001 |
|                         RAM_reg_0_15_144_149                                     |    <0.001 |
|                         RAM_reg_0_15_150_155                                     |    <0.001 |
|                         RAM_reg_0_15_156_161                                     |    <0.001 |
|                         RAM_reg_0_15_162_167                                     |    <0.001 |
|                         RAM_reg_0_15_168_173                                     |    <0.001 |
|                         RAM_reg_0_15_174_179                                     |    <0.001 |
|                         RAM_reg_0_15_180_185                                     |    <0.001 |
|                         RAM_reg_0_15_186_191                                     |    <0.001 |
|                         RAM_reg_0_15_18_23                                       |    <0.001 |
|                         RAM_reg_0_15_192_197                                     |    <0.001 |
|                         RAM_reg_0_15_198_203                                     |    <0.001 |
|                         RAM_reg_0_15_204_209                                     |    <0.001 |
|                         RAM_reg_0_15_210_215                                     |    <0.001 |
|                         RAM_reg_0_15_216_221                                     |    <0.001 |
|                         RAM_reg_0_15_222_227                                     |    <0.001 |
|                         RAM_reg_0_15_228_233                                     |    <0.001 |
|                         RAM_reg_0_15_234_239                                     |    <0.001 |
|                         RAM_reg_0_15_240_245                                     |    <0.001 |
|                         RAM_reg_0_15_246_251                                     |    <0.001 |
|                         RAM_reg_0_15_24_29                                       |    <0.001 |
|                         RAM_reg_0_15_252_257                                     |    <0.001 |
|                         RAM_reg_0_15_258_263                                     |    <0.001 |
|                         RAM_reg_0_15_264_269                                     |    <0.001 |
|                         RAM_reg_0_15_270_275                                     |    <0.001 |
|                         RAM_reg_0_15_276_281                                     |    <0.001 |
|                         RAM_reg_0_15_282_287                                     |    <0.001 |
|                         RAM_reg_0_15_288_293                                     |    <0.001 |
|                         RAM_reg_0_15_294_299                                     |    <0.001 |
|                         RAM_reg_0_15_300_305                                     |    <0.001 |
|                         RAM_reg_0_15_306_311                                     |    <0.001 |
|                         RAM_reg_0_15_30_35                                       |    <0.001 |
|                         RAM_reg_0_15_312_317                                     |    <0.001 |
|                         RAM_reg_0_15_318_323                                     |    <0.001 |
|                         RAM_reg_0_15_324_329                                     |    <0.001 |
|                         RAM_reg_0_15_330_335                                     |    <0.001 |
|                         RAM_reg_0_15_336_341                                     |    <0.001 |
|                         RAM_reg_0_15_342_347                                     |    <0.001 |
|                         RAM_reg_0_15_348_353                                     |    <0.001 |
|                         RAM_reg_0_15_354_359                                     |    <0.001 |
|                         RAM_reg_0_15_360_365                                     |    <0.001 |
|                         RAM_reg_0_15_366_371                                     |    <0.001 |
|                         RAM_reg_0_15_36_41                                       |    <0.001 |
|                         RAM_reg_0_15_372_377                                     |    <0.001 |
|                         RAM_reg_0_15_378_383                                     |    <0.001 |
|                         RAM_reg_0_15_384_389                                     |    <0.001 |
|                         RAM_reg_0_15_390_395                                     |    <0.001 |
|                         RAM_reg_0_15_396_401                                     |    <0.001 |
|                         RAM_reg_0_15_402_407                                     |    <0.001 |
|                         RAM_reg_0_15_408_413                                     |    <0.001 |
|                         RAM_reg_0_15_414_419                                     |    <0.001 |
|                         RAM_reg_0_15_420_425                                     |    <0.001 |
|                         RAM_reg_0_15_426_431                                     |    <0.001 |
|                         RAM_reg_0_15_42_47                                       |    <0.001 |
|                         RAM_reg_0_15_432_437                                     |    <0.001 |
|                         RAM_reg_0_15_438_443                                     |    <0.001 |
|                         RAM_reg_0_15_444_449                                     |    <0.001 |
|                         RAM_reg_0_15_450_455                                     |    <0.001 |
|                         RAM_reg_0_15_456_461                                     |    <0.001 |
|                         RAM_reg_0_15_462_467                                     |    <0.001 |
|                         RAM_reg_0_15_468_473                                     |    <0.001 |
|                         RAM_reg_0_15_474_479                                     |    <0.001 |
|                         RAM_reg_0_15_480_485                                     |    <0.001 |
|                         RAM_reg_0_15_486_491                                     |    <0.001 |
|                         RAM_reg_0_15_48_53                                       |    <0.001 |
|                         RAM_reg_0_15_492_497                                     |    <0.001 |
|                         RAM_reg_0_15_498_503                                     |    <0.001 |
|                         RAM_reg_0_15_504_509                                     |    <0.001 |
|                         RAM_reg_0_15_510_515                                     |    <0.001 |
|                         RAM_reg_0_15_516_521                                     |    <0.001 |
|                         RAM_reg_0_15_522_527                                     |    <0.001 |
|                         RAM_reg_0_15_528_533                                     |    <0.001 |
|                         RAM_reg_0_15_534_539                                     |    <0.001 |
|                         RAM_reg_0_15_540_545                                     |    <0.001 |
|                         RAM_reg_0_15_546_551                                     |    <0.001 |
|                         RAM_reg_0_15_54_59                                       |    <0.001 |
|                         RAM_reg_0_15_552_557                                     |    <0.001 |
|                         RAM_reg_0_15_558_563                                     |    <0.001 |
|                         RAM_reg_0_15_564_569                                     |    <0.001 |
|                         RAM_reg_0_15_570_575                                     |    <0.001 |
|                         RAM_reg_0_15_576_576                                     |    <0.001 |
|                         RAM_reg_0_15_60_65                                       |    <0.001 |
|                         RAM_reg_0_15_66_71                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                         RAM_reg_0_15_72_77                                       |    <0.001 |
|                         RAM_reg_0_15_78_83                                       |    <0.001 |
|                         RAM_reg_0_15_84_89                                       |    <0.001 |
|                         RAM_reg_0_15_90_95                                       |    <0.001 |
|                         RAM_reg_0_15_96_101                                      |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                         |     0.001 |
|                   grf.rf                                                         |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_2                                         |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|         auto_pc                                                                  |     0.000 |
|         auto_us                                                                  |     0.006 |
|           inst                                                                   |     0.006 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                        |     0.006 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst             |     0.002 |
|                 r_pipe                                                           |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                     |     0.001 |
|               USE_READ.read_addr_inst                                            |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                          |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                   |     0.002 |
|               USE_WRITE.write_addr_inst                                          |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                          |    <0.001 |
|               si_register_slice_inst                                             |    <0.001 |
|                 ar_pipe                                                          |    <0.001 |
|                 aw_pipe                                                          |    <0.001 |
|       m01_couplers                                                               |     0.006 |
|         auto_cc                                                                  |     0.005 |
|           inst                                                                   |     0.005 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                          |     0.005 |
|               inst_fifo_gen                                                      |     0.005 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                          |    <0.001 |
|                   grf.rf                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                          |     0.002 |
|                   grf.rf                                                         |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_18_23                                       |    <0.001 |
|                         RAM_reg_0_15_24_29                                       |    <0.001 |
|                         RAM_reg_0_15_30_35                                       |    <0.001 |
|                         RAM_reg_0_15_36_41                                       |    <0.001 |
|                         RAM_reg_0_15_42_47                                       |    <0.001 |
|                         RAM_reg_0_15_48_53                                       |    <0.001 |
|                         RAM_reg_0_15_54_59                                       |    <0.001 |
|                         RAM_reg_0_15_60_65                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                         |    <0.001 |
|                   grf.rf                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                         |     0.001 |
|                   grf.rf                                                         |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_30_35                                       |    <0.001 |
|                         RAM_reg_0_15_36_41                                       |    <0.001 |
|                         RAM_reg_0_15_42_47                                       |    <0.001 |
|                         RAM_reg_0_15_60_65                                       |    <0.001 |
|                         RAM_reg_0_15_66_71                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                         |    <0.001 |
|                   grf.rf                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_0                                         |    <0.001 |
|                         RAM_reg_0_15_1_1                                         |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|         auto_ds                                                                  |    <0.001 |
|           inst                                                                   |    <0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                 |    <0.001 |
|       m02_couplers                                                               |     0.008 |
|         auto_cc                                                                  |     0.007 |
|           inst                                                                   |     0.007 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                          |     0.007 |
|               inst_fifo_gen                                                      |     0.007 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                          |    <0.001 |
|                   grf.rf                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                          |     0.002 |
|                   grf.rf                                                         |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |     0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_18_23                                       |    <0.001 |
|                         RAM_reg_0_15_24_29                                       |    <0.001 |
|                         RAM_reg_0_15_30_35                                       |    <0.001 |
|                         RAM_reg_0_15_36_41                                       |    <0.001 |
|                         RAM_reg_0_15_42_47                                       |    <0.001 |
|                         RAM_reg_0_15_48_53                                       |    <0.001 |
|                         RAM_reg_0_15_54_59                                       |    <0.001 |
|                         RAM_reg_0_15_60_65                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                         |    <0.001 |
|                   grf.rf                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                         |     0.002 |
|                   grf.rf                                                         |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |     0.002 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_5                                         |    <0.001 |
|                         RAM_reg_0_15_12_17                                       |    <0.001 |
|                         RAM_reg_0_15_18_23                                       |    <0.001 |
|                         RAM_reg_0_15_24_29                                       |    <0.001 |
|                         RAM_reg_0_15_30_35                                       |    <0.001 |
|                         RAM_reg_0_15_36_41                                       |    <0.001 |
|                         RAM_reg_0_15_42_47                                       |    <0.001 |
|                         RAM_reg_0_15_48_53                                       |    <0.001 |
|                         RAM_reg_0_15_54_59                                       |    <0.001 |
|                         RAM_reg_0_15_60_65                                       |    <0.001 |
|                         RAM_reg_0_15_66_71                                       |    <0.001 |
|                         RAM_reg_0_15_6_11                                        |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                         |    <0.001 |
|                   grf.rf                                                         |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                 |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                       gr1.rfwft                                                  |    <0.001 |
|                       gras.rsts                                                  |    <0.001 |
|                       rpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                       gwas.wsts                                                  |    <0.001 |
|                       wpntr                                                      |    <0.001 |
|                     gntv_or_sync_fifo.mem                                        |    <0.001 |
|                       gdm.dm                                                     |    <0.001 |
|                         RAM_reg_0_15_0_0                                         |    <0.001 |
|                         RAM_reg_0_15_1_1                                         |    <0.001 |
|                     rstblk                                                       |    <0.001 |
|         auto_ds                                                                  |     0.001 |
|           inst                                                                   |     0.001 |
|             gen_downsizer.gen_lite_downsizer.lite_downsizer_inst                 |     0.001 |
|         auto_pc                                                                  |     0.000 |
|       s00_couplers                                                               |     0.001 |
|         auto_rs                                                                  |    <0.001 |
|           inst                                                                   |    <0.001 |
|             ar_pipe                                                              |    <0.001 |
|             aw_pipe                                                              |    <0.001 |
|             b_pipe                                                               |    <0.001 |
|             r_pipe                                                               |    <0.001 |
|             w_pipe                                                               |    <0.001 |
|         auto_rs_w                                                                |    <0.001 |
|           inst                                                                   |    <0.001 |
|             ar_pipe                                                              |    <0.001 |
|             aw_pipe                                                              |    <0.001 |
|             b_pipe                                                               |    <0.001 |
|             r_pipe                                                               |    <0.001 |
|             w_pipe                                                               |    <0.001 |
|         auto_us                                                                  |    <0.001 |
|           inst                                                                   |    <0.001 |
|             gen_upsizer.gen_lite_upsizer.lite_upsizer_inst                       |    <0.001 |
|       xbar                                                                       |    <0.001 |
|         inst                                                                     |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                               |    <0.001 |
|             addr_arbiter_inst                                                    |    <0.001 |
|             gen_decerr.decerr_slave_inst                                         |    <0.001 |
|             reg_slice_r                                                          |    <0.001 |
|             splitter_ar                                                          |    <0.001 |
|             splitter_aw                                                          |    <0.001 |
|     blk_mem_gen_0                                                                |     0.006 |
|       U0                                                                         |     0.006 |
|         inst_blk_mem_gen                                                         |     0.006 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                         |     0.006 |
|             valid.cstr                                                           |     0.006 |
|               ramloop[0].ram.r                                                   |     0.001 |
|                 prim_noinit.ram                                                  |     0.001 |
|               ramloop[1].ram.r                                                   |     0.001 |
|                 prim_noinit.ram                                                  |     0.001 |
|               ramloop[2].ram.r                                                   |     0.001 |
|                 prim_noinit.ram                                                  |     0.001 |
|               ramloop[3].ram.r                                                   |     0.001 |
|                 prim_noinit.ram                                                  |     0.001 |
|     mig_7series_0                                                                |     2.240 |
|       u_pcie_gen2x1_sub_sys_mig_7series_0_0_mig                                  |     2.240 |
|         temp_mon_enabled.u_tempmon                                               |     0.008 |
|         u_ddr3_clk_ibuf                                                          |     0.007 |
|         u_ddr3_infrastructure                                                    |     0.135 |
|         u_iodelay_ctrl                                                           |     0.127 |
|         u_memc_ui_top_axi                                                        |     1.963 |
|           mem_intfc0                                                             |     1.888 |
|             ddr_phy_top0                                                         |     1.872 |
|               u_ddr_calib_top                                                    |     0.131 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                      |     0.036 |
|                 ddr_phy_tempmon_0                                                |     0.008 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                      |     0.004 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                        |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                    |     0.013 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                               |     0.017 |
|                   u_ocd_cntlr                                                    |     0.001 |
|                   u_ocd_data                                                     |     0.001 |
|                   u_ocd_edge                                                     |    <0.001 |
|                   u_ocd_lim                                                      |     0.003 |
|                   u_ocd_mux                                                      |    <0.001 |
|                   u_ocd_po_cntlr                                                 |     0.002 |
|                   u_ocd_samp                                                     |    <0.001 |
|                   u_poc                                                          |     0.008 |
|                     u_edge_center                                                |    <0.001 |
|                     u_edge_left                                                  |    <0.001 |
|                     u_edge_right                                                 |    <0.001 |
|                     u_poc_meta                                                   |     0.005 |
|                     u_poc_tap_base                                               |     0.002 |
|                 u_ddr_phy_init                                                   |     0.019 |
|                 u_ddr_phy_rdlvl                                                  |     0.013 |
|                 u_ddr_phy_wrcal                                                  |     0.009 |
|                 u_ddr_prbs_gen                                                   |     0.011 |
|               u_ddr_mc_phy_wrapper                                               |     1.740 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                      |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                       |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                       |     0.008 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det   |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs       |     0.017 |
|                   OBUFTDS                                                        |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det   |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs       |     0.017 |
|                   OBUFTDS                                                        |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det   |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs       |     0.017 |
|                   OBUFTDS                                                        |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det   |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs       |     0.017 |
|                   OBUFTDS                                                        |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det   |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs       |     0.017 |
|                   OBUFTDS                                                        |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det   |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs       |     0.017 |
|                   OBUFTDS                                                        |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det   |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs       |     0.017 |
|                   OBUFTDS                                                        |     0.004 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det   |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs       |     0.017 |
|                   OBUFTDS                                                        |     0.004 |
|                 u_ddr_mc_phy                                                     |     1.032 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                              |     0.419 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                              |     0.088 |
|                       ddr_byte_group_io                                          |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo              |     0.004 |
|                         mem_reg_0_3_0_5                                          |    <0.001 |
|                         mem_reg_0_3_12_17                                        |    <0.001 |
|                         mem_reg_0_3_18_23                                        |    <0.001 |
|                         mem_reg_0_3_24_29                                        |    <0.001 |
|                         mem_reg_0_3_30_35                                        |    <0.001 |
|                         mem_reg_0_3_36_41                                        |    <0.001 |
|                         mem_reg_0_3_42_47                                        |    <0.001 |
|                         mem_reg_0_3_48_53                                        |    <0.001 |
|                         mem_reg_0_3_54_59                                        |    <0.001 |
|                         mem_reg_0_3_60_65                                        |    <0.001 |
|                         mem_reg_0_3_6_11                                         |    <0.001 |
|                         mem_reg_0_3_72_77                                        |    <0.001 |
|                         mem_reg_0_3_78_79                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                              |     0.088 |
|                       ddr_byte_group_io                                          |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo              |     0.004 |
|                         mem_reg_0_3_12_17                                        |    <0.001 |
|                         mem_reg_0_3_18_23                                        |    <0.001 |
|                         mem_reg_0_3_24_29                                        |    <0.001 |
|                         mem_reg_0_3_30_35                                        |    <0.001 |
|                         mem_reg_0_3_36_41                                        |    <0.001 |
|                         mem_reg_0_3_42_47                                        |    <0.001 |
|                         mem_reg_0_3_48_53                                        |    <0.001 |
|                         mem_reg_0_3_54_59                                        |    <0.001 |
|                         mem_reg_0_3_60_65                                        |    <0.001 |
|                         mem_reg_0_3_66_71                                        |    <0.001 |
|                         mem_reg_0_3_72_77                                        |    <0.001 |
|                         mem_reg_0_3_78_79                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                              |     0.090 |
|                       ddr_byte_group_io                                          |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo              |     0.006 |
|                         mem_reg_0_3_12_17                                        |    <0.001 |
|                         mem_reg_0_3_18_23                                        |    <0.001 |
|                         mem_reg_0_3_24_29                                        |    <0.001 |
|                         mem_reg_0_3_30_35                                        |    <0.001 |
|                         mem_reg_0_3_36_41                                        |    <0.001 |
|                         mem_reg_0_3_42_47                                        |    <0.001 |
|                         mem_reg_0_3_48_53                                        |    <0.001 |
|                         mem_reg_0_3_54_59                                        |    <0.001 |
|                         mem_reg_0_3_60_65                                        |    <0.001 |
|                         mem_reg_0_3_66_71                                        |    <0.001 |
|                         mem_reg_0_3_72_77                                        |    <0.001 |
|                         mem_reg_0_3_78_79                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                              |     0.090 |
|                       ddr_byte_group_io                                          |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo              |     0.006 |
|                         mem_reg_0_3_12_17                                        |    <0.001 |
|                         mem_reg_0_3_18_23                                        |    <0.001 |
|                         mem_reg_0_3_24_29                                        |    <0.001 |
|                         mem_reg_0_3_30_35                                        |    <0.001 |
|                         mem_reg_0_3_36_41                                        |    <0.001 |
|                         mem_reg_0_3_42_47                                        |    <0.001 |
|                         mem_reg_0_3_48_53                                        |    <0.001 |
|                         mem_reg_0_3_54_59                                        |    <0.001 |
|                         mem_reg_0_3_60_65                                        |    <0.001 |
|                         mem_reg_0_3_66_71                                        |    <0.001 |
|                         mem_reg_0_3_72_77                                        |    <0.001 |
|                         mem_reg_0_3_78_79                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                              |     0.198 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                              |     0.041 |
|                       ddr_byte_group_io                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                              |     0.055 |
|                       ddr_byte_group_io                                          |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                  |     0.015 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.001 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                              |     0.039 |
|                       ddr_byte_group_io                                          |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                              |     0.414 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                              |     0.088 |
|                       ddr_byte_group_io                                          |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo              |     0.004 |
|                         mem_reg_0_3_0_5                                          |    <0.001 |
|                         mem_reg_0_3_12_17                                        |    <0.001 |
|                         mem_reg_0_3_18_23                                        |    <0.001 |
|                         mem_reg_0_3_24_29                                        |    <0.001 |
|                         mem_reg_0_3_30_35                                        |    <0.001 |
|                         mem_reg_0_3_36_41                                        |    <0.001 |
|                         mem_reg_0_3_42_47                                        |    <0.001 |
|                         mem_reg_0_3_48_53                                        |    <0.001 |
|                         mem_reg_0_3_54_59                                        |    <0.001 |
|                         mem_reg_0_3_60_65                                        |    <0.001 |
|                         mem_reg_0_3_6_11                                         |    <0.001 |
|                         mem_reg_0_3_72_77                                        |    <0.001 |
|                         mem_reg_0_3_78_79                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                              |     0.088 |
|                       ddr_byte_group_io                                          |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo              |     0.004 |
|                         mem_reg_0_3_12_17                                        |    <0.001 |
|                         mem_reg_0_3_18_23                                        |    <0.001 |
|                         mem_reg_0_3_24_29                                        |    <0.001 |
|                         mem_reg_0_3_30_35                                        |    <0.001 |
|                         mem_reg_0_3_36_41                                        |    <0.001 |
|                         mem_reg_0_3_42_47                                        |    <0.001 |
|                         mem_reg_0_3_48_53                                        |    <0.001 |
|                         mem_reg_0_3_54_59                                        |    <0.001 |
|                         mem_reg_0_3_60_65                                        |    <0.001 |
|                         mem_reg_0_3_66_71                                        |    <0.001 |
|                         mem_reg_0_3_72_77                                        |    <0.001 |
|                         mem_reg_0_3_78_79                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                              |     0.088 |
|                       ddr_byte_group_io                                          |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo              |     0.004 |
|                         mem_reg_0_3_12_17                                        |    <0.001 |
|                         mem_reg_0_3_18_23                                        |    <0.001 |
|                         mem_reg_0_3_24_29                                        |    <0.001 |
|                         mem_reg_0_3_30_35                                        |    <0.001 |
|                         mem_reg_0_3_36_41                                        |    <0.001 |
|                         mem_reg_0_3_42_47                                        |    <0.001 |
|                         mem_reg_0_3_48_53                                        |    <0.001 |
|                         mem_reg_0_3_54_59                                        |    <0.001 |
|                         mem_reg_0_3_60_65                                        |    <0.001 |
|                         mem_reg_0_3_66_71                                        |    <0.001 |
|                         mem_reg_0_3_72_77                                        |    <0.001 |
|                         mem_reg_0_3_78_79                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                              |     0.088 |
|                       ddr_byte_group_io                                          |     0.035 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo              |     0.004 |
|                         mem_reg_0_3_12_17                                        |    <0.001 |
|                         mem_reg_0_3_18_23                                        |    <0.001 |
|                         mem_reg_0_3_24_29                                        |    <0.001 |
|                         mem_reg_0_3_30_35                                        |    <0.001 |
|                         mem_reg_0_3_36_41                                        |    <0.001 |
|                         mem_reg_0_3_42_47                                        |    <0.001 |
|                         mem_reg_0_3_48_53                                        |    <0.001 |
|                         mem_reg_0_3_54_59                                        |    <0.001 |
|                         mem_reg_0_3_60_65                                        |    <0.001 |
|                         mem_reg_0_3_66_71                                        |    <0.001 |
|                         mem_reg_0_3_72_77                                        |    <0.001 |
|                         mem_reg_0_3_78_79                                        |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                          |     0.002 |
|                         mem_reg_0_15_0_5                                         |    <0.001 |
|                         mem_reg_0_15_12_17                                       |    <0.001 |
|                         mem_reg_0_15_18_23                                       |    <0.001 |
|                         mem_reg_0_15_24_29                                       |    <0.001 |
|                         mem_reg_0_15_30_35                                       |    <0.001 |
|                         mem_reg_0_15_36_41                                       |    <0.001 |
|                         mem_reg_0_15_42_47                                       |    <0.001 |
|                         mem_reg_0_15_48_53                                       |    <0.001 |
|                         mem_reg_0_15_54_59                                       |    <0.001 |
|                         mem_reg_0_15_60_65                                       |    <0.001 |
|                         mem_reg_0_15_66_71                                       |    <0.001 |
|                         mem_reg_0_15_6_11                                        |    <0.001 |
|                         mem_reg_0_15_72_77                                       |    <0.001 |
|                         mem_reg_0_15_78_79                                       |    <0.001 |
|             mc0                                                                  |     0.016 |
|               bank_mach0                                                         |     0.008 |
|                 arb_mux0                                                         |     0.001 |
|                   arb_row_col0                                                   |     0.001 |
|                     col_arb0                                                     |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                      |    <0.001 |
|                     row_arb0                                                     |    <0.001 |
|                   arb_select0                                                    |    <0.001 |
|                 bank_cntrl[0].bank0                                              |     0.002 |
|                   bank_compare0                                                  |    <0.001 |
|                   bank_queue0                                                    |    <0.001 |
|                   bank_state0                                                    |    <0.001 |
|                 bank_cntrl[1].bank0                                              |     0.001 |
|                   bank_compare0                                                  |    <0.001 |
|                   bank_queue0                                                    |    <0.001 |
|                   bank_state0                                                    |    <0.001 |
|                 bank_cntrl[2].bank0                                              |     0.001 |
|                   bank_compare0                                                  |    <0.001 |
|                   bank_queue0                                                    |    <0.001 |
|                   bank_state0                                                    |    <0.001 |
|                 bank_cntrl[3].bank0                                              |     0.001 |
|                   bank_compare0                                                  |    <0.001 |
|                   bank_queue0                                                    |    <0.001 |
|                   bank_state0                                                    |    <0.001 |
|                 bank_common0                                                     |    <0.001 |
|               col_mach0                                                          |     0.002 |
|                 read_fifo.fifo_ram[0].RAM32M0                                    |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                    |    <0.001 |
|               rank_mach0                                                         |     0.001 |
|                 rank_cntrl[0].rank_cntrl0                                        |    <0.001 |
|                 rank_common0                                                     |    <0.001 |
|                   maintenance_request.maint_arb0                                 |    <0.001 |
|           u_axi_mc                                                               |     0.036 |
|             axi_mc_ar_channel_0                                                  |     0.002 |
|               ar_cmd_fsm_0                                                       |     0.001 |
|               axi_mc_cmd_translator_0                                            |    <0.001 |
|                 axi_mc_incr_cmd_0                                                |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                |    <0.001 |
|             axi_mc_aw_channel_0                                                  |     0.002 |
|               aw_cmd_fsm_0                                                       |    <0.001 |
|               axi_mc_cmd_translator_0                                            |    <0.001 |
|                 axi_mc_incr_cmd_0                                                |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                |    <0.001 |
|             axi_mc_b_channel_0                                                   |    <0.001 |
|               bid_fifo_0                                                         |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                 |    <0.001 |
|             axi_mc_r_channel_0                                                   |     0.015 |
|               rd_data_fifo_0                                                     |     0.015 |
|               transaction_fifo_0                                                 |    <0.001 |
|             axi_mc_w_channel_0                                                   |     0.016 |
|           u_ui_top                                                               |     0.039 |
|             ui_cmd0                                                              |     0.001 |
|             ui_rd_data0                                                          |     0.021 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                   |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                    |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                    |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                 |    <0.001 |
|             ui_wr_data0                                                          |     0.017 |
|               pointer_ram.rams[0].RAM32M0                                        |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                        |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                              |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                             |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                              |    <0.001 |
|     pcie_7x_0                                                                    |     0.499 |
|       inst                                                                       |     0.499 |
|         inst                                                                     |     0.499 |
|           gt_top_i                                                               |     0.442 |
|             gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |     0.001 |
|             pipe_wrapper_i                                                       |     0.440 |
|               pipe_clock_int.pipe_clock_i                                        |     0.108 |
|               pipe_lane[0].gt_wrapper_i                                          |     0.317 |
|                 cpllPDInst                                                       |    <0.001 |
|               pipe_lane[0].pipe_drp.pipe_drp_i                                   |     0.002 |
|               pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.003 |
|                 rxeq_scan_i                                                      |     0.001 |
|               pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|                 qpll_drp_i                                                       |     0.001 |
|                 qpll_wrapper_i                                                   |    <0.001 |
|               pipe_lane[0].pipe_rate.pipe_rate_i                                 |     0.004 |
|               pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|               pipe_lane[0].pipe_user_i                                           |     0.002 |
|               pipe_reset.pipe_reset_i                                            |     0.001 |
|               qpll_reset.qpll_reset_i                                            |    <0.001 |
|           pcie_top_i                                                             |     0.057 |
|             axi_basic_top                                                        |     0.001 |
|               rx_inst                                                            |    <0.001 |
|                 rx_null_gen_inst                                                 |    <0.001 |
|                 rx_pipeline_inst                                                 |    <0.001 |
|               tx_inst                                                            |    <0.001 |
|                 thrtl_ctl_enabled.tx_thrl_ctl_inst                               |    <0.001 |
|                 tx_pipeline_inst                                                 |    <0.001 |
|             pcie_7x_i                                                            |     0.054 |
|               pcie_bram_top                                                      |     0.010 |
|                 pcie_brams_rx                                                    |     0.005 |
|                   brams[0].ram                                                   |     0.001 |
|                     use_tdp.ramb36                                               |     0.001 |
|                   brams[1].ram                                                   |     0.001 |
|                     use_tdp.ramb36                                               |     0.001 |
|                   brams[2].ram                                                   |     0.001 |
|                     use_tdp.ramb36                                               |     0.001 |
|                   brams[3].ram                                                   |     0.001 |
|                     use_tdp.ramb36                                               |     0.001 |
|                 pcie_brams_tx                                                    |     0.005 |
|                   brams[0].ram                                                   |     0.001 |
|                     use_tdp.ramb36                                               |     0.001 |
|                   brams[1].ram                                                   |     0.001 |
|                     use_tdp.ramb36                                               |     0.001 |
|                   brams[2].ram                                                   |     0.001 |
|                     use_tdp.ramb36                                               |     0.001 |
|                   brams[3].ram                                                   |     0.001 |
|                     use_tdp.ramb36                                               |     0.001 |
|             pcie_pipe_pipeline_i                                                 |     0.002 |
|               pipe_lane_0_i                                                      |     0.002 |
|               pipe_misc_i                                                        |    <0.001 |
|     pcie_axi_brdg                                                                |     0.002 |
|       inst                                                                       |     0.002 |
|         app                                                                      |     0.001 |
|           PIO                                                                    |     0.001 |
|             PIO_EP_inst                                                          |     0.001 |
|               EP_RX_inst                                                         |    <0.001 |
|               EP_TX_inst                                                         |    <0.001 |
|         u_axiLite_debug                                                          |    <0.001 |
|         u_axi_if                                                                 |    <0.001 |
|     rst_mig_7series_0_200M                                                       |    <0.001 |
|       U0                                                                         |    <0.001 |
|         EXT_LPF                                                                  |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                             |    <0.001 |
|         SEQ                                                                      |    <0.001 |
|           SEQ_COUNTER                                                            |    <0.001 |
|     rst_pcie_sys_250M                                                            |    <0.001 |
|       U0                                                                         |    <0.001 |
|         EXT_LPF                                                                  |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                             |    <0.001 |
|         SEQ                                                                      |    <0.001 |
|           SEQ_COUNTER                                                            |    <0.001 |
|   u_ila_0                                                                        |     0.011 |
|     inst                                                                         |     0.011 |
|       ila_core_inst                                                              |     0.011 |
|         ila_trace_memory_inst                                                    |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |     0.003 |
|             inst_blk_mem_gen                                                     |     0.003 |
|               gnativebmg.native_blk_mem_gen                                      |     0.003 |
|                 valid.cstr                                                       |     0.003 |
|                   ramloop[0].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[1].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[2].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[3].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|                   ramloop[4].ram.r                                               |    <0.001 |
|                     prim_noinit.ram                                              |    <0.001 |
|         u_ila_cap_ctrl                                                           |    <0.001 |
|           U_CDONE                                                                |    <0.001 |
|           U_NS0                                                                  |    <0.001 |
|           U_NS1                                                                  |    <0.001 |
|           u_cap_addrgen                                                          |    <0.001 |
|             U_CMPRESET                                                           |    <0.001 |
|             u_cap_sample_counter                                                 |    <0.001 |
|               U_SCE                                                              |    <0.001 |
|               U_SCMPCE                                                           |    <0.001 |
|               U_SCRST                                                            |    <0.001 |
|               u_scnt_cmp                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|             u_cap_window_counter                                                 |    <0.001 |
|               U_WCE                                                              |    <0.001 |
|               U_WHCMPCE                                                          |    <0.001 |
|               U_WLCMPCE                                                          |    <0.001 |
|               u_wcnt_hcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               u_wcnt_lcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|         u_ila_regs                                                               |     0.005 |
|           MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                   |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|           U_XSDB_SLAVE                                                           |     0.001 |
|           reg_15                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_16                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_17                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_18                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_19                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_1a                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_6                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_7                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_8                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_80                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_81                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_82                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_83                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_84                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_85                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_88d                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_890                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_9                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_srl_fff                                                            |    <0.001 |
|           reg_stream_ffd                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_stream_ffe                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|         u_ila_reset_ctrl                                                         |    <0.001 |
|           arm_detection_inst                                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|           halt_detection_inst                                                    |    <0.001 |
|         u_trig                                                                   |     0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           U_TM                                                                   |     0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|         xsdb_memory_read_inst                                                    |    <0.001 |
+----------------------------------------------------------------------------------+-----------+


