
DMA_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001bd4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b0  0801bee0  0801bee0  0002bee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c890  0801c890  00030b80  2**0
                  CONTENTS
  4 .ARM          00000008  0801c890  0801c890  0002c890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c898  0801c898  00030b80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c898  0801c898  0002c898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c89c  0801c89c  0002c89c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000b80  20000000  0801c8a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005ffc  20000b80  0801d420  00030b80  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006b7c  0801d420  00036b7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030b80  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033114  00000000  00000000  00030bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006e6d  00000000  00000000  00063cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e58  00000000  00000000  0006ab38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c68  00000000  00000000  0006c990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002aa72  00000000  00000000  0006e5f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002883a  00000000  00000000  0009906a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dec90  00000000  00000000  000c18a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a0534  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009634  00000000  00000000  001a0588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000b80 	.word	0x20000b80
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801bec4 	.word	0x0801bec4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000b84 	.word	0x20000b84
 80001cc:	0801bec4 	.word	0x0801bec4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	0000      	movs	r0, r0
	...

08000ff0 <commandRead>:
												"STOP",
												"ERRO",
												"OKAY"};

Position_DataType position_type;
Robot_CommandTypedef 	commandRead	(uint8_t *message, int32_t length, int32_t *id_command, DUTY_Command_TypeDef *duty_cmd) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08c      	sub	sp, #48	; 0x30
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
 8000ffc:	603b      	str	r3, [r7, #0]
	Transfer_Protocol protocol_id = message[0];
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    Robot_CommandTypedef command_id = message[1];
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	785b      	ldrb	r3, [r3, #1]
 800100a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    duty_cmd->id_command = command_id;
 800100e:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	609a      	str	r2, [r3, #8]
	int32_t temp_pointer = 2;
 8001016:	2302      	movs	r3, #2
 8001018:	62fb      	str	r3, [r7, #44]	; 0x2c
    switch(protocol_id) 
 800101a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800101e:	2b00      	cmp	r3, #0
 8001020:	f000 832e 	beq.w	8001680 <commandRead+0x690>
 8001024:	2b01      	cmp	r3, #1
 8001026:	f040 8329 	bne.w	800167c <commandRead+0x68c>
        break;

        // command control from pc
        case COMMAND_TRANSMISION:
        {
            switch(command_id)
 800102a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800102e:	2b19      	cmp	r3, #25
 8001030:	f200 8322 	bhi.w	8001678 <commandRead+0x688>
 8001034:	a201      	add	r2, pc, #4	; (adr r2, 800103c <commandRead+0x4c>)
 8001036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800103a:	bf00      	nop
 800103c:	080010a5 	.word	0x080010a5
 8001040:	080010bb 	.word	0x080010bb
 8001044:	080010d1 	.word	0x080010d1
 8001048:	08001195 	.word	0x08001195
 800104c:	0800136b 	.word	0x0800136b
 8001050:	0800136f 	.word	0x0800136f
 8001054:	08001373 	.word	0x08001373
 8001058:	08001377 	.word	0x08001377
 800105c:	08001679 	.word	0x08001679
 8001060:	080013b1 	.word	0x080013b1
 8001064:	080013cf 	.word	0x080013cf
 8001068:	0800143b 	.word	0x0800143b
 800106c:	080014f5 	.word	0x080014f5
 8001070:	08001679 	.word	0x08001679
 8001074:	08001679 	.word	0x08001679
 8001078:	08001679 	.word	0x08001679
 800107c:	08001679 	.word	0x08001679
 8001080:	08001679 	.word	0x08001679
 8001084:	08001679 	.word	0x08001679
 8001088:	08001679 	.word	0x08001679
 800108c:	08001499 	.word	0x08001499
 8001090:	080014c3 	.word	0x080014c3
 8001094:	08001679 	.word	0x08001679
 8001098:	08001679 	.word	0x08001679
 800109c:	0800152f 	.word	0x0800152f
 80010a0:	08001645 	.word	0x08001645
            {
                // Stop now
                case CMD_STOPNOW:
                {
                    duty_cmd->robot_mode = SCARA_MODE_STOP;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	2200      	movs	r2, #0
 80010a8:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	2201      	movs	r2, #1
 80010ae:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	701a      	strb	r2, [r3, #0]
                    return CMD_STOPNOW;
 80010b6:	2300      	movs	r3, #0
 80010b8:	e2e3      	b.n	8001682 <commandRead+0x692>
                break;

                // Scan limit
                case CMD_SCAN_LIMIT:
                {
                    duty_cmd->robot_mode = SCARA_MODE_SCAN;
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	2201      	movs	r2, #1
 80010be:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	2201      	movs	r2, #1
 80010c4:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
                    return CMD_SCAN_LIMIT;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e2d8      	b.n	8001682 <commandRead+0x692>
                break;

                // Move home
                case CMD_MOVE_HOME:
                {
                    if (length == 10){ // 2 int32_t number + 2 define byte
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	2b0a      	cmp	r3, #10
 80010d4:	d15c      	bne.n	8001190 <commandRead+0x1a0>
                        // memcpy(&duty_cmd->v_factor, &message[temp_pointer+=8], 8);
						// memcpy(&duty_cmd->a_factor, &message[temp_pointer], 8); 
						temp_pointer = -2;
 80010d6:	f06f 0301 	mvn.w	r3, #1
 80010da:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->v_factor = (*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 80010dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010de:	3304      	adds	r3, #4
 80010e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	4413      	add	r3, r2
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	ee07 3a90 	vmov	s15, r3
 80010ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010f2:	ed9f 7aab 	vldr	s14, [pc, #684]	; 80013a0 <commandRead+0x3b0>
 80010f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fa:	ee17 0a90 	vmov	r0, s15
 80010fe:	f7ff fa23 	bl	8000548 <__aeabi_f2d>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	6839      	ldr	r1, [r7, #0]
 8001108:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
						duty_cmd->a_factor = (*(int32_t*)(&message[temp_pointer]))*COR_INVERSE_SCALE;
 800110c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	4413      	add	r3, r2
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	ee07 3a90 	vmov	s15, r3
 8001118:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800111c:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 80013a0 <commandRead+0x3b0>
 8001120:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001124:	ee17 0a90 	vmov	r0, s15
 8001128:	f7ff fa0e 	bl	8000548 <__aeabi_f2d>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	6839      	ldr	r1, [r7, #0]
 8001132:	e9c1 236c 	strd	r2, r3, [r1, #432]	; 0x1b0
                    }else{
                        return CMD_ERROR;
                    }
                    duty_cmd->target_point.x = 250;
 8001136:	6839      	ldr	r1, [r7, #0]
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	4b99      	ldr	r3, [pc, #612]	; (80013a4 <commandRead+0x3b4>)
 800113e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
                    duty_cmd->target_point.y = -200;
 8001142:	6839      	ldr	r1, [r7, #0]
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b97      	ldr	r3, [pc, #604]	; (80013a8 <commandRead+0x3b8>)
 800114a:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
                    duty_cmd->target_point.z = 120;
 800114e:	6839      	ldr	r1, [r7, #0]
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	4b95      	ldr	r3, [pc, #596]	; (80013ac <commandRead+0x3bc>)
 8001156:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
                    duty_cmd->target_point.roll = 0;
 800115a:	6839      	ldr	r1, [r7, #0]
 800115c:	f04f 0200 	mov.w	r2, #0
 8001160:	f04f 0300 	mov.w	r3, #0
 8001164:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88

                    duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	2200      	movs	r2, #0
 800116c:	745a      	strb	r2, [r3, #17]
                    duty_cmd->space_type = DUTY_SPACE_JOINT;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	2201      	movs	r2, #1
 8001172:	735a      	strb	r2, [r3, #13]
                    duty_cmd->joint_type = DUTY_JOINT_4DOF;
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	2201      	movs	r2, #1
 8001178:	73da      	strb	r2, [r3, #15]
                    duty_cmd->robot_mode = SCARA_MODE_DUTY;
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	2202      	movs	r2, #2
 800117e:	709a      	strb	r2, [r3, #2]
                    duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	2201      	movs	r2, #1
 8001184:	705a      	strb	r2, [r3, #1]
                    duty_cmd->change_method = FALSE;
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
                    return CMD_MOVE_HOME;
 800118c:	2302      	movs	r3, #2
 800118e:	e278      	b.n	8001682 <commandRead+0x692>
                        return CMD_ERROR;
 8001190:	2316      	movs	r3, #22
 8001192:	e276      	b.n	8001682 <commandRead+0x692>
                break;

                // Move line
                case CMD_MOVE_LINE:
                {
                    if (length == 29){ // 6 int32_t number + 3 byte number + 2 define byte
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	2b1d      	cmp	r3, #29
 8001198:	f040 80e5 	bne.w	8001366 <commandRead+0x376>
						//scaraSetScanFlag();
						uint8_t mode_init;
						temp_pointer = -2;
 800119c:	f06f 0301 	mvn.w	r3, #1
 80011a0:	62fb      	str	r3, [r7, #44]	; 0x2c

						duty_cmd->target_point.x = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 80011a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011a4:	3304      	adds	r3, #4
 80011a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	4413      	add	r3, r2
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff f9b7 	bl	8000524 <__aeabi_i2d>
 80011b6:	a378      	add	r3, pc, #480	; (adr r3, 8001398 <commandRead+0x3a8>)
 80011b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011bc:	f7ff fa1c 	bl	80005f8 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	6839      	ldr	r1, [r7, #0]
 80011c6:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
						duty_cmd->target_point.y = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 80011ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011cc:	3304      	adds	r3, #4
 80011ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	4413      	add	r3, r2
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff f9a3 	bl	8000524 <__aeabi_i2d>
 80011de:	a36e      	add	r3, pc, #440	; (adr r3, 8001398 <commandRead+0x3a8>)
 80011e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e4:	f7ff fa08 	bl	80005f8 <__aeabi_dmul>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	6839      	ldr	r1, [r7, #0]
 80011ee:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
						duty_cmd->target_point.z = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 80011f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f4:	3304      	adds	r3, #4
 80011f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	4413      	add	r3, r2
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f98f 	bl	8000524 <__aeabi_i2d>
 8001206:	a364      	add	r3, pc, #400	; (adr r3, 8001398 <commandRead+0x3a8>)
 8001208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120c:	f7ff f9f4 	bl	80005f8 <__aeabi_dmul>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	6839      	ldr	r1, [r7, #0]
 8001216:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
						duty_cmd->target_point.roll = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 800121a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800121c:	3304      	adds	r3, #4
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001222:	68fa      	ldr	r2, [r7, #12]
 8001224:	4413      	add	r3, r2
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff f97b 	bl	8000524 <__aeabi_i2d>
 800122e:	a35a      	add	r3, pc, #360	; (adr r3, 8001398 <commandRead+0x3a8>)
 8001230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001234:	f7ff f9e0 	bl	80005f8 <__aeabi_dmul>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	6839      	ldr	r1, [r7, #0]
 800123e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
						duty_cmd->v_factor = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 8001242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001244:	3304      	adds	r3, #4
 8001246:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	4413      	add	r3, r2
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f967 	bl	8000524 <__aeabi_i2d>
 8001256:	a350      	add	r3, pc, #320	; (adr r3, 8001398 <commandRead+0x3a8>)
 8001258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125c:	f7ff f9cc 	bl	80005f8 <__aeabi_dmul>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	6839      	ldr	r1, [r7, #0]
 8001266:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
						mode_init = message[temp_pointer+=4];
 800126a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800126c:	3304      	adds	r3, #4
 800126e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001272:	68fa      	ldr	r2, [r7, #12]
 8001274:	4413      	add	r3, r2
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	74fb      	strb	r3, [r7, #19]

						if(mode_init == DUTY_MODE_INIT_QVA){
 800127a:	7cfb      	ldrb	r3, [r7, #19]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d117      	bne.n	80012b0 <commandRead+0x2c0>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	2200      	movs	r2, #0
 8001284:	745a      	strb	r2, [r3, #17]
							duty_cmd->a_factor = (double)(*(int32_t*)(&message[temp_pointer+=1]))*COR_INVERSE_SCALE;
 8001286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001288:	3301      	adds	r3, #1
 800128a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800128c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	4413      	add	r3, r2
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff f945 	bl	8000524 <__aeabi_i2d>
 800129a:	a33f      	add	r3, pc, #252	; (adr r3, 8001398 <commandRead+0x3a8>)
 800129c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a0:	f7ff f9aa 	bl	80005f8 <__aeabi_dmul>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	6839      	ldr	r1, [r7, #0]
 80012aa:	e9c1 236c 	strd	r2, r3, [r1, #432]	; 0x1b0
 80012ae:	e037      	b.n	8001320 <commandRead+0x330>
						}else if(mode_init == DUTY_MODE_INIT_QVT){
 80012b0:	7cfb      	ldrb	r3, [r7, #19]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d117      	bne.n	80012e6 <commandRead+0x2f6>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	2201      	movs	r2, #1
 80012ba:	745a      	strb	r2, [r3, #17]
							duty_cmd->time_total = (double)(*(int32_t*)(&message[temp_pointer+=1]))*COR_INVERSE_SCALE;
 80012bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012be:	3301      	adds	r3, #1
 80012c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c4:	68fa      	ldr	r2, [r7, #12]
 80012c6:	4413      	add	r3, r2
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff f92a 	bl	8000524 <__aeabi_i2d>
 80012d0:	a331      	add	r3, pc, #196	; (adr r3, 8001398 <commandRead+0x3a8>)
 80012d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d6:	f7ff f98f 	bl	80005f8 <__aeabi_dmul>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	6839      	ldr	r1, [r7, #0]
 80012e0:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80012e4:	e01c      	b.n	8001320 <commandRead+0x330>
						}else if(mode_init == DUTY_MODE_INIT_QT){
 80012e6:	7cfb      	ldrb	r3, [r7, #19]
 80012e8:	2b03      	cmp	r3, #3
 80012ea:	d117      	bne.n	800131c <commandRead+0x32c>
							duty_cmd->modeInit_type = DUTY_MODE_INIT_QT;
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	2203      	movs	r2, #3
 80012f0:	745a      	strb	r2, [r3, #17]
							duty_cmd->time_total = (double)(*(int32_t*)(&message[temp_pointer+=1]))*COR_INVERSE_SCALE;
 80012f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012f4:	3301      	adds	r3, #1
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012fa:	68fa      	ldr	r2, [r7, #12]
 80012fc:	4413      	add	r3, r2
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f90f 	bl	8000524 <__aeabi_i2d>
 8001306:	a324      	add	r3, pc, #144	; (adr r3, 8001398 <commandRead+0x3a8>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff f974 	bl	80005f8 <__aeabi_dmul>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	6839      	ldr	r1, [r7, #0]
 8001316:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800131a:	e001      	b.n	8001320 <commandRead+0x330>
						}else{
							return CMD_ERROR;
 800131c:	2316      	movs	r3, #22
 800131e:	e1b0      	b.n	8001682 <commandRead+0x692>
						}
						duty_cmd->coordinate_type = message[temp_pointer+=4];
 8001320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001322:	3304      	adds	r3, #4
 8001324:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	4413      	add	r3, r2
 800132c:	781a      	ldrb	r2, [r3, #0]
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	731a      	strb	r2, [r3, #12]
						duty_cmd->trajec_type = message[temp_pointer+=1];
 8001332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001334:	3301      	adds	r3, #1
 8001336:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	4413      	add	r3, r2
 800133e:	781a      	ldrb	r2, [r3, #0]
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	741a      	strb	r2, [r3, #16]
						duty_cmd->path_type = DUTY_PATH_LINE;
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2200      	movs	r2, #0
 8001348:	739a      	strb	r2, [r3, #14]
						duty_cmd->space_type = DUTY_SPACE_TASK;
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	2200      	movs	r2, #0
 800134e:	735a      	strb	r2, [r3, #13]
					}else{
						return CMD_ERROR;
					}
					duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	2202      	movs	r2, #2
 8001354:	709a      	strb	r2, [r3, #2]
					duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	2201      	movs	r2, #1
 800135a:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	2200      	movs	r2, #0
 8001360:	701a      	strb	r2, [r3, #0]
					return CMD_MOVE_LINE;
 8001362:	2303      	movs	r3, #3
 8001364:	e18d      	b.n	8001682 <commandRead+0x692>
						return CMD_ERROR;
 8001366:	2316      	movs	r3, #22
 8001368:	e18b      	b.n	8001682 <commandRead+0x692>
				break;

				// Move circle
				case CMD_MOVE_CIRCLE:
				{
					return CMD_MOVE_CIRCLE;
 800136a:	2304      	movs	r3, #4
 800136c:	e189      	b.n	8001682 <commandRead+0x692>
				break;

				// Move joint
				case CMD_MOVE_JOINT:
				{
					return CMD_MOVE_JOINT;
 800136e:	2305      	movs	r3, #5
 8001370:	e187      	b.n	8001682 <commandRead+0x692>
				break;

				// Rotate Single
				case CMD_ROTATE_SINGLE:
				{
					return CMD_ROTATE_SINGLE;
 8001372:	2306      	movs	r3, #6
 8001374:	e185      	b.n	8001682 <commandRead+0x692>
				break;

				// Set output
				case CMD_OUTPUT:
				{
					if(length == 3){ // 1 byte output value + 2 byte define
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	2b03      	cmp	r3, #3
 800137a:	d10a      	bne.n	8001392 <commandRead+0x3a2>
						temp_pointer = 2;
 800137c:	2302      	movs	r3, #2
 800137e:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->sub_para_int = message[temp_pointer];
 8001380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001382:	68fa      	ldr	r2, [r7, #12]
 8001384:	4413      	add	r3, r2
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	615a      	str	r2, [r3, #20]
						return CMD_OUTPUT;
 800138e:	2307      	movs	r3, #7
 8001390:	e177      	b.n	8001682 <commandRead+0x692>
					}else{
						return CMD_ERROR;
 8001392:	2316      	movs	r3, #22
 8001394:	e175      	b.n	8001682 <commandRead+0x692>
 8001396:	bf00      	nop
 8001398:	a0000000 	.word	0xa0000000
 800139c:	3eb0c6f7 	.word	0x3eb0c6f7
 80013a0:	358637bd 	.word	0x358637bd
 80013a4:	406f4000 	.word	0x406f4000
 80013a8:	c0690000 	.word	0xc0690000
 80013ac:	405e0000 	.word	0x405e0000
				break;

				// Read position
				case CMD_READ_POSITION:
				{
					if(length == 3){ // 1 byte categorize read type + 2 byte define
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	2b03      	cmp	r3, #3
 80013b4:	d109      	bne.n	80013ca <commandRead+0x3da>
						temp_pointer = 2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	62fb      	str	r3, [r7, #44]	; 0x2c
						position_type = message[temp_pointer];
 80013ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	4413      	add	r3, r2
 80013c0:	781a      	ldrb	r2, [r3, #0]
 80013c2:	4b9f      	ldr	r3, [pc, #636]	; (8001640 <commandRead+0x650>)
 80013c4:	701a      	strb	r2, [r3, #0]
						return CMD_READ_POSITION;
 80013c6:	2309      	movs	r3, #9
 80013c8:	e15b      	b.n	8001682 <commandRead+0x692>
					}else{
						return CMD_ERROR;
 80013ca:	2316      	movs	r3, #22
 80013cc:	e159      	b.n	8001682 <commandRead+0x692>
				break;			

				// Setting
				case CMD_SETTING:
				{
					if (length == 4){ // 2 byte configure + 2 byte define
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	2b04      	cmp	r3, #4
 80013d2:	d130      	bne.n	8001436 <commandRead+0x446>
						uint8_t mode_traject;
						uint8_t mode_coordinate;
						temp_pointer = 2;
 80013d4:	2302      	movs	r3, #2
 80013d6:	62fb      	str	r3, [r7, #44]	; 0x2c
						mode_coordinate = message[temp_pointer++];
 80013d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013da:	1c5a      	adds	r2, r3, #1
 80013dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80013de:	461a      	mov	r2, r3
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4413      	add	r3, r2
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	757b      	strb	r3, [r7, #21]
						mode_traject = message[temp_pointer];
 80013e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	4413      	add	r3, r2
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	753b      	strb	r3, [r7, #20]

						if (mode_coordinate == DUTY_COORDINATES_ABS) {
 80013f2:	7d7b      	ldrb	r3, [r7, #21]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d103      	bne.n	8001400 <commandRead+0x410>
							duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	2200      	movs	r2, #0
 80013fc:	731a      	strb	r2, [r3, #12]
 80013fe:	e008      	b.n	8001412 <commandRead+0x422>
						} else if (mode_coordinate == DUTY_COORDINATES_REL) {
 8001400:	7d7b      	ldrb	r3, [r7, #21]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d103      	bne.n	800140e <commandRead+0x41e>
							duty_cmd->coordinate_type = DUTY_COORDINATES_REL;
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	2201      	movs	r2, #1
 800140a:	731a      	strb	r2, [r3, #12]
 800140c:	e001      	b.n	8001412 <commandRead+0x422>
						} else {
							return CMD_ERROR;
 800140e:	2316      	movs	r3, #22
 8001410:	e137      	b.n	8001682 <commandRead+0x692>
						}

						if (mode_traject == DUTY_TRAJECTORY_LSPB) {
 8001412:	7d3b      	ldrb	r3, [r7, #20]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d103      	bne.n	8001420 <commandRead+0x430>
							duty_cmd->trajec_type = DUTY_TRAJECTORY_LSPB;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	741a      	strb	r2, [r3, #16]
 800141e:	e008      	b.n	8001432 <commandRead+0x442>
						} else if (mode_traject == DUTY_TRAJECTORY_SCURVE) {
 8001420:	7d3b      	ldrb	r3, [r7, #20]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d103      	bne.n	800142e <commandRead+0x43e>
							duty_cmd->trajec_type = DUTY_TRAJECTORY_SCURVE;
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	2201      	movs	r2, #1
 800142a:	741a      	strb	r2, [r3, #16]
 800142c:	e001      	b.n	8001432 <commandRead+0x442>
						} else {
							return CMD_ERROR;
 800142e:	2316      	movs	r3, #22
 8001430:	e127      	b.n	8001682 <commandRead+0x692>
						}
						return CMD_SETTING;
 8001432:	230a      	movs	r3, #10
 8001434:	e125      	b.n	8001682 <commandRead+0x692>
					}else{
						return CMD_ERROR;
 8001436:	2316      	movs	r3, #22
 8001438:	e123      	b.n	8001682 <commandRead+0x692>
				break;

				// Change method
				case CMD_METHOD_CHANGE:
				{
					if(length == 3){ // 1 byte configure + 2 byte define
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	2b03      	cmp	r3, #3
 800143e:	d129      	bne.n	8001494 <commandRead+0x4a4>
						uint8_t method;
						temp_pointer = 2;
 8001440:	2302      	movs	r3, #2
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
						method = message[temp_pointer];
 8001444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001446:	68fa      	ldr	r2, [r7, #12]
 8001448:	4413      	add	r3, r2
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	75bb      	strb	r3, [r7, #22]
						if (SCARA_METHOD_MANUAL == method) {
 800144e:	7dbb      	ldrb	r3, [r7, #22]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d103      	bne.n	800145c <commandRead+0x46c>
							duty_cmd->robot_method = SCARA_METHOD_MANUAL;
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	2200      	movs	r2, #0
 8001458:	705a      	strb	r2, [r3, #1]
 800145a:	e016      	b.n	800148a <commandRead+0x49a>
						} else if (SCARA_METHOD_SEMI_AUTO == method) {
 800145c:	7dbb      	ldrb	r3, [r7, #22]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d103      	bne.n	800146a <commandRead+0x47a>
							duty_cmd->robot_method = SCARA_METHOD_SEMI_AUTO;
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	2201      	movs	r2, #1
 8001466:	705a      	strb	r2, [r3, #1]
 8001468:	e00f      	b.n	800148a <commandRead+0x49a>
						} else if (SCARA_METHOD_AUTO == method) {
 800146a:	7dbb      	ldrb	r3, [r7, #22]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d103      	bne.n	8001478 <commandRead+0x488>
							duty_cmd->robot_method = SCARA_METHOD_AUTO;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	2202      	movs	r2, #2
 8001474:	705a      	strb	r2, [r3, #1]
 8001476:	e008      	b.n	800148a <commandRead+0x49a>
						}else if(SCARA_METHOD_TEST == method){
 8001478:	7dbb      	ldrb	r3, [r7, #22]
 800147a:	2b03      	cmp	r3, #3
 800147c:	d103      	bne.n	8001486 <commandRead+0x496>
							duty_cmd->robot_method = SCARA_METHOD_TEST;
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	2203      	movs	r2, #3
 8001482:	705a      	strb	r2, [r3, #1]
 8001484:	e001      	b.n	800148a <commandRead+0x49a>
						}
						 else {
							return CMD_ERROR;
 8001486:	2316      	movs	r3, #22
 8001488:	e0fb      	b.n	8001682 <commandRead+0x692>
						}
						duty_cmd->change_method = TRUE;
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]
						return CMD_METHOD_CHANGE;
 8001490:	230b      	movs	r3, #11
 8001492:	e0f6      	b.n	8001682 <commandRead+0x692>
					}else{
						return CMD_ERROR;
 8001494:	2316      	movs	r3, #22
 8001496:	e0f4      	b.n	8001682 <commandRead+0x692>
				break;

				// Set manual key
				case CMD_KEYBOARD:
				{
					if(length == 3){ // 1 byte output value + 2 byte define
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	2b03      	cmp	r3, #3
 800149c:	d10f      	bne.n	80014be <commandRead+0x4ce>
						int temp_pointer = 2;
 800149e:	2302      	movs	r3, #2
 80014a0:	61fb      	str	r3, [r7, #28]
						duty_cmd->keyboard = (SCARA_KeyTypeDef)message[temp_pointer];
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	68fa      	ldr	r2, [r7, #12]
 80014a6:	4413      	add	r3, r2
 80014a8:	781a      	ldrb	r2, [r3, #0]
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	70da      	strb	r2, [r3, #3]
						duty_cmd->robot_method = SCARA_METHOD_MANUAL;
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	2200      	movs	r2, #0
 80014b2:	705a      	strb	r2, [r3, #1]
						duty_cmd->change_method = FALSE;
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	2200      	movs	r2, #0
 80014b8:	701a      	strb	r2, [r3, #0]
						return CMD_KEYBOARD;
 80014ba:	2314      	movs	r3, #20
 80014bc:	e0e1      	b.n	8001682 <commandRead+0x692>
					}else{
						return CMD_ERROR;
 80014be:	2316      	movs	r3, #22
 80014c0:	e0df      	b.n	8001682 <commandRead+0x692>
				break;

				// Set manual key speed
				case CMD_KEY_SPEED:
				{
					if(length == 3){ // 1 byte key value + 2 byte define
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	2b03      	cmp	r3, #3
 80014c6:	d113      	bne.n	80014f0 <commandRead+0x500>
						int temp_pointer = 2;
 80014c8:	2302      	movs	r3, #2
 80014ca:	627b      	str	r3, [r7, #36]	; 0x24
						int32_t speed = (int32_t)message[temp_pointer];
 80014cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	4413      	add	r3, r2
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	623b      	str	r3, [r7, #32]
						// check limit
						if ((speed < SHIFT_SPEED_MIN) || (speed > SHIFT_SPEED_MAX)) {
 80014d6:	6a3b      	ldr	r3, [r7, #32]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	dd02      	ble.n	80014e2 <commandRead+0x4f2>
 80014dc:	6a3b      	ldr	r3, [r7, #32]
 80014de:	2b07      	cmp	r3, #7
 80014e0:	dd01      	ble.n	80014e6 <commandRead+0x4f6>
							return CMD_ERROR;
 80014e2:	2316      	movs	r3, #22
 80014e4:	e0cd      	b.n	8001682 <commandRead+0x692>
						}
						duty_cmd->key_speed = speed;
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	6a3a      	ldr	r2, [r7, #32]
 80014ea:	605a      	str	r2, [r3, #4]
						return CMD_KEY_SPEED;
 80014ec:	2315      	movs	r3, #21
 80014ee:	e0c8      	b.n	8001682 <commandRead+0x692>
					}else{
						return CMD_ERROR;
 80014f0:	2316      	movs	r3, #22
 80014f2:	e0c6      	b.n	8001682 <commandRead+0x692>
				break;

				// Set test mode
				case CMD_MOTOR_TEST:
				{
					if(length == 3){ // 1byte key mode + 2 byte define
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	2b03      	cmp	r3, #3
 80014f8:	d117      	bne.n	800152a <commandRead+0x53a>
						int temp_pointer = 2;
 80014fa:	2302      	movs	r3, #2
 80014fc:	61bb      	str	r3, [r7, #24]
						uint8_t test_key = message[temp_pointer];
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	4413      	add	r3, r2
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	75fb      	strb	r3, [r7, #23]
						if(test_key < 0 || test_key > 8){
 8001508:	7dfb      	ldrb	r3, [r7, #23]
 800150a:	2b08      	cmp	r3, #8
 800150c:	d901      	bls.n	8001512 <commandRead+0x522>
							return CMD_ERROR;
 800150e:	2316      	movs	r3, #22
 8001510:	e0b7      	b.n	8001682 <commandRead+0x692>
						}
						duty_cmd->test_key = test_key;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	7dfa      	ldrb	r2, [r7, #23]
 8001516:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
						duty_cmd->robot_method = SCARA_METHOD_TEST;	
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	2203      	movs	r2, #3
 800151e:	705a      	strb	r2, [r3, #1]
						duty_cmd->change_method = FALSE;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2200      	movs	r2, #0
 8001524:	701a      	strb	r2, [r3, #0]
						return CMD_MOTOR_TEST;
 8001526:	230c      	movs	r3, #12
 8001528:	e0ab      	b.n	8001682 <commandRead+0x692>
					}else{
						return CMD_ERROR;
 800152a:	2316      	movs	r3, #22
 800152c:	e0a9      	b.n	8001682 <commandRead+0x692>
				}
				break;

				case CMD_OBJECT_DETECTED:
				{
					if (length == 19){ // 4 int32_t number + 1 byte object type + 2 define byte
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	2b13      	cmp	r3, #19
 8001532:	d17e      	bne.n	8001632 <commandRead+0x642>
						temp_pointer = -2;
 8001534:	f06f 0301 	mvn.w	r3, #1
 8001538:	62fb      	str	r3, [r7, #44]	; 0x2c
						duty_cmd->target_point.x = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 800153a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800153c:	3304      	adds	r3, #4
 800153e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	4413      	add	r3, r2
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4618      	mov	r0, r3
 800154a:	f7fe ffeb 	bl	8000524 <__aeabi_i2d>
 800154e:	a33a      	add	r3, pc, #232	; (adr r3, 8001638 <commandRead+0x648>)
 8001550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001554:	f7ff f850 	bl	80005f8 <__aeabi_dmul>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	6839      	ldr	r1, [r7, #0]
 800155e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
						duty_cmd->target_point.y = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 8001562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001564:	3304      	adds	r3, #4
 8001566:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	4413      	add	r3, r2
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffd7 	bl	8000524 <__aeabi_i2d>
 8001576:	a330      	add	r3, pc, #192	; (adr r3, 8001638 <commandRead+0x648>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	f7ff f83c 	bl	80005f8 <__aeabi_dmul>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	6839      	ldr	r1, [r7, #0]
 8001586:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
						duty_cmd->target_point.z = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 800158a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800158c:	3304      	adds	r3, #4
 800158e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	4413      	add	r3, r2
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f7fe ffc3 	bl	8000524 <__aeabi_i2d>
 800159e:	a326      	add	r3, pc, #152	; (adr r3, 8001638 <commandRead+0x648>)
 80015a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a4:	f7ff f828 	bl	80005f8 <__aeabi_dmul>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	6839      	ldr	r1, [r7, #0]
 80015ae:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
						duty_cmd->target_point.roll = (double)(*(int32_t*)(&message[temp_pointer+=4]))*COR_INVERSE_SCALE;
 80015b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015b4:	3304      	adds	r3, #4
 80015b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	4413      	add	r3, r2
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe ffaf 	bl	8000524 <__aeabi_i2d>
 80015c6:	a31c      	add	r3, pc, #112	; (adr r3, 8001638 <commandRead+0x648>)
 80015c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015cc:	f7ff f814 	bl	80005f8 <__aeabi_dmul>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	6839      	ldr	r1, [r7, #0]
 80015d6:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
						duty_cmd->target_point.object_type = message[temp_pointer+=4];
 80015da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015dc:	3304      	adds	r3, #4
 80015de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	4413      	add	r3, r2
 80015e6:	781a      	ldrb	r2, [r3, #0]
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
						duty_cmd->target_point.t = (double)(TIM2->CNT);
 80015ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ff85 	bl	8000504 <__aeabi_ui2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	6839      	ldr	r1, [r7, #0]
 8001600:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
						duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	2201      	movs	r2, #1
 8001608:	745a      	strb	r2, [r3, #17]
						duty_cmd->path_type = DUTY_PATH_LINE;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	2200      	movs	r2, #0
 800160e:	739a      	strb	r2, [r3, #14]
						duty_cmd->space_type = DUTY_SPACE_TASK;
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	2200      	movs	r2, #0
 8001614:	735a      	strb	r2, [r3, #13]
						duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	2200      	movs	r2, #0
 800161a:	731a      	strb	r2, [r3, #12]
						duty_cmd->trajec_type = DUTY_TRAJECTORY_LSPB;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	2200      	movs	r2, #0
 8001620:	741a      	strb	r2, [r3, #16]
					}else{
						return CMD_ERROR;
					}
					duty_cmd->robot_method = SCARA_METHOD_PICK_AND_PLACE;
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	2204      	movs	r2, #4
 8001626:	705a      	strb	r2, [r3, #1]
					duty_cmd->change_method = FALSE;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
					return CMD_OBJECT_DETECTED;
 800162e:	2318      	movs	r3, #24
 8001630:	e027      	b.n	8001682 <commandRead+0x692>
						return CMD_ERROR;
 8001632:	2316      	movs	r3, #22
 8001634:	e025      	b.n	8001682 <commandRead+0x692>
 8001636:	bf00      	nop
 8001638:	a0000000 	.word	0xa0000000
 800163c:	3eb0c6f7 	.word	0x3eb0c6f7
 8001640:	20004d60 	.word	0x20004d60
				}
				break;

				case CMD_SETUP_CONVEYOR_SPEED:
				{
					if (length == 6) { // 1 int32_t number + 2 define byte
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	2b06      	cmp	r3, #6
 8001648:	d114      	bne.n	8001674 <commandRead+0x684>
						temp_pointer = 2;
 800164a:	2302      	movs	r3, #2
 800164c:	62fb      	str	r3, [r7, #44]	; 0x2c
						conveyor_speed = (double)(*(int32_t*)(&message[temp_pointer]))*COR_INVERSE_SCALE;
 800164e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	4413      	add	r3, r2
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe ff64 	bl	8000524 <__aeabi_i2d>
 800165c:	a30d      	add	r3, pc, #52	; (adr r3, 8001694 <commandRead+0x6a4>)
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	f7fe ffc9 	bl	80005f8 <__aeabi_dmul>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	4909      	ldr	r1, [pc, #36]	; (8001690 <commandRead+0x6a0>)
 800166c:	e9c1 2300 	strd	r2, r3, [r1]
						return CMD_SETUP_CONVEYOR_SPEED;
 8001670:	2319      	movs	r3, #25
 8001672:	e006      	b.n	8001682 <commandRead+0x692>
					}else{
						return CMD_ERROR;
 8001674:	2316      	movs	r3, #22
 8001676:	e004      	b.n	8001682 <commandRead+0x692>
				break;

				//Unknow command id
				default:
				{
					return CMD_ERROR;
 8001678:	2316      	movs	r3, #22
 800167a:	e002      	b.n	8001682 <commandRead+0x692>
        break;

        //unknow protocol id
        default:
        {
            return PROTOCOL_ERROR;
 800167c:	2317      	movs	r3, #23
 800167e:	e000      	b.n	8001682 <commandRead+0x692>
        break;
 8001680:	bf00      	nop
        }
    }
}
 8001682:	4618      	mov	r0, r3
 8001684:	3730      	adds	r7, #48	; 0x30
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	f3af 8000 	nop.w
 8001690:	20000ba0 	.word	0x20000ba0
 8001694:	a0000000 	.word	0xa0000000
 8001698:	3eb0c6f7 	.word	0x3eb0c6f7

0800169c <commandReply>:

Robot_RespondTypedef	commandReply	(Robot_CommandTypedef cmd_type,
										DUTY_Command_TypeDef duty_cmd,
										uint8_t *detail, int32_t *detail_length) {
 800169c:	b082      	sub	sp, #8
 800169e:	b580      	push	{r7, lr}
 80016a0:	b0e2      	sub	sp, #392	; 0x188
 80016a2:	af2e      	add	r7, sp, #184	; 0xb8
 80016a4:	4601      	mov	r1, r0
 80016a6:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 80016aa:	e880 000c 	stmia.w	r0, {r2, r3}
 80016ae:	460b      	mov	r3, r1
 80016b0:	71fb      	strb	r3, [r7, #7]
	Robot_RespondTypedef ret;

	switch(cmd_type) {
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	2b19      	cmp	r3, #25
 80016b6:	f200 8188 	bhi.w	80019ca <commandReply+0x32e>
 80016ba:	a201      	add	r2, pc, #4	; (adr r2, 80016c0 <commandReply+0x24>)
 80016bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c0:	08001729 	.word	0x08001729
 80016c4:	08001729 	.word	0x08001729
 80016c8:	08001729 	.word	0x08001729
 80016cc:	08001729 	.word	0x08001729
 80016d0:	08001729 	.word	0x08001729
 80016d4:	08001729 	.word	0x08001729
 80016d8:	08001729 	.word	0x08001729
 80016dc:	08001731 	.word	0x08001731
 80016e0:	080017ab 	.word	0x080017ab
 80016e4:	080017df 	.word	0x080017df
 80016e8:	08001875 	.word	0x08001875
 80016ec:	08001951 	.word	0x08001951
 80016f0:	08001729 	.word	0x08001729
 80016f4:	080019ed 	.word	0x080019ed
 80016f8:	080019ed 	.word	0x080019ed
 80016fc:	080019ed 	.word	0x080019ed
 8001700:	080019ed 	.word	0x080019ed
 8001704:	080019ed 	.word	0x080019ed
 8001708:	080019ed 	.word	0x080019ed
 800170c:	08001959 	.word	0x08001959
 8001710:	08001961 	.word	0x08001961
 8001714:	08001969 	.word	0x08001969
 8001718:	080019a9 	.word	0x080019a9
 800171c:	080019cb 	.word	0x080019cb
 8001720:	08001729 	.word	0x08001729
 8001724:	08001949 	.word	0x08001949
	case CMD_MOTOR_TEST:
	case CMD_MOVE_CIRCLE:
	case CMD_MOVE_JOINT:
	case CMD_OBJECT_DETECTED:
	case CMD_ROTATE_SINGLE:
		ret = RPD_DUTY;
 8001728:	2309      	movs	r3, #9
 800172a:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 800172e:	e15e      	b.n	80019ee <commandReply+0x352>
	case CMD_OUTPUT:
		{
			if (1 == duty_cmd.sub_para_int) {
 8001730:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001734:	2b01      	cmp	r3, #1
 8001736:	d110      	bne.n	800175a <commandReply+0xbe>
				scaraSetOutput(1);
 8001738:	2001      	movs	r0, #1
 800173a:	f008 fde1 	bl	800a300 <scaraSetOutput>
				// strcpy( (char *)detail, "Output ON");
				// detail_length += 9;
				detail[(*detail_length)++] = OUTPUT_ON;
 800173e:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	1c59      	adds	r1, r3, #1
 8001746:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 800174a:	6011      	str	r1, [r2, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001752:	4413      	add	r3, r2
 8001754:	220d      	movs	r2, #13
 8001756:	701a      	strb	r2, [r3, #0]
 8001758:	e023      	b.n	80017a2 <commandReply+0x106>
			} else if (0 == duty_cmd.sub_para_int) {
 800175a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800175e:	2b00      	cmp	r3, #0
 8001760:	d110      	bne.n	8001784 <commandReply+0xe8>
				scaraSetOutput(0);
 8001762:	2000      	movs	r0, #0
 8001764:	f008 fdcc 	bl	800a300 <scaraSetOutput>
				detail[(*detail_length)++] = OUTPUT_OFF;
 8001768:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	1c59      	adds	r1, r3, #1
 8001770:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001774:	6011      	str	r1, [r2, #0]
 8001776:	461a      	mov	r2, r3
 8001778:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800177c:	4413      	add	r3, r2
 800177e:	220e      	movs	r2, #14
 8001780:	701a      	strb	r2, [r3, #0]
 8001782:	e00e      	b.n	80017a2 <commandReply+0x106>
			} else {
				// strcpy( (char *)detail, "Wrong Value");
				// detail_length += 11;
				detail[(*detail_length)++] = WRONG_OUTPUT_VALUE ;
 8001784:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	1c59      	adds	r1, r3, #1
 800178c:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001790:	6011      	str	r1, [r2, #0]
 8001792:	461a      	mov	r2, r3
 8001794:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001798:	4413      	add	r3, r2
 800179a:	220f      	movs	r2, #15
 800179c:	701a      	strb	r2, [r3, #0]
				return RPD_ERROR;
 800179e:	2307      	movs	r3, #7
 80017a0:	e127      	b.n	80019f2 <commandReply+0x356>
			}
			ret = RPD_OK;
 80017a2:	2308      	movs	r3, #8
 80017a4:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}
		break;
 80017a8:	e121      	b.n	80019ee <commandReply+0x352>
	case CMD_READ_STATUS:
		{
			SCARA_ModeTypeDef		current_mode;
			SCARA_DutyStateTypeDef 	current_state;
			current_mode	 = scaraGetMode();
 80017aa:	f008 fe0b 	bl	800a3c4 <scaraGetMode>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
			current_state	 = scaraGetDutyState();
 80017b4:	f008 fe1e 	bl	800a3f4 <scaraGetDutyState>
 80017b8:	4603      	mov	r3, r0
 80017ba:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
			if ( SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 80017be:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d107      	bne.n	80017d6 <commandReply+0x13a>
 80017c6:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d103      	bne.n	80017d6 <commandReply+0x13a>
				ret = RPD_IDLE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
			} else {
				ret = RPD_BUSY;
			}
		}
		break;
 80017d4:	e10b      	b.n	80019ee <commandReply+0x352>
				ret = RPD_BUSY;
 80017d6:	2301      	movs	r3, #1
 80017d8:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 80017dc:	e107      	b.n	80019ee <commandReply+0x352>
	case CMD_READ_POSITION:
		{
			SCARA_PositionTypeDef position;
			if(position_type == REAL_POSITION_DATA || position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 80017de:	4b88      	ldr	r3, [pc, #544]	; (8001a00 <commandReply+0x364>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d003      	beq.n	80017ee <commandReply+0x152>
 80017e6:	4b86      	ldr	r3, [pc, #536]	; (8001a00 <commandReply+0x364>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d113      	bne.n	8001816 <commandReply+0x17a>
				lowlayer_readTruePosition(&position);
 80017ee:	f107 0308 	add.w	r3, r7, #8
 80017f2:	4618      	mov	r0, r3
 80017f4:	f002 fe90 	bl	8004518 <lowlayer_readTruePosition>
				kinematicForward(&position);
 80017f8:	f107 0308 	add.w	r3, r7, #8
 80017fc:	4618      	mov	r0, r3
 80017fe:	f001 ffb7 	bl	8003770 <kinematicForward>
				if(position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 8001802:	4b7f      	ldr	r3, [pc, #508]	; (8001a00 <commandReply+0x364>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d11e      	bne.n	8001848 <commandReply+0x1ac>
					scaraUpdatePosition(&position);
 800180a:	f107 0308 	add.w	r3, r7, #8
 800180e:	4618      	mov	r0, r3
 8001810:	f008 fdc8 	bl	800a3a4 <scaraUpdatePosition>
				if(position_type == REAL_POSITION_DATA_PLUS_UPDATE){
 8001814:	e018      	b.n	8001848 <commandReply+0x1ac>
				}
			}else if(position_type == ESTIMATE_POSITION_DATA){
 8001816:	4b7a      	ldr	r3, [pc, #488]	; (8001a00 <commandReply+0x364>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d105      	bne.n	800182a <commandReply+0x18e>
				scaraGetPosition(&position);
 800181e:	f107 0308 	add.w	r3, r7, #8
 8001822:	4618      	mov	r0, r3
 8001824:	f008 fdae 	bl	800a384 <scaraGetPosition>
 8001828:	e00e      	b.n	8001848 <commandReply+0x1ac>
			}else{
				detail[(*detail_length)++] = WRONG_READ_POSITION_TYPE;
 800182a:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	1c59      	adds	r1, r3, #1
 8001832:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001836:	6011      	str	r1, [r2, #0]
 8001838:	461a      	mov	r2, r3
 800183a:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800183e:	4413      	add	r3, r2
 8001840:	2210      	movs	r2, #16
 8001842:	701a      	strb	r2, [r3, #0]
				return RPD_ERROR;
 8001844:	2307      	movs	r3, #7
 8001846:	e0d4      	b.n	80019f2 <commandReply+0x356>
			}
			*detail_length = scaraPosition_packaging(detail, position);
 8001848:	4668      	mov	r0, sp
 800184a:	f107 0310 	add.w	r3, r7, #16
 800184e:	22b8      	movs	r2, #184	; 0xb8
 8001850:	4619      	mov	r1, r3
 8001852:	f014 f9ed 	bl	8015c30 <memcpy>
 8001856:	f107 0308 	add.w	r3, r7, #8
 800185a:	cb0c      	ldmia	r3, {r2, r3}
 800185c:	f8d7 0298 	ldr.w	r0, [r7, #664]	; 0x298
 8001860:	f008 fdfa 	bl	800a458 <scaraPosition_packaging>
 8001864:	4602      	mov	r2, r0
 8001866:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800186a:	601a      	str	r2, [r3, #0]
			ret =  RPD_POSITION;
 800186c:	2302      	movs	r3, #2
 800186e:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}
		break;
 8001872:	e0bc      	b.n	80019ee <commandReply+0x352>
	case CMD_SETTING:
		if ( DUTY_COORDINATES_ABS == duty_cmd.coordinate_type) {
 8001874:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8001878:	2b00      	cmp	r3, #0
 800187a:	d10d      	bne.n	8001898 <commandReply+0x1fc>
			// strcpy( (char *)detail, "ABSOLUTE.");
			// detail_length += 9;
			detail[(*detail_length)++] = ABSOLUTE;
 800187c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	1c59      	adds	r1, r3, #1
 8001884:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001888:	6011      	str	r1, [r2, #0]
 800188a:	461a      	mov	r2, r3
 800188c:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001890:	4413      	add	r3, r2
 8001892:	2211      	movs	r2, #17
 8001894:	701a      	strb	r2, [r3, #0]
 8001896:	e020      	b.n	80018da <commandReply+0x23e>
		} else if ( DUTY_COORDINATES_REL == duty_cmd.coordinate_type) {
 8001898:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 800189c:	2b01      	cmp	r3, #1
 800189e:	d10d      	bne.n	80018bc <commandReply+0x220>
			detail[(*detail_length)++] = RELATIVE;
 80018a0:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	1c59      	adds	r1, r3, #1
 80018a8:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 80018ac:	6011      	str	r1, [r2, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 80018b4:	4413      	add	r3, r2
 80018b6:	2212      	movs	r2, #18
 80018b8:	701a      	strb	r2, [r3, #0]
 80018ba:	e00e      	b.n	80018da <commandReply+0x23e>
		} else {
			detail[(*detail_length)++] = WRONG_COORDINATE;
 80018bc:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	1c59      	adds	r1, r3, #1
 80018c4:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 80018c8:	6011      	str	r1, [r2, #0]
 80018ca:	461a      	mov	r2, r3
 80018cc:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 80018d0:	4413      	add	r3, r2
 80018d2:	220c      	movs	r2, #12
 80018d4:	701a      	strb	r2, [r3, #0]
			return RPD_ERROR;
 80018d6:	2307      	movs	r3, #7
 80018d8:	e08b      	b.n	80019f2 <commandReply+0x356>
		}

		if ( DUTY_TRAJECTORY_LSPB == duty_cmd.trajec_type) {
 80018da:	f897 30e8 	ldrb.w	r3, [r7, #232]	; 0xe8
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10d      	bne.n	80018fe <commandReply+0x262>
			detail[(*detail_length)++] = LSPB;
 80018e2:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	1c59      	adds	r1, r3, #1
 80018ea:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 80018ee:	6011      	str	r1, [r2, #0]
 80018f0:	461a      	mov	r2, r3
 80018f2:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 80018f6:	4413      	add	r3, r2
 80018f8:	2213      	movs	r2, #19
 80018fa:	701a      	strb	r2, [r3, #0]
 80018fc:	e020      	b.n	8001940 <commandReply+0x2a4>
		} else if ( DUTY_TRAJECTORY_SCURVE == duty_cmd.trajec_type) {
 80018fe:	f897 30e8 	ldrb.w	r3, [r7, #232]	; 0xe8
 8001902:	2b01      	cmp	r3, #1
 8001904:	d10d      	bne.n	8001922 <commandReply+0x286>
			detail[(*detail_length)++] = S_CURVE;
 8001906:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	1c59      	adds	r1, r3, #1
 800190e:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001912:	6011      	str	r1, [r2, #0]
 8001914:	461a      	mov	r2, r3
 8001916:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800191a:	4413      	add	r3, r2
 800191c:	2214      	movs	r2, #20
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	e00e      	b.n	8001940 <commandReply+0x2a4>
		} else {
			detail[(*detail_length)++] = WRONG_TRAJECTORY_TYPE;
 8001922:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	1c59      	adds	r1, r3, #1
 800192a:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 800192e:	6011      	str	r1, [r2, #0]
 8001930:	461a      	mov	r2, r3
 8001932:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 8001936:	4413      	add	r3, r2
 8001938:	2205      	movs	r2, #5
 800193a:	701a      	strb	r2, [r3, #0]
			return RPD_ERROR;
 800193c:	2307      	movs	r3, #7
 800193e:	e058      	b.n	80019f2 <commandReply+0x356>
		}		
		ret = RPD_OK;
 8001940:	2308      	movs	r3, #8
 8001942:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001946:	e052      	b.n	80019ee <commandReply+0x352>
	case CMD_SETUP_CONVEYOR_SPEED:
		ret = RPD_OK;
 8001948:	2308      	movs	r3, #8
 800194a:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 800194e:	e04e      	b.n	80019ee <commandReply+0x352>
	case CMD_METHOD_CHANGE:
		ret = RPD_DUTY;
 8001950:	2309      	movs	r3, #9
 8001952:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001956:	e04a      	b.n	80019ee <commandReply+0x352>
	case CMD_JOB_PUSH_OUTPUT:
		break;
	case CMD_JOB_TEST:
		break;
	case CMD_JOB_RUN:
		ret = RPD_DUTY;
 8001958:	2309      	movs	r3, #9
 800195a:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 800195e:	e046      	b.n	80019ee <commandReply+0x352>
	case CMD_KEYBOARD:
		ret = RPD_DUTY;
 8001960:	2309      	movs	r3, #9
 8001962:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 8001966:	e042      	b.n	80019ee <commandReply+0x352>
	case CMD_KEY_SPEED:
		// sprintf((char*) detail, "MANUAL SPEED = %d", duty_cmd.key_speed);
		detail[(*detail_length)++] = MANUAL_SPEED;
 8001968:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	1c59      	adds	r1, r3, #1
 8001970:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001974:	6011      	str	r1, [r2, #0]
 8001976:	461a      	mov	r2, r3
 8001978:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800197c:	4413      	add	r3, r2
 800197e:	2216      	movs	r2, #22
 8001980:	701a      	strb	r2, [r3, #0]
		detail[(*detail_length)++] = (uint8_t)(duty_cmd.key_speed);
 8001982:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8001986:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	1c59      	adds	r1, r3, #1
 800198e:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 8001992:	6011      	str	r1, [r2, #0]
 8001994:	461a      	mov	r2, r3
 8001996:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 800199a:	4413      	add	r3, r2
 800199c:	b2c2      	uxtb	r2, r0
 800199e:	701a      	strb	r2, [r3, #0]
		ret = RPD_OK;
 80019a0:	2308      	movs	r3, #8
 80019a2:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 80019a6:	e022      	b.n	80019ee <commandReply+0x352>
	case CMD_ERROR:
		// strcpy( (char *)detail, "Check parameters");
		detail[(*detail_length)++] = CHECK_PARAMETER;
 80019a8:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	1c59      	adds	r1, r3, #1
 80019b0:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 80019b4:	6011      	str	r1, [r2, #0]
 80019b6:	461a      	mov	r2, r3
 80019b8:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 80019bc:	4413      	add	r3, r2
 80019be:	2215      	movs	r2, #21
 80019c0:	701a      	strb	r2, [r3, #0]
		ret = RPD_ERROR;
 80019c2:	2307      	movs	r3, #7
 80019c4:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		break;
 80019c8:	e011      	b.n	80019ee <commandReply+0x352>
	default:
		// strcpy( (char *)detail, "Unknown command");
		detail[(*detail_length)++] = UNKNOW_COMMAND;
 80019ca:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	1c59      	adds	r1, r3, #1
 80019d2:	f8d7 229c 	ldr.w	r2, [r7, #668]	; 0x29c
 80019d6:	6011      	str	r1, [r2, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	f8d7 3298 	ldr.w	r3, [r7, #664]	; 0x298
 80019de:	4413      	add	r3, r2
 80019e0:	2217      	movs	r2, #23
 80019e2:	701a      	strb	r2, [r3, #0]
		ret = RPD_ERROR;
 80019e4:	2307      	movs	r3, #7
 80019e6:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
 80019ea:	e000      	b.n	80019ee <commandReply+0x352>
		break;
 80019ec:	bf00      	nop
	}
	return ret;
 80019ee:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	37d0      	adds	r7, #208	; 0xd0
 80019f6:	46bd      	mov	sp, r7
 80019f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80019fc:	b002      	add	sp, #8
 80019fe:	4770      	bx	lr
 8001a00:	20004d60 	.word	0x20004d60

08001a04 <commandRespond1>:

int32_t				commandRespond1	(Robot_RespondTypedef rpd,
										int32_t id_command,
										char *detail,
										int32_t detail_length,
										char *respond) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60b9      	str	r1, [r7, #8]
 8001a0c:	607a      	str	r2, [r7, #4]
 8001a0e:	603b      	str	r3, [r7, #0]
 8001a10:	4603      	mov	r3, r0
 8001a12:	73fb      	strb	r3, [r7, #15]
	int32_t out_length = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
	respond[out_length++] = 0x28;
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	1c5a      	adds	r2, r3, #1
 8001a1c:	617a      	str	r2, [r7, #20]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	6a3b      	ldr	r3, [r7, #32]
 8001a22:	4413      	add	r3, r2
 8001a24:	2228      	movs	r2, #40	; 0x28
 8001a26:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = RESPONSE_TRANSMISION;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	1c5a      	adds	r2, r3, #1
 8001a2c:	617a      	str	r2, [r7, #20]
 8001a2e:	461a      	mov	r2, r3
 8001a30:	6a3b      	ldr	r3, [r7, #32]
 8001a32:	4413      	add	r3, r2
 8001a34:	2202      	movs	r2, #2
 8001a36:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = rpd;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	1c5a      	adds	r2, r3, #1
 8001a3c:	617a      	str	r2, [r7, #20]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	6a3b      	ldr	r3, [r7, #32]
 8001a42:	4413      	add	r3, r2
 8001a44:	7bfa      	ldrb	r2, [r7, #15]
 8001a46:	701a      	strb	r2, [r3, #0]
	respond[out_length++] = id_command;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	1c5a      	adds	r2, r3, #1
 8001a4c:	617a      	str	r2, [r7, #20]
 8001a4e:	461a      	mov	r2, r3
 8001a50:	6a3b      	ldr	r3, [r7, #32]
 8001a52:	4413      	add	r3, r2
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	701a      	strb	r2, [r3, #0]
	if(detail_length != 0){
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d00c      	beq.n	8001a7a <commandRespond1+0x76>
		memcpy(&respond[out_length], detail, detail_length);
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	6a3a      	ldr	r2, [r7, #32]
 8001a64:	4413      	add	r3, r2
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f014 f8e0 	bl	8015c30 <memcpy>
		out_length += detail_length;
 8001a70:	697a      	ldr	r2, [r7, #20]
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	4413      	add	r3, r2
 8001a76:	617b      	str	r3, [r7, #20]
 8001a78:	e007      	b.n	8001a8a <commandRespond1+0x86>
	}else{
		respond[out_length++] = NONE;
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	1c5a      	adds	r2, r3, #1
 8001a7e:	617a      	str	r2, [r7, #20]
 8001a80:	461a      	mov	r2, r3
 8001a82:	6a3b      	ldr	r3, [r7, #32]
 8001a84:	4413      	add	r3, r2
 8001a86:	2222      	movs	r2, #34	; 0x22
 8001a88:	701a      	strb	r2, [r3, #0]
	}
	respond[out_length++] = 0x29;
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	617a      	str	r2, [r7, #20]
 8001a90:	461a      	mov	r2, r3
 8001a92:	6a3b      	ldr	r3, [r7, #32]
 8001a94:	4413      	add	r3, r2
 8001a96:	2229      	movs	r2, #41	; 0x29
 8001a98:	701a      	strb	r2, [r3, #0]

	return out_length;
 8001a9a:	697b      	ldr	r3, [r7, #20]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3718      	adds	r7, #24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <LOG_REPORT>:
 *  line		: line code number
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t LOG_REPORT(char *message, uint16_t line) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b096      	sub	sp, #88	; 0x58
 8001aa8:	af02      	add	r7, sp, #8
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
	uint8_t temp_buff[64];
	int32_t len;

	len = snprintf((char*)temp_buff, 63, "%d, %s \r\n", line, message);
 8001ab0:	887a      	ldrh	r2, [r7, #2]
 8001ab2:	f107 0008 	add.w	r0, r7, #8
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	4613      	mov	r3, r2
 8001abc:	4a17      	ldr	r2, [pc, #92]	; (8001b1c <LOG_REPORT+0x78>)
 8001abe:	213f      	movs	r1, #63	; 0x3f
 8001ac0:	f015 f830 	bl	8016b24 <sniprintf>
 8001ac4:	64f8      	str	r0, [r7, #76]	; 0x4c
	if (-1 == len) {
 8001ac6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001acc:	d101      	bne.n	8001ad2 <LOG_REPORT+0x2e>
		return FALSE;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	e01f      	b.n	8001b12 <LOG_REPORT+0x6e>
	}
	ringBuff_PushArray(&uart_tx_ringbuff, temp_buff, len);
 8001ad2:	f107 0308 	add.w	r3, r7, #8
 8001ad6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4811      	ldr	r0, [pc, #68]	; (8001b20 <LOG_REPORT+0x7c>)
 8001adc:	f002 fa71 	bl	8003fc2 <ringBuff_PushArray>
	if (HAL_DMA_GetState(&hdma_uart4_tx) == HAL_DMA_STATE_BUSY) {
 8001ae0:	4810      	ldr	r0, [pc, #64]	; (8001b24 <LOG_REPORT+0x80>)
 8001ae2:	f00a f817 	bl	800bb14 <HAL_DMA_GetState>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d101      	bne.n	8001af0 <LOG_REPORT+0x4c>
		return TRUE;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e010      	b.n	8001b12 <LOG_REPORT+0x6e>
	}// dma busy
	uint16_t size_dma;
	size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 8001af0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001af4:	490c      	ldr	r1, [pc, #48]	; (8001b28 <LOG_REPORT+0x84>)
 8001af6:	480a      	ldr	r0, [pc, #40]	; (8001b20 <LOG_REPORT+0x7c>)
 8001af8:	f002 fa8b 	bl	8004012 <ringBuff_PopArray>
 8001afc:	4603      	mov	r3, r0
 8001afe:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 8001b02:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001b06:	461a      	mov	r2, r3
 8001b08:	4907      	ldr	r1, [pc, #28]	; (8001b28 <LOG_REPORT+0x84>)
 8001b0a:	4808      	ldr	r0, [pc, #32]	; (8001b2c <LOG_REPORT+0x88>)
 8001b0c:	f00c fd7a 	bl	800e604 <HAL_UART_Transmit_DMA>
	return TRUE;
 8001b10:	2301      	movs	r3, #1
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3750      	adds	r7, #80	; 0x50
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	0801bee0 	.word	0x0801bee0
 8001b20:	2000040c 	.word	0x2000040c
 8001b24:	20005e28 	.word	0x20005e28
 8001b28:	20004d64 	.word	0x20004d64
 8001b2c:	20005de8 	.word	0x20005de8

08001b30 <unPackPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	unPackPayload	(uint8_t *message_buff, int32_t in_lenght) {
 8001b30:	b5b0      	push	{r4, r5, r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
 8001b3a:	466b      	mov	r3, sp
 8001b3c:	461d      	mov	r5, r3
	if (in_lenght < MIN_MESSAGE_LENGHT) {
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	2b03      	cmp	r3, #3
 8001b42:	dc02      	bgt.n	8001b4a <unPackPayload+0x1a>
		return -1;
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
 8001b48:	e063      	b.n	8001c12 <unPackPayload+0xe2>
	}// check minimum lenght

	if ( (START_CHAR != message_buff[0]) || (END_CHAR != message_buff[in_lenght - 1]) ) {
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b28      	cmp	r3, #40	; 0x28
 8001b50:	d106      	bne.n	8001b60 <unPackPayload+0x30>
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	3b01      	subs	r3, #1
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b29      	cmp	r3, #41	; 0x29
 8001b5e:	d002      	beq.n	8001b66 <unPackPayload+0x36>
		return -1;
 8001b60:	f04f 33ff 	mov.w	r3, #4294967295
 8001b64:	e055      	b.n	8001c12 <unPackPayload+0xe2>
	}// check start char and end char

	int32_t out_lenght = in_lenght - 2;
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	3b02      	subs	r3, #2
 8001b6a:	613b      	str	r3, [r7, #16]
//		if ( (START_CHAR == message_buff[i]) || (END_CHAR == message_buff[i]) || (ADD_CHAR == message_buff[i]) ) {
//			out_lenght--;
//		}
//	}// compute output buffer lenght

	uint8_t temp_buff[out_lenght];
 8001b6c:	693c      	ldr	r4, [r7, #16]
 8001b6e:	1e63      	subs	r3, r4, #1
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	4623      	mov	r3, r4
 8001b74:	4618      	mov	r0, r3
 8001b76:	f04f 0100 	mov.w	r1, #0
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	f04f 0300 	mov.w	r3, #0
 8001b82:	00cb      	lsls	r3, r1, #3
 8001b84:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001b88:	00c2      	lsls	r2, r0, #3
 8001b8a:	4623      	mov	r3, r4
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f04f 0100 	mov.w	r1, #0
 8001b92:	f04f 0200 	mov.w	r2, #0
 8001b96:	f04f 0300 	mov.w	r3, #0
 8001b9a:	00cb      	lsls	r3, r1, #3
 8001b9c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001ba0:	00c2      	lsls	r2, r0, #3
 8001ba2:	4623      	mov	r3, r4
 8001ba4:	3307      	adds	r3, #7
 8001ba6:	08db      	lsrs	r3, r3, #3
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	ebad 0d03 	sub.w	sp, sp, r3
 8001bae:	466b      	mov	r3, sp
 8001bb0:	3300      	adds	r3, #0
 8001bb2:	60bb      	str	r3, [r7, #8]

	out_lenght = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	613b      	str	r3, [r7, #16]
	for (int32_t i = 0; i < (in_lenght - 1); i++) {
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
 8001bbc:	e017      	b.n	8001bee <unPackPayload+0xbe>
		if ( (START_CHAR == message_buff[i]) ||	(END_CHAR == message_buff[i]) ) {
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b28      	cmp	r3, #40	; 0x28
 8001bc8:	d00e      	beq.n	8001be8 <unPackPayload+0xb8>
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	4413      	add	r3, r2
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b29      	cmp	r3, #41	; 0x29
 8001bd4:	d008      	beq.n	8001be8 <unPackPayload+0xb8>
			;
//		} else if ( (ADD_CHAR == message_buff[i]) ) {
//			temp_buff[out_lenght++] = message_buff[++i] ^ XOR_CHAR;
		}
		else {
			temp_buff[out_lenght++] = message_buff[i];
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	441a      	add	r2, r3
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1c59      	adds	r1, r3, #1
 8001be0:	6139      	str	r1, [r7, #16]
 8001be2:	7811      	ldrb	r1, [r2, #0]
 8001be4:	68ba      	ldr	r2, [r7, #8]
 8001be6:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < (in_lenght - 1); i++) {
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	3301      	adds	r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	3b01      	subs	r3, #1
 8001bf2:	697a      	ldr	r2, [r7, #20]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	dbe2      	blt.n	8001bbe <unPackPayload+0x8e>
		}
	}
	memset((uint8_t*)message_buff, 0, in_lenght);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f014 f83e 	bl	8015c80 <memset>
	memmove(message_buff, temp_buff, out_lenght);
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f014 f81e 	bl	8015c4c <memmove>

	return out_lenght;
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	46ad      	mov	sp, r5
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3718      	adds	r7, #24
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bdb0      	pop	{r4, r5, r7, pc}

08001c1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <MX_DMA_Init+0x3c>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <MX_DMA_Init+0x3c>)
 8001c2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c30:	6313      	str	r3, [r2, #48]	; 0x30
 8001c32:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <MX_DMA_Init+0x3c>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2105      	movs	r1, #5
 8001c42:	200f      	movs	r0, #15
 8001c44:	f009 fc8a 	bl	800b55c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001c48:	200f      	movs	r0, #15
 8001c4a:	f009 fca3 	bl	800b594 <HAL_NVIC_EnableIRQ>

}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40023800 	.word	0x40023800

08001c5c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	4a07      	ldr	r2, [pc, #28]	; (8001c88 <vApplicationGetIdleTaskMemory+0x2c>)
 8001c6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	4a06      	ldr	r2, [pc, #24]	; (8001c8c <vApplicationGetIdleTaskMemory+0x30>)
 8001c72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c7a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001c7c:	bf00      	nop
 8001c7e:	3714      	adds	r7, #20
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	20000ba8 	.word	0x20000ba8
 8001c8c:	20000bfc 	.word	0x20000bfc

08001c90 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001c90:	b5b0      	push	{r4, r5, r7, lr}
 8001c92:	b094      	sub	sp, #80	; 0x50
 8001c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
       
  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of usbTxMutex */
  osMutexDef(usbTxMutex);
 8001c96:	2300      	movs	r3, #0
 8001c98:	64bb      	str	r3, [r7, #72]	; 0x48
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  usbTxMutexHandle = osMutexCreate(osMutex(usbTxMutex));
 8001c9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f010 fcba 	bl	801261c <osMutexCreate>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	4a1d      	ldr	r2, [pc, #116]	; (8001d20 <MX_FREERTOS_Init+0x90>)
 8001cac:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	  /* Create the queue(s) */
	  /* definition and creation of commandMail */
	  osMailQDef(commandMail, 1, DUTY_Command_TypeDef);
 8001cae:	2301      	movs	r3, #1
 8001cb0:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cb2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cb8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001cbc:	643b      	str	r3, [r7, #64]	; 0x40
	  commandMailHandle = osMailCreate(osMailQ(commandMail), NULL);
 8001cbe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f010 fdc1 	bl	801284c <osMailCreate>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	4a15      	ldr	r2, [pc, #84]	; (8001d24 <MX_FREERTOS_Init+0x94>)
 8001cce:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 2048);
 8001cd0:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <MX_FREERTOS_Init+0x98>)
 8001cd2:	f107 041c 	add.w	r4, r7, #28
 8001cd6:	461d      	mov	r5, r3
 8001cd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cdc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ce0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001ce4:	f107 031c 	add.w	r3, r7, #28
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f010 fba9 	bl	8012442 <osThreadCreate>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4a0e      	ldr	r2, [pc, #56]	; (8001d2c <MX_FREERTOS_Init+0x9c>)
 8001cf4:	6013      	str	r3, [r2, #0]

  /* definition and creation of USB_RX_Check_ */
  osThreadDef(USB_RX_Check_, Start_USB_RX_Task, osPriorityNormal, 0, 1024);
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <MX_FREERTOS_Init+0xa0>)
 8001cf8:	463c      	mov	r4, r7
 8001cfa:	461d      	mov	r5, r3
 8001cfc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d00:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d04:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  USB_RX_Check_Handle = osThreadCreate(osThread(USB_RX_Check_), NULL);
 8001d08:	463b      	mov	r3, r7
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f010 fb98 	bl	8012442 <osThreadCreate>
 8001d12:	4603      	mov	r3, r0
 8001d14:	4a07      	ldr	r2, [pc, #28]	; (8001d34 <MX_FREERTOS_Init+0xa4>)
 8001d16:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001d18:	bf00      	nop
 8001d1a:	3750      	adds	r7, #80	; 0x50
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d20:	20004e68 	.word	0x20004e68
 8001d24:	20004e6c 	.word	0x20004e6c
 8001d28:	0801bf0c 	.word	0x0801bf0c
 8001d2c:	20004e64 	.word	0x20004e64
 8001d30:	0801bf28 	.word	0x0801bf28
 8001d34:	20004e70 	.word	0x20004e70

08001d38 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d3a:	f6ad 0d74 	subw	sp, sp, #2164	; 0x874
 8001d3e:	af6c      	add	r7, sp, #432	; 0x1b0
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001d46:	f013 f9e1 	bl	801510c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  HAL_GPIO_WritePin(USB_SIGN_GPIO_Port, USB_SIGN_Pin, GPIO_PIN_SET); // Pull-up Resistor
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	2110      	movs	r1, #16
 8001d4e:	48da      	ldr	r0, [pc, #872]	; (80020b8 <StartDefaultTask+0x380>)
 8001d50:	f00a f96a 	bl	800c028 <HAL_GPIO_WritePin>

  osEvent 				ret_mail;
  DUTY_Command_TypeDef 	duty_cmd;
  DUTY_Command_TypeDef 	*dataMail;
  uint8_t 				isNewDuty = FALSE;
 8001d54:	2300      	movs	r3, #0
 8001d56:	f887 36bf 	strb.w	r3, [r7, #1727]	; 0x6bf
  int32_t					current_key_speed;
  double						run_time;

  SCARA_Pick_And_Place_Package *Object;
  SCARA_Pick_And_Place_State  operation_state;
  uint8_t object_tail_pointer = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	f887 369a 	strb.w	r3, [r7, #1690]	; 0x69a
  uint8_t object_head_pointer = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	f887 3699 	strb.w	r3, [r7, #1689]	; 0x699
  double state_time = 0;
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	f507 61d2 	add.w	r1, r7, #1680	; 0x690
 8001d72:	e9c1 2300 	strd	r2, r3, [r1]
  const SCARA_Slot_TypeDef SLot_Cordinate[NUM_OF_OBJECT] = {
 8001d76:	f107 0318 	add.w	r3, r7, #24
 8001d7a:	4ad0      	ldr	r2, [pc, #832]	; (80020bc <StartDefaultTask+0x384>)
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	4611      	mov	r1, r2
 8001d80:	2360      	movs	r3, #96	; 0x60
 8001d82:	461a      	mov	r2, r3
 8001d84:	f013 ff54 	bl	8015c30 <memcpy>
  		{200.0f, 200.0f, 0.0f} ,
  		{200.0f, 200.0f, 0.0f} ,
  		{200.0f, 200.0f, 0.0f}
  };

  LOG_REPORT("free_rtos.c: PROGRAM START...", __LINE__);
 8001d88:	21df      	movs	r1, #223	; 0xdf
 8001d8a:	48cd      	ldr	r0, [pc, #820]	; (80020c0 <StartDefaultTask+0x388>)
 8001d8c:	f7ff fe8a 	bl	8001aa4 <LOG_REPORT>

  // Init value
  current_method = scaraGetMethod();
 8001d90:	f008 fb24 	bl	800a3dc <scaraGetMethod>
 8001d94:	4603      	mov	r3, r0
 8001d96:	f887 36b7 	strb.w	r3, [r7, #1719]	; 0x6b7
  current_mode	 = scaraGetMode();
 8001d9a:	f008 fb13 	bl	800a3c4 <scaraGetMode>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	f887 36b6 	strb.w	r3, [r7, #1718]	; 0x6b6
  current_duty_state	 = scaraGetDutyState();
 8001da4:	f008 fb26 	bl	800a3f4 <scaraGetDutyState>
 8001da8:	4603      	mov	r3, r0
 8001daa:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5

  // Start up robot
  scaraStartup();
 8001dae:	f003 f8cf 	bl	8004f50 <scaraStartup>
  osDelay(10);
 8001db2:	200a      	movs	r0, #10
 8001db4:	f010 fb91 	bl	80124da <osDelay>
//   positionNext.Theta2 = PI/3;
//   positionNext.D3 = 10;
//   positionNext.Theta4 = 0;
//   positionNext.t = 0;

  positionNext.Theta1 = -1.48267f;
 8001db8:	49c2      	ldr	r1, [pc, #776]	; (80020c4 <StartDefaultTask+0x38c>)
 8001dba:	a3b7      	add	r3, pc, #732	; (adr r3, 8002098 <StartDefaultTask+0x360>)
 8001dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
  positionNext.Theta2 = 2.35575f;
 8001dc4:	49bf      	ldr	r1, [pc, #764]	; (80020c4 <StartDefaultTask+0x38c>)
 8001dc6:	a3b6      	add	r3, pc, #728	; (adr r3, 80020a0 <StartDefaultTask+0x368>)
 8001dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dcc:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
  positionNext.D3 = 0.034999;
 8001dd0:	49bc      	ldr	r1, [pc, #752]	; (80020c4 <StartDefaultTask+0x38c>)
 8001dd2:	a3b5      	add	r3, pc, #724	; (adr r3, 80020a8 <StartDefaultTask+0x370>)
 8001dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd8:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
  positionNext.Theta4 = 2.96586;
 8001ddc:	49b9      	ldr	r1, [pc, #740]	; (80020c4 <StartDefaultTask+0x38c>)
 8001dde:	a3b4      	add	r3, pc, #720	; (adr r3, 80020b0 <StartDefaultTask+0x378>)
 8001de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de4:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
  positionNext.t = 0;
 8001de8:	49b6      	ldr	r1, [pc, #728]	; (80020c4 <StartDefaultTask+0x38c>)
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	f04f 0300 	mov.w	r3, #0
 8001df2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

  kinematicForward(&positionNext);
 8001df6:	48b3      	ldr	r0, [pc, #716]	; (80020c4 <StartDefaultTask+0x38c>)
 8001df8:	f001 fcba 	bl	8003770 <kinematicForward>
  /* Infinite loop */
//Start Timer 7
	  HAL_TIM_Base_Start_IT(&htim7);
 8001dfc:	48b2      	ldr	r0, [pc, #712]	; (80020c8 <StartDefaultTask+0x390>)
 8001dfe:	f00b ffd0 	bl	800dda2 <HAL_TIM_Base_Start_IT>

  for(;;)
  {
	  /*---------Wait for Timer Trigger-----------*/
	  osSignalWait(0x01, osWaitForever); // Very Important
 8001e02:	463b      	mov	r3, r7
 8001e04:	f04f 32ff 	mov.w	r2, #4294967295
 8001e08:	2101      	movs	r1, #1
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f010 fbba 	bl	8012584 <osSignalWait>
	  /* 1--- Reset Value ---*/
	  respond_lenght		= 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	f8c7 368c 	str.w	r3, [r7, #1676]	; 0x68c
	  respond_packed_lenght = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f8c7 3688 	str.w	r3, [r7, #1672]	; 0x688
	  infor_lenght			= 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f8c7 3684 	str.w	r3, [r7, #1668]	; 0x684
	  infor_packed_lenght	= 0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	f8c7 3680 	str.w	r3, [r7, #1664]	; 0x680
	  task_usb_lenght		= 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	f8c7 367c 	str.w	r3, [r7, #1660]	; 0x67c
	  usb_lenght			= 0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f8c7 3678 	str.w	r3, [r7, #1656]	; 0x678
	  total_respond_length  = 0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
	  detail_ptr 			= 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f8c7 3674 	str.w	r3, [r7, #1652]	; 0x674
	  // Update new position
	  memcpy(&positionPrevios, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8001e40:	4aa2      	ldr	r2, [pc, #648]	; (80020cc <StartDefaultTask+0x394>)
 8001e42:	4ba3      	ldr	r3, [pc, #652]	; (80020d0 <StartDefaultTask+0x398>)
 8001e44:	4610      	mov	r0, r2
 8001e46:	4619      	mov	r1, r3
 8001e48:	23c0      	movs	r3, #192	; 0xc0
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	f013 fef0 	bl	8015c30 <memcpy>
	  memcpy(&positionCurrent, &positionNext, sizeof(SCARA_PositionTypeDef));
 8001e50:	4a9f      	ldr	r2, [pc, #636]	; (80020d0 <StartDefaultTask+0x398>)
 8001e52:	4b9c      	ldr	r3, [pc, #624]	; (80020c4 <StartDefaultTask+0x38c>)
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	23c0      	movs	r3, #192	; 0xc0
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	f013 fee8 	bl	8015c30 <memcpy>
//		  positionTrue.q = positionCurrent.q;
//	  }
//#endif
	  /* 2--- Check New Duty Phase ---*/
	  // Check mail
	  ret_mail = osMailGet(commandMailHandle, 0);
 8001e60:	4b9c      	ldr	r3, [pc, #624]	; (80020d4 <StartDefaultTask+0x39c>)
 8001e62:	6819      	ldr	r1, [r3, #0]
 8001e64:	f507 63ca 	add.w	r3, r7, #1616	; 0x650
 8001e68:	2200      	movs	r2, #0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f010 fd9a 	bl	80129a4 <osMailGet>
	  if ( ret_mail.status == osEventMail) {
 8001e70:	f8d7 3650 	ldr.w	r3, [r7, #1616]	; 0x650
 8001e74:	2b20      	cmp	r3, #32
 8001e76:	d116      	bne.n	8001ea6 <StartDefaultTask+0x16e>
		   dataMail = ret_mail.value.p;
 8001e78:	f8d7 3654 	ldr.w	r3, [r7, #1620]	; 0x654
 8001e7c:	f8c7 3670 	str.w	r3, [r7, #1648]	; 0x670
		   memcpy( &duty_cmd, dataMail, sizeof(DUTY_Command_TypeDef));
 8001e80:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001e84:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8001e88:	f8d7 1670 	ldr.w	r1, [r7, #1648]	; 0x670
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f013 fecf 	bl	8015c30 <memcpy>
		   isNewDuty = TRUE;
 8001e92:	2301      	movs	r3, #1
 8001e94:	f887 36bf 	strb.w	r3, [r7, #1727]	; 0x6bf
		   osMailFree(commandMailHandle, dataMail);/* free memory allocated for mail */
 8001e98:	4b8e      	ldr	r3, [pc, #568]	; (80020d4 <StartDefaultTask+0x39c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f8d7 1670 	ldr.w	r1, [r7, #1648]	; 0x670
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f010 fdf3 	bl	8012a8c <osMailFree>
	  }
	  if(isNewDuty) {
 8001ea6:	f897 36bf 	ldrb.w	r3, [r7, #1727]	; 0x6bf
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f000 8304 	beq.w	80024b8 <StartDefaultTask+0x780>
		  //memset(respond, 0, 40);
		  // Check change method
		  if (duty_cmd.change_method == TRUE) {
 8001eb0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	f040 80d1 	bne.w	800205e <StartDefaultTask+0x326>
			  free(Object);
 8001ebc:	f8d7 069c 	ldr.w	r0, [r7, #1692]	; 0x69c
 8001ec0:	f013 feae 	bl	8015c20 <free>
			  if (SCARA_METHOD_MANUAL == duty_cmd.robot_method) {
 8001ec4:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d11f      	bne.n	8001f0e <StartDefaultTask+0x1d6>
				  // Need add check condition idle in each method
				  current_method = SCARA_METHOD_MANUAL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f887 36b7 	strb.w	r3, [r7, #1719]	; 0x6b7
				//   respond_lenght = commandRespond(RPD_OK,
				// 								duty_cmd.id_command,
				// 								"Changed MANUAL Method",
				// 								(char *)respond);
				detail_array[0] = MANUAL_METHOD;
 8001ed4:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8001ed8:	2218      	movs	r2, #24
 8001eda:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8001edc:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001ee0:	6899      	ldr	r1, [r3, #8]
 8001ee2:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8001ee6:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8001eea:	4413      	add	r3, r2
 8001eec:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	2008      	movs	r0, #8
 8001ef6:	f7ff fd85 	bl	8001a04 <commandRespond1>
 8001efa:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
				total_respond_length += respond_lenght;
 8001efe:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8001f02:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8001f06:	4413      	add	r3, r2
 8001f08:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
 8001f0c:	e2d1      	b.n	80024b2 <StartDefaultTask+0x77a>
			  } else if (SCARA_METHOD_SEMI_AUTO == duty_cmd.robot_method) {
 8001f0e:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001f12:	785b      	ldrb	r3, [r3, #1]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d11f      	bne.n	8001f58 <StartDefaultTask+0x220>
				  current_method = SCARA_METHOD_SEMI_AUTO;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	f887 36b7 	strb.w	r3, [r7, #1719]	; 0x6b7
				//   respond_lenght = commandRespond(RPD_OK,
				// 								duty_cmd.id_command,
				// 								"Changed SEMI AUTO Method",
				// 								(char *)respond);
				detail_array[0] = SEMI_AUTO_METHOD;
 8001f1e:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8001f22:	2219      	movs	r2, #25
 8001f24:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8001f26:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001f2a:	6899      	ldr	r1, [r3, #8]
 8001f2c:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8001f30:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8001f34:	4413      	add	r3, r2
 8001f36:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8001f3a:	9300      	str	r3, [sp, #0]
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	2008      	movs	r0, #8
 8001f40:	f7ff fd60 	bl	8001a04 <commandRespond1>
 8001f44:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
				total_respond_length += respond_lenght;
 8001f48:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8001f4c:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8001f50:	4413      	add	r3, r2
 8001f52:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
 8001f56:	e2ac      	b.n	80024b2 <StartDefaultTask+0x77a>
			  } else if (SCARA_METHOD_AUTO == duty_cmd.robot_method) {
 8001f58:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001f5c:	785b      	ldrb	r3, [r3, #1]
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d11f      	bne.n	8001fa2 <StartDefaultTask+0x26a>
				  current_method = SCARA_METHOD_AUTO;
 8001f62:	2302      	movs	r3, #2
 8001f64:	f887 36b7 	strb.w	r3, [r7, #1719]	; 0x6b7
				//   respond_lenght = commandRespond(RPD_OK,
				// 								duty_cmd.id_command,
				// 								"Changed AUTO Method",
				// 								(char *)respond);
				detail_array[0] = AUTO_METHOD;
 8001f68:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8001f6c:	221a      	movs	r2, #26
 8001f6e:	701a      	strb	r2, [r3, #0]
				respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8001f70:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001f74:	6899      	ldr	r1, [r3, #8]
 8001f76:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8001f7a:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8001f7e:	4413      	add	r3, r2
 8001f80:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	2301      	movs	r3, #1
 8001f88:	2008      	movs	r0, #8
 8001f8a:	f7ff fd3b 	bl	8001a04 <commandRespond1>
 8001f8e:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
				total_respond_length += respond_lenght;
 8001f92:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8001f96:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
 8001fa0:	e287      	b.n	80024b2 <StartDefaultTask+0x77a>
			  }else if(SCARA_METHOD_TEST == duty_cmd.robot_method){
 8001fa2:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001fa6:	785b      	ldrb	r3, [r3, #1]
 8001fa8:	2b03      	cmp	r3, #3
 8001faa:	d12f      	bne.n	800200c <StartDefaultTask+0x2d4>
				  test_value[0] = 0;
 8001fac:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	701a      	strb	r2, [r3, #0]
				  test_value[1] = 0;
 8001fb4:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8001fb8:	2200      	movs	r2, #0
 8001fba:	705a      	strb	r2, [r3, #1]
				  test_value[2] = 0;
 8001fbc:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	709a      	strb	r2, [r3, #2]
				  test_value[3] = 0;
 8001fc4:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8001fc8:	2200      	movs	r2, #0
 8001fca:	70da      	strb	r2, [r3, #3]
				  current_method = SCARA_METHOD_TEST;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	f887 36b7 	strb.w	r3, [r7, #1719]	; 0x6b7
				  detail_array[0] = TEST_METHOD;
 8001fd2:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8001fd6:	221b      	movs	r2, #27
 8001fd8:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8001fda:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8001fde:	6899      	ldr	r1, [r3, #8]
 8001fe0:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8001fe4:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8001fe8:	4413      	add	r3, r2
 8001fea:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	2008      	movs	r0, #8
 8001ff4:	f7ff fd06 	bl	8001a04 <commandRespond1>
 8001ff8:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
				  total_respond_length += respond_lenght;
 8001ffc:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002000:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002004:	4413      	add	r3, r2
 8002006:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
 800200a:	e252      	b.n	80024b2 <StartDefaultTask+0x77a>
			  }else if(SCARA_METHOD_PICK_AND_PLACE == duty_cmd.robot_method){
 800200c:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002010:	785b      	ldrb	r3, [r3, #1]
 8002012:	2b04      	cmp	r3, #4
 8002014:	f040 824d 	bne.w	80024b2 <StartDefaultTask+0x77a>
				  current_method = SCARA_METHOD_PICK_AND_PLACE;
 8002018:	2304      	movs	r3, #4
 800201a:	f887 36b7 	strb.w	r3, [r7, #1719]	; 0x6b7
				  current_duty_state = SCARA_DUTY_STATE_INIT;
 800201e:	2301      	movs	r3, #1
 8002020:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
				  detail_array[0] = PICK_AND_PLACE_METHOD;
 8002024:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002028:	221c      	movs	r2, #28
 800202a:	701a      	strb	r2, [r3, #0]
				  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800202c:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002030:	6899      	ldr	r1, [r3, #8]
 8002032:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002036:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 800203a:	4413      	add	r3, r2
 800203c:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	2301      	movs	r3, #1
 8002044:	2008      	movs	r0, #8
 8002046:	f7ff fcdd 	bl	8001a04 <commandRespond1>
 800204a:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
				  total_respond_length += respond_lenght;
 800204e:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002052:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002056:	4413      	add	r3, r2
 8002058:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
 800205c:	e229      	b.n	80024b2 <StartDefaultTask+0x77a>
			  }
		  } else {
			  	  // Check current method & cmd method
			  	  if (current_method == duty_cmd.robot_method) {
 800205e:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002062:	785b      	ldrb	r3, [r3, #1]
 8002064:	f897 26b7 	ldrb.w	r2, [r7, #1719]	; 0x6b7
 8002068:	429a      	cmp	r2, r3
 800206a:	f040 8202 	bne.w	8002472 <StartDefaultTask+0x73a>
				  	  switch( duty_cmd.robot_method) {
 800206e:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002072:	785b      	ldrb	r3, [r3, #1]
 8002074:	2b04      	cmp	r3, #4
 8002076:	f200 81f6 	bhi.w	8002466 <StartDefaultTask+0x72e>
 800207a:	a201      	add	r2, pc, #4	; (adr r2, 8002080 <StartDefaultTask+0x348>)
 800207c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002080:	080020d9 	.word	0x080020d9
 8002084:	0800212f 	.word	0x0800212f
 8002088:	080024ad 	.word	0x080024ad
 800208c:	080022ed 	.word	0x080022ed
 8002090:	08002405 	.word	0x08002405
 8002094:	f3af 8000 	nop.w
 8002098:	20000000 	.word	0x20000000
 800209c:	bff7b904 	.word	0xbff7b904
 80020a0:	80000000 	.word	0x80000000
 80020a4:	4002d893 	.word	0x4002d893
 80020a8:	90c91080 	.word	0x90c91080
 80020ac:	3fa1eb63 	.word	0x3fa1eb63
 80020b0:	cec41dd2 	.word	0xcec41dd2
 80020b4:	4007ba14 	.word	0x4007ba14
 80020b8:	40020400 	.word	0x40020400
 80020bc:	0801c028 	.word	0x0801c028
 80020c0:	0801bf44 	.word	0x0801bf44
 80020c4:	20005c68 	.word	0x20005c68
 80020c8:	20005da8 	.word	0x20005da8
 80020cc:	20005968 	.word	0x20005968
 80020d0:	20005ae8 	.word	0x20005ae8
 80020d4:	20004e6c 	.word	0x20004e6c
				  	  case SCARA_METHOD_MANUAL:
				  	  {
				  		  if (current_key_state == SCARA_KEY_STATE_READY) {
 80020d8:	f897 36b3 	ldrb.w	r3, [r7, #1715]	; 0x6b3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d10d      	bne.n	80020fc <StartDefaultTask+0x3c4>
				  			  current_key = duty_cmd.keyboard;
 80020e0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80020e4:	78db      	ldrb	r3, [r3, #3]
 80020e6:	f887 36b2 	strb.w	r3, [r7, #1714]	; 0x6b2
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Init new path
 80020ea:	2301      	movs	r3, #1
 80020ec:	f887 36b3 	strb.w	r3, [r7, #1715]	; 0x6b3
				  			  current_key_speed = duty_cmd.key_speed;
 80020f0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f8c7 36ac 	str.w	r3, [r7, #1708]	; 0x6ac
				  				  	  && current_key_state == SCARA_KEY_STATE_FLOW
									  && current_key_speed == duty_cmd.key_speed) {
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Continue old path
				  		  }
				  	  }
				  	  break;
 80020fa:	e1d9      	b.n	80024b0 <StartDefaultTask+0x778>
				  		  } else if (current_key == duty_cmd.keyboard
 80020fc:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002100:	78db      	ldrb	r3, [r3, #3]
 8002102:	f897 26b2 	ldrb.w	r2, [r7, #1714]	; 0x6b2
 8002106:	429a      	cmp	r2, r3
 8002108:	f040 81d2 	bne.w	80024b0 <StartDefaultTask+0x778>
				  				  	  && current_key_state == SCARA_KEY_STATE_FLOW
 800210c:	f897 36b3 	ldrb.w	r3, [r7, #1715]	; 0x6b3
 8002110:	2b02      	cmp	r3, #2
 8002112:	f040 81cd 	bne.w	80024b0 <StartDefaultTask+0x778>
									  && current_key_speed == duty_cmd.key_speed) {
 8002116:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f8d7 26ac 	ldr.w	r2, [r7, #1708]	; 0x6ac
 8002120:	429a      	cmp	r2, r3
 8002122:	f040 81c5 	bne.w	80024b0 <StartDefaultTask+0x778>
				  			  current_key_state = SCARA_KEY_STATE_INIT;// Continue old path
 8002126:	2301      	movs	r3, #1
 8002128:	f887 36b3 	strb.w	r3, [r7, #1715]	; 0x6b3
				  	  break;
 800212c:	e1c0      	b.n	80024b0 <StartDefaultTask+0x778>
				  	  case SCARA_METHOD_SEMI_AUTO:
				  	  {
						  switch( duty_cmd.robot_mode) {
 800212e:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002132:	789b      	ldrb	r3, [r3, #2]
 8002134:	2b02      	cmp	r3, #2
 8002136:	d079      	beq.n	800222c <StartDefaultTask+0x4f4>
 8002138:	2b02      	cmp	r3, #2
 800213a:	f300 80d0 	bgt.w	80022de <StartDefaultTask+0x5a6>
 800213e:	2b00      	cmp	r3, #0
 8002140:	d002      	beq.n	8002148 <StartDefaultTask+0x410>
 8002142:	2b01      	cmp	r3, #1
 8002144:	d025      	beq.n	8002192 <StartDefaultTask+0x45a>
 8002146:	e0ca      	b.n	80022de <StartDefaultTask+0x5a6>
						  case SCARA_MODE_STOP:
							  {
								  current_mode	 = SCARA_MODE_STOP;
 8002148:	2300      	movs	r3, #0
 800214a:	f887 36b6 	strb.w	r3, [r7, #1718]	; 0x6b6
								//   respond_lenght = commandRespond(RPD_OK,
								// 								  duty_cmd.id_command,
								// 								  "Stop Now",
								// 								  (char *)respond);
								detail_array[0] = STOP_NOW;
 800214e:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002152:	221d      	movs	r2, #29
 8002154:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002156:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800215a:	6899      	ldr	r1, [r3, #8]
 800215c:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002160:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002164:	4413      	add	r3, r2
 8002166:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 800216a:	9300      	str	r3, [sp, #0]
 800216c:	2301      	movs	r3, #1
 800216e:	2008      	movs	r0, #8
 8002170:	f7ff fc48 	bl	8001a04 <commandRespond1>
 8002174:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
								total_respond_length += respond_lenght;
 8002178:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 800217c:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002180:	4413      	add	r3, r2
 8002182:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
								  LOG_REPORT("ROBOT STOP !!!", __LINE__);
 8002186:	f44f 71b6 	mov.w	r1, #364	; 0x16c
 800218a:	48dc      	ldr	r0, [pc, #880]	; (80024fc <StartDefaultTask+0x7c4>)
 800218c:	f7ff fc8a 	bl	8001aa4 <LOG_REPORT>
							  }
							  break;
 8002190:	e0ab      	b.n	80022ea <StartDefaultTask+0x5b2>

						  case SCARA_MODE_SCAN:
							  {
								  if (SCARA_MODE_DUTY == current_mode
 8002192:	f897 36b6 	ldrb.w	r3, [r7, #1718]	; 0x6b6
 8002196:	2b02      	cmp	r3, #2
 8002198:	d126      	bne.n	80021e8 <StartDefaultTask+0x4b0>
									  && SCARA_DUTY_STATE_READY == current_duty_state) {
 800219a:	f897 36b5 	ldrb.w	r3, [r7, #1717]	; 0x6b5
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d122      	bne.n	80021e8 <StartDefaultTask+0x4b0>
									  current_mode = SCARA_MODE_SCAN;
 80021a2:	2301      	movs	r3, #1
 80021a4:	f887 36b6 	strb.w	r3, [r7, #1718]	; 0x6b6
									  current_scan_state = SCARA_SCAN_STATE_INIT;
 80021a8:	2300      	movs	r3, #0
 80021aa:	f887 36b4 	strb.w	r3, [r7, #1716]	; 0x6b4
									//   respond_lenght = commandRespond(RPD_OK,
									// 								  duty_cmd.id_command,
									// 								  "Start Scan",
									// 								  (char *)respond);
									detail_array[0] = START_SCAN;
 80021ae:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 80021b2:	221e      	movs	r2, #30
 80021b4:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80021b6:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80021ba:	6899      	ldr	r1, [r3, #8]
 80021bc:	f207 4264 	addw	r2, r7, #1124	; 0x464
 80021c0:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 80021c4:	4413      	add	r3, r2
 80021c6:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	2301      	movs	r3, #1
 80021ce:	2008      	movs	r0, #8
 80021d0:	f7ff fc18 	bl	8001a04 <commandRespond1>
 80021d4:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
									total_respond_length += respond_lenght;
 80021d8:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 80021dc:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 80021e0:	4413      	add	r3, r2
 80021e2:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
									total_respond_length += respond_lenght;
									  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
								  }
							  }
							  break;
 80021e6:	e080      	b.n	80022ea <StartDefaultTask+0x5b2>
									detail_array[0] = BUSY;
 80021e8:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 80021ec:	221f      	movs	r2, #31
 80021ee:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80021f0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80021f4:	6899      	ldr	r1, [r3, #8]
 80021f6:	f207 4264 	addw	r2, r7, #1124	; 0x464
 80021fa:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 80021fe:	4413      	add	r3, r2
 8002200:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	2301      	movs	r3, #1
 8002208:	2007      	movs	r0, #7
 800220a:	f7ff fbfb 	bl	8001a04 <commandRespond1>
 800220e:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
									total_respond_length += respond_lenght;
 8002212:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002216:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 800221a:	4413      	add	r3, r2
 800221c:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
									  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
 8002220:	f240 1185 	movw	r1, #389	; 0x185
 8002224:	48b6      	ldr	r0, [pc, #728]	; (8002500 <StartDefaultTask+0x7c8>)
 8002226:	f7ff fc3d 	bl	8001aa4 <LOG_REPORT>
							  break;
 800222a:	e05e      	b.n	80022ea <StartDefaultTask+0x5b2>

						  case SCARA_MODE_DUTY:
							  {
								  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_duty_state) {
 800222c:	f897 36b6 	ldrb.w	r3, [r7, #1718]	; 0x6b6
 8002230:	2b02      	cmp	r3, #2
 8002232:	d131      	bne.n	8002298 <StartDefaultTask+0x560>
 8002234:	f897 36b5 	ldrb.w	r3, [r7, #1717]	; 0x6b5
 8002238:	2b00      	cmp	r3, #0
 800223a:	d12d      	bne.n	8002298 <StartDefaultTask+0x560>
									  //scaraSetScanFlag();
//									  if(duty_cmd.modeInit_type == DUTY_MODE_INIT_LINEAR){
//										  current_method = SCARA_METHOD_AUTO;
//									  }
									  if (scaraIsScanLimit()) {
 800223c:	f008 f8e6 	bl	800a40c <scaraIsScanLimit>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d006      	beq.n	8002254 <StartDefaultTask+0x51c>
										  current_mode	 = SCARA_MODE_DUTY;
 8002246:	2302      	movs	r3, #2
 8002248:	f887 36b6 	strb.w	r3, [r7, #1718]	; 0x6b6
										  current_duty_state	 = SCARA_DUTY_STATE_INIT;
 800224c:	2301      	movs	r3, #1
 800224e:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
									  if (scaraIsScanLimit()) {
 8002252:	e043      	b.n	80022dc <StartDefaultTask+0x5a4>
									  } else {
										//   respond_lenght = commandRespond(RPD_ERROR,
										// 								  duty_cmd.id_command,
										// 								  "Has Not Scan Yet.",
										// 								  (char *)respond);
										detail_array[0] = NOT_SCAN;
 8002254:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002258:	2220      	movs	r2, #32
 800225a:	701a      	strb	r2, [r3, #0]
										respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800225c:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002260:	6899      	ldr	r1, [r3, #8]
 8002262:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002266:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 800226a:	4413      	add	r3, r2
 800226c:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	2301      	movs	r3, #1
 8002274:	2007      	movs	r0, #7
 8002276:	f7ff fbc5 	bl	8001a04 <commandRespond1>
 800227a:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
										total_respond_length += respond_lenght;
 800227e:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002282:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002286:	4413      	add	r3, r2
 8002288:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
										  LOG_REPORT("MOVE FAIL:NOT SCAN", __LINE__);
 800228c:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8002290:	489c      	ldr	r0, [pc, #624]	; (8002504 <StartDefaultTask+0x7cc>)
 8002292:	f7ff fc07 	bl	8001aa4 <LOG_REPORT>
									  if (scaraIsScanLimit()) {
 8002296:	e021      	b.n	80022dc <StartDefaultTask+0x5a4>
								  } else {
									//   respond_lenght	= commandRespond(RPD_ERROR,
									// 									  duty_cmd.id_command,
									// 									  "Busy.",
									// 									  (char *)respond);
									detail_array[0] = BUSY;
 8002298:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 800229c:	221f      	movs	r2, #31
 800229e:	701a      	strb	r2, [r3, #0]
									respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80022a0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80022a4:	6899      	ldr	r1, [r3, #8]
 80022a6:	f207 4264 	addw	r2, r7, #1124	; 0x464
 80022aa:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 80022ae:	4413      	add	r3, r2
 80022b0:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 80022b4:	9300      	str	r3, [sp, #0]
 80022b6:	2301      	movs	r3, #1
 80022b8:	2007      	movs	r0, #7
 80022ba:	f7ff fba3 	bl	8001a04 <commandRespond1>
 80022be:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
									total_respond_length += respond_lenght;
 80022c2:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 80022c6:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 80022ca:	4413      	add	r3, r2
 80022cc:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
									  LOG_REPORT("MOVE FAIL:BUSY", __LINE__);
 80022d0:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 80022d4:	488c      	ldr	r0, [pc, #560]	; (8002508 <StartDefaultTask+0x7d0>)
 80022d6:	f7ff fbe5 	bl	8001aa4 <LOG_REPORT>
								  }
							  }
							  break;
 80022da:	e006      	b.n	80022ea <StartDefaultTask+0x5b2>
 80022dc:	e005      	b.n	80022ea <StartDefaultTask+0x5b2>
						  default:
							  {
								  LOG_REPORT("CMD Error Mode !!!", __LINE__);
 80022de:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 80022e2:	488a      	ldr	r0, [pc, #552]	; (800250c <StartDefaultTask+0x7d4>)
 80022e4:	f7ff fbde 	bl	8001aa4 <LOG_REPORT>
							  }
						  }
					  }
					  break;
 80022e8:	e0e3      	b.n	80024b2 <StartDefaultTask+0x77a>
 80022ea:	e0e2      	b.n	80024b2 <StartDefaultTask+0x77a>
					  case SCARA_METHOD_TEST:
					  {
						  test_value[0] = 0;
 80022ec:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 80022f0:	2200      	movs	r2, #0
 80022f2:	701a      	strb	r2, [r3, #0]
						  test_value[1] = 0;
 80022f4:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 80022f8:	2200      	movs	r2, #0
 80022fa:	705a      	strb	r2, [r3, #1]
						  test_value[2] = 0;
 80022fc:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002300:	2200      	movs	r2, #0
 8002302:	709a      	strb	r2, [r3, #2]
						  test_value[3] = 0;
 8002304:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002308:	2200      	movs	r2, #0
 800230a:	70da      	strb	r2, [r3, #3]
						  switch (duty_cmd.test_key)
 800230c:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002310:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002314:	2b07      	cmp	r3, #7
 8002316:	d873      	bhi.n	8002400 <StartDefaultTask+0x6c8>
 8002318:	a201      	add	r2, pc, #4	; (adr r2, 8002320 <StartDefaultTask+0x5e8>)
 800231a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800231e:	bf00      	nop
 8002320:	08002341 	.word	0x08002341
 8002324:	08002359 	.word	0x08002359
 8002328:	08002371 	.word	0x08002371
 800232c:	08002389 	.word	0x08002389
 8002330:	080023a1 	.word	0x080023a1
 8002334:	080023b9 	.word	0x080023b9
 8002338:	080023d1 	.word	0x080023d1
 800233c:	080023e9 	.word	0x080023e9
						  {
						  case SCARA_TEST_MOTOR1_POS:
							 test_value[duty_cmd.test_key/2] = 5;
 8002340:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002344:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002348:	085b      	lsrs	r3, r3, #1
 800234a:	b2db      	uxtb	r3, r3
 800234c:	461a      	mov	r2, r3
 800234e:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002352:	2105      	movs	r1, #5
 8002354:	5499      	strb	r1, [r3, r2]
						  break;
 8002356:	e054      	b.n	8002402 <StartDefaultTask+0x6ca>
						  case SCARA_TEST_MOTOR1_NEG:
							 test_value[duty_cmd.test_key/2] = -5;
 8002358:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800235c:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002360:	085b      	lsrs	r3, r3, #1
 8002362:	b2db      	uxtb	r3, r3
 8002364:	461a      	mov	r2, r3
 8002366:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 800236a:	21fb      	movs	r1, #251	; 0xfb
 800236c:	5499      	strb	r1, [r3, r2]
						  break;
 800236e:	e048      	b.n	8002402 <StartDefaultTask+0x6ca>
						  case SCARA_TEST_MOTOR2_POS:
							 test_value[duty_cmd.test_key/2] = 5;
 8002370:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002374:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002378:	085b      	lsrs	r3, r3, #1
 800237a:	b2db      	uxtb	r3, r3
 800237c:	461a      	mov	r2, r3
 800237e:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002382:	2105      	movs	r1, #5
 8002384:	5499      	strb	r1, [r3, r2]
						  break;
 8002386:	e03c      	b.n	8002402 <StartDefaultTask+0x6ca>
						  case SCARA_TEST_MOTOR2_NEG:
							 test_value[duty_cmd.test_key/2] = -5;
 8002388:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800238c:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 8002390:	085b      	lsrs	r3, r3, #1
 8002392:	b2db      	uxtb	r3, r3
 8002394:	461a      	mov	r2, r3
 8002396:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 800239a:	21fb      	movs	r1, #251	; 0xfb
 800239c:	5499      	strb	r1, [r3, r2]
						  break;
 800239e:	e030      	b.n	8002402 <StartDefaultTask+0x6ca>
						  case SCARA_TEST_MOTOR3_POS:
							 test_value[duty_cmd.test_key/2] = 5;
 80023a0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80023a4:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 80023a8:	085b      	lsrs	r3, r3, #1
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	461a      	mov	r2, r3
 80023ae:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 80023b2:	2105      	movs	r1, #5
 80023b4:	5499      	strb	r1, [r3, r2]
						  break;
 80023b6:	e024      	b.n	8002402 <StartDefaultTask+0x6ca>
						  case SCARA_TEST_MOTOR3_NEG:
							 test_value[duty_cmd.test_key/2] = -5;
 80023b8:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80023bc:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 80023c0:	085b      	lsrs	r3, r3, #1
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	461a      	mov	r2, r3
 80023c6:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 80023ca:	21fb      	movs	r1, #251	; 0xfb
 80023cc:	5499      	strb	r1, [r3, r2]
						  break;
 80023ce:	e018      	b.n	8002402 <StartDefaultTask+0x6ca>
						  case SCARA_TEST_MOTOR4_POS:
							 test_value[duty_cmd.test_key/2] = 10;
 80023d0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80023d4:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 80023d8:	085b      	lsrs	r3, r3, #1
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	461a      	mov	r2, r3
 80023de:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 80023e2:	210a      	movs	r1, #10
 80023e4:	5499      	strb	r1, [r3, r2]
						  break;
 80023e6:	e00c      	b.n	8002402 <StartDefaultTask+0x6ca>
						  case SCARA_TEST_MOTOR4_NEG:
							 test_value[duty_cmd.test_key/2] = -10;
 80023e8:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80023ec:	f893 31b8 	ldrb.w	r3, [r3, #440]	; 0x1b8
 80023f0:	085b      	lsrs	r3, r3, #1
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	461a      	mov	r2, r3
 80023f6:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 80023fa:	21f6      	movs	r1, #246	; 0xf6
 80023fc:	5499      	strb	r1, [r3, r2]
						  break;						  
 80023fe:	e000      	b.n	8002402 <StartDefaultTask+0x6ca>
						  default:
							  break;
 8002400:	bf00      	nop
						  }
					  }
					  break;
 8002402:	e056      	b.n	80024b2 <StartDefaultTask+0x77a>
				  	  {

				  	  }
				  	  break;
				  	  case SCARA_METHOD_PICK_AND_PLACE:{
				  		  memcpy(&Object[object_head_pointer].object_position, &duty_cmd.target_point, sizeof(SCARA_PositionTypeDef));
 8002404:	f897 3699 	ldrb.w	r3, [r7, #1689]	; 0x699
 8002408:	22c8      	movs	r2, #200	; 0xc8
 800240a:	fb02 f303 	mul.w	r3, r2, r3
 800240e:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002412:	4413      	add	r3, r2
 8002414:	4618      	mov	r0, r3
 8002416:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800241a:	3328      	adds	r3, #40	; 0x28
 800241c:	22c0      	movs	r2, #192	; 0xc0
 800241e:	4619      	mov	r1, r3
 8002420:	f013 fc06 	bl	8015c30 <memcpy>
				  		  Object[object_head_pointer].timer_value = (uint16_t)duty_cmd.target_point.t;
 8002424:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002428:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800242c:	f897 1699 	ldrb.w	r1, [r7, #1689]	; 0x699
 8002430:	20c8      	movs	r0, #200	; 0xc8
 8002432:	fb00 f101 	mul.w	r1, r0, r1
 8002436:	f8d7 069c 	ldr.w	r0, [r7, #1692]	; 0x69c
 800243a:	1844      	adds	r4, r0, r1
 800243c:	4610      	mov	r0, r2
 800243e:	4619      	mov	r1, r3
 8002440:	f7fe fbb2 	bl	8000ba8 <__aeabi_d2uiz>
 8002444:	4603      	mov	r3, r0
 8002446:	b29b      	uxth	r3, r3
 8002448:	f8a4 30c0 	strh.w	r3, [r4, #192]	; 0xc0
				  		  object_head_pointer = (object_head_pointer+1)%8;
 800244c:	f897 3699 	ldrb.w	r3, [r7, #1689]	; 0x699
 8002450:	3301      	adds	r3, #1
 8002452:	425a      	negs	r2, r3
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	f002 0207 	and.w	r2, r2, #7
 800245c:	bf58      	it	pl
 800245e:	4253      	negpl	r3, r2
 8002460:	f887 3699 	strb.w	r3, [r7, #1689]	; 0x699
				  	  }
				  	  break;
 8002464:	e025      	b.n	80024b2 <StartDefaultTask+0x77a>
				  	  default:
				  	  {
				  		  LOG_REPORT("CMD Error Method !!!", __LINE__);
 8002466:	f240 11e3 	movw	r1, #483	; 0x1e3
 800246a:	4829      	ldr	r0, [pc, #164]	; (8002510 <StartDefaultTask+0x7d8>)
 800246c:	f7ff fb1a 	bl	8001aa4 <LOG_REPORT>
 8002470:	e01f      	b.n	80024b2 <StartDefaultTask+0x77a>
			  	  } else {
					//   respond_lenght = commandRespond(RPD_ERROR,
					// 								duty_cmd.id_command,
					// 								"METHOD isn't correct",
					// 								(char *)respond);
					detail_array[0] = INCORRECT_METHOD;
 8002472:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002476:	2221      	movs	r2, #33	; 0x21
 8002478:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800247a:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800247e:	6899      	ldr	r1, [r3, #8]
 8002480:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002484:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002488:	4413      	add	r3, r2
 800248a:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	2301      	movs	r3, #1
 8002492:	2007      	movs	r0, #7
 8002494:	f7ff fab6 	bl	8001a04 <commandRespond1>
 8002498:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
					total_respond_length += respond_lenght;
 800249c:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 80024a0:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 80024a4:	4413      	add	r3, r2
 80024a6:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
 80024aa:	e002      	b.n	80024b2 <StartDefaultTask+0x77a>
				  	  break;
 80024ac:	bf00      	nop
 80024ae:	e000      	b.n	80024b2 <StartDefaultTask+0x77a>
				  	  break;
 80024b0:	bf00      	nop
			  	  }

			  }
		  isNewDuty = FALSE;
 80024b2:	2300      	movs	r3, #0
 80024b4:	f887 36bf 	strb.w	r3, [r7, #1727]	; 0x6bf
	  }

	  /* 3--- Execute Phase ---*/
	  switch(current_method) {
 80024b8:	f897 36b7 	ldrb.w	r3, [r7, #1719]	; 0x6b7
 80024bc:	2b04      	cmp	r3, #4
 80024be:	f200 86aa 	bhi.w	8003216 <StartDefaultTask+0x14de>
 80024c2:	a201      	add	r2, pc, #4	; (adr r2, 80024c8 <StartDefaultTask+0x790>)
 80024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c8:	080024dd 	.word	0x080024dd
 80024cc:	080026a1 	.word	0x080026a1
 80024d0:	08002a97 	.word	0x08002a97
 80024d4:	08002d4b 	.word	0x08002d4b
 80024d8:	08002d71 	.word	0x08002d71
	  case SCARA_METHOD_MANUAL:
	  {
		  switch( current_key_state) {
 80024dc:	f897 36b3 	ldrb.w	r3, [r7, #1715]	; 0x6b3
 80024e0:	2b03      	cmp	r3, #3
 80024e2:	f200 8695 	bhi.w	8003210 <StartDefaultTask+0x14d8>
 80024e6:	a201      	add	r2, pc, #4	; (adr r2, 80024ec <StartDefaultTask+0x7b4>)
 80024e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ec:	0800269b 	.word	0x0800269b
 80024f0:	08002515 	.word	0x08002515
 80024f4:	08002581 	.word	0x08002581
 80024f8:	0800265d 	.word	0x0800265d
 80024fc:	0801bf64 	.word	0x0801bf64
 8002500:	0801bf74 	.word	0x0801bf74
 8002504:	0801bf84 	.word	0x0801bf84
 8002508:	0801bf98 	.word	0x0801bf98
 800250c:	0801bfa8 	.word	0x0801bfa8
 8002510:	0801bfbc 	.word	0x0801bfbc
		  case SCARA_KEY_STATE_READY:
			  /* Wait for application keyboard , do nothing*/
		  break;
		  case SCARA_KEY_STATE_INIT:
		  {
			  if (scaraKeyInit1(current_key, current_key_speed) == SCARA_STATUS_OK) {
 8002514:	f897 36b2 	ldrb.w	r3, [r7, #1714]	; 0x6b2
 8002518:	f8d7 16ac 	ldr.w	r1, [r7, #1708]	; 0x6ac
 800251c:	4618      	mov	r0, r3
 800251e:	f008 f88b 	bl	800a638 <scaraKeyInit1>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d127      	bne.n	8002578 <StartDefaultTask+0x840>
				  run_time = 0;
 8002528:	f04f 0200 	mov.w	r2, #0
 800252c:	f04f 0300 	mov.w	r3, #0
 8002530:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8002534:	e9c1 2300 	strd	r2, r3, [r1]
				  current_key_state = SCARA_KEY_STATE_FLOW;
 8002538:	2302      	movs	r3, #2
 800253a:	f887 36b3 	strb.w	r3, [r7, #1715]	; 0x6b3
// #endif
// 				  infor_lenght 		= commandRespond(RPD_START,
// 													  0,
// 													  (char *)position,
// 													  (char *)infor);
					detail_array[0] = NONE;
 800253e:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002542:	2222      	movs	r2, #34	; 0x22
 8002544:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_START, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002546:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800254a:	6899      	ldr	r1, [r3, #8]
 800254c:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002550:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002554:	4413      	add	r3, r2
 8002556:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	2301      	movs	r3, #1
 800255e:	2003      	movs	r0, #3
 8002560:	f7ff fa50 	bl	8001a04 <commandRespond1>
 8002564:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
					total_respond_length += respond_lenght;
 8002568:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 800256c:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002570:	4413      	add	r3, r2
 8002572:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
			  } else {
				  current_key_state = SCARA_KEY_STATE_READY;
			  }
		  }
		  break;
 8002576:	e091      	b.n	800269c <StartDefaultTask+0x964>
				  current_key_state = SCARA_KEY_STATE_READY;
 8002578:	2300      	movs	r3, #0
 800257a:	f887 36b3 	strb.w	r3, [r7, #1715]	; 0x6b3
		  break;
 800257e:	e08d      	b.n	800269c <StartDefaultTask+0x964>
		  case SCARA_KEY_STATE_FLOW:
		  {
			  SCARA_StatusTypeDef status;
			  // Increase run time
			  run_time += T_SAMPLING;
 8002580:	a3e1      	add	r3, pc, #900	; (adr r3, 8002908 <StartDefaultTask+0xbd0>)
 8002582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002586:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 800258a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800258e:	f7fd fe7d 	bl	800028c <__adddf3>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 800259a:	e9c1 2300 	strd	r2, r3, [r1]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 800259e:	f507 63d4 	add.w	r3, r7, #1696	; 0x6a0
 80025a2:	ed93 0b00 	vldr	d0, [r3]
 80025a6:	f007 ff3d 	bl	800a424 <scaraIsFinish>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <StartDefaultTask+0x880>
				  current_key_state = SCARA_KEY_STATE_FINISH;// Key Done
 80025b0:	2303      	movs	r3, #3
 80025b2:	f887 36b3 	strb.w	r3, [r7, #1715]	; 0x6b3
					total_respond_length += respond_lenght;
					  LOG_REPORT("STOP KEY", __LINE__);
				  }
			  }
		  }
		  break;
 80025b6:	e071      	b.n	800269c <StartDefaultTask+0x964>
				  status = scaraFlowDuty(run_time, &positionNext, positionCurrent);
 80025b8:	4cd5      	ldr	r4, [pc, #852]	; (8002910 <StartDefaultTask+0xbd8>)
 80025ba:	4668      	mov	r0, sp
 80025bc:	f104 0308 	add.w	r3, r4, #8
 80025c0:	22b8      	movs	r2, #184	; 0xb8
 80025c2:	4619      	mov	r1, r3
 80025c4:	f013 fb34 	bl	8015c30 <memcpy>
 80025c8:	e894 000c 	ldmia.w	r4, {r2, r3}
 80025cc:	48d1      	ldr	r0, [pc, #836]	; (8002914 <StartDefaultTask+0xbdc>)
 80025ce:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 80025d2:	ed91 0b00 	vldr	d0, [r1]
 80025d6:	f005 fdd7 	bl	8008188 <scaraFlowDuty>
 80025da:	4603      	mov	r3, r0
 80025dc:	f887 365f 	strb.w	r3, [r7, #1631]	; 0x65f
				  if ( SCARA_STATUS_OK == status) {
 80025e0:	f897 365f 	ldrb.w	r3, [r7, #1631]	; 0x65f
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d113      	bne.n	8002610 <StartDefaultTask+0x8d8>
					  lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 80025e8:	4cc9      	ldr	r4, [pc, #804]	; (8002910 <StartDefaultTask+0xbd8>)
 80025ea:	4aca      	ldr	r2, [pc, #808]	; (8002914 <StartDefaultTask+0xbdc>)
 80025ec:	ab2c      	add	r3, sp, #176	; 0xb0
 80025ee:	4611      	mov	r1, r2
 80025f0:	22c0      	movs	r2, #192	; 0xc0
 80025f2:	4618      	mov	r0, r3
 80025f4:	f013 fb1c 	bl	8015c30 <memcpy>
 80025f8:	4668      	mov	r0, sp
 80025fa:	f104 0310 	add.w	r3, r4, #16
 80025fe:	22b0      	movs	r2, #176	; 0xb0
 8002600:	4619      	mov	r1, r3
 8002602:	f013 fb15 	bl	8015c30 <memcpy>
 8002606:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800260a:	f002 f915 	bl	8004838 <lowlayer_computeAndWritePulse>
		  break;
 800260e:	e045      	b.n	800269c <StartDefaultTask+0x964>
					  current_key_state = SCARA_KEY_STATE_FINISH;
 8002610:	2303      	movs	r3, #3
 8002612:	f887 36b3 	strb.w	r3, [r7, #1715]	; 0x6b3
					detail_array[0] = status;
 8002616:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 800261a:	f897 265f 	ldrb.w	r2, [r7, #1631]	; 0x65f
 800261e:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_STOP, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002620:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002624:	6899      	ldr	r1, [r3, #8]
 8002626:	f207 4264 	addw	r2, r7, #1124	; 0x464
 800262a:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 800262e:	4413      	add	r3, r2
 8002630:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	2301      	movs	r3, #1
 8002638:	2006      	movs	r0, #6
 800263a:	f7ff f9e3 	bl	8001a04 <commandRespond1>
 800263e:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
					total_respond_length += respond_lenght;
 8002642:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002646:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 800264a:	4413      	add	r3, r2
 800264c:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
					  LOG_REPORT("STOP KEY", __LINE__);
 8002650:	f44f 710e 	mov.w	r1, #568	; 0x238
 8002654:	48b0      	ldr	r0, [pc, #704]	; (8002918 <StartDefaultTask+0xbe0>)
 8002656:	f7ff fa25 	bl	8001aa4 <LOG_REPORT>
		  break;
 800265a:	e01f      	b.n	800269c <StartDefaultTask+0x964>
		  case SCARA_KEY_STATE_FINISH:
		  {
			  lowlayer_readTruePosition(&positionNext);
 800265c:	48ad      	ldr	r0, [pc, #692]	; (8002914 <StartDefaultTask+0xbdc>)
 800265e:	f001 ff5b 	bl	8004518 <lowlayer_readTruePosition>
			  kinematicForward(&positionNext);
 8002662:	48ac      	ldr	r0, [pc, #688]	; (8002914 <StartDefaultTask+0xbdc>)
 8002664:	f001 f884 	bl	8003770 <kinematicForward>
			  current_key_state = SCARA_KEY_STATE_READY;
 8002668:	2300      	movs	r3, #0
 800266a:	f887 36b3 	strb.w	r3, [r7, #1715]	; 0x6b3
			  positionNext.t = 0;
 800266e:	49a9      	ldr	r1, [pc, #676]	; (8002914 <StartDefaultTask+0xbdc>)
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	f04f 0300 	mov.w	r3, #0
 8002678:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			  positionNext.total_time = 0;
 800267c:	49a5      	ldr	r1, [pc, #660]	; (8002914 <StartDefaultTask+0xbdc>)
 800267e:	f04f 0200 	mov.w	r2, #0
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
			  positionNext.q = 0;
 800268a:	49a2      	ldr	r1, [pc, #648]	; (8002914 <StartDefaultTask+0xbdc>)
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	f04f 0300 	mov.w	r3, #0
 8002694:	e9c1 2300 	strd	r2, r3, [r1]
		  }
		  break;
 8002698:	e000      	b.n	800269c <StartDefaultTask+0x964>
		  break;
 800269a:	bf00      	nop
		  }
	  }
	  break;
 800269c:	f000 bdb8 	b.w	8003210 <StartDefaultTask+0x14d8>

	  case SCARA_METHOD_SEMI_AUTO:
	  {
		  switch( current_mode) {
 80026a0:	f897 36b6 	ldrb.w	r3, [r7, #1718]	; 0x6b6
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d06b      	beq.n	8002780 <StartDefaultTask+0xa48>
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	f300 81ed 	bgt.w	8002a88 <StartDefaultTask+0xd50>
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d002      	beq.n	80026b8 <StartDefaultTask+0x980>
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d007      	beq.n	80026c6 <StartDefaultTask+0x98e>
 80026b6:	e1e7      	b.n	8002a88 <StartDefaultTask+0xd50>
		  case SCARA_MODE_STOP:
			  {
				  current_mode 	= SCARA_MODE_DUTY;
 80026b8:	2302      	movs	r3, #2
 80026ba:	f887 36b6 	strb.w	r3, [r7, #1718]	; 0x6b6
				  current_duty_state = SCARA_DUTY_STATE_READY;
 80026be:	2300      	movs	r3, #0
 80026c0:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
			  }
			  break;
 80026c4:	e1e6      	b.n	8002a94 <StartDefaultTask+0xd5c>

		  case SCARA_MODE_SCAN:
			  {
				  switch (current_scan_state) {
 80026c6:	f897 36b4 	ldrb.w	r3, [r7, #1716]	; 0x6b4
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d84e      	bhi.n	800276c <StartDefaultTask+0xa34>
 80026ce:	a201      	add	r2, pc, #4	; (adr r2, 80026d4 <StartDefaultTask+0x99c>)
 80026d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d4:	080026e5 	.word	0x080026e5
 80026d8:	080026f1 	.word	0x080026f1
 80026dc:	08002703 	.word	0x08002703
 80026e0:	08002717 	.word	0x08002717
				  case SCARA_SCAN_STATE_INIT:
					  {
						  lowlayer_scanReset();
 80026e4:	f001 fd12 	bl	800410c <lowlayer_scanReset>
						  current_scan_state = SCARA_SCAN_STATE_HARD;
 80026e8:	2301      	movs	r3, #1
 80026ea:	f887 36b4 	strb.w	r3, [r7, #1716]	; 0x6b4
					  }
					  break;
 80026ee:	e046      	b.n	800277e <StartDefaultTask+0xa46>
				  case SCARA_SCAN_STATE_HARD:
					  {
						  if(lowlayer_scanFlow()) {
 80026f0:	f001 fd3e 	bl	8004170 <lowlayer_scanFlow>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d03e      	beq.n	8002778 <StartDefaultTask+0xa40>
							  current_scan_state = SCARA_SCAN_STATE_SOFT;
 80026fa:	2302      	movs	r3, #2
 80026fc:	f887 36b4 	strb.w	r3, [r7, #1716]	; 0x6b4
						  }
					  }
					  break;
 8002700:	e03a      	b.n	8002778 <StartDefaultTask+0xa40>
				  case SCARA_SCAN_STATE_SOFT:
					  {
						  if(lowlayer_goToSoftLimit(&positionNext)) {
 8002702:	4884      	ldr	r0, [pc, #528]	; (8002914 <StartDefaultTask+0xbdc>)
 8002704:	f001 fe8c 	bl	8004420 <lowlayer_goToSoftLimit>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d036      	beq.n	800277c <StartDefaultTask+0xa44>
							  current_scan_state = SCARA_SCAN_STATE_FINISH;
 800270e:	2303      	movs	r3, #3
 8002710:	f887 36b4 	strb.w	r3, [r7, #1716]	; 0x6b4
							}
					  }
					  break;
 8002714:	e032      	b.n	800277c <StartDefaultTask+0xa44>
				  case SCARA_SCAN_STATE_FINISH:
					  {
						  lowlayer_readSetPosition(&positionNext);
 8002716:	487f      	ldr	r0, [pc, #508]	; (8002914 <StartDefaultTask+0xbdc>)
 8002718:	f001 ffda 	bl	80046d0 <lowlayer_readSetPosition>
						  current_mode 	= SCARA_MODE_DUTY;
 800271c:	2302      	movs	r3, #2
 800271e:	f887 36b6 	strb.w	r3, [r7, #1718]	; 0x6b6
						  current_duty_state = SCARA_DUTY_STATE_READY;
 8002722:	2300      	movs	r3, #0
 8002724:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
						  kinematicForward(&positionNext);
 8002728:	487a      	ldr	r0, [pc, #488]	; (8002914 <StartDefaultTask+0xbdc>)
 800272a:	f001 f821 	bl	8003770 <kinematicForward>
						  scaraSetScanFlag();
 800272e:	f007 fddb 	bl	800a2e8 <scaraSetScanFlag>
						//   scaraPosition2String((char *)position, positionNext);
						//   infor_lenght 		= commandRespond(RPD_DONE,
						// 									 0,
						// 									(char *)position,
						// 									(char *)infor);
						detail_array[0] = NONE;
 8002732:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002736:	2222      	movs	r2, #34	; 0x22
 8002738:	701a      	strb	r2, [r3, #0]
						respond_lenght = commandRespond1(RPD_DONE, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 800273a:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800273e:	6899      	ldr	r1, [r3, #8]
 8002740:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002744:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002748:	4413      	add	r3, r2
 800274a:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	2301      	movs	r3, #1
 8002752:	2005      	movs	r0, #5
 8002754:	f7ff f956 	bl	8001a04 <commandRespond1>
 8002758:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
						total_respond_length += respond_lenght;
 800275c:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002760:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002764:	4413      	add	r3, r2
 8002766:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
					  }
					  break;
 800276a:	e008      	b.n	800277e <StartDefaultTask+0xa46>
				  default:
					  {
						  LOG_REPORT("ERROR STATE !!!", __LINE__);
 800276c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8002770:	486a      	ldr	r0, [pc, #424]	; (800291c <StartDefaultTask+0xbe4>)
 8002772:	f7ff f997 	bl	8001aa4 <LOG_REPORT>
						  while(1);
 8002776:	e7fe      	b.n	8002776 <StartDefaultTask+0xa3e>
					  break;
 8002778:	bf00      	nop
 800277a:	e18b      	b.n	8002a94 <StartDefaultTask+0xd5c>
					  break;
 800277c:	bf00      	nop
					  }
				  }

			  }
			  break;
 800277e:	e189      	b.n	8002a94 <StartDefaultTask+0xd5c>

		  case SCARA_MODE_DUTY:
			  {
				  switch (current_duty_state) {
 8002780:	f897 36b5 	ldrb.w	r3, [r7, #1717]	; 0x6b5
 8002784:	2b03      	cmp	r3, #3
 8002786:	f200 8178 	bhi.w	8002a7a <StartDefaultTask+0xd42>
 800278a:	a201      	add	r2, pc, #4	; (adr r2, 8002790 <StartDefaultTask+0xa58>)
 800278c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002790:	080027a1 	.word	0x080027a1
 8002794:	080027a5 	.word	0x080027a5
 8002798:	08002929 	.word	0x08002929
 800279c:	08002a05 	.word	0x08002a05
				  case SCARA_DUTY_STATE_READY:
					  {
						  // Do nothing();
						  __NOP();
 80027a0:	bf00      	nop

					  }
				  break;
 80027a2:	e170      	b.n	8002a86 <StartDefaultTask+0xd4e>

				  case SCARA_DUTY_STATE_INIT:
					  {

						  SCARA_StatusTypeDef status1, status2;
						  status1 = scaraInitDuty(duty_cmd);
 80027a4:	f507 6492 	add.w	r4, r7, #1168	; 0x490
 80027a8:	4668      	mov	r0, sp
 80027aa:	f104 0310 	add.w	r3, r4, #16
 80027ae:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 80027b2:	4619      	mov	r1, r3
 80027b4:	f013 fa3c 	bl	8015c30 <memcpy>
 80027b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80027bc:	f002 fd08 	bl	80051d0 <scaraInitDuty>
 80027c0:	4603      	mov	r3, r0
 80027c2:	f887 3661 	strb.w	r3, [r7, #1633]	; 0x661
						  if ( SCARA_STATUS_OK == status1) {
 80027c6:	f897 3661 	ldrb.w	r3, [r7, #1633]	; 0x661
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d173      	bne.n	80028b6 <StartDefaultTask+0xb7e>
							  status2 = scaraTestDuty();
 80027ce:	f007 fd0f 	bl	800a1f0 <scaraTestDuty>
 80027d2:	4603      	mov	r3, r0
 80027d4:	f887 3660 	strb.w	r3, [r7, #1632]	; 0x660
							  if (SCARA_STATUS_OK == status2) {
 80027d8:	f897 3660 	ldrb.w	r3, [r7, #1632]	; 0x660
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d144      	bne.n	800286a <StartDefaultTask+0xb32>
							  current_duty_state = SCARA_DUTY_STATE_FLOW;
 80027e0:	2302      	movs	r3, #2
 80027e2:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
							  //current_duty_state = SCARA_DUTY_STATE_FINISH;
							  run_time			= 0;
 80027e6:	f04f 0200 	mov.w	r2, #0
 80027ea:	f04f 0300 	mov.w	r3, #0
 80027ee:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 80027f2:	e9c1 2300 	strd	r2, r3, [r1]
							  // Respond
							  detail_array[0] = status1;
 80027f6:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 80027fa:	f897 2661 	ldrb.w	r2, [r7, #1633]	; 0x661
 80027fe:	701a      	strb	r2, [r3, #0]
							  respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002800:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002804:	6899      	ldr	r1, [r3, #8]
 8002806:	f207 4264 	addw	r2, r7, #1124	; 0x464
 800280a:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 800280e:	4413      	add	r3, r2
 8002810:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	2301      	movs	r3, #1
 8002818:	2008      	movs	r0, #8
 800281a:	f7ff f8f3 	bl	8001a04 <commandRespond1>
 800281e:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
							  total_respond_length += respond_lenght;
 8002822:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002826:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 800282a:	4413      	add	r3, r2
 800282c:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
							  detail_array[0] = NONE;
 8002830:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002834:	2222      	movs	r2, #34	; 0x22
 8002836:	701a      	strb	r2, [r3, #0]
							  respond_lenght = commandRespond1(RPD_START, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002838:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800283c:	6899      	ldr	r1, [r3, #8]
 800283e:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002842:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002846:	4413      	add	r3, r2
 8002848:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2301      	movs	r3, #1
 8002850:	2003      	movs	r0, #3
 8002852:	f7ff f8d7 	bl	8001a04 <commandRespond1>
 8002856:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
							  total_respond_length += respond_lenght;
 800285a:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 800285e:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002862:	4413      	add	r3, r2
 8002864:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
							respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
							total_respond_length += respond_lenght;
							  LOG_REPORT("INIT FAIL", __LINE__);
						  }
					  }
				  break;
 8002868:	e10d      	b.n	8002a86 <StartDefaultTask+0xd4e>
								  current_duty_state 	= SCARA_DUTY_STATE_READY;
 800286a:	2300      	movs	r3, #0
 800286c:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
								  LOG_REPORT("TEST FAIL", __LINE__);
 8002870:	f240 21b9 	movw	r1, #697	; 0x2b9
 8002874:	482a      	ldr	r0, [pc, #168]	; (8002920 <StartDefaultTask+0xbe8>)
 8002876:	f7ff f915 	bl	8001aa4 <LOG_REPORT>
								detail_array[0] = status2;
 800287a:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 800287e:	f897 2660 	ldrb.w	r2, [r7, #1632]	; 0x660
 8002882:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002884:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002888:	6899      	ldr	r1, [r3, #8]
 800288a:	f207 4264 	addw	r2, r7, #1124	; 0x464
 800288e:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002892:	4413      	add	r3, r2
 8002894:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	2301      	movs	r3, #1
 800289c:	2007      	movs	r0, #7
 800289e:	f7ff f8b1 	bl	8001a04 <commandRespond1>
 80028a2:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
								total_respond_length += respond_lenght;
 80028a6:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 80028aa:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 80028ae:	4413      	add	r3, r2
 80028b0:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
				  break;
 80028b4:	e0e7      	b.n	8002a86 <StartDefaultTask+0xd4e>
							  current_duty_state 	= SCARA_DUTY_STATE_READY;
 80028b6:	2300      	movs	r3, #0
 80028b8:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
							detail_array[0] = status1;
 80028bc:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 80028c0:	f897 2661 	ldrb.w	r2, [r7, #1633]	; 0x661
 80028c4:	701a      	strb	r2, [r3, #0]
							respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80028c6:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80028ca:	6899      	ldr	r1, [r3, #8]
 80028cc:	f207 4264 	addw	r2, r7, #1124	; 0x464
 80028d0:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 80028d4:	4413      	add	r3, r2
 80028d6:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	2301      	movs	r3, #1
 80028de:	2007      	movs	r0, #7
 80028e0:	f7ff f890 	bl	8001a04 <commandRespond1>
 80028e4:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
							total_respond_length += respond_lenght;
 80028e8:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 80028ec:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 80028f0:	4413      	add	r3, r2
 80028f2:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
							  LOG_REPORT("INIT FAIL", __LINE__);
 80028f6:	f240 21c7 	movw	r1, #711	; 0x2c7
 80028fa:	480a      	ldr	r0, [pc, #40]	; (8002924 <StartDefaultTask+0xbec>)
 80028fc:	f7ff f8d2 	bl	8001aa4 <LOG_REPORT>
				  break;
 8002900:	e0c1      	b.n	8002a86 <StartDefaultTask+0xd4e>
 8002902:	bf00      	nop
 8002904:	f3af 8000 	nop.w
 8002908:	40000000 	.word	0x40000000
 800290c:	3f847ae1 	.word	0x3f847ae1
 8002910:	20005ae8 	.word	0x20005ae8
 8002914:	20005c68 	.word	0x20005c68
 8002918:	0801bfd4 	.word	0x0801bfd4
 800291c:	0801bfe0 	.word	0x0801bfe0
 8002920:	0801bff0 	.word	0x0801bff0
 8002924:	0801bffc 	.word	0x0801bffc

				  case SCARA_DUTY_STATE_FLOW:
					  {
						  SCARA_StatusTypeDef status;
						  // Increase run time
						  run_time += T_SAMPLING;
 8002928:	a3e3      	add	r3, pc, #908	; (adr r3, 8002cb8 <StartDefaultTask+0xf80>)
 800292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292e:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8002932:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002936:	f7fd fca9 	bl	800028c <__adddf3>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8002942:	e9c1 2300 	strd	r2, r3, [r1]
						  // Check Time Out
						  if (scaraIsFinish(run_time)) {
 8002946:	f507 63d4 	add.w	r3, r7, #1696	; 0x6a0
 800294a:	ed93 0b00 	vldr	d0, [r3]
 800294e:	f007 fd69 	bl	800a424 <scaraIsFinish>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <StartDefaultTask+0xc28>
							  current_duty_state = SCARA_DUTY_STATE_FINISH;// Work Done
 8002958:	2303      	movs	r3, #3
 800295a:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
								total_respond_length += respond_lenght;
								  LOG_REPORT("STOP DUTY", __LINE__);
							  }
						  }
					  }
				  break;
 800295e:	e092      	b.n	8002a86 <StartDefaultTask+0xd4e>
							  status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 8002960:	4cd7      	ldr	r4, [pc, #860]	; (8002cc0 <StartDefaultTask+0xf88>)
 8002962:	4668      	mov	r0, sp
 8002964:	f104 0308 	add.w	r3, r4, #8
 8002968:	22b8      	movs	r2, #184	; 0xb8
 800296a:	4619      	mov	r1, r3
 800296c:	f013 f960 	bl	8015c30 <memcpy>
 8002970:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002974:	48d3      	ldr	r0, [pc, #844]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002976:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 800297a:	ed91 0b00 	vldr	d0, [r1]
 800297e:	f005 fc03 	bl	8008188 <scaraFlowDuty>
 8002982:	4603      	mov	r3, r0
 8002984:	f887 3662 	strb.w	r3, [r7, #1634]	; 0x662
							  if ( SCARA_STATUS_OK == status) {
 8002988:	f897 3662 	ldrb.w	r3, [r7, #1634]	; 0x662
 800298c:	2b00      	cmp	r3, #0
 800298e:	d113      	bne.n	80029b8 <StartDefaultTask+0xc80>
								  lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 8002990:	4ccb      	ldr	r4, [pc, #812]	; (8002cc0 <StartDefaultTask+0xf88>)
 8002992:	4acc      	ldr	r2, [pc, #816]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002994:	ab2c      	add	r3, sp, #176	; 0xb0
 8002996:	4611      	mov	r1, r2
 8002998:	22c0      	movs	r2, #192	; 0xc0
 800299a:	4618      	mov	r0, r3
 800299c:	f013 f948 	bl	8015c30 <memcpy>
 80029a0:	4668      	mov	r0, sp
 80029a2:	f104 0310 	add.w	r3, r4, #16
 80029a6:	22b0      	movs	r2, #176	; 0xb0
 80029a8:	4619      	mov	r1, r3
 80029aa:	f013 f941 	bl	8015c30 <memcpy>
 80029ae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80029b2:	f001 ff41 	bl	8004838 <lowlayer_computeAndWritePulse>
				  break;
 80029b6:	e066      	b.n	8002a86 <StartDefaultTask+0xd4e>
								  current_duty_state = SCARA_DUTY_STATE_FINISH;
 80029b8:	2303      	movs	r3, #3
 80029ba:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
								detail_array[0] = status;
 80029be:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 80029c2:	f897 2662 	ldrb.w	r2, [r7, #1634]	; 0x662
 80029c6:	701a      	strb	r2, [r3, #0]
								respond_lenght = commandRespond1(RPD_STOP, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80029c8:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80029cc:	6899      	ldr	r1, [r3, #8]
 80029ce:	f207 4264 	addw	r2, r7, #1124	; 0x464
 80029d2:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 80029d6:	4413      	add	r3, r2
 80029d8:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	2301      	movs	r3, #1
 80029e0:	2006      	movs	r0, #6
 80029e2:	f7ff f80f 	bl	8001a04 <commandRespond1>
 80029e6:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
								total_respond_length += respond_lenght;
 80029ea:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 80029ee:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 80029f2:	4413      	add	r3, r2
 80029f4:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
								  LOG_REPORT("STOP DUTY", __LINE__);
 80029f8:	f240 21ed 	movw	r1, #749	; 0x2ed
 80029fc:	48b2      	ldr	r0, [pc, #712]	; (8002cc8 <StartDefaultTask+0xf90>)
 80029fe:	f7ff f851 	bl	8001aa4 <LOG_REPORT>
				  break;
 8002a02:	e040      	b.n	8002a86 <StartDefaultTask+0xd4e>

				  case SCARA_DUTY_STATE_FINISH:
					  {
						  lowlayer_readTruePosition(&positionNext);
 8002a04:	48af      	ldr	r0, [pc, #700]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002a06:	f001 fd87 	bl	8004518 <lowlayer_readTruePosition>
						  kinematicForward(&positionNext);
 8002a0a:	48ae      	ldr	r0, [pc, #696]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002a0c:	f000 feb0 	bl	8003770 <kinematicForward>
						  current_duty_state = SCARA_DUTY_STATE_READY;
 8002a10:	2300      	movs	r3, #0
 8002a12:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
						  positionNext.t = 0;
 8002a16:	49ab      	ldr	r1, [pc, #684]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	f04f 0300 	mov.w	r3, #0
 8002a20:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
						  positionNext.total_time = 0;
 8002a24:	49a7      	ldr	r1, [pc, #668]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	f04f 0300 	mov.w	r3, #0
 8002a2e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
						  positionNext.q = 0;
 8002a32:	49a4      	ldr	r1, [pc, #656]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	f04f 0300 	mov.w	r3, #0
 8002a3c:	e9c1 2300 	strd	r2, r3, [r1]
// #endif
// 						  infor_lenght 		= commandRespond(RPD_DONE,
// 															 0,
// 															 (char *)position,
// 															 (char *)infor);
					detail_array[0] = NONE;
 8002a40:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002a44:	2222      	movs	r2, #34	; 0x22
 8002a46:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_DONE, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002a48:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002a4c:	6899      	ldr	r1, [r3, #8]
 8002a4e:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002a52:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002a56:	4413      	add	r3, r2
 8002a58:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002a5c:	9300      	str	r3, [sp, #0]
 8002a5e:	2301      	movs	r3, #1
 8002a60:	2005      	movs	r0, #5
 8002a62:	f7fe ffcf 	bl	8001a04 <commandRespond1>
 8002a66:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
					total_respond_length += respond_lenght;
 8002a6a:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002a6e:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002a72:	4413      	add	r3, r2
 8002a74:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
					  }
				  break;
 8002a78:	e005      	b.n	8002a86 <StartDefaultTask+0xd4e>

				  default:
					  {
						  LOG_REPORT("ERROR STATE !!!", __LINE__);
 8002a7a:	f240 310d 	movw	r1, #781	; 0x30d
 8002a7e:	4893      	ldr	r0, [pc, #588]	; (8002ccc <StartDefaultTask+0xf94>)
 8002a80:	f7ff f810 	bl	8001aa4 <LOG_REPORT>
						  while(1);
 8002a84:	e7fe      	b.n	8002a84 <StartDefaultTask+0xd4c>
					  }
				  }

			  }
			  break;
 8002a86:	e005      	b.n	8002a94 <StartDefaultTask+0xd5c>

		  default:
			  {
				  LOG_REPORT("ERROR MODE !!!", __LINE__);
 8002a88:	f240 3117 	movw	r1, #791	; 0x317
 8002a8c:	4890      	ldr	r0, [pc, #576]	; (8002cd0 <StartDefaultTask+0xf98>)
 8002a8e:	f7ff f809 	bl	8001aa4 <LOG_REPORT>
				  while(1);
 8002a92:	e7fe      	b.n	8002a92 <StartDefaultTask+0xd5a>
			  }
		  }
	  }
	  break;
 8002a94:	e3bf      	b.n	8003216 <StartDefaultTask+0x14de>

	  case SCARA_METHOD_AUTO:
	  {
		  switch (current_duty_state)
 8002a96:	f897 36b5 	ldrb.w	r3, [r7, #1717]	; 0x6b5
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	f200 8153 	bhi.w	8002d46 <StartDefaultTask+0x100e>
 8002aa0:	a201      	add	r2, pc, #4	; (adr r2, 8002aa8 <StartDefaultTask+0xd70>)
 8002aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa6:	bf00      	nop
 8002aa8:	08002d47 	.word	0x08002d47
 8002aac:	08002ab9 	.word	0x08002ab9
 8002ab0:	08002c1d 	.word	0x08002c1d
 8002ab4:	08002cdd 	.word	0x08002cdd
		  case SCARA_DUTY_STATE_READY:
			  
		  break;
		  case SCARA_DUTY_STATE_INIT:{
			  SCARA_StatusTypeDef status1, status2;
			  status1 = scara_test_InitDuty(duty_cmd);
 8002ab8:	f507 6492 	add.w	r4, r7, #1168	; 0x490
 8002abc:	4668      	mov	r0, sp
 8002abe:	f104 0310 	add.w	r3, r4, #16
 8002ac2:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	f013 f8b2 	bl	8015c30 <memcpy>
 8002acc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ad0:	f002 fa4a 	bl	8004f68 <scara_test_InitDuty>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	f887 3664 	strb.w	r3, [r7, #1636]	; 0x664
			  if ( SCARA_STATUS_OK == status1) {
 8002ada:	f897 3664 	ldrb.w	r3, [r7, #1636]	; 0x664
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d176      	bne.n	8002bd0 <StartDefaultTask+0xe98>
				  current_duty_state = SCARA_DUTY_STATE_FLOW;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
			  	status2 = scaraTestLinearDuty();
 8002ae8:	f007 fb06 	bl	800a0f8 <scaraTestLinearDuty>
 8002aec:	4603      	mov	r3, r0
 8002aee:	f887 3663 	strb.w	r3, [r7, #1635]	; 0x663
			  	if (SCARA_STATUS_OK == status2) {
 8002af2:	f897 3663 	ldrb.w	r3, [r7, #1635]	; 0x663
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d144      	bne.n	8002b84 <StartDefaultTask+0xe4c>
			  		current_duty_state = SCARA_DUTY_STATE_FLOW;
 8002afa:	2302      	movs	r3, #2
 8002afc:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
			  		run_time			= 0;
 8002b00:	f04f 0200 	mov.w	r2, #0
 8002b04:	f04f 0300 	mov.w	r3, #0
 8002b08:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8002b0c:	e9c1 2300 	strd	r2, r3, [r1]
			  		// Respond
			  		detail_array[0] = status1;
 8002b10:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002b14:	f897 2664 	ldrb.w	r2, [r7, #1636]	; 0x664
 8002b18:	701a      	strb	r2, [r3, #0]
			  		respond_lenght = commandRespond1(RPD_OK, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002b1a:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002b1e:	6899      	ldr	r1, [r3, #8]
 8002b20:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002b24:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002b28:	4413      	add	r3, r2
 8002b2a:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002b2e:	9300      	str	r3, [sp, #0]
 8002b30:	2301      	movs	r3, #1
 8002b32:	2008      	movs	r0, #8
 8002b34:	f7fe ff66 	bl	8001a04 <commandRespond1>
 8002b38:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
			  		total_respond_length += respond_lenght;
 8002b3c:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002b40:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002b44:	4413      	add	r3, r2
 8002b46:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
			  		detail_array[0] = NONE;
 8002b4a:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002b4e:	2222      	movs	r2, #34	; 0x22
 8002b50:	701a      	strb	r2, [r3, #0]
			  		respond_lenght = commandRespond1(RPD_START, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002b52:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002b56:	6899      	ldr	r1, [r3, #8]
 8002b58:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002b5c:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002b60:	4413      	add	r3, r2
 8002b62:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	2301      	movs	r3, #1
 8002b6a:	2003      	movs	r0, #3
 8002b6c:	f7fe ff4a 	bl	8001a04 <commandRespond1>
 8002b70:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
			  		total_respond_length += respond_lenght;
 8002b74:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002b78:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002b7c:	4413      	add	r3, r2
 8002b7e:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
			    respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
			    total_respond_length += respond_lenght;
			  	LOG_REPORT("INIT FAIL", __LINE__);
			  }
			}
		  break;
 8002b82:	e0e1      	b.n	8002d48 <StartDefaultTask+0x1010>
					current_duty_state 	= SCARA_DUTY_STATE_READY;
 8002b84:	2300      	movs	r3, #0
 8002b86:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
					LOG_REPORT("TEST FAIL", __LINE__);
 8002b8a:	f240 3137 	movw	r1, #823	; 0x337
 8002b8e:	4851      	ldr	r0, [pc, #324]	; (8002cd4 <StartDefaultTask+0xf9c>)
 8002b90:	f7fe ff88 	bl	8001aa4 <LOG_REPORT>
					detail_array[0] = status2;
 8002b94:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002b98:	f897 2663 	ldrb.w	r2, [r7, #1635]	; 0x663
 8002b9c:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002b9e:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002ba2:	6899      	ldr	r1, [r3, #8]
 8002ba4:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002ba8:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002bac:	4413      	add	r3, r2
 8002bae:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	2007      	movs	r0, #7
 8002bb8:	f7fe ff24 	bl	8001a04 <commandRespond1>
 8002bbc:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
					total_respond_length += respond_lenght;
 8002bc0:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002bc4:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002bc8:	4413      	add	r3, r2
 8002bca:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
		  break;
 8002bce:	e0bb      	b.n	8002d48 <StartDefaultTask+0x1010>
			  	current_duty_state 	= SCARA_DUTY_STATE_READY;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
			    detail_array[0] = status1;
 8002bd6:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002bda:	f897 2664 	ldrb.w	r2, [r7, #1636]	; 0x664
 8002bde:	701a      	strb	r2, [r3, #0]
			    respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002be0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002be4:	6899      	ldr	r1, [r3, #8]
 8002be6:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002bea:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002bee:	4413      	add	r3, r2
 8002bf0:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	2007      	movs	r0, #7
 8002bfa:	f7fe ff03 	bl	8001a04 <commandRespond1>
 8002bfe:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
			    total_respond_length += respond_lenght;
 8002c02:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002c06:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
			  	LOG_REPORT("INIT FAIL", __LINE__);
 8002c10:	f240 3141 	movw	r1, #833	; 0x341
 8002c14:	4830      	ldr	r0, [pc, #192]	; (8002cd8 <StartDefaultTask+0xfa0>)
 8002c16:	f7fe ff45 	bl	8001aa4 <LOG_REPORT>
		  break;
 8002c1a:	e095      	b.n	8002d48 <StartDefaultTask+0x1010>

		  case SCARA_DUTY_STATE_FLOW:{
			  SCARA_StatusTypeDef status;
			  // Increase run time
			  run_time += T_SAMPLING;
 8002c1c:	a326      	add	r3, pc, #152	; (adr r3, 8002cb8 <StartDefaultTask+0xf80>)
 8002c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c22:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8002c26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002c2a:	f7fd fb2f 	bl	800028c <__adddf3>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	460b      	mov	r3, r1
 8002c32:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8002c36:	e9c1 2300 	strd	r2, r3, [r1]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 8002c3a:	f507 63d4 	add.w	r3, r7, #1696	; 0x6a0
 8002c3e:	ed93 0b00 	vldr	d0, [r3]
 8002c42:	f007 fbef 	bl	800a424 <scaraIsFinish>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <StartDefaultTask+0xf1c>
			  	current_duty_state = SCARA_DUTY_STATE_FINISH;// Work Done
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
				  }else{
					  current_duty_state = SCARA_DUTY_STATE_FINISH;
				  }
			  }
		  }
		  break;
 8002c52:	e079      	b.n	8002d48 <StartDefaultTask+0x1010>
			  	status = scaraTestFlowDuty(run_time , &positionNext, positionCurrent);
 8002c54:	4c1a      	ldr	r4, [pc, #104]	; (8002cc0 <StartDefaultTask+0xf88>)
 8002c56:	4668      	mov	r0, sp
 8002c58:	f104 0308 	add.w	r3, r4, #8
 8002c5c:	22b8      	movs	r2, #184	; 0xb8
 8002c5e:	4619      	mov	r1, r3
 8002c60:	f012 ffe6 	bl	8015c30 <memcpy>
 8002c64:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002c68:	4816      	ldr	r0, [pc, #88]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002c6a:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8002c6e:	ed91 0b00 	vldr	d0, [r1]
 8002c72:	f005 fa1f 	bl	80080b4 <scaraTestFlowDuty>
 8002c76:	4603      	mov	r3, r0
 8002c78:	f887 3665 	strb.w	r3, [r7, #1637]	; 0x665
			  	if ( SCARA_STATUS_OK == status) {
 8002c7c:	f897 3665 	ldrb.w	r3, [r7, #1637]	; 0x665
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d113      	bne.n	8002cac <StartDefaultTask+0xf74>
			  		lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 8002c84:	4c0e      	ldr	r4, [pc, #56]	; (8002cc0 <StartDefaultTask+0xf88>)
 8002c86:	4a0f      	ldr	r2, [pc, #60]	; (8002cc4 <StartDefaultTask+0xf8c>)
 8002c88:	ab2c      	add	r3, sp, #176	; 0xb0
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	22c0      	movs	r2, #192	; 0xc0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f012 ffce 	bl	8015c30 <memcpy>
 8002c94:	4668      	mov	r0, sp
 8002c96:	f104 0310 	add.w	r3, r4, #16
 8002c9a:	22b0      	movs	r2, #176	; 0xb0
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	f012 ffc7 	bl	8015c30 <memcpy>
 8002ca2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ca6:	f001 fdc7 	bl	8004838 <lowlayer_computeAndWritePulse>
		  break;
 8002caa:	e04d      	b.n	8002d48 <StartDefaultTask+0x1010>
					  current_duty_state = SCARA_DUTY_STATE_FINISH;
 8002cac:	2303      	movs	r3, #3
 8002cae:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
		  break;
 8002cb2:	e049      	b.n	8002d48 <StartDefaultTask+0x1010>
 8002cb4:	f3af 8000 	nop.w
 8002cb8:	40000000 	.word	0x40000000
 8002cbc:	3f847ae1 	.word	0x3f847ae1
 8002cc0:	20005ae8 	.word	0x20005ae8
 8002cc4:	20005c68 	.word	0x20005c68
 8002cc8:	0801c008 	.word	0x0801c008
 8002ccc:	0801bfe0 	.word	0x0801bfe0
 8002cd0:	0801c014 	.word	0x0801c014
 8002cd4:	0801bff0 	.word	0x0801bff0
 8002cd8:	0801bffc 	.word	0x0801bffc

		  case SCARA_DUTY_STATE_FINISH:{
		  	current_duty_state = SCARA_DUTY_STATE_READY;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
			positionNext.t = 0;
 8002ce2:	49cb      	ldr	r1, [pc, #812]	; (8003010 <StartDefaultTask+0x12d8>)
 8002ce4:	f04f 0200 	mov.w	r2, #0
 8002ce8:	f04f 0300 	mov.w	r3, #0
 8002cec:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			positionNext.total_time = 0;
 8002cf0:	49c7      	ldr	r1, [pc, #796]	; (8003010 <StartDefaultTask+0x12d8>)
 8002cf2:	f04f 0200 	mov.w	r2, #0
 8002cf6:	f04f 0300 	mov.w	r3, #0
 8002cfa:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
			positionNext.q = 0;
 8002cfe:	49c4      	ldr	r1, [pc, #784]	; (8003010 <StartDefaultTask+0x12d8>)
 8002d00:	f04f 0200 	mov.w	r2, #0
 8002d04:	f04f 0300 	mov.w	r3, #0
 8002d08:	e9c1 2300 	strd	r2, r3, [r1]

			detail_array[0] = NONE;
 8002d0c:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 8002d10:	2222      	movs	r2, #34	; 0x22
 8002d12:	701a      	strb	r2, [r3, #0]
			respond_lenght = commandRespond1(RPD_DONE, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 8002d14:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002d18:	6899      	ldr	r1, [r3, #8]
 8002d1a:	f207 4264 	addw	r2, r7, #1124	; 0x464
 8002d1e:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8002d22:	4413      	add	r3, r2
 8002d24:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	2005      	movs	r0, #5
 8002d2e:	f7fe fe69 	bl	8001a04 <commandRespond1>
 8002d32:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
			total_respond_length += respond_lenght;
 8002d36:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8002d3a:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 8002d3e:	4413      	add	r3, r2
 8002d40:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
		  }
		  break;
 8002d44:	e000      	b.n	8002d48 <StartDefaultTask+0x1010>
		  
		  default:
			  break;
 8002d46:	bf00      	nop
		  }
	  }

	  break;
 8002d48:	e265      	b.n	8003216 <StartDefaultTask+0x14de>
	  case SCARA_METHOD_TEST:
	  {
		  lowlayer_writePulse(test_value[0], test_value[1], test_value[2], test_value[3]);
 8002d4a:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002d4e:	f993 0000 	ldrsb.w	r0, [r3]
 8002d52:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002d56:	f993 1001 	ldrsb.w	r1, [r3, #1]
 8002d5a:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002d5e:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8002d62:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002d66:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8002d6a:	f001 ff0d 	bl	8004b88 <lowlayer_writePulse>
	  }
	  break;
 8002d6e:	e252      	b.n	8003216 <StartDefaultTask+0x14de>


	  case SCARA_METHOD_PICK_AND_PLACE:
	  {
		  switch(current_duty_state) {
 8002d70:	f897 36b5 	ldrb.w	r3, [r7, #1717]	; 0x6b5
 8002d74:	3b01      	subs	r3, #1
 8002d76:	2b03      	cmp	r3, #3
 8002d78:	f200 824c 	bhi.w	8003214 <StartDefaultTask+0x14dc>
 8002d7c:	a201      	add	r2, pc, #4	; (adr r2, 8002d84 <StartDefaultTask+0x104c>)
 8002d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d82:	bf00      	nop
 8002d84:	08002d95 	.word	0x08002d95
 8002d88:	0800312d 	.word	0x0800312d
 8002d8c:	08003203 	.word	0x08003203
 8002d90:	08002dd5 	.word	0x08002dd5
		  case SCARA_DUTY_STATE_INIT:{
			  Object = calloc(8, sizeof(SCARA_Pick_And_Place_Package));
 8002d94:	21c8      	movs	r1, #200	; 0xc8
 8002d96:	2008      	movs	r0, #8
 8002d98:	f012 ff08 	bl	8015bac <calloc>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	f8c7 369c 	str.w	r3, [r7, #1692]	; 0x69c
			  object_tail_pointer = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	f887 369a 	strb.w	r3, [r7, #1690]	; 0x69a
			  object_head_pointer = 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	f887 3699 	strb.w	r3, [r7, #1689]	; 0x699
			  operation_state = SCARA_MOVE_TO_TARGET;
 8002dae:	2300      	movs	r3, #0
 8002db0:	f887 369b 	strb.w	r3, [r7, #1691]	; 0x69b
			  current_duty_state = SCARA_DUTY_STATE_OPERATION;
 8002db4:	2304      	movs	r3, #4
 8002db6:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
			  duty_cmd.robot_method = SCARA_METHOD_PICK_AND_PLACE;
 8002dba:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002dbe:	2204      	movs	r2, #4
 8002dc0:	705a      	strb	r2, [r3, #1]
			  duty_cmd.path_type = DUTY_PATH_LINE;
 8002dc2:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	739a      	strb	r2, [r3, #14]
			  duty_cmd.space_type = DUTY_SPACE_TASK;
 8002dca:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002dce:	2200      	movs	r2, #0
 8002dd0:	735a      	strb	r2, [r3, #13]
		  }
		  break;
 8002dd2:	e21c      	b.n	800320e <StartDefaultTask+0x14d6>

		  case SCARA_DUTY_STATE_OPERATION:{
			  if(object_tail_pointer != object_head_pointer){
 8002dd4:	f897 269a 	ldrb.w	r2, [r7, #1690]	; 0x69a
 8002dd8:	f897 3699 	ldrb.w	r3, [r7, #1689]	; 0x699
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	f000 8215 	beq.w	800320c <StartDefaultTask+0x14d4>
				  switch(operation_state){
 8002de2:	f897 369b 	ldrb.w	r3, [r7, #1691]	; 0x69b
 8002de6:	2b06      	cmp	r3, #6
 8002de8:	f200 8135 	bhi.w	8003056 <StartDefaultTask+0x131e>
 8002dec:	a201      	add	r2, pc, #4	; (adr r2, 8002df4 <StartDefaultTask+0x10bc>)
 8002dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df2:	bf00      	nop
 8002df4:	08002e11 	.word	0x08002e11
 8002df8:	08002ee1 	.word	0x08002ee1
 8002dfc:	08002f0b 	.word	0x08002f0b
 8002e00:	08002f21 	.word	0x08002f21
 8002e04:	08002fc5 	.word	0x08002fc5
 8002e08:	08002fef 	.word	0x08002fef
 8002e0c:	0800302d 	.word	0x0800302d
					  case SCARA_MOVE_TO_TARGET:{
						  double wait_time = TIMER_SCALE*((uint16_t)(TIM2->CNT - Object[object_tail_pointer].timer_value)) + MOVE_TIME + PUT_DOWN_TIME;
 8002e10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002e1c:	21c8      	movs	r1, #200	; 0xc8
 8002e1e:	fb01 f303 	mul.w	r3, r1, r3
 8002e22:	f8d7 169c 	ldr.w	r1, [r7, #1692]	; 0x69c
 8002e26:	440b      	add	r3, r1
 8002e28:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	ee07 3a90 	vmov	s15, r3
 8002e34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e38:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8003014 <StartDefaultTask+0x12dc>
 8002e3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e40:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8003018 <StartDefaultTask+0x12e0>
 8002e44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e48:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e50:	ee17 0a90 	vmov	r0, s15
 8002e54:	f7fd fb78 	bl	8000548 <__aeabi_f2d>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	f507 61cd 	add.w	r1, r7, #1640	; 0x668
 8002e60:	e9c1 2300 	strd	r2, r3, [r1]
						  Object[object_tail_pointer].object_position.y += wait_time*conveyor_speed;
 8002e64:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002e68:	22c8      	movs	r2, #200	; 0xc8
 8002e6a:	fb02 f303 	mul.w	r3, r2, r3
 8002e6e:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002e72:	4413      	add	r3, r2
 8002e74:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8002e78:	4b68      	ldr	r3, [pc, #416]	; (800301c <StartDefaultTask+0x12e4>)
 8002e7a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e7e:	f507 63cd 	add.w	r3, r7, #1640	; 0x668
 8002e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e86:	f7fd fbb7 	bl	80005f8 <__aeabi_dmul>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4610      	mov	r0, r2
 8002e90:	4619      	mov	r1, r3
 8002e92:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002e96:	22c8      	movs	r2, #200	; 0xc8
 8002e98:	fb02 f303 	mul.w	r3, r2, r3
 8002e9c:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002ea0:	18d6      	adds	r6, r2, r3
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	4629      	mov	r1, r5
 8002eaa:	f7fd f9ef 	bl	800028c <__adddf3>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	e9c6 2314 	strd	r2, r3, [r6, #80]	; 0x50
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 8002eb6:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002eba:	22c8      	movs	r2, #200	; 0xc8
 8002ebc:	fb02 f303 	mul.w	r3, r2, r3
 8002ec0:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002ec4:	18d1      	adds	r1, r2, r3
 8002ec6:	f04f 0200 	mov.w	r2, #0
 8002eca:	4b55      	ldr	r3, [pc, #340]	; (8003020 <StartDefaultTask+0x12e8>)
 8002ecc:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
						  state_time = MOVE_TIME;
 8002ed0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ed4:	4b53      	ldr	r3, [pc, #332]	; (8003024 <StartDefaultTask+0x12ec>)
 8002ed6:	f507 61d2 	add.w	r1, r7, #1680	; 0x690
 8002eda:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8002ede:	e0ba      	b.n	8003056 <StartDefaultTask+0x131e>

					  case SCARA_MOVE_DOWN_ON_OBJECT:{
						  Object[object_tail_pointer].object_position.z = DOWN_HEIGHT_ON_OBJECT;
 8002ee0:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002ee4:	22c8      	movs	r2, #200	; 0xc8
 8002ee6:	fb02 f303 	mul.w	r3, r2, r3
 8002eea:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002eee:	18d1      	adds	r1, r2, r3
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	4b4c      	ldr	r3, [pc, #304]	; (8003028 <StartDefaultTask+0x12f0>)
 8002ef6:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
						  state_time = DOWN_HEIGHT_ON_OBJECT;
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	4b4a      	ldr	r3, [pc, #296]	; (8003028 <StartDefaultTask+0x12f0>)
 8002f00:	f507 61d2 	add.w	r1, r7, #1680	; 0x690
 8002f04:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8002f08:	e0a5      	b.n	8003056 <StartDefaultTask+0x131e>
					  case SCARA_ATTACH:{
						  state_time = ATTACH_TIME;
 8002f0a:	a33f      	add	r3, pc, #252	; (adr r3, 8003008 <StartDefaultTask+0x12d0>)
 8002f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f10:	f507 61d2 	add.w	r1, r7, #1680	; 0x690
 8002f14:	e9c1 2300 	strd	r2, r3, [r1]
						  scaraSetOutput(1);
 8002f18:	2001      	movs	r0, #1
 8002f1a:	f007 f9f1 	bl	800a300 <scaraSetOutput>
					  }
					  break;
 8002f1e:	e09a      	b.n	8003056 <StartDefaultTask+0x131e>
					  case SCARA_MOVE_TO_SLOT :{
						  // handle later when define the slot cordinate
						  Object[object_tail_pointer].object_position.x = SLot_Cordinate[Object[object_tail_pointer].object_position.object_type].posx;
 8002f20:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002f24:	22c8      	movs	r2, #200	; 0xc8
 8002f26:	fb02 f303 	mul.w	r3, r2, r3
 8002f2a:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002f2e:	4413      	add	r3, r2
 8002f30:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8002f34:	4618      	mov	r0, r3
 8002f36:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002f3a:	22c8      	movs	r2, #200	; 0xc8
 8002f3c:	fb02 f303 	mul.w	r3, r2, r3
 8002f40:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002f44:	18d1      	adds	r1, r2, r3
 8002f46:	f107 0218 	add.w	r2, r7, #24
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4403      	add	r3, r0
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	4413      	add	r3, r2
 8002f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f58:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
						  Object[object_tail_pointer].object_position.y = SLot_Cordinate[Object[object_tail_pointer].object_position.object_type].posy;;
 8002f5c:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002f60:	22c8      	movs	r2, #200	; 0xc8
 8002f62:	fb02 f303 	mul.w	r3, r2, r3
 8002f66:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002f6a:	4413      	add	r3, r2
 8002f6c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8002f70:	4618      	mov	r0, r3
 8002f72:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002f76:	22c8      	movs	r2, #200	; 0xc8
 8002f78:	fb02 f303 	mul.w	r3, r2, r3
 8002f7c:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002f80:	18d1      	adds	r1, r2, r3
 8002f82:	f107 0218 	add.w	r2, r7, #24
 8002f86:	4603      	mov	r3, r0
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	4403      	add	r3, r0
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	4413      	add	r3, r2
 8002f90:	3308      	adds	r3, #8
 8002f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f96:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 8002f9a:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002f9e:	22c8      	movs	r2, #200	; 0xc8
 8002fa0:	fb02 f303 	mul.w	r3, r2, r3
 8002fa4:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002fa8:	18d1      	adds	r1, r2, r3
 8002faa:	f04f 0200 	mov.w	r2, #0
 8002fae:	4b1c      	ldr	r3, [pc, #112]	; (8003020 <StartDefaultTask+0x12e8>)
 8002fb0:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
						  state_time = MOVE_TIME;
 8002fb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fb8:	4b1a      	ldr	r3, [pc, #104]	; (8003024 <StartDefaultTask+0x12ec>)
 8002fba:	f507 61d2 	add.w	r1, r7, #1680	; 0x690
 8002fbe:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8002fc2:	e048      	b.n	8003056 <StartDefaultTask+0x131e>
					  case SCARA_MOVE_DOWN_ON_SLOT:{
						  Object[object_tail_pointer].object_position.z = DOWN_HEIGHT_ON_SLOT;
 8002fc4:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8002fc8:	22c8      	movs	r2, #200	; 0xc8
 8002fca:	fb02 f303 	mul.w	r3, r2, r3
 8002fce:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8002fd2:	18d1      	adds	r1, r2, r3
 8002fd4:	f04f 0200 	mov.w	r2, #0
 8002fd8:	4b13      	ldr	r3, [pc, #76]	; (8003028 <StartDefaultTask+0x12f0>)
 8002fda:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
						  state_time = DOWN_HEIGHT_ON_OBJECT;
 8002fde:	f04f 0200 	mov.w	r2, #0
 8002fe2:	4b11      	ldr	r3, [pc, #68]	; (8003028 <StartDefaultTask+0x12f0>)
 8002fe4:	f507 61d2 	add.w	r1, r7, #1680	; 0x690
 8002fe8:	e9c1 2300 	strd	r2, r3, [r1]
					  }
					  break;
 8002fec:	e033      	b.n	8003056 <StartDefaultTask+0x131e>
					  case SCARA_RELEASE:{
						  state_time = DETACH_TIME;
 8002fee:	a306      	add	r3, pc, #24	; (adr r3, 8003008 <StartDefaultTask+0x12d0>)
 8002ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff4:	f507 61d2 	add.w	r1, r7, #1680	; 0x690
 8002ff8:	e9c1 2300 	strd	r2, r3, [r1]
						  scaraSetOutput(0);
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	f007 f97f 	bl	800a300 <scaraSetOutput>
					  }
					  break;
 8003002:	e028      	b.n	8003056 <StartDefaultTask+0x131e>
 8003004:	f3af 8000 	nop.w
 8003008:	a0000000 	.word	0xa0000000
 800300c:	3fb99999 	.word	0x3fb99999
 8003010:	20005c68 	.word	0x20005c68
 8003014:	399c09bf 	.word	0x399c09bf
 8003018:	3f99999a 	.word	0x3f99999a
 800301c:	20000ba0 	.word	0x20000ba0
 8003020:	40590000 	.word	0x40590000
 8003024:	3ff33333 	.word	0x3ff33333
 8003028:	40440000 	.word	0x40440000
					  case SCARA_MOVE_UP:{
						  state_time = PICK_UP_TIME;
 800302c:	f04f 0200 	mov.w	r2, #0
 8003030:	4b8b      	ldr	r3, [pc, #556]	; (8003260 <StartDefaultTask+0x1528>)
 8003032:	f507 61d2 	add.w	r1, r7, #1680	; 0x690
 8003036:	e9c1 2300 	strd	r2, r3, [r1]
						  Object[object_tail_pointer].object_position.z = UP_HEIGHT;
 800303a:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 800303e:	22c8      	movs	r2, #200	; 0xc8
 8003040:	fb02 f303 	mul.w	r3, r2, r3
 8003044:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8003048:	18d1      	adds	r1, r2, r3
 800304a:	f04f 0200 	mov.w	r2, #0
 800304e:	4b85      	ldr	r3, [pc, #532]	; (8003264 <StartDefaultTask+0x152c>)
 8003050:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
					  }
					  break;
 8003054:	bf00      	nop
				  }
				  memcpy(&duty_cmd.target_point, &Object[object_tail_pointer].object_position, sizeof(SCARA_PositionTypeDef));
 8003056:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 800305a:	22c8      	movs	r2, #200	; 0xc8
 800305c:	fb02 f303 	mul.w	r3, r2, r3
 8003060:	f8d7 269c 	ldr.w	r2, [r7, #1692]	; 0x69c
 8003064:	4413      	add	r3, r2
 8003066:	4619      	mov	r1, r3
 8003068:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 800306c:	3328      	adds	r3, #40	; 0x28
 800306e:	22c0      	movs	r2, #192	; 0xc0
 8003070:	4618      	mov	r0, r3
 8003072:	f012 fddd 	bl	8015c30 <memcpy>
				  duty_cmd.time_total = state_time;
 8003076:	f507 6192 	add.w	r1, r7, #1168	; 0x490
 800307a:	f507 63d2 	add.w	r3, r7, #1680	; 0x690
 800307e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003082:	e9c1 2308 	strd	r2, r3, [r1, #32]
				  SCARA_StatusTypeDef status1;
				  status1 = scaraInitDuty(duty_cmd);
 8003086:	f507 6492 	add.w	r4, r7, #1168	; 0x490
 800308a:	4668      	mov	r0, sp
 800308c:	f104 0310 	add.w	r3, r4, #16
 8003090:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 8003094:	4619      	mov	r1, r3
 8003096:	f012 fdcb 	bl	8015c30 <memcpy>
 800309a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800309e:	f002 f897 	bl	80051d0 <scaraInitDuty>
 80030a2:	4603      	mov	r3, r0
 80030a4:	f887 3667 	strb.w	r3, [r7, #1639]	; 0x667
				  if ( SCARA_STATUS_OK == status1) {
 80030a8:	f897 3667 	ldrb.w	r3, [r7, #1639]	; 0x667
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10b      	bne.n	80030c8 <StartDefaultTask+0x1390>
				  	current_duty_state = SCARA_DUTY_STATE_FLOW;
 80030b0:	2302      	movs	r3, #2
 80030b2:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
				  	run_time = 0;
 80030b6:	f04f 0200 	mov.w	r2, #0
 80030ba:	f04f 0300 	mov.w	r3, #0
 80030be:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 80030c2:	e9c1 2300 	strd	r2, r3, [r1]
 80030c6:	e031      	b.n	800312c <StartDefaultTask+0x13f4>
				  } else {
					object_tail_pointer = (object_tail_pointer+1)%8;
 80030c8:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 80030cc:	3301      	adds	r3, #1
 80030ce:	425a      	negs	r2, r3
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	f002 0207 	and.w	r2, r2, #7
 80030d8:	bf58      	it	pl
 80030da:	4253      	negpl	r3, r2
 80030dc:	f887 369a 	strb.w	r3, [r7, #1690]	; 0x69a
					operation_state = SCARA_MOVE_TO_TARGET;
 80030e0:	2300      	movs	r3, #0
 80030e2:	f887 369b 	strb.w	r3, [r7, #1691]	; 0x69b
					detail_array[0] = status1;
 80030e6:	f507 7329 	add.w	r3, r7, #676	; 0x2a4
 80030ea:	f897 2667 	ldrb.w	r2, [r7, #1639]	; 0x667
 80030ee:	701a      	strb	r2, [r3, #0]
					respond_lenght = commandRespond1(RPD_ERROR, duty_cmd.id_command, detail_array, 1, &respond[total_respond_length]);
 80030f0:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 80030f4:	6899      	ldr	r1, [r3, #8]
 80030f6:	f207 4264 	addw	r2, r7, #1124	; 0x464
 80030fa:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 80030fe:	4413      	add	r3, r2
 8003100:	f507 7229 	add.w	r2, r7, #676	; 0x2a4
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	2301      	movs	r3, #1
 8003108:	2007      	movs	r0, #7
 800310a:	f7fe fc7b 	bl	8001a04 <commandRespond1>
 800310e:	f8c7 068c 	str.w	r0, [r7, #1676]	; 0x68c
					total_respond_length += respond_lenght;
 8003112:	f8d7 26b8 	ldr.w	r2, [r7, #1720]	; 0x6b8
 8003116:	f8d7 368c 	ldr.w	r3, [r7, #1676]	; 0x68c
 800311a:	4413      	add	r3, r2
 800311c:	f8c7 36b8 	str.w	r3, [r7, #1720]	; 0x6b8
					LOG_REPORT("INIT FAIL", __LINE__);
 8003120:	f240 31ba 	movw	r1, #954	; 0x3ba
 8003124:	4850      	ldr	r0, [pc, #320]	; (8003268 <StartDefaultTask+0x1530>)
 8003126:	f7fe fcbd 	bl	8001aa4 <LOG_REPORT>
					break;
 800312a:	e070      	b.n	800320e <StartDefaultTask+0x14d6>


		  case SCARA_DUTY_STATE_FLOW:{
			  SCARA_StatusTypeDef status;
			  // Increase run time
			  run_time += T_SAMPLING;
 800312c:	a34a      	add	r3, pc, #296	; (adr r3, 8003258 <StartDefaultTask+0x1520>)
 800312e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003132:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8003136:	e9d1 0100 	ldrd	r0, r1, [r1]
 800313a:	f7fd f8a7 	bl	800028c <__adddf3>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 8003146:	e9c1 2300 	strd	r2, r3, [r1]
			  // Check Time Out
			  if (scaraIsFinish(run_time)) {
 800314a:	f507 63d4 	add.w	r3, r7, #1696	; 0x6a0
 800314e:	ed93 0b00 	vldr	d0, [r3]
 8003152:	f007 f967 	bl	800a424 <scaraIsFinish>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d022      	beq.n	80031a2 <StartDefaultTask+0x146a>
				current_duty_state = SCARA_DUTY_STATE_OPERATION;
 800315c:	2304      	movs	r3, #4
 800315e:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
				if(operation_state == SCARA_MOVE_UP){
 8003162:	f897 369b 	ldrb.w	r3, [r7, #1691]	; 0x69b
 8003166:	2b06      	cmp	r3, #6
 8003168:	d10f      	bne.n	800318a <StartDefaultTask+0x1452>
					operation_state = SCARA_MOVE_TO_TARGET;
 800316a:	2300      	movs	r3, #0
 800316c:	f887 369b 	strb.w	r3, [r7, #1691]	; 0x69b
					object_tail_pointer = (object_tail_pointer+1)%8;
 8003170:	f897 369a 	ldrb.w	r3, [r7, #1690]	; 0x69a
 8003174:	3301      	adds	r3, #1
 8003176:	425a      	negs	r2, r3
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	f002 0207 	and.w	r2, r2, #7
 8003180:	bf58      	it	pl
 8003182:	4253      	negpl	r3, r2
 8003184:	f887 369a 	strb.w	r3, [r7, #1690]	; 0x69a
 8003188:	e004      	b.n	8003194 <StartDefaultTask+0x145c>
				}else{
					operation_state += 1; //next state
 800318a:	f897 369b 	ldrb.w	r3, [r7, #1691]	; 0x69b
 800318e:	3301      	adds	r3, #1
 8003190:	f887 369b 	strb.w	r3, [r7, #1691]	; 0x69b
				}
				lowlayer_readTruePosition(&positionNext);
 8003194:	4835      	ldr	r0, [pc, #212]	; (800326c <StartDefaultTask+0x1534>)
 8003196:	f001 f9bf 	bl	8004518 <lowlayer_readTruePosition>
				kinematicForward(&positionNext);
 800319a:	4834      	ldr	r0, [pc, #208]	; (800326c <StartDefaultTask+0x1534>)
 800319c:	f000 fae8 	bl	8003770 <kinematicForward>
				  }else{
					  current_duty_state = SCARA_DUTY_STATE_FINISH;
				  }
			  }
		  }
		  break;
 80031a0:	e035      	b.n	800320e <StartDefaultTask+0x14d6>
				status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 80031a2:	4c33      	ldr	r4, [pc, #204]	; (8003270 <StartDefaultTask+0x1538>)
 80031a4:	4668      	mov	r0, sp
 80031a6:	f104 0308 	add.w	r3, r4, #8
 80031aa:	22b8      	movs	r2, #184	; 0xb8
 80031ac:	4619      	mov	r1, r3
 80031ae:	f012 fd3f 	bl	8015c30 <memcpy>
 80031b2:	e894 000c 	ldmia.w	r4, {r2, r3}
 80031b6:	482d      	ldr	r0, [pc, #180]	; (800326c <StartDefaultTask+0x1534>)
 80031b8:	f507 61d4 	add.w	r1, r7, #1696	; 0x6a0
 80031bc:	ed91 0b00 	vldr	d0, [r1]
 80031c0:	f004 ffe2 	bl	8008188 <scaraFlowDuty>
 80031c4:	4603      	mov	r3, r0
 80031c6:	f887 3666 	strb.w	r3, [r7, #1638]	; 0x666
				if ( SCARA_STATUS_OK == status) {
 80031ca:	f897 3666 	ldrb.w	r3, [r7, #1638]	; 0x666
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d113      	bne.n	80031fa <StartDefaultTask+0x14c2>
					lowlayer_computeAndWritePulse(positionCurrent, positionNext);
 80031d2:	4c27      	ldr	r4, [pc, #156]	; (8003270 <StartDefaultTask+0x1538>)
 80031d4:	4a25      	ldr	r2, [pc, #148]	; (800326c <StartDefaultTask+0x1534>)
 80031d6:	ab2c      	add	r3, sp, #176	; 0xb0
 80031d8:	4611      	mov	r1, r2
 80031da:	22c0      	movs	r2, #192	; 0xc0
 80031dc:	4618      	mov	r0, r3
 80031de:	f012 fd27 	bl	8015c30 <memcpy>
 80031e2:	4668      	mov	r0, sp
 80031e4:	f104 0310 	add.w	r3, r4, #16
 80031e8:	22b0      	movs	r2, #176	; 0xb0
 80031ea:	4619      	mov	r1, r3
 80031ec:	f012 fd20 	bl	8015c30 <memcpy>
 80031f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80031f4:	f001 fb20 	bl	8004838 <lowlayer_computeAndWritePulse>
		  break;
 80031f8:	e009      	b.n	800320e <StartDefaultTask+0x14d6>
					  current_duty_state = SCARA_DUTY_STATE_FINISH;
 80031fa:	2303      	movs	r3, #3
 80031fc:	f887 36b5 	strb.w	r3, [r7, #1717]	; 0x6b5
		  break;
 8003200:	e005      	b.n	800320e <StartDefaultTask+0x14d6>

		  case SCARA_DUTY_STATE_FINISH:
			  //error
			  free(Object);
 8003202:	f8d7 069c 	ldr.w	r0, [r7, #1692]	; 0x69c
 8003206:	f012 fd0b 	bl	8015c20 <free>
		  break;
 800320a:	e000      	b.n	800320e <StartDefaultTask+0x14d6>
				  break;
 800320c:	bf00      	nop
		  }
	  }
	  break;
 800320e:	e001      	b.n	8003214 <StartDefaultTask+0x14dc>
	  break;
 8003210:	bf00      	nop
 8003212:	e000      	b.n	8003216 <StartDefaultTask+0x14de>
	  break;
 8003214:	bf00      	nop
	//   // Send through USB
	//   if (usb_lenght > 0) {
	// 	  CDC_Transmit_FS(usb_buff, (uint16_t)usb_lenght);
	//   }

	if(total_respond_length > 0){
 8003216:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 800321a:	2b00      	cmp	r3, #0
 800321c:	dd08      	ble.n	8003230 <StartDefaultTask+0x14f8>
		CDC_Transmit_FS(respond, total_respond_length);
 800321e:	f8d7 36b8 	ldr.w	r3, [r7, #1720]	; 0x6b8
 8003222:	b29a      	uxth	r2, r3
 8003224:	f207 4364 	addw	r3, r7, #1124	; 0x464
 8003228:	4611      	mov	r1, r2
 800322a:	4618      	mov	r0, r3
 800322c:	f012 f87a 	bl	8015324 <CDC_Transmit_FS>
	}

	  /* 5--- Update ---*/
	  scaraSetMethod(current_method);
 8003230:	f897 36b7 	ldrb.w	r3, [r7, #1719]	; 0x6b7
 8003234:	4618      	mov	r0, r3
 8003236:	f007 f895 	bl	800a364 <scaraSetMethod>
	  scaraSetMode(current_mode);
 800323a:	f897 36b6 	ldrb.w	r3, [r7, #1718]	; 0x6b6
 800323e:	4618      	mov	r0, r3
 8003240:	f007 f880 	bl	800a344 <scaraSetMode>
	  scaraSetDutyState(current_duty_state);
 8003244:	f897 36b5 	ldrb.w	r3, [r7, #1717]	; 0x6b5
 8003248:	4618      	mov	r0, r3
 800324a:	f007 f86b 	bl	800a324 <scaraSetDutyState>

    osDelay(1);
 800324e:	2001      	movs	r0, #1
 8003250:	f00f f943 	bl	80124da <osDelay>
	  osSignalWait(0x01, osWaitForever); // Very Important
 8003254:	f7fe bdd5 	b.w	8001e02 <StartDefaultTask+0xca>
 8003258:	40000000 	.word	0x40000000
 800325c:	3f847ae1 	.word	0x3f847ae1
 8003260:	3ff00000 	.word	0x3ff00000
 8003264:	40590000 	.word	0x40590000
 8003268:	0801bffc 	.word	0x0801bffc
 800326c:	20005c68 	.word	0x20005c68
 8003270:	20005ae8 	.word	0x20005ae8

08003274 <Start_USB_RX_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_USB_RX_Task */
void Start_USB_RX_Task(void const * argument)
{
 8003274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003276:	f2ad 5d6c 	subw	sp, sp, #1388	; 0x56c
 800327a:	af70      	add	r7, sp, #448	; 0x1c0
 800327c:	1d3b      	adds	r3, r7, #4
 800327e:	6018      	str	r0, [r3, #0]
	int32_t				respond_lenght;
	int32_t				message_lenght;
	int32_t 			detail_length;

	// Default value
	duty_cmd.key_speed = 1;
 8003280:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8003284:	2201      	movs	r2, #1
 8003286:	605a      	str	r2, [r3, #4]

  /* Infinite loop */
  for(;;)
  {
	  for(;;) {
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, END_CHAR);
 8003288:	2129      	movs	r1, #41	; 0x29
 800328a:	4868      	ldr	r0, [pc, #416]	; (800342c <Start_USB_RX_Task+0x1b8>)
 800328c:	f000 fee2 	bl	8004054 <ringBuff_DistanceOf>
 8003290:	f8c7 03a0 	str.w	r0, [r7, #928]	; 0x3a0
		  if ( -1 != distance ) {
 8003294:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 8003298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329c:	d0f4      	beq.n	8003288 <Start_USB_RX_Task+0x14>
 800329e:	466b      	mov	r3, sp
 80032a0:	461e      	mov	r6, r3
			  uint8_t temp[distance+1];
 80032a2:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 80032a6:	1c5c      	adds	r4, r3, #1
 80032a8:	1e63      	subs	r3, r4, #1
 80032aa:	f8c7 339c 	str.w	r3, [r7, #924]	; 0x39c
 80032ae:	4623      	mov	r3, r4
 80032b0:	4618      	mov	r0, r3
 80032b2:	f04f 0100 	mov.w	r1, #0
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	f04f 0300 	mov.w	r3, #0
 80032be:	00cb      	lsls	r3, r1, #3
 80032c0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80032c4:	00c2      	lsls	r2, r0, #3
 80032c6:	4623      	mov	r3, r4
 80032c8:	4618      	mov	r0, r3
 80032ca:	f04f 0100 	mov.w	r1, #0
 80032ce:	f04f 0200 	mov.w	r2, #0
 80032d2:	f04f 0300 	mov.w	r3, #0
 80032d6:	00cb      	lsls	r3, r1, #3
 80032d8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80032dc:	00c2      	lsls	r2, r0, #3
 80032de:	4623      	mov	r3, r4
 80032e0:	3307      	adds	r3, #7
 80032e2:	08db      	lsrs	r3, r3, #3
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	ebad 0d03 	sub.w	sp, sp, r3
 80032ea:	ab70      	add	r3, sp, #448	; 0x1c0
 80032ec:	3300      	adds	r3, #0
 80032ee:	f8c7 3398 	str.w	r3, [r7, #920]	; 0x398
			  int32_t ret;
			  ringBuff_PopArray(&usb_rx_ringbuff, temp, distance + 1);
 80032f2:	f8d7 1398 	ldr.w	r1, [r7, #920]	; 0x398
 80032f6:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 80032fa:	3301      	adds	r3, #1
 80032fc:	461a      	mov	r2, r3
 80032fe:	484b      	ldr	r0, [pc, #300]	; (800342c <Start_USB_RX_Task+0x1b8>)
 8003300:	f000 fe87 	bl	8004012 <ringBuff_PopArray>
			  ret = unPackPayload(temp, distance + 1);
 8003304:	f8d7 2398 	ldr.w	r2, [r7, #920]	; 0x398
 8003308:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 800330c:	3301      	adds	r3, #1
 800330e:	4619      	mov	r1, r3
 8003310:	4610      	mov	r0, r2
 8003312:	f7fe fc0d 	bl	8001b30 <unPackPayload>
 8003316:	f8c7 0394 	str.w	r0, [r7, #916]	; 0x394
			  if( -1 == ret) {
 800331a:	f8d7 3394 	ldr.w	r3, [r7, #916]	; 0x394
 800331e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003322:	d105      	bne.n	8003330 <Start_USB_RX_Task+0xbc>
				  LOG_REPORT("UNPACK FAIL", __LINE__);
 8003324:	f240 4134 	movw	r1, #1076	; 0x434
 8003328:	4841      	ldr	r0, [pc, #260]	; (8003430 <Start_USB_RX_Task+0x1bc>)
 800332a:	f7fe fbbb 	bl	8001aa4 <LOG_REPORT>
 800332e:	e07a      	b.n	8003426 <Start_USB_RX_Task+0x1b2>
			  } else {
				  LOG_REPORT((char*) temp, __LINE__);
 8003330:	f8d7 3398 	ldr.w	r3, [r7, #920]	; 0x398
 8003334:	f240 4136 	movw	r1, #1078	; 0x436
 8003338:	4618      	mov	r0, r3
 800333a:	f7fe fbb3 	bl	8001aa4 <LOG_REPORT>
				  cmd_type = commandRead(temp, ret, &id_command, &duty_cmd);
 800333e:	f8d7 0398 	ldr.w	r0, [r7, #920]	; 0x398
 8003342:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8003346:	f507 7261 	add.w	r2, r7, #900	; 0x384
 800334a:	f8d7 1394 	ldr.w	r1, [r7, #916]	; 0x394
 800334e:	f7fd fe4f 	bl	8000ff0 <commandRead>
 8003352:	4603      	mov	r3, r0
 8003354:	f887 3393 	strb.w	r3, [r7, #915]	; 0x393
				  memset(detail, 0, sizeof(detail));
 8003358:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800335c:	2287      	movs	r2, #135	; 0x87
 800335e:	2100      	movs	r1, #0
 8003360:	4618      	mov	r0, r3
 8003362:	f012 fc8d 	bl	8015c80 <memset>
				  detail_length = 0;
 8003366:	f107 0308 	add.w	r3, r7, #8
 800336a:	2200      	movs	r2, #0
 800336c:	601a      	str	r2, [r3, #0]
				  rpd_type = commandReply(cmd_type, duty_cmd, detail, &detail_length);
 800336e:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
 8003372:	f897 5393 	ldrb.w	r5, [r7, #915]	; 0x393
 8003376:	f107 0308 	add.w	r3, r7, #8
 800337a:	936f      	str	r3, [sp, #444]	; 0x1bc
 800337c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003380:	936e      	str	r3, [sp, #440]	; 0x1b8
 8003382:	4668      	mov	r0, sp
 8003384:	f104 0308 	add.w	r3, r4, #8
 8003388:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800338c:	4619      	mov	r1, r3
 800338e:	f012 fc4f 	bl	8015c30 <memcpy>
 8003392:	e894 000c 	ldmia.w	r4, {r2, r3}
 8003396:	4628      	mov	r0, r5
 8003398:	f7fe f980 	bl	800169c <commandReply>
 800339c:	4603      	mov	r3, r0
 800339e:	f887 3392 	strb.w	r3, [r7, #914]	; 0x392

				  if ( RPD_DUTY == rpd_type) {
 80033a2:	f897 3392 	ldrb.w	r3, [r7, #914]	; 0x392
 80033a6:	2b09      	cmp	r3, #9
 80033a8:	d123      	bne.n	80033f2 <Start_USB_RX_Task+0x17e>
					  DUTY_Command_TypeDef *dataMail;
					  dataMail = NULL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	f8c7 33a4 	str.w	r3, [r7, #932]	; 0x3a4
					  // Wait allocate
					  while (dataMail == NULL) {
 80033b0:	e008      	b.n	80033c4 <Start_USB_RX_Task+0x150>
						  dataMail = osMailAlloc(commandMailHandle, osWaitForever);
 80033b2:	4b20      	ldr	r3, [pc, #128]	; (8003434 <Start_USB_RX_Task+0x1c0>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f04f 31ff 	mov.w	r1, #4294967295
 80033ba:	4618      	mov	r0, r3
 80033bc:	f00f fa9e 	bl	80128fc <osMailAlloc>
 80033c0:	f8c7 03a4 	str.w	r0, [r7, #932]	; 0x3a4
					  while (dataMail == NULL) {
 80033c4:	f8d7 33a4 	ldr.w	r3, [r7, #932]	; 0x3a4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d0f2      	beq.n	80033b2 <Start_USB_RX_Task+0x13e>
					  }
					  memcpy( dataMail, &duty_cmd, sizeof(DUTY_Command_TypeDef));
 80033cc:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80033d0:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80033d4:	4619      	mov	r1, r3
 80033d6:	f8d7 03a4 	ldr.w	r0, [r7, #932]	; 0x3a4
 80033da:	f012 fc29 	bl	8015c30 <memcpy>
					  osStatus result;
					  result = osMailPut(commandMailHandle, dataMail);
 80033de:	4b15      	ldr	r3, [pc, #84]	; (8003434 <Start_USB_RX_Task+0x1c0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f8d7 13a4 	ldr.w	r1, [r7, #932]	; 0x3a4
 80033e6:	4618      	mov	r0, r3
 80033e8:	f00f fa9e 	bl	8012928 <osMailPut>
 80033ec:	f8c7 0388 	str.w	r0, [r7, #904]	; 0x388
 80033f0:	e019      	b.n	8003426 <Start_USB_RX_Task+0x1b2>
				//   }else if( RPD_POSITION == rpd_type) { 
				// 	  CDC_Transmit_FS(detail, 84);
				  }else {
					//   memset(respond, 0, sizeof(respond));
					//   memset(message, 0, sizeof(message));
					  respond_lenght	= commandRespond1(rpd_type, cmd_type,
 80033f2:	f897 1393 	ldrb.w	r1, [r7, #915]	; 0x393
 80033f6:	f107 0308 	add.w	r3, r7, #8
 80033fa:	681c      	ldr	r4, [r3, #0]
 80033fc:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8003400:	f897 0392 	ldrb.w	r0, [r7, #914]	; 0x392
 8003404:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	4623      	mov	r3, r4
 800340c:	f7fe fafa 	bl	8001a04 <commandRespond1>
 8003410:	f8c7 038c 	str.w	r0, [r7, #908]	; 0x38c
							  	  	  	  (char *)detail, detail_length,
										  (char *)respond);
					  //message_lenght	= packPayload(respond, message, respond_lenght);
					  CDC_Transmit_FS(respond, respond_lenght);
 8003414:	f8d7 338c 	ldr.w	r3, [r7, #908]	; 0x38c
 8003418:	b29a      	uxth	r2, r3
 800341a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800341e:	4611      	mov	r1, r2
 8003420:	4618      	mov	r0, r3
 8003422:	f011 ff7f 	bl	8015324 <CDC_Transmit_FS>
 8003426:	46b5      	mov	sp, r6
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, END_CHAR);
 8003428:	e72e      	b.n	8003288 <Start_USB_RX_Task+0x14>
 800342a:	bf00      	nop
 800342c:	20000000 	.word	0x20000000
 8003430:	0801c088 	.word	0x0801c088
 8003434:	20004e6c 	.word	0x20004e6c

08003438 <FSMC_Write>:
/* Includes ------------------------------------------------------------------*/
#include "fsmc.h"

/* USER CODE BEGIN 0 */
void FSMC_Write(uint32_t ui_address, uint32_t ui_data)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
	*(volatile uint16_t *)ui_address = ui_data;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	683a      	ldr	r2, [r7, #0]
 8003446:	b292      	uxth	r2, r2
 8003448:	801a      	strh	r2, [r3, #0]
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr

08003456 <FSMC_Read>:

uint16_t FSMC_Read(uint32_t ui_address) {
 8003456:	b480      	push	{r7}
 8003458:	b083      	sub	sp, #12
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
	return *(volatile uint16_t *)ui_address;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	881b      	ldrh	r3, [r3, #0]
 8003462:	b29b      	uxth	r3, r3
}
 8003464:	4618      	mov	r0, r3
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <MX_FSMC_Init>:

NOR_HandleTypeDef hnor1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8003476:	1d3b      	adds	r3, r7, #4
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	611a      	str	r2, [r3, #16]
 8003484:	615a      	str	r2, [r3, #20]
 8003486:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the NOR1 memory initialization sequence
  */
  hnor1.Instance = FSMC_NORSRAM_DEVICE;
 8003488:	4b27      	ldr	r3, [pc, #156]	; (8003528 <MX_FSMC_Init+0xb8>)
 800348a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800348e:	601a      	str	r2, [r3, #0]
  hnor1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003490:	4b25      	ldr	r3, [pc, #148]	; (8003528 <MX_FSMC_Init+0xb8>)
 8003492:	4a26      	ldr	r2, [pc, #152]	; (800352c <MX_FSMC_Init+0xbc>)
 8003494:	605a      	str	r2, [r3, #4]
  /* hnor1.Init */
  hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003496:	4b24      	ldr	r3, [pc, #144]	; (8003528 <MX_FSMC_Init+0xb8>)
 8003498:	2200      	movs	r2, #0
 800349a:	609a      	str	r2, [r3, #8]
  hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
 800349c:	4b22      	ldr	r3, [pc, #136]	; (8003528 <MX_FSMC_Init+0xb8>)
 800349e:	2202      	movs	r2, #2
 80034a0:	60da      	str	r2, [r3, #12]
  hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
 80034a2:	4b21      	ldr	r3, [pc, #132]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034a4:	2208      	movs	r2, #8
 80034a6:	611a      	str	r2, [r3, #16]
  hnor1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80034a8:	4b1f      	ldr	r3, [pc, #124]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034aa:	2210      	movs	r2, #16
 80034ac:	615a      	str	r2, [r3, #20]
  hnor1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80034ae:	4b1e      	ldr	r3, [pc, #120]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	619a      	str	r2, [r3, #24]
  hnor1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80034b4:	4b1c      	ldr	r3, [pc, #112]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	61da      	str	r2, [r3, #28]
  hnor1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80034ba:	4b1b      	ldr	r3, [pc, #108]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034bc:	2200      	movs	r2, #0
 80034be:	621a      	str	r2, [r3, #32]
  hnor1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80034c0:	4b19      	ldr	r3, [pc, #100]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	625a      	str	r2, [r3, #36]	; 0x24
  hnor1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80034c6:	4b18      	ldr	r3, [pc, #96]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034cc:	629a      	str	r2, [r3, #40]	; 0x28
  hnor1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80034ce:	4b16      	ldr	r3, [pc, #88]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80034d4:	4b14      	ldr	r3, [pc, #80]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	631a      	str	r2, [r3, #48]	; 0x30
  hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80034da:	4b13      	ldr	r3, [pc, #76]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034dc:	2200      	movs	r2, #0
 80034de:	635a      	str	r2, [r3, #52]	; 0x34
  hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80034e0:	4b11      	ldr	r3, [pc, #68]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	639a      	str	r2, [r3, #56]	; 0x38
  hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80034e6:	4b10      	ldr	r3, [pc, #64]	; (8003528 <MX_FSMC_Init+0xb8>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 80034ec:	230f      	movs	r3, #15
 80034ee:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80034f0:	230f      	movs	r3, #15
 80034f2:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80034f4:	23ff      	movs	r3, #255	; 0xff
 80034f6:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80034f8:	230f      	movs	r3, #15
 80034fa:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80034fc:	2310      	movs	r3, #16
 80034fe:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003500:	2311      	movs	r3, #17
 8003502:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003504:	2300      	movs	r3, #0
 8003506:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK)
 8003508:	1d3b      	adds	r3, r7, #4
 800350a:	2200      	movs	r2, #0
 800350c:	4619      	mov	r1, r3
 800350e:	4806      	ldr	r0, [pc, #24]	; (8003528 <MX_FSMC_Init+0xb8>)
 8003510:	f008 fda4 	bl	800c05c <HAL_NOR_Init>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 800351a:	f000 fcdb 	bl	8003ed4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800351e:	bf00      	nop
 8003520:	3720      	adds	r7, #32
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20004e74 	.word	0x20004e74
 800352c:	a0000104 	.word	0xa0000104

08003530 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003536:	1d3b      	adds	r3, r7, #4
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	609a      	str	r2, [r3, #8]
 8003540:	60da      	str	r2, [r3, #12]
 8003542:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8003544:	4b24      	ldr	r3, [pc, #144]	; (80035d8 <HAL_FSMC_MspInit+0xa8>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d140      	bne.n	80035ce <HAL_FSMC_MspInit+0x9e>
    return;
  }
  FSMC_Initialized = 1;
 800354c:	4b22      	ldr	r3, [pc, #136]	; (80035d8 <HAL_FSMC_MspInit+0xa8>)
 800354e:	2201      	movs	r2, #1
 8003550:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003552:	2300      	movs	r3, #0
 8003554:	603b      	str	r3, [r7, #0]
 8003556:	4b21      	ldr	r3, [pc, #132]	; (80035dc <HAL_FSMC_MspInit+0xac>)
 8003558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355a:	4a20      	ldr	r2, [pc, #128]	; (80035dc <HAL_FSMC_MspInit+0xac>)
 800355c:	f043 0301 	orr.w	r3, r3, #1
 8003560:	6393      	str	r3, [r2, #56]	; 0x38
 8003562:	4b1e      	ldr	r3, [pc, #120]	; (80035dc <HAL_FSMC_MspInit+0xac>)
 8003564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	603b      	str	r3, [r7, #0]
 800356c:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800356e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003572:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003574:	2302      	movs	r3, #2
 8003576:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003578:	2300      	movs	r3, #0
 800357a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800357c:	2303      	movs	r3, #3
 800357e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003580:	230c      	movs	r3, #12
 8003582:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003584:	1d3b      	adds	r3, r7, #4
 8003586:	4619      	mov	r1, r3
 8003588:	4815      	ldr	r0, [pc, #84]	; (80035e0 <HAL_FSMC_MspInit+0xb0>)
 800358a:	f008 fbb1 	bl	800bcf0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800358e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8003592:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003594:	2302      	movs	r3, #2
 8003596:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003598:	2300      	movs	r3, #0
 800359a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800359c:	2303      	movs	r3, #3
 800359e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80035a0:	230c      	movs	r3, #12
 80035a2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035a4:	1d3b      	adds	r3, r7, #4
 80035a6:	4619      	mov	r1, r3
 80035a8:	480e      	ldr	r0, [pc, #56]	; (80035e4 <HAL_FSMC_MspInit+0xb4>)
 80035aa:	f008 fba1 	bl	800bcf0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80035ae:	2380      	movs	r3, #128	; 0x80
 80035b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b2:	2302      	movs	r3, #2
 80035b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035ba:	2303      	movs	r3, #3
 80035bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80035be:	230c      	movs	r3, #12
 80035c0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035c2:	1d3b      	adds	r3, r7, #4
 80035c4:	4619      	mov	r1, r3
 80035c6:	4808      	ldr	r0, [pc, #32]	; (80035e8 <HAL_FSMC_MspInit+0xb8>)
 80035c8:	f008 fb92 	bl	800bcf0 <HAL_GPIO_Init>
 80035cc:	e000      	b.n	80035d0 <HAL_FSMC_MspInit+0xa0>
    return;
 80035ce:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80035d0:	3718      	adds	r7, #24
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	20000ffc 	.word	0x20000ffc
 80035dc:	40023800 	.word	0x40023800
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40020c00 	.word	0x40020c00
 80035e8:	40020400 	.word	0x40020400

080035ec <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NOR_MspInit 0 */

  /* USER CODE END NOR_MspInit 0 */
  HAL_FSMC_MspInit();
 80035f4:	f7ff ff9c 	bl	8003530 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NOR_MspInit 1 */

  /* USER CODE END NOR_MspInit 1 */
}
 80035f8:	bf00      	nop
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08a      	sub	sp, #40	; 0x28
 8003604:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003606:	f107 0314 	add.w	r3, r7, #20
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	605a      	str	r2, [r3, #4]
 8003610:	609a      	str	r2, [r3, #8]
 8003612:	60da      	str	r2, [r3, #12]
 8003614:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003616:	2300      	movs	r3, #0
 8003618:	613b      	str	r3, [r7, #16]
 800361a:	4b51      	ldr	r3, [pc, #324]	; (8003760 <MX_GPIO_Init+0x160>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	4a50      	ldr	r2, [pc, #320]	; (8003760 <MX_GPIO_Init+0x160>)
 8003620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003624:	6313      	str	r3, [r2, #48]	; 0x30
 8003626:	4b4e      	ldr	r3, [pc, #312]	; (8003760 <MX_GPIO_Init+0x160>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800362e:	613b      	str	r3, [r7, #16]
 8003630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	4b4a      	ldr	r3, [pc, #296]	; (8003760 <MX_GPIO_Init+0x160>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	4a49      	ldr	r2, [pc, #292]	; (8003760 <MX_GPIO_Init+0x160>)
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	6313      	str	r3, [r2, #48]	; 0x30
 8003642:	4b47      	ldr	r3, [pc, #284]	; (8003760 <MX_GPIO_Init+0x160>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	60fb      	str	r3, [r7, #12]
 800364c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	60bb      	str	r3, [r7, #8]
 8003652:	4b43      	ldr	r3, [pc, #268]	; (8003760 <MX_GPIO_Init+0x160>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	4a42      	ldr	r2, [pc, #264]	; (8003760 <MX_GPIO_Init+0x160>)
 8003658:	f043 0310 	orr.w	r3, r3, #16
 800365c:	6313      	str	r3, [r2, #48]	; 0x30
 800365e:	4b40      	ldr	r3, [pc, #256]	; (8003760 <MX_GPIO_Init+0x160>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	f003 0310 	and.w	r3, r3, #16
 8003666:	60bb      	str	r3, [r7, #8]
 8003668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800366a:	2300      	movs	r3, #0
 800366c:	607b      	str	r3, [r7, #4]
 800366e:	4b3c      	ldr	r3, [pc, #240]	; (8003760 <MX_GPIO_Init+0x160>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003672:	4a3b      	ldr	r2, [pc, #236]	; (8003760 <MX_GPIO_Init+0x160>)
 8003674:	f043 0302 	orr.w	r3, r3, #2
 8003678:	6313      	str	r3, [r2, #48]	; 0x30
 800367a:	4b39      	ldr	r3, [pc, #228]	; (8003760 <MX_GPIO_Init+0x160>)
 800367c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	607b      	str	r3, [r7, #4]
 8003684:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003686:	2300      	movs	r3, #0
 8003688:	603b      	str	r3, [r7, #0]
 800368a:	4b35      	ldr	r3, [pc, #212]	; (8003760 <MX_GPIO_Init+0x160>)
 800368c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368e:	4a34      	ldr	r2, [pc, #208]	; (8003760 <MX_GPIO_Init+0x160>)
 8003690:	f043 0308 	orr.w	r3, r3, #8
 8003694:	6313      	str	r3, [r2, #48]	; 0x30
 8003696:	4b32      	ldr	r3, [pc, #200]	; (8003760 <MX_GPIO_Init+0x160>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	f003 0308 	and.w	r3, r3, #8
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin, GPIO_PIN_RESET);
 80036a2:	2200      	movs	r2, #0
 80036a4:	f44f 6141 	mov.w	r1, #3088	; 0xc10
 80036a8:	482e      	ldr	r0, [pc, #184]	; (8003764 <MX_GPIO_Init+0x164>)
 80036aa:	f008 fcbd 	bl	800c028 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ENCODER_RESET_Pin|PULSE_WRITE_Pin|CAPTURE_ENABLE_Pin|STOP_Pin, GPIO_PIN_RESET);
 80036ae:	2200      	movs	r2, #0
 80036b0:	f641 0148 	movw	r1, #6216	; 0x1848
 80036b4:	482c      	ldr	r0, [pc, #176]	; (8003768 <MX_GPIO_Init+0x168>)
 80036b6:	f008 fcb7 	bl	800c028 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_SLEEP_Pin|STEP_RESET_Pin|STEP_ENABLE_Pin, GPIO_PIN_RESET);
 80036ba:	2200      	movs	r2, #0
 80036bc:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80036c0:	482a      	ldr	r0, [pc, #168]	; (800376c <MX_GPIO_Init+0x16c>)
 80036c2:	f008 fcb1 	bl	800c028 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin;
 80036c6:	f44f 6341 	mov.w	r3, #3088	; 0xc10
 80036ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036cc:	2301      	movs	r3, #1
 80036ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d4:	2300      	movs	r3, #0
 80036d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036d8:	f107 0314 	add.w	r3, r7, #20
 80036dc:	4619      	mov	r1, r3
 80036de:	4821      	ldr	r0, [pc, #132]	; (8003764 <MX_GPIO_Init+0x164>)
 80036e0:	f008 fb06 	bl	800bcf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ENCODER_RESET_Pin|CAPTURE_ENABLE_Pin|STOP_Pin;
 80036e4:	f640 0348 	movw	r3, #2120	; 0x848
 80036e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ea:	2301      	movs	r3, #1
 80036ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ee:	2300      	movs	r3, #0
 80036f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f2:	2300      	movs	r3, #0
 80036f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036f6:	f107 0314 	add.w	r3, r7, #20
 80036fa:	4619      	mov	r1, r3
 80036fc:	481a      	ldr	r0, [pc, #104]	; (8003768 <MX_GPIO_Init+0x168>)
 80036fe:	f008 faf7 	bl	800bcf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PULSE_WRITE_Pin;
 8003702:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003708:	2301      	movs	r3, #1
 800370a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370c:	2300      	movs	r3, #0
 800370e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003710:	2303      	movs	r3, #3
 8003712:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PULSE_WRITE_GPIO_Port, &GPIO_InitStruct);
 8003714:	f107 0314 	add.w	r3, r7, #20
 8003718:	4619      	mov	r1, r3
 800371a:	4813      	ldr	r0, [pc, #76]	; (8003768 <MX_GPIO_Init+0x168>)
 800371c:	f008 fae8 	bl	800bcf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = CPLD_LIMIT_Pin|CPLD_BUSY_Pin;
 8003720:	f242 0304 	movw	r3, #8196	; 0x2004
 8003724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003726:	2300      	movs	r3, #0
 8003728:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800372a:	2301      	movs	r3, #1
 800372c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800372e:	f107 0314 	add.w	r3, r7, #20
 8003732:	4619      	mov	r1, r3
 8003734:	480c      	ldr	r0, [pc, #48]	; (8003768 <MX_GPIO_Init+0x168>)
 8003736:	f008 fadb 	bl	800bcf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = STEP_SLEEP_Pin|STEP_RESET_Pin|STEP_ENABLE_Pin;
 800373a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800373e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003740:	2301      	movs	r3, #1
 8003742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003744:	2300      	movs	r3, #0
 8003746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003748:	2300      	movs	r3, #0
 800374a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800374c:	f107 0314 	add.w	r3, r7, #20
 8003750:	4619      	mov	r1, r3
 8003752:	4806      	ldr	r0, [pc, #24]	; (800376c <MX_GPIO_Init+0x16c>)
 8003754:	f008 facc 	bl	800bcf0 <HAL_GPIO_Init>

}
 8003758:	bf00      	nop
 800375a:	3728      	adds	r7, #40	; 0x28
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40023800 	.word	0x40023800
 8003764:	40020400 	.word	0x40020400
 8003768:	40020c00 	.word	0x40020c00
 800376c:	40020000 	.word	0x40020000

08003770 <kinematicForward>:
#include "kinematic.h"
#include "common_def.h"
#include "math.h"
#include "system_params.h"

uint8_t		kinematicForward(SCARA_PositionTypeDef *pnt) {
 8003770:	b5b0      	push	{r4, r5, r7, lr}
 8003772:	b08a      	sub	sp, #40	; 0x28
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
	double x, y, z, roll;

	x =   a1*cos(pnt->Theta1)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 800377e:	eeb0 0a47 	vmov.f32	s0, s14
 8003782:	eef0 0a67 	vmov.f32	s1, s15
 8003786:	f016 ff33 	bl	801a5f0 <cos>
 800378a:	ec51 0b10 	vmov	r0, r1, d0
 800378e:	a382      	add	r3, pc, #520	; (adr r3, 8003998 <kinematicForward+0x228>)
 8003790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003794:	f7fc ff30 	bl	80005f8 <__aeabi_dmul>
 8003798:	4602      	mov	r2, r0
 800379a:	460b      	mov	r3, r1
 800379c:	4614      	mov	r4, r2
 800379e:	461d      	mov	r5, r3
		+ a2*cos(pnt->Theta1 + pnt->Theta2)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80037ac:	f7fc fd6e 	bl	800028c <__adddf3>
 80037b0:	4602      	mov	r2, r0
 80037b2:	460b      	mov	r3, r1
 80037b4:	ec43 2b17 	vmov	d7, r2, r3
 80037b8:	eeb0 0a47 	vmov.f32	s0, s14
 80037bc:	eef0 0a67 	vmov.f32	s1, s15
 80037c0:	f016 ff16 	bl	801a5f0 <cos>
 80037c4:	ec51 0b10 	vmov	r0, r1, d0
 80037c8:	f04f 0200 	mov.w	r2, #0
 80037cc:	4b78      	ldr	r3, [pc, #480]	; (80039b0 <kinematicForward+0x240>)
 80037ce:	f7fc ff13 	bl	80005f8 <__aeabi_dmul>
 80037d2:	4602      	mov	r2, r0
 80037d4:	460b      	mov	r3, r1
 80037d6:	4620      	mov	r0, r4
 80037d8:	4629      	mov	r1, r5
 80037da:	f7fc fd57 	bl	800028c <__adddf3>
 80037de:	4602      	mov	r2, r0
 80037e0:	460b      	mov	r3, r1
 80037e2:	4614      	mov	r4, r2
 80037e4:	461d      	mov	r5, r3
		+ a4*cos(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80037f2:	f7fc fd4b 	bl	800028c <__adddf3>
 80037f6:	4602      	mov	r2, r0
 80037f8:	460b      	mov	r3, r1
 80037fa:	4610      	mov	r0, r2
 80037fc:	4619      	mov	r1, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8003804:	f7fc fd40 	bl	8000288 <__aeabi_dsub>
 8003808:	4602      	mov	r2, r0
 800380a:	460b      	mov	r3, r1
 800380c:	ec43 2b17 	vmov	d7, r2, r3
 8003810:	eeb0 0a47 	vmov.f32	s0, s14
 8003814:	eef0 0a67 	vmov.f32	s1, s15
 8003818:	f016 feea 	bl	801a5f0 <cos>
 800381c:	ec51 0b10 	vmov	r0, r1, d0
 8003820:	a35b      	add	r3, pc, #364	; (adr r3, 8003990 <kinematicForward+0x220>)
 8003822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003826:	f7fc fee7 	bl	80005f8 <__aeabi_dmul>
 800382a:	4602      	mov	r2, r0
 800382c:	460b      	mov	r3, r1
	x =   a1*cos(pnt->Theta1)
 800382e:	4620      	mov	r0, r4
 8003830:	4629      	mov	r1, r5
 8003832:	f7fc fd2b 	bl	800028c <__adddf3>
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	y =   a1*sin(pnt->Theta1)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8003844:	eeb0 0a47 	vmov.f32	s0, s14
 8003848:	eef0 0a67 	vmov.f32	s1, s15
 800384c:	f016 ff68 	bl	801a720 <sin>
 8003850:	ec51 0b10 	vmov	r0, r1, d0
 8003854:	a350      	add	r3, pc, #320	; (adr r3, 8003998 <kinematicForward+0x228>)
 8003856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385a:	f7fc fecd 	bl	80005f8 <__aeabi_dmul>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4614      	mov	r4, r2
 8003864:	461d      	mov	r5, r3
		+ a2*sin(pnt->Theta1 + pnt->Theta2)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8003872:	f7fc fd0b 	bl	800028c <__adddf3>
 8003876:	4602      	mov	r2, r0
 8003878:	460b      	mov	r3, r1
 800387a:	ec43 2b17 	vmov	d7, r2, r3
 800387e:	eeb0 0a47 	vmov.f32	s0, s14
 8003882:	eef0 0a67 	vmov.f32	s1, s15
 8003886:	f016 ff4b 	bl	801a720 <sin>
 800388a:	ec51 0b10 	vmov	r0, r1, d0
 800388e:	f04f 0200 	mov.w	r2, #0
 8003892:	4b47      	ldr	r3, [pc, #284]	; (80039b0 <kinematicForward+0x240>)
 8003894:	f7fc feb0 	bl	80005f8 <__aeabi_dmul>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4620      	mov	r0, r4
 800389e:	4629      	mov	r1, r5
 80038a0:	f7fc fcf4 	bl	800028c <__adddf3>
 80038a4:	4602      	mov	r2, r0
 80038a6:	460b      	mov	r3, r1
 80038a8:	4614      	mov	r4, r2
 80038aa:	461d      	mov	r5, r3
		+ a4*sin(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80038b8:	f7fc fce8 	bl	800028c <__adddf3>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4610      	mov	r0, r2
 80038c2:	4619      	mov	r1, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80038ca:	f7fc fcdd 	bl	8000288 <__aeabi_dsub>
 80038ce:	4602      	mov	r2, r0
 80038d0:	460b      	mov	r3, r1
 80038d2:	ec43 2b17 	vmov	d7, r2, r3
 80038d6:	eeb0 0a47 	vmov.f32	s0, s14
 80038da:	eef0 0a67 	vmov.f32	s1, s15
 80038de:	f016 ff1f 	bl	801a720 <sin>
 80038e2:	ec51 0b10 	vmov	r0, r1, d0
 80038e6:	a32a      	add	r3, pc, #168	; (adr r3, 8003990 <kinematicForward+0x220>)
 80038e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ec:	f7fc fe84 	bl	80005f8 <__aeabi_dmul>
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
	y =   a1*sin(pnt->Theta1)
 80038f4:	4620      	mov	r0, r4
 80038f6:	4629      	mov	r1, r5
 80038f8:	f7fc fcc8 	bl	800028c <__adddf3>
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	e9c7 2306 	strd	r2, r3, [r7, #24]
	z =   d1 - pnt->D3 - d4;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800390a:	a125      	add	r1, pc, #148	; (adr r1, 80039a0 <kinematicForward+0x230>)
 800390c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003910:	f7fc fcba 	bl	8000288 <__aeabi_dsub>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4610      	mov	r0, r2
 800391a:	4619      	mov	r1, r3
 800391c:	a322      	add	r3, pc, #136	; (adr r3, 80039a8 <kinematicForward+0x238>)
 800391e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003922:	f7fc fcb1 	bl	8000288 <__aeabi_dsub>
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	roll = pnt->Theta1 + pnt->Theta2 - pnt->Theta4;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 800393a:	f7fc fca7 	bl	800028c <__adddf3>
 800393e:	4602      	mov	r2, r0
 8003940:	460b      	mov	r3, r1
 8003942:	4610      	mov	r0, r2
 8003944:	4619      	mov	r1, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 800394c:	f7fc fc9c 	bl	8000288 <__aeabi_dsub>
 8003950:	4602      	mov	r2, r0
 8003952:	460b      	mov	r3, r1
 8003954:	e9c7 2302 	strd	r2, r3, [r7, #8]

	pnt->x = x;
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800395e:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	pnt->y = y;
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003968:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	pnt->z = z;
 800396c:	6879      	ldr	r1, [r7, #4]
 800396e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003972:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	pnt->roll = roll;
 8003976:	6879      	ldr	r1, [r7, #4]
 8003978:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800397c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

	return TRUE;
 8003980:	2301      	movs	r3, #1
}
 8003982:	4618      	mov	r0, r3
 8003984:	3728      	adds	r7, #40	; 0x28
 8003986:	46bd      	mov	sp, r7
 8003988:	bdb0      	pop	{r4, r5, r7, pc}
 800398a:	bf00      	nop
 800398c:	f3af 8000 	nop.w
 8003990:	80000000 	.word	0x80000000
 8003994:	40402e14 	.word	0x40402e14
 8003998:	00000000 	.word	0x00000000
 800399c:	4068a000 	.word	0x4068a000
 80039a0:	00000000 	.word	0x00000000
 80039a4:	406a6000 	.word	0x406a6000
 80039a8:	e0000000 	.word	0xe0000000
 80039ac:	40536b22 	.word	0x40536b22
 80039b0:	40640000 	.word	0x40640000
 80039b4:	00000000 	.word	0x00000000

080039b8 <kinematicInverse>:

uint8_t		kinematicInverse(SCARA_PositionTypeDef *pnt, SCARA_PositionTypeDef current) {
 80039b8:	b082      	sub	sp, #8
 80039ba:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039be:	b0a0      	sub	sp, #128	; 0x80
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80039c8:	e881 000c 	stmia.w	r1, {r2, r3}
	double theta1, theta2, theta2_positive, theta2_negative, d3, theta4 , pWx, pWy;
	double s1, c1, s2, s2_positive, s2_negative, c2 , temp;

	d3  = d1 - d4 - pnt->z;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80039d2:	a1f0      	add	r1, pc, #960	; (adr r1, 8003d94 <kinematicInverse+0x3dc>)
 80039d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80039d8:	f7fc fc56 	bl	8000288 <__aeabi_dsub>
 80039dc:	4602      	mov	r2, r0
 80039de:	460b      	mov	r3, r1
 80039e0:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	pWx = pnt->x - a4*cos(pnt->roll);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	e9d3 ab12 	ldrd	sl, fp, [r3, #72]	; 0x48
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 80039f0:	eeb0 0a47 	vmov.f32	s0, s14
 80039f4:	eef0 0a67 	vmov.f32	s1, s15
 80039f8:	f016 fdfa 	bl	801a5f0 <cos>
 80039fc:	ec51 0b10 	vmov	r0, r1, d0
 8003a00:	a3e6      	add	r3, pc, #920	; (adr r3, 8003d9c <kinematicInverse+0x3e4>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f7fc fdf7 	bl	80005f8 <__aeabi_dmul>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4650      	mov	r0, sl
 8003a10:	4659      	mov	r1, fp
 8003a12:	f7fc fc39 	bl	8000288 <__aeabi_dsub>
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	pWy = pnt->y - a4*sin(pnt->roll);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	e9d3 ab14 	ldrd	sl, fp, [r3, #80]	; 0x50
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 8003a2a:	eeb0 0a47 	vmov.f32	s0, s14
 8003a2e:	eef0 0a67 	vmov.f32	s1, s15
 8003a32:	f016 fe75 	bl	801a720 <sin>
 8003a36:	ec51 0b10 	vmov	r0, r1, d0
 8003a3a:	a3d8      	add	r3, pc, #864	; (adr r3, 8003d9c <kinematicInverse+0x3e4>)
 8003a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a40:	f7fc fdda 	bl	80005f8 <__aeabi_dmul>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4650      	mov	r0, sl
 8003a4a:	4659      	mov	r1, fp
 8003a4c:	f7fc fc1c 	bl	8000288 <__aeabi_dsub>
 8003a50:	4602      	mov	r2, r0
 8003a52:	460b      	mov	r3, r1
 8003a54:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	c2  = (pWx*pWx + pWy*pWy - a1*a1 - a2*a2) / (2*a1*a2);
 8003a58:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003a5c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003a60:	f7fc fdca 	bl	80005f8 <__aeabi_dmul>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	4692      	mov	sl, r2
 8003a6a:	469b      	mov	fp, r3
 8003a6c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003a70:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003a74:	f7fc fdc0 	bl	80005f8 <__aeabi_dmul>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4650      	mov	r0, sl
 8003a7e:	4659      	mov	r1, fp
 8003a80:	f7fc fc04 	bl	800028c <__adddf3>
 8003a84:	4602      	mov	r2, r0
 8003a86:	460b      	mov	r3, r1
 8003a88:	4610      	mov	r0, r2
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	a3c5      	add	r3, pc, #788	; (adr r3, 8003da4 <kinematicInverse+0x3ec>)
 8003a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a92:	f7fc fbf9 	bl	8000288 <__aeabi_dsub>
 8003a96:	4602      	mov	r2, r0
 8003a98:	460b      	mov	r3, r1
 8003a9a:	4610      	mov	r0, r2
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	f04f 0200 	mov.w	r2, #0
 8003aa2:	4bb9      	ldr	r3, [pc, #740]	; (8003d88 <kinematicInverse+0x3d0>)
 8003aa4:	f7fc fbf0 	bl	8000288 <__aeabi_dsub>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	4610      	mov	r0, r2
 8003aae:	4619      	mov	r1, r3
 8003ab0:	a3b1      	add	r3, pc, #708	; (adr r3, 8003d78 <kinematicInverse+0x3c0>)
 8003ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab6:	f7fc fec9 	bl	800084c <__aeabi_ddiv>
 8003aba:	4602      	mov	r2, r0
 8003abc:	460b      	mov	r3, r1
 8003abe:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	temp = 1 - c2*c2;
 8003ac2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003ac6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003aca:	f7fc fd95 	bl	80005f8 <__aeabi_dmul>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	f04f 0000 	mov.w	r0, #0
 8003ad6:	49ad      	ldr	r1, [pc, #692]	; (8003d8c <kinematicInverse+0x3d4>)
 8003ad8:	f7fc fbd6 	bl	8000288 <__aeabi_dsub>
 8003adc:	4602      	mov	r2, r0
 8003ade:	460b      	mov	r3, r1
 8003ae0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	if ( temp < 0 ) {
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003af0:	f7fc fff4 	bl	8000adc <__aeabi_dcmplt>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <kinematicInverse+0x146>
		return FALSE;
 8003afa:	2300      	movs	r3, #0
 8003afc:	e134      	b.n	8003d68 <kinematicInverse+0x3b0>
	}
	s2_positive  = sqrt(temp); // Note that there are 2 solution: elbow up & elbow down
 8003afe:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8003b02:	f016 fea5 	bl	801a850 <sqrt>
 8003b06:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	s2_negative	 = -s2_positive;
 8003b0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b10:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003b14:	63fb      	str	r3, [r7, #60]	; 0x3c

	theta2_positive = atan2(s2_positive,c2);
 8003b16:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8003b1a:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8003b1e:	f016 fe95 	bl	801a84c <atan2>
 8003b22:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	theta2_negative = atan2(s2_negative,c2);
 8003b26:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8003b2a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8003b2e:	f016 fe8d 	bl	801a84c <atan2>
 8003b32:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	// Choose relevant situation : nearest
	if ( fabs( theta2_positive - current.Theta2) <= fabs( theta2_negative - current.Theta2)) {
 8003b36:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8003b3a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003b3e:	f7fc fba3 	bl	8000288 <__aeabi_dsub>
 8003b42:	4602      	mov	r2, r0
 8003b44:	460b      	mov	r3, r1
 8003b46:	4614      	mov	r4, r2
 8003b48:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8003b4c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8003b50:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003b54:	f7fc fb98 	bl	8000288 <__aeabi_dsub>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	4690      	mov	r8, r2
 8003b5e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8003b62:	4642      	mov	r2, r8
 8003b64:	464b      	mov	r3, r9
 8003b66:	4620      	mov	r0, r4
 8003b68:	4629      	mov	r1, r5
 8003b6a:	f7fc ffc1 	bl	8000af0 <__aeabi_dcmple>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <kinematicInverse+0x1ce>
		s2 		= s2_positive;
 8003b74:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003b78:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		theta2 	= theta2_positive;
 8003b7c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003b80:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 8003b84:	e007      	b.n	8003b96 <kinematicInverse+0x1de>
	} else {
		s2 		= s2_negative;
 8003b86:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003b8a:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		theta2 	= theta2_negative;
 8003b8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b92:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	}

	s1 = ((a1 + a2*c2)*pWy - a2*s2*pWx) / (pWx*pWx + pWy*pWy);
 8003b96:	f04f 0200 	mov.w	r2, #0
 8003b9a:	4b7d      	ldr	r3, [pc, #500]	; (8003d90 <kinematicInverse+0x3d8>)
 8003b9c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003ba0:	f7fc fd2a 	bl	80005f8 <__aeabi_dmul>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4610      	mov	r0, r2
 8003baa:	4619      	mov	r1, r3
 8003bac:	a374      	add	r3, pc, #464	; (adr r3, 8003d80 <kinematicInverse+0x3c8>)
 8003bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb2:	f7fc fb6b 	bl	800028c <__adddf3>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	460b      	mov	r3, r1
 8003bba:	4610      	mov	r0, r2
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003bc2:	f7fc fd19 	bl	80005f8 <__aeabi_dmul>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4614      	mov	r4, r2
 8003bcc:	461d      	mov	r5, r3
 8003bce:	f04f 0200 	mov.w	r2, #0
 8003bd2:	4b6f      	ldr	r3, [pc, #444]	; (8003d90 <kinematicInverse+0x3d8>)
 8003bd4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003bd8:	f7fc fd0e 	bl	80005f8 <__aeabi_dmul>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4610      	mov	r0, r2
 8003be2:	4619      	mov	r1, r3
 8003be4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003be8:	f7fc fd06 	bl	80005f8 <__aeabi_dmul>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4620      	mov	r0, r4
 8003bf2:	4629      	mov	r1, r5
 8003bf4:	f7fc fb48 	bl	8000288 <__aeabi_dsub>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	4614      	mov	r4, r2
 8003bfe:	461d      	mov	r5, r3
 8003c00:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003c04:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003c08:	f7fc fcf6 	bl	80005f8 <__aeabi_dmul>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	460b      	mov	r3, r1
 8003c10:	4690      	mov	r8, r2
 8003c12:	4699      	mov	r9, r3
 8003c14:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c18:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003c1c:	f7fc fcec 	bl	80005f8 <__aeabi_dmul>
 8003c20:	4602      	mov	r2, r0
 8003c22:	460b      	mov	r3, r1
 8003c24:	4640      	mov	r0, r8
 8003c26:	4649      	mov	r1, r9
 8003c28:	f7fc fb30 	bl	800028c <__adddf3>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4620      	mov	r0, r4
 8003c32:	4629      	mov	r1, r5
 8003c34:	f7fc fe0a 	bl	800084c <__aeabi_ddiv>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	c1 = ((a1 + a2*c2)*pWx + a2*s2*pWy) / (pWx*pWx + pWy*pWy);
 8003c40:	f04f 0200 	mov.w	r2, #0
 8003c44:	4b52      	ldr	r3, [pc, #328]	; (8003d90 <kinematicInverse+0x3d8>)
 8003c46:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003c4a:	f7fc fcd5 	bl	80005f8 <__aeabi_dmul>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	460b      	mov	r3, r1
 8003c52:	4610      	mov	r0, r2
 8003c54:	4619      	mov	r1, r3
 8003c56:	a34a      	add	r3, pc, #296	; (adr r3, 8003d80 <kinematicInverse+0x3c8>)
 8003c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5c:	f7fc fb16 	bl	800028c <__adddf3>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4610      	mov	r0, r2
 8003c66:	4619      	mov	r1, r3
 8003c68:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003c6c:	f7fc fcc4 	bl	80005f8 <__aeabi_dmul>
 8003c70:	4602      	mov	r2, r0
 8003c72:	460b      	mov	r3, r1
 8003c74:	4614      	mov	r4, r2
 8003c76:	461d      	mov	r5, r3
 8003c78:	f04f 0200 	mov.w	r2, #0
 8003c7c:	4b44      	ldr	r3, [pc, #272]	; (8003d90 <kinematicInverse+0x3d8>)
 8003c7e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003c82:	f7fc fcb9 	bl	80005f8 <__aeabi_dmul>
 8003c86:	4602      	mov	r2, r0
 8003c88:	460b      	mov	r3, r1
 8003c8a:	4610      	mov	r0, r2
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c92:	f7fc fcb1 	bl	80005f8 <__aeabi_dmul>
 8003c96:	4602      	mov	r2, r0
 8003c98:	460b      	mov	r3, r1
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	4629      	mov	r1, r5
 8003c9e:	f7fc faf5 	bl	800028c <__adddf3>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	4614      	mov	r4, r2
 8003ca8:	461d      	mov	r5, r3
 8003caa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003cae:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003cb2:	f7fc fca1 	bl	80005f8 <__aeabi_dmul>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	460b      	mov	r3, r1
 8003cba:	4690      	mov	r8, r2
 8003cbc:	4699      	mov	r9, r3
 8003cbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003cc2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003cc6:	f7fc fc97 	bl	80005f8 <__aeabi_dmul>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4640      	mov	r0, r8
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	f7fc fadb 	bl	800028c <__adddf3>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4620      	mov	r0, r4
 8003cdc:	4629      	mov	r1, r5
 8003cde:	f7fc fdb5 	bl	800084c <__aeabi_ddiv>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	theta1 = atan2(s1,c1);
 8003cea:	ed97 1b06 	vldr	d1, [r7, #24]
 8003cee:	ed97 0b08 	vldr	d0, [r7, #32]
 8003cf2:	f016 fdab 	bl	801a84c <atan2>
 8003cf6:	ed87 0b04 	vstr	d0, [r7, #16]
 	theta4 = theta1 + theta2 - pnt->roll;
 8003cfa:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003cfe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d02:	f7fc fac3 	bl	800028c <__adddf3>
 8003d06:	4602      	mov	r2, r0
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4610      	mov	r0, r2
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003d14:	f7fc fab8 	bl	8000288 <__aeabi_dsub>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if ( SCARA_STATUS_OK != scaraCheckWorkSpace4(theta1, theta2, d3, theta4)) {
 8003d20:	ed97 3b02 	vldr	d3, [r7, #8]
 8003d24:	ed97 2b1a 	vldr	d2, [r7, #104]	; 0x68
 8003d28:	ed97 1b1e 	vldr	d1, [r7, #120]	; 0x78
 8003d2c:	ed97 0b04 	vldr	d0, [r7, #16]
 8003d30:	f006 f8c2 	bl	8009eb8 <scaraCheckWorkSpace4>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <kinematicInverse+0x386>
		return FALSE; // Over workspace !!!
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	e014      	b.n	8003d68 <kinematicInverse+0x3b0>
	}
	pnt->Theta1 = theta1;
 8003d3e:	6879      	ldr	r1, [r7, #4]
 8003d40:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003d44:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	pnt->Theta2 = theta2;
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003d4e:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	pnt->D3		= d3;
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003d58:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	pnt->Theta4 = theta4;
 8003d5c:	6879      	ldr	r1, [r7, #4]
 8003d5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d62:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

	return TRUE; // All is well
 8003d66:	2301      	movs	r3, #1
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3780      	adds	r7, #128	; 0x80
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d72:	b002      	add	sp, #8
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	00000000 	.word	0x00000000
 8003d7c:	40eec800 	.word	0x40eec800
 8003d80:	00000000 	.word	0x00000000
 8003d84:	4068a000 	.word	0x4068a000
 8003d88:	40d90000 	.word	0x40d90000
 8003d8c:	3ff00000 	.word	0x3ff00000
 8003d90:	40640000 	.word	0x40640000
 8003d94:	80000000 	.word	0x80000000
 8003d98:	4060aa6e 	.word	0x4060aa6e
 8003d9c:	80000000 	.word	0x80000000
 8003da0:	40402e14 	.word	0x40402e14
 8003da4:	00000000 	.word	0x00000000
 8003da8:	40e2f320 	.word	0x40e2f320

08003dac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003db0:	f007 fab6 	bl	800b320 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003db4:	f000 f812 	bl	8003ddc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003db8:	f7ff fc22 	bl	8003600 <MX_GPIO_Init>
  MX_DMA_Init();
 8003dbc:	f7fd ff2e 	bl	8001c1c <MX_DMA_Init>
  MX_UART4_Init();
 8003dc0:	f007 f9b0 	bl	800b124 <MX_UART4_Init>
  MX_FSMC_Init();
 8003dc4:	f7ff fb54 	bl	8003470 <MX_FSMC_Init>
  MX_TIM7_Init();
 8003dc8:	f007 f93a 	bl	800b040 <MX_TIM7_Init>
  MX_TIM2_Init();
 8003dcc:	f007 f8ea 	bl	800afa4 <MX_TIM2_Init>
  //lowlayer_writePulse(0, 0, 0, 0);
  //HAL_Delay(10);
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8003dd0:	f7fd ff5e 	bl	8001c90 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8003dd4:	f00e fb2e 	bl	8012434 <osKernelStart>
//  		  HAL_Delay(10);
//  	  }
//  lowlayer_writePulse(0, 0, 0, 0);
//  __NOP();

  while (1)
 8003dd8:	e7fe      	b.n	8003dd8 <main+0x2c>
	...

08003ddc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b094      	sub	sp, #80	; 0x50
 8003de0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003de2:	f107 0320 	add.w	r3, r7, #32
 8003de6:	2230      	movs	r2, #48	; 0x30
 8003de8:	2100      	movs	r1, #0
 8003dea:	4618      	mov	r0, r3
 8003dec:	f011 ff48 	bl	8015c80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003df0:	f107 030c 	add.w	r3, r7, #12
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	605a      	str	r2, [r3, #4]
 8003dfa:	609a      	str	r2, [r3, #8]
 8003dfc:	60da      	str	r2, [r3, #12]
 8003dfe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e00:	2300      	movs	r3, #0
 8003e02:	60bb      	str	r3, [r7, #8]
 8003e04:	4b28      	ldr	r3, [pc, #160]	; (8003ea8 <SystemClock_Config+0xcc>)
 8003e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e08:	4a27      	ldr	r2, [pc, #156]	; (8003ea8 <SystemClock_Config+0xcc>)
 8003e0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e0e:	6413      	str	r3, [r2, #64]	; 0x40
 8003e10:	4b25      	ldr	r3, [pc, #148]	; (8003ea8 <SystemClock_Config+0xcc>)
 8003e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e18:	60bb      	str	r3, [r7, #8]
 8003e1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	607b      	str	r3, [r7, #4]
 8003e20:	4b22      	ldr	r3, [pc, #136]	; (8003eac <SystemClock_Config+0xd0>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a21      	ldr	r2, [pc, #132]	; (8003eac <SystemClock_Config+0xd0>)
 8003e26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e2a:	6013      	str	r3, [r2, #0]
 8003e2c:	4b1f      	ldr	r3, [pc, #124]	; (8003eac <SystemClock_Config+0xd0>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e34:	607b      	str	r3, [r7, #4]
 8003e36:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003e3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e40:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e42:	2302      	movs	r3, #2
 8003e44:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e46:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003e4c:	2308      	movs	r3, #8
 8003e4e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003e50:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003e54:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003e56:	2302      	movs	r3, #2
 8003e58:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003e5a:	2307      	movs	r3, #7
 8003e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e5e:	f107 0320 	add.w	r3, r7, #32
 8003e62:	4618      	mov	r0, r3
 8003e64:	f009 fad4 	bl	800d410 <HAL_RCC_OscConfig>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003e6e:	f000 f831 	bl	8003ed4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e72:	230f      	movs	r3, #15
 8003e74:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e76:	2302      	movs	r3, #2
 8003e78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003e7e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003e82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003e8a:	f107 030c 	add.w	r3, r7, #12
 8003e8e:	2105      	movs	r1, #5
 8003e90:	4618      	mov	r0, r3
 8003e92:	f009 fd2d 	bl	800d8f0 <HAL_RCC_ClockConfig>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003e9c:	f000 f81a 	bl	8003ed4 <Error_Handler>
  }
}
 8003ea0:	bf00      	nop
 8003ea2:	3750      	adds	r7, #80	; 0x50
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	40007000 	.word	0x40007000

08003eb0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a04      	ldr	r2, [pc, #16]	; (8003ed0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d101      	bne.n	8003ec6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003ec2:	f007 fa4f 	bl	800b364 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003ec6:	bf00      	nop
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40001000 	.word	0x40001000

08003ed4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003ed8:	bf00      	nop
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr

08003ee2 <ringBuff_PushChar>:
 *  data		: data to write
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PushChar(RINGBUFFER_TypeDef *ringbuff, uint8_t data) {
 8003ee2:	b480      	push	{r7}
 8003ee4:	b083      	sub	sp, #12
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
 8003eea:	460b      	mov	r3, r1
 8003eec:	70fb      	strb	r3, [r7, #3]
	if (ringbuff->isFull_Flag) {
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <ringBuff_PushChar+0x1a>
		return FALSE;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	e024      	b.n	8003f46 <ringBuff_PushChar+0x64>
	} else {
			ringbuff->Array[ringbuff->head]	= data;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	78f9      	ldrb	r1, [r7, #3]
 8003f06:	54d1      	strb	r1, [r2, r3]
			ringbuff->head					= (ringbuff->head + 1) % RINGBUFFER_SIZE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003f0e:	3301      	adds	r3, #1
 8003f10:	425a      	negs	r2, r3
 8003f12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f16:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003f1a:	bf58      	it	pl
 8003f1c:	4253      	negpl	r3, r2
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
			if (ringbuff->head == ringbuff->tail) {
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d103      	bne.n	8003f3c <ringBuff_PushChar+0x5a>
				ringbuff->isFull_Flag = TRUE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			}
			ringbuff->isEmpty_Flag = FALSE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			return TRUE;
 8003f44:	2301      	movs	r3, #1
	}
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr

08003f52 <ringBuff_PopChar>:
 *  *ptr_data	: pointer of destination
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PopChar(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data) {
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
 8003f5a:	6039      	str	r1, [r7, #0]
	if (ringbuff->isEmpty_Flag) {
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <ringBuff_PopChar+0x18>
		return FALSE;
 8003f66:	2300      	movs	r3, #0
 8003f68:	e025      	b.n	8003fb6 <ringBuff_PopChar+0x64>
	} else {
			*ptr_data		= ringbuff->Array[ringbuff->tail];
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	5cd2      	ldrb	r2, [r2, r3]
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	701a      	strb	r2, [r3, #0]
			ringbuff->tail	= (ringbuff->tail +1) % RINGBUFFER_SIZE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003f7e:	3301      	adds	r3, #1
 8003f80:	425a      	negs	r2, r3
 8003f82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f86:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003f8a:	bf58      	it	pl
 8003f8c:	4253      	negpl	r3, r2
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			if (ringbuff->head == ringbuff->tail) {
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d103      	bne.n	8003fac <ringBuff_PopChar+0x5a>
				ringbuff->isEmpty_Flag = TRUE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			}
			ringbuff->isFull_Flag = FALSE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			return TRUE;
 8003fb4:	2301      	movs	r3, #1
	}
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <ringBuff_PushArray>:
 *  *ptr_data	: pointer of source
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PushArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b086      	sub	sp, #24
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	60f8      	str	r0, [r7, #12]
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	607a      	str	r2, [r7, #4]
	int16_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 8003fce:	2300      	movs	r3, #0
 8003fd0:	82fb      	strh	r3, [r7, #22]
 8003fd2:	e011      	b.n	8003ff8 <ringBuff_PushArray+0x36>
		if ( !ringBuff_PushChar(ringbuff, *(ptr_data + success_number))) {
 8003fd4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	4413      	add	r3, r2
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	4619      	mov	r1, r3
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f7ff ff7e 	bl	8003ee2 <ringBuff_PushChar>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00b      	beq.n	8004004 <ringBuff_PushArray+0x42>
	for (success_number = 0; success_number < len; success_number++) {
 8003fec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	82fb      	strh	r3, [r7, #22]
 8003ff8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	dce8      	bgt.n	8003fd4 <ringBuff_PushArray+0x12>
 8004002:	e000      	b.n	8004006 <ringBuff_PushArray+0x44>
			break;
 8004004:	bf00      	nop
		}// stop when ring buffer FULL
	}
	return success_number;
 8004006:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3718      	adds	r7, #24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <ringBuff_PopArray>:
 *  *ptr_data	: pointer of destination
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PopArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 8004012:	b580      	push	{r7, lr}
 8004014:	b086      	sub	sp, #24
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	607a      	str	r2, [r7, #4]
	int32_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 800401e:	2300      	movs	r3, #0
 8004020:	617b      	str	r3, [r7, #20]
 8004022:	e00c      	b.n	800403e <ringBuff_PopArray+0x2c>
		if ( !ringBuff_PopChar(ringbuff, (ptr_data + success_number))) {
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	4413      	add	r3, r2
 800402a:	4619      	mov	r1, r3
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f7ff ff90 	bl	8003f52 <ringBuff_PopChar>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d007      	beq.n	8004048 <ringBuff_PopArray+0x36>
	for (success_number = 0; success_number < len; success_number++) {
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	3301      	adds	r3, #1
 800403c:	617b      	str	r3, [r7, #20]
 800403e:	697a      	ldr	r2, [r7, #20]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	429a      	cmp	r2, r3
 8004044:	dbee      	blt.n	8004024 <ringBuff_PopArray+0x12>
 8004046:	e000      	b.n	800404a <ringBuff_PopArray+0x38>
			break;
 8004048:	bf00      	nop
		}// stop when ring buffer EMPTY
	}
	return success_number;
 800404a:	697b      	ldr	r3, [r7, #20]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <ringBuff_DistanceOf>:
 *  cmp_char	: compare character
 *
 *  returns:	: distance from 'tail' to 'cmp_char'
 *  			  -1 'cmp_char' could not be found.
 */
int32_t	ringBuff_DistanceOf	(RINGBUFFER_TypeDef *ringbuff, uint8_t cmp_char) {
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	70fb      	strb	r3, [r7, #3]
	int32_t index;
	int32_t distance = 0;
 8004060:	2300      	movs	r3, #0
 8004062:	613b      	str	r3, [r7, #16]

	index = ringbuff->tail;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800406a:	617b      	str	r3, [r7, #20]
	if (ringbuff->isFull_Flag) {
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 8004072:	2b00      	cmp	r3, #0
 8004074:	d036      	beq.n	80040e4 <ringBuff_DistanceOf+0x90>
		for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 8004076:	2300      	movs	r3, #0
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	e018      	b.n	80040ae <ringBuff_DistanceOf+0x5a>
				if ( cmp_char == ringbuff->Array[index]) {
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	4413      	add	r3, r2
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	78fa      	ldrb	r2, [r7, #3]
 8004086:	429a      	cmp	r2, r3
 8004088:	d101      	bne.n	800408e <ringBuff_DistanceOf+0x3a>
					return distance;
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	e037      	b.n	80040fe <ringBuff_DistanceOf+0xaa>
				}
				distance++;
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	3301      	adds	r3, #1
 8004092:	613b      	str	r3, [r7, #16]
		for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	3301      	adds	r3, #1
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	3301      	adds	r3, #1
 800409e:	425a      	negs	r2, r3
 80040a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040a4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80040a8:	bf58      	it	pl
 80040aa:	4253      	negpl	r3, r2
 80040ac:	617b      	str	r3, [r7, #20]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040b4:	dbe2      	blt.n	800407c <ringBuff_DistanceOf+0x28>
 80040b6:	e020      	b.n	80040fa <ringBuff_DistanceOf+0xa6>
			}

	} else {
		for ( ; (index != ringbuff->head) || !ringbuff->isEmpty_Flag; index = (index + 1) % RINGBUFFER_SIZE) {
				if ( cmp_char == ringbuff->Array[index]) {
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	4413      	add	r3, r2
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	78fa      	ldrb	r2, [r7, #3]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d101      	bne.n	80040ca <ringBuff_DistanceOf+0x76>
					return distance;
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	e019      	b.n	80040fe <ringBuff_DistanceOf+0xaa>
				}
				distance++;
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	3301      	adds	r3, #1
 80040ce:	613b      	str	r3, [r7, #16]
		for ( ; (index != ringbuff->head) || !ringbuff->isEmpty_Flag; index = (index + 1) % RINGBUFFER_SIZE) {
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	3301      	adds	r3, #1
 80040d4:	425a      	negs	r2, r3
 80040d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040da:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80040de:	bf58      	it	pl
 80040e0:	4253      	negpl	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d1e3      	bne.n	80040b8 <ringBuff_DistanceOf+0x64>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0de      	beq.n	80040b8 <ringBuff_DistanceOf+0x64>
			}
	}
	return -1;
 80040fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040fe:	4618      	mov	r0, r3
 8004100:	371c      	adds	r7, #28
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
	...

0800410c <lowlayer_scanReset>:
uint8_t state_scan;
uint8_t scan_flag;

const int8_t	pulse_scan[4] = {3, 5, 5, 10};

void	lowlayer_scanReset(void) {
 800410c:	b580      	push	{r7, lr}
 800410e:	af00      	add	r7, sp, #0
	lowlayer_resetEncoder();
 8004110:	f000 fdfe 	bl	8004d10 <lowlayer_resetEncoder>
	pulse_accumulate[0] = 0;
 8004114:	4b10      	ldr	r3, [pc, #64]	; (8004158 <lowlayer_scanReset+0x4c>)
 8004116:	2200      	movs	r2, #0
 8004118:	601a      	str	r2, [r3, #0]
	pulse_accumulate[1] = 0;
 800411a:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <lowlayer_scanReset+0x4c>)
 800411c:	2200      	movs	r2, #0
 800411e:	605a      	str	r2, [r3, #4]
	pulse_accumulate[2] = 0;
 8004120:	4b0d      	ldr	r3, [pc, #52]	; (8004158 <lowlayer_scanReset+0x4c>)
 8004122:	2200      	movs	r2, #0
 8004124:	609a      	str	r2, [r3, #8]
	pulse_accumulate[3] = 0;
 8004126:	4b0c      	ldr	r3, [pc, #48]	; (8004158 <lowlayer_scanReset+0x4c>)
 8004128:	2200      	movs	r2, #0
 800412a:	60da      	str	r2, [r3, #12]

	position_encoder[0] = 0;
 800412c:	4b0b      	ldr	r3, [pc, #44]	; (800415c <lowlayer_scanReset+0x50>)
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]
	position_encoder[1] = 0;
 8004132:	4b0a      	ldr	r3, [pc, #40]	; (800415c <lowlayer_scanReset+0x50>)
 8004134:	2200      	movs	r2, #0
 8004136:	605a      	str	r2, [r3, #4]
	position_encoder[2] = 0;
 8004138:	4b08      	ldr	r3, [pc, #32]	; (800415c <lowlayer_scanReset+0x50>)
 800413a:	2200      	movs	r2, #0
 800413c:	609a      	str	r2, [r3, #8]

	scan_flag = 0;
 800413e:	4b08      	ldr	r3, [pc, #32]	; (8004160 <lowlayer_scanReset+0x54>)
 8004140:	2200      	movs	r2, #0
 8004142:	701a      	strb	r2, [r3, #0]
	state_scan = 0;
 8004144:	4b07      	ldr	r3, [pc, #28]	; (8004164 <lowlayer_scanReset+0x58>)
 8004146:	2200      	movs	r2, #0
 8004148:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(CAPTURE_ENABLE_GPIO_Port, CAPTURE_ENABLE_Pin, GPIO_PIN_RESET);
 800414a:	2200      	movs	r2, #0
 800414c:	2108      	movs	r1, #8
 800414e:	4806      	ldr	r0, [pc, #24]	; (8004168 <lowlayer_scanReset+0x5c>)
 8004150:	f007 ff6a 	bl	800c028 <HAL_GPIO_WritePin>
}
 8004154:	bf00      	nop
 8004156:	bd80      	pop	{r7, pc}
 8004158:	20004ec0 	.word	0x20004ec0
 800415c:	20004ed4 	.word	0x20004ed4
 8004160:	20004ed0 	.word	0x20004ed0
 8004164:	20004ef0 	.word	0x20004ef0
 8004168:	40020c00 	.word	0x40020c00
 800416c:	00000000 	.word	0x00000000

08004170 <lowlayer_scanFlow>:

uint8_t	lowlayer_scanFlow(void) {
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
	// Scan limit switch from 3 to 0
	int8_t pulse[4] = {0, 0, 0 ,0};
 8004176:	2300      	movs	r3, #0
 8004178:	607b      	str	r3, [r7, #4]
	lowlayer_updateLimit();
 800417a:	f000 fe87 	bl	8004e8c <lowlayer_updateLimit>
	if (state_scan < 4) {
 800417e:	4b96      	ldr	r3, [pc, #600]	; (80043d8 <lowlayer_scanFlow+0x268>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	2b03      	cmp	r3, #3
 8004184:	d837      	bhi.n	80041f6 <lowlayer_scanFlow+0x86>
		if (limit_switch[3 - state_scan] == 0) {
 8004186:	4b94      	ldr	r3, [pc, #592]	; (80043d8 <lowlayer_scanFlow+0x268>)
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	f1c3 0303 	rsb	r3, r3, #3
 800418e:	4a93      	ldr	r2, [pc, #588]	; (80043dc <lowlayer_scanFlow+0x26c>)
 8004190:	5cd3      	ldrb	r3, [r2, r3]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d121      	bne.n	80041da <lowlayer_scanFlow+0x6a>
			pulse[3 - state_scan] = pulse_scan[3 - state_scan];
 8004196:	4b90      	ldr	r3, [pc, #576]	; (80043d8 <lowlayer_scanFlow+0x268>)
 8004198:	781b      	ldrb	r3, [r3, #0]
 800419a:	f1c3 0203 	rsb	r2, r3, #3
 800419e:	4b8e      	ldr	r3, [pc, #568]	; (80043d8 <lowlayer_scanFlow+0x268>)
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	f1c3 0303 	rsb	r3, r3, #3
 80041a6:	498e      	ldr	r1, [pc, #568]	; (80043e0 <lowlayer_scanFlow+0x270>)
 80041a8:	568a      	ldrsb	r2, [r1, r2]
 80041aa:	f107 0108 	add.w	r1, r7, #8
 80041ae:	440b      	add	r3, r1
 80041b0:	f803 2c04 	strb.w	r2, [r3, #-4]
			lowlayer_writePulse(-pulse[0], pulse[1], -pulse[2], pulse[3]);
 80041b4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	425b      	negs	r3, r3
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	b258      	sxtb	r0, r3
 80041c0:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80041c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	425b      	negs	r3, r3
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	b25a      	sxtb	r2, r3
 80041d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d4:	f000 fcd8 	bl	8004b88 <lowlayer_writePulse>
 80041d8:	e00b      	b.n	80041f2 <lowlayer_scanFlow+0x82>
		} else {
			state_scan++;
 80041da:	4b7f      	ldr	r3, [pc, #508]	; (80043d8 <lowlayer_scanFlow+0x268>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	3301      	adds	r3, #1
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	4b7d      	ldr	r3, [pc, #500]	; (80043d8 <lowlayer_scanFlow+0x268>)
 80041e4:	701a      	strb	r2, [r3, #0]
			lowlayer_writePulse(0, 0, 0, 0);
 80041e6:	2300      	movs	r3, #0
 80041e8:	2200      	movs	r2, #0
 80041ea:	2100      	movs	r1, #0
 80041ec:	2000      	movs	r0, #0
 80041ee:	f000 fccb 	bl	8004b88 <lowlayer_writePulse>
		}

		return FALSE;
 80041f2:	2300      	movs	r3, #0
 80041f4:	e0d2      	b.n	800439c <lowlayer_scanFlow+0x22c>
	} else {
		HAL_GPIO_WritePin(CAPTURE_ENABLE_GPIO_Port, CAPTURE_ENABLE_Pin, GPIO_PIN_SET);
 80041f6:	2201      	movs	r2, #1
 80041f8:	2108      	movs	r1, #8
 80041fa:	487a      	ldr	r0, [pc, #488]	; (80043e4 <lowlayer_scanFlow+0x274>)
 80041fc:	f007 ff14 	bl	800c028 <HAL_GPIO_WritePin>
		lowlayer_updateCapture();
 8004200:	f000 fe28 	bl	8004e54 <lowlayer_updateCapture>
		lowlayer_writePulse(0, 0, 0, 0);
 8004204:	2300      	movs	r3, #0
 8004206:	2200      	movs	r2, #0
 8004208:	2100      	movs	r1, #0
 800420a:	2000      	movs	r0, #0
 800420c:	f000 fcbc 	bl	8004b88 <lowlayer_writePulse>
		scan_flag = 1;
 8004210:	4b75      	ldr	r3, [pc, #468]	; (80043e8 <lowlayer_scanFlow+0x278>)
 8004212:	2201      	movs	r2, #1
 8004214:	701a      	strb	r2, [r3, #0]
		// Update offset
		offset_encoder[0] 	= position_capture[0];
 8004216:	4b75      	ldr	r3, [pc, #468]	; (80043ec <lowlayer_scanFlow+0x27c>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a75      	ldr	r2, [pc, #468]	; (80043f0 <lowlayer_scanFlow+0x280>)
 800421c:	6013      	str	r3, [r2, #0]
		offset_encoder[1] 	= position_capture[1];
 800421e:	4b73      	ldr	r3, [pc, #460]	; (80043ec <lowlayer_scanFlow+0x27c>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	4a73      	ldr	r2, [pc, #460]	; (80043f0 <lowlayer_scanFlow+0x280>)
 8004224:	6053      	str	r3, [r2, #4]
		offset_encoder[2] 	= position_capture[2];
 8004226:	4b71      	ldr	r3, [pc, #452]	; (80043ec <lowlayer_scanFlow+0x27c>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	4a71      	ldr	r2, [pc, #452]	; (80043f0 <lowlayer_scanFlow+0x280>)
 800422c:	6093      	str	r3, [r2, #8]
		offset_stepper		= pulse_accumulate[3];
 800422e:	4b71      	ldr	r3, [pc, #452]	; (80043f4 <lowlayer_scanFlow+0x284>)
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	4a71      	ldr	r2, [pc, #452]	; (80043f8 <lowlayer_scanFlow+0x288>)
 8004234:	6013      	str	r3, [r2, #0]
		// LOG offset
		LOG_REPORT("offset encoder 0", offset_encoder[0]);
 8004236:	4b6e      	ldr	r3, [pc, #440]	; (80043f0 <lowlayer_scanFlow+0x280>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	b29b      	uxth	r3, r3
 800423c:	4619      	mov	r1, r3
 800423e:	486f      	ldr	r0, [pc, #444]	; (80043fc <lowlayer_scanFlow+0x28c>)
 8004240:	f7fd fc30 	bl	8001aa4 <LOG_REPORT>
		LOG_REPORT("offset encoder 1", offset_encoder[1]);
 8004244:	4b6a      	ldr	r3, [pc, #424]	; (80043f0 <lowlayer_scanFlow+0x280>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	b29b      	uxth	r3, r3
 800424a:	4619      	mov	r1, r3
 800424c:	486c      	ldr	r0, [pc, #432]	; (8004400 <lowlayer_scanFlow+0x290>)
 800424e:	f7fd fc29 	bl	8001aa4 <LOG_REPORT>
		LOG_REPORT("offset encoder 2", offset_encoder[2]);
 8004252:	4b67      	ldr	r3, [pc, #412]	; (80043f0 <lowlayer_scanFlow+0x280>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	b29b      	uxth	r3, r3
 8004258:	4619      	mov	r1, r3
 800425a:	486a      	ldr	r0, [pc, #424]	; (8004404 <lowlayer_scanFlow+0x294>)
 800425c:	f7fd fc22 	bl	8001aa4 <LOG_REPORT>
		LOG_REPORT("offset stepper", offset_stepper);
 8004260:	4b65      	ldr	r3, [pc, #404]	; (80043f8 <lowlayer_scanFlow+0x288>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	b29b      	uxth	r3, r3
 8004266:	4619      	mov	r1, r3
 8004268:	4867      	ldr	r0, [pc, #412]	; (8004408 <lowlayer_scanFlow+0x298>)
 800426a:	f7fd fc1b 	bl	8001aa4 <LOG_REPORT>

		offset_setpoint[0]	= HARD_LIM0_NEG
				- DIR_ENCODER_0*offset_encoder[0]*2.0*PI/ENCODER_J0;
 800426e:	4b60      	ldr	r3, [pc, #384]	; (80043f0 <lowlayer_scanFlow+0x280>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	ee07 3a90 	vmov	s15, r3
 8004276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800427a:	ee17 0a90 	vmov	r0, s15
 800427e:	f7fc f963 	bl	8000548 <__aeabi_f2d>
 8004282:	4602      	mov	r2, r0
 8004284:	460b      	mov	r3, r1
 8004286:	f7fc f801 	bl	800028c <__adddf3>
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	4610      	mov	r0, r2
 8004290:	4619      	mov	r1, r3
 8004292:	a345      	add	r3, pc, #276	; (adr r3, 80043a8 <lowlayer_scanFlow+0x238>)
 8004294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004298:	f7fc f9ae 	bl	80005f8 <__aeabi_dmul>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4610      	mov	r0, r2
 80042a2:	4619      	mov	r1, r3
 80042a4:	a342      	add	r3, pc, #264	; (adr r3, 80043b0 <lowlayer_scanFlow+0x240>)
 80042a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042aa:	f7fc facf 	bl	800084c <__aeabi_ddiv>
 80042ae:	4602      	mov	r2, r0
 80042b0:	460b      	mov	r3, r1
 80042b2:	a141      	add	r1, pc, #260	; (adr r1, 80043b8 <lowlayer_scanFlow+0x248>)
 80042b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80042b8:	f7fb ffe6 	bl	8000288 <__aeabi_dsub>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
		offset_setpoint[0]	= HARD_LIM0_NEG
 80042c0:	4952      	ldr	r1, [pc, #328]	; (800440c <lowlayer_scanFlow+0x29c>)
 80042c2:	e9c1 2300 	strd	r2, r3, [r1]
		offset_setpoint[1]	= HARD_LIM1_POS
				- DIR_ENCODER_1*offset_encoder[1]*2.0*PI/ENCODER_J1;
 80042c6:	4b4a      	ldr	r3, [pc, #296]	; (80043f0 <lowlayer_scanFlow+0x280>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	ee07 3a90 	vmov	s15, r3
 80042ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042d2:	ee17 0a90 	vmov	r0, s15
 80042d6:	f7fc f937 	bl	8000548 <__aeabi_f2d>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	f7fb ffd5 	bl	800028c <__adddf3>
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	4610      	mov	r0, r2
 80042e8:	4619      	mov	r1, r3
 80042ea:	a32f      	add	r3, pc, #188	; (adr r3, 80043a8 <lowlayer_scanFlow+0x238>)
 80042ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f0:	f7fc f982 	bl	80005f8 <__aeabi_dmul>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	4610      	mov	r0, r2
 80042fa:	4619      	mov	r1, r3
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	4b43      	ldr	r3, [pc, #268]	; (8004410 <lowlayer_scanFlow+0x2a0>)
 8004302:	f7fc faa3 	bl	800084c <__aeabi_ddiv>
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	a12d      	add	r1, pc, #180	; (adr r1, 80043c0 <lowlayer_scanFlow+0x250>)
 800430c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004310:	f7fb ffba 	bl	8000288 <__aeabi_dsub>
 8004314:	4602      	mov	r2, r0
 8004316:	460b      	mov	r3, r1
		offset_setpoint[1]	= HARD_LIM1_POS
 8004318:	493c      	ldr	r1, [pc, #240]	; (800440c <lowlayer_scanFlow+0x29c>)
 800431a:	e9c1 2302 	strd	r2, r3, [r1, #8]
		offset_setpoint[2]	= HARD_LIM2_NEG
				- DIR_ENCODER_2*offset_encoder[2]/ENCODER_J2;
 800431e:	4b34      	ldr	r3, [pc, #208]	; (80043f0 <lowlayer_scanFlow+0x280>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	ee07 3a90 	vmov	s15, r3
 8004326:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800432a:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8004414 <lowlayer_scanFlow+0x2a4>
 800432e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004332:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8004418 <lowlayer_scanFlow+0x2a8>
 8004336:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800433a:	ee17 0a90 	vmov	r0, s15
 800433e:	f7fc f903 	bl	8000548 <__aeabi_f2d>
 8004342:	4602      	mov	r2, r0
 8004344:	460b      	mov	r3, r1
		offset_setpoint[2]	= HARD_LIM2_NEG
 8004346:	4931      	ldr	r1, [pc, #196]	; (800440c <lowlayer_scanFlow+0x29c>)
 8004348:	e9c1 2304 	strd	r2, r3, [r1, #16]
		offset_setpoint[3]  = HARD_LIM3_POS
				- offset_stepper*2.0*PI/GEAR_J3;
 800434c:	4b2a      	ldr	r3, [pc, #168]	; (80043f8 <lowlayer_scanFlow+0x288>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4618      	mov	r0, r3
 8004352:	f7fc f8e7 	bl	8000524 <__aeabi_i2d>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	f7fb ff97 	bl	800028c <__adddf3>
 800435e:	4602      	mov	r2, r0
 8004360:	460b      	mov	r3, r1
 8004362:	4610      	mov	r0, r2
 8004364:	4619      	mov	r1, r3
 8004366:	a310      	add	r3, pc, #64	; (adr r3, 80043a8 <lowlayer_scanFlow+0x238>)
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	f7fc f944 	bl	80005f8 <__aeabi_dmul>
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	4610      	mov	r0, r2
 8004376:	4619      	mov	r1, r3
 8004378:	a313      	add	r3, pc, #76	; (adr r3, 80043c8 <lowlayer_scanFlow+0x258>)
 800437a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437e:	f7fc fa65 	bl	800084c <__aeabi_ddiv>
 8004382:	4602      	mov	r2, r0
 8004384:	460b      	mov	r3, r1
 8004386:	a112      	add	r1, pc, #72	; (adr r1, 80043d0 <lowlayer_scanFlow+0x260>)
 8004388:	e9d1 0100 	ldrd	r0, r1, [r1]
 800438c:	f7fb ff7c 	bl	8000288 <__aeabi_dsub>
 8004390:	4602      	mov	r2, r0
 8004392:	460b      	mov	r3, r1
		offset_setpoint[3]  = HARD_LIM3_POS
 8004394:	491d      	ldr	r1, [pc, #116]	; (800440c <lowlayer_scanFlow+0x29c>)
 8004396:	e9c1 2306 	strd	r2, r3, [r1, #24]

		return TRUE;
 800439a:	2301      	movs	r3, #1
	}
}
 800439c:	4618      	mov	r0, r3
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	f3af 8000 	nop.w
 80043a8:	60000000 	.word	0x60000000
 80043ac:	400921fb 	.word	0x400921fb
 80043b0:	00000000 	.word	0x00000000
 80043b4:	40f38800 	.word	0x40f38800
 80043b8:	40000000 	.word	0x40000000
 80043bc:	bff9f17a 	.word	0xbff9f17a
 80043c0:	80000000 	.word	0x80000000
 80043c4:	40039716 	.word	0x40039716
 80043c8:	a0000000 	.word	0xa0000000
 80043cc:	40d3bca1 	.word	0x40d3bca1
 80043d0:	a0000000 	.word	0xa0000000
 80043d4:	4008330d 	.word	0x4008330d
 80043d8:	20004ef0 	.word	0x20004ef0
 80043dc:	20004ee0 	.word	0x20004ee0
 80043e0:	0801c16c 	.word	0x0801c16c
 80043e4:	40020c00 	.word	0x40020c00
 80043e8:	20004ed0 	.word	0x20004ed0
 80043ec:	20004ee4 	.word	0x20004ee4
 80043f0:	20004f18 	.word	0x20004f18
 80043f4:	20004ec0 	.word	0x20004ec0
 80043f8:	20004ef4 	.word	0x20004ef4
 80043fc:	0801c094 	.word	0x0801c094
 8004400:	0801c0a8 	.word	0x0801c0a8
 8004404:	0801c0bc 	.word	0x0801c0bc
 8004408:	0801c0d0 	.word	0x0801c0d0
 800440c:	20004ef8 	.word	0x20004ef8
 8004410:	40ff4000 	.word	0x40ff4000
 8004414:	4426aaab 	.word	0x4426aaab
 8004418:	400f1aa0 	.word	0x400f1aa0
 800441c:	00000000 	.word	0x00000000

08004420 <lowlayer_goToSoftLimit>:

uint8_t	lowlayer_goToSoftLimit(SCARA_PositionTypeDef *setpoint) {
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
	int8_t pulse[4] = {0, 0, 0 ,0};
 8004428:	2300      	movs	r3, #0
 800442a:	60bb      	str	r3, [r7, #8]
	uint8_t check = 0;
 800442c:	2300      	movs	r3, #0
 800442e:	73fb      	strb	r3, [r7, #15]
	lowlayer_readSetPosition(setpoint);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f94d 	bl	80046d0 <lowlayer_readSetPosition>
	if (setpoint->Theta1 < LIM_MIN_J0) {
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 800443c:	a330      	add	r3, pc, #192	; (adr r3, 8004500 <lowlayer_goToSoftLimit+0xe0>)
 800443e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004442:	f7fc fb4b 	bl	8000adc <__aeabi_dcmplt>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d004      	beq.n	8004456 <lowlayer_goToSoftLimit+0x36>
		pulse[0] = pulse_scan[0];
 800444c:	2303      	movs	r3, #3
 800444e:	723b      	strb	r3, [r7, #8]
		check++;
 8004450:	7bfb      	ldrb	r3, [r7, #15]
 8004452:	3301      	adds	r3, #1
 8004454:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->Theta2 > LIM_MAX_J1) {
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 800445c:	a32a      	add	r3, pc, #168	; (adr r3, 8004508 <lowlayer_goToSoftLimit+0xe8>)
 800445e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004462:	f7fc fb59 	bl	8000b18 <__aeabi_dcmpgt>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d004      	beq.n	8004476 <lowlayer_goToSoftLimit+0x56>
		pulse[1] = pulse_scan[1];
 800446c:	2305      	movs	r3, #5
 800446e:	727b      	strb	r3, [r7, #9]
		check++;
 8004470:	7bfb      	ldrb	r3, [r7, #15]
 8004472:	3301      	adds	r3, #1
 8004474:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->D3 < LIM_MIN_J2) {
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 800447c:	f04f 0200 	mov.w	r2, #0
 8004480:	f04f 0300 	mov.w	r3, #0
 8004484:	f7fc fb2a 	bl	8000adc <__aeabi_dcmplt>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d004      	beq.n	8004498 <lowlayer_goToSoftLimit+0x78>
		pulse[2] = pulse_scan[2];
 800448e:	2305      	movs	r3, #5
 8004490:	72bb      	strb	r3, [r7, #10]
		check++;
 8004492:	7bfb      	ldrb	r3, [r7, #15]
 8004494:	3301      	adds	r3, #1
 8004496:	73fb      	strb	r3, [r7, #15]
	}
	if (setpoint->Theta4 > LIM_MAX_J3) {
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 800449e:	a31c      	add	r3, pc, #112	; (adr r3, 8004510 <lowlayer_goToSoftLimit+0xf0>)
 80044a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a4:	f7fc fb38 	bl	8000b18 <__aeabi_dcmpgt>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d004      	beq.n	80044b8 <lowlayer_goToSoftLimit+0x98>
		pulse[3] = pulse_scan[3];
 80044ae:	230a      	movs	r3, #10
 80044b0:	72fb      	strb	r3, [r7, #11]
		check++;
 80044b2:	7bfb      	ldrb	r3, [r7, #15]
 80044b4:	3301      	adds	r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
	}

	if (check > 0) {
 80044b8:	7bfb      	ldrb	r3, [r7, #15]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d013      	beq.n	80044e6 <lowlayer_goToSoftLimit+0xc6>
		lowlayer_writePulse(pulse[0], -pulse[1], pulse[2], -pulse[3]);
 80044be:	f997 0008 	ldrsb.w	r0, [r7, #8]
 80044c2:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	425b      	negs	r3, r3
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	b259      	sxtb	r1, r3
 80044ce:	f997 200a 	ldrsb.w	r2, [r7, #10]
 80044d2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	425b      	negs	r3, r3
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	b25b      	sxtb	r3, r3
 80044de:	f000 fb53 	bl	8004b88 <lowlayer_writePulse>
		return FALSE;
 80044e2:	2300      	movs	r3, #0
 80044e4:	e006      	b.n	80044f4 <lowlayer_goToSoftLimit+0xd4>
	} else {
		lowlayer_writePulse(0, 0, 0, 0);
 80044e6:	2300      	movs	r3, #0
 80044e8:	2200      	movs	r2, #0
 80044ea:	2100      	movs	r1, #0
 80044ec:	2000      	movs	r0, #0
 80044ee:	f000 fb4b 	bl	8004b88 <lowlayer_writePulse>
		return TRUE;
 80044f2:	2301      	movs	r3, #1
	}
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	f3af 8000 	nop.w
 8004500:	daaaaaab 	.word	0xdaaaaaab
 8004504:	bff7bc89 	.word	0xbff7bc89
 8004508:	88000000 	.word	0x88000000
 800450c:	4002d97c 	.word	0x4002d97c
 8004510:	daaaaaab 	.word	0xdaaaaaab
 8004514:	4007bc89 	.word	0x4007bc89

08004518 <lowlayer_readTruePosition>:

void	lowlayer_readTruePosition(SCARA_PositionTypeDef *true) {
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
	lowlayer_updateEncoder();
 8004520:	f000 fc7c 	bl	8004e1c <lowlayer_updateEncoder>
	true->Theta1 = HARD_LIM0_NEG
			+ DIR_ENCODER_0*(position_encoder[0] - offset_encoder[0])*2.0*PI/ENCODER_J0; // Servo Motor
 8004524:	4b62      	ldr	r3, [pc, #392]	; (80046b0 <lowlayer_readTruePosition+0x198>)
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	4b62      	ldr	r3, [pc, #392]	; (80046b4 <lowlayer_readTruePosition+0x19c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	ee07 3a90 	vmov	s15, r3
 8004532:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004536:	ee17 0a90 	vmov	r0, s15
 800453a:	f7fc f805 	bl	8000548 <__aeabi_f2d>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	f7fb fea3 	bl	800028c <__adddf3>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	4610      	mov	r0, r2
 800454c:	4619      	mov	r1, r3
 800454e:	a34c      	add	r3, pc, #304	; (adr r3, 8004680 <lowlayer_readTruePosition+0x168>)
 8004550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004554:	f7fc f850 	bl	80005f8 <__aeabi_dmul>
 8004558:	4602      	mov	r2, r0
 800455a:	460b      	mov	r3, r1
 800455c:	4610      	mov	r0, r2
 800455e:	4619      	mov	r1, r3
 8004560:	a349      	add	r3, pc, #292	; (adr r3, 8004688 <lowlayer_readTruePosition+0x170>)
 8004562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004566:	f7fc f971 	bl	800084c <__aeabi_ddiv>
 800456a:	4602      	mov	r2, r0
 800456c:	460b      	mov	r3, r1
 800456e:	4610      	mov	r0, r2
 8004570:	4619      	mov	r1, r3
 8004572:	a347      	add	r3, pc, #284	; (adr r3, 8004690 <lowlayer_readTruePosition+0x178>)
 8004574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004578:	f7fb fe86 	bl	8000288 <__aeabi_dsub>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
	true->Theta1 = HARD_LIM0_NEG
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	true->Theta2 = HARD_LIM1_POS
			+ DIR_ENCODER_1*(position_encoder[1] - offset_encoder[1])*2.0*PI/ENCODER_J1; // Servo Motor
 8004586:	4b4a      	ldr	r3, [pc, #296]	; (80046b0 <lowlayer_readTruePosition+0x198>)
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	4b4a      	ldr	r3, [pc, #296]	; (80046b4 <lowlayer_readTruePosition+0x19c>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	ee07 3a90 	vmov	s15, r3
 8004594:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004598:	ee17 0a90 	vmov	r0, s15
 800459c:	f7fb ffd4 	bl	8000548 <__aeabi_f2d>
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	f7fb fe72 	bl	800028c <__adddf3>
 80045a8:	4602      	mov	r2, r0
 80045aa:	460b      	mov	r3, r1
 80045ac:	4610      	mov	r0, r2
 80045ae:	4619      	mov	r1, r3
 80045b0:	a333      	add	r3, pc, #204	; (adr r3, 8004680 <lowlayer_readTruePosition+0x168>)
 80045b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b6:	f7fc f81f 	bl	80005f8 <__aeabi_dmul>
 80045ba:	4602      	mov	r2, r0
 80045bc:	460b      	mov	r3, r1
 80045be:	4610      	mov	r0, r2
 80045c0:	4619      	mov	r1, r3
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	4b3c      	ldr	r3, [pc, #240]	; (80046b8 <lowlayer_readTruePosition+0x1a0>)
 80045c8:	f7fc f940 	bl	800084c <__aeabi_ddiv>
 80045cc:	4602      	mov	r2, r0
 80045ce:	460b      	mov	r3, r1
 80045d0:	4610      	mov	r0, r2
 80045d2:	4619      	mov	r1, r3
 80045d4:	a330      	add	r3, pc, #192	; (adr r3, 8004698 <lowlayer_readTruePosition+0x180>)
 80045d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045da:	f7fb fe57 	bl	800028c <__adddf3>
 80045de:	4602      	mov	r2, r0
 80045e0:	460b      	mov	r3, r1
	true->Theta2 = HARD_LIM1_POS
 80045e2:	6879      	ldr	r1, [r7, #4]
 80045e4:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

	true->D3	 = HARD_LIM2_NEG
			+ DIR_ENCODER_2*(position_encoder[2] - offset_encoder[2])/ENCODER_J2; // Servo Motor
 80045e8:	4b31      	ldr	r3, [pc, #196]	; (80046b0 <lowlayer_readTruePosition+0x198>)
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	4b31      	ldr	r3, [pc, #196]	; (80046b4 <lowlayer_readTruePosition+0x19c>)
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	ee07 3a90 	vmov	s15, r3
 80045f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045fa:	eeb1 7a67 	vneg.f32	s14, s15
 80045fe:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80046bc <lowlayer_readTruePosition+0x1a4>
 8004602:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004606:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80046c0 <lowlayer_readTruePosition+0x1a8>
 800460a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800460e:	ee17 0a90 	vmov	r0, s15
 8004612:	f7fb ff99 	bl	8000548 <__aeabi_f2d>
 8004616:	4602      	mov	r2, r0
 8004618:	460b      	mov	r3, r1
	true->D3	 = HARD_LIM2_NEG
 800461a:	6879      	ldr	r1, [r7, #4]
 800461c:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78

	true->Theta4 = HARD_LIM3_POS
			+ (pulse_accumulate[3] - offset_stepper)*2.0*PI/GEAR_J3; // Stepper Motor
 8004620:	4b28      	ldr	r3, [pc, #160]	; (80046c4 <lowlayer_readTruePosition+0x1ac>)
 8004622:	68da      	ldr	r2, [r3, #12]
 8004624:	4b28      	ldr	r3, [pc, #160]	; (80046c8 <lowlayer_readTruePosition+0x1b0>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	4618      	mov	r0, r3
 800462c:	f7fb ff7a 	bl	8000524 <__aeabi_i2d>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	f7fb fe2a 	bl	800028c <__adddf3>
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	4610      	mov	r0, r2
 800463e:	4619      	mov	r1, r3
 8004640:	a30f      	add	r3, pc, #60	; (adr r3, 8004680 <lowlayer_readTruePosition+0x168>)
 8004642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004646:	f7fb ffd7 	bl	80005f8 <__aeabi_dmul>
 800464a:	4602      	mov	r2, r0
 800464c:	460b      	mov	r3, r1
 800464e:	4610      	mov	r0, r2
 8004650:	4619      	mov	r1, r3
 8004652:	a313      	add	r3, pc, #76	; (adr r3, 80046a0 <lowlayer_readTruePosition+0x188>)
 8004654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004658:	f7fc f8f8 	bl	800084c <__aeabi_ddiv>
 800465c:	4602      	mov	r2, r0
 800465e:	460b      	mov	r3, r1
 8004660:	4610      	mov	r0, r2
 8004662:	4619      	mov	r1, r3
 8004664:	a310      	add	r3, pc, #64	; (adr r3, 80046a8 <lowlayer_readTruePosition+0x190>)
 8004666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466a:	f7fb fe0f 	bl	800028c <__adddf3>
 800466e:	4602      	mov	r2, r0
 8004670:	460b      	mov	r3, r1
	true->Theta4 = HARD_LIM3_POS
 8004672:	6879      	ldr	r1, [r7, #4]
 8004674:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
}
 8004678:	bf00      	nop
 800467a:	3708      	adds	r7, #8
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	60000000 	.word	0x60000000
 8004684:	400921fb 	.word	0x400921fb
 8004688:	00000000 	.word	0x00000000
 800468c:	40f38800 	.word	0x40f38800
 8004690:	40000000 	.word	0x40000000
 8004694:	3ff9f17a 	.word	0x3ff9f17a
 8004698:	80000000 	.word	0x80000000
 800469c:	40039716 	.word	0x40039716
 80046a0:	a0000000 	.word	0xa0000000
 80046a4:	40d3bca1 	.word	0x40d3bca1
 80046a8:	a0000000 	.word	0xa0000000
 80046ac:	4008330d 	.word	0x4008330d
 80046b0:	20004ed4 	.word	0x20004ed4
 80046b4:	20004f18 	.word	0x20004f18
 80046b8:	40ff4000 	.word	0x40ff4000
 80046bc:	4426aaab 	.word	0x4426aaab
 80046c0:	400f1aa0 	.word	0x400f1aa0
 80046c4:	20004ec0 	.word	0x20004ec0
 80046c8:	20004ef4 	.word	0x20004ef4
 80046cc:	00000000 	.word	0x00000000

080046d0 <lowlayer_readSetPosition>:

void	lowlayer_readSetPosition(SCARA_PositionTypeDef *setpoint) {
 80046d0:	b5b0      	push	{r4, r5, r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
	setpoint->Theta1 = offset_setpoint[0] + pulse_accumulate[0]*2.0*PI/GEAR_J0;
 80046d8:	4b53      	ldr	r3, [pc, #332]	; (8004828 <lowlayer_readSetPosition+0x158>)
 80046da:	e9d3 4500 	ldrd	r4, r5, [r3]
 80046de:	4b53      	ldr	r3, [pc, #332]	; (800482c <lowlayer_readSetPosition+0x15c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fb ff1e 	bl	8000524 <__aeabi_i2d>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	f7fb fdce 	bl	800028c <__adddf3>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	4610      	mov	r0, r2
 80046f6:	4619      	mov	r1, r3
 80046f8:	a345      	add	r3, pc, #276	; (adr r3, 8004810 <lowlayer_readSetPosition+0x140>)
 80046fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fe:	f7fb ff7b 	bl	80005f8 <__aeabi_dmul>
 8004702:	4602      	mov	r2, r0
 8004704:	460b      	mov	r3, r1
 8004706:	4610      	mov	r0, r2
 8004708:	4619      	mov	r1, r3
 800470a:	a343      	add	r3, pc, #268	; (adr r3, 8004818 <lowlayer_readSetPosition+0x148>)
 800470c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004710:	f7fc f89c 	bl	800084c <__aeabi_ddiv>
 8004714:	4602      	mov	r2, r0
 8004716:	460b      	mov	r3, r1
 8004718:	4620      	mov	r0, r4
 800471a:	4629      	mov	r1, r5
 800471c:	f7fb fdb6 	bl	800028c <__adddf3>
 8004720:	4602      	mov	r2, r0
 8004722:	460b      	mov	r3, r1
 8004724:	6879      	ldr	r1, [r7, #4]
 8004726:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	setpoint->Theta2 = offset_setpoint[1] + pulse_accumulate[1]*2.0*PI/GEAR_J1;
 800472a:	4b3f      	ldr	r3, [pc, #252]	; (8004828 <lowlayer_readSetPosition+0x158>)
 800472c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8004730:	4b3e      	ldr	r3, [pc, #248]	; (800482c <lowlayer_readSetPosition+0x15c>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	4618      	mov	r0, r3
 8004736:	f7fb fef5 	bl	8000524 <__aeabi_i2d>
 800473a:	4602      	mov	r2, r0
 800473c:	460b      	mov	r3, r1
 800473e:	f7fb fda5 	bl	800028c <__adddf3>
 8004742:	4602      	mov	r2, r0
 8004744:	460b      	mov	r3, r1
 8004746:	4610      	mov	r0, r2
 8004748:	4619      	mov	r1, r3
 800474a:	a331      	add	r3, pc, #196	; (adr r3, 8004810 <lowlayer_readSetPosition+0x140>)
 800474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004750:	f7fb ff52 	bl	80005f8 <__aeabi_dmul>
 8004754:	4602      	mov	r2, r0
 8004756:	460b      	mov	r3, r1
 8004758:	4610      	mov	r0, r2
 800475a:	4619      	mov	r1, r3
 800475c:	f04f 0200 	mov.w	r2, #0
 8004760:	4b33      	ldr	r3, [pc, #204]	; (8004830 <lowlayer_readSetPosition+0x160>)
 8004762:	f7fc f873 	bl	800084c <__aeabi_ddiv>
 8004766:	4602      	mov	r2, r0
 8004768:	460b      	mov	r3, r1
 800476a:	4620      	mov	r0, r4
 800476c:	4629      	mov	r1, r5
 800476e:	f7fb fd8d 	bl	800028c <__adddf3>
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	6879      	ldr	r1, [r7, #4]
 8004778:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

	setpoint->D3	 = offset_setpoint[2] + pulse_accumulate[2]/GEAR_J2;
 800477c:	4b2a      	ldr	r3, [pc, #168]	; (8004828 <lowlayer_readSetPosition+0x158>)
 800477e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8004782:	4b2a      	ldr	r3, [pc, #168]	; (800482c <lowlayer_readSetPosition+0x15c>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	ee07 3a90 	vmov	s15, r3
 800478a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800478e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8004834 <lowlayer_readSetPosition+0x164>
 8004792:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004796:	ee16 0a90 	vmov	r0, s13
 800479a:	f7fb fed5 	bl	8000548 <__aeabi_f2d>
 800479e:	4602      	mov	r2, r0
 80047a0:	460b      	mov	r3, r1
 80047a2:	4620      	mov	r0, r4
 80047a4:	4629      	mov	r1, r5
 80047a6:	f7fb fd71 	bl	800028c <__adddf3>
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	6879      	ldr	r1, [r7, #4]
 80047b0:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78

	setpoint->Theta4 = offset_setpoint[3] + pulse_accumulate[3]*2.0*PI/GEAR_J3;
 80047b4:	4b1c      	ldr	r3, [pc, #112]	; (8004828 <lowlayer_readSetPosition+0x158>)
 80047b6:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80047ba:	4b1c      	ldr	r3, [pc, #112]	; (800482c <lowlayer_readSetPosition+0x15c>)
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fb feb0 	bl	8000524 <__aeabi_i2d>
 80047c4:	4602      	mov	r2, r0
 80047c6:	460b      	mov	r3, r1
 80047c8:	f7fb fd60 	bl	800028c <__adddf3>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4610      	mov	r0, r2
 80047d2:	4619      	mov	r1, r3
 80047d4:	a30e      	add	r3, pc, #56	; (adr r3, 8004810 <lowlayer_readSetPosition+0x140>)
 80047d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047da:	f7fb ff0d 	bl	80005f8 <__aeabi_dmul>
 80047de:	4602      	mov	r2, r0
 80047e0:	460b      	mov	r3, r1
 80047e2:	4610      	mov	r0, r2
 80047e4:	4619      	mov	r1, r3
 80047e6:	a30e      	add	r3, pc, #56	; (adr r3, 8004820 <lowlayer_readSetPosition+0x150>)
 80047e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ec:	f7fc f82e 	bl	800084c <__aeabi_ddiv>
 80047f0:	4602      	mov	r2, r0
 80047f2:	460b      	mov	r3, r1
 80047f4:	4620      	mov	r0, r4
 80047f6:	4629      	mov	r1, r5
 80047f8:	f7fb fd48 	bl	800028c <__adddf3>
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	6879      	ldr	r1, [r7, #4]
 8004802:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
}
 8004806:	bf00      	nop
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bdb0      	pop	{r4, r5, r7, pc}
 800480e:	bf00      	nop
 8004810:	60000000 	.word	0x60000000
 8004814:	400921fb 	.word	0x400921fb
 8004818:	00000000 	.word	0x00000000
 800481c:	40d38800 	.word	0x40d38800
 8004820:	a0000000 	.word	0xa0000000
 8004824:	40d3bca1 	.word	0x40d3bca1
 8004828:	20004ef8 	.word	0x20004ef8
 800482c:	20004ec0 	.word	0x20004ec0
 8004830:	40df4000 	.word	0x40df4000
 8004834:	42c80000 	.word	0x42c80000

08004838 <lowlayer_computeAndWritePulse>:

uint8_t	lowlayer_computeAndWritePulse(SCARA_PositionTypeDef current, SCARA_PositionTypeDef next) {
 8004838:	b084      	sub	sp, #16
 800483a:	b580      	push	{r7, lr}
 800483c:	b092      	sub	sp, #72	; 0x48
 800483e:	af00      	add	r7, sp, #0
 8004840:	f107 0c50 	add.w	ip, r7, #80	; 0x50
 8004844:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t	current_var0, current_var1, current_var2, current_var3;
	uint32_t	next_var0, next_var1, next_var2, next_var3;
	int64_t		delta_var0, delta_var1, delta_var2, delta_var3;
	uint8_t 	result;

	current_var0	= round((current.Theta1 - LIM_MIN_J0) * GEAR_J0/(2*PI));
 8004848:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800484c:	a3c6      	add	r3, pc, #792	; (adr r3, 8004b68 <lowlayer_computeAndWritePulse+0x330>)
 800484e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004852:	f7fb fd1b 	bl	800028c <__adddf3>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4610      	mov	r0, r2
 800485c:	4619      	mov	r1, r3
 800485e:	a3c4      	add	r3, pc, #784	; (adr r3, 8004b70 <lowlayer_computeAndWritePulse+0x338>)
 8004860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004864:	f7fb fec8 	bl	80005f8 <__aeabi_dmul>
 8004868:	4602      	mov	r2, r0
 800486a:	460b      	mov	r3, r1
 800486c:	4610      	mov	r0, r2
 800486e:	4619      	mov	r1, r3
 8004870:	a3b7      	add	r3, pc, #732	; (adr r3, 8004b50 <lowlayer_computeAndWritePulse+0x318>)
 8004872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004876:	f7fb ffe9 	bl	800084c <__aeabi_ddiv>
 800487a:	4602      	mov	r2, r0
 800487c:	460b      	mov	r3, r1
 800487e:	ec43 2b17 	vmov	d7, r2, r3
 8004882:	eeb0 0a47 	vmov.f32	s0, s14
 8004886:	eef0 0a67 	vmov.f32	s1, s15
 800488a:	f015 ff01 	bl	801a690 <round>
 800488e:	ec53 2b10 	vmov	r2, r3, d0
 8004892:	4610      	mov	r0, r2
 8004894:	4619      	mov	r1, r3
 8004896:	f7fc f987 	bl	8000ba8 <__aeabi_d2uiz>
 800489a:	4603      	mov	r3, r0
 800489c:	647b      	str	r3, [r7, #68]	; 0x44
	current_var1 	= round((current.Theta2 - LIM_MIN_J1) * GEAR_J1/(2*PI));
 800489e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80048a2:	a3b5      	add	r3, pc, #724	; (adr r3, 8004b78 <lowlayer_computeAndWritePulse+0x340>)
 80048a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a8:	f7fb fcf0 	bl	800028c <__adddf3>
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	4610      	mov	r0, r2
 80048b2:	4619      	mov	r1, r3
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	4bb1      	ldr	r3, [pc, #708]	; (8004b80 <lowlayer_computeAndWritePulse+0x348>)
 80048ba:	f7fb fe9d 	bl	80005f8 <__aeabi_dmul>
 80048be:	4602      	mov	r2, r0
 80048c0:	460b      	mov	r3, r1
 80048c2:	4610      	mov	r0, r2
 80048c4:	4619      	mov	r1, r3
 80048c6:	a3a2      	add	r3, pc, #648	; (adr r3, 8004b50 <lowlayer_computeAndWritePulse+0x318>)
 80048c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048cc:	f7fb ffbe 	bl	800084c <__aeabi_ddiv>
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	ec43 2b17 	vmov	d7, r2, r3
 80048d8:	eeb0 0a47 	vmov.f32	s0, s14
 80048dc:	eef0 0a67 	vmov.f32	s1, s15
 80048e0:	f015 fed6 	bl	801a690 <round>
 80048e4:	ec53 2b10 	vmov	r2, r3, d0
 80048e8:	4610      	mov	r0, r2
 80048ea:	4619      	mov	r1, r3
 80048ec:	f7fc f95c 	bl	8000ba8 <__aeabi_d2uiz>
 80048f0:	4603      	mov	r3, r0
 80048f2:	643b      	str	r3, [r7, #64]	; 0x40
	current_var2 	= round((current.D3 - LIM_MIN_J2) * GEAR_J2);
 80048f4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	4ba1      	ldr	r3, [pc, #644]	; (8004b84 <lowlayer_computeAndWritePulse+0x34c>)
 80048fe:	f7fb fe7b 	bl	80005f8 <__aeabi_dmul>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	ec43 2b17 	vmov	d7, r2, r3
 800490a:	eeb0 0a47 	vmov.f32	s0, s14
 800490e:	eef0 0a67 	vmov.f32	s1, s15
 8004912:	f015 febd 	bl	801a690 <round>
 8004916:	ec53 2b10 	vmov	r2, r3, d0
 800491a:	4610      	mov	r0, r2
 800491c:	4619      	mov	r1, r3
 800491e:	f7fc f943 	bl	8000ba8 <__aeabi_d2uiz>
 8004922:	4603      	mov	r3, r0
 8004924:	63fb      	str	r3, [r7, #60]	; 0x3c
	current_var3 	= round((current.Theta4 - LIM_MIN_J3) * GEAR_J3/(2*PI));
 8004926:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800492a:	a38b      	add	r3, pc, #556	; (adr r3, 8004b58 <lowlayer_computeAndWritePulse+0x320>)
 800492c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004930:	f7fb fcac 	bl	800028c <__adddf3>
 8004934:	4602      	mov	r2, r0
 8004936:	460b      	mov	r3, r1
 8004938:	4610      	mov	r0, r2
 800493a:	4619      	mov	r1, r3
 800493c:	a388      	add	r3, pc, #544	; (adr r3, 8004b60 <lowlayer_computeAndWritePulse+0x328>)
 800493e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004942:	f7fb fe59 	bl	80005f8 <__aeabi_dmul>
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	4610      	mov	r0, r2
 800494c:	4619      	mov	r1, r3
 800494e:	a380      	add	r3, pc, #512	; (adr r3, 8004b50 <lowlayer_computeAndWritePulse+0x318>)
 8004950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004954:	f7fb ff7a 	bl	800084c <__aeabi_ddiv>
 8004958:	4602      	mov	r2, r0
 800495a:	460b      	mov	r3, r1
 800495c:	ec43 2b17 	vmov	d7, r2, r3
 8004960:	eeb0 0a47 	vmov.f32	s0, s14
 8004964:	eef0 0a67 	vmov.f32	s1, s15
 8004968:	f015 fe92 	bl	801a690 <round>
 800496c:	ec53 2b10 	vmov	r2, r3, d0
 8004970:	4610      	mov	r0, r2
 8004972:	4619      	mov	r1, r3
 8004974:	f7fc f918 	bl	8000ba8 <__aeabi_d2uiz>
 8004978:	4603      	mov	r3, r0
 800497a:	63bb      	str	r3, [r7, #56]	; 0x38
	next_var0 		= round((next.Theta1 - LIM_MIN_J0) * GEAR_J0/(2*PI));
 800497c:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8004980:	a379      	add	r3, pc, #484	; (adr r3, 8004b68 <lowlayer_computeAndWritePulse+0x330>)
 8004982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004986:	f7fb fc81 	bl	800028c <__adddf3>
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	4610      	mov	r0, r2
 8004990:	4619      	mov	r1, r3
 8004992:	a377      	add	r3, pc, #476	; (adr r3, 8004b70 <lowlayer_computeAndWritePulse+0x338>)
 8004994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004998:	f7fb fe2e 	bl	80005f8 <__aeabi_dmul>
 800499c:	4602      	mov	r2, r0
 800499e:	460b      	mov	r3, r1
 80049a0:	4610      	mov	r0, r2
 80049a2:	4619      	mov	r1, r3
 80049a4:	a36a      	add	r3, pc, #424	; (adr r3, 8004b50 <lowlayer_computeAndWritePulse+0x318>)
 80049a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049aa:	f7fb ff4f 	bl	800084c <__aeabi_ddiv>
 80049ae:	4602      	mov	r2, r0
 80049b0:	460b      	mov	r3, r1
 80049b2:	ec43 2b17 	vmov	d7, r2, r3
 80049b6:	eeb0 0a47 	vmov.f32	s0, s14
 80049ba:	eef0 0a67 	vmov.f32	s1, s15
 80049be:	f015 fe67 	bl	801a690 <round>
 80049c2:	ec53 2b10 	vmov	r2, r3, d0
 80049c6:	4610      	mov	r0, r2
 80049c8:	4619      	mov	r1, r3
 80049ca:	f7fc f8ed 	bl	8000ba8 <__aeabi_d2uiz>
 80049ce:	4603      	mov	r3, r0
 80049d0:	637b      	str	r3, [r7, #52]	; 0x34
	next_var1 		= round((next.Theta2 - LIM_MIN_J1) * GEAR_J1/(2*PI));
 80049d2:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 80049d6:	a368      	add	r3, pc, #416	; (adr r3, 8004b78 <lowlayer_computeAndWritePulse+0x340>)
 80049d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049dc:	f7fb fc56 	bl	800028c <__adddf3>
 80049e0:	4602      	mov	r2, r0
 80049e2:	460b      	mov	r3, r1
 80049e4:	4610      	mov	r0, r2
 80049e6:	4619      	mov	r1, r3
 80049e8:	f04f 0200 	mov.w	r2, #0
 80049ec:	4b64      	ldr	r3, [pc, #400]	; (8004b80 <lowlayer_computeAndWritePulse+0x348>)
 80049ee:	f7fb fe03 	bl	80005f8 <__aeabi_dmul>
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	4610      	mov	r0, r2
 80049f8:	4619      	mov	r1, r3
 80049fa:	a355      	add	r3, pc, #340	; (adr r3, 8004b50 <lowlayer_computeAndWritePulse+0x318>)
 80049fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a00:	f7fb ff24 	bl	800084c <__aeabi_ddiv>
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	ec43 2b17 	vmov	d7, r2, r3
 8004a0c:	eeb0 0a47 	vmov.f32	s0, s14
 8004a10:	eef0 0a67 	vmov.f32	s1, s15
 8004a14:	f015 fe3c 	bl	801a690 <round>
 8004a18:	ec53 2b10 	vmov	r2, r3, d0
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	4619      	mov	r1, r3
 8004a20:	f7fc f8c2 	bl	8000ba8 <__aeabi_d2uiz>
 8004a24:	4603      	mov	r3, r0
 8004a26:	633b      	str	r3, [r7, #48]	; 0x30
	next_var2 		= round((next.D3 - LIM_MIN_J2) * GEAR_J2);
 8004a28:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	4b54      	ldr	r3, [pc, #336]	; (8004b84 <lowlayer_computeAndWritePulse+0x34c>)
 8004a32:	f7fb fde1 	bl	80005f8 <__aeabi_dmul>
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	ec43 2b17 	vmov	d7, r2, r3
 8004a3e:	eeb0 0a47 	vmov.f32	s0, s14
 8004a42:	eef0 0a67 	vmov.f32	s1, s15
 8004a46:	f015 fe23 	bl	801a690 <round>
 8004a4a:	ec53 2b10 	vmov	r2, r3, d0
 8004a4e:	4610      	mov	r0, r2
 8004a50:	4619      	mov	r1, r3
 8004a52:	f7fc f8a9 	bl	8000ba8 <__aeabi_d2uiz>
 8004a56:	4603      	mov	r3, r0
 8004a58:	62fb      	str	r3, [r7, #44]	; 0x2c
	next_var3 		= round((next.Theta4 - LIM_MIN_J3) * GEAR_J3/(2*PI));
 8004a5a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8004a5e:	a33e      	add	r3, pc, #248	; (adr r3, 8004b58 <lowlayer_computeAndWritePulse+0x320>)
 8004a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a64:	f7fb fc12 	bl	800028c <__adddf3>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4610      	mov	r0, r2
 8004a6e:	4619      	mov	r1, r3
 8004a70:	a33b      	add	r3, pc, #236	; (adr r3, 8004b60 <lowlayer_computeAndWritePulse+0x328>)
 8004a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a76:	f7fb fdbf 	bl	80005f8 <__aeabi_dmul>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	4610      	mov	r0, r2
 8004a80:	4619      	mov	r1, r3
 8004a82:	a333      	add	r3, pc, #204	; (adr r3, 8004b50 <lowlayer_computeAndWritePulse+0x318>)
 8004a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a88:	f7fb fee0 	bl	800084c <__aeabi_ddiv>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	460b      	mov	r3, r1
 8004a90:	ec43 2b17 	vmov	d7, r2, r3
 8004a94:	eeb0 0a47 	vmov.f32	s0, s14
 8004a98:	eef0 0a67 	vmov.f32	s1, s15
 8004a9c:	f015 fdf8 	bl	801a690 <round>
 8004aa0:	ec53 2b10 	vmov	r2, r3, d0
 8004aa4:	4610      	mov	r0, r2
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	f7fc f87e 	bl	8000ba8 <__aeabi_d2uiz>
 8004aac:	4603      	mov	r3, r0
 8004aae:	62bb      	str	r3, [r7, #40]	; 0x28

	delta_var0 = next_var0 - current_var0;
 8004ab0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ab2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	f04f 0300 	mov.w	r3, #0
 8004abc:	e9c7 2308 	strd	r2, r3, [r7, #32]
	delta_var1 = next_var1 - current_var1;
 8004ac0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ac2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	f04f 0300 	mov.w	r3, #0
 8004acc:	e9c7 2306 	strd	r2, r3, [r7, #24]
	delta_var2 = next_var2 - current_var2;
 8004ad0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	f04f 0300 	mov.w	r3, #0
 8004adc:	e9c7 2304 	strd	r2, r3, [r7, #16]
	delta_var3 = next_var3 - current_var3;
 8004ae0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (abs(delta_var0) > 127
 8004af0:	6a3b      	ldr	r3, [r7, #32]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	bfb8      	it	lt
 8004af6:	425b      	neglt	r3, r3
 8004af8:	2b7f      	cmp	r3, #127	; 0x7f
 8004afa:	dc11      	bgt.n	8004b20 <lowlayer_computeAndWritePulse+0x2e8>
		|| abs(delta_var1) > 127
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	bfb8      	it	lt
 8004b02:	425b      	neglt	r3, r3
 8004b04:	2b7f      	cmp	r3, #127	; 0x7f
 8004b06:	dc0b      	bgt.n	8004b20 <lowlayer_computeAndWritePulse+0x2e8>
		|| abs(delta_var2) > 127
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	bfb8      	it	lt
 8004b0e:	425b      	neglt	r3, r3
 8004b10:	2b7f      	cmp	r3, #127	; 0x7f
 8004b12:	dc05      	bgt.n	8004b20 <lowlayer_computeAndWritePulse+0x2e8>
		|| abs(delta_var3) > 127) {
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	bfb8      	it	lt
 8004b1a:	425b      	neglt	r3, r3
 8004b1c:	2b7f      	cmp	r3, #127	; 0x7f
 8004b1e:	dd01      	ble.n	8004b24 <lowlayer_computeAndWritePulse+0x2ec>
		return FALSE;
 8004b20:	2300      	movs	r3, #0
 8004b22:	e00c      	b.n	8004b3e <lowlayer_computeAndWritePulse+0x306>
	} // Can't convert to int8_t , over range

	result = lowlayer_writePulse((int8_t)delta_var0,
 8004b24:	f997 0020 	ldrsb.w	r0, [r7, #32]
 8004b28:	f997 1018 	ldrsb.w	r1, [r7, #24]
 8004b2c:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8004b30:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8004b34:	f000 f828 	bl	8004b88 <lowlayer_writePulse>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	71fb      	strb	r3, [r7, #7]
								 (int8_t)delta_var1,
								 (int8_t)delta_var2,
								 (int8_t)delta_var3);

	return result;
 8004b3c:	79fb      	ldrb	r3, [r7, #7]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3748      	adds	r7, #72	; 0x48
 8004b42:	46bd      	mov	sp, r7
 8004b44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b48:	b004      	add	sp, #16
 8004b4a:	4770      	bx	lr
 8004b4c:	f3af 8000 	nop.w
 8004b50:	60000000 	.word	0x60000000
 8004b54:	401921fb 	.word	0x401921fb
 8004b58:	daaaaaab 	.word	0xdaaaaaab
 8004b5c:	4007bc89 	.word	0x4007bc89
 8004b60:	a0000000 	.word	0xa0000000
 8004b64:	40d3bca1 	.word	0x40d3bca1
 8004b68:	daaaaaab 	.word	0xdaaaaaab
 8004b6c:	3ff7bc89 	.word	0x3ff7bc89
 8004b70:	00000000 	.word	0x00000000
 8004b74:	40d38800 	.word	0x40d38800
 8004b78:	88000000 	.word	0x88000000
 8004b7c:	4002d97c 	.word	0x4002d97c
 8004b80:	40df4000 	.word	0x40df4000
 8004b84:	40590000 	.word	0x40590000

08004b88 <lowlayer_writePulse>:


uint8_t	lowlayer_writePulse(int8_t pulse0, int8_t pulse1, int8_t pulse2, int8_t pulse3) {
 8004b88:	b590      	push	{r4, r7, lr}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	4604      	mov	r4, r0
 8004b90:	4608      	mov	r0, r1
 8004b92:	4611      	mov	r1, r2
 8004b94:	461a      	mov	r2, r3
 8004b96:	4623      	mov	r3, r4
 8004b98:	71fb      	strb	r3, [r7, #7]
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	71bb      	strb	r3, [r7, #6]
 8004b9e:	460b      	mov	r3, r1
 8004ba0:	717b      	strb	r3, [r7, #5]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	713b      	strb	r3, [r7, #4]
	uint8_t pulse0_combine, pulse1_combine, pulse2_combine, pulse3_combine;
	uint8_t pulse0_abs, pulse1_abs, pulse2_abs, pulse3_abs;

	// Var 0
	if (pulse0 < 0) {
 8004ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	da06      	bge.n	8004bbc <lowlayer_writePulse+0x34>
		pulse0_abs = -pulse0;
 8004bae:	79fb      	ldrb	r3, [r7, #7]
 8004bb0:	425b      	negs	r3, r3
 8004bb2:	74fb      	strb	r3, [r7, #19]
		pulse0_combine = -pulse0 | ((!DIR_J0) << 7); // Negative : Clockwise
 8004bb4:	79fb      	ldrb	r3, [r7, #7]
 8004bb6:	425b      	negs	r3, r3
 8004bb8:	75fb      	strb	r3, [r7, #23]
 8004bba:	e006      	b.n	8004bca <lowlayer_writePulse+0x42>
	} else {
		pulse0_abs = pulse0;
 8004bbc:	79fb      	ldrb	r3, [r7, #7]
 8004bbe:	74fb      	strb	r3, [r7, #19]
		pulse0_combine = pulse0 | (DIR_J0 << 7); // Positive : Anti-Clockwise
 8004bc0:	79fb      	ldrb	r3, [r7, #7]
 8004bc2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004bc6:	b25b      	sxtb	r3, r3
 8004bc8:	75fb      	strb	r3, [r7, #23]
	}
	// Var 1
	if (pulse1 < 0) {
 8004bca:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	da06      	bge.n	8004be0 <lowlayer_writePulse+0x58>
		pulse1_abs = -pulse1;
 8004bd2:	79bb      	ldrb	r3, [r7, #6]
 8004bd4:	425b      	negs	r3, r3
 8004bd6:	74bb      	strb	r3, [r7, #18]
		pulse1_combine = -pulse1 | ((!DIR_J1) << 7);
 8004bd8:	79bb      	ldrb	r3, [r7, #6]
 8004bda:	425b      	negs	r3, r3
 8004bdc:	75bb      	strb	r3, [r7, #22]
 8004bde:	e006      	b.n	8004bee <lowlayer_writePulse+0x66>
	} else {
		pulse1_abs = pulse1;
 8004be0:	79bb      	ldrb	r3, [r7, #6]
 8004be2:	74bb      	strb	r3, [r7, #18]
		pulse1_combine = pulse1 | (DIR_J1 << 7);
 8004be4:	79bb      	ldrb	r3, [r7, #6]
 8004be6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004bea:	b25b      	sxtb	r3, r3
 8004bec:	75bb      	strb	r3, [r7, #22]
	}
	// Var 2
	if (pulse2 < 0) {
 8004bee:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	da0b      	bge.n	8004c0e <lowlayer_writePulse+0x86>
		pulse2_abs = -pulse2;
 8004bf6:	797b      	ldrb	r3, [r7, #5]
 8004bf8:	425b      	negs	r3, r3
 8004bfa:	747b      	strb	r3, [r7, #17]
		pulse2_combine = -pulse2 | ((!DIR_J2) << 7);
 8004bfc:	797b      	ldrb	r3, [r7, #5]
 8004bfe:	425b      	negs	r3, r3
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	b25b      	sxtb	r3, r3
 8004c04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004c08:	b25b      	sxtb	r3, r3
 8004c0a:	757b      	strb	r3, [r7, #21]
 8004c0c:	e003      	b.n	8004c16 <lowlayer_writePulse+0x8e>
	} else {
		pulse2_abs = pulse2;
 8004c0e:	797b      	ldrb	r3, [r7, #5]
 8004c10:	747b      	strb	r3, [r7, #17]
		pulse2_combine = pulse2 | (DIR_J2 << 7);
 8004c12:	797b      	ldrb	r3, [r7, #5]
 8004c14:	757b      	strb	r3, [r7, #21]
	}
	// Var 3
	if (pulse3 < 0) {
 8004c16:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	da06      	bge.n	8004c2c <lowlayer_writePulse+0xa4>
		pulse3_abs = -pulse3;
 8004c1e:	793b      	ldrb	r3, [r7, #4]
 8004c20:	425b      	negs	r3, r3
 8004c22:	743b      	strb	r3, [r7, #16]
		pulse3_combine = -pulse3 | ((!DIR_J3) << 7);
 8004c24:	793b      	ldrb	r3, [r7, #4]
 8004c26:	425b      	negs	r3, r3
 8004c28:	753b      	strb	r3, [r7, #20]
 8004c2a:	e006      	b.n	8004c3a <lowlayer_writePulse+0xb2>
	} else {
		pulse3_abs = pulse3;
 8004c2c:	793b      	ldrb	r3, [r7, #4]
 8004c2e:	743b      	strb	r3, [r7, #16]
		pulse3_combine = pulse3 | (DIR_J3 << 7);
 8004c30:	793b      	ldrb	r3, [r7, #4]
 8004c32:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004c36:	b25b      	sxtb	r3, r3
 8004c38:	753b      	strb	r3, [r7, #20]
	}

	// Check limit
	if (pulse0_abs > LIM_PULSE_J0
 8004c3a:	7cfb      	ldrb	r3, [r7, #19]
 8004c3c:	2b4b      	cmp	r3, #75	; 0x4b
 8004c3e:	d808      	bhi.n	8004c52 <lowlayer_writePulse+0xca>
		|| pulse1_abs > LIM_PULSE_J1
 8004c40:	7cbb      	ldrb	r3, [r7, #18]
 8004c42:	2b78      	cmp	r3, #120	; 0x78
 8004c44:	d805      	bhi.n	8004c52 <lowlayer_writePulse+0xca>
		|| pulse2_abs > LIM_PULSE_J2
 8004c46:	7c7b      	ldrb	r3, [r7, #17]
 8004c48:	2b7d      	cmp	r3, #125	; 0x7d
 8004c4a:	d802      	bhi.n	8004c52 <lowlayer_writePulse+0xca>
		|| pulse3_abs > LIM_PULSE_J3) {
 8004c4c:	7c3b      	ldrb	r3, [r7, #16]
 8004c4e:	2b65      	cmp	r3, #101	; 0x65
 8004c50:	d901      	bls.n	8004c56 <lowlayer_writePulse+0xce>
		return FALSE;
 8004c52:	2300      	movs	r3, #0
 8004c54:	e04b      	b.n	8004cee <lowlayer_writePulse+0x166>
//	if (pulse3_abs == 0) {
//		HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_SET); // Disable
//	} else {
//		HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_RESET);
//	}
	HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_RESET);
 8004c56:	2200      	movs	r2, #0
 8004c58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c5c:	4826      	ldr	r0, [pc, #152]	; (8004cf8 <lowlayer_writePulse+0x170>)
 8004c5e:	f007 f9e3 	bl	800c028 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PULSE_WRITE_GPIO_Port, PULSE_WRITE_Pin, GPIO_PIN_RESET);
 8004c62:	2200      	movs	r2, #0
 8004c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004c68:	4824      	ldr	r0, [pc, #144]	; (8004cfc <lowlayer_writePulse+0x174>)
 8004c6a:	f007 f9dd 	bl	800c028 <HAL_GPIO_WritePin>
	// Write to Module DDA
	FSMC_Write(ADDRESS_DDA_0, (uint32_t)pulse0_combine);
 8004c6e:	7dfb      	ldrb	r3, [r7, #23]
 8004c70:	4619      	mov	r1, r3
 8004c72:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
 8004c76:	f7fe fbdf 	bl	8003438 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_1, (uint32_t)pulse1_combine);
 8004c7a:	7dbb      	ldrb	r3, [r7, #22]
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4820      	ldr	r0, [pc, #128]	; (8004d00 <lowlayer_writePulse+0x178>)
 8004c80:	f7fe fbda 	bl	8003438 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_2, (uint32_t)pulse2_combine);
 8004c84:	7d7b      	ldrb	r3, [r7, #21]
 8004c86:	4619      	mov	r1, r3
 8004c88:	481e      	ldr	r0, [pc, #120]	; (8004d04 <lowlayer_writePulse+0x17c>)
 8004c8a:	f7fe fbd5 	bl	8003438 <FSMC_Write>
	 FSMC_Write(ADDRESS_DDA_3, (uint32_t)pulse3_combine);
 8004c8e:	7d3b      	ldrb	r3, [r7, #20]
 8004c90:	4619      	mov	r1, r3
 8004c92:	481d      	ldr	r0, [pc, #116]	; (8004d08 <lowlayer_writePulse+0x180>)
 8004c94:	f7fe fbd0 	bl	8003438 <FSMC_Write>

	// Trigger
	uint8_t delay = 100;
 8004c98:	2364      	movs	r3, #100	; 0x64
 8004c9a:	73fb      	strb	r3, [r7, #15]
	
	 while (delay--);
 8004c9c:	bf00      	nop
 8004c9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ca0:	1e5a      	subs	r2, r3, #1
 8004ca2:	73fa      	strb	r2, [r7, #15]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1fa      	bne.n	8004c9e <lowlayer_writePulse+0x116>

//	int16_t wow = HAL_GPIO_ReadPin(CPLD_BUSY_GPIO_Port, CPLD_BUSY_Pin);
//	LOG_REPORT(" Busy: ", wow);
	HAL_GPIO_WritePin(PULSE_WRITE_GPIO_Port, PULSE_WRITE_Pin, GPIO_PIN_SET);
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004cae:	4813      	ldr	r0, [pc, #76]	; (8004cfc <lowlayer_writePulse+0x174>)
 8004cb0:	f007 f9ba 	bl	800c028 <HAL_GPIO_WritePin>

	// Accumulate
	pulse_accumulate[0] += pulse0;
 8004cb4:	4b15      	ldr	r3, [pc, #84]	; (8004d0c <lowlayer_writePulse+0x184>)
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	4a13      	ldr	r2, [pc, #76]	; (8004d0c <lowlayer_writePulse+0x184>)
 8004cc0:	6013      	str	r3, [r2, #0]
	pulse_accumulate[1] += pulse1;
 8004cc2:	4b12      	ldr	r3, [pc, #72]	; (8004d0c <lowlayer_writePulse+0x184>)
 8004cc4:	685a      	ldr	r2, [r3, #4]
 8004cc6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004cca:	4413      	add	r3, r2
 8004ccc:	4a0f      	ldr	r2, [pc, #60]	; (8004d0c <lowlayer_writePulse+0x184>)
 8004cce:	6053      	str	r3, [r2, #4]
	pulse_accumulate[2] += pulse2;
 8004cd0:	4b0e      	ldr	r3, [pc, #56]	; (8004d0c <lowlayer_writePulse+0x184>)
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8004cd8:	4413      	add	r3, r2
 8004cda:	4a0c      	ldr	r2, [pc, #48]	; (8004d0c <lowlayer_writePulse+0x184>)
 8004cdc:	6093      	str	r3, [r2, #8]
	pulse_accumulate[3] += pulse3;
 8004cde:	4b0b      	ldr	r3, [pc, #44]	; (8004d0c <lowlayer_writePulse+0x184>)
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	4a08      	ldr	r2, [pc, #32]	; (8004d0c <lowlayer_writePulse+0x184>)
 8004cea:	60d3      	str	r3, [r2, #12]

	return TRUE;
 8004cec:	2301      	movs	r3, #1
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	371c      	adds	r7, #28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd90      	pop	{r4, r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	40020000 	.word	0x40020000
 8004cfc:	40020c00 	.word	0x40020c00
 8004d00:	60000002 	.word	0x60000002
 8004d04:	60000004 	.word	0x60000004
 8004d08:	60000006 	.word	0x60000006
 8004d0c:	20004ec0 	.word	0x20004ec0

08004d10 <lowlayer_resetEncoder>:

void	lowlayer_resetEncoder(void) {
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
	// Trigger
	uint8_t delay = 100;
 8004d16:	2364      	movs	r3, #100	; 0x64
 8004d18:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ENCODER_RESET_GPIO_Port, ENCODER_RESET_Pin, GPIO_PIN_SET);
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d20:	4809      	ldr	r0, [pc, #36]	; (8004d48 <lowlayer_resetEncoder+0x38>)
 8004d22:	f007 f981 	bl	800c028 <HAL_GPIO_WritePin>
	while (delay--);
 8004d26:	bf00      	nop
 8004d28:	79fb      	ldrb	r3, [r7, #7]
 8004d2a:	1e5a      	subs	r2, r3, #1
 8004d2c:	71fa      	strb	r2, [r7, #7]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1fa      	bne.n	8004d28 <lowlayer_resetEncoder+0x18>
	HAL_GPIO_WritePin(ENCODER_RESET_GPIO_Port, ENCODER_RESET_Pin, GPIO_PIN_RESET);
 8004d32:	2200      	movs	r2, #0
 8004d34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d38:	4803      	ldr	r0, [pc, #12]	; (8004d48 <lowlayer_resetEncoder+0x38>)
 8004d3a:	f007 f975 	bl	800c028 <HAL_GPIO_WritePin>
}
 8004d3e:	bf00      	nop
 8004d40:	3708      	adds	r7, #8
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	40020c00 	.word	0x40020c00

08004d4c <lowlayer_readLimitSwitch>:

uint8_t lowlayer_readLimitSwitch(void) {
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b082      	sub	sp, #8
 8004d50:	af00      	add	r7, sp, #0
	uint16_t read_data = FSMC_Read(ADDRESS_LIMIT);
 8004d52:	4805      	ldr	r0, [pc, #20]	; (8004d68 <lowlayer_readLimitSwitch+0x1c>)
 8004d54:	f7fe fb7f 	bl	8003456 <FSMC_Read>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	80fb      	strh	r3, [r7, #6]

	return (uint8_t)read_data;
 8004d5c:	88fb      	ldrh	r3, [r7, #6]
 8004d5e:	b2db      	uxtb	r3, r3
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3708      	adds	r7, #8
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	60000020 	.word	0x60000020

08004d6c <lowlayer_readEncoder>:

int32_t lowlayer_readEncoder(uint8_t encoder_num) {
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	4603      	mov	r3, r0
 8004d74:	71fb      	strb	r3, [r7, #7]
	int32_t data;
	if (encoder_num <= 2) {
 8004d76:	79fb      	ldrb	r3, [r7, #7]
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d81c      	bhi.n	8004db6 <lowlayer_readEncoder+0x4a>
		uint16_t low_word = FSMC_Read(ADDRESS_ENC0_LOW + encoder_num*4);
 8004d7c:	79fb      	ldrb	r3, [r7, #7]
 8004d7e:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8004d82:	3310      	adds	r3, #16
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4618      	mov	r0, r3
 8004d88:	f7fe fb65 	bl	8003456 <FSMC_Read>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	817b      	strh	r3, [r7, #10]
		uint16_t high_word = FSMC_Read(ADDRESS_ENC0_LOW + encoder_num*4 + 2);
 8004d90:	79fb      	ldrb	r3, [r7, #7]
 8004d92:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8004d96:	3310      	adds	r3, #16
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	3302      	adds	r3, #2
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7fe fb5a 	bl	8003456 <FSMC_Read>
 8004da2:	4603      	mov	r3, r0
 8004da4:	813b      	strh	r3, [r7, #8]
		data = high_word;
 8004da6:	893b      	ldrh	r3, [r7, #8]
 8004da8:	60fb      	str	r3, [r7, #12]
		data = (data << 16) | low_word;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	041a      	lsls	r2, r3, #16
 8004dae:	897b      	ldrh	r3, [r7, #10]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]
 8004db4:	e001      	b.n	8004dba <lowlayer_readEncoder+0x4e>
	} else {
		data = 0;
 8004db6:	2300      	movs	r3, #0
 8004db8:	60fb      	str	r3, [r7, #12]
	}
	return data;
 8004dba:	68fb      	ldr	r3, [r7, #12]
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <lowlayer_readCapture>:

int32_t lowlayer_readCapture(uint8_t capture_num) {
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	4603      	mov	r3, r0
 8004dcc:	71fb      	strb	r3, [r7, #7]
	int32_t data;
	if (capture_num <= 2) {
 8004dce:	79fb      	ldrb	r3, [r7, #7]
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d81c      	bhi.n	8004e0e <lowlayer_readCapture+0x4a>
		uint16_t low_word = FSMC_Read(ADDRESS_CAP0_LOW + capture_num*4);
 8004dd4:	79fb      	ldrb	r3, [r7, #7]
 8004dd6:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8004dda:	3318      	adds	r3, #24
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	4618      	mov	r0, r3
 8004de0:	f7fe fb39 	bl	8003456 <FSMC_Read>
 8004de4:	4603      	mov	r3, r0
 8004de6:	817b      	strh	r3, [r7, #10]
		uint16_t high_word = FSMC_Read(ADDRESS_CAP0_LOW + capture_num*4 + 2);
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	f103 53c0 	add.w	r3, r3, #402653184	; 0x18000000
 8004dee:	3318      	adds	r3, #24
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	3302      	adds	r3, #2
 8004df4:	4618      	mov	r0, r3
 8004df6:	f7fe fb2e 	bl	8003456 <FSMC_Read>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	813b      	strh	r3, [r7, #8]
		data = high_word;
 8004dfe:	893b      	ldrh	r3, [r7, #8]
 8004e00:	60fb      	str	r3, [r7, #12]
		data = (data << 16) | low_word;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	041a      	lsls	r2, r3, #16
 8004e06:	897b      	ldrh	r3, [r7, #10]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]
 8004e0c:	e001      	b.n	8004e12 <lowlayer_readCapture+0x4e>
	} else {
		data = 0;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	60fb      	str	r3, [r7, #12]
	}
	return data;
 8004e12:	68fb      	ldr	r3, [r7, #12]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <lowlayer_updateEncoder>:

void	lowlayer_updateEncoder(void) {
 8004e1c:	b590      	push	{r4, r7, lr}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 8004e22:	2300      	movs	r3, #0
 8004e24:	71fb      	strb	r3, [r7, #7]
 8004e26:	e00b      	b.n	8004e40 <lowlayer_updateEncoder+0x24>
		position_encoder[i] = lowlayer_readEncoder(i);
 8004e28:	79fc      	ldrb	r4, [r7, #7]
 8004e2a:	79fb      	ldrb	r3, [r7, #7]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7ff ff9d 	bl	8004d6c <lowlayer_readEncoder>
 8004e32:	4603      	mov	r3, r0
 8004e34:	4a06      	ldr	r2, [pc, #24]	; (8004e50 <lowlayer_updateEncoder+0x34>)
 8004e36:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	for (uint8_t i = 0; i < 3; i++) {
 8004e3a:	79fb      	ldrb	r3, [r7, #7]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	71fb      	strb	r3, [r7, #7]
 8004e40:	79fb      	ldrb	r3, [r7, #7]
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d9f0      	bls.n	8004e28 <lowlayer_updateEncoder+0xc>
	}
}
 8004e46:	bf00      	nop
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd90      	pop	{r4, r7, pc}
 8004e50:	20004ed4 	.word	0x20004ed4

08004e54 <lowlayer_updateCapture>:

void	lowlayer_updateCapture(void) {
 8004e54:	b590      	push	{r4, r7, lr}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	71fb      	strb	r3, [r7, #7]
 8004e5e:	e00b      	b.n	8004e78 <lowlayer_updateCapture+0x24>
			position_capture[i] = lowlayer_readCapture(i);
 8004e60:	79fc      	ldrb	r4, [r7, #7]
 8004e62:	79fb      	ldrb	r3, [r7, #7]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff ffad 	bl	8004dc4 <lowlayer_readCapture>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	4a06      	ldr	r2, [pc, #24]	; (8004e88 <lowlayer_updateCapture+0x34>)
 8004e6e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	for (uint8_t i = 0; i < 3; i++) {
 8004e72:	79fb      	ldrb	r3, [r7, #7]
 8004e74:	3301      	adds	r3, #1
 8004e76:	71fb      	strb	r3, [r7, #7]
 8004e78:	79fb      	ldrb	r3, [r7, #7]
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d9f0      	bls.n	8004e60 <lowlayer_updateCapture+0xc>
	}
}
 8004e7e:	bf00      	nop
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd90      	pop	{r4, r7, pc}
 8004e88:	20004ee4 	.word	0x20004ee4

08004e8c <lowlayer_updateLimit>:

void	lowlayer_updateLimit(void) {
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0
	uint8_t limit_data = lowlayer_readLimitSwitch();
 8004e92:	f7ff ff5b 	bl	8004d4c <lowlayer_readLimitSwitch>
 8004e96:	4603      	mov	r3, r0
 8004e98:	71bb      	strb	r3, [r7, #6]
	for (uint8_t i = 0; i < 4; i++) {
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	71fb      	strb	r3, [r7, #7]
 8004e9e:	e00d      	b.n	8004ebc <lowlayer_updateLimit+0x30>
			limit_switch[i] = (limit_data & (0x01 << i)) ? 1 : 0;
 8004ea0:	79ba      	ldrb	r2, [r7, #6]
 8004ea2:	79fb      	ldrb	r3, [r7, #7]
 8004ea4:	fa42 f303 	asr.w	r3, r2, r3
 8004ea8:	b2da      	uxtb	r2, r3
 8004eaa:	79fb      	ldrb	r3, [r7, #7]
 8004eac:	f002 0201 	and.w	r2, r2, #1
 8004eb0:	b2d1      	uxtb	r1, r2
 8004eb2:	4a06      	ldr	r2, [pc, #24]	; (8004ecc <lowlayer_updateLimit+0x40>)
 8004eb4:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 4; i++) {
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	71fb      	strb	r3, [r7, #7]
 8004ebc:	79fb      	ldrb	r3, [r7, #7]
 8004ebe:	2b03      	cmp	r3, #3
 8004ec0:	d9ee      	bls.n	8004ea0 <lowlayer_updateLimit+0x14>
	}
}
 8004ec2:	bf00      	nop
 8004ec4:	bf00      	nop
 8004ec6:	3708      	adds	r7, #8
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	20004ee0 	.word	0x20004ee0

08004ed0 <lowlayer_setOutput>:

void	lowlayer_setOutput(uint8_t value) {
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	71fb      	strb	r3, [r7, #7]
	if (value > 0) {
 8004eda:	79fb      	ldrb	r3, [r7, #7]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d006      	beq.n	8004eee <lowlayer_setOutput+0x1e>
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_SET);
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ee6:	4807      	ldr	r0, [pc, #28]	; (8004f04 <lowlayer_setOutput+0x34>)
 8004ee8:	f007 f89e 	bl	800c028 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_RESET);
	}
}
 8004eec:	e005      	b.n	8004efa <lowlayer_setOutput+0x2a>
		HAL_GPIO_WritePin(OUTPUT_2_GPIO_Port, OUTPUT_2_Pin, GPIO_PIN_RESET);
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004ef4:	4803      	ldr	r0, [pc, #12]	; (8004f04 <lowlayer_setOutput+0x34>)
 8004ef6:	f007 f897 	bl	800c028 <HAL_GPIO_WritePin>
}
 8004efa:	bf00      	nop
 8004efc:	3708      	adds	r7, #8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40020400 	.word	0x40020400

08004f08 <lowlayer_CPLD_Init>:

void	lowlayer_CPLD_Init(void) {
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STOP_GPIO_Port, STOP_Pin, GPIO_PIN_SET); // STOP low active
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	2140      	movs	r1, #64	; 0x40
 8004f10:	4802      	ldr	r0, [pc, #8]	; (8004f1c <lowlayer_CPLD_Init+0x14>)
 8004f12:	f007 f889 	bl	800c028 <HAL_GPIO_WritePin>
}
 8004f16:	bf00      	nop
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	40020c00 	.word	0x40020c00

08004f20 <lowlayer_stepMotorInit>:

void	lowlayer_stepMotorInit(void) {
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STEP_ENABLE_GPIO_Port, STEP_ENABLE_Pin, GPIO_PIN_SET); // ENABLE low active
 8004f24:	2201      	movs	r2, #1
 8004f26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f2a:	4808      	ldr	r0, [pc, #32]	; (8004f4c <lowlayer_stepMotorInit+0x2c>)
 8004f2c:	f007 f87c 	bl	800c028 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_RESET_GPIO_Port, STEP_RESET_Pin, GPIO_PIN_SET); // RESET low active
 8004f30:	2201      	movs	r2, #1
 8004f32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f36:	4805      	ldr	r0, [pc, #20]	; (8004f4c <lowlayer_stepMotorInit+0x2c>)
 8004f38:	f007 f876 	bl	800c028 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STEP_SLEEP_GPIO_Port, STEP_SLEEP_Pin, GPIO_PIN_SET); // SLEEP low active
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f42:	4802      	ldr	r0, [pc, #8]	; (8004f4c <lowlayer_stepMotorInit+0x2c>)
 8004f44:	f007 f870 	bl	800c028 <HAL_GPIO_WritePin>
}
 8004f48:	bf00      	nop
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	40020000 	.word	0x40020000

08004f50 <scaraStartup>:
//											 "Over Velocity",
//											 "Over Accelerate",
//											 "Wrong Joint Num",
//											 "Wrong Coordinate"
//											};
void				scaraStartup(void) {
 8004f50:	b580      	push	{r7, lr}
 8004f52:	af00      	add	r7, sp, #0
#ifdef SIMULATION
	scaraSetScanFlag();
#endif
	lowlayer_CPLD_Init();
 8004f54:	f7ff ffd8 	bl	8004f08 <lowlayer_CPLD_Init>
	lowlayer_stepMotorInit();
 8004f58:	f7ff ffe2 	bl	8004f20 <lowlayer_stepMotorInit>
	lowlayer_resetEncoder();
 8004f5c:	f7ff fed8 	bl	8004d10 <lowlayer_resetEncoder>
	//lowlayer_writePulse(0, 0, 0, 0);
}
 8004f60:	bf00      	nop
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	0000      	movs	r0, r0
	...

08004f68 <scara_test_InitDuty>:

SCARA_StatusTypeDef scara_test_InitDuty(DUTY_Command_TypeDef command)
{
 8004f68:	b084      	sub	sp, #16
 8004f6a:	b5b0      	push	{r4, r5, r7, lr}
 8004f6c:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8004f70:	af5e      	add	r7, sp, #376	; 0x178
 8004f72:	f107 0ce8 	add.w	ip, r7, #232	; 0xe8
 8004f76:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	SCARA_StatusTypeDef status, status1, status2;
	double total_s, angle_s;
	int8_t dir_angle;
	SCARA_PositionTypeDef target_point;
	command.target_point.roll = command.target_point.roll*PI/180.0;
 8004f7a:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8004f7e:	a38c      	add	r3, pc, #560	; (adr r3, 80051b0 <scara_test_InitDuty+0x248>)
 8004f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f84:	f7fb fb38 	bl	80005f8 <__aeabi_dmul>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4610      	mov	r0, r2
 8004f8e:	4619      	mov	r1, r3
 8004f90:	f04f 0200 	mov.w	r2, #0
 8004f94:	4b88      	ldr	r3, [pc, #544]	; (80051b8 <scara_test_InitDuty+0x250>)
 8004f96:	f7fb fc59 	bl	800084c <__aeabi_ddiv>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	e9c7 235c 	strd	r2, r3, [r7, #368]	; 0x170
	if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8004fa2:	f897 30f4 	ldrb.w	r3, [r7, #244]	; 0xf4
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d12c      	bne.n	8005004 <scara_test_InitDuty+0x9c>
		target_point.x 		= positionCurrent.x + command.target_point.x;
 8004faa:	4b84      	ldr	r3, [pc, #528]	; (80051bc <scara_test_InitDuty+0x254>)
 8004fac:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8004fb0:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 8004fb4:	f7fb f96a 	bl	800028c <__adddf3>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	460b      	mov	r3, r1
 8004fbc:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		target_point.y 		= positionCurrent.y + command.target_point.y;
 8004fc0:	4b7e      	ldr	r3, [pc, #504]	; (80051bc <scara_test_InitDuty+0x254>)
 8004fc2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8004fc6:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 8004fca:	f7fb f95f 	bl	800028c <__adddf3>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		target_point.z 		= positionCurrent.z + command.target_point.z;
 8004fd6:	4b79      	ldr	r3, [pc, #484]	; (80051bc <scara_test_InitDuty+0x254>)
 8004fd8:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8004fdc:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8004fe0:	f7fb f954 	bl	800028c <__adddf3>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
		target_point.roll	= positionCurrent.roll + command.target_point.roll;
 8004fec:	4b73      	ldr	r3, [pc, #460]	; (80051bc <scara_test_InitDuty+0x254>)
 8004fee:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 8004ff2:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8004ff6:	f7fb f949 	bl	800028c <__adddf3>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 8005002:	e016      	b.n	8005032 <scara_test_InitDuty+0xca>
	} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8005004:	f897 30f4 	ldrb.w	r3, [r7, #244]	; 0xf4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d110      	bne.n	800502e <scara_test_InitDuty+0xc6>
		target_point.x 		= command.target_point.x;
 800500c:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 8005010:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		target_point.y 		= command.target_point.y;
 8005014:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	; 0x160
 8005018:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		target_point.z 		= command.target_point.z;
 800501c:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8005020:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
		target_point.roll	= command.target_point.roll;
 8005024:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8005028:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 800502c:	e001      	b.n	8005032 <scara_test_InitDuty+0xca>
	} else {
		return SCARA_STATUS_ERROR_COORDINATE;
 800502e:	230c      	movs	r3, #12
 8005030:	e0b5      	b.n	800519e <scara_test_InitDuty+0x236>
	}
	angle_s = target_point.roll - positionCurrent.roll;
 8005032:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005036:	4b61      	ldr	r3, [pc, #388]	; (80051bc <scara_test_InitDuty+0x254>)
 8005038:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800503c:	f7fb f924 	bl	8000288 <__aeabi_dsub>
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
	dir_angle = 1;
 8005048:	2301      	movs	r3, #1
 800504a:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	if ( angle_s < 0) {
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	f04f 0300 	mov.w	r3, #0
 8005056:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800505a:	f7fb fd3f 	bl	8000adc <__aeabi_dcmplt>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d002      	beq.n	800506a <scara_test_InitDuty+0x102>
		dir_angle = -1;
 8005064:	23ff      	movs	r3, #255	; 0xff
 8005066:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	}
	if ( fabs(angle_s) > PI) {
 800506a:	f8d7 40d0 	ldr.w	r4, [r7, #208]	; 0xd0
 800506e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005072:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005076:	a34e      	add	r3, pc, #312	; (adr r3, 80051b0 <scara_test_InitDuty+0x248>)
 8005078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507c:	4620      	mov	r0, r4
 800507e:	4629      	mov	r1, r5
 8005080:	f7fb fd4a 	bl	8000b18 <__aeabi_dcmpgt>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d021      	beq.n	80050ce <scara_test_InitDuty+0x166>
		dir_angle = -dir_angle;
 800508a:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800508e:	425b      	negs	r3, r3
 8005090:	b2db      	uxtb	r3, r3
 8005092:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		angle_s = (2*PI - fabsf(angle_s))*dir_angle;
 8005096:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800509a:	f7fb fda5 	bl	8000be8 <__aeabi_d2f>
 800509e:	ee07 0a90 	vmov	s15, r0
 80050a2:	eef0 7ae7 	vabs.f32	s15, s15
 80050a6:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80051c0 <scara_test_InitDuty+0x258>
 80050aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80050ae:	f997 30cf 	ldrsb.w	r3, [r7, #207]	; 0xcf
 80050b2:	ee07 3a90 	vmov	s15, r3
 80050b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050be:	ee17 0a90 	vmov	r0, s15
 80050c2:	f7fb fa41 	bl	8000548 <__aeabi_f2d>
 80050c6:	4602      	mov	r2, r0
 80050c8:	460b      	mov	r3, r1
 80050ca:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
	}
	myDUTY.time_total = command.time_total;
 80050ce:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 80050d2:	493c      	ldr	r1, [pc, #240]	; (80051c4 <scara_test_InitDuty+0x25c>)
 80050d4:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 80050d8:	e9c1 2300 	strd	r2, r3, [r1]
	myDUTY.space_type = DUTY_SPACE_TASK;// Change type
 80050dc:	4b39      	ldr	r3, [pc, #228]	; (80051c4 <scara_test_InitDuty+0x25c>)
 80050de:	2200      	movs	r2, #0
 80050e0:	701a      	strb	r2, [r3, #0]
	myDUTY.task.roll_start = positionCurrent.roll;
 80050e2:	4b36      	ldr	r3, [pc, #216]	; (80051bc <scara_test_InitDuty+0x254>)
 80050e4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80050e8:	4936      	ldr	r1, [pc, #216]	; (80051c4 <scara_test_InitDuty+0x25c>)
 80050ea:	f501 6182 	add.w	r1, r1, #1040	; 0x410
 80050ee:	e9c1 2300 	strd	r2, r3, [r1]
	myDUTY.task.path.path_type = DUTY_PATH_LINE;
 80050f2:	4b34      	ldr	r3, [pc, #208]	; (80051c4 <scara_test_InitDuty+0x25c>)
 80050f4:	2200      	movs	r2, #0
 80050f6:	721a      	strb	r2, [r3, #8]
	myDUTY.task.trajectory_roll.lspb.total_s = angle_s;
 80050f8:	4932      	ldr	r1, [pc, #200]	; (80051c4 <scara_test_InitDuty+0x25c>)
 80050fa:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80050fe:	e9c1 23be 	strd	r2, r3, [r1, #760]	; 0x2f8
	myDUTY.task.trajectory_roll.lspb.dir = dir_angle;
 8005102:	4a30      	ldr	r2, [pc, #192]	; (80051c4 <scara_test_InitDuty+0x25c>)
 8005104:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8005108:	f882 3298 	strb.w	r3, [r2, #664]	; 0x298
	myDUTY.task.trajectory_roll.lspb.v_design = angle_s/command.time_total;
 800510c:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8005110:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005114:	f7fb fb9a 	bl	800084c <__aeabi_ddiv>
 8005118:	4602      	mov	r2, r0
 800511a:	460b      	mov	r3, r1
 800511c:	4929      	ldr	r1, [pc, #164]	; (80051c4 <scara_test_InitDuty+0x25c>)
 800511e:	e9c1 23b0 	strd	r2, r3, [r1, #704]	; 0x2c0
	myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8005122:	4b28      	ldr	r3, [pc, #160]	; (80051c4 <scara_test_InitDuty+0x25c>)
 8005124:	2202      	movs	r2, #2
 8005126:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
	status = scaraInitLine(&(myDUTY.task.path.line), positionCurrent, target_point);
 800512a:	4c24      	ldr	r4, [pc, #144]	; (80051bc <scara_test_InitDuty+0x254>)
 800512c:	a82e      	add	r0, sp, #184	; 0xb8
 800512e:	463b      	mov	r3, r7
 8005130:	22c0      	movs	r2, #192	; 0xc0
 8005132:	4619      	mov	r1, r3
 8005134:	f010 fd7c 	bl	8015c30 <memcpy>
 8005138:	4668      	mov	r0, sp
 800513a:	f104 0308 	add.w	r3, r4, #8
 800513e:	22b8      	movs	r2, #184	; 0xb8
 8005140:	4619      	mov	r1, r3
 8005142:	f010 fd75 	bl	8015c30 <memcpy>
 8005146:	e894 000c 	ldmia.w	r4, {r2, r3}
 800514a:	481f      	ldr	r0, [pc, #124]	; (80051c8 <scara_test_InitDuty+0x260>)
 800514c:	f001 fb98 	bl	8006880 <scaraInitLine>
 8005150:	4603      	mov	r3, r0
 8005152:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
	total_s = myDUTY.task.path.line.total_s;
 8005156:	4b1b      	ldr	r3, [pc, #108]	; (80051c4 <scara_test_InitDuty+0x25c>)
 8005158:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 800515c:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
	if(status != SCARA_STATUS_OK){
 8005160:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8005164:	2b00      	cmp	r3, #0
 8005166:	d002      	beq.n	800516e <scara_test_InitDuty+0x206>
		return status;
 8005168:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 800516c:	e017      	b.n	800519e <scara_test_InitDuty+0x236>
	}
	status = scaraInitLinear(&(myDUTY.task.trajectory_3d.linear), TRAJECTORY_3D, total_s, DUTY_MODE_INIT_QT, command.time_total);
 800516e:	ed97 7b42 	vldr	d7, [r7, #264]	; 0x108
 8005172:	eeb0 1a47 	vmov.f32	s2, s14
 8005176:	eef0 1a67 	vmov.f32	s3, s15
 800517a:	2203      	movs	r2, #3
 800517c:	ed97 0b30 	vldr	d0, [r7, #192]	; 0xc0
 8005180:	2104      	movs	r1, #4
 8005182:	4812      	ldr	r0, [pc, #72]	; (80051cc <scara_test_InitDuty+0x264>)
 8005184:	f001 fda8 	bl	8006cd8 <scaraInitLinear>
 8005188:	4603      	mov	r3, r0
 800518a:	f887 30ce 	strb.w	r3, [r7, #206]	; 0xce
	if(status != SCARA_STATUS_OK){
 800518e:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <scara_test_InitDuty+0x234>
		return status;
 8005196:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 800519a:	e000      	b.n	800519e <scara_test_InitDuty+0x236>
	}

	return SCARA_STATUS_OK;
 800519c:	2300      	movs	r3, #0
	
}
 800519e:	4618      	mov	r0, r3
 80051a0:	37d8      	adds	r7, #216	; 0xd8
 80051a2:	46bd      	mov	sp, r7
 80051a4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80051a8:	b004      	add	sp, #16
 80051aa:	4770      	bx	lr
 80051ac:	f3af 8000 	nop.w
 80051b0:	60000000 	.word	0x60000000
 80051b4:	400921fb 	.word	0x400921fb
 80051b8:	40668000 	.word	0x40668000
 80051bc:	20005ae8 	.word	0x20005ae8
 80051c0:	40c90fdb 	.word	0x40c90fdb
 80051c4:	20004f28 	.word	0x20004f28
 80051c8:	20004f38 	.word	0x20004f38
 80051cc:	20005190 	.word	0x20005190

080051d0 <scaraInitDuty>:

/* Compute duty corresponding to new command */
SCARA_StatusTypeDef	scaraInitDuty		(DUTY_Command_TypeDef command) {
 80051d0:	b084      	sub	sp, #16
 80051d2:	b5b0      	push	{r4, r5, r7, lr}
 80051d4:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 80051d8:	af90      	add	r7, sp, #576	; 0x240
 80051da:	f507 7ce8 	add.w	ip, r7, #464	; 0x1d0
 80051de:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	SCARA_StatusTypeDef status, status1, status2;

	/*----------- Space Task ------------*/
	if(DUTY_SPACE_TASK == command.space_type) {
 80051e2:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	f040 83af 	bne.w	800594a <scaraInitDuty+0x77a>
		double total_s, angle_s;
		int8_t dir_angle;
		SCARA_PositionTypeDef	target_point;
		// Change Degree --> Radian
		command.target_point.roll = command.target_point.roll*PI/180.0;
 80051ec:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 80051f0:	a3b1      	add	r3, pc, #708	; (adr r3, 80054b8 <scaraInitDuty+0x2e8>)
 80051f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f6:	f7fb f9ff 	bl	80005f8 <__aeabi_dmul>
 80051fa:	4602      	mov	r2, r0
 80051fc:	460b      	mov	r3, r1
 80051fe:	4610      	mov	r0, r2
 8005200:	4619      	mov	r1, r3
 8005202:	f04f 0200 	mov.w	r2, #0
 8005206:	4bae      	ldr	r3, [pc, #696]	; (80054c0 <scaraInitDuty+0x2f0>)
 8005208:	f7fb fb20 	bl	800084c <__aeabi_ddiv>
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	e9c7 2396 	strd	r2, r3, [r7, #600]	; 0x258
		// Coordinate
		if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8005214:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005218:	2b01      	cmp	r3, #1
 800521a:	d130      	bne.n	800527e <scaraInitDuty+0xae>
			target_point.x 		= positionCurrent.x + command.target_point.x;
 800521c:	4ba9      	ldr	r3, [pc, #676]	; (80054c4 <scaraInitDuty+0x2f4>)
 800521e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8005222:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8005226:	f7fb f831 	bl	800028c <__adddf3>
 800522a:	4602      	mov	r2, r0
 800522c:	460b      	mov	r3, r1
 800522e:	4639      	mov	r1, r7
 8005230:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
			target_point.y 		= positionCurrent.y + command.target_point.y;
 8005234:	4ba3      	ldr	r3, [pc, #652]	; (80054c4 <scaraInitDuty+0x2f4>)
 8005236:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800523a:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 800523e:	f7fb f825 	bl	800028c <__adddf3>
 8005242:	4602      	mov	r2, r0
 8005244:	460b      	mov	r3, r1
 8005246:	4639      	mov	r1, r7
 8005248:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
			target_point.z 		= positionCurrent.z + command.target_point.z;
 800524c:	4b9d      	ldr	r3, [pc, #628]	; (80054c4 <scaraInitDuty+0x2f4>)
 800524e:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8005252:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8005256:	f7fb f819 	bl	800028c <__adddf3>
 800525a:	4602      	mov	r2, r0
 800525c:	460b      	mov	r3, r1
 800525e:	4639      	mov	r1, r7
 8005260:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
			target_point.roll	= positionCurrent.roll + command.target_point.roll;
 8005264:	4b97      	ldr	r3, [pc, #604]	; (80054c4 <scaraInitDuty+0x2f4>)
 8005266:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 800526a:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 800526e:	f7fb f80d 	bl	800028c <__adddf3>
 8005272:	4602      	mov	r2, r0
 8005274:	460b      	mov	r3, r1
 8005276:	4639      	mov	r1, r7
 8005278:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 800527c:	e01b      	b.n	80052b6 <scaraInitDuty+0xe6>
		} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 800527e:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005282:	2b00      	cmp	r3, #0
 8005284:	d114      	bne.n	80052b0 <scaraInitDuty+0xe0>
			target_point.x 		= command.target_point.x;
 8005286:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 800528a:	4639      	mov	r1, r7
 800528c:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
			target_point.y 		= command.target_point.y;
 8005290:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 8005294:	4639      	mov	r1, r7
 8005296:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
			target_point.z 		= command.target_point.z;
 800529a:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 800529e:	4639      	mov	r1, r7
 80052a0:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
			target_point.roll	= command.target_point.roll;
 80052a4:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 80052a8:	4639      	mov	r1, r7
 80052aa:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80052ae:	e002      	b.n	80052b6 <scaraInitDuty+0xe6>
		} else {
			return SCARA_STATUS_ERROR_COORDINATE;
 80052b0:	230c      	movs	r3, #12
 80052b2:	f001 bad3 	b.w	800685c <scaraInitDuty+0x168c>
		}

		angle_s = target_point.roll - positionCurrent.roll;
 80052b6:	463b      	mov	r3, r7
 80052b8:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80052bc:	4b81      	ldr	r3, [pc, #516]	; (80054c4 <scaraInitDuty+0x2f4>)
 80052be:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80052c2:	f7fa ffe1 	bl	8000288 <__aeabi_dsub>
 80052c6:	4602      	mov	r2, r0
 80052c8:	460b      	mov	r3, r1
 80052ca:	e9c7 236a 	strd	r2, r3, [r7, #424]	; 0x1a8
		dir_angle = 1;
 80052ce:	2301      	movs	r3, #1
 80052d0:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
		if ( angle_s < 0) {
 80052d4:	f04f 0200 	mov.w	r2, #0
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	; 0x1a8
 80052e0:	f7fb fbfc 	bl	8000adc <__aeabi_dcmplt>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d002      	beq.n	80052f0 <scaraInitDuty+0x120>
			dir_angle = -1;
 80052ea:	23ff      	movs	r3, #255	; 0xff
 80052ec:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
		}
		if ( fabs(angle_s) > PI) {
 80052f0:	f8d7 41a8 	ldr.w	r4, [r7, #424]	; 0x1a8
 80052f4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80052f8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80052fc:	a36e      	add	r3, pc, #440	; (adr r3, 80054b8 <scaraInitDuty+0x2e8>)
 80052fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005302:	4620      	mov	r0, r4
 8005304:	4629      	mov	r1, r5
 8005306:	f7fb fc07 	bl	8000b18 <__aeabi_dcmpgt>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d021      	beq.n	8005354 <scaraInitDuty+0x184>
			dir_angle = -dir_angle;
 8005310:	f897 31a7 	ldrb.w	r3, [r7, #423]	; 0x1a7
 8005314:	425b      	negs	r3, r3
 8005316:	b2db      	uxtb	r3, r3
 8005318:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
			angle_s = (2*PI - fabsf(angle_s))*dir_angle;
 800531c:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	; 0x1a8
 8005320:	f7fb fc62 	bl	8000be8 <__aeabi_d2f>
 8005324:	ee07 0a90 	vmov	s15, r0
 8005328:	eef0 7ae7 	vabs.f32	s15, s15
 800532c:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80054c8 <scaraInitDuty+0x2f8>
 8005330:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005334:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 8005338:	ee07 3a90 	vmov	s15, r3
 800533c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005340:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005344:	ee17 0a90 	vmov	r0, s15
 8005348:	f7fb f8fe 	bl	8000548 <__aeabi_f2d>
 800534c:	4602      	mov	r2, r0
 800534e:	460b      	mov	r3, r1
 8005350:	e9c7 236a 	strd	r2, r3, [r7, #424]	; 0x1a8
		}


		myDUTY.space_type = DUTY_SPACE_TASK;// Change type
 8005354:	4b5d      	ldr	r3, [pc, #372]	; (80054cc <scaraInitDuty+0x2fc>)
 8005356:	2200      	movs	r2, #0
 8005358:	701a      	strb	r2, [r3, #0]
		myDUTY.task.roll_start = positionCurrent.roll;
 800535a:	4b5a      	ldr	r3, [pc, #360]	; (80054c4 <scaraInitDuty+0x2f4>)
 800535c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8005360:	495a      	ldr	r1, [pc, #360]	; (80054cc <scaraInitDuty+0x2fc>)
 8005362:	f501 6182 	add.w	r1, r1, #1040	; 0x410
 8005366:	e9c1 2300 	strd	r2, r3, [r1]
		// 1-Path Planning
			// Straight Line
		if ( DUTY_PATH_LINE == command.path_type ) {
 800536a:	f897 31de 	ldrb.w	r3, [r7, #478]	; 0x1de
 800536e:	2b00      	cmp	r3, #0
 8005370:	d11f      	bne.n	80053b2 <scaraInitDuty+0x1e2>
			myDUTY.task.path.path_type = DUTY_PATH_LINE;
 8005372:	4b56      	ldr	r3, [pc, #344]	; (80054cc <scaraInitDuty+0x2fc>)
 8005374:	2200      	movs	r2, #0
 8005376:	721a      	strb	r2, [r3, #8]
			status = scaraInitLine(&(myDUTY.task.path.line), positionCurrent, target_point);
 8005378:	4c52      	ldr	r4, [pc, #328]	; (80054c4 <scaraInitDuty+0x2f4>)
 800537a:	463a      	mov	r2, r7
 800537c:	ab2e      	add	r3, sp, #184	; 0xb8
 800537e:	4611      	mov	r1, r2
 8005380:	22c0      	movs	r2, #192	; 0xc0
 8005382:	4618      	mov	r0, r3
 8005384:	f010 fc54 	bl	8015c30 <memcpy>
 8005388:	4668      	mov	r0, sp
 800538a:	f104 0308 	add.w	r3, r4, #8
 800538e:	22b8      	movs	r2, #184	; 0xb8
 8005390:	4619      	mov	r1, r3
 8005392:	f010 fc4d 	bl	8015c30 <memcpy>
 8005396:	e894 000c 	ldmia.w	r4, {r2, r3}
 800539a:	484d      	ldr	r0, [pc, #308]	; (80054d0 <scaraInitDuty+0x300>)
 800539c:	f001 fa70 	bl	8006880 <scaraInitLine>
 80053a0:	4603      	mov	r3, r0
 80053a2:	f887 31bf 	strb.w	r3, [r7, #447]	; 0x1bf
			total_s = myDUTY.task.path.line.total_s;
 80053a6:	4b49      	ldr	r3, [pc, #292]	; (80054cc <scaraInitDuty+0x2fc>)
 80053a8:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80053ac:	e9c7 236c 	strd	r2, r3, [r7, #432]	; 0x1b0
 80053b0:	e077      	b.n	80054a2 <scaraInitDuty+0x2d2>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == command.path_type ) {
 80053b2:	f897 31de 	ldrb.w	r3, [r7, #478]	; 0x1de
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d170      	bne.n	800549c <scaraInitDuty+0x2cc>
			SCARA_PositionTypeDef	center_point;
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80053ba:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d127      	bne.n	8005412 <scaraInitDuty+0x242>
				center_point.x 		= positionCurrent.x + command.sub_point.x;
 80053c2:	4b40      	ldr	r3, [pc, #256]	; (80054c4 <scaraInitDuty+0x2f4>)
 80053c4:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80053c8:	e9d7 23c0 	ldrd	r2, r3, [r7, #768]	; 0x300
 80053cc:	f7fa ff5e 	bl	800028c <__adddf3>
 80053d0:	4602      	mov	r2, r0
 80053d2:	460b      	mov	r3, r1
 80053d4:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 80053d8:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
				center_point.y 		= positionCurrent.y + command.sub_point.y;
 80053dc:	4b39      	ldr	r3, [pc, #228]	; (80054c4 <scaraInitDuty+0x2f4>)
 80053de:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80053e2:	e9d7 23c2 	ldrd	r2, r3, [r7, #776]	; 0x308
 80053e6:	f7fa ff51 	bl	800028c <__adddf3>
 80053ea:	4602      	mov	r2, r0
 80053ec:	460b      	mov	r3, r1
 80053ee:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 80053f2:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
				center_point.z 		= positionCurrent.z + command.sub_point.z;
 80053f6:	4b33      	ldr	r3, [pc, #204]	; (80054c4 <scaraInitDuty+0x2f4>)
 80053f8:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80053fc:	e9d7 23c4 	ldrd	r2, r3, [r7, #784]	; 0x310
 8005400:	f7fa ff44 	bl	800028c <__adddf3>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 800540c:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 8005410:	e019      	b.n	8005446 <scaraInitDuty+0x276>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8005412:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005416:	2b00      	cmp	r3, #0
 8005418:	d112      	bne.n	8005440 <scaraInitDuty+0x270>
				center_point.x 		= command.target_point.x;
 800541a:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 800541e:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8005422:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
				center_point.y 		= command.target_point.y;
 8005426:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 800542a:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 800542e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
				center_point.z 		= command.target_point.z;
 8005432:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8005436:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 800543a:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 800543e:	e002      	b.n	8005446 <scaraInitDuty+0x276>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 8005440:	230c      	movs	r3, #12
			return SCARA_STATUS_ERROR_COORDINATE;
 8005442:	f001 ba0b 	b.w	800685c <scaraInitDuty+0x168c>
			}

			myDUTY.task.path.path_type = DUTY_PATH_CIRCLE;
 8005446:	4b21      	ldr	r3, [pc, #132]	; (80054cc <scaraInitDuty+0x2fc>)
 8005448:	2201      	movs	r2, #1
 800544a:	721a      	strb	r2, [r3, #8]
			status = scaraInitCircle(&(myDUTY.task.path.circle),
 800544c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8005450:	4c1c      	ldr	r4, [pc, #112]	; (80054c4 <scaraInitDuty+0x2f4>)
 8005452:	938e      	str	r3, [sp, #568]	; 0x238
 8005454:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8005458:	ab5e      	add	r3, sp, #376	; 0x178
 800545a:	4611      	mov	r1, r2
 800545c:	22c0      	movs	r2, #192	; 0xc0
 800545e:	4618      	mov	r0, r3
 8005460:	f010 fbe6 	bl	8015c30 <memcpy>
 8005464:	463a      	mov	r2, r7
 8005466:	ab2e      	add	r3, sp, #184	; 0xb8
 8005468:	4611      	mov	r1, r2
 800546a:	22c0      	movs	r2, #192	; 0xc0
 800546c:	4618      	mov	r0, r3
 800546e:	f010 fbdf 	bl	8015c30 <memcpy>
 8005472:	4668      	mov	r0, sp
 8005474:	f104 0308 	add.w	r3, r4, #8
 8005478:	22b8      	movs	r2, #184	; 0xb8
 800547a:	4619      	mov	r1, r3
 800547c:	f010 fbd8 	bl	8015c30 <memcpy>
 8005480:	e894 000c 	ldmia.w	r4, {r2, r3}
 8005484:	4813      	ldr	r0, [pc, #76]	; (80054d4 <scaraInitDuty+0x304>)
 8005486:	f001 faaf 	bl	80069e8 <scaraInitCircle>
 800548a:	4603      	mov	r3, r0
 800548c:	f887 31bf 	strb.w	r3, [r7, #447]	; 0x1bf
										positionCurrent,
										target_point,
										center_point,
										command.sub_para_int );
			total_s = myDUTY.task.path.circle.total_s;
 8005490:	4b0e      	ldr	r3, [pc, #56]	; (80054cc <scaraInitDuty+0x2fc>)
 8005492:	e9d3 233a 	ldrd	r2, r3, [r3, #232]	; 0xe8
 8005496:	e9c7 236c 	strd	r2, r3, [r7, #432]	; 0x1b0
 800549a:	e002      	b.n	80054a2 <scaraInitDuty+0x2d2>

		} else {
			return SCARA_STATUS_ERROR_TASK;
 800549c:	2303      	movs	r3, #3
 800549e:	f001 b9dd 	b.w	800685c <scaraInitDuty+0x168c>
		}

		if ( SCARA_STATUS_OK != status) {
 80054a2:	f897 31bf 	ldrb.w	r3, [r7, #447]	; 0x1bf
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d016      	beq.n	80054d8 <scaraInitDuty+0x308>
			return status;
 80054aa:	f897 31bf 	ldrb.w	r3, [r7, #447]	; 0x1bf
 80054ae:	f001 b9d5 	b.w	800685c <scaraInitDuty+0x168c>
 80054b2:	bf00      	nop
 80054b4:	f3af 8000 	nop.w
 80054b8:	60000000 	.word	0x60000000
 80054bc:	400921fb 	.word	0x400921fb
 80054c0:	40668000 	.word	0x40668000
 80054c4:	20005ae8 	.word	0x20005ae8
 80054c8:	40c90fdb 	.word	0x40c90fdb
 80054cc:	20004f28 	.word	0x20004f28
 80054d0:	20004f38 	.word	0x20004f38
 80054d4:	20004fa8 	.word	0x20004fa8
		}

		// 2-Trajectory Planning
			// LSPB
		if ( DUTY_TRAJECTORY_LSPB == command.trajec_type ) {
 80054d8:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f040 80eb 	bne.w	80056b8 <scaraInitDuty+0x4e8>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80054e2:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d155      	bne.n	8005596 <scaraInitDuty+0x3c6>
//				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
//				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
//						 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
//				myDUTY.time_total = command.time_total;

				myDUTY.task.trajectory_3d.lspb.Tf = command.time_total;
 80054ea:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 80054ee:	499a      	ldr	r1, [pc, #616]	; (8005758 <scaraInitDuty+0x588>)
 80054f0:	e9c1 235a 	strd	r2, r3, [r1, #360]	; 0x168
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 80054f4:	4b98      	ldr	r3, [pc, #608]	; (8005758 <scaraInitDuty+0x588>)
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB1(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 80054fc:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005500:	ed97 6b7c 	vldr	d6, [r7, #496]	; 0x1f0
 8005504:	eeb0 2a46 	vmov.f32	s4, s12
 8005508:	eef0 2a66 	vmov.f32	s5, s13
 800550c:	eeb0 1a47 	vmov.f32	s2, s14
 8005510:	eef0 1a67 	vmov.f32	s3, s15
 8005514:	2201      	movs	r2, #1
 8005516:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 800551a:	2104      	movs	r1, #4
 800551c:	488f      	ldr	r0, [pc, #572]	; (800575c <scaraInitDuty+0x58c>)
 800551e:	f001 fc27 	bl	8006d70 <scaraInitLSPB1>
 8005522:	4603      	mov	r3, r0
 8005524:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
										 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.time_total);

				myDUTY.task.trajectory_roll.linear.dir = dir_angle;
 8005528:	4a8b      	ldr	r2, [pc, #556]	; (8005758 <scaraInitDuty+0x588>)
 800552a:	f897 31a7 	ldrb.w	r3, [r7, #423]	; 0x1a7
 800552e:	f882 33e8 	strb.w	r3, [r2, #1000]	; 0x3e8
				myDUTY.task.trajectory_roll.linear.Tf = command.time_total;
 8005532:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 8005536:	4988      	ldr	r1, [pc, #544]	; (8005758 <scaraInitDuty+0x588>)
 8005538:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800553c:	e9c1 2300 	strd	r2, r3, [r1]
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 8005540:	4b85      	ldr	r3, [pc, #532]	; (8005758 <scaraInitDuty+0x588>)
 8005542:	2202      	movs	r2, #2
 8005544:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitLinear(&(myDUTY.task.trajectory_roll.linear), TRAJECTORY_ROLL, angle_s*dir_angle, DUTY_MODE_INIT_QT, command.time_total);
 8005548:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 800554c:	4618      	mov	r0, r3
 800554e:	f7fa ffe9 	bl	8000524 <__aeabi_i2d>
 8005552:	e9d7 236a 	ldrd	r2, r3, [r7, #424]	; 0x1a8
 8005556:	f7fb f84f 	bl	80005f8 <__aeabi_dmul>
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	ec43 2b16 	vmov	d6, r2, r3
 8005562:	ed97 7b7c 	vldr	d7, [r7, #496]	; 0x1f0
 8005566:	eeb0 1a47 	vmov.f32	s2, s14
 800556a:	eef0 1a67 	vmov.f32	s3, s15
 800556e:	2203      	movs	r2, #3
 8005570:	eeb0 0a46 	vmov.f32	s0, s12
 8005574:	eef0 0a66 	vmov.f32	s1, s13
 8005578:	2105      	movs	r1, #5
 800557a:	4879      	ldr	r0, [pc, #484]	; (8005760 <scaraInitDuty+0x590>)
 800557c:	f001 fbac 	bl	8006cd8 <scaraInitLinear>
 8005580:	4603      	mov	r3, r0
 8005582:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
				myDUTY.time_total = command.time_total;
 8005586:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 800558a:	4973      	ldr	r1, [pc, #460]	; (8005758 <scaraInitDuty+0x588>)
 800558c:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8005590:	e9c1 2300 	strd	r2, r3, [r1]
 8005594:	e1c8      	b.n	8005928 <scaraInitDuty+0x758>
			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8005596:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 800559a:	2b00      	cmp	r3, #0
 800559c:	f040 8089 	bne.w	80056b2 <scaraInitDuty+0x4e2>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 80055a0:	4b6d      	ldr	r3, [pc, #436]	; (8005758 <scaraInitDuty+0x588>)
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 80055a8:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 80055ac:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 80055b0:	eeb0 2a46 	vmov.f32	s4, s12
 80055b4:	eef0 2a66 	vmov.f32	s5, s13
 80055b8:	eeb0 1a47 	vmov.f32	s2, s14
 80055bc:	eef0 1a67 	vmov.f32	s3, s15
 80055c0:	2200      	movs	r2, #0
 80055c2:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 80055c6:	2104      	movs	r1, #4
 80055c8:	4864      	ldr	r0, [pc, #400]	; (800575c <scaraInitDuty+0x58c>)
 80055ca:	f001 fe25 	bl	8007218 <scaraInitLSPB>
 80055ce:	4603      	mov	r3, r0
 80055d0:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
						 total_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 80055d4:	4b60      	ldr	r3, [pc, #384]	; (8005758 <scaraInitDuty+0x588>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 80055dc:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 80055e0:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 80055e4:	eeb0 2a46 	vmov.f32	s4, s12
 80055e8:	eef0 2a66 	vmov.f32	s5, s13
 80055ec:	eeb0 1a47 	vmov.f32	s2, s14
 80055f0:	eef0 1a67 	vmov.f32	s3, s15
 80055f4:	2200      	movs	r2, #0
 80055f6:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 80055fa:	2105      	movs	r1, #5
 80055fc:	4859      	ldr	r0, [pc, #356]	; (8005764 <scaraInitDuty+0x594>)
 80055fe:	f001 fe0b 	bl	8007218 <scaraInitLSPB>
 8005602:	4603      	mov	r3, r0
 8005604:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
						 angle_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				// Synchronous time end
				if(myDUTY.task.trajectory_3d.lspb.Tf > myDUTY.task.trajectory_roll.lspb.Tf) {
 8005608:	4b53      	ldr	r3, [pc, #332]	; (8005758 <scaraInitDuty+0x588>)
 800560a:	e9d3 015a 	ldrd	r0, r1, [r3, #360]	; 0x168
 800560e:	4b52      	ldr	r3, [pc, #328]	; (8005758 <scaraInitDuty+0x588>)
 8005610:	e9d3 23ba 	ldrd	r2, r3, [r3, #744]	; 0x2e8
 8005614:	f7fb fa80 	bl	8000b18 <__aeabi_dcmpgt>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d024      	beq.n	8005668 <scaraInitDuty+0x498>
					myDUTY.task.trajectory_roll.lspb.Tf = myDUTY.task.trajectory_3d.lspb.Tf;
 800561e:	4b4e      	ldr	r3, [pc, #312]	; (8005758 <scaraInitDuty+0x588>)
 8005620:	e9d3 235a 	ldrd	r2, r3, [r3, #360]	; 0x168
 8005624:	494c      	ldr	r1, [pc, #304]	; (8005758 <scaraInitDuty+0x588>)
 8005626:	e9c1 23ba 	strd	r2, r3, [r1, #744]	; 0x2e8
					status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 800562a:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 800562e:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005632:	eeb0 2a46 	vmov.f32	s4, s12
 8005636:	eef0 2a66 	vmov.f32	s5, s13
 800563a:	eeb0 1a47 	vmov.f32	s2, s14
 800563e:	eef0 1a67 	vmov.f32	s3, s15
 8005642:	2201      	movs	r2, #1
 8005644:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 8005648:	2105      	movs	r1, #5
 800564a:	4846      	ldr	r0, [pc, #280]	; (8005764 <scaraInitDuty+0x594>)
 800564c:	f001 fde4 	bl	8007218 <scaraInitLSPB>
 8005650:	4603      	mov	r3, r0
 8005652:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
							 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_3d.lspb.Tf;
 8005656:	4b40      	ldr	r3, [pc, #256]	; (8005758 <scaraInitDuty+0x588>)
 8005658:	e9d3 235a 	ldrd	r2, r3, [r3, #360]	; 0x168
 800565c:	493e      	ldr	r1, [pc, #248]	; (8005758 <scaraInitDuty+0x588>)
 800565e:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8005662:	e9c1 2300 	strd	r2, r3, [r1]
 8005666:	e15f      	b.n	8005928 <scaraInitDuty+0x758>
				} else {
					myDUTY.task.trajectory_3d.lspb.Tf = myDUTY.task.trajectory_roll.lspb.Tf;
 8005668:	4b3b      	ldr	r3, [pc, #236]	; (8005758 <scaraInitDuty+0x588>)
 800566a:	e9d3 23ba 	ldrd	r2, r3, [r3, #744]	; 0x2e8
 800566e:	493a      	ldr	r1, [pc, #232]	; (8005758 <scaraInitDuty+0x588>)
 8005670:	e9c1 235a 	strd	r2, r3, [r1, #360]	; 0x168
					status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8005674:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005678:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 800567c:	eeb0 2a46 	vmov.f32	s4, s12
 8005680:	eef0 2a66 	vmov.f32	s5, s13
 8005684:	eeb0 1a47 	vmov.f32	s2, s14
 8005688:	eef0 1a67 	vmov.f32	s3, s15
 800568c:	2201      	movs	r2, #1
 800568e:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 8005692:	2104      	movs	r1, #4
 8005694:	4831      	ldr	r0, [pc, #196]	; (800575c <scaraInitDuty+0x58c>)
 8005696:	f001 fdbf 	bl	8007218 <scaraInitLSPB>
 800569a:	4603      	mov	r3, r0
 800569c:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
							 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_roll.lspb.Tf;
 80056a0:	4b2d      	ldr	r3, [pc, #180]	; (8005758 <scaraInitDuty+0x588>)
 80056a2:	e9d3 23ba 	ldrd	r2, r3, [r3, #744]	; 0x2e8
 80056a6:	492c      	ldr	r1, [pc, #176]	; (8005758 <scaraInitDuty+0x588>)
 80056a8:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 80056ac:	e9c1 2300 	strd	r2, r3, [r1]
 80056b0:	e13a      	b.n	8005928 <scaraInitDuty+0x758>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT ;
 80056b2:	2308      	movs	r3, #8
 80056b4:	f001 b8d2 	b.w	800685c <scaraInitDuty+0x168c>
			}
			// SCURVE
		} else if 	( DUTY_TRAJECTORY_SCURVE == command.trajec_type ){
 80056b8:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 80056bc:	2b01      	cmp	r3, #1
 80056be:	f040 80e8 	bne.w	8005892 <scaraInitDuty+0x6c2>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80056c2:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d152      	bne.n	8005770 <scaraInitDuty+0x5a0>
				myDUTY.task.trajectory_3d.scurve.Tf = command.time_total;
 80056ca:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 80056ce:	4922      	ldr	r1, [pc, #136]	; (8005758 <scaraInitDuty+0x588>)
 80056d0:	e9c1 237e 	strd	r2, r3, [r1, #504]	; 0x1f8
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80056d4:	4b20      	ldr	r3, [pc, #128]	; (8005758 <scaraInitDuty+0x588>)
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 80056dc:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 80056e0:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 80056e4:	eeb0 2a46 	vmov.f32	s4, s12
 80056e8:	eef0 2a66 	vmov.f32	s5, s13
 80056ec:	eeb0 1a47 	vmov.f32	s2, s14
 80056f0:	eef0 1a67 	vmov.f32	s3, s15
 80056f4:	2201      	movs	r2, #1
 80056f6:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 80056fa:	2104      	movs	r1, #4
 80056fc:	481a      	ldr	r0, [pc, #104]	; (8005768 <scaraInitDuty+0x598>)
 80056fe:	f002 f95f 	bl	80079c0 <scaraInitScurve>
 8005702:	4603      	mov	r3, r0
 8005704:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
						 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);

				myDUTY.task.trajectory_roll.scurve.Tf = command.time_total;
 8005708:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 800570c:	4912      	ldr	r1, [pc, #72]	; (8005758 <scaraInitDuty+0x588>)
 800570e:	e9c1 23de 	strd	r2, r3, [r1, #888]	; 0x378
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8005712:	4b11      	ldr	r3, [pc, #68]	; (8005758 <scaraInitDuty+0x588>)
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 800571a:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 800571e:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005722:	eeb0 2a46 	vmov.f32	s4, s12
 8005726:	eef0 2a66 	vmov.f32	s5, s13
 800572a:	eeb0 1a47 	vmov.f32	s2, s14
 800572e:	eef0 1a67 	vmov.f32	s3, s15
 8005732:	2201      	movs	r2, #1
 8005734:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 8005738:	2105      	movs	r1, #5
 800573a:	480c      	ldr	r0, [pc, #48]	; (800576c <scaraInitDuty+0x59c>)
 800573c:	f002 f940 	bl	80079c0 <scaraInitScurve>
 8005740:	4603      	mov	r3, r0
 8005742:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
						 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
				myDUTY.time_total = command.time_total;
 8005746:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 800574a:	4903      	ldr	r1, [pc, #12]	; (8005758 <scaraInitDuty+0x588>)
 800574c:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8005750:	e9c1 2300 	strd	r2, r3, [r1]
 8005754:	e0e8      	b.n	8005928 <scaraInitDuty+0x758>
 8005756:	bf00      	nop
 8005758:	20004f28 	.word	0x20004f28
 800575c:	20005040 	.word	0x20005040
 8005760:	20005310 	.word	0x20005310
 8005764:	200051c0 	.word	0x200051c0
 8005768:	200050c0 	.word	0x200050c0
 800576c:	20005240 	.word	0x20005240

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8005770:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005774:	2b00      	cmp	r3, #0
 8005776:	f040 8089 	bne.w	800588c <scaraInitDuty+0x6bc>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 800577a:	4bbd      	ldr	r3, [pc, #756]	; (8005a70 <scaraInitDuty+0x8a0>)
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8005782:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005786:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 800578a:	eeb0 2a46 	vmov.f32	s4, s12
 800578e:	eef0 2a66 	vmov.f32	s5, s13
 8005792:	eeb0 1a47 	vmov.f32	s2, s14
 8005796:	eef0 1a67 	vmov.f32	s3, s15
 800579a:	2200      	movs	r2, #0
 800579c:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 80057a0:	2104      	movs	r1, #4
 80057a2:	48b4      	ldr	r0, [pc, #720]	; (8005a74 <scaraInitDuty+0x8a4>)
 80057a4:	f002 f90c 	bl	80079c0 <scaraInitScurve>
 80057a8:	4603      	mov	r3, r0
 80057aa:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
						 total_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80057ae:	4bb0      	ldr	r3, [pc, #704]	; (8005a70 <scaraInitDuty+0x8a0>)
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 80057b6:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 80057ba:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 80057be:	eeb0 2a46 	vmov.f32	s4, s12
 80057c2:	eef0 2a66 	vmov.f32	s5, s13
 80057c6:	eeb0 1a47 	vmov.f32	s2, s14
 80057ca:	eef0 1a67 	vmov.f32	s3, s15
 80057ce:	2200      	movs	r2, #0
 80057d0:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 80057d4:	2105      	movs	r1, #5
 80057d6:	48a8      	ldr	r0, [pc, #672]	; (8005a78 <scaraInitDuty+0x8a8>)
 80057d8:	f002 f8f2 	bl	80079c0 <scaraInitScurve>
 80057dc:	4603      	mov	r3, r0
 80057de:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
						 angle_s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
				// synchronous time end
				if(myDUTY.task.trajectory_3d.scurve.Tf > myDUTY.task.trajectory_roll.scurve.Tf) {
 80057e2:	4ba3      	ldr	r3, [pc, #652]	; (8005a70 <scaraInitDuty+0x8a0>)
 80057e4:	e9d3 017e 	ldrd	r0, r1, [r3, #504]	; 0x1f8
 80057e8:	4ba1      	ldr	r3, [pc, #644]	; (8005a70 <scaraInitDuty+0x8a0>)
 80057ea:	e9d3 23de 	ldrd	r2, r3, [r3, #888]	; 0x378
 80057ee:	f7fb f993 	bl	8000b18 <__aeabi_dcmpgt>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d024      	beq.n	8005842 <scaraInitDuty+0x672>
					myDUTY.task.trajectory_roll.scurve.Tf = myDUTY.task.trajectory_3d.scurve.Tf;
 80057f8:	4b9d      	ldr	r3, [pc, #628]	; (8005a70 <scaraInitDuty+0x8a0>)
 80057fa:	e9d3 237e 	ldrd	r2, r3, [r3, #504]	; 0x1f8
 80057fe:	499c      	ldr	r1, [pc, #624]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005800:	e9c1 23de 	strd	r2, r3, [r1, #888]	; 0x378
					status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8005804:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005808:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 800580c:	eeb0 2a46 	vmov.f32	s4, s12
 8005810:	eef0 2a66 	vmov.f32	s5, s13
 8005814:	eeb0 1a47 	vmov.f32	s2, s14
 8005818:	eef0 1a67 	vmov.f32	s3, s15
 800581c:	2201      	movs	r2, #1
 800581e:	ed97 0b6a 	vldr	d0, [r7, #424]	; 0x1a8
 8005822:	2105      	movs	r1, #5
 8005824:	4894      	ldr	r0, [pc, #592]	; (8005a78 <scaraInitDuty+0x8a8>)
 8005826:	f002 f8cb 	bl	80079c0 <scaraInitScurve>
 800582a:	4603      	mov	r3, r0
 800582c:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
							 angle_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_3d.scurve.Tf;
 8005830:	4b8f      	ldr	r3, [pc, #572]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005832:	e9d3 237e 	ldrd	r2, r3, [r3, #504]	; 0x1f8
 8005836:	498e      	ldr	r1, [pc, #568]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005838:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 800583c:	e9c1 2300 	strd	r2, r3, [r1]
 8005840:	e072      	b.n	8005928 <scaraInitDuty+0x758>
				} else {
					myDUTY.task.trajectory_3d.scurve.Tf = myDUTY.task.trajectory_roll.scurve.Tf;
 8005842:	4b8b      	ldr	r3, [pc, #556]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005844:	e9d3 23de 	ldrd	r2, r3, [r3, #888]	; 0x378
 8005848:	4989      	ldr	r1, [pc, #548]	; (8005a70 <scaraInitDuty+0x8a0>)
 800584a:	e9c1 237e 	strd	r2, r3, [r1, #504]	; 0x1f8
					status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 800584e:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005852:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005856:	eeb0 2a46 	vmov.f32	s4, s12
 800585a:	eef0 2a66 	vmov.f32	s5, s13
 800585e:	eeb0 1a47 	vmov.f32	s2, s14
 8005862:	eef0 1a67 	vmov.f32	s3, s15
 8005866:	2201      	movs	r2, #1
 8005868:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 800586c:	2104      	movs	r1, #4
 800586e:	4881      	ldr	r0, [pc, #516]	; (8005a74 <scaraInitDuty+0x8a4>)
 8005870:	f002 f8a6 	bl	80079c0 <scaraInitScurve>
 8005874:	4603      	mov	r3, r0
 8005876:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
							 total_s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					myDUTY.time_total = myDUTY.task.trajectory_roll.scurve.Tf;
 800587a:	4b7d      	ldr	r3, [pc, #500]	; (8005a70 <scaraInitDuty+0x8a0>)
 800587c:	e9d3 23de 	ldrd	r2, r3, [r3, #888]	; 0x378
 8005880:	497b      	ldr	r1, [pc, #492]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005882:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8005886:	e9c1 2300 	strd	r2, r3, [r1]
 800588a:	e04d      	b.n	8005928 <scaraInitDuty+0x758>
				}
			}else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 800588c:	2308      	movs	r3, #8
 800588e:	f000 bfe5 	b.w	800685c <scaraInitDuty+0x168c>
			}
		}else if(DUTY_TRAJECTORY_LINEAR == command.trajec_type){
 8005892:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8005896:	2b02      	cmp	r3, #2
 8005898:	d143      	bne.n	8005922 <scaraInitDuty+0x752>
			myDUTY.time_total = command.time_total;
 800589a:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 800589e:	4974      	ldr	r1, [pc, #464]	; (8005a70 <scaraInitDuty+0x8a0>)
 80058a0:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 80058a4:	e9c1 2300 	strd	r2, r3, [r1]
			myDUTY.task.trajectory_roll.linear.dir = dir_angle;
 80058a8:	4a71      	ldr	r2, [pc, #452]	; (8005a70 <scaraInitDuty+0x8a0>)
 80058aa:	f897 31a7 	ldrb.w	r3, [r7, #423]	; 0x1a7
 80058ae:	f882 33e8 	strb.w	r3, [r2, #1000]	; 0x3e8
			myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 80058b2:	4b6f      	ldr	r3, [pc, #444]	; (8005a70 <scaraInitDuty+0x8a0>)
 80058b4:	2202      	movs	r2, #2
 80058b6:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
			myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LINEAR;
 80058ba:	4b6d      	ldr	r3, [pc, #436]	; (8005a70 <scaraInitDuty+0x8a0>)
 80058bc:	2202      	movs	r2, #2
 80058be:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			status1 = scaraInitLinear(&(myDUTY.task.trajectory_3d.linear), TRAJECTORY_3D, total_s, DUTY_MODE_INIT_QT, command.time_total);
 80058c2:	ed97 7b7c 	vldr	d7, [r7, #496]	; 0x1f0
 80058c6:	eeb0 1a47 	vmov.f32	s2, s14
 80058ca:	eef0 1a67 	vmov.f32	s3, s15
 80058ce:	2203      	movs	r2, #3
 80058d0:	ed97 0b6c 	vldr	d0, [r7, #432]	; 0x1b0
 80058d4:	2104      	movs	r1, #4
 80058d6:	4869      	ldr	r0, [pc, #420]	; (8005a7c <scaraInitDuty+0x8ac>)
 80058d8:	f001 f9fe 	bl	8006cd8 <scaraInitLinear>
 80058dc:	4603      	mov	r3, r0
 80058de:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
			status2 = scaraInitLinear(&(myDUTY.task.trajectory_roll.linear), TRAJECTORY_ROLL, angle_s*dir_angle, DUTY_MODE_INIT_QT, command.time_total);
 80058e2:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fa fe1c 	bl	8000524 <__aeabi_i2d>
 80058ec:	e9d7 236a 	ldrd	r2, r3, [r7, #424]	; 0x1a8
 80058f0:	f7fa fe82 	bl	80005f8 <__aeabi_dmul>
 80058f4:	4602      	mov	r2, r0
 80058f6:	460b      	mov	r3, r1
 80058f8:	ec43 2b16 	vmov	d6, r2, r3
 80058fc:	ed97 7b7c 	vldr	d7, [r7, #496]	; 0x1f0
 8005900:	eeb0 1a47 	vmov.f32	s2, s14
 8005904:	eef0 1a67 	vmov.f32	s3, s15
 8005908:	2203      	movs	r2, #3
 800590a:	eeb0 0a46 	vmov.f32	s0, s12
 800590e:	eef0 0a66 	vmov.f32	s1, s13
 8005912:	2105      	movs	r1, #5
 8005914:	485a      	ldr	r0, [pc, #360]	; (8005a80 <scaraInitDuty+0x8b0>)
 8005916:	f001 f9df 	bl	8006cd8 <scaraInitLinear>
 800591a:	4603      	mov	r3, r0
 800591c:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
 8005920:	e002      	b.n	8005928 <scaraInitDuty+0x758>
		}else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8005922:	2305      	movs	r3, #5
 8005924:	f000 bf9a 	b.w	800685c <scaraInitDuty+0x168c>
		}
		// Check Init Status
		if ( SCARA_STATUS_OK != status1) {
 8005928:	f897 31be 	ldrb.w	r3, [r7, #446]	; 0x1be
 800592c:	2b00      	cmp	r3, #0
 800592e:	d003      	beq.n	8005938 <scaraInitDuty+0x768>
			return status1;
 8005930:	f897 31be 	ldrb.w	r3, [r7, #446]	; 0x1be
 8005934:	f000 bf92 	b.w	800685c <scaraInitDuty+0x168c>
		}
		if ( SCARA_STATUS_OK != status2) {
 8005938:	f897 31bd 	ldrb.w	r3, [r7, #445]	; 0x1bd
 800593c:	2b00      	cmp	r3, #0
 800593e:	f000 875f 	beq.w	8006800 <scaraInitDuty+0x1630>
			return status2;
 8005942:	f897 31bd 	ldrb.w	r3, [r7, #445]	; 0x1bd
 8005946:	f000 bf89 	b.w	800685c <scaraInitDuty+0x168c>
		}


	
	} else if (DUTY_SPACE_JOINT == command.space_type) {
 800594a:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 800594e:	2b01      	cmp	r3, #1
 8005950:	f040 8754 	bne.w	80067fc <scaraInitDuty+0x162c>
		/*----------- Space Joint ------------*/
		myDUTY.space_type = DUTY_SPACE_JOINT;// Change type
 8005954:	4b46      	ldr	r3, [pc, #280]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005956:	2201      	movs	r2, #1
 8005958:	701a      	strb	r2, [r3, #0]
		myDUTY.joint.theta1_start	 = positionCurrent.Theta1;
 800595a:	4b4a      	ldr	r3, [pc, #296]	; (8005a84 <scaraInitDuty+0x8b4>)
 800595c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8005960:	4943      	ldr	r1, [pc, #268]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005962:	f601 2118 	addw	r1, r1, #2584	; 0xa18
 8005966:	e9c1 2300 	strd	r2, r3, [r1]
		myDUTY.joint.theta2_start	 = positionCurrent.Theta2;
 800596a:	4b46      	ldr	r3, [pc, #280]	; (8005a84 <scaraInitDuty+0x8b4>)
 800596c:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8005970:	493f      	ldr	r1, [pc, #252]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005972:	f501 6122 	add.w	r1, r1, #2592	; 0xa20
 8005976:	e9c1 2300 	strd	r2, r3, [r1]
		myDUTY.joint.d3_start		 = positionCurrent.D3;
 800597a:	4b42      	ldr	r3, [pc, #264]	; (8005a84 <scaraInitDuty+0x8b4>)
 800597c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8005980:	493b      	ldr	r1, [pc, #236]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005982:	f601 2128 	addw	r1, r1, #2600	; 0xa28
 8005986:	e9c1 2300 	strd	r2, r3, [r1]
		myDUTY.joint.theta4_start 	 = positionCurrent.Theta4;
 800598a:	4b3e      	ldr	r3, [pc, #248]	; (8005a84 <scaraInitDuty+0x8b4>)
 800598c:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 8005990:	4937      	ldr	r1, [pc, #220]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005992:	f501 6123 	add.w	r1, r1, #2608	; 0xa30
 8005996:	e9c1 2300 	strd	r2, r3, [r1]

		//-----Joint Single
		if ( DUTY_JOINT_SINGLE == command.joint_type) {
 800599a:	f897 31df 	ldrb.w	r3, [r7, #479]	; 0x1df
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f040 83d6 	bne.w	8006150 <scaraInitDuty+0xf80>
			// Trajectory 1 profile
			double s, abs_position;
			switch(command.sub_para_int) {
 80059a4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80059a8:	2b03      	cmp	r3, #3
 80059aa:	f200 8146 	bhi.w	8005c3a <scaraInitDuty+0xa6a>
 80059ae:	a201      	add	r2, pc, #4	; (adr r2, 80059b4 <scaraInitDuty+0x7e4>)
 80059b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b4:	080059c5 	.word	0x080059c5
 80059b8:	08005a8d 	.word	0x08005a8d
 80059bc:	08005b2b 	.word	0x08005b2b
 80059c0:	08005b9f 	.word	0x08005b9f
			case 0:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 80059c4:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 80059c8:	a327      	add	r3, pc, #156	; (adr r3, 8005a68 <scaraInitDuty+0x898>)
 80059ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ce:	f7fa fe13 	bl	80005f8 <__aeabi_dmul>
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4610      	mov	r0, r2
 80059d8:	4619      	mov	r1, r3
 80059da:	f04f 0200 	mov.w	r2, #0
 80059de:	4b2a      	ldr	r3, [pc, #168]	; (8005a88 <scaraInitDuty+0x8b8>)
 80059e0:	f7fa ff34 	bl	800084c <__aeabi_ddiv>
 80059e4:	4602      	mov	r2, r0
 80059e6:	460b      	mov	r3, r1
 80059e8:	e9c7 237a 	strd	r2, r3, [r7, #488]	; 0x1e8
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80059ec:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d111      	bne.n	8005a18 <scaraInitDuty+0x848>
					abs_position = myDUTY.joint.theta1_start + command.sub_para_double;
 80059f4:	4b1e      	ldr	r3, [pc, #120]	; (8005a70 <scaraInitDuty+0x8a0>)
 80059f6:	f603 2318 	addw	r3, r3, #2584	; 0xa18
 80059fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80059fe:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005a02:	f7fa fc43 	bl	800028c <__adddf3>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
					s			 = command.sub_para_double;
 8005a0e:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005a12:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
 8005a16:	e018      	b.n	8005a4a <scaraInitDuty+0x87a>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8005a18:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d111      	bne.n	8005a44 <scaraInitDuty+0x874>
					abs_position = command.sub_para_double;
 8005a20:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005a24:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
					s			 = command.sub_para_double - myDUTY.joint.theta1_start;
 8005a28:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8005a2c:	4b10      	ldr	r3, [pc, #64]	; (8005a70 <scaraInitDuty+0x8a0>)
 8005a2e:	f603 2318 	addw	r3, r3, #2584	; 0xa18
 8005a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a36:	f7fa fc27 	bl	8000288 <__aeabi_dsub>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
 8005a42:	e002      	b.n	8005a4a <scaraInitDuty+0x87a>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8005a44:	230c      	movs	r3, #12
 8005a46:	f000 bf09 	b.w	800685c <scaraInitDuty+0x168c>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J0, abs_position)) {
 8005a4a:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 8005a4e:	2000      	movs	r0, #0
 8005a50:	f004 faba 	bl	8009fc8 <scaraCheckWorkSpace1>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 80f2 	beq.w	8005c40 <scaraInitDuty+0xa70>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8005a5c:	2307      	movs	r3, #7
 8005a5e:	f000 befd 	b.w	800685c <scaraInitDuty+0x168c>
 8005a62:	bf00      	nop
 8005a64:	f3af 8000 	nop.w
 8005a68:	60000000 	.word	0x60000000
 8005a6c:	400921fb 	.word	0x400921fb
 8005a70:	20004f28 	.word	0x20004f28
 8005a74:	200050c0 	.word	0x200050c0
 8005a78:	20005240 	.word	0x20005240
 8005a7c:	20005190 	.word	0x20005190
 8005a80:	20005310 	.word	0x20005310
 8005a84:	20005ae8 	.word	0x20005ae8
 8005a88:	40668000 	.word	0x40668000
				}
				break;
			case 1:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8005a8c:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8005a90:	a3bf      	add	r3, pc, #764	; (adr r3, 8005d90 <scaraInitDuty+0xbc0>)
 8005a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a96:	f7fa fdaf 	bl	80005f8 <__aeabi_dmul>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	4610      	mov	r0, r2
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	f04f 0200 	mov.w	r2, #0
 8005aa6:	4bbe      	ldr	r3, [pc, #760]	; (8005da0 <scaraInitDuty+0xbd0>)
 8005aa8:	f7fa fed0 	bl	800084c <__aeabi_ddiv>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	e9c7 237a 	strd	r2, r3, [r7, #488]	; 0x1e8
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8005ab4:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d111      	bne.n	8005ae0 <scaraInitDuty+0x910>
					abs_position = myDUTY.joint.theta2_start + command.sub_para_double;
 8005abc:	4bb9      	ldr	r3, [pc, #740]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005abe:	f503 6322 	add.w	r3, r3, #2592	; 0xa20
 8005ac2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005ac6:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005aca:	f7fa fbdf 	bl	800028c <__adddf3>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
					s			 = command.sub_para_double;
 8005ad6:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005ada:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
 8005ade:	e018      	b.n	8005b12 <scaraInitDuty+0x942>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8005ae0:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d111      	bne.n	8005b0c <scaraInitDuty+0x93c>
					abs_position = command.sub_para_double;
 8005ae8:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005aec:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
					s			 = command.sub_para_double - myDUTY.joint.theta2_start;
 8005af0:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8005af4:	4bab      	ldr	r3, [pc, #684]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005af6:	f503 6322 	add.w	r3, r3, #2592	; 0xa20
 8005afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afe:	f7fa fbc3 	bl	8000288 <__aeabi_dsub>
 8005b02:	4602      	mov	r2, r0
 8005b04:	460b      	mov	r3, r1
 8005b06:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
 8005b0a:	e002      	b.n	8005b12 <scaraInitDuty+0x942>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8005b0c:	230c      	movs	r3, #12
 8005b0e:	f000 bea5 	b.w	800685c <scaraInitDuty+0x168c>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J1, abs_position)) {
 8005b12:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 8005b16:	2001      	movs	r0, #1
 8005b18:	f004 fa56 	bl	8009fc8 <scaraCheckWorkSpace1>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	f000 8090 	beq.w	8005c44 <scaraInitDuty+0xa74>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8005b24:	2307      	movs	r3, #7
 8005b26:	f000 be99 	b.w	800685c <scaraInitDuty+0x168c>
				}
				break;
			case 2:
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8005b2a:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d111      	bne.n	8005b56 <scaraInitDuty+0x986>
					abs_position = myDUTY.joint.d3_start + command.sub_para_double;
 8005b32:	4b9c      	ldr	r3, [pc, #624]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005b34:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 8005b38:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005b3c:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005b40:	f7fa fba4 	bl	800028c <__adddf3>
 8005b44:	4602      	mov	r2, r0
 8005b46:	460b      	mov	r3, r1
 8005b48:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
					s			 = command.sub_para_double;
 8005b4c:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005b50:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
 8005b54:	e018      	b.n	8005b88 <scaraInitDuty+0x9b8>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8005b56:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d111      	bne.n	8005b82 <scaraInitDuty+0x9b2>
					abs_position = command.sub_para_double;
 8005b5e:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005b62:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
					s			 = command.sub_para_double - myDUTY.joint.d3_start;
 8005b66:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8005b6a:	4b8e      	ldr	r3, [pc, #568]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005b6c:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 8005b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b74:	f7fa fb88 	bl	8000288 <__aeabi_dsub>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
 8005b80:	e002      	b.n	8005b88 <scaraInitDuty+0x9b8>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8005b82:	230c      	movs	r3, #12
 8005b84:	f000 be6a 	b.w	800685c <scaraInitDuty+0x168c>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J2, abs_position)) {
 8005b88:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 8005b8c:	2002      	movs	r0, #2
 8005b8e:	f004 fa1b 	bl	8009fc8 <scaraCheckWorkSpace1>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d057      	beq.n	8005c48 <scaraInitDuty+0xa78>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8005b98:	2307      	movs	r3, #7
 8005b9a:	f000 be5f 	b.w	800685c <scaraInitDuty+0x168c>
				}
				break;
			case 3:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8005b9e:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8005ba2:	a37b      	add	r3, pc, #492	; (adr r3, 8005d90 <scaraInitDuty+0xbc0>)
 8005ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba8:	f7fa fd26 	bl	80005f8 <__aeabi_dmul>
 8005bac:	4602      	mov	r2, r0
 8005bae:	460b      	mov	r3, r1
 8005bb0:	4610      	mov	r0, r2
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	4b79      	ldr	r3, [pc, #484]	; (8005da0 <scaraInitDuty+0xbd0>)
 8005bba:	f7fa fe47 	bl	800084c <__aeabi_ddiv>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	e9c7 237a 	strd	r2, r3, [r7, #488]	; 0x1e8
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8005bc6:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d111      	bne.n	8005bf2 <scaraInitDuty+0xa22>
					abs_position = myDUTY.joint.theta4_start + command.sub_para_double;
 8005bce:	4b75      	ldr	r3, [pc, #468]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005bd0:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 8005bd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005bd8:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005bdc:	f7fa fb56 	bl	800028c <__adddf3>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
					s			 = command.sub_para_double;
 8005be8:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005bec:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
 8005bf0:	e018      	b.n	8005c24 <scaraInitDuty+0xa54>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8005bf2:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d111      	bne.n	8005c1e <scaraInitDuty+0xa4e>
					abs_position = command.sub_para_double;
 8005bfa:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	; 0x1e8
 8005bfe:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
					s			 = command.sub_para_double - myDUTY.joint.theta4_start;
 8005c02:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8005c06:	4b67      	ldr	r3, [pc, #412]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005c08:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 8005c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c10:	f7fa fb3a 	bl	8000288 <__aeabi_dsub>
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
 8005c1c:	e002      	b.n	8005c24 <scaraInitDuty+0xa54>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8005c1e:	230c      	movs	r3, #12
 8005c20:	f000 be1c 	b.w	800685c <scaraInitDuty+0x168c>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J3, abs_position)) {
 8005c24:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 8005c28:	2003      	movs	r0, #3
 8005c2a:	f004 f9cd 	bl	8009fc8 <scaraCheckWorkSpace1>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00b      	beq.n	8005c4c <scaraInitDuty+0xa7c>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8005c34:	2307      	movs	r3, #7
 8005c36:	f000 be11 	b.w	800685c <scaraInitDuty+0x168c>
				}
				break;
			default:
				return SCARA_STATUS_ERROR_JOINT_NUM;
 8005c3a:	230b      	movs	r3, #11
 8005c3c:	f000 be0e 	b.w	800685c <scaraInitDuty+0x168c>
				break;
 8005c40:	bf00      	nop
 8005c42:	e004      	b.n	8005c4e <scaraInitDuty+0xa7e>
				break;
 8005c44:	bf00      	nop
 8005c46:	e002      	b.n	8005c4e <scaraInitDuty+0xa7e>
				break;
 8005c48:	bf00      	nop
 8005c4a:	e000      	b.n	8005c4e <scaraInitDuty+0xa7e>
				break;
 8005c4c:	bf00      	nop
			}

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 8005c4e:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f040 8136 	bne.w	8005ec4 <scaraInitDuty+0xcf4>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8005c58:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	f040 80a5 	bne.w	8005dac <scaraInitDuty+0xbdc>
					for ( uint8_t i = 0; i < 4; i++) {
 8005c62:	2300      	movs	r3, #0
 8005c64:	f887 318f 	strb.w	r3, [r7, #399]	; 0x18f
 8005c68:	e08c      	b.n	8005d84 <scaraInitDuty+0xbb4>
						if ( i == command.sub_para_int) {
 8005c6a:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 8005c6e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d13d      	bne.n	8005cf2 <scaraInitDuty+0xb22>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8005c76:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 8005c7a:	494a      	ldr	r1, [pc, #296]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	005b      	lsls	r3, r3, #1
 8005c80:	4413      	add	r3, r2
 8005c82:	01db      	lsls	r3, r3, #7
 8005c84:	440b      	add	r3, r1
 8005c86:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8005c8e:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 8005c92:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8005c96:	4c43      	ldr	r4, [pc, #268]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005c98:	4613      	mov	r3, r2
 8005c9a:	005b      	lsls	r3, r3, #1
 8005c9c:	4413      	add	r3, r2
 8005c9e:	01db      	lsls	r3, r3, #7
 8005ca0:	4423      	add	r3, r4
 8005ca2:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8005ca6:	e9c3 0100 	strd	r0, r1, [r3]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8005caa:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 8005cae:	4613      	mov	r3, r2
 8005cb0:	005b      	lsls	r3, r3, #1
 8005cb2:	4413      	add	r3, r2
 8005cb4:	01db      	lsls	r3, r3, #7
 8005cb6:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8005cba:	4a3a      	ldr	r2, [pc, #232]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005cbc:	1898      	adds	r0, r3, r2
 8005cbe:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 8005cc2:	4a39      	ldr	r2, [pc, #228]	; (8005da8 <scaraInitDuty+0xbd8>)
 8005cc4:	5cd3      	ldrb	r3, [r2, r3]
 8005cc6:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005cca:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005cce:	eeb0 2a46 	vmov.f32	s4, s12
 8005cd2:	eef0 2a66 	vmov.f32	s5, s13
 8005cd6:	eeb0 1a47 	vmov.f32	s2, s14
 8005cda:	eef0 1a67 	vmov.f32	s3, s15
 8005cde:	2201      	movs	r2, #1
 8005ce0:	ed97 0b66 	vldr	d0, [r7, #408]	; 0x198
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	f001 fa97 	bl	8007218 <scaraInitLSPB>
 8005cea:	4603      	mov	r3, r0
 8005cec:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
 8005cf0:	e03c      	b.n	8005d6c <scaraInitDuty+0xb9c>
											s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8005cf2:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 8005cf6:	492b      	ldr	r1, [pc, #172]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	005b      	lsls	r3, r3, #1
 8005cfc:	4413      	add	r3, r2
 8005cfe:	01db      	lsls	r3, r3, #7
 8005d00:	440b      	add	r3, r1
 8005d02:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8005d06:	2200      	movs	r2, #0
 8005d08:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8005d0a:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 8005d0e:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8005d12:	4c24      	ldr	r4, [pc, #144]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005d14:	4613      	mov	r3, r2
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	4413      	add	r3, r2
 8005d1a:	01db      	lsls	r3, r3, #7
 8005d1c:	4423      	add	r3, r4
 8005d1e:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8005d22:	e9c3 0100 	strd	r0, r1, [r3]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8005d26:	f897 218f 	ldrb.w	r2, [r7, #399]	; 0x18f
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	4413      	add	r3, r2
 8005d30:	01db      	lsls	r3, r3, #7
 8005d32:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8005d36:	4a1b      	ldr	r2, [pc, #108]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005d38:	1898      	adds	r0, r3, r2
 8005d3a:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 8005d3e:	4a1a      	ldr	r2, [pc, #104]	; (8005da8 <scaraInitDuty+0xbd8>)
 8005d40:	5cd3      	ldrb	r3, [r2, r3]
 8005d42:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005d46:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005d4a:	eeb0 2a46 	vmov.f32	s4, s12
 8005d4e:	eef0 2a66 	vmov.f32	s5, s13
 8005d52:	eeb0 1a47 	vmov.f32	s2, s14
 8005d56:	eef0 1a67 	vmov.f32	s3, s15
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8005d98 <scaraInitDuty+0xbc8>
 8005d60:	4619      	mov	r1, r3
 8005d62:	f001 fa59 	bl	8007218 <scaraInitLSPB>
 8005d66:	4603      	mov	r3, r0
 8005d68:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
											0, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
						}
						myDUTY.time_total = command.time_total;
 8005d6c:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 8005d70:	490c      	ldr	r1, [pc, #48]	; (8005da4 <scaraInitDuty+0xbd4>)
 8005d72:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8005d76:	e9c1 2300 	strd	r2, r3, [r1]
					for ( uint8_t i = 0; i < 4; i++) {
 8005d7a:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 8005d7e:	3301      	adds	r3, #1
 8005d80:	f887 318f 	strb.w	r3, [r7, #399]	; 0x18f
 8005d84:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 8005d88:	2b03      	cmp	r3, #3
 8005d8a:	f67f af6e 	bls.w	8005c6a <scaraInitDuty+0xa9a>
 8005d8e:	e1c7      	b.n	8006120 <scaraInitDuty+0xf50>
 8005d90:	60000000 	.word	0x60000000
 8005d94:	400921fb 	.word	0x400921fb
	...
 8005da0:	40668000 	.word	0x40668000
 8005da4:	20004f28 	.word	0x20004f28
 8005da8:	20000820 	.word	0x20000820
					}
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8005dac:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f040 8084 	bne.w	8005ebe <scaraInitDuty+0xcee>
					for ( uint8_t i = 0; i < 4; i++) {
 8005db6:	2300      	movs	r3, #0
 8005db8:	f887 318e 	strb.w	r3, [r7, #398]	; 0x18e
 8005dbc:	e07a      	b.n	8005eb4 <scaraInitDuty+0xce4>
						if ( i == command.sub_para_int) {
 8005dbe:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 8005dc2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d140      	bne.n	8005e4c <scaraInitDuty+0xc7c>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8005dca:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 8005dce:	49da      	ldr	r1, [pc, #872]	; (8006138 <scaraInitDuty+0xf68>)
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	005b      	lsls	r3, r3, #1
 8005dd4:	4413      	add	r3, r2
 8005dd6:	01db      	lsls	r3, r3, #7
 8005dd8:	440b      	add	r3, r1
 8005dda:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8005dde:	2200      	movs	r2, #0
 8005de0:	701a      	strb	r2, [r3, #0]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8005de2:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 8005de6:	4613      	mov	r3, r2
 8005de8:	005b      	lsls	r3, r3, #1
 8005dea:	4413      	add	r3, r2
 8005dec:	01db      	lsls	r3, r3, #7
 8005dee:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8005df2:	4ad1      	ldr	r2, [pc, #836]	; (8006138 <scaraInitDuty+0xf68>)
 8005df4:	1898      	adds	r0, r3, r2
 8005df6:	f897 318e 	ldrb.w	r3, [r7, #398]	; 0x18e
 8005dfa:	4ad0      	ldr	r2, [pc, #832]	; (800613c <scaraInitDuty+0xf6c>)
 8005dfc:	5cd3      	ldrb	r3, [r2, r3]
 8005dfe:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005e02:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005e06:	eeb0 2a46 	vmov.f32	s4, s12
 8005e0a:	eef0 2a66 	vmov.f32	s5, s13
 8005e0e:	eeb0 1a47 	vmov.f32	s2, s14
 8005e12:	eef0 1a67 	vmov.f32	s3, s15
 8005e16:	2200      	movs	r2, #0
 8005e18:	ed97 0b66 	vldr	d0, [r7, #408]	; 0x198
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	f001 f9fb 	bl	8007218 <scaraInitLSPB>
 8005e22:	4603      	mov	r3, r0
 8005e24:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
											s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 8005e28:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 8005e2c:	49c2      	ldr	r1, [pc, #776]	; (8006138 <scaraInitDuty+0xf68>)
 8005e2e:	4613      	mov	r3, r2
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	4413      	add	r3, r2
 8005e34:	01db      	lsls	r3, r3, #7
 8005e36:	440b      	add	r3, r1
 8005e38:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8005e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e40:	49bd      	ldr	r1, [pc, #756]	; (8006138 <scaraInitDuty+0xf68>)
 8005e42:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8005e46:	e9c1 2300 	strd	r2, r3, [r1]
 8005e4a:	e02e      	b.n	8005eaa <scaraInitDuty+0xcda>
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8005e4c:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 8005e50:	49b9      	ldr	r1, [pc, #740]	; (8006138 <scaraInitDuty+0xf68>)
 8005e52:	4613      	mov	r3, r2
 8005e54:	005b      	lsls	r3, r3, #1
 8005e56:	4413      	add	r3, r2
 8005e58:	01db      	lsls	r3, r3, #7
 8005e5a:	440b      	add	r3, r1
 8005e5c:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8005e60:	2200      	movs	r2, #0
 8005e62:	701a      	strb	r2, [r3, #0]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8005e64:	f897 218e 	ldrb.w	r2, [r7, #398]	; 0x18e
 8005e68:	4613      	mov	r3, r2
 8005e6a:	005b      	lsls	r3, r3, #1
 8005e6c:	4413      	add	r3, r2
 8005e6e:	01db      	lsls	r3, r3, #7
 8005e70:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8005e74:	4ab0      	ldr	r2, [pc, #704]	; (8006138 <scaraInitDuty+0xf68>)
 8005e76:	1898      	adds	r0, r3, r2
 8005e78:	f897 318e 	ldrb.w	r3, [r7, #398]	; 0x18e
 8005e7c:	4aaf      	ldr	r2, [pc, #700]	; (800613c <scaraInitDuty+0xf6c>)
 8005e7e:	5cd3      	ldrb	r3, [r2, r3]
 8005e80:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005e84:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005e88:	eeb0 2a46 	vmov.f32	s4, s12
 8005e8c:	eef0 2a66 	vmov.f32	s5, s13
 8005e90:	eeb0 1a47 	vmov.f32	s2, s14
 8005e94:	eef0 1a67 	vmov.f32	s3, s15
 8005e98:	2200      	movs	r2, #0
 8005e9a:	ed9f 0ba5 	vldr	d0, [pc, #660]	; 8006130 <scaraInitDuty+0xf60>
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	f001 f9ba 	bl	8007218 <scaraInitLSPB>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
					for ( uint8_t i = 0; i < 4; i++) {
 8005eaa:	f897 318e 	ldrb.w	r3, [r7, #398]	; 0x18e
 8005eae:	3301      	adds	r3, #1
 8005eb0:	f887 318e 	strb.w	r3, [r7, #398]	; 0x18e
 8005eb4:	f897 318e 	ldrb.w	r3, [r7, #398]	; 0x18e
 8005eb8:	2b03      	cmp	r3, #3
 8005eba:	d980      	bls.n	8005dbe <scaraInitDuty+0xbee>
 8005ebc:	e130      	b.n	8006120 <scaraInitDuty+0xf50>
											0, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
						}
					}
				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8005ebe:	2308      	movs	r3, #8
 8005ec0:	f000 bccc 	b.w	800685c <scaraInitDuty+0x168c>
				}
			// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 8005ec4:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	f040 8127 	bne.w	800611c <scaraInitDuty+0xf4c>
					// Mode Init Time
					if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8005ece:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	f040 8097 	bne.w	8006006 <scaraInitDuty+0xe36>
						for ( uint8_t i = 0; i < 4; i++) {
 8005ed8:	2300      	movs	r3, #0
 8005eda:	f887 318d 	strb.w	r3, [r7, #397]	; 0x18d
 8005ede:	e08c      	b.n	8005ffa <scaraInitDuty+0xe2a>
							if ( i == command.sub_para_int) {
 8005ee0:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8005ee4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d13d      	bne.n	8005f68 <scaraInitDuty+0xd98>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8005eec:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8005ef0:	4991      	ldr	r1, [pc, #580]	; (8006138 <scaraInitDuty+0xf68>)
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	4413      	add	r3, r2
 8005ef8:	01db      	lsls	r3, r3, #7
 8005efa:	440b      	add	r3, r1
 8005efc:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8005f00:	2201      	movs	r2, #1
 8005f02:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8005f04:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8005f08:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8005f0c:	4c8a      	ldr	r4, [pc, #552]	; (8006138 <scaraInitDuty+0xf68>)
 8005f0e:	4613      	mov	r3, r2
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	4413      	add	r3, r2
 8005f14:	01db      	lsls	r3, r3, #7
 8005f16:	4423      	add	r3, r4
 8005f18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f1c:	e9c3 0100 	strd	r0, r1, [r3]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 8005f20:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8005f24:	4613      	mov	r3, r2
 8005f26:	005b      	lsls	r3, r3, #1
 8005f28:	4413      	add	r3, r2
 8005f2a:	01db      	lsls	r3, r3, #7
 8005f2c:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8005f30:	4a81      	ldr	r2, [pc, #516]	; (8006138 <scaraInitDuty+0xf68>)
 8005f32:	1898      	adds	r0, r3, r2
 8005f34:	f897 318d 	ldrb.w	r3, [r7, #397]	; 0x18d
 8005f38:	4a80      	ldr	r2, [pc, #512]	; (800613c <scaraInitDuty+0xf6c>)
 8005f3a:	5cd3      	ldrb	r3, [r2, r3]
 8005f3c:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005f40:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005f44:	eeb0 2a46 	vmov.f32	s4, s12
 8005f48:	eef0 2a66 	vmov.f32	s5, s13
 8005f4c:	eeb0 1a47 	vmov.f32	s2, s14
 8005f50:	eef0 1a67 	vmov.f32	s3, s15
 8005f54:	2201      	movs	r2, #1
 8005f56:	ed97 0b66 	vldr	d0, [r7, #408]	; 0x198
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	f001 fd30 	bl	80079c0 <scaraInitScurve>
 8005f60:	4603      	mov	r3, r0
 8005f62:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
 8005f66:	e03c      	b.n	8005fe2 <scaraInitDuty+0xe12>
											joint_taget[i],
											s, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8005f68:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8005f6c:	4972      	ldr	r1, [pc, #456]	; (8006138 <scaraInitDuty+0xf68>)
 8005f6e:	4613      	mov	r3, r2
 8005f70:	005b      	lsls	r3, r3, #1
 8005f72:	4413      	add	r3, r2
 8005f74:	01db      	lsls	r3, r3, #7
 8005f76:	440b      	add	r3, r1
 8005f78:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8005f80:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8005f84:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8005f88:	4c6b      	ldr	r4, [pc, #428]	; (8006138 <scaraInitDuty+0xf68>)
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	005b      	lsls	r3, r3, #1
 8005f8e:	4413      	add	r3, r2
 8005f90:	01db      	lsls	r3, r3, #7
 8005f92:	4423      	add	r3, r4
 8005f94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f98:	e9c3 0100 	strd	r0, r1, [r3]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 8005f9c:	f897 218d 	ldrb.w	r2, [r7, #397]	; 0x18d
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	4413      	add	r3, r2
 8005fa6:	01db      	lsls	r3, r3, #7
 8005fa8:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8005fac:	4a62      	ldr	r2, [pc, #392]	; (8006138 <scaraInitDuty+0xf68>)
 8005fae:	1898      	adds	r0, r3, r2
 8005fb0:	f897 318d 	ldrb.w	r3, [r7, #397]	; 0x18d
 8005fb4:	4a61      	ldr	r2, [pc, #388]	; (800613c <scaraInitDuty+0xf6c>)
 8005fb6:	5cd3      	ldrb	r3, [r2, r3]
 8005fb8:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 8005fbc:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8005fc0:	eeb0 2a46 	vmov.f32	s4, s12
 8005fc4:	eef0 2a66 	vmov.f32	s5, s13
 8005fc8:	eeb0 1a47 	vmov.f32	s2, s14
 8005fcc:	eef0 1a67 	vmov.f32	s3, s15
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	ed9f 0b57 	vldr	d0, [pc, #348]	; 8006130 <scaraInitDuty+0xf60>
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	f001 fcf2 	bl	80079c0 <scaraInitScurve>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
											joint_taget[i],
											0, DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
							}
							myDUTY.time_total = command.time_total;
 8005fe2:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 8005fe6:	4954      	ldr	r1, [pc, #336]	; (8006138 <scaraInitDuty+0xf68>)
 8005fe8:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8005fec:	e9c1 2300 	strd	r2, r3, [r1]
						for ( uint8_t i = 0; i < 4; i++) {
 8005ff0:	f897 318d 	ldrb.w	r3, [r7, #397]	; 0x18d
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	f887 318d 	strb.w	r3, [r7, #397]	; 0x18d
 8005ffa:	f897 318d 	ldrb.w	r3, [r7, #397]	; 0x18d
 8005ffe:	2b03      	cmp	r3, #3
 8006000:	f67f af6e 	bls.w	8005ee0 <scaraInitDuty+0xd10>
 8006004:	e08c      	b.n	8006120 <scaraInitDuty+0xf50>
						}
					// Mode Init Acc
					} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8006006:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 800600a:	2b00      	cmp	r3, #0
 800600c:	f040 8084 	bne.w	8006118 <scaraInitDuty+0xf48>
						for ( uint8_t i = 0; i < 4; i++) {
 8006010:	2300      	movs	r3, #0
 8006012:	f887 318c 	strb.w	r3, [r7, #396]	; 0x18c
 8006016:	e07a      	b.n	800610e <scaraInitDuty+0xf3e>
							if ( i == command.sub_para_int) {
 8006018:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 800601c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8006020:	429a      	cmp	r2, r3
 8006022:	d140      	bne.n	80060a6 <scaraInitDuty+0xed6>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006024:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 8006028:	4943      	ldr	r1, [pc, #268]	; (8006138 <scaraInitDuty+0xf68>)
 800602a:	4613      	mov	r3, r2
 800602c:	005b      	lsls	r3, r3, #1
 800602e:	4413      	add	r3, r2
 8006030:	01db      	lsls	r3, r3, #7
 8006032:	440b      	add	r3, r1
 8006034:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006038:	2201      	movs	r2, #1
 800603a:	701a      	strb	r2, [r3, #0]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 800603c:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 8006040:	4613      	mov	r3, r2
 8006042:	005b      	lsls	r3, r3, #1
 8006044:	4413      	add	r3, r2
 8006046:	01db      	lsls	r3, r3, #7
 8006048:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 800604c:	4a3a      	ldr	r2, [pc, #232]	; (8006138 <scaraInitDuty+0xf68>)
 800604e:	1898      	adds	r0, r3, r2
 8006050:	f897 318c 	ldrb.w	r3, [r7, #396]	; 0x18c
 8006054:	4a39      	ldr	r2, [pc, #228]	; (800613c <scaraInitDuty+0xf6c>)
 8006056:	5cd3      	ldrb	r3, [r2, r3]
 8006058:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 800605c:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 8006060:	eeb0 2a46 	vmov.f32	s4, s12
 8006064:	eef0 2a66 	vmov.f32	s5, s13
 8006068:	eeb0 1a47 	vmov.f32	s2, s14
 800606c:	eef0 1a67 	vmov.f32	s3, s15
 8006070:	2200      	movs	r2, #0
 8006072:	ed97 0b66 	vldr	d0, [r7, #408]	; 0x198
 8006076:	4619      	mov	r1, r3
 8006078:	f001 fca2 	bl	80079c0 <scaraInitScurve>
 800607c:	4603      	mov	r3, r0
 800607e:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
											joint_taget[i],
											s, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
								myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 8006082:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 8006086:	492c      	ldr	r1, [pc, #176]	; (8006138 <scaraInitDuty+0xf68>)
 8006088:	4613      	mov	r3, r2
 800608a:	005b      	lsls	r3, r3, #1
 800608c:	4413      	add	r3, r2
 800608e:	01db      	lsls	r3, r3, #7
 8006090:	440b      	add	r3, r1
 8006092:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609a:	4927      	ldr	r1, [pc, #156]	; (8006138 <scaraInitDuty+0xf68>)
 800609c:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 80060a0:	e9c1 2300 	strd	r2, r3, [r1]
 80060a4:	e02e      	b.n	8006104 <scaraInitDuty+0xf34>
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80060a6:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 80060aa:	4923      	ldr	r1, [pc, #140]	; (8006138 <scaraInitDuty+0xf68>)
 80060ac:	4613      	mov	r3, r2
 80060ae:	005b      	lsls	r3, r3, #1
 80060b0:	4413      	add	r3, r2
 80060b2:	01db      	lsls	r3, r3, #7
 80060b4:	440b      	add	r3, r1
 80060b6:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80060ba:	2201      	movs	r2, #1
 80060bc:	701a      	strb	r2, [r3, #0]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80060be:	f897 218c 	ldrb.w	r2, [r7, #396]	; 0x18c
 80060c2:	4613      	mov	r3, r2
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	4413      	add	r3, r2
 80060c8:	01db      	lsls	r3, r3, #7
 80060ca:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 80060ce:	4a1a      	ldr	r2, [pc, #104]	; (8006138 <scaraInitDuty+0xf68>)
 80060d0:	1898      	adds	r0, r3, r2
 80060d2:	f897 318c 	ldrb.w	r3, [r7, #396]	; 0x18c
 80060d6:	4a19      	ldr	r2, [pc, #100]	; (800613c <scaraInitDuty+0xf6c>)
 80060d8:	5cd3      	ldrb	r3, [r2, r3]
 80060da:	ed97 7bde 	vldr	d7, [r7, #888]	; 0x378
 80060de:	ed97 6be0 	vldr	d6, [r7, #896]	; 0x380
 80060e2:	eeb0 2a46 	vmov.f32	s4, s12
 80060e6:	eef0 2a66 	vmov.f32	s5, s13
 80060ea:	eeb0 1a47 	vmov.f32	s2, s14
 80060ee:	eef0 1a67 	vmov.f32	s3, s15
 80060f2:	2200      	movs	r2, #0
 80060f4:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8006130 <scaraInitDuty+0xf60>
 80060f8:	4619      	mov	r1, r3
 80060fa:	f001 fc61 	bl	80079c0 <scaraInitScurve>
 80060fe:	4603      	mov	r3, r0
 8006100:	f887 31bd 	strb.w	r3, [r7, #445]	; 0x1bd
						for ( uint8_t i = 0; i < 4; i++) {
 8006104:	f897 318c 	ldrb.w	r3, [r7, #396]	; 0x18c
 8006108:	3301      	adds	r3, #1
 800610a:	f887 318c 	strb.w	r3, [r7, #396]	; 0x18c
 800610e:	f897 318c 	ldrb.w	r3, [r7, #396]	; 0x18c
 8006112:	2b03      	cmp	r3, #3
 8006114:	d980      	bls.n	8006018 <scaraInitDuty+0xe48>
 8006116:	e003      	b.n	8006120 <scaraInitDuty+0xf50>
											0, DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
							}
						}

					} else {
						return SCARA_STATUS_ERROR_MODE_INIT;
 8006118:	2308      	movs	r3, #8
 800611a:	e39f      	b.n	800685c <scaraInitDuty+0x168c>
					}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 800611c:	2305      	movs	r3, #5
 800611e:	e39d      	b.n	800685c <scaraInitDuty+0x168c>
			}
		// Check Init Status
			if ( SCARA_STATUS_OK != status1) {
 8006120:	f897 31be 	ldrb.w	r3, [r7, #446]	; 0x1be
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00b      	beq.n	8006140 <scaraInitDuty+0xf70>
				return status1;
 8006128:	f897 31be 	ldrb.w	r3, [r7, #446]	; 0x1be
 800612c:	e396      	b.n	800685c <scaraInitDuty+0x168c>
 800612e:	bf00      	nop
	...
 8006138:	20004f28 	.word	0x20004f28
 800613c:	20000820 	.word	0x20000820
			}
			if ( SCARA_STATUS_OK != status2) {
 8006140:	f897 31bd 	ldrb.w	r3, [r7, #445]	; 0x1bd
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 835b 	beq.w	8006800 <scaraInitDuty+0x1630>
				return status2;
 800614a:	f897 31bd 	ldrb.w	r3, [r7, #445]	; 0x1bd
 800614e:	e385      	b.n	800685c <scaraInitDuty+0x168c>
			}

		//----Joint Quadra
		} else if 	( DUTY_JOINT_4DOF == command.joint_type) {
 8006150:	f897 31df 	ldrb.w	r3, [r7, #479]	; 0x1df
 8006154:	2b01      	cmp	r3, #1
 8006156:	f040 834f 	bne.w	80067f8 <scaraInitDuty+0x1628>
			SCARA_PositionTypeDef	target_point;
			// Change Degree --> Radian
			command.target_point.roll = command.target_point.roll*PI/180.0;
 800615a:	e9d7 0196 	ldrd	r0, r1, [r7, #600]	; 0x258
 800615e:	a3bc      	add	r3, pc, #752	; (adr r3, 8006450 <scaraInitDuty+0x1280>)
 8006160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006164:	f7fa fa48 	bl	80005f8 <__aeabi_dmul>
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	4610      	mov	r0, r2
 800616e:	4619      	mov	r1, r3
 8006170:	f04f 0200 	mov.w	r2, #0
 8006174:	4bb2      	ldr	r3, [pc, #712]	; (8006440 <scaraInitDuty+0x1270>)
 8006176:	f7fa fb69 	bl	800084c <__aeabi_ddiv>
 800617a:	4602      	mov	r2, r0
 800617c:	460b      	mov	r3, r1
 800617e:	e9c7 2396 	strd	r2, r3, [r7, #600]	; 0x258
			// Coordinate
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8006182:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 8006186:	2b01      	cmp	r3, #1
 8006188:	d134      	bne.n	80061f4 <scaraInitDuty+0x1024>
				target_point.x 		= positionCurrent.x + command.target_point.x;
 800618a:	4bae      	ldr	r3, [pc, #696]	; (8006444 <scaraInitDuty+0x1274>)
 800618c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8006190:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8006194:	f7fa f87a 	bl	800028c <__adddf3>
 8006198:	4602      	mov	r2, r0
 800619a:	460b      	mov	r3, r1
 800619c:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 80061a0:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
				target_point.y 		= positionCurrent.y + command.target_point.y;
 80061a4:	4ba7      	ldr	r3, [pc, #668]	; (8006444 <scaraInitDuty+0x1274>)
 80061a6:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80061aa:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 80061ae:	f7fa f86d 	bl	800028c <__adddf3>
 80061b2:	4602      	mov	r2, r0
 80061b4:	460b      	mov	r3, r1
 80061b6:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 80061ba:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
				target_point.z 		= positionCurrent.z + command.target_point.z;
 80061be:	4ba1      	ldr	r3, [pc, #644]	; (8006444 <scaraInitDuty+0x1274>)
 80061c0:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80061c4:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 80061c8:	f7fa f860 	bl	800028c <__adddf3>
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 80061d4:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
				target_point.roll	= positionCurrent.roll + command.target_point.roll;
 80061d8:	4b9a      	ldr	r3, [pc, #616]	; (8006444 <scaraInitDuty+0x1274>)
 80061da:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80061de:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 80061e2:	f7fa f853 	bl	800028c <__adddf3>
 80061e6:	4602      	mov	r2, r0
 80061e8:	460b      	mov	r3, r1
 80061ea:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 80061ee:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80061f2:	e01e      	b.n	8006232 <scaraInitDuty+0x1062>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 80061f4:	f897 31dc 	ldrb.w	r3, [r7, #476]	; 0x1dc
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d118      	bne.n	800622e <scaraInitDuty+0x105e>
				target_point.x 		= command.target_point.x;
 80061fc:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8006200:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8006204:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
				target_point.y 		= command.target_point.y;
 8006208:	e9d7 2392 	ldrd	r2, r3, [r7, #584]	; 0x248
 800620c:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8006210:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
				target_point.z 		= command.target_point.z;
 8006214:	e9d7 2394 	ldrd	r2, r3, [r7, #592]	; 0x250
 8006218:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 800621c:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
				target_point.roll	= command.target_point.roll;
 8006220:	e9d7 2396 	ldrd	r2, r3, [r7, #600]	; 0x258
 8006224:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8006228:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 800622c:	e001      	b.n	8006232 <scaraInitDuty+0x1062>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 800622e:	230c      	movs	r3, #12
 8006230:	e314      	b.n	800685c <scaraInitDuty+0x168c>
			}

			if( FALSE == kinematicInverse(&target_point, positionCurrent)) {
 8006232:	4c84      	ldr	r4, [pc, #528]	; (8006444 <scaraInitDuty+0x1274>)
 8006234:	f107 05c0 	add.w	r5, r7, #192	; 0xc0
 8006238:	4668      	mov	r0, sp
 800623a:	f104 0308 	add.w	r3, r4, #8
 800623e:	22b8      	movs	r2, #184	; 0xb8
 8006240:	4619      	mov	r1, r3
 8006242:	f00f fcf5 	bl	8015c30 <memcpy>
 8006246:	e894 000c 	ldmia.w	r4, {r2, r3}
 800624a:	4628      	mov	r0, r5
 800624c:	f7fd fbb4 	bl	80039b8 <kinematicInverse>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <scaraInitDuty+0x108a>
				return SCARA_STATUS_ERROR_OVER_WORKSPACE;// Exit with error
 8006256:	2307      	movs	r3, #7
 8006258:	e300      	b.n	800685c <scaraInitDuty+0x168c>
			}
			// Trajectory 4 profile
			double q[4];
			q[0] = target_point.Theta1 - positionCurrent.Theta1;
 800625a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800625e:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 8006262:	4b78      	ldr	r3, [pc, #480]	; (8006444 <scaraInitDuty+0x1274>)
 8006264:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8006268:	f7fa f80e 	bl	8000288 <__aeabi_dsub>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	4639      	mov	r1, r7
 8006272:	e9c1 2300 	strd	r2, r3, [r1]
			q[1] = target_point.Theta2 - positionCurrent.Theta2;
 8006276:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800627a:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 800627e:	4b71      	ldr	r3, [pc, #452]	; (8006444 <scaraInitDuty+0x1274>)
 8006280:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8006284:	f7fa f800 	bl	8000288 <__aeabi_dsub>
 8006288:	4602      	mov	r2, r0
 800628a:	460b      	mov	r3, r1
 800628c:	4639      	mov	r1, r7
 800628e:	e9c1 2302 	strd	r2, r3, [r1, #8]
			q[2] = target_point.D3 	   - positionCurrent.D3;
 8006292:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8006296:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 800629a:	4b6a      	ldr	r3, [pc, #424]	; (8006444 <scaraInitDuty+0x1274>)
 800629c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80062a0:	f7f9 fff2 	bl	8000288 <__aeabi_dsub>
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4639      	mov	r1, r7
 80062aa:	e9c1 2304 	strd	r2, r3, [r1, #16]
			q[3] = target_point.Theta4 - positionCurrent.Theta4;
 80062ae:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80062b2:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 80062b6:	4b63      	ldr	r3, [pc, #396]	; (8006444 <scaraInitDuty+0x1274>)
 80062b8:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80062bc:	f7f9 ffe4 	bl	8000288 <__aeabi_dsub>
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
 80062c4:	4639      	mov	r1, r7
 80062c6:	e9c1 2306 	strd	r2, r3, [r1, #24]

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 80062ca:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f040 814a 	bne.w	8006568 <scaraInitDuty+0x1398>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80062d4:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d159      	bne.n	8006390 <scaraInitDuty+0x11c0>
					for ( uint8_t i = 0; i < 4; i++) {
 80062dc:	2300      	movs	r3, #0
 80062de:	f887 318b 	strb.w	r3, [r7, #395]	; 0x18b
 80062e2:	e049      	b.n	8006378 <scaraInitDuty+0x11a8>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80062e4:	f897 218b 	ldrb.w	r2, [r7, #395]	; 0x18b
 80062e8:	4957      	ldr	r1, [pc, #348]	; (8006448 <scaraInitDuty+0x1278>)
 80062ea:	4613      	mov	r3, r2
 80062ec:	005b      	lsls	r3, r3, #1
 80062ee:	4413      	add	r3, r2
 80062f0:	01db      	lsls	r3, r3, #7
 80062f2:	440b      	add	r3, r1
 80062f4:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80062f8:	2200      	movs	r2, #0
 80062fa:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 80062fc:	f897 218b 	ldrb.w	r2, [r7, #395]	; 0x18b
 8006300:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8006304:	4c50      	ldr	r4, [pc, #320]	; (8006448 <scaraInitDuty+0x1278>)
 8006306:	4613      	mov	r3, r2
 8006308:	005b      	lsls	r3, r3, #1
 800630a:	4413      	add	r3, r2
 800630c:	01db      	lsls	r3, r3, #7
 800630e:	4423      	add	r3, r4
 8006310:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8006314:	e9c3 0100 	strd	r0, r1, [r3]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8006318:	f897 218b 	ldrb.w	r2, [r7, #395]	; 0x18b
 800631c:	4613      	mov	r3, r2
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	4413      	add	r3, r2
 8006322:	01db      	lsls	r3, r3, #7
 8006324:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8006328:	4a47      	ldr	r2, [pc, #284]	; (8006448 <scaraInitDuty+0x1278>)
 800632a:	1898      	adds	r0, r3, r2
 800632c:	f897 318b 	ldrb.w	r3, [r7, #395]	; 0x18b
 8006330:	4a46      	ldr	r2, [pc, #280]	; (800644c <scaraInitDuty+0x127c>)
 8006332:	5cd1      	ldrb	r1, [r2, r3]
 8006334:	f897 318b 	ldrb.w	r3, [r7, #395]	; 0x18b
 8006338:	463a      	mov	r2, r7
 800633a:	00db      	lsls	r3, r3, #3
 800633c:	4413      	add	r3, r2
 800633e:	ed93 7b00 	vldr	d7, [r3]
 8006342:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8006346:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 800634a:	eeb0 2a45 	vmov.f32	s4, s10
 800634e:	eef0 2a65 	vmov.f32	s5, s11
 8006352:	eeb0 1a46 	vmov.f32	s2, s12
 8006356:	eef0 1a66 	vmov.f32	s3, s13
 800635a:	2201      	movs	r2, #1
 800635c:	eeb0 0a47 	vmov.f32	s0, s14
 8006360:	eef0 0a67 	vmov.f32	s1, s15
 8006364:	f000 ff58 	bl	8007218 <scaraInitLSPB>
 8006368:	4603      	mov	r3, r0
 800636a:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 800636e:	f897 318b 	ldrb.w	r3, [r7, #395]	; 0x18b
 8006372:	3301      	adds	r3, #1
 8006374:	f887 318b 	strb.w	r3, [r7, #395]	; 0x18b
 8006378:	f897 318b 	ldrb.w	r3, [r7, #395]	; 0x18b
 800637c:	2b03      	cmp	r3, #3
 800637e:	d9b1      	bls.n	80062e4 <scaraInitDuty+0x1114>
											q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);

					}
					myDUTY.time_total = command.time_total;
 8006380:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 8006384:	4930      	ldr	r1, [pc, #192]	; (8006448 <scaraInitDuty+0x1278>)
 8006386:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 800638a:	e9c1 2300 	strd	r2, r3, [r1]
 800638e:	e237      	b.n	8006800 <scaraInitDuty+0x1630>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8006390:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006394:	2b00      	cmp	r3, #0
 8006396:	f040 80e5 	bne.w	8006564 <scaraInitDuty+0x1394>
					for ( uint8_t i = 0; i < 4; i++) {
 800639a:	2300      	movs	r3, #0
 800639c:	f887 318a 	strb.w	r3, [r7, #394]	; 0x18a
 80063a0:	e03b      	b.n	800641a <scaraInitDuty+0x124a>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80063a2:	f897 218a 	ldrb.w	r2, [r7, #394]	; 0x18a
 80063a6:	4928      	ldr	r1, [pc, #160]	; (8006448 <scaraInitDuty+0x1278>)
 80063a8:	4613      	mov	r3, r2
 80063aa:	005b      	lsls	r3, r3, #1
 80063ac:	4413      	add	r3, r2
 80063ae:	01db      	lsls	r3, r3, #7
 80063b0:	440b      	add	r3, r1
 80063b2:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80063b6:	2200      	movs	r2, #0
 80063b8:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80063ba:	f897 218a 	ldrb.w	r2, [r7, #394]	; 0x18a
 80063be:	4613      	mov	r3, r2
 80063c0:	005b      	lsls	r3, r3, #1
 80063c2:	4413      	add	r3, r2
 80063c4:	01db      	lsls	r3, r3, #7
 80063c6:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 80063ca:	4a1f      	ldr	r2, [pc, #124]	; (8006448 <scaraInitDuty+0x1278>)
 80063cc:	1898      	adds	r0, r3, r2
 80063ce:	f897 318a 	ldrb.w	r3, [r7, #394]	; 0x18a
 80063d2:	4a1e      	ldr	r2, [pc, #120]	; (800644c <scaraInitDuty+0x127c>)
 80063d4:	5cd1      	ldrb	r1, [r2, r3]
 80063d6:	f897 318a 	ldrb.w	r3, [r7, #394]	; 0x18a
 80063da:	463a      	mov	r2, r7
 80063dc:	00db      	lsls	r3, r3, #3
 80063de:	4413      	add	r3, r2
 80063e0:	ed93 7b00 	vldr	d7, [r3]
 80063e4:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 80063e8:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 80063ec:	eeb0 2a45 	vmov.f32	s4, s10
 80063f0:	eef0 2a65 	vmov.f32	s5, s11
 80063f4:	eeb0 1a46 	vmov.f32	s2, s12
 80063f8:	eef0 1a66 	vmov.f32	s3, s13
 80063fc:	2200      	movs	r2, #0
 80063fe:	eeb0 0a47 	vmov.f32	s0, s14
 8006402:	eef0 0a67 	vmov.f32	s1, s15
 8006406:	f000 ff07 	bl	8007218 <scaraInitLSPB>
 800640a:	4603      	mov	r3, r0
 800640c:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 8006410:	f897 318a 	ldrb.w	r3, [r7, #394]	; 0x18a
 8006414:	3301      	adds	r3, #1
 8006416:	f887 318a 	strb.w	r3, [r7, #394]	; 0x18a
 800641a:	f897 318a 	ldrb.w	r3, [r7, #394]	; 0x18a
 800641e:	2b03      	cmp	r3, #3
 8006420:	d9bf      	bls.n	80063a2 <scaraInitDuty+0x11d2>
											q[i], DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
					}
					myDUTY.time_total = 0;
 8006422:	4b09      	ldr	r3, [pc, #36]	; (8006448 <scaraInitDuty+0x1278>)
 8006424:	f603 2138 	addw	r1, r3, #2616	; 0xa38
 8006428:	f04f 0200 	mov.w	r2, #0
 800642c:	f04f 0300 	mov.w	r3, #0
 8006430:	e9c1 2300 	strd	r2, r3, [r1]
					for ( uint8_t i = 0; i < 4; i++) {
 8006434:	2300      	movs	r3, #0
 8006436:	f887 3189 	strb.w	r3, [r7, #393]	; 0x189
 800643a:	e039      	b.n	80064b0 <scaraInitDuty+0x12e0>
 800643c:	f3af 8000 	nop.w
 8006440:	40668000 	.word	0x40668000
 8006444:	20005ae8 	.word	0x20005ae8
 8006448:	20004f28 	.word	0x20004f28
 800644c:	20000820 	.word	0x20000820
 8006450:	60000000 	.word	0x60000000
 8006454:	400921fb 	.word	0x400921fb
						if ( myDUTY.joint.trajectory[i].lspb.Tf > myDUTY.time_total) {
 8006458:	f897 2189 	ldrb.w	r2, [r7, #393]	; 0x189
 800645c:	49b9      	ldr	r1, [pc, #740]	; (8006744 <scaraInitDuty+0x1574>)
 800645e:	4613      	mov	r3, r2
 8006460:	005b      	lsls	r3, r3, #1
 8006462:	4413      	add	r3, r2
 8006464:	01db      	lsls	r3, r3, #7
 8006466:	440b      	add	r3, r1
 8006468:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 800646c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006470:	4bb4      	ldr	r3, [pc, #720]	; (8006744 <scaraInitDuty+0x1574>)
 8006472:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800647a:	f7fa fb4d 	bl	8000b18 <__aeabi_dcmpgt>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d010      	beq.n	80064a6 <scaraInitDuty+0x12d6>
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 8006484:	f897 2189 	ldrb.w	r2, [r7, #393]	; 0x189
 8006488:	49ae      	ldr	r1, [pc, #696]	; (8006744 <scaraInitDuty+0x1574>)
 800648a:	4613      	mov	r3, r2
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	4413      	add	r3, r2
 8006490:	01db      	lsls	r3, r3, #7
 8006492:	440b      	add	r3, r1
 8006494:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 8006498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649c:	49a9      	ldr	r1, [pc, #676]	; (8006744 <scaraInitDuty+0x1574>)
 800649e:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 80064a2:	e9c1 2300 	strd	r2, r3, [r1]
					for ( uint8_t i = 0; i < 4; i++) {
 80064a6:	f897 3189 	ldrb.w	r3, [r7, #393]	; 0x189
 80064aa:	3301      	adds	r3, #1
 80064ac:	f887 3189 	strb.w	r3, [r7, #393]	; 0x189
 80064b0:	f897 3189 	ldrb.w	r3, [r7, #393]	; 0x189
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d9cf      	bls.n	8006458 <scaraInitDuty+0x1288>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 80064b8:	2300      	movs	r3, #0
 80064ba:	f887 3188 	strb.w	r3, [r7, #392]	; 0x188
 80064be:	e04c      	b.n	800655a <scaraInitDuty+0x138a>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80064c0:	f897 2188 	ldrb.w	r2, [r7, #392]	; 0x188
 80064c4:	499f      	ldr	r1, [pc, #636]	; (8006744 <scaraInitDuty+0x1574>)
 80064c6:	4613      	mov	r3, r2
 80064c8:	005b      	lsls	r3, r3, #1
 80064ca:	4413      	add	r3, r2
 80064cc:	01db      	lsls	r3, r3, #7
 80064ce:	440b      	add	r3, r1
 80064d0:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80064d4:	2200      	movs	r2, #0
 80064d6:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = myDUTY.time_total;
 80064d8:	f897 2188 	ldrb.w	r2, [r7, #392]	; 0x188
 80064dc:	4b99      	ldr	r3, [pc, #612]	; (8006744 <scaraInitDuty+0x1574>)
 80064de:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 80064e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80064e6:	4c97      	ldr	r4, [pc, #604]	; (8006744 <scaraInitDuty+0x1574>)
 80064e8:	4613      	mov	r3, r2
 80064ea:	005b      	lsls	r3, r3, #1
 80064ec:	4413      	add	r3, r2
 80064ee:	01db      	lsls	r3, r3, #7
 80064f0:	4423      	add	r3, r4
 80064f2:	f503 638e 	add.w	r3, r3, #1136	; 0x470
 80064f6:	e9c3 0100 	strd	r0, r1, [r3]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80064fa:	f897 2188 	ldrb.w	r2, [r7, #392]	; 0x188
 80064fe:	4613      	mov	r3, r2
 8006500:	005b      	lsls	r3, r3, #1
 8006502:	4413      	add	r3, r2
 8006504:	01db      	lsls	r3, r3, #7
 8006506:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 800650a:	4a8e      	ldr	r2, [pc, #568]	; (8006744 <scaraInitDuty+0x1574>)
 800650c:	1898      	adds	r0, r3, r2
 800650e:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 8006512:	4a8d      	ldr	r2, [pc, #564]	; (8006748 <scaraInitDuty+0x1578>)
 8006514:	5cd1      	ldrb	r1, [r2, r3]
 8006516:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 800651a:	463a      	mov	r2, r7
 800651c:	00db      	lsls	r3, r3, #3
 800651e:	4413      	add	r3, r2
 8006520:	ed93 7b00 	vldr	d7, [r3]
 8006524:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8006528:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 800652c:	eeb0 2a45 	vmov.f32	s4, s10
 8006530:	eef0 2a65 	vmov.f32	s5, s11
 8006534:	eeb0 1a46 	vmov.f32	s2, s12
 8006538:	eef0 1a66 	vmov.f32	s3, s13
 800653c:	2201      	movs	r2, #1
 800653e:	eeb0 0a47 	vmov.f32	s0, s14
 8006542:	eef0 0a67 	vmov.f32	s1, s15
 8006546:	f000 fe67 	bl	8007218 <scaraInitLSPB>
 800654a:	4603      	mov	r3, r0
 800654c:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 8006550:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 8006554:	3301      	adds	r3, #1
 8006556:	f887 3188 	strb.w	r3, [r7, #392]	; 0x188
 800655a:	f897 3188 	ldrb.w	r3, [r7, #392]	; 0x188
 800655e:	2b03      	cmp	r3, #3
 8006560:	d9ae      	bls.n	80064c0 <scaraInitDuty+0x12f0>
 8006562:	e14d      	b.n	8006800 <scaraInitDuty+0x1630>
											q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8006564:	2308      	movs	r3, #8
 8006566:	e179      	b.n	800685c <scaraInitDuty+0x168c>
				}
				// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 8006568:	f897 31e0 	ldrb.w	r3, [r7, #480]	; 0x1e0
 800656c:	2b01      	cmp	r3, #1
 800656e:	f040 8141 	bne.w	80067f4 <scaraInitDuty+0x1624>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8006572:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006576:	2b01      	cmp	r3, #1
 8006578:	d159      	bne.n	800662e <scaraInitDuty+0x145e>
					for ( uint8_t i = 0; i < 4; i++) {
 800657a:	2300      	movs	r3, #0
 800657c:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
 8006580:	e049      	b.n	8006616 <scaraInitDuty+0x1446>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006582:	f897 2187 	ldrb.w	r2, [r7, #391]	; 0x187
 8006586:	496f      	ldr	r1, [pc, #444]	; (8006744 <scaraInitDuty+0x1574>)
 8006588:	4613      	mov	r3, r2
 800658a:	005b      	lsls	r3, r3, #1
 800658c:	4413      	add	r3, r2
 800658e:	01db      	lsls	r3, r3, #7
 8006590:	440b      	add	r3, r1
 8006592:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006596:	2201      	movs	r2, #1
 8006598:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 800659a:	f897 2187 	ldrb.w	r2, [r7, #391]	; 0x187
 800659e:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 80065a2:	4c68      	ldr	r4, [pc, #416]	; (8006744 <scaraInitDuty+0x1574>)
 80065a4:	4613      	mov	r3, r2
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	4413      	add	r3, r2
 80065aa:	01db      	lsls	r3, r3, #7
 80065ac:	4423      	add	r3, r4
 80065ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065b2:	e9c3 0100 	strd	r0, r1, [r3]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 80065b6:	f897 2187 	ldrb.w	r2, [r7, #391]	; 0x187
 80065ba:	4613      	mov	r3, r2
 80065bc:	005b      	lsls	r3, r3, #1
 80065be:	4413      	add	r3, r2
 80065c0:	01db      	lsls	r3, r3, #7
 80065c2:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 80065c6:	4a5f      	ldr	r2, [pc, #380]	; (8006744 <scaraInitDuty+0x1574>)
 80065c8:	1898      	adds	r0, r3, r2
 80065ca:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 80065ce:	4a5e      	ldr	r2, [pc, #376]	; (8006748 <scaraInitDuty+0x1578>)
 80065d0:	5cd1      	ldrb	r1, [r2, r3]
 80065d2:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 80065d6:	463a      	mov	r2, r7
 80065d8:	00db      	lsls	r3, r3, #3
 80065da:	4413      	add	r3, r2
 80065dc:	ed93 7b00 	vldr	d7, [r3]
 80065e0:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 80065e4:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 80065e8:	eeb0 2a45 	vmov.f32	s4, s10
 80065ec:	eef0 2a65 	vmov.f32	s5, s11
 80065f0:	eeb0 1a46 	vmov.f32	s2, s12
 80065f4:	eef0 1a66 	vmov.f32	s3, s13
 80065f8:	2201      	movs	r2, #1
 80065fa:	eeb0 0a47 	vmov.f32	s0, s14
 80065fe:	eef0 0a67 	vmov.f32	s1, s15
 8006602:	f001 f9dd 	bl	80079c0 <scaraInitScurve>
 8006606:	4603      	mov	r3, r0
 8006608:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 800660c:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8006610:	3301      	adds	r3, #1
 8006612:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
 8006616:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800661a:	2b03      	cmp	r3, #3
 800661c:	d9b1      	bls.n	8006582 <scaraInitDuty+0x13b2>
											q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);

					}
					myDUTY.time_total = command.time_total;
 800661e:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	; 0x1f0
 8006622:	4948      	ldr	r1, [pc, #288]	; (8006744 <scaraInitDuty+0x1574>)
 8006624:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006628:	e9c1 2300 	strd	r2, r3, [r1]
 800662c:	e0e8      	b.n	8006800 <scaraInitDuty+0x1630>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 800662e:	f897 31e1 	ldrb.w	r3, [r7, #481]	; 0x1e1
 8006632:	2b00      	cmp	r3, #0
 8006634:	f040 80dc 	bne.w	80067f0 <scaraInitDuty+0x1620>
					for ( uint8_t i = 0; i < 4; i++) {
 8006638:	2300      	movs	r3, #0
 800663a:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186
 800663e:	e03b      	b.n	80066b8 <scaraInitDuty+0x14e8>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8006640:	f897 2186 	ldrb.w	r2, [r7, #390]	; 0x186
 8006644:	493f      	ldr	r1, [pc, #252]	; (8006744 <scaraInitDuty+0x1574>)
 8006646:	4613      	mov	r3, r2
 8006648:	005b      	lsls	r3, r3, #1
 800664a:	4413      	add	r3, r2
 800664c:	01db      	lsls	r3, r3, #7
 800664e:	440b      	add	r3, r1
 8006650:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006654:	2201      	movs	r2, #1
 8006656:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8006658:	f897 2186 	ldrb.w	r2, [r7, #390]	; 0x186
 800665c:	4613      	mov	r3, r2
 800665e:	005b      	lsls	r3, r3, #1
 8006660:	4413      	add	r3, r2
 8006662:	01db      	lsls	r3, r3, #7
 8006664:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8006668:	4a36      	ldr	r2, [pc, #216]	; (8006744 <scaraInitDuty+0x1574>)
 800666a:	1898      	adds	r0, r3, r2
 800666c:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 8006670:	4a35      	ldr	r2, [pc, #212]	; (8006748 <scaraInitDuty+0x1578>)
 8006672:	5cd1      	ldrb	r1, [r2, r3]
 8006674:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 8006678:	463a      	mov	r2, r7
 800667a:	00db      	lsls	r3, r3, #3
 800667c:	4413      	add	r3, r2
 800667e:	ed93 7b00 	vldr	d7, [r3]
 8006682:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 8006686:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 800668a:	eeb0 2a45 	vmov.f32	s4, s10
 800668e:	eef0 2a65 	vmov.f32	s5, s11
 8006692:	eeb0 1a46 	vmov.f32	s2, s12
 8006696:	eef0 1a66 	vmov.f32	s3, s13
 800669a:	2200      	movs	r2, #0
 800669c:	eeb0 0a47 	vmov.f32	s0, s14
 80066a0:	eef0 0a67 	vmov.f32	s1, s15
 80066a4:	f001 f98c 	bl	80079c0 <scaraInitScurve>
 80066a8:	4603      	mov	r3, r0
 80066aa:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 80066ae:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 80066b2:	3301      	adds	r3, #1
 80066b4:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186
 80066b8:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 80066bc:	2b03      	cmp	r3, #3
 80066be:	d9bf      	bls.n	8006640 <scaraInitDuty+0x1470>
											q[i], DUTY_MODE_INIT_QVA, command.v_factor, command.a_factor);
					}
					myDUTY.time_total = 0;
 80066c0:	4b20      	ldr	r3, [pc, #128]	; (8006744 <scaraInitDuty+0x1574>)
 80066c2:	f603 2138 	addw	r1, r3, #2616	; 0xa38
 80066c6:	f04f 0200 	mov.w	r2, #0
 80066ca:	f04f 0300 	mov.w	r3, #0
 80066ce:	e9c1 2300 	strd	r2, r3, [r1]
					for ( uint8_t i = 0; i < 4; i++) {
 80066d2:	2300      	movs	r3, #0
 80066d4:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
 80066d8:	e02b      	b.n	8006732 <scaraInitDuty+0x1562>
						if ( myDUTY.joint.trajectory[i].scurve.Tf > myDUTY.time_total) {
 80066da:	f897 2185 	ldrb.w	r2, [r7, #389]	; 0x185
 80066de:	4919      	ldr	r1, [pc, #100]	; (8006744 <scaraInitDuty+0x1574>)
 80066e0:	4613      	mov	r3, r2
 80066e2:	005b      	lsls	r3, r3, #1
 80066e4:	4413      	add	r3, r2
 80066e6:	01db      	lsls	r3, r3, #7
 80066e8:	440b      	add	r3, r1
 80066ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80066f2:	4b14      	ldr	r3, [pc, #80]	; (8006744 <scaraInitDuty+0x1574>)
 80066f4:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 80066f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fc:	f7fa fa0c 	bl	8000b18 <__aeabi_dcmpgt>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d010      	beq.n	8006728 <scaraInitDuty+0x1558>
							myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 8006706:	f897 2185 	ldrb.w	r2, [r7, #389]	; 0x185
 800670a:	490e      	ldr	r1, [pc, #56]	; (8006744 <scaraInitDuty+0x1574>)
 800670c:	4613      	mov	r3, r2
 800670e:	005b      	lsls	r3, r3, #1
 8006710:	4413      	add	r3, r2
 8006712:	01db      	lsls	r3, r3, #7
 8006714:	440b      	add	r3, r1
 8006716:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800671a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671e:	4909      	ldr	r1, [pc, #36]	; (8006744 <scaraInitDuty+0x1574>)
 8006720:	f601 2138 	addw	r1, r1, #2616	; 0xa38
 8006724:	e9c1 2300 	strd	r2, r3, [r1]
					for ( uint8_t i = 0; i < 4; i++) {
 8006728:	f897 3185 	ldrb.w	r3, [r7, #389]	; 0x185
 800672c:	3301      	adds	r3, #1
 800672e:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
 8006732:	f897 3185 	ldrb.w	r3, [r7, #389]	; 0x185
 8006736:	2b03      	cmp	r3, #3
 8006738:	d9cf      	bls.n	80066da <scaraInitDuty+0x150a>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 800673a:	2300      	movs	r3, #0
 800673c:	f887 3184 	strb.w	r3, [r7, #388]	; 0x184
 8006740:	e051      	b.n	80067e6 <scaraInitDuty+0x1616>
 8006742:	bf00      	nop
 8006744:	20004f28 	.word	0x20004f28
 8006748:	20000820 	.word	0x20000820
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 800674c:	f897 2184 	ldrb.w	r2, [r7, #388]	; 0x184
 8006750:	4946      	ldr	r1, [pc, #280]	; (800686c <scaraInitDuty+0x169c>)
 8006752:	4613      	mov	r3, r2
 8006754:	005b      	lsls	r3, r3, #1
 8006756:	4413      	add	r3, r2
 8006758:	01db      	lsls	r3, r3, #7
 800675a:	440b      	add	r3, r1
 800675c:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8006760:	2201      	movs	r2, #1
 8006762:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = myDUTY.time_total;
 8006764:	f897 2184 	ldrb.w	r2, [r7, #388]	; 0x184
 8006768:	4b40      	ldr	r3, [pc, #256]	; (800686c <scaraInitDuty+0x169c>)
 800676a:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800676e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006772:	4c3e      	ldr	r4, [pc, #248]	; (800686c <scaraInitDuty+0x169c>)
 8006774:	4613      	mov	r3, r2
 8006776:	005b      	lsls	r3, r3, #1
 8006778:	4413      	add	r3, r2
 800677a:	01db      	lsls	r3, r3, #7
 800677c:	4423      	add	r3, r4
 800677e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006782:	e9c3 0100 	strd	r0, r1, [r3]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 8006786:	f897 2184 	ldrb.w	r2, [r7, #388]	; 0x184
 800678a:	4613      	mov	r3, r2
 800678c:	005b      	lsls	r3, r3, #1
 800678e:	4413      	add	r3, r2
 8006790:	01db      	lsls	r3, r3, #7
 8006792:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8006796:	4a35      	ldr	r2, [pc, #212]	; (800686c <scaraInitDuty+0x169c>)
 8006798:	1898      	adds	r0, r3, r2
 800679a:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 800679e:	4a34      	ldr	r2, [pc, #208]	; (8006870 <scaraInitDuty+0x16a0>)
 80067a0:	5cd1      	ldrb	r1, [r2, r3]
 80067a2:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 80067a6:	463a      	mov	r2, r7
 80067a8:	00db      	lsls	r3, r3, #3
 80067aa:	4413      	add	r3, r2
 80067ac:	ed93 7b00 	vldr	d7, [r3]
 80067b0:	ed97 6bde 	vldr	d6, [r7, #888]	; 0x378
 80067b4:	ed97 5be0 	vldr	d5, [r7, #896]	; 0x380
 80067b8:	eeb0 2a45 	vmov.f32	s4, s10
 80067bc:	eef0 2a65 	vmov.f32	s5, s11
 80067c0:	eeb0 1a46 	vmov.f32	s2, s12
 80067c4:	eef0 1a66 	vmov.f32	s3, s13
 80067c8:	2201      	movs	r2, #1
 80067ca:	eeb0 0a47 	vmov.f32	s0, s14
 80067ce:	eef0 0a67 	vmov.f32	s1, s15
 80067d2:	f001 f8f5 	bl	80079c0 <scaraInitScurve>
 80067d6:	4603      	mov	r3, r0
 80067d8:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
					for ( uint8_t i = 0; i < 4; i++) {
 80067dc:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 80067e0:	3301      	adds	r3, #1
 80067e2:	f887 3184 	strb.w	r3, [r7, #388]	; 0x184
 80067e6:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 80067ea:	2b03      	cmp	r3, #3
 80067ec:	d9ae      	bls.n	800674c <scaraInitDuty+0x157c>
 80067ee:	e007      	b.n	8006800 <scaraInitDuty+0x1630>
											q[i], DUTY_MODE_INIT_QVT, command.v_factor, command.a_factor);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 80067f0:	2308      	movs	r3, #8
 80067f2:	e033      	b.n	800685c <scaraInitDuty+0x168c>
				}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 80067f4:	2305      	movs	r3, #5
 80067f6:	e031      	b.n	800685c <scaraInitDuty+0x168c>
			}

		} else {
			return SCARA_STATUS_ERROR_JOINT;
 80067f8:	2304      	movs	r3, #4
 80067fa:	e02f      	b.n	800685c <scaraInitDuty+0x168c>
		}

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 80067fc:	2302      	movs	r3, #2
 80067fe:	e02d      	b.n	800685c <scaraInitDuty+0x168c>
	}

	// Reset time and distance
	positionCurrent.t = 0;
 8006800:	491c      	ldr	r1, [pc, #112]	; (8006874 <scaraInitDuty+0x16a4>)
 8006802:	f04f 0200 	mov.w	r2, #0
 8006806:	f04f 0300 	mov.w	r3, #0
 800680a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	positionCurrent.total_time = myDUTY.time_total;
 800680e:	4b17      	ldr	r3, [pc, #92]	; (800686c <scaraInitDuty+0x169c>)
 8006810:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006818:	4916      	ldr	r1, [pc, #88]	; (8006874 <scaraInitDuty+0x16a4>)
 800681a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	positionNext.t = 0;
 800681e:	4916      	ldr	r1, [pc, #88]	; (8006878 <scaraInitDuty+0x16a8>)
 8006820:	f04f 0200 	mov.w	r2, #0
 8006824:	f04f 0300 	mov.w	r3, #0
 8006828:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	positionNext.total_time = myDUTY.time_total;
 800682c:	4b0f      	ldr	r3, [pc, #60]	; (800686c <scaraInitDuty+0x169c>)
 800682e:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006836:	4910      	ldr	r1, [pc, #64]	; (8006878 <scaraInitDuty+0x16a8>)
 8006838:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	positionTrue.t = 0;
 800683c:	490f      	ldr	r1, [pc, #60]	; (800687c <scaraInitDuty+0x16ac>)
 800683e:	f04f 0200 	mov.w	r2, #0
 8006842:	f04f 0300 	mov.w	r3, #0
 8006846:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	positionTrue.total_time = myDUTY.time_total;
 800684a:	4b08      	ldr	r3, [pc, #32]	; (800686c <scaraInitDuty+0x169c>)
 800684c:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 8006850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006854:	4909      	ldr	r1, [pc, #36]	; (800687c <scaraInitDuty+0x16ac>)
 8006856:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

	return SCARA_STATUS_OK;
 800685a:	2300      	movs	r3, #0
}
 800685c:	4618      	mov	r0, r3
 800685e:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
 8006862:	46bd      	mov	sp, r7
 8006864:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8006868:	b004      	add	sp, #16
 800686a:	4770      	bx	lr
 800686c:	20004f28 	.word	0x20004f28
 8006870:	20000820 	.word	0x20000820
 8006874:	20005ae8 	.word	0x20005ae8
 8006878:	20005c68 	.word	0x20005c68
 800687c:	20005ba8 	.word	0x20005ba8

08006880 <scaraInitLine>:

/* Compute straight line path parameters */
SCARA_StatusTypeDef	scaraInitLine		(Path_Line_TypeDef *line,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end) {
 8006880:	b082      	sub	sp, #8
 8006882:	b5b0      	push	{r4, r5, r7, lr}
 8006884:	b0b0      	sub	sp, #192	; 0xc0
 8006886:	af2e      	add	r7, sp, #184	; 0xb8
 8006888:	6078      	str	r0, [r7, #4]
 800688a:	f107 0118 	add.w	r1, r7, #24
 800688e:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE ==  kinematicInverse(&end, start)) {
 8006892:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 8006896:	4668      	mov	r0, sp
 8006898:	f107 0320 	add.w	r3, r7, #32
 800689c:	22b8      	movs	r2, #184	; 0xb8
 800689e:	4619      	mov	r1, r3
 80068a0:	f00f f9c6 	bl	8015c30 <memcpy>
 80068a4:	f107 0318 	add.w	r3, r7, #24
 80068a8:	cb0c      	ldmia	r3, {r2, r3}
 80068aa:	4620      	mov	r0, r4
 80068ac:	f7fd f884 	bl	80039b8 <kinematicInverse>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d101      	bne.n	80068ba <scaraInitLine+0x3a>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80068b6:	2307      	movs	r3, #7
 80068b8:	e08e      	b.n	80069d8 <scaraInitLine+0x158>
	}
	// Init line params
	line->x1 = end.x;
 80068ba:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80068be:	6879      	ldr	r1, [r7, #4]
 80068c0:	e9c1 2302 	strd	r2, r3, [r1, #8]
	line->y1 = end.y;
 80068c4:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 80068c8:	6879      	ldr	r1, [r7, #4]
 80068ca:	e9c1 2306 	strd	r2, r3, [r1, #24]
	line->z1 = end.z;
 80068ce:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 80068d2:	6879      	ldr	r1, [r7, #4]
 80068d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	line->x0 = start.x;
 80068d8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80068dc:	6879      	ldr	r1, [r7, #4]
 80068de:	e9c1 2300 	strd	r2, r3, [r1]
	line->y0 = start.y;
 80068e2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80068e6:	6879      	ldr	r1, [r7, #4]
 80068e8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	line->z0 = start.z;
 80068ec:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80068f0:	6879      	ldr	r1, [r7, #4]
 80068f2:	e9c1 2308 	strd	r2, r3, [r1, #32]
	line->denta_x = end.x  -  start.x;
 80068f6:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 80068fa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80068fe:	f7f9 fcc3 	bl	8000288 <__aeabi_dsub>
 8006902:	4602      	mov	r2, r0
 8006904:	460b      	mov	r3, r1
 8006906:	6879      	ldr	r1, [r7, #4]
 8006908:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	line->denta_y = end.y  -  start.y;
 800690c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8006910:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006914:	f7f9 fcb8 	bl	8000288 <__aeabi_dsub>
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	6879      	ldr	r1, [r7, #4]
 800691e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	line->denta_z = end.z  -  start.z;
 8006922:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	; 0x130
 8006926:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800692a:	f7f9 fcad 	bl	8000288 <__aeabi_dsub>
 800692e:	4602      	mov	r2, r0
 8006930:	460b      	mov	r3, r1
 8006932:	6879      	ldr	r1, [r7, #4]
 8006934:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8006944:	f7f9 fe58 	bl	80005f8 <__aeabi_dmul>
 8006948:	4602      	mov	r2, r0
 800694a:	460b      	mov	r3, r1
 800694c:	4614      	mov	r4, r2
 800694e:	461d      	mov	r5, r3
			       +(line->denta_y)*(line->denta_y)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800695c:	f7f9 fe4c 	bl	80005f8 <__aeabi_dmul>
 8006960:	4602      	mov	r2, r0
 8006962:	460b      	mov	r3, r1
 8006964:	4620      	mov	r0, r4
 8006966:	4629      	mov	r1, r5
 8006968:	f7f9 fc90 	bl	800028c <__adddf3>
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	4614      	mov	r4, r2
 8006972:	461d      	mov	r5, r3
				   +(line->denta_z)*(line->denta_z));
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8006980:	f7f9 fe3a 	bl	80005f8 <__aeabi_dmul>
 8006984:	4602      	mov	r2, r0
 8006986:	460b      	mov	r3, r1
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8006988:	4620      	mov	r0, r4
 800698a:	4629      	mov	r1, r5
 800698c:	f7f9 fc7e 	bl	800028c <__adddf3>
 8006990:	4602      	mov	r2, r0
 8006992:	460b      	mov	r3, r1
 8006994:	ec43 2b17 	vmov	d7, r2, r3
 8006998:	eeb0 0a47 	vmov.f32	s0, s14
 800699c:	eef0 0a67 	vmov.f32	s1, s15
 80069a0:	f013 ff56 	bl	801a850 <sqrt>
 80069a4:	eeb0 7a40 	vmov.f32	s14, s0
 80069a8:	eef0 7a60 	vmov.f32	s15, s1
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
	line->x_current = line->x0;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b8:	6879      	ldr	r1, [r7, #4]
 80069ba:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	line->y_current = line->y0;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	line->z_current = line->z0;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80069d0:	6879      	ldr	r1, [r7, #4]
 80069d2:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	return SCARA_STATUS_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3708      	adds	r7, #8
 80069dc:	46bd      	mov	sp, r7
 80069de:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80069e2:	b002      	add	sp, #8
 80069e4:	4770      	bx	lr
	...

080069e8 <scaraInitCircle>:
/* Compute circular path parameters */
SCARA_StatusTypeDef	scaraInitCircle		(Path_Circle_TypeDef *circle,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end,
										SCARA_PositionTypeDef center,
										int32_t dir){
 80069e8:	b082      	sub	sp, #8
 80069ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80069ee:	b0c3      	sub	sp, #268	; 0x10c
 80069f0:	af2e      	add	r7, sp, #184	; 0xb8
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80069f8:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE == kinematicInverse(&end, start) ) {
 80069fc:	f507 7698 	add.w	r6, r7, #304	; 0x130
 8006a00:	4668      	mov	r0, sp
 8006a02:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006a06:	22b8      	movs	r2, #184	; 0xb8
 8006a08:	4619      	mov	r1, r3
 8006a0a:	f00f f911 	bl	8015c30 <memcpy>
 8006a0e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006a12:	cb0c      	ldmia	r3, {r2, r3}
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7fc ffcf 	bl	80039b8 <kinematicInverse>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <scaraInitCircle+0x3c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8006a20:	2307      	movs	r3, #7
 8006a22:	e146      	b.n	8006cb2 <scaraInitCircle+0x2ca>
	}

	if( 1 != dir && -1 != dir) {
 8006a24:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d006      	beq.n	8006a3a <scaraInitCircle+0x52>
 8006a2c:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8006a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a34:	d001      	beq.n	8006a3a <scaraInitCircle+0x52>
		return SCARA_STATUS_ERROR_PARA;// error direction param !!!
 8006a36:	2306      	movs	r3, #6
 8006a38:	e13b      	b.n	8006cb2 <scaraInitCircle+0x2ca>
	}

	double v_x_start, v_y_start, v_x_stop, v_y_stop;
	double r1, r2, angle_start, angle_stop, delta_angle;
	v_x_start = start.x - center.x;
 8006a3a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8006a3e:	e9d7 238e 	ldrd	r2, r3, [r7, #568]	; 0x238
 8006a42:	f7f9 fc21 	bl	8000288 <__aeabi_dsub>
 8006a46:	4602      	mov	r2, r0
 8006a48:	460b      	mov	r3, r1
 8006a4a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	v_y_start = start.y - center.y;
 8006a4e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8006a52:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8006a56:	f7f9 fc17 	bl	8000288 <__aeabi_dsub>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	v_x_stop  = end.x  - center.x;
 8006a62:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	; 0x178
 8006a66:	e9d7 238e 	ldrd	r2, r3, [r7, #568]	; 0x238
 8006a6a:	f7f9 fc0d 	bl	8000288 <__aeabi_dsub>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	v_y_stop  = end.y  - center.y;
 8006a76:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	; 0x180
 8006a7a:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8006a7e:	f7f9 fc03 	bl	8000288 <__aeabi_dsub>
 8006a82:	4602      	mov	r2, r0
 8006a84:	460b      	mov	r3, r1
 8006a86:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	r1 = sqrt(v_x_start*v_x_start + v_y_start*v_y_start);
 8006a8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006a8e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006a92:	f7f9 fdb1 	bl	80005f8 <__aeabi_dmul>
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	4690      	mov	r8, r2
 8006a9c:	4699      	mov	r9, r3
 8006a9e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006aa2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006aa6:	f7f9 fda7 	bl	80005f8 <__aeabi_dmul>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	460b      	mov	r3, r1
 8006aae:	4640      	mov	r0, r8
 8006ab0:	4649      	mov	r1, r9
 8006ab2:	f7f9 fbeb 	bl	800028c <__adddf3>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	460b      	mov	r3, r1
 8006aba:	ec43 2b17 	vmov	d7, r2, r3
 8006abe:	eeb0 0a47 	vmov.f32	s0, s14
 8006ac2:	eef0 0a67 	vmov.f32	s1, s15
 8006ac6:	f013 fec3 	bl	801a850 <sqrt>
 8006aca:	ed87 0b08 	vstr	d0, [r7, #32]
	r2 = sqrt(v_x_stop*v_x_stop + v_y_stop*v_y_stop);
 8006ace:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006ad2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006ad6:	f7f9 fd8f 	bl	80005f8 <__aeabi_dmul>
 8006ada:	4602      	mov	r2, r0
 8006adc:	460b      	mov	r3, r1
 8006ade:	4690      	mov	r8, r2
 8006ae0:	4699      	mov	r9, r3
 8006ae2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ae6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006aea:	f7f9 fd85 	bl	80005f8 <__aeabi_dmul>
 8006aee:	4602      	mov	r2, r0
 8006af0:	460b      	mov	r3, r1
 8006af2:	4640      	mov	r0, r8
 8006af4:	4649      	mov	r1, r9
 8006af6:	f7f9 fbc9 	bl	800028c <__adddf3>
 8006afa:	4602      	mov	r2, r0
 8006afc:	460b      	mov	r3, r1
 8006afe:	ec43 2b17 	vmov	d7, r2, r3
 8006b02:	eeb0 0a47 	vmov.f32	s0, s14
 8006b06:	eef0 0a67 	vmov.f32	s1, s15
 8006b0a:	f013 fea1 	bl	801a850 <sqrt>
 8006b0e:	ed87 0b06 	vstr	d0, [r7, #24]

	if( 1.0 < fabs(r1 - r2)) {
 8006b12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b16:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006b1a:	f7f9 fbb5 	bl	8000288 <__aeabi_dsub>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	460b      	mov	r3, r1
 8006b22:	4614      	mov	r4, r2
 8006b24:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006b28:	f04f 0200 	mov.w	r2, #0
 8006b2c:	4b68      	ldr	r3, [pc, #416]	; (8006cd0 <scaraInitCircle+0x2e8>)
 8006b2e:	4620      	mov	r0, r4
 8006b30:	4629      	mov	r1, r5
 8006b32:	f7f9 fff1 	bl	8000b18 <__aeabi_dcmpgt>
 8006b36:	4603      	mov	r3, r0
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d001      	beq.n	8006b40 <scaraInitCircle+0x158>
		return SCARA_STATUS_ERROR_PARA; //start & stop are not in a circle together !!
 8006b3c:	2306      	movs	r3, #6
 8006b3e:	e0b8      	b.n	8006cb2 <scaraInitCircle+0x2ca>
	}

	if (r1 < 0.1 || r2 < 0.1) {
 8006b40:	a35f      	add	r3, pc, #380	; (adr r3, 8006cc0 <scaraInitCircle+0x2d8>)
 8006b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b46:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006b4a:	f7f9 ffc7 	bl	8000adc <__aeabi_dcmplt>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d109      	bne.n	8006b68 <scaraInitCircle+0x180>
 8006b54:	a35a      	add	r3, pc, #360	; (adr r3, 8006cc0 <scaraInitCircle+0x2d8>)
 8006b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006b5e:	f7f9 ffbd 	bl	8000adc <__aeabi_dcmplt>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d001      	beq.n	8006b6c <scaraInitCircle+0x184>
		return SCARA_STATUS_ERROR_PARA; //start and center almost in the same phace, radius = 0 !!
 8006b68:	2306      	movs	r3, #6
 8006b6a:	e0a2      	b.n	8006cb2 <scaraInitCircle+0x2ca>
	}

	angle_start = atan2(v_y_start, v_x_start);
 8006b6c:	ed97 1b10 	vldr	d1, [r7, #64]	; 0x40
 8006b70:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8006b74:	f013 fe6a 	bl	801a84c <atan2>
 8006b78:	ed87 0b04 	vstr	d0, [r7, #16]
	angle_stop  = atan2(v_y_stop, v_x_stop);
 8006b7c:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 8006b80:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8006b84:	f013 fe62 	bl	801a84c <atan2>
 8006b88:	ed87 0b02 	vstr	d0, [r7, #8]
	delta_angle = angle_stop - angle_start;
 8006b8c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006b90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006b94:	f7f9 fb78 	bl	8000288 <__aeabi_dsub>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if ( 0 > delta_angle) {
 8006ba0:	f04f 0200 	mov.w	r2, #0
 8006ba4:	f04f 0300 	mov.w	r3, #0
 8006ba8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006bac:	f7f9 ff96 	bl	8000adc <__aeabi_dcmplt>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00a      	beq.n	8006bcc <scaraInitCircle+0x1e4>
		delta_angle += 2*PI;
 8006bb6:	a344      	add	r3, pc, #272	; (adr r3, 8006cc8 <scaraInitCircle+0x2e0>)
 8006bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bbc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006bc0:	f7f9 fb64 	bl	800028c <__adddf3>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	460b      	mov	r3, r1
 8006bc8:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	} // atan2 range : -PI --> PI

	if ( 0 > dir) {
 8006bcc:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	da0a      	bge.n	8006bea <scaraInitCircle+0x202>
		delta_angle = 2*PI - delta_angle;
 8006bd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006bd8:	a13b      	add	r1, pc, #236	; (adr r1, 8006cc8 <scaraInitCircle+0x2e0>)
 8006bda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006bde:	f7f9 fb53 	bl	8000288 <__aeabi_dsub>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	}
	// Init circle params
	circle->dir = dir;
 8006bea:	f8d7 32b0 	ldr.w	r3, [r7, #688]	; 0x2b0
 8006bee:	b25a      	sxtb	r2, r3
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	701a      	strb	r2, [r3, #0]
	circle->radius = r1;
 8006bf4:	6879      	ldr	r1, [r7, #4]
 8006bf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bfa:	e9c1 2302 	strd	r2, r3, [r1, #8]
	circle->angle_start = angle_start;
 8006bfe:	6879      	ldr	r1, [r7, #4]
 8006c00:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006c04:	e9c1 2304 	strd	r2, r3, [r1, #16]
	circle->angle_stop  = angle_stop;
 8006c08:	6879      	ldr	r1, [r7, #4]
 8006c0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006c0e:	e9c1 2306 	strd	r2, r3, [r1, #24]
	circle->total_angle = delta_angle;
 8006c12:	6879      	ldr	r1, [r7, #4]
 8006c14:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006c18:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	circle->total_s = delta_angle*r1;
 8006c1c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c20:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006c24:	f7f9 fce8 	bl	80005f8 <__aeabi_dmul>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	460b      	mov	r3, r1
 8006c2c:	6879      	ldr	r1, [r7, #4]
 8006c2e:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	circle->x0 = start.x;
 8006c32:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8006c36:	6879      	ldr	r1, [r7, #4]
 8006c38:	e9c1 2308 	strd	r2, r3, [r1, #32]
	circle->y0 = start.y;
 8006c3c:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8006c40:	6879      	ldr	r1, [r7, #4]
 8006c42:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	circle->x1 = end.x;
 8006c46:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8006c4a:	6879      	ldr	r1, [r7, #4]
 8006c4c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	circle->y1 = end.y;
 8006c50:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8006c54:	6879      	ldr	r1, [r7, #4]
 8006c56:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	circle->xi = center.x;
 8006c5a:	e9d7 238e 	ldrd	r2, r3, [r7, #568]	; 0x238
 8006c5e:	6879      	ldr	r1, [r7, #4]
 8006c60:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	circle->yi = center.y;
 8006c64:	e9d7 2390 	ldrd	r2, r3, [r7, #576]	; 0x240
 8006c68:	6879      	ldr	r1, [r7, #4]
 8006c6a:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	circle->z0 = start.z;
 8006c6e:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8006c72:	6879      	ldr	r1, [r7, #4]
 8006c74:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	circle->z1 = start.z;
 8006c78:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8006c7c:	6879      	ldr	r1, [r7, #4]
 8006c7e:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	circle->zi = start.z;
 8006c82:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8006c86:	6879      	ldr	r1, [r7, #4]
 8006c88:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	circle->x_current = circle->x0;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c92:	6879      	ldr	r1, [r7, #4]
 8006c94:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	circle->y_current = circle->y0;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8006c9e:	6879      	ldr	r1, [r7, #4]
 8006ca0:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	circle->z_current = circle->z0;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8006caa:	6879      	ldr	r1, [r7, #4]
 8006cac:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88

	return SCARA_STATUS_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3754      	adds	r7, #84	; 0x54
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006cbc:	b002      	add	sp, #8
 8006cbe:	4770      	bx	lr
 8006cc0:	9999999a 	.word	0x9999999a
 8006cc4:	3fb99999 	.word	0x3fb99999
 8006cc8:	60000000 	.word	0x60000000
 8006ccc:	401921fb 	.word	0x401921fb
 8006cd0:	3ff00000 	.word	0x3ff00000
 8006cd4:	00000000 	.word	0x00000000

08006cd8 <scaraInitLinear>:

SCARA_StatusTypeDef scaraInitLinear(Trajectory_Linear_TypeDef *linear, Trajectory_TargetTypeDef target, double total_s,
									ModeInitTypeDef modeinit, double time)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b086      	sub	sp, #24
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6178      	str	r0, [r7, #20]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	ed87 0b02 	vstr	d0, [r7, #8]
 8006ce6:	ed87 1b00 	vstr	d1, [r7]
 8006cea:	74fb      	strb	r3, [r7, #19]
 8006cec:	4613      	mov	r3, r2
 8006cee:	74bb      	strb	r3, [r7, #18]

	if(target == TRAJECTORY_3D){
 8006cf0:	7cfb      	ldrb	r3, [r7, #19]
 8006cf2:	2b04      	cmp	r3, #4
 8006cf4:	d004      	beq.n	8006d00 <scaraInitLinear+0x28>

	}else if(target == TRAJECTORY_ROLL){
 8006cf6:	7cfb      	ldrb	r3, [r7, #19]
 8006cf8:	2b05      	cmp	r3, #5
 8006cfa:	d001      	beq.n	8006d00 <scaraInitLinear+0x28>

	}else{
		return SCARA_STATUS_ERROR_PARA;
 8006cfc:	2306      	movs	r3, #6
 8006cfe:	e02e      	b.n	8006d5e <scaraInitLinear+0x86>
	}

	if(modeinit == DUTY_MODE_INIT_QT){
 8006d00:	7cbb      	ldrb	r3, [r7, #18]
 8006d02:	2b03      	cmp	r3, #3
 8006d04:	d125      	bne.n	8006d52 <scaraInitLinear+0x7a>
		linear->constant_v = total_s / time;
 8006d06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006d0e:	f7f9 fd9d 	bl	800084c <__aeabi_ddiv>
 8006d12:	4602      	mov	r2, r0
 8006d14:	460b      	mov	r3, r1
 8006d16:	6979      	ldr	r1, [r7, #20]
 8006d18:	e9c1 2302 	strd	r2, r3, [r1, #8]
		linear->number_of_sample = ceilf(time / T_SAMPLING); // ceiling
 8006d1c:	a312      	add	r3, pc, #72	; (adr r3, 8006d68 <scaraInitLinear+0x90>)
 8006d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d26:	f7f9 fd91 	bl	800084c <__aeabi_ddiv>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	4610      	mov	r0, r2
 8006d30:	4619      	mov	r1, r3
 8006d32:	f7f9 ff59 	bl	8000be8 <__aeabi_d2f>
 8006d36:	4603      	mov	r3, r0
 8006d38:	ee00 3a10 	vmov	s0, r3
 8006d3c:	f013 fd44 	bl	801a7c8 <ceilf>
 8006d40:	eef0 7a40 	vmov.f32	s15, s0
 8006d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d48:	ee17 2a90 	vmov	r2, s15
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	621a      	str	r2, [r3, #32]
 8006d50:	e004      	b.n	8006d5c <scaraInitLinear+0x84>
	}else if(modeinit == DUTY_MODE_INIT_QV){
 8006d52:	7cbb      	ldrb	r3, [r7, #18]
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d001      	beq.n	8006d5c <scaraInitLinear+0x84>

	}else{
		return SCARA_STATUS_ERROR_PARA;
 8006d58:	2306      	movs	r3, #6
 8006d5a:	e000      	b.n	8006d5e <scaraInitLinear+0x86>
	}

	return SCARA_STATUS_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3718      	adds	r7, #24
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop
 8006d68:	40000000 	.word	0x40000000
 8006d6c:	3f847ae1 	.word	0x3f847ae1

08006d70 <scaraInitLSPB1>:
SCARA_StatusTypeDef	scaraInitLSPB1		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double additional_factor){
 8006d70:	b5b0      	push	{r4, r5, r7, lr}
 8006d72:	b096      	sub	sp, #88	; 0x58
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	61f8      	str	r0, [r7, #28]
 8006d78:	460b      	mov	r3, r1
 8006d7a:	ed87 0b04 	vstr	d0, [r7, #16]
 8006d7e:	ed87 1b02 	vstr	d1, [r7, #8]
 8006d82:	ed87 2b00 	vstr	d2, [r7]
 8006d86:	76fb      	strb	r3, [r7, #27]
 8006d88:	4613      	mov	r3, r2
 8006d8a:	76bb      	strb	r3, [r7, #26]
	double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	uint32_t no_sample;
	int8_t dir;
	if(target == TRAJECTORY_3D){
 8006d8c:	7efb      	ldrb	r3, [r7, #27]
 8006d8e:	2b04      	cmp	r3, #4
 8006d90:	d12c      	bne.n	8006dec <scaraInitLSPB1+0x7c>
		if(modeinit == DUTY_MODE_INIT_QVT){
 8006d92:	7ebb      	ldrb	r3, [r7, #26]
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d10f      	bne.n	8006db8 <scaraInitLSPB1+0x48>
			v_design = V_MOVE_MAX*v_factor;
 8006d98:	f04f 0200 	mov.w	r2, #0
 8006d9c:	4b70      	ldr	r3, [pc, #448]	; (8006f60 <scaraInitLSPB1+0x1f0>)
 8006d9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006da2:	f7f9 fc29 	bl	80005f8 <__aeabi_dmul>
 8006da6:	4602      	mov	r2, r0
 8006da8:	460b      	mov	r3, r1
 8006daa:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			tf = additional_factor;
 8006dae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006db2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8006db6:	e01b      	b.n	8006df0 <scaraInitLSPB1+0x80>
		}else if(modeinit == DUTY_MODE_INIT_QVA){
 8006db8:	7ebb      	ldrb	r3, [r7, #26]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d118      	bne.n	8006df0 <scaraInitLSPB1+0x80>
			a_design = A_MOVE_MAX*additional_factor;
 8006dbe:	f04f 0200 	mov.w	r2, #0
 8006dc2:	4b68      	ldr	r3, [pc, #416]	; (8006f64 <scaraInitLSPB1+0x1f4>)
 8006dc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dc8:	f7f9 fc16 	bl	80005f8 <__aeabi_dmul>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			v_design = V_MOVE_MAX*v_factor;
 8006dd4:	f04f 0200 	mov.w	r2, #0
 8006dd8:	4b61      	ldr	r3, [pc, #388]	; (8006f60 <scaraInitLSPB1+0x1f0>)
 8006dda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006dde:	f7f9 fc0b 	bl	80005f8 <__aeabi_dmul>
 8006de2:	4602      	mov	r2, r0
 8006de4:	460b      	mov	r3, r1
 8006de6:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8006dea:	e001      	b.n	8006df0 <scaraInitLSPB1+0x80>
		}
	}else{
		return SCARA_STATUS_ERROR_PARA;
 8006dec:	2306      	movs	r3, #6
 8006dee:	e203      	b.n	80071f8 <scaraInitLSPB1+0x488>
	}
	if(modeinit == DUTY_MODE_INIT_QVT){
 8006df0:	7ebb      	ldrb	r3, [r7, #26]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	f040 80c0 	bne.w	8006f78 <scaraInitLSPB1+0x208>
		//check if time valid or not
		if(tf < 0.1 && v_design > 7.5){
 8006df8:	a355      	add	r3, pc, #340	; (adr r3, 8006f50 <scaraInitLSPB1+0x1e0>)
 8006dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfe:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006e02:	f7f9 fe6b 	bl	8000adc <__aeabi_dcmplt>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d01d      	beq.n	8006e48 <scaraInitLSPB1+0xd8>
 8006e0c:	f04f 0200 	mov.w	r2, #0
 8006e10:	4b55      	ldr	r3, [pc, #340]	; (8006f68 <scaraInitLSPB1+0x1f8>)
 8006e12:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006e16:	f7f9 fe7f 	bl	8000b18 <__aeabi_dcmpgt>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d013      	beq.n	8006e48 <scaraInitLSPB1+0xd8>
			tf = 1.5*total_s/v_design;
 8006e20:	f04f 0200 	mov.w	r2, #0
 8006e24:	4b51      	ldr	r3, [pc, #324]	; (8006f6c <scaraInitLSPB1+0x1fc>)
 8006e26:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006e2a:	f7f9 fbe5 	bl	80005f8 <__aeabi_dmul>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	460b      	mov	r3, r1
 8006e32:	4610      	mov	r0, r2
 8006e34:	4619      	mov	r1, r3
 8006e36:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006e3a:	f7f9 fd07 	bl	800084c <__aeabi_ddiv>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	460b      	mov	r3, r1
 8006e42:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8006e46:	e05c      	b.n	8006f02 <scaraInitLSPB1+0x192>
		}else if(v_design < 0.0001 && tf > 0.5){ //check if velocity valid or not
 8006e48:	a343      	add	r3, pc, #268	; (adr r3, 8006f58 <scaraInitLSPB1+0x1e8>)
 8006e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006e52:	f7f9 fe43 	bl	8000adc <__aeabi_dcmplt>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d01d      	beq.n	8006e98 <scaraInitLSPB1+0x128>
 8006e5c:	f04f 0200 	mov.w	r2, #0
 8006e60:	4b43      	ldr	r3, [pc, #268]	; (8006f70 <scaraInitLSPB1+0x200>)
 8006e62:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006e66:	f7f9 fe57 	bl	8000b18 <__aeabi_dcmpgt>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d013      	beq.n	8006e98 <scaraInitLSPB1+0x128>
			v_design = 1.5*total_s/tf;
 8006e70:	f04f 0200 	mov.w	r2, #0
 8006e74:	4b3d      	ldr	r3, [pc, #244]	; (8006f6c <scaraInitLSPB1+0x1fc>)
 8006e76:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006e7a:	f7f9 fbbd 	bl	80005f8 <__aeabi_dmul>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	460b      	mov	r3, r1
 8006e82:	4610      	mov	r0, r2
 8006e84:	4619      	mov	r1, r3
 8006e86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006e8a:	f7f9 fcdf 	bl	800084c <__aeabi_ddiv>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	460b      	mov	r3, r1
 8006e92:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8006e96:	e034      	b.n	8006f02 <scaraInitLSPB1+0x192>
		}else{
			v_lim = total_s/tf;
 8006e98:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006e9c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006ea0:	f7f9 fcd4 	bl	800084c <__aeabi_ddiv>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			if(v_design < 1.2*v_lim){
 8006eac:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8006eb0:	4b30      	ldr	r3, [pc, #192]	; (8006f74 <scaraInitLSPB1+0x204>)
 8006eb2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006eb6:	f7f9 fb9f 	bl	80005f8 <__aeabi_dmul>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006ec2:	f7f9 fe0b 	bl	8000adc <__aeabi_dcmplt>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d001      	beq.n	8006ed0 <scaraInitLSPB1+0x160>
				return SCARA_STATUS_ERROR_OVER_VELOC;
 8006ecc:	2309      	movs	r3, #9
 8006ece:	e193      	b.n	80071f8 <scaraInitLSPB1+0x488>
			}else if(v_design > 2*v_lim){
 8006ed0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	f7f9 f9d8 	bl	800028c <__adddf3>
 8006edc:	4602      	mov	r2, r0
 8006ede:	460b      	mov	r3, r1
 8006ee0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006ee4:	f7f9 fe18 	bl	8000b18 <__aeabi_dcmpgt>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d009      	beq.n	8006f02 <scaraInitLSPB1+0x192>
				v_design = 2*v_lim;
 8006eee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	f7f9 f9c9 	bl	800028c <__adddf3>
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
 8006efe:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			}else{

			}
		}
		ta = tf - total_s/v_design;
 8006f02:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006f06:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006f0a:	f7f9 fc9f 	bl	800084c <__aeabi_ddiv>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	460b      	mov	r3, r1
 8006f12:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006f16:	f7f9 f9b7 	bl	8000288 <__aeabi_dsub>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
		a_design = v_design/ta;
 8006f22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006f26:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006f2a:	f7f9 fc8f 	bl	800084c <__aeabi_ddiv>
 8006f2e:	4602      	mov	r2, r0
 8006f30:	460b      	mov	r3, r1
 8006f32:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		td = tf - ta;
 8006f36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006f3a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006f3e:	f7f9 f9a3 	bl	8000288 <__aeabi_dsub>
 8006f42:	4602      	mov	r2, r0
 8006f44:	460b      	mov	r3, r1
 8006f46:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8006f4a:	e0ef      	b.n	800712c <scaraInitLSPB1+0x3bc>
 8006f4c:	f3af 8000 	nop.w
 8006f50:	9999999a 	.word	0x9999999a
 8006f54:	3fb99999 	.word	0x3fb99999
 8006f58:	eb1c432d 	.word	0xeb1c432d
 8006f5c:	3f1a36e2 	.word	0x3f1a36e2
 8006f60:	40877000 	.word	0x40877000
 8006f64:	407f4000 	.word	0x407f4000
 8006f68:	401e0000 	.word	0x401e0000
 8006f6c:	3ff80000 	.word	0x3ff80000
 8006f70:	3fe00000 	.word	0x3fe00000
 8006f74:	3ff33333 	.word	0x3ff33333

	}else if(modeinit == DUTY_MODE_INIT_QVA){
 8006f78:	7ebb      	ldrb	r3, [r7, #26]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f040 80d6 	bne.w	800712c <scaraInitLSPB1+0x3bc>
		//check qva condition
		if(total_s*a_design < v_design*v_design){ //condition for ta smaller than td
 8006f80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006f84:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006f88:	f7f9 fb36 	bl	80005f8 <__aeabi_dmul>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	460b      	mov	r3, r1
 8006f90:	4614      	mov	r4, r2
 8006f92:	461d      	mov	r5, r3
 8006f94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006f98:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006f9c:	f7f9 fb2c 	bl	80005f8 <__aeabi_dmul>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	4629      	mov	r1, r5
 8006fa8:	f7f9 fd98 	bl	8000adc <__aeabi_dcmplt>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 8088 	beq.w	80070c4 <scaraInitLSPB1+0x354>
			if(total_s/v_design < 0.8){ //td too small
 8006fb4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006fb8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006fbc:	f7f9 fc46 	bl	800084c <__aeabi_ddiv>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	a391      	add	r3, pc, #580	; (adr r3, 8007210 <scaraInitLSPB1+0x4a0>)
 8006fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fce:	f7f9 fd85 	bl	8000adc <__aeabi_dcmplt>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00a      	beq.n	8006fee <scaraInitLSPB1+0x27e>
				//recalculate v_design
				v_design = 0.8*total_s;
 8006fd8:	a38d      	add	r3, pc, #564	; (adr r3, 8007210 <scaraInitLSPB1+0x4a0>)
 8006fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fde:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006fe2:	f7f9 fb09 	bl	80005f8 <__aeabi_dmul>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	460b      	mov	r3, r1
 8006fea:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
			}
			if(v_design/a_design < 0.5){ //ta is too small
 8006fee:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006ff2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006ff6:	f7f9 fc29 	bl	800084c <__aeabi_ddiv>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	4610      	mov	r0, r2
 8007000:	4619      	mov	r1, r3
 8007002:	f04f 0200 	mov.w	r2, #0
 8007006:	4b80      	ldr	r3, [pc, #512]	; (8007208 <scaraInitLSPB1+0x498>)
 8007008:	f7f9 fd68 	bl	8000adc <__aeabi_dcmplt>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d00a      	beq.n	8007028 <scaraInitLSPB1+0x2b8>
				//recalculate a_design
				a_design = v_design/0.5;
 8007012:	f04f 0200 	mov.w	r2, #0
 8007016:	4b7c      	ldr	r3, [pc, #496]	; (8007208 <scaraInitLSPB1+0x498>)
 8007018:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800701c:	f7f9 fc16 	bl	800084c <__aeabi_ddiv>
 8007020:	4602      	mov	r2, r0
 8007022:	460b      	mov	r3, r1
 8007024:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			}
			ta = v_design/a_design;
 8007028:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800702c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007030:	f7f9 fc0c 	bl	800084c <__aeabi_ddiv>
 8007034:	4602      	mov	r2, r0
 8007036:	460b      	mov	r3, r1
 8007038:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
			td = total_s/v_design;
 800703c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007040:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007044:	f7f9 fc02 	bl	800084c <__aeabi_ddiv>
 8007048:	4602      	mov	r2, r0
 800704a:	460b      	mov	r3, r1
 800704c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			tf = ta + td;
 8007050:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007054:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007058:	f7f9 f918 	bl	800028c <__adddf3>
 800705c:	4602      	mov	r2, r0
 800705e:	460b      	mov	r3, r1
 8007060:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			if(v_design/a_design < 1){ //ta is too small
 8007064:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007068:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800706c:	f7f9 fbee 	bl	800084c <__aeabi_ddiv>
 8007070:	4602      	mov	r2, r0
 8007072:	460b      	mov	r3, r1
 8007074:	4610      	mov	r0, r2
 8007076:	4619      	mov	r1, r3
 8007078:	f04f 0200 	mov.w	r2, #0
 800707c:	4b63      	ldr	r3, [pc, #396]	; (800720c <scaraInitLSPB1+0x49c>)
 800707e:	f7f9 fd2d 	bl	8000adc <__aeabi_dcmplt>
 8007082:	4603      	mov	r3, r0
 8007084:	2b00      	cmp	r3, #0
 8007086:	d051      	beq.n	800712c <scaraInitLSPB1+0x3bc>
				//recalculate a_design
				a_design = v_design;
 8007088:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800708c:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
				ta = 1;
 8007090:	f04f 0200 	mov.w	r2, #0
 8007094:	4b5d      	ldr	r3, [pc, #372]	; (800720c <scaraInitLSPB1+0x49c>)
 8007096:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
				td = total_s/v_design;
 800709a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800709e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80070a2:	f7f9 fbd3 	bl	800084c <__aeabi_ddiv>
 80070a6:	4602      	mov	r2, r0
 80070a8:	460b      	mov	r3, r1
 80070aa:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
				tf = ta + td;
 80070ae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80070b2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80070b6:	f7f9 f8e9 	bl	800028c <__adddf3>
 80070ba:	4602      	mov	r2, r0
 80070bc:	460b      	mov	r3, r1
 80070be:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 80070c2:	e033      	b.n	800712c <scaraInitLSPB1+0x3bc>
			}

		}else{
			tf = 2*total_s/v_design;
 80070c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80070c8:	4602      	mov	r2, r0
 80070ca:	460b      	mov	r3, r1
 80070cc:	f7f9 f8de 	bl	800028c <__adddf3>
 80070d0:	4602      	mov	r2, r0
 80070d2:	460b      	mov	r3, r1
 80070d4:	4610      	mov	r0, r2
 80070d6:	4619      	mov	r1, r3
 80070d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80070dc:	f7f9 fbb6 	bl	800084c <__aeabi_ddiv>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			ta = tf/2;
 80070e8:	f04f 0200 	mov.w	r2, #0
 80070ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80070f0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80070f4:	f7f9 fbaa 	bl	800084c <__aeabi_ddiv>
 80070f8:	4602      	mov	r2, r0
 80070fa:	460b      	mov	r3, r1
 80070fc:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
			td = tf/2;
 8007100:	f04f 0200 	mov.w	r2, #0
 8007104:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007108:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800710c:	f7f9 fb9e 	bl	800084c <__aeabi_ddiv>
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			a_design = v_design/ta;
 8007118:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800711c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007120:	f7f9 fb94 	bl	800084c <__aeabi_ddiv>
 8007124:	4602      	mov	r2, r0
 8007126:	460b      	mov	r3, r1
 8007128:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		}
	}
	no_sample = ceilf(tf / T_SAMPLING); // ceiling
 800712c:	a334      	add	r3, pc, #208	; (adr r3, 8007200 <scaraInitLSPB1+0x490>)
 800712e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007132:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007136:	f7f9 fb89 	bl	800084c <__aeabi_ddiv>
 800713a:	4602      	mov	r2, r0
 800713c:	460b      	mov	r3, r1
 800713e:	4610      	mov	r0, r2
 8007140:	4619      	mov	r1, r3
 8007142:	f7f9 fd51 	bl	8000be8 <__aeabi_d2f>
 8007146:	4603      	mov	r3, r0
 8007148:	ee00 3a10 	vmov	s0, r3
 800714c:	f013 fb3c 	bl	801a7c8 <ceilf>
 8007150:	eef0 7a40 	vmov.f32	s15, s0
 8007154:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007158:	ee17 3a90 	vmov	r3, s15
 800715c:	627b      	str	r3, [r7, #36]	; 0x24
	 // Init lspb params
	 lspb->dir= dir;
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8007164:	701a      	strb	r2, [r3, #0]
	 lspb->s0 = 0;
 8007166:	69f9      	ldr	r1, [r7, #28]
 8007168:	f04f 0200 	mov.w	r2, #0
 800716c:	f04f 0300 	mov.w	r3, #0
 8007170:	e9c1 2302 	strd	r2, r3, [r1, #8]
	 lspb->s1 = total_s;
 8007174:	69f9      	ldr	r1, [r7, #28]
 8007176:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800717a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	 lspb->Ta = ta;
 800717e:	69f9      	ldr	r1, [r7, #28]
 8007180:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007184:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	 lspb->Td = td;
 8007188:	69f9      	ldr	r1, [r7, #28]
 800718a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800718e:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	 lspb->Tf = tf;
 8007192:	69f9      	ldr	r1, [r7, #28]
 8007194:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007198:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	 lspb->a_design = a_design;
 800719c:	69f9      	ldr	r1, [r7, #28]
 800719e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80071a2:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	 lspb->v_design = v_design;
 80071a6:	69f9      	ldr	r1, [r7, #28]
 80071a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80071ac:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	 lspb->v_lim = v_design;
 80071b0:	69f9      	ldr	r1, [r7, #28]
 80071b2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80071b6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	 lspb->v0 = 0;
 80071ba:	69f9      	ldr	r1, [r7, #28]
 80071bc:	f04f 0200 	mov.w	r2, #0
 80071c0:	f04f 0300 	mov.w	r3, #0
 80071c4:	e9c1 2306 	strd	r2, r3, [r1, #24]
	 lspb->v1 = 0;
 80071c8:	69f9      	ldr	r1, [r7, #28]
 80071ca:	f04f 0200 	mov.w	r2, #0
 80071ce:	f04f 0300 	mov.w	r3, #0
 80071d2:	e9c1 2308 	strd	r2, r3, [r1, #32]
	 lspb->num_of_sampling = no_sample;
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071da:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80071e8:	f7f9 f84e 	bl	8000288 <__aeabi_dsub>
 80071ec:	4602      	mov	r2, r0
 80071ee:	460b      	mov	r3, r1
 80071f0:	69f9      	ldr	r1, [r7, #28]
 80071f2:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

	 return SCARA_STATUS_OK;
 80071f6:	2300      	movs	r3, #0
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3758      	adds	r7, #88	; 0x58
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bdb0      	pop	{r4, r5, r7, pc}
 8007200:	40000000 	.word	0x40000000
 8007204:	3f847ae1 	.word	0x3f847ae1
 8007208:	3fe00000 	.word	0x3fe00000
 800720c:	3ff00000 	.word	0x3ff00000
 8007210:	9999999a 	.word	0x9999999a
 8007214:	3fe99999 	.word	0x3fe99999

08007218 <scaraInitLSPB>:
SCARA_StatusTypeDef	scaraInitLSPB		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double a_factor) {
 8007218:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800721c:	b0ac      	sub	sp, #176	; 0xb0
 800721e:	af00      	add	r7, sp, #0
 8007220:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007222:	460b      	mov	r3, r1
 8007224:	ed87 0b08 	vstr	d0, [r7, #32]
 8007228:	ed87 1b06 	vstr	d1, [r7, #24]
 800722c:	ed87 2b04 	vstr	d2, [r7, #16]
 8007230:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007234:	4613      	mov	r3, r2
 8007236:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	 double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	 uint32_t	no_sample;
	 int8_t	dir;

	 if ( TRAJECTORY_3D == target) {
 800723a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800723e:	2b04      	cmp	r3, #4
 8007240:	d118      	bne.n	8007274 <scaraInitLSPB+0x5c>
		 v_design = V_DESIGN_3D*v_factor;
 8007242:	f20f 7350 	addw	r3, pc, #1872	; 0x750
 8007246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800724a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800724e:	f7f9 f9d3 	bl	80005f8 <__aeabi_dmul>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_3D*a_factor;
 800725a:	f20f 7338 	addw	r3, pc, #1848	; 0x738
 800725e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007262:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007266:	f7f9 f9c7 	bl	80005f8 <__aeabi_dmul>
 800726a:	4602      	mov	r2, r0
 800726c:	460b      	mov	r3, r1
 800726e:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 8007272:	e092      	b.n	800739a <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_ROLL == target) {
 8007274:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007278:	2b05      	cmp	r3, #5
 800727a:	d118      	bne.n	80072ae <scaraInitLSPB+0x96>
		 v_design = V_DESIGN_ROLL*v_factor;
 800727c:	f20f 731c 	addw	r3, pc, #1820	; 0x71c
 8007280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007284:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007288:	f7f9 f9b6 	bl	80005f8 <__aeabi_dmul>
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_ROLL*a_factor;
 8007294:	f20f 7304 	addw	r3, pc, #1796	; 0x704
 8007298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80072a0:	f7f9 f9aa 	bl	80005f8 <__aeabi_dmul>
 80072a4:	4602      	mov	r2, r0
 80072a6:	460b      	mov	r3, r1
 80072a8:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 80072ac:	e075      	b.n	800739a <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J0 == target) {
 80072ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d118      	bne.n	80072e8 <scaraInitLSPB+0xd0>
		 v_design = V_DESIGN_J0*v_factor;
 80072b6:	f20f 63e4 	addw	r3, pc, #1764	; 0x6e4
 80072ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80072c2:	f7f9 f999 	bl	80005f8 <__aeabi_dmul>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J0*a_factor;
 80072ce:	f20f 63cc 	addw	r3, pc, #1740	; 0x6cc
 80072d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80072da:	f7f9 f98d 	bl	80005f8 <__aeabi_dmul>
 80072de:	4602      	mov	r2, r0
 80072e0:	460b      	mov	r3, r1
 80072e2:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 80072e6:	e058      	b.n	800739a <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J1 == target) {
 80072e8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d118      	bne.n	8007322 <scaraInitLSPB+0x10a>
		 v_design = V_DESIGN_J1*v_factor;
 80072f0:	f20f 63a8 	addw	r3, pc, #1704	; 0x6a8
 80072f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80072fc:	f7f9 f97c 	bl	80005f8 <__aeabi_dmul>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J1*a_factor;
 8007308:	f20f 6390 	addw	r3, pc, #1680	; 0x690
 800730c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007310:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007314:	f7f9 f970 	bl	80005f8 <__aeabi_dmul>
 8007318:	4602      	mov	r2, r0
 800731a:	460b      	mov	r3, r1
 800731c:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 8007320:	e03b      	b.n	800739a <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J2 == target) {
 8007322:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007326:	2b02      	cmp	r3, #2
 8007328:	d118      	bne.n	800735c <scaraInitLSPB+0x144>
		 v_design = V_DESIGN_J2*v_factor;
 800732a:	f20f 6368 	addw	r3, pc, #1640	; 0x668
 800732e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007332:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007336:	f7f9 f95f 	bl	80005f8 <__aeabi_dmul>
 800733a:	4602      	mov	r2, r0
 800733c:	460b      	mov	r3, r1
 800733e:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J2*a_factor;
 8007342:	f20f 6350 	addw	r3, pc, #1616	; 0x650
 8007346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800734e:	f7f9 f953 	bl	80005f8 <__aeabi_dmul>
 8007352:	4602      	mov	r2, r0
 8007354:	460b      	mov	r3, r1
 8007356:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 800735a:	e01e      	b.n	800739a <scaraInitLSPB+0x182>
	 } else if (TRAJECTORY_J3 == target) {
 800735c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007360:	2b03      	cmp	r3, #3
 8007362:	d118      	bne.n	8007396 <scaraInitLSPB+0x17e>
		 v_design = V_DESIGN_J3*v_factor;
 8007364:	f20f 633c 	addw	r3, pc, #1596	; 0x63c
 8007368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007370:	f7f9 f942 	bl	80005f8 <__aeabi_dmul>
 8007374:	4602      	mov	r2, r0
 8007376:	460b      	mov	r3, r1
 8007378:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 a_design = A_DESIGN_J3*a_factor;
 800737c:	f20f 6324 	addw	r3, pc, #1572	; 0x624
 8007380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007384:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007388:	f7f9 f936 	bl	80005f8 <__aeabi_dmul>
 800738c:	4602      	mov	r2, r0
 800738e:	460b      	mov	r3, r1
 8007390:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 8007394:	e001      	b.n	800739a <scaraInitLSPB+0x182>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 8007396:	2306      	movs	r3, #6
 8007398:	e2ef      	b.n	800797a <scaraInitLSPB+0x762>
	 }

	 q0 = 0;
 800739a:	f04f 0200 	mov.w	r2, #0
 800739e:	f04f 0300 	mov.w	r3, #0
 80073a2:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	 q1 = total_s;
 80073a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80073aa:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	 v0 = 0;
 80073ae:	f04f 0200 	mov.w	r2, #0
 80073b2:	f04f 0300 	mov.w	r3, #0
 80073b6:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	 v1 = 0;
 80073ba:	f04f 0200 	mov.w	r2, #0
 80073be:	f04f 0300 	mov.w	r3, #0
 80073c2:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

	 if ( q0 <= q1) {
 80073c6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80073ca:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80073ce:	f7f9 fb8f 	bl	8000af0 <__aeabi_dcmple>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d003      	beq.n	80073e0 <scaraInitLSPB+0x1c8>
		 dir = 1;
 80073d8:	2301      	movs	r3, #1
 80073da:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80073de:	e00c      	b.n	80073fa <scaraInitLSPB+0x1e2>
	 } else {
		 dir = -1;
 80073e0:	23ff      	movs	r3, #255	; 0xff
 80073e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		 q1 = -q1;
 80073e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80073ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80073ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80073f2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80073f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	 }

	 if (DUTY_MODE_INIT_QVT == modeinit) {
 80073fa:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80073fe:	2b01      	cmp	r3, #1
 8007400:	f040 809b 	bne.w	800753a <scaraInitLSPB+0x322>
		 double v_lower, v_upper, tc_upper, a_upper;
		 tf = lspb->Tf;
 8007404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007406:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800740a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		 // Avoid division by 0
		 if (tf > 0.001) {
 800740e:	f20f 539c 	addw	r3, pc, #1436	; 0x59c
 8007412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007416:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800741a:	f7f9 fb7d 	bl	8000b18 <__aeabi_dcmpgt>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d07e      	beq.n	8007522 <scaraInitLSPB+0x30a>
			 v_lower 	= (q1 - q0) / tf;
 8007424:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007428:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800742c:	f7f8 ff2c 	bl	8000288 <__aeabi_dsub>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	4610      	mov	r0, r2
 8007436:	4619      	mov	r1, r3
 8007438:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800743c:	f7f9 fa06 	bl	800084c <__aeabi_ddiv>
 8007440:	4602      	mov	r2, r0
 8007442:	460b      	mov	r3, r1
 8007444:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			 v_upper 	= 2*(q1 - q0) / tf;
 8007448:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800744c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007450:	f7f8 ff1a 	bl	8000288 <__aeabi_dsub>
 8007454:	4602      	mov	r2, r0
 8007456:	460b      	mov	r3, r1
 8007458:	4610      	mov	r0, r2
 800745a:	4619      	mov	r1, r3
 800745c:	4602      	mov	r2, r0
 800745e:	460b      	mov	r3, r1
 8007460:	f7f8 ff14 	bl	800028c <__adddf3>
 8007464:	4602      	mov	r2, r0
 8007466:	460b      	mov	r3, r1
 8007468:	4610      	mov	r0, r2
 800746a:	4619      	mov	r1, r3
 800746c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007470:	f7f9 f9ec 	bl	800084c <__aeabi_ddiv>
 8007474:	4602      	mov	r2, r0
 8007476:	460b      	mov	r3, r1
 8007478:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

			 if ( v_design < v_lower) {
 800747c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007480:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007484:	f7f9 fb2a 	bl	8000adc <__aeabi_dcmplt>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d001      	beq.n	8007492 <scaraInitLSPB+0x27a>
				 return SCARA_STATUS_ERROR_OVER_VELOC;
 800748e:	2309      	movs	r3, #9
 8007490:	e273      	b.n	800797a <scaraInitLSPB+0x762>
			 } else {
				 if ( v_upper <= v_design) {
 8007492:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8007496:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800749a:	f7f9 fb29 	bl	8000af0 <__aeabi_dcmple>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d003      	beq.n	80074ac <scaraInitLSPB+0x294>
					 v_design = v_upper;
 80074a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80074a8:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
				 }
				 // Avoid division by 0
				 if (v_design > 0.0000001) {
 80074ac:	f20f 5304 	addw	r3, pc, #1284	; 0x504
 80074b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b4:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80074b8:	f7f9 fb2e 	bl	8000b18 <__aeabi_dcmpgt>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d018      	beq.n	80074f4 <scaraInitLSPB+0x2dc>
					 tc_upper	= tf - (q1 - q0)/v_design;
 80074c2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80074c6:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80074ca:	f7f8 fedd 	bl	8000288 <__aeabi_dsub>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	4610      	mov	r0, r2
 80074d4:	4619      	mov	r1, r3
 80074d6:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80074da:	f7f9 f9b7 	bl	800084c <__aeabi_ddiv>
 80074de:	4602      	mov	r2, r0
 80074e0:	460b      	mov	r3, r1
 80074e2:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80074e6:	f7f8 fecf 	bl	8000288 <__aeabi_dsub>
 80074ea:	4602      	mov	r2, r0
 80074ec:	460b      	mov	r3, r1
 80074ee:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 80074f2:	e00b      	b.n	800750c <scaraInitLSPB+0x2f4>
				 } else {
					 tc_upper = tf / 2;
 80074f4:	f04f 0200 	mov.w	r2, #0
 80074f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80074fc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007500:	f7f9 f9a4 	bl	800084c <__aeabi_ddiv>
 8007504:	4602      	mov	r2, r0
 8007506:	460b      	mov	r3, r1
 8007508:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
				 }
				 a_upper	= v_design/tc_upper;
 800750c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007510:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007514:	f7f9 f99a 	bl	800084c <__aeabi_ddiv>
 8007518:	4602      	mov	r2, r0
 800751a:	460b      	mov	r3, r1
 800751c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8007520:	e00b      	b.n	800753a <scaraInitLSPB+0x322>
				//  } else {
				// 	 a_design = a_upper;
				//  }
			 }
		 } else {
			 v_design = 0;
 8007522:	f04f 0200 	mov.w	r2, #0
 8007526:	f04f 0300 	mov.w	r3, #0
 800752a:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
			 a_design = 0;
 800752e:	f04f 0200 	mov.w	r2, #0
 8007532:	f04f 0300 	mov.w	r3, #0
 8007536:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
		 }
	}

	 // Check condition trapezoidal ---> triangle
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 800753a:	f20f 4378 	addw	r3, pc, #1144	; 0x478
 800753e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007542:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8007546:	f7f9 fae7 	bl	8000b18 <__aeabi_dcmpgt>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 8196 	beq.w	800787e <scaraInitLSPB+0x666>
 8007552:	f20f 4360 	addw	r3, pc, #1120	; 0x460
 8007556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755a:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800755e:	f7f9 fadb 	bl	8000b18 <__aeabi_dcmpgt>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	f000 818a 	beq.w	800787e <scaraInitLSPB+0x666>
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 800756a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800756e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007572:	f7f8 fe89 	bl	8000288 <__aeabi_dsub>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	4614      	mov	r4, r2
 800757c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007580:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007584:	4620      	mov	r0, r4
 8007586:	4629      	mov	r1, r5
 8007588:	f7f9 f836 	bl	80005f8 <__aeabi_dmul>
 800758c:	4602      	mov	r2, r0
 800758e:	460b      	mov	r3, r1
 8007590:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8007594:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8007598:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800759c:	f7f9 f82c 	bl	80005f8 <__aeabi_dmul>
 80075a0:	4602      	mov	r2, r0
 80075a2:	460b      	mov	r3, r1
 80075a4:	e9c7 2300 	strd	r2, r3, [r7]
 80075a8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80075ac:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80075b0:	f7f9 f822 	bl	80005f8 <__aeabi_dmul>
 80075b4:	4602      	mov	r2, r0
 80075b6:	460b      	mov	r3, r1
 80075b8:	4614      	mov	r4, r2
 80075ba:	461d      	mov	r5, r3
 80075bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80075c0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80075c4:	f7f9 f818 	bl	80005f8 <__aeabi_dmul>
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	4620      	mov	r0, r4
 80075ce:	4629      	mov	r1, r5
 80075d0:	f7f8 fe5c 	bl	800028c <__adddf3>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	4610      	mov	r0, r2
 80075da:	4619      	mov	r1, r3
 80075dc:	f04f 0200 	mov.w	r2, #0
 80075e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80075e4:	f7f9 f932 	bl	800084c <__aeabi_ddiv>
 80075e8:	4602      	mov	r2, r0
 80075ea:	460b      	mov	r3, r1
 80075ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075f0:	f7f8 fe4a 	bl	8000288 <__aeabi_dsub>
 80075f4:	4602      	mov	r2, r0
 80075f6:	460b      	mov	r3, r1
 80075f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80075fc:	f7f9 fa78 	bl	8000af0 <__aeabi_dcmple>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d075      	beq.n	80076f2 <scaraInitLSPB+0x4da>
			 v_lim 	= sqrt(fabs(q1 - q0)*a_design + (v0*v0 + v1*v1)/2);
 8007606:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800760a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800760e:	f7f8 fe3b 	bl	8000288 <__aeabi_dsub>
 8007612:	4602      	mov	r2, r0
 8007614:	460b      	mov	r3, r1
 8007616:	4692      	mov	sl, r2
 8007618:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800761c:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007620:	4650      	mov	r0, sl
 8007622:	4659      	mov	r1, fp
 8007624:	f7f8 ffe8 	bl	80005f8 <__aeabi_dmul>
 8007628:	4602      	mov	r2, r0
 800762a:	460b      	mov	r3, r1
 800762c:	4614      	mov	r4, r2
 800762e:	461d      	mov	r5, r3
 8007630:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007634:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007638:	f7f8 ffde 	bl	80005f8 <__aeabi_dmul>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	4690      	mov	r8, r2
 8007642:	4699      	mov	r9, r3
 8007644:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007648:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800764c:	f7f8 ffd4 	bl	80005f8 <__aeabi_dmul>
 8007650:	4602      	mov	r2, r0
 8007652:	460b      	mov	r3, r1
 8007654:	4640      	mov	r0, r8
 8007656:	4649      	mov	r1, r9
 8007658:	f7f8 fe18 	bl	800028c <__adddf3>
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	4610      	mov	r0, r2
 8007662:	4619      	mov	r1, r3
 8007664:	f04f 0200 	mov.w	r2, #0
 8007668:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800766c:	f7f9 f8ee 	bl	800084c <__aeabi_ddiv>
 8007670:	4602      	mov	r2, r0
 8007672:	460b      	mov	r3, r1
 8007674:	4620      	mov	r0, r4
 8007676:	4629      	mov	r1, r5
 8007678:	f7f8 fe08 	bl	800028c <__adddf3>
 800767c:	4602      	mov	r2, r0
 800767e:	460b      	mov	r3, r1
 8007680:	ec43 2b17 	vmov	d7, r2, r3
 8007684:	eeb0 0a47 	vmov.f32	s0, s14
 8007688:	eef0 0a67 	vmov.f32	s1, s15
 800768c:	f013 f8e0 	bl	801a850 <sqrt>
 8007690:	ed87 0b26 	vstr	d0, [r7, #152]	; 0x98
			 ta		= (v_lim - v0)/a_design;
 8007694:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007698:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800769c:	f7f8 fdf4 	bl	8000288 <__aeabi_dsub>
 80076a0:	4602      	mov	r2, r0
 80076a2:	460b      	mov	r3, r1
 80076a4:	4610      	mov	r0, r2
 80076a6:	4619      	mov	r1, r3
 80076a8:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80076ac:	f7f9 f8ce 	bl	800084c <__aeabi_ddiv>
 80076b0:	4602      	mov	r2, r0
 80076b2:	460b      	mov	r3, r1
 80076b4:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			 td		= (v_lim - v1)/a_design;
 80076b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80076bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80076c0:	f7f8 fde2 	bl	8000288 <__aeabi_dsub>
 80076c4:	4602      	mov	r2, r0
 80076c6:	460b      	mov	r3, r1
 80076c8:	4610      	mov	r0, r2
 80076ca:	4619      	mov	r1, r3
 80076cc:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80076d0:	f7f9 f8bc 	bl	800084c <__aeabi_ddiv>
 80076d4:	4602      	mov	r2, r0
 80076d6:	460b      	mov	r3, r1
 80076d8:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			 tf		= ta + td;
 80076dc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80076e0:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80076e4:	f7f8 fdd2 	bl	800028c <__adddf3>
 80076e8:	4602      	mov	r2, r0
 80076ea:	460b      	mov	r3, r1
 80076ec:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 80076f0:	e0e3      	b.n	80078ba <scaraInitLSPB+0x6a2>
		 } else {
			 v_lim	= v_design;
 80076f2:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80076f6:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
			 ta		= (v_lim - v0)/a_design;
 80076fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80076fe:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007702:	f7f8 fdc1 	bl	8000288 <__aeabi_dsub>
 8007706:	4602      	mov	r2, r0
 8007708:	460b      	mov	r3, r1
 800770a:	4610      	mov	r0, r2
 800770c:	4619      	mov	r1, r3
 800770e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007712:	f7f9 f89b 	bl	800084c <__aeabi_ddiv>
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			 td		= (v_lim - v1)/a_design;
 800771e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007722:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007726:	f7f8 fdaf 	bl	8000288 <__aeabi_dsub>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	4610      	mov	r0, r2
 8007730:	4619      	mov	r1, r3
 8007732:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8007736:	f7f9 f889 	bl	800084c <__aeabi_ddiv>
 800773a:	4602      	mov	r2, r0
 800773c:	460b      	mov	r3, r1
 800773e:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 8007742:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8007746:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800774a:	f7f8 fd9d 	bl	8000288 <__aeabi_dsub>
 800774e:	4602      	mov	r2, r0
 8007750:	460b      	mov	r3, r1
 8007752:	4690      	mov	r8, r2
 8007754:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8007758:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 800775c:	4640      	mov	r0, r8
 800775e:	4649      	mov	r1, r9
 8007760:	f7f9 f874 	bl	800084c <__aeabi_ddiv>
 8007764:	4602      	mov	r2, r0
 8007766:	460b      	mov	r3, r1
 8007768:	4614      	mov	r4, r2
 800776a:	461d      	mov	r5, r3
 800776c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8007770:	4602      	mov	r2, r0
 8007772:	460b      	mov	r3, r1
 8007774:	f7f8 fd8a 	bl	800028c <__adddf3>
 8007778:	4602      	mov	r2, r0
 800777a:	460b      	mov	r3, r1
 800777c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007780:	f7f9 f864 	bl	800084c <__aeabi_ddiv>
 8007784:	4602      	mov	r2, r0
 8007786:	460b      	mov	r3, r1
 8007788:	4690      	mov	r8, r2
 800778a:	4699      	mov	r9, r3
 800778c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007790:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007794:	f7f9 f85a 	bl	800084c <__aeabi_ddiv>
 8007798:	4602      	mov	r2, r0
 800779a:	460b      	mov	r3, r1
 800779c:	f04f 0000 	mov.w	r0, #0
 80077a0:	497b      	ldr	r1, [pc, #492]	; (8007990 <scaraInitLSPB+0x778>)
 80077a2:	f7f8 fd71 	bl	8000288 <__aeabi_dsub>
 80077a6:	4602      	mov	r2, r0
 80077a8:	460b      	mov	r3, r1
 80077aa:	4640      	mov	r0, r8
 80077ac:	4649      	mov	r1, r9
 80077ae:	f7f8 ff23 	bl	80005f8 <__aeabi_dmul>
 80077b2:	4602      	mov	r2, r0
 80077b4:	460b      	mov	r3, r1
 80077b6:	4690      	mov	r8, r2
 80077b8:	4699      	mov	r9, r3
 80077ba:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80077be:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80077c2:	f7f9 f843 	bl	800084c <__aeabi_ddiv>
 80077c6:	4602      	mov	r2, r0
 80077c8:	460b      	mov	r3, r1
 80077ca:	f04f 0000 	mov.w	r0, #0
 80077ce:	4970      	ldr	r1, [pc, #448]	; (8007990 <scaraInitLSPB+0x778>)
 80077d0:	f7f8 fd5a 	bl	8000288 <__aeabi_dsub>
 80077d4:	4602      	mov	r2, r0
 80077d6:	460b      	mov	r3, r1
 80077d8:	4640      	mov	r0, r8
 80077da:	4649      	mov	r1, r9
 80077dc:	f7f8 ff0c 	bl	80005f8 <__aeabi_dmul>
 80077e0:	4602      	mov	r2, r0
 80077e2:	460b      	mov	r3, r1
 80077e4:	4620      	mov	r0, r4
 80077e6:	4629      	mov	r1, r5
 80077e8:	f7f8 fd50 	bl	800028c <__adddf3>
 80077ec:	4602      	mov	r2, r0
 80077ee:	460b      	mov	r3, r1
 80077f0:	4614      	mov	r4, r2
 80077f2:	461d      	mov	r5, r3
							+ v_lim/(2*a_design)*(1 - v1/v_lim)*(1 - v1/v_lim);
 80077f4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80077f8:	4602      	mov	r2, r0
 80077fa:	460b      	mov	r3, r1
 80077fc:	f7f8 fd46 	bl	800028c <__adddf3>
 8007800:	4602      	mov	r2, r0
 8007802:	460b      	mov	r3, r1
 8007804:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007808:	f7f9 f820 	bl	800084c <__aeabi_ddiv>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	4690      	mov	r8, r2
 8007812:	4699      	mov	r9, r3
 8007814:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007818:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800781c:	f7f9 f816 	bl	800084c <__aeabi_ddiv>
 8007820:	4602      	mov	r2, r0
 8007822:	460b      	mov	r3, r1
 8007824:	f04f 0000 	mov.w	r0, #0
 8007828:	4959      	ldr	r1, [pc, #356]	; (8007990 <scaraInitLSPB+0x778>)
 800782a:	f7f8 fd2d 	bl	8000288 <__aeabi_dsub>
 800782e:	4602      	mov	r2, r0
 8007830:	460b      	mov	r3, r1
 8007832:	4640      	mov	r0, r8
 8007834:	4649      	mov	r1, r9
 8007836:	f7f8 fedf 	bl	80005f8 <__aeabi_dmul>
 800783a:	4602      	mov	r2, r0
 800783c:	460b      	mov	r3, r1
 800783e:	4690      	mov	r8, r2
 8007840:	4699      	mov	r9, r3
 8007842:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007846:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800784a:	f7f8 ffff 	bl	800084c <__aeabi_ddiv>
 800784e:	4602      	mov	r2, r0
 8007850:	460b      	mov	r3, r1
 8007852:	f04f 0000 	mov.w	r0, #0
 8007856:	494e      	ldr	r1, [pc, #312]	; (8007990 <scaraInitLSPB+0x778>)
 8007858:	f7f8 fd16 	bl	8000288 <__aeabi_dsub>
 800785c:	4602      	mov	r2, r0
 800785e:	460b      	mov	r3, r1
 8007860:	4640      	mov	r0, r8
 8007862:	4649      	mov	r1, r9
 8007864:	f7f8 fec8 	bl	80005f8 <__aeabi_dmul>
 8007868:	4602      	mov	r2, r0
 800786a:	460b      	mov	r3, r1
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 800786c:	4620      	mov	r0, r4
 800786e:	4629      	mov	r1, r5
 8007870:	f7f8 fd0c 	bl	800028c <__adddf3>
 8007874:	4602      	mov	r2, r0
 8007876:	460b      	mov	r3, r1
 8007878:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 800787c:	e01d      	b.n	80078ba <scaraInitLSPB+0x6a2>
		 }
	 } else {
		 v_lim	= 0;
 800787e:	f04f 0200 	mov.w	r2, #0
 8007882:	f04f 0300 	mov.w	r3, #0
 8007886:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
		 ta = tf/2;
 800788a:	f04f 0200 	mov.w	r2, #0
 800788e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007892:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8007896:	f7f8 ffd9 	bl	800084c <__aeabi_ddiv>
 800789a:	4602      	mov	r2, r0
 800789c:	460b      	mov	r3, r1
 800789e:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
		 td = tf/2;
 80078a2:	f04f 0200 	mov.w	r2, #0
 80078a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80078aa:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80078ae:	f7f8 ffcd 	bl	800084c <__aeabi_ddiv>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	 }

	 no_sample = ceilf(tf / T_SAMPLING); // ceiling
 80078ba:	a333      	add	r3, pc, #204	; (adr r3, 8007988 <scaraInitLSPB+0x770>)
 80078bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80078c4:	f7f8 ffc2 	bl	800084c <__aeabi_ddiv>
 80078c8:	4602      	mov	r2, r0
 80078ca:	460b      	mov	r3, r1
 80078cc:	4610      	mov	r0, r2
 80078ce:	4619      	mov	r1, r3
 80078d0:	f7f9 f98a 	bl	8000be8 <__aeabi_d2f>
 80078d4:	4603      	mov	r3, r0
 80078d6:	ee00 3a10 	vmov	s0, r3
 80078da:	f012 ff75 	bl	801a7c8 <ceilf>
 80078de:	eef0 7a40 	vmov.f32	s15, s0
 80078e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078e6:	ee17 3a90 	vmov	r3, s15
 80078ea:	637b      	str	r3, [r7, #52]	; 0x34
	 // Init lspb params
	 lspb->dir= dir;
 80078ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ee:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80078f2:	701a      	strb	r2, [r3, #0]
	 lspb->s0 = q0;
 80078f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80078f6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80078fa:	e9c1 2302 	strd	r2, r3, [r1, #8]
	 lspb->s1 = q1;
 80078fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007900:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8007904:	e9c1 2304 	strd	r2, r3, [r1, #16]
	 lspb->Ta = ta;
 8007908:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800790a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800790e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	 lspb->Td = td;
 8007912:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007914:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8007918:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	 lspb->Tf = tf;
 800791c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800791e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007922:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	 lspb->a_design = a_design;
 8007926:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007928:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800792c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	 lspb->v_design = v_design;
 8007930:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007932:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8007936:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	 lspb->v_lim = v_lim;
 800793a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800793c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8007940:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	 lspb->v0 = v0;
 8007944:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007946:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800794a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	 lspb->v1 = v1;
 800794e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007950:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007954:	e9c1 2308 	strd	r2, r3, [r1, #32]
	 lspb->num_of_sampling = no_sample;
 8007958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800795a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800795c:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 800795e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007960:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007966:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800796a:	f7f8 fc8d 	bl	8000288 <__aeabi_dsub>
 800796e:	4602      	mov	r2, r0
 8007970:	460b      	mov	r3, r1
 8007972:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007974:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

	 return SCARA_STATUS_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	37b0      	adds	r7, #176	; 0xb0
 800797e:	46bd      	mov	sp, r7
 8007980:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007984:	f3af 8000 	nop.w
 8007988:	40000000 	.word	0x40000000
 800798c:	3f847ae1 	.word	0x3f847ae1
 8007990:	3ff00000 	.word	0x3ff00000
 8007994:	00000000 	.word	0x00000000
 8007998:	405c2000 	.word	0x405c2000
 800799c:	14000000 	.word	0x14000000
 80079a0:	4000f6f0 	.word	0x4000f6f0
 80079a4:	6b259425 	.word	0x6b259425
 80079a8:	40069b91 	.word	0x40069b91
 80079ac:	d2f1a9fc 	.word	0xd2f1a9fc
 80079b0:	3f50624d 	.word	0x3f50624d
 80079b4:	9abcaf48 	.word	0x9abcaf48
 80079b8:	3e7ad7f2 	.word	0x3e7ad7f2
 80079bc:	00000000 	.word	0x00000000

080079c0 <scaraInitScurve>:
SCARA_StatusTypeDef	scaraInitScurve		(Trajectory_Scurve_TypeDef *scurve,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit,
										double v_factor,
										double a_factor) {
 80079c0:	b5b0      	push	{r4, r5, r7, lr}
 80079c2:	b0ba      	sub	sp, #232	; 0xe8
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	61f8      	str	r0, [r7, #28]
 80079c8:	460b      	mov	r3, r1
 80079ca:	ed87 0b04 	vstr	d0, [r7, #16]
 80079ce:	ed87 1b02 	vstr	d1, [r7, #8]
 80079d2:	ed87 2b00 	vstr	d2, [r7]
 80079d6:	76fb      	strb	r3, [r7, #27]
 80079d8:	4613      	mov	r3, r2
 80079da:	76bb      	strb	r3, [r7, #26]
	 double v_design, a_design, q0, q1, v0, v1, v_lim, j_max, tm, tc, tf, dir;
	 double v_1, s_1, v_2, s_2, v_3, s_3, v_4, s_4;
	 uint32_t	 no_sample;
	 uint8_t	 no_phases;

	 if ( TRAJECTORY_3D == target) {
 80079dc:	7efb      	ldrb	r3, [r7, #27]
 80079de:	2b04      	cmp	r3, #4
 80079e0:	d117      	bne.n	8007a12 <scaraInitScurve+0x52>
		 v_design = V_DESIGN_3D*v_factor;
 80079e2:	f20f 4310 	addw	r3, pc, #1040	; 0x410
 80079e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80079ee:	f7f8 fe03 	bl	80005f8 <__aeabi_dmul>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_3D*a_factor;
 80079fa:	a3fe      	add	r3, pc, #1016	; (adr r3, 8007df4 <scaraInitScurve+0x434>)
 80079fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a04:	f7f8 fdf8 	bl	80005f8 <__aeabi_dmul>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8007a10:	e083      	b.n	8007b1a <scaraInitScurve+0x15a>
	 } else if (TRAJECTORY_ROLL == target) {
 8007a12:	7efb      	ldrb	r3, [r7, #27]
 8007a14:	2b05      	cmp	r3, #5
 8007a16:	d116      	bne.n	8007a46 <scaraInitScurve+0x86>
		 v_design = V_DESIGN_ROLL*v_factor;
 8007a18:	a3f8      	add	r3, pc, #992	; (adr r3, 8007dfc <scaraInitScurve+0x43c>)
 8007a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007a22:	f7f8 fde9 	bl	80005f8 <__aeabi_dmul>
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_ROLL*a_factor;
 8007a2e:	a3f3      	add	r3, pc, #972	; (adr r3, 8007dfc <scaraInitScurve+0x43c>)
 8007a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a38:	f7f8 fdde 	bl	80005f8 <__aeabi_dmul>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	460b      	mov	r3, r1
 8007a40:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8007a44:	e069      	b.n	8007b1a <scaraInitScurve+0x15a>
	 } else if (TRAJECTORY_J0 == target) {
 8007a46:	7efb      	ldrb	r3, [r7, #27]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d116      	bne.n	8007a7a <scaraInitScurve+0xba>
		 v_design = V_DESIGN_J0*v_factor;
 8007a4c:	a3eb      	add	r3, pc, #940	; (adr r3, 8007dfc <scaraInitScurve+0x43c>)
 8007a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007a56:	f7f8 fdcf 	bl	80005f8 <__aeabi_dmul>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_J0*a_factor;
 8007a62:	a3e6      	add	r3, pc, #920	; (adr r3, 8007dfc <scaraInitScurve+0x43c>)
 8007a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a6c:	f7f8 fdc4 	bl	80005f8 <__aeabi_dmul>
 8007a70:	4602      	mov	r2, r0
 8007a72:	460b      	mov	r3, r1
 8007a74:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8007a78:	e04f      	b.n	8007b1a <scaraInitScurve+0x15a>
	 } else if (TRAJECTORY_J1 == target) {
 8007a7a:	7efb      	ldrb	r3, [r7, #27]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d116      	bne.n	8007aae <scaraInitScurve+0xee>
		 v_design = V_DESIGN_J1*v_factor;
 8007a80:	a3de      	add	r3, pc, #888	; (adr r3, 8007dfc <scaraInitScurve+0x43c>)
 8007a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a86:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007a8a:	f7f8 fdb5 	bl	80005f8 <__aeabi_dmul>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	460b      	mov	r3, r1
 8007a92:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_J1*a_factor;
 8007a96:	a3d9      	add	r3, pc, #868	; (adr r3, 8007dfc <scaraInitScurve+0x43c>)
 8007a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007aa0:	f7f8 fdaa 	bl	80005f8 <__aeabi_dmul>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	460b      	mov	r3, r1
 8007aa8:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8007aac:	e035      	b.n	8007b1a <scaraInitScurve+0x15a>
	 } else if (TRAJECTORY_J2 == target) {
 8007aae:	7efb      	ldrb	r3, [r7, #27]
 8007ab0:	2b02      	cmp	r3, #2
 8007ab2:	d116      	bne.n	8007ae2 <scaraInitScurve+0x122>
		 v_design = V_DESIGN_J2*v_factor;
 8007ab4:	a3cf      	add	r3, pc, #828	; (adr r3, 8007df4 <scaraInitScurve+0x434>)
 8007ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007abe:	f7f8 fd9b 	bl	80005f8 <__aeabi_dmul>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	460b      	mov	r3, r1
 8007ac6:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_J2*a_factor;
 8007aca:	a3ca      	add	r3, pc, #808	; (adr r3, 8007df4 <scaraInitScurve+0x434>)
 8007acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007ad4:	f7f8 fd90 	bl	80005f8 <__aeabi_dmul>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	460b      	mov	r3, r1
 8007adc:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8007ae0:	e01b      	b.n	8007b1a <scaraInitScurve+0x15a>
	 } else if (TRAJECTORY_J3 == target) {
 8007ae2:	7efb      	ldrb	r3, [r7, #27]
 8007ae4:	2b03      	cmp	r3, #3
 8007ae6:	d116      	bne.n	8007b16 <scaraInitScurve+0x156>
		 v_design = V_DESIGN_J3*v_factor;
 8007ae8:	a3c6      	add	r3, pc, #792	; (adr r3, 8007e04 <scaraInitScurve+0x444>)
 8007aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007af2:	f7f8 fd81 	bl	80005f8 <__aeabi_dmul>
 8007af6:	4602      	mov	r2, r0
 8007af8:	460b      	mov	r3, r1
 8007afa:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
		 a_design = A_DESIGN_J3*a_factor;
 8007afe:	a3c1      	add	r3, pc, #772	; (adr r3, 8007e04 <scaraInitScurve+0x444>)
 8007b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007b08:	f7f8 fd76 	bl	80005f8 <__aeabi_dmul>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	460b      	mov	r3, r1
 8007b10:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8007b14:	e001      	b.n	8007b1a <scaraInitScurve+0x15a>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 8007b16:	2306      	movs	r3, #6
 8007b18:	e2bb      	b.n	8008092 <scaraInitScurve+0x6d2>
	 }

	 v0 = 0;
 8007b1a:	f04f 0200 	mov.w	r2, #0
 8007b1e:	f04f 0300 	mov.w	r3, #0
 8007b22:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
	 v1 = 0;
 8007b26:	f04f 0200 	mov.w	r2, #0
 8007b2a:	f04f 0300 	mov.w	r3, #0
 8007b2e:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	 q0 = 0;
 8007b32:	f04f 0200 	mov.w	r2, #0
 8007b36:	f04f 0300 	mov.w	r3, #0
 8007b3a:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	 q1 = total_s;
 8007b3e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007b42:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0

	 if ( total_s < 0) {
 8007b46:	f04f 0200 	mov.w	r2, #0
 8007b4a:	f04f 0300 	mov.w	r3, #0
 8007b4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007b52:	f7f8 ffc3 	bl	8000adc <__aeabi_dcmplt>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d015      	beq.n	8007b88 <scaraInitScurve+0x1c8>
		 dir = -1;
 8007b5c:	f04f 0200 	mov.w	r2, #0
 8007b60:	4ba1      	ldr	r3, [pc, #644]	; (8007de8 <scaraInitScurve+0x428>)
 8007b62:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
		 q1 = -q1;
 8007b66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007b6a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b72:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007b76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		 total_s = -total_s;
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	613b      	str	r3, [r7, #16]
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007b84:	617b      	str	r3, [r7, #20]
 8007b86:	e004      	b.n	8007b92 <scaraInitScurve+0x1d2>
	 } else {
		 dir = 1;
 8007b88:	f04f 0200 	mov.w	r2, #0
 8007b8c:	4b97      	ldr	r3, [pc, #604]	; (8007dec <scaraInitScurve+0x42c>)
 8007b8e:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	 }


	 if (DUTY_MODE_INIT_QVT == modeinit) {
 8007b92:	7ebb      	ldrb	r3, [r7, #26]
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d17f      	bne.n	8007c98 <scaraInitScurve+0x2d8>
		 double t_upper, v_upper, a_upper;
		 tf = scurve->Tf;
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8007b9e:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
		 // Avoid division by 0
		 if (tf > 0.001) {
 8007ba2:	a38d      	add	r3, pc, #564	; (adr r3, 8007dd8 <scaraInitScurve+0x418>)
 8007ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba8:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007bac:	f7f8 ffb4 	bl	8000b18 <__aeabi_dcmpgt>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d064      	beq.n	8007c80 <scaraInitScurve+0x2c0>
			 // Assume 4 phase
			 t_upper = tf / 4;
 8007bb6:	f04f 0200 	mov.w	r2, #0
 8007bba:	4b8d      	ldr	r3, [pc, #564]	; (8007df0 <scaraInitScurve+0x430>)
 8007bbc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007bc0:	f7f8 fe44 	bl	800084c <__aeabi_ddiv>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
			 v_upper = total_s / (2*t_upper);
 8007bcc:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	f7f8 fb5a 	bl	800028c <__adddf3>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007be0:	f7f8 fe34 	bl	800084c <__aeabi_ddiv>
 8007be4:	4602      	mov	r2, r0
 8007be6:	460b      	mov	r3, r1
 8007be8:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
			 // Check 4 phase --> 5 phase
			 if ( v_upper > v_design) {
 8007bec:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8007bf0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8007bf4:	f7f8 ff90 	bl	8000b18 <__aeabi_dcmpgt>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d022      	beq.n	8007c44 <scaraInitScurve+0x284>
				 t_upper = tf/2 - total_s/(2*v_design);
 8007bfe:	f04f 0200 	mov.w	r2, #0
 8007c02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c06:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007c0a:	f7f8 fe1f 	bl	800084c <__aeabi_ddiv>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	460b      	mov	r3, r1
 8007c12:	4614      	mov	r4, r2
 8007c14:	461d      	mov	r5, r3
 8007c16:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	f7f8 fb35 	bl	800028c <__adddf3>
 8007c22:	4602      	mov	r2, r0
 8007c24:	460b      	mov	r3, r1
 8007c26:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007c2a:	f7f8 fe0f 	bl	800084c <__aeabi_ddiv>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	4620      	mov	r0, r4
 8007c34:	4629      	mov	r1, r5
 8007c36:	f7f8 fb27 	bl	8000288 <__aeabi_dsub>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
 8007c42:	e003      	b.n	8007c4c <scaraInitScurve+0x28c>
			 } else {
				 v_design = v_upper;
 8007c44:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007c48:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
			 }
			 a_upper  = v_design / t_upper;
 8007c4c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8007c50:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007c54:	f7f8 fdfa 	bl	800084c <__aeabi_ddiv>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	460b      	mov	r3, r1
 8007c5c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
			 if ( a_upper > a_design) {
 8007c60:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8007c64:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007c68:	f7f8 ff56 	bl	8000b18 <__aeabi_dcmpgt>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <scaraInitScurve+0x2b6>
				 return SCARA_STATUS_ERROR_OVER_ACCEL;
 8007c72:	230a      	movs	r3, #10
 8007c74:	e20d      	b.n	8008092 <scaraInitScurve+0x6d2>
			 } else {
				 a_design = a_upper;
 8007c76:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007c7a:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8007c7e:	e00b      	b.n	8007c98 <scaraInitScurve+0x2d8>
			 }
		 } else {
			 v_design = 0;
 8007c80:	f04f 0200 	mov.w	r2, #0
 8007c84:	f04f 0300 	mov.w	r3, #0
 8007c88:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
			 a_design = 0;
 8007c8c:	f04f 0200 	mov.w	r2, #0
 8007c90:	f04f 0300 	mov.w	r3, #0
 8007c94:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
		 }
	 }
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 8007c98:	a351      	add	r3, pc, #324	; (adr r3, 8007de0 <scaraInitScurve+0x420>)
 8007c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9e:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8007ca2:	f7f8 ff39 	bl	8000b18 <__aeabi_dcmpgt>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f000 80af 	beq.w	8007e0c <scaraInitScurve+0x44c>
 8007cae:	a34c      	add	r3, pc, #304	; (adr r3, 8007de0 <scaraInitScurve+0x420>)
 8007cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007cb8:	f7f8 ff2e 	bl	8000b18 <__aeabi_dcmpgt>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f000 80a4 	beq.w	8007e0c <scaraInitScurve+0x44c>
		 no_phases = 5;
 8007cc4:	2305      	movs	r3, #5
 8007cc6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		 tm = v_design/a_design;
 8007cca:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8007cce:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007cd2:	f7f8 fdbb 	bl	800084c <__aeabi_ddiv>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	460b      	mov	r3, r1
 8007cda:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
		 tc = total_s/v_design - 2*tm;
 8007cde:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8007ce2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007ce6:	f7f8 fdb1 	bl	800084c <__aeabi_ddiv>
 8007cea:	4602      	mov	r2, r0
 8007cec:	460b      	mov	r3, r1
 8007cee:	4614      	mov	r4, r2
 8007cf0:	461d      	mov	r5, r3
 8007cf2:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	f7f8 fac7 	bl	800028c <__adddf3>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	460b      	mov	r3, r1
 8007d02:	4620      	mov	r0, r4
 8007d04:	4629      	mov	r1, r5
 8007d06:	f7f8 fabf 	bl	8000288 <__aeabi_dsub>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
		 // Check condition 5 phase ---> 4 phase
		 if (tc < 0.0) {
 8007d12:	f04f 0200 	mov.w	r2, #0
 8007d16:	f04f 0300 	mov.w	r3, #0
 8007d1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007d1e:	f7f8 fedd 	bl	8000adc <__aeabi_dcmplt>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d020      	beq.n	8007d6a <scaraInitScurve+0x3aa>
			 tc = 0;
 8007d28:	f04f 0200 	mov.w	r2, #0
 8007d2c:	f04f 0300 	mov.w	r3, #0
 8007d30:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
			 no_phases = 4;
 8007d34:	2304      	movs	r3, #4
 8007d36:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			 tm = sqrt(total_s/(2*a_design));
 8007d3a:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8007d3e:	4602      	mov	r2, r0
 8007d40:	460b      	mov	r3, r1
 8007d42:	f7f8 faa3 	bl	800028c <__adddf3>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007d4e:	f7f8 fd7d 	bl	800084c <__aeabi_ddiv>
 8007d52:	4602      	mov	r2, r0
 8007d54:	460b      	mov	r3, r1
 8007d56:	ec43 2b17 	vmov	d7, r2, r3
 8007d5a:	eeb0 0a47 	vmov.f32	s0, s14
 8007d5e:	eef0 0a67 	vmov.f32	s1, s15
 8007d62:	f012 fd75 	bl	801a850 <sqrt>
 8007d66:	ed87 0b2e 	vstr	d0, [r7, #184]	; 0xb8
		 }
		 if (tm < 0.001) {
 8007d6a:	a31b      	add	r3, pc, #108	; (adr r3, 8007dd8 <scaraInitScurve+0x418>)
 8007d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d70:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8007d74:	f7f8 feb2 	bl	8000adc <__aeabi_dcmplt>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d006      	beq.n	8007d8c <scaraInitScurve+0x3cc>
			 j_max = 0;
 8007d7e:	f04f 0200 	mov.w	r2, #0
 8007d82:	f04f 0300 	mov.w	r3, #0
 8007d86:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
 8007d8a:	e009      	b.n	8007da0 <scaraInitScurve+0x3e0>
		 } else {
			 j_max = a_design/tm;
 8007d8c:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007d90:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8007d94:	f7f8 fd5a 	bl	800084c <__aeabi_ddiv>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
		 }
		 v_lim = a_design*tm;
 8007da0:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007da4:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8007da8:	f7f8 fc26 	bl	80005f8 <__aeabi_dmul>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
		 tf    = 4*tm + tc;
 8007db4:	f04f 0200 	mov.w	r2, #0
 8007db8:	4b0d      	ldr	r3, [pc, #52]	; (8007df0 <scaraInitScurve+0x430>)
 8007dba:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8007dbe:	f7f8 fc1b 	bl	80005f8 <__aeabi_dmul>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007dca:	f7f8 fa5f 	bl	800028c <__adddf3>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
 8007dd6:	e039      	b.n	8007e4c <scaraInitScurve+0x48c>
 8007dd8:	d2f1a9fc 	.word	0xd2f1a9fc
 8007ddc:	3f50624d 	.word	0x3f50624d
 8007de0:	9abcaf48 	.word	0x9abcaf48
 8007de4:	3e7ad7f2 	.word	0x3e7ad7f2
 8007de8:	bff00000 	.word	0xbff00000
 8007dec:	3ff00000 	.word	0x3ff00000
 8007df0:	40100000 	.word	0x40100000
 8007df4:	00000000 	.word	0x00000000
 8007df8:	405c2000 	.word	0x405c2000
 8007dfc:	14000000 	.word	0x14000000
 8007e00:	4000f6f0 	.word	0x4000f6f0
 8007e04:	6b259425 	.word	0x6b259425
 8007e08:	40069b91 	.word	0x40069b91
	 } else {
		 j_max = 0;
 8007e0c:	f04f 0200 	mov.w	r2, #0
 8007e10:	f04f 0300 	mov.w	r3, #0
 8007e14:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
		 tc = 0;
 8007e18:	f04f 0200 	mov.w	r2, #0
 8007e1c:	f04f 0300 	mov.w	r3, #0
 8007e20:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
		 no_phases = 4;
 8007e24:	2304      	movs	r3, #4
 8007e26:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		 tm = tf / 4;
 8007e2a:	f04f 0200 	mov.w	r2, #0
 8007e2e:	4b9e      	ldr	r3, [pc, #632]	; (80080a8 <scaraInitScurve+0x6e8>)
 8007e30:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007e34:	f7f8 fd0a 	bl	800084c <__aeabi_ddiv>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
		 v_lim = 0;
 8007e40:	f04f 0200 	mov.w	r2, #0
 8007e44:	f04f 0300 	mov.w	r3, #0
 8007e48:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
	 }

	 no_sample = ceil(tf / T_SAMPLING);
 8007e4c:	a394      	add	r3, pc, #592	; (adr r3, 80080a0 <scaraInitScurve+0x6e0>)
 8007e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e52:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007e56:	f7f8 fcf9 	bl	800084c <__aeabi_ddiv>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	ec43 2b17 	vmov	d7, r2, r3
 8007e62:	eeb0 0a47 	vmov.f32	s0, s14
 8007e66:	eef0 0a67 	vmov.f32	s1, s15
 8007e6a:	f012 fb3d 	bl	801a4e8 <ceil>
 8007e6e:	ec53 2b10 	vmov	r2, r3, d0
 8007e72:	4610      	mov	r0, r2
 8007e74:	4619      	mov	r1, r3
 8007e76:	f7f8 fe97 	bl	8000ba8 <__aeabi_d2uiz>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	667b      	str	r3, [r7, #100]	; 0x64
	 v_1 = 0.5*j_max*tm*tm;
 8007e7e:	f04f 0200 	mov.w	r2, #0
 8007e82:	4b8a      	ldr	r3, [pc, #552]	; (80080ac <scaraInitScurve+0x6ec>)
 8007e84:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8007e88:	f7f8 fbb6 	bl	80005f8 <__aeabi_dmul>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	4610      	mov	r0, r2
 8007e92:	4619      	mov	r1, r3
 8007e94:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007e98:	f7f8 fbae 	bl	80005f8 <__aeabi_dmul>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	460b      	mov	r3, r1
 8007ea0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8007ea4:	f7f8 fba8 	bl	80005f8 <__aeabi_dmul>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	 s_1 = j_max*tm*tm*tm/6;
 8007eb0:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007eb4:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8007eb8:	f7f8 fb9e 	bl	80005f8 <__aeabi_dmul>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	460b      	mov	r3, r1
 8007ec0:	4610      	mov	r0, r2
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007ec8:	f7f8 fb96 	bl	80005f8 <__aeabi_dmul>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	4610      	mov	r0, r2
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007ed8:	f7f8 fb8e 	bl	80005f8 <__aeabi_dmul>
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4610      	mov	r0, r2
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	f04f 0200 	mov.w	r2, #0
 8007ee8:	4b71      	ldr	r3, [pc, #452]	; (80080b0 <scaraInitScurve+0x6f0>)
 8007eea:	f7f8 fcaf 	bl	800084c <__aeabi_ddiv>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	 v_2 = j_max*tm*tm;
 8007ef6:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007efa:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8007efe:	f7f8 fb7b 	bl	80005f8 <__aeabi_dmul>
 8007f02:	4602      	mov	r2, r0
 8007f04:	460b      	mov	r3, r1
 8007f06:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8007f0a:	f7f8 fb75 	bl	80005f8 <__aeabi_dmul>
 8007f0e:	4602      	mov	r2, r0
 8007f10:	460b      	mov	r3, r1
 8007f12:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	 s_2 = v_2*tm;
 8007f16:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007f1a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007f1e:	f7f8 fb6b 	bl	80005f8 <__aeabi_dmul>
 8007f22:	4602      	mov	r2, r0
 8007f24:	460b      	mov	r3, r1
 8007f26:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	 v_3 = v_2;
 8007f2a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007f2e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	 s_3 = s_2 + v_2*tc;
 8007f32:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8007f36:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007f3a:	f7f8 fb5d 	bl	80005f8 <__aeabi_dmul>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	460b      	mov	r3, r1
 8007f42:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007f46:	f7f8 f9a1 	bl	800028c <__adddf3>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	 v_4 = v_1;
 8007f52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007f56:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	 s_4 = s_3 + s_2 - s_1;
 8007f5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007f5e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007f62:	f7f8 f993 	bl	800028c <__adddf3>
 8007f66:	4602      	mov	r2, r0
 8007f68:	460b      	mov	r3, r1
 8007f6a:	4610      	mov	r0, r2
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007f72:	f7f8 f989 	bl	8000288 <__aeabi_dsub>
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	e9c7 2308 	strd	r2, r3, [r7, #32]

	 scurve->Tc = tc;
 8007f7e:	69f9      	ldr	r1, [r7, #28]
 8007f80:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8007f84:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	 scurve->Tf = tf;
 8007f88:	69f9      	ldr	r1, [r7, #28]
 8007f8a:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8007f8e:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	 scurve->Tm = tm;
 8007f92:	69f9      	ldr	r1, [r7, #28]
 8007f94:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8007f98:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	 scurve->a_design = a_design;
 8007f9c:	69f9      	ldr	r1, [r7, #28]
 8007f9e:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8007fa2:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	 scurve->v_design = v_design;
 8007fa6:	69f9      	ldr	r1, [r7, #28]
 8007fa8:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8007fac:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	 scurve->v_lim = v_lim;
 8007fb0:	69f9      	ldr	r1, [r7, #28]
 8007fb2:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 8007fb6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	 scurve->v0 = v0;
 8007fba:	69f9      	ldr	r1, [r7, #28]
 8007fbc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007fc0:	e9c1 2306 	strd	r2, r3, [r1, #24]
	 scurve->v1 = v1;
 8007fc4:	69f9      	ldr	r1, [r7, #28]
 8007fc6:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8007fca:	e9c1 2308 	strd	r2, r3, [r1, #32]
	 scurve->j_max = j_max;
 8007fce:	69f9      	ldr	r1, [r7, #28]
 8007fd0:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8007fd4:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	 scurve->s0   = q0;
 8007fd8:	69f9      	ldr	r1, [r7, #28]
 8007fda:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007fde:	e9c1 2302 	strd	r2, r3, [r1, #8]
	 scurve->s1   = q1;
 8007fe2:	69f9      	ldr	r1, [r7, #28]
 8007fe4:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8007fe8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	 scurve->num_of_phase = no_phases;
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	f897 209f 	ldrb.w	r2, [r7, #159]	; 0x9f
 8007ff2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	 scurve->num_of_sampling = no_sample;
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007ffa:	669a      	str	r2, [r3, #104]	; 0x68
	 scurve->total_s = total_s;
 8007ffc:	69f9      	ldr	r1, [r7, #28]
 8007ffe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008002:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	 scurve->dir = dir;
 8008006:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800800a:	f7f8 fda5 	bl	8000b58 <__aeabi_d2iz>
 800800e:	4603      	mov	r3, r0
 8008010:	b25a      	sxtb	r2, r3
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	701a      	strb	r2, [r3, #0]

	 scurve->a_current = 0;
 8008016:	69f9      	ldr	r1, [r7, #28]
 8008018:	f04f 0200 	mov.w	r2, #0
 800801c:	f04f 0300 	mov.w	r3, #0
 8008020:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
	 scurve->v_current = 0;
 8008024:	69f9      	ldr	r1, [r7, #28]
 8008026:	f04f 0200 	mov.w	r2, #0
 800802a:	f04f 0300 	mov.w	r3, #0
 800802e:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
	 scurve->s_current = 0;
 8008032:	69f9      	ldr	r1, [r7, #28]
 8008034:	f04f 0200 	mov.w	r2, #0
 8008038:	f04f 0300 	mov.w	r3, #0
 800803c:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
	 scurve->v_1 = v_1;
 8008040:	69f9      	ldr	r1, [r7, #28]
 8008042:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008046:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	 scurve->v_2 = v_2;
 800804a:	69f9      	ldr	r1, [r7, #28]
 800804c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008050:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	 scurve->v_3 = v_3;
 8008054:	69f9      	ldr	r1, [r7, #28]
 8008056:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800805a:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
	 scurve->v_4 = v_4;
 800805e:	69f9      	ldr	r1, [r7, #28]
 8008060:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008064:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
	 scurve->s_1 = s_1;
 8008068:	69f9      	ldr	r1, [r7, #28]
 800806a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800806e:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	 scurve->s_2 = s_2;
 8008072:	69f9      	ldr	r1, [r7, #28]
 8008074:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008078:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
	 scurve->s_3 = s_3;
 800807c:	69f9      	ldr	r1, [r7, #28]
 800807e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008082:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
	 scurve->s_4 = s_4;
 8008086:	69f9      	ldr	r1, [r7, #28]
 8008088:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800808c:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0

	 return SCARA_STATUS_OK;
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	37e8      	adds	r7, #232	; 0xe8
 8008096:	46bd      	mov	sp, r7
 8008098:	bdb0      	pop	{r4, r5, r7, pc}
 800809a:	bf00      	nop
 800809c:	f3af 8000 	nop.w
 80080a0:	40000000 	.word	0x40000000
 80080a4:	3f847ae1 	.word	0x3f847ae1
 80080a8:	40100000 	.word	0x40100000
 80080ac:	3fe00000 	.word	0x3fe00000
 80080b0:	40180000 	.word	0x40180000

080080b4 <scaraTestFlowDuty>:

SCARA_StatusTypeDef scaraTestFlowDuty(double time, SCARA_PositionTypeDef *pos_Next, SCARA_PositionTypeDef pos_Current)
{
 80080b4:	b082      	sub	sp, #8
 80080b6:	b5b0      	push	{r4, r5, r7, lr}
 80080b8:	b0e6      	sub	sp, #408	; 0x198
 80080ba:	af2e      	add	r7, sp, #184	; 0xb8
 80080bc:	ed87 0b02 	vstr	d0, [r7, #8]
 80080c0:	6078      	str	r0, [r7, #4]
 80080c2:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 80080c6:	e881 000c 	stmia.w	r1, {r2, r3}
	double current_s;
	SCARA_StatusTypeDef status1;
	SCARA_PositionTypeDef positionCompute;
	current_s = time*myDUTY.task.trajectory_3d.lspb.v_design;
 80080ca:	4b2d      	ldr	r3, [pc, #180]	; (8008180 <scaraTestFlowDuty+0xcc>)
 80080cc:	e9d3 2350 	ldrd	r2, r3, [r3, #320]	; 0x140
 80080d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080d4:	f7f8 fa90 	bl	80005f8 <__aeabi_dmul>
 80080d8:	4602      	mov	r2, r0
 80080da:	460b      	mov	r3, r1
 80080dc:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
	status1 = scaraFlowLine(&(myDUTY.task.path.line), current_s);
 80080e0:	ed97 0b36 	vldr	d0, [r7, #216]	; 0xd8
 80080e4:	4827      	ldr	r0, [pc, #156]	; (8008184 <scaraTestFlowDuty+0xd0>)
 80080e6:	f000 fbd3 	bl	8008890 <scaraFlowLine>
 80080ea:	4603      	mov	r3, r0
 80080ec:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
	positionCompute.x = myDUTY.task.path.line.x_current;
 80080f0:	4b23      	ldr	r3, [pc, #140]	; (8008180 <scaraTestFlowDuty+0xcc>)
 80080f2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80080f6:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	positionCompute.y = myDUTY.task.path.line.y_current;
 80080fa:	4b21      	ldr	r3, [pc, #132]	; (8008180 <scaraTestFlowDuty+0xcc>)
 80080fc:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8008100:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	positionCompute.z = myDUTY.task.path.line.z_current;
 8008104:	4b1e      	ldr	r3, [pc, #120]	; (8008180 <scaraTestFlowDuty+0xcc>)
 8008106:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800810a:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	positionCompute.roll = myDUTY.task.roll_start + myDUTY.task.trajectory_roll.lspb.v_design*time;
 800810e:	4b1c      	ldr	r3, [pc, #112]	; (8008180 <scaraTestFlowDuty+0xcc>)
 8008110:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 8008114:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008118:	4b19      	ldr	r3, [pc, #100]	; (8008180 <scaraTestFlowDuty+0xcc>)
 800811a:	e9d3 01b0 	ldrd	r0, r1, [r3, #704]	; 0x2c0
 800811e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008122:	f7f8 fa69 	bl	80005f8 <__aeabi_dmul>
 8008126:	4602      	mov	r2, r0
 8008128:	460b      	mov	r3, r1
 800812a:	4620      	mov	r0, r4
 800812c:	4629      	mov	r1, r5
 800812e:	f7f8 f8ad 	bl	800028c <__adddf3>
 8008132:	4602      	mov	r2, r0
 8008134:	460b      	mov	r3, r1
 8008136:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	if ( FALSE == kinematicInverse(&positionCompute, pos_Current)) {
 800813a:	f107 0410 	add.w	r4, r7, #16
 800813e:	4668      	mov	r0, sp
 8008140:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8008144:	22b8      	movs	r2, #184	; 0xb8
 8008146:	4619      	mov	r1, r3
 8008148:	f00d fd72 	bl	8015c30 <memcpy>
 800814c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8008150:	cb0c      	ldmia	r3, {r2, r3}
 8008152:	4620      	mov	r0, r4
 8008154:	f7fb fc30 	bl	80039b8 <kinematicInverse>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <scaraTestFlowDuty+0xae>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800815e:	2307      	movs	r3, #7
 8008160:	e007      	b.n	8008172 <scaraTestFlowDuty+0xbe>
	} else {
		memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 8008162:	f107 0310 	add.w	r3, r7, #16
 8008166:	22c0      	movs	r2, #192	; 0xc0
 8008168:	4619      	mov	r1, r3
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f00d fd60 	bl	8015c30 <memcpy>
	}
	return SCARA_STATUS_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	37e0      	adds	r7, #224	; 0xe0
 8008176:	46bd      	mov	sp, r7
 8008178:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800817c:	b002      	add	sp, #8
 800817e:	4770      	bx	lr
 8008180:	20004f28 	.word	0x20004f28
 8008184:	20004f38 	.word	0x20004f38

08008188 <scaraFlowDuty>:

/* Compute new x, y , z, theta1, theta2 , d3, theta4 corresponding to time */
SCARA_StatusTypeDef	scaraFlowDuty		(double time,
										SCARA_PositionTypeDef *pos_Next ,
										SCARA_PositionTypeDef pos_Current) {
 8008188:	b082      	sub	sp, #8
 800818a:	b5b0      	push	{r4, r5, r7, lr}
 800818c:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8008190:	af2e      	add	r7, sp, #184	; 0xb8
 8008192:	f107 0108 	add.w	r1, r7, #8
 8008196:	ed81 0b00 	vstr	d0, [r1]
 800819a:	1d39      	adds	r1, r7, #4
 800819c:	6008      	str	r0, [r1, #0]
 800819e:	f507 71b8 	add.w	r1, r7, #368	; 0x170
 80081a2:	e881 000c 	stmia.w	r1, {r2, r3}
	SCARA_StatusTypeDef status1, status2, status3, status4;
	SCARA_PositionTypeDef	positionCompute;
	// Update time
	positionCompute.t = time;
 80081a6:	f107 0110 	add.w	r1, r7, #16
 80081aa:	f107 0308 	add.w	r3, r7, #8
 80081ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	/*---- Task space ----*/
	if ( DUTY_SPACE_TASK == myDUTY.space_type) {
 80081b6:	4ba6      	ldr	r3, [pc, #664]	; (8008450 <scaraFlowDuty+0x2c8>)
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f040 8154 	bne.w	8008468 <scaraFlowDuty+0x2e0>
		double s, angle, x, y, z, v, v_angle;
		int8_t	dir_roll;
		//---Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.task.trajectory_3d.trajectory_type) {
 80081c0:	4ba3      	ldr	r3, [pc, #652]	; (8008450 <scaraFlowDuty+0x2c8>)
 80081c2:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d129      	bne.n	800821e <scaraFlowDuty+0x96>
//			s = myDUTY.task.trajectory_3d.lspb.s_current;
//			v = myDUTY.task.trajectory_3d.lspb.v_current;
//			angle = myDUTY.task.trajectory_roll.lspb.s_current;
//			v_angle = myDUTY.task.trajectory_roll.lspb.v_current;
//			dir_roll = myDUTY.task.trajectory_roll.lspb.dir;
			status1 = scaraFlowLSPB1(&(myDUTY.task.trajectory_3d.lspb), time);
 80081ca:	f107 0308 	add.w	r3, r7, #8
 80081ce:	ed93 0b00 	vldr	d0, [r3]
 80081d2:	48a0      	ldr	r0, [pc, #640]	; (8008454 <scaraFlowDuty+0x2cc>)
 80081d4:	f000 fc6a 	bl	8008aac <scaraFlowLSPB1>
 80081d8:	4603      	mov	r3, r0
 80081da:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			v = myDUTY.task.trajectory_3d.lspb.v_current;
 80081de:	4b9c      	ldr	r3, [pc, #624]	; (8008450 <scaraFlowDuty+0x2c8>)
 80081e0:	e9d3 2362 	ldrd	r2, r3, [r3, #392]	; 0x188
 80081e4:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
			s = myDUTY.task.trajectory_3d.lspb.s_current;
 80081e8:	4b99      	ldr	r3, [pc, #612]	; (8008450 <scaraFlowDuty+0x2c8>)
 80081ea:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 80081ee:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
			angle = myDUTY.task.trajectory_roll.linear.constant_v*time;
 80081f2:	4b97      	ldr	r3, [pc, #604]	; (8008450 <scaraFlowDuty+0x2c8>)
 80081f4:	e9d3 23fc 	ldrd	r2, r3, [r3, #1008]	; 0x3f0
 80081f8:	f107 0108 	add.w	r1, r7, #8
 80081fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008200:	f7f8 f9fa 	bl	80005f8 <__aeabi_dmul>
 8008204:	4602      	mov	r2, r0
 8008206:	460b      	mov	r3, r1
 8008208:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
			dir_roll = myDUTY.task.trajectory_roll.linear.dir;
 800820c:	4b90      	ldr	r3, [pc, #576]	; (8008450 <scaraFlowDuty+0x2c8>)
 800820e:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8008212:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
			status2 = SCARA_STATUS_OK;
 8008216:	2300      	movs	r3, #0
 8008218:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
 800821c:	e05f      	b.n	80082de <scaraFlowDuty+0x156>
			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.task.trajectory_3d.trajectory_type) {
 800821e:	4b8c      	ldr	r3, [pc, #560]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008220:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8008224:	2b01      	cmp	r3, #1
 8008226:	d12d      	bne.n	8008284 <scaraFlowDuty+0xfc>
			status1 = scaraFLowScurve(&(myDUTY.task.trajectory_3d.scurve), time);
 8008228:	f107 0308 	add.w	r3, r7, #8
 800822c:	ed93 0b00 	vldr	d0, [r3]
 8008230:	4889      	ldr	r0, [pc, #548]	; (8008458 <scaraFlowDuty+0x2d0>)
 8008232:	f000 ff6d 	bl	8009110 <scaraFLowScurve>
 8008236:	4603      	mov	r3, r0
 8008238:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = scaraFLowScurve(&(myDUTY.task.trajectory_roll.scurve), time);
 800823c:	f107 0308 	add.w	r3, r7, #8
 8008240:	ed93 0b00 	vldr	d0, [r3]
 8008244:	4885      	ldr	r0, [pc, #532]	; (800845c <scaraFlowDuty+0x2d4>)
 8008246:	f000 ff63 	bl	8009110 <scaraFLowScurve>
 800824a:	4603      	mov	r3, r0
 800824c:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
			s = myDUTY.task.trajectory_3d.scurve.s_current;
 8008250:	4b7f      	ldr	r3, [pc, #508]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008252:	e9d3 2398 	ldrd	r2, r3, [r3, #608]	; 0x260
 8008256:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
			v = myDUTY.task.trajectory_3d.scurve.v_current;
 800825a:	4b7d      	ldr	r3, [pc, #500]	; (8008450 <scaraFlowDuty+0x2c8>)
 800825c:	e9d3 2396 	ldrd	r2, r3, [r3, #600]	; 0x258
 8008260:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
			angle = myDUTY.task.trajectory_roll.scurve.s_current;
 8008264:	4b7a      	ldr	r3, [pc, #488]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008266:	e9d3 23f8 	ldrd	r2, r3, [r3, #992]	; 0x3e0
 800826a:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
			v_angle = myDUTY.task.trajectory_roll.scurve.v_current;
 800826e:	4b78      	ldr	r3, [pc, #480]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008270:	e9d3 23f6 	ldrd	r2, r3, [r3, #984]	; 0x3d8
 8008274:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
			dir_roll = myDUTY.task.trajectory_roll.scurve.dir;
 8008278:	4b75      	ldr	r3, [pc, #468]	; (8008450 <scaraFlowDuty+0x2c8>)
 800827a:	f893 3318 	ldrb.w	r3, [r3, #792]	; 0x318
 800827e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
 8008282:	e02c      	b.n	80082de <scaraFlowDuty+0x156>
		}else if( DUTY_TRAJECTORY_LINEAR == myDUTY.task.trajectory_3d.trajectory_type){
 8008284:	4b72      	ldr	r3, [pc, #456]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008286:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800828a:	2b02      	cmp	r3, #2
 800828c:	d125      	bne.n	80082da <scaraFlowDuty+0x152>
			s = time*myDUTY.task.trajectory_3d.linear.constant_v;
 800828e:	4b70      	ldr	r3, [pc, #448]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008290:	e9d3 239c 	ldrd	r2, r3, [r3, #624]	; 0x270
 8008294:	f107 0108 	add.w	r1, r7, #8
 8008298:	e9d1 0100 	ldrd	r0, r1, [r1]
 800829c:	f7f8 f9ac 	bl	80005f8 <__aeabi_dmul>
 80082a0:	4602      	mov	r2, r0
 80082a2:	460b      	mov	r3, r1
 80082a4:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
			angle = myDUTY.task.trajectory_roll.linear.constant_v*time;
 80082a8:	4b69      	ldr	r3, [pc, #420]	; (8008450 <scaraFlowDuty+0x2c8>)
 80082aa:	e9d3 23fc 	ldrd	r2, r3, [r3, #1008]	; 0x3f0
 80082ae:	f107 0108 	add.w	r1, r7, #8
 80082b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082b6:	f7f8 f99f 	bl	80005f8 <__aeabi_dmul>
 80082ba:	4602      	mov	r2, r0
 80082bc:	460b      	mov	r3, r1
 80082be:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
			dir_roll = myDUTY.task.trajectory_roll.linear.dir;
 80082c2:	4b63      	ldr	r3, [pc, #396]	; (8008450 <scaraFlowDuty+0x2c8>)
 80082c4:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 80082c8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
			status1 = SCARA_STATUS_OK;
 80082cc:	2300      	movs	r3, #0
 80082ce:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = SCARA_STATUS_OK;
 80082d2:	2300      	movs	r3, #0
 80082d4:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
 80082d8:	e001      	b.n	80082de <scaraFlowDuty+0x156>
		}else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 80082da:	2305      	movs	r3, #5
 80082dc:	e2cd      	b.n	800887a <scaraFlowDuty+0x6f2>
		}

		if ( SCARA_STATUS_OK != status1) {
 80082de:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d002      	beq.n	80082ec <scaraFlowDuty+0x164>
			return status1;
 80082e6:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 80082ea:	e2c6      	b.n	800887a <scaraFlowDuty+0x6f2>
		}
		if ( SCARA_STATUS_OK != status2) {
 80082ec:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d002      	beq.n	80082fa <scaraFlowDuty+0x172>
			return status2;
 80082f4:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 80082f8:	e2bf      	b.n	800887a <scaraFlowDuty+0x6f2>
		}

		//---Path flowing
			// Straight line
		if( DUTY_PATH_LINE == myDUTY.task.path.path_type) {
 80082fa:	4b55      	ldr	r3, [pc, #340]	; (8008450 <scaraFlowDuty+0x2c8>)
 80082fc:	7a1b      	ldrb	r3, [r3, #8]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d117      	bne.n	8008332 <scaraFlowDuty+0x1aa>
			status1 = scaraFlowLine(&(myDUTY.task.path.line), s);
 8008302:	ed97 0b54 	vldr	d0, [r7, #336]	; 0x150
 8008306:	4856      	ldr	r0, [pc, #344]	; (8008460 <scaraFlowDuty+0x2d8>)
 8008308:	f000 fac2 	bl	8008890 <scaraFlowLine>
 800830c:	4603      	mov	r3, r0
 800830e:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			x = myDUTY.task.path.line.x_current;
 8008312:	4b4f      	ldr	r3, [pc, #316]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008314:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008318:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
			y = myDUTY.task.path.line.y_current;
 800831c:	4b4c      	ldr	r3, [pc, #304]	; (8008450 <scaraFlowDuty+0x2c8>)
 800831e:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8008322:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
			z = myDUTY.task.path.line.z_current;
 8008326:	4b4a      	ldr	r3, [pc, #296]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008328:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800832c:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
 8008330:	e01d      	b.n	800836e <scaraFlowDuty+0x1e6>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == myDUTY.task.path.path_type) {
 8008332:	4b47      	ldr	r3, [pc, #284]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008334:	7a1b      	ldrb	r3, [r3, #8]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d117      	bne.n	800836a <scaraFlowDuty+0x1e2>
			status1 = scaraFlowCircle(&(myDUTY.task.path.circle), s);
 800833a:	ed97 0b54 	vldr	d0, [r7, #336]	; 0x150
 800833e:	4849      	ldr	r0, [pc, #292]	; (8008464 <scaraFlowDuty+0x2dc>)
 8008340:	f000 fb2e 	bl	80089a0 <scaraFlowCircle>
 8008344:	4603      	mov	r3, r0
 8008346:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			x = myDUTY.task.path.circle.x_current;
 800834a:	4b41      	ldr	r3, [pc, #260]	; (8008450 <scaraFlowDuty+0x2c8>)
 800834c:	e9d3 233e 	ldrd	r2, r3, [r3, #248]	; 0xf8
 8008350:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
			y = myDUTY.task.path.circle.y_current;
 8008354:	4b3e      	ldr	r3, [pc, #248]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008356:	e9d3 2340 	ldrd	r2, r3, [r3, #256]	; 0x100
 800835a:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
			z = myDUTY.task.path.circle.z_current;
 800835e:	4b3c      	ldr	r3, [pc, #240]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008360:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 8008364:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
 8008368:	e001      	b.n	800836e <scaraFlowDuty+0x1e6>
		} else {
			return SCARA_STATUS_ERROR_TASK;
 800836a:	2303      	movs	r3, #3
 800836c:	e285      	b.n	800887a <scaraFlowDuty+0x6f2>
		}

		positionCompute.x 		= x;
 800836e:	f107 0110 	add.w	r1, r7, #16
 8008372:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8008376:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
		positionCompute.y		= y;
 800837a:	f107 0110 	add.w	r1, r7, #16
 800837e:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8008382:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		positionCompute.z 		= z;
 8008386:	f107 0110 	add.w	r1, r7, #16
 800838a:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 800838e:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		positionCompute.roll 	= myDUTY.task.roll_start + angle*dir_roll;
 8008392:	4b2f      	ldr	r3, [pc, #188]	; (8008450 <scaraFlowDuty+0x2c8>)
 8008394:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 8008398:	e9d3 4500 	ldrd	r4, r5, [r3]
 800839c:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7f8 f8bf 	bl	8000524 <__aeabi_i2d>
 80083a6:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 80083aa:	f7f8 f925 	bl	80005f8 <__aeabi_dmul>
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	4620      	mov	r0, r4
 80083b4:	4629      	mov	r1, r5
 80083b6:	f7f7 ff69 	bl	800028c <__adddf3>
 80083ba:	4602      	mov	r2, r0
 80083bc:	460b      	mov	r3, r1
 80083be:	f107 0110 	add.w	r1, r7, #16
 80083c2:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

		positionCompute.q		= s;
 80083c6:	f107 0110 	add.w	r1, r7, #16
 80083ca:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 80083ce:	e9c1 2300 	strd	r2, r3, [r1]
		positionCompute.q_roll  = angle;
 80083d2:	f107 0110 	add.w	r1, r7, #16
 80083d6:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	; 0x148
 80083da:	e9c1 2302 	strd	r2, r3, [r1, #8]

		positionCompute.v_3d    = v;
 80083de:	f107 0110 	add.w	r1, r7, #16
 80083e2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 80083e6:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
		positionCompute.v_roll  = v_angle;
 80083ea:	f107 0110 	add.w	r1, r7, #16
 80083ee:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80083f2:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0

		positionCompute.total_time = myDUTY.time_total;
 80083f6:	4b16      	ldr	r3, [pc, #88]	; (8008450 <scaraFlowDuty+0x2c8>)
 80083f8:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 80083fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008400:	f107 0110 	add.w	r1, r7, #16
 8008404:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		positionCompute.t		= time;
 8008408:	f107 0110 	add.w	r1, r7, #16
 800840c:	f107 0308 	add.w	r3, r7, #8
 8008410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008414:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		if ( FALSE == kinematicInverse(&positionCompute, pos_Current)) {
 8008418:	f107 0410 	add.w	r4, r7, #16
 800841c:	4668      	mov	r0, sp
 800841e:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8008422:	22b8      	movs	r2, #184	; 0xb8
 8008424:	4619      	mov	r1, r3
 8008426:	f00d fc03 	bl	8015c30 <memcpy>
 800842a:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 800842e:	cb0c      	ldmia	r3, {r2, r3}
 8008430:	4620      	mov	r0, r4
 8008432:	f7fb fac1 	bl	80039b8 <kinematicInverse>
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	d101      	bne.n	8008440 <scaraFlowDuty+0x2b8>
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800843c:	2307      	movs	r3, #7
 800843e:	e21c      	b.n	800887a <scaraFlowDuty+0x6f2>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 8008440:	f107 0110 	add.w	r1, r7, #16
 8008444:	1d3b      	adds	r3, r7, #4
 8008446:	22c0      	movs	r2, #192	; 0xc0
 8008448:	6818      	ldr	r0, [r3, #0]
 800844a:	f00d fbf1 	bl	8015c30 <memcpy>
 800844e:	e213      	b.n	8008878 <scaraFlowDuty+0x6f0>
 8008450:	20004f28 	.word	0x20004f28
 8008454:	20005040 	.word	0x20005040
 8008458:	200050c0 	.word	0x200050c0
 800845c:	20005240 	.word	0x20005240
 8008460:	20004f38 	.word	0x20004f38
 8008464:	20004fa8 	.word	0x20004fa8
		}

	/*---- Joint space -----*/
	} else if (DUTY_SPACE_JOINT == myDUTY.space_type) {
 8008468:	4b8b      	ldr	r3, [pc, #556]	; (8008698 <scaraFlowDuty+0x510>)
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	2b01      	cmp	r3, #1
 800846e:	f040 8201 	bne.w	8008874 <scaraFlowDuty+0x6ec>
		double s0, s1, s2, s3;
		double v0, v1, v2, v3;
		int8_t dir0, dir1, dir2, dir3;
		// Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.joint.trajectory[0].trajectory_type) {
 8008472:	4b89      	ldr	r3, [pc, #548]	; (8008698 <scaraFlowDuty+0x510>)
 8008474:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8008478:	2b00      	cmp	r3, #0
 800847a:	d174      	bne.n	8008566 <scaraFlowDuty+0x3de>
			status1 = scaraFlowLSPB(&(myDUTY.joint.trajectory[0].lspb), time);
 800847c:	f107 0308 	add.w	r3, r7, #8
 8008480:	ed93 0b00 	vldr	d0, [r3]
 8008484:	4885      	ldr	r0, [pc, #532]	; (800869c <scaraFlowDuty+0x514>)
 8008486:	f000 fca3 	bl	8008dd0 <scaraFlowLSPB>
 800848a:	4603      	mov	r3, r0
 800848c:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = scaraFlowLSPB(&(myDUTY.joint.trajectory[1].lspb), time);
 8008490:	f107 0308 	add.w	r3, r7, #8
 8008494:	ed93 0b00 	vldr	d0, [r3]
 8008498:	4881      	ldr	r0, [pc, #516]	; (80086a0 <scaraFlowDuty+0x518>)
 800849a:	f000 fc99 	bl	8008dd0 <scaraFlowLSPB>
 800849e:	4603      	mov	r3, r0
 80084a0:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
			status3 = scaraFlowLSPB(&(myDUTY.joint.trajectory[2].lspb), time);
 80084a4:	f107 0308 	add.w	r3, r7, #8
 80084a8:	ed93 0b00 	vldr	d0, [r3]
 80084ac:	487d      	ldr	r0, [pc, #500]	; (80086a4 <scaraFlowDuty+0x51c>)
 80084ae:	f000 fc8f 	bl	8008dd0 <scaraFlowLSPB>
 80084b2:	4603      	mov	r3, r0
 80084b4:	f887 315d 	strb.w	r3, [r7, #349]	; 0x15d
			status4 = scaraFlowLSPB(&(myDUTY.joint.trajectory[3].lspb), time);
 80084b8:	f107 0308 	add.w	r3, r7, #8
 80084bc:	ed93 0b00 	vldr	d0, [r3]
 80084c0:	4879      	ldr	r0, [pc, #484]	; (80086a8 <scaraFlowDuty+0x520>)
 80084c2:	f000 fc85 	bl	8008dd0 <scaraFlowLSPB>
 80084c6:	4603      	mov	r3, r0
 80084c8:	f887 315c 	strb.w	r3, [r7, #348]	; 0x15c

			dir0 = myDUTY.joint.trajectory[0].lspb.dir;
 80084cc:	4b72      	ldr	r3, [pc, #456]	; (8008698 <scaraFlowDuty+0x510>)
 80084ce:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 80084d2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			dir1 = myDUTY.joint.trajectory[1].lspb.dir;
 80084d6:	4b70      	ldr	r3, [pc, #448]	; (8008698 <scaraFlowDuty+0x510>)
 80084d8:	f893 35a0 	ldrb.w	r3, [r3, #1440]	; 0x5a0
 80084dc:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			dir2 = myDUTY.joint.trajectory[2].lspb.dir;
 80084e0:	4b6d      	ldr	r3, [pc, #436]	; (8008698 <scaraFlowDuty+0x510>)
 80084e2:	f893 3720 	ldrb.w	r3, [r3, #1824]	; 0x720
 80084e6:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			dir3 = myDUTY.joint.trajectory[3].lspb.dir;
 80084ea:	4b6b      	ldr	r3, [pc, #428]	; (8008698 <scaraFlowDuty+0x510>)
 80084ec:	f893 38a0 	ldrb.w	r3, [r3, #2208]	; 0x8a0
 80084f0:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4

			s0 = myDUTY.joint.trajectory[0].lspb.s_current;
 80084f4:	4b68      	ldr	r3, [pc, #416]	; (8008698 <scaraFlowDuty+0x510>)
 80084f6:	f503 6393 	add.w	r3, r3, #1176	; 0x498
 80084fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fe:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
			s1 = myDUTY.joint.trajectory[1].lspb.s_current;
 8008502:	4b65      	ldr	r3, [pc, #404]	; (8008698 <scaraFlowDuty+0x510>)
 8008504:	f503 63c3 	add.w	r3, r3, #1560	; 0x618
 8008508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850c:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108
			s2 = myDUTY.joint.trajectory[2].lspb.s_current;
 8008510:	4b61      	ldr	r3, [pc, #388]	; (8008698 <scaraFlowDuty+0x510>)
 8008512:	f503 63f3 	add.w	r3, r3, #1944	; 0x798
 8008516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851a:	e9c7 2340 	strd	r2, r3, [r7, #256]	; 0x100
			s3 = myDUTY.joint.trajectory[3].lspb.s_current;
 800851e:	4b5e      	ldr	r3, [pc, #376]	; (8008698 <scaraFlowDuty+0x510>)
 8008520:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8008524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008528:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8

			v0 = myDUTY.joint.trajectory[0].lspb.v_current;
 800852c:	4b5a      	ldr	r3, [pc, #360]	; (8008698 <scaraFlowDuty+0x510>)
 800852e:	f503 6392 	add.w	r3, r3, #1168	; 0x490
 8008532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008536:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
			v1 = myDUTY.joint.trajectory[1].lspb.v_current;
 800853a:	4b57      	ldr	r3, [pc, #348]	; (8008698 <scaraFlowDuty+0x510>)
 800853c:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 8008540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008544:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
			v2 = myDUTY.joint.trajectory[2].lspb.v_current;
 8008548:	4b53      	ldr	r3, [pc, #332]	; (8008698 <scaraFlowDuty+0x510>)
 800854a:	f503 63f2 	add.w	r3, r3, #1936	; 0x790
 800854e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008552:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
			v3 = myDUTY.joint.trajectory[3].lspb.v_current;
 8008556:	4b50      	ldr	r3, [pc, #320]	; (8008698 <scaraFlowDuty+0x510>)
 8008558:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 800855c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008560:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8008564:	e07b      	b.n	800865e <scaraFlowDuty+0x4d6>

			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.joint.trajectory[0].trajectory_type) {
 8008566:	4b4c      	ldr	r3, [pc, #304]	; (8008698 <scaraFlowDuty+0x510>)
 8008568:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800856c:	2b01      	cmp	r3, #1
 800856e:	d174      	bne.n	800865a <scaraFlowDuty+0x4d2>
			status1 = scaraFLowScurve(&(myDUTY.joint.trajectory[0].scurve), time);
 8008570:	f107 0308 	add.w	r3, r7, #8
 8008574:	ed93 0b00 	vldr	d0, [r3]
 8008578:	484c      	ldr	r0, [pc, #304]	; (80086ac <scaraFlowDuty+0x524>)
 800857a:	f000 fdc9 	bl	8009110 <scaraFLowScurve>
 800857e:	4603      	mov	r3, r0
 8008580:	f887 315f 	strb.w	r3, [r7, #351]	; 0x15f
			status2 = scaraFLowScurve(&(myDUTY.joint.trajectory[1].scurve), time);
 8008584:	f107 0308 	add.w	r3, r7, #8
 8008588:	ed93 0b00 	vldr	d0, [r3]
 800858c:	4848      	ldr	r0, [pc, #288]	; (80086b0 <scaraFlowDuty+0x528>)
 800858e:	f000 fdbf 	bl	8009110 <scaraFLowScurve>
 8008592:	4603      	mov	r3, r0
 8008594:	f887 315e 	strb.w	r3, [r7, #350]	; 0x15e
			status3 = scaraFLowScurve(&(myDUTY.joint.trajectory[2].scurve), time);
 8008598:	f107 0308 	add.w	r3, r7, #8
 800859c:	ed93 0b00 	vldr	d0, [r3]
 80085a0:	4844      	ldr	r0, [pc, #272]	; (80086b4 <scaraFlowDuty+0x52c>)
 80085a2:	f000 fdb5 	bl	8009110 <scaraFLowScurve>
 80085a6:	4603      	mov	r3, r0
 80085a8:	f887 315d 	strb.w	r3, [r7, #349]	; 0x15d
			status4 = scaraFLowScurve(&(myDUTY.joint.trajectory[3].scurve), time);
 80085ac:	f107 0308 	add.w	r3, r7, #8
 80085b0:	ed93 0b00 	vldr	d0, [r3]
 80085b4:	4840      	ldr	r0, [pc, #256]	; (80086b8 <scaraFlowDuty+0x530>)
 80085b6:	f000 fdab 	bl	8009110 <scaraFLowScurve>
 80085ba:	4603      	mov	r3, r0
 80085bc:	f887 315c 	strb.w	r3, [r7, #348]	; 0x15c
			dir0 = myDUTY.joint.trajectory[0].scurve.dir;
 80085c0:	4b35      	ldr	r3, [pc, #212]	; (8008698 <scaraFlowDuty+0x510>)
 80085c2:	f893 34a0 	ldrb.w	r3, [r3, #1184]	; 0x4a0
 80085c6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			dir1 = myDUTY.joint.trajectory[1].scurve.dir;
 80085ca:	4b33      	ldr	r3, [pc, #204]	; (8008698 <scaraFlowDuty+0x510>)
 80085cc:	f893 3620 	ldrb.w	r3, [r3, #1568]	; 0x620
 80085d0:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			dir2 = myDUTY.joint.trajectory[2].scurve.dir;
 80085d4:	4b30      	ldr	r3, [pc, #192]	; (8008698 <scaraFlowDuty+0x510>)
 80085d6:	f893 37a0 	ldrb.w	r3, [r3, #1952]	; 0x7a0
 80085da:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			dir3 = myDUTY.joint.trajectory[3].scurve.dir;
 80085de:	4b2e      	ldr	r3, [pc, #184]	; (8008698 <scaraFlowDuty+0x510>)
 80085e0:	f893 3920 	ldrb.w	r3, [r3, #2336]	; 0x920
 80085e4:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
			s0 = myDUTY.joint.trajectory[0].scurve.s_current;
 80085e8:	4b2b      	ldr	r3, [pc, #172]	; (8008698 <scaraFlowDuty+0x510>)
 80085ea:	f503 63ad 	add.w	r3, r3, #1384	; 0x568
 80085ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f2:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
			s1 = myDUTY.joint.trajectory[1].scurve.s_current;
 80085f6:	4b28      	ldr	r3, [pc, #160]	; (8008698 <scaraFlowDuty+0x510>)
 80085f8:	f503 63dd 	add.w	r3, r3, #1768	; 0x6e8
 80085fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008600:	e9c7 2342 	strd	r2, r3, [r7, #264]	; 0x108
			s2 = myDUTY.joint.trajectory[2].scurve.s_current;
 8008604:	4b24      	ldr	r3, [pc, #144]	; (8008698 <scaraFlowDuty+0x510>)
 8008606:	f603 0368 	addw	r3, r3, #2152	; 0x868
 800860a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860e:	e9c7 2340 	strd	r2, r3, [r7, #256]	; 0x100
			s3 = myDUTY.joint.trajectory[3].scurve.s_current;
 8008612:	4b21      	ldr	r3, [pc, #132]	; (8008698 <scaraFlowDuty+0x510>)
 8008614:	f603 13e8 	addw	r3, r3, #2536	; 0x9e8
 8008618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800861c:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8

			v0 = myDUTY.joint.trajectory[0].scurve.v_current;
 8008620:	4b1d      	ldr	r3, [pc, #116]	; (8008698 <scaraFlowDuty+0x510>)
 8008622:	f503 63ac 	add.w	r3, r3, #1376	; 0x560
 8008626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862a:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
			v1 = myDUTY.joint.trajectory[1].scurve.v_current;
 800862e:	4b1a      	ldr	r3, [pc, #104]	; (8008698 <scaraFlowDuty+0x510>)
 8008630:	f503 63dc 	add.w	r3, r3, #1760	; 0x6e0
 8008634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008638:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
			v2 = myDUTY.joint.trajectory[2].scurve.v_current;
 800863c:	4b16      	ldr	r3, [pc, #88]	; (8008698 <scaraFlowDuty+0x510>)
 800863e:	f503 6306 	add.w	r3, r3, #2144	; 0x860
 8008642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008646:	e9c7 2338 	strd	r2, r3, [r7, #224]	; 0xe0
			v3 = myDUTY.joint.trajectory[3].scurve.v_current;
 800864a:	4b13      	ldr	r3, [pc, #76]	; (8008698 <scaraFlowDuty+0x510>)
 800864c:	f503 631e 	add.w	r3, r3, #2528	; 0x9e0
 8008650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008654:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 8008658:	e001      	b.n	800865e <scaraFlowDuty+0x4d6>

		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 800865a:	2305      	movs	r3, #5
 800865c:	e10d      	b.n	800887a <scaraFlowDuty+0x6f2>
		}
		// Check init status
		if ( SCARA_STATUS_OK != status1) {
 800865e:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 8008662:	2b00      	cmp	r3, #0
 8008664:	d002      	beq.n	800866c <scaraFlowDuty+0x4e4>
			return status1;
 8008666:	f897 315f 	ldrb.w	r3, [r7, #351]	; 0x15f
 800866a:	e106      	b.n	800887a <scaraFlowDuty+0x6f2>
		}
		if ( SCARA_STATUS_OK != status2) {
 800866c:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 8008670:	2b00      	cmp	r3, #0
 8008672:	d002      	beq.n	800867a <scaraFlowDuty+0x4f2>
			return status2;
 8008674:	f897 315e 	ldrb.w	r3, [r7, #350]	; 0x15e
 8008678:	e0ff      	b.n	800887a <scaraFlowDuty+0x6f2>
		}
		if ( SCARA_STATUS_OK != status3) {
 800867a:	f897 315d 	ldrb.w	r3, [r7, #349]	; 0x15d
 800867e:	2b00      	cmp	r3, #0
 8008680:	d002      	beq.n	8008688 <scaraFlowDuty+0x500>
			return status3;
 8008682:	f897 315d 	ldrb.w	r3, [r7, #349]	; 0x15d
 8008686:	e0f8      	b.n	800887a <scaraFlowDuty+0x6f2>
		}
		if ( SCARA_STATUS_OK != status4) {
 8008688:	f897 315c 	ldrb.w	r3, [r7, #348]	; 0x15c
 800868c:	2b00      	cmp	r3, #0
 800868e:	d015      	beq.n	80086bc <scaraFlowDuty+0x534>
			return status4;
 8008690:	f897 315c 	ldrb.w	r3, [r7, #348]	; 0x15c
 8008694:	e0f1      	b.n	800887a <scaraFlowDuty+0x6f2>
 8008696:	bf00      	nop
 8008698:	20004f28 	.word	0x20004f28
 800869c:	20005348 	.word	0x20005348
 80086a0:	200054c8 	.word	0x200054c8
 80086a4:	20005648 	.word	0x20005648
 80086a8:	200057c8 	.word	0x200057c8
 80086ac:	200053c8 	.word	0x200053c8
 80086b0:	20005548 	.word	0x20005548
 80086b4:	200056c8 	.word	0x200056c8
 80086b8:	20005848 	.word	0x20005848
		}

		positionCompute.Theta1 	= myDUTY.joint.theta1_start + s0*dir0;
 80086bc:	4b73      	ldr	r3, [pc, #460]	; (800888c <scaraFlowDuty+0x704>)
 80086be:	f603 2318 	addw	r3, r3, #2584	; 0xa18
 80086c2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80086c6:	f997 30d7 	ldrsb.w	r3, [r7, #215]	; 0xd7
 80086ca:	4618      	mov	r0, r3
 80086cc:	f7f7 ff2a 	bl	8000524 <__aeabi_i2d>
 80086d0:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80086d4:	f7f7 ff90 	bl	80005f8 <__aeabi_dmul>
 80086d8:	4602      	mov	r2, r0
 80086da:	460b      	mov	r3, r1
 80086dc:	4620      	mov	r0, r4
 80086de:	4629      	mov	r1, r5
 80086e0:	f7f7 fdd4 	bl	800028c <__adddf3>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	f107 0110 	add.w	r1, r7, #16
 80086ec:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		positionCompute.Theta2 	= myDUTY.joint.theta2_start + s1*dir1;
 80086f0:	4b66      	ldr	r3, [pc, #408]	; (800888c <scaraFlowDuty+0x704>)
 80086f2:	f503 6322 	add.w	r3, r3, #2592	; 0xa20
 80086f6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80086fa:	f997 30d6 	ldrsb.w	r3, [r7, #214]	; 0xd6
 80086fe:	4618      	mov	r0, r3
 8008700:	f7f7 ff10 	bl	8000524 <__aeabi_i2d>
 8008704:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 8008708:	f7f7 ff76 	bl	80005f8 <__aeabi_dmul>
 800870c:	4602      	mov	r2, r0
 800870e:	460b      	mov	r3, r1
 8008710:	4620      	mov	r0, r4
 8008712:	4629      	mov	r1, r5
 8008714:	f7f7 fdba 	bl	800028c <__adddf3>
 8008718:	4602      	mov	r2, r0
 800871a:	460b      	mov	r3, r1
 800871c:	f107 0110 	add.w	r1, r7, #16
 8008720:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		positionCompute.D3 		= myDUTY.joint.d3_start 	+ s2*dir2;
 8008724:	4b59      	ldr	r3, [pc, #356]	; (800888c <scaraFlowDuty+0x704>)
 8008726:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 800872a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800872e:	f997 30d5 	ldrsb.w	r3, [r7, #213]	; 0xd5
 8008732:	4618      	mov	r0, r3
 8008734:	f7f7 fef6 	bl	8000524 <__aeabi_i2d>
 8008738:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 800873c:	f7f7 ff5c 	bl	80005f8 <__aeabi_dmul>
 8008740:	4602      	mov	r2, r0
 8008742:	460b      	mov	r3, r1
 8008744:	4620      	mov	r0, r4
 8008746:	4629      	mov	r1, r5
 8008748:	f7f7 fda0 	bl	800028c <__adddf3>
 800874c:	4602      	mov	r2, r0
 800874e:	460b      	mov	r3, r1
 8008750:	f107 0110 	add.w	r1, r7, #16
 8008754:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
		positionCompute.Theta4 	= myDUTY.joint.theta4_start + s3*dir3;
 8008758:	4b4c      	ldr	r3, [pc, #304]	; (800888c <scaraFlowDuty+0x704>)
 800875a:	f503 6323 	add.w	r3, r3, #2608	; 0xa30
 800875e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8008762:	f997 30d4 	ldrsb.w	r3, [r7, #212]	; 0xd4
 8008766:	4618      	mov	r0, r3
 8008768:	f7f7 fedc 	bl	8000524 <__aeabi_i2d>
 800876c:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 8008770:	f7f7 ff42 	bl	80005f8 <__aeabi_dmul>
 8008774:	4602      	mov	r2, r0
 8008776:	460b      	mov	r3, r1
 8008778:	4620      	mov	r0, r4
 800877a:	4629      	mov	r1, r5
 800877c:	f7f7 fd86 	bl	800028c <__adddf3>
 8008780:	4602      	mov	r2, r0
 8008782:	460b      	mov	r3, r1
 8008784:	f107 0110 	add.w	r1, r7, #16
 8008788:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

		positionCompute.v_theta1 	= v0;
 800878c:	f107 0110 	add.w	r1, r7, #16
 8008790:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8008794:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
		positionCompute.v_theta2 	= v1;
 8008798:	f107 0110 	add.w	r1, r7, #16
 800879c:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 80087a0:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
		positionCompute.v_d3 		= v2;
 80087a4:	f107 0110 	add.w	r1, r7, #16
 80087a8:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 80087ac:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
		positionCompute.v_theta4 	= v3;
 80087b0:	f107 0110 	add.w	r1, r7, #16
 80087b4:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 80087b8:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0

		positionCompute.q_theta1 = s0;
 80087bc:	f107 0110 	add.w	r1, r7, #16
 80087c0:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80087c4:	e9c1 2304 	strd	r2, r3, [r1, #16]
		positionCompute.q_theta2 = s1;
 80087c8:	f107 0110 	add.w	r1, r7, #16
 80087cc:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	; 0x108
 80087d0:	e9c1 2306 	strd	r2, r3, [r1, #24]
		positionCompute.q_d3	 = s2;
 80087d4:	f107 0110 	add.w	r1, r7, #16
 80087d8:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 80087dc:	e9c1 2308 	strd	r2, r3, [r1, #32]
		positionCompute.q_theta4 = s3;
 80087e0:	f107 0110 	add.w	r1, r7, #16
 80087e4:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 80087e8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

		positionCompute.total_time = myDUTY.time_total;
 80087ec:	4b27      	ldr	r3, [pc, #156]	; (800888c <scaraFlowDuty+0x704>)
 80087ee:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 80087f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f6:	f107 0110 	add.w	r1, r7, #16
 80087fa:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		positionCompute.t		= time;
 80087fe:	f107 0110 	add.w	r1, r7, #16
 8008802:	f107 0308 	add.w	r3, r7, #8
 8008806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		// Check workspace
		if( SCARA_STATUS_OK != scaraCheckWorkSpace4(positionCompute.Theta1,
 800880e:	f107 0310 	add.w	r3, r7, #16
 8008812:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8008816:	f107 0310 	add.w	r3, r7, #16
 800881a:	ed93 6b1c 	vldr	d6, [r3, #112]	; 0x70
 800881e:	f107 0310 	add.w	r3, r7, #16
 8008822:	ed93 5b1e 	vldr	d5, [r3, #120]	; 0x78
 8008826:	f107 0310 	add.w	r3, r7, #16
 800882a:	ed93 4b20 	vldr	d4, [r3, #128]	; 0x80
 800882e:	eeb0 3a44 	vmov.f32	s6, s8
 8008832:	eef0 3a64 	vmov.f32	s7, s9
 8008836:	eeb0 2a45 	vmov.f32	s4, s10
 800883a:	eef0 2a65 	vmov.f32	s5, s11
 800883e:	eeb0 1a46 	vmov.f32	s2, s12
 8008842:	eef0 1a66 	vmov.f32	s3, s13
 8008846:	eeb0 0a47 	vmov.f32	s0, s14
 800884a:	eef0 0a67 	vmov.f32	s1, s15
 800884e:	f001 fb33 	bl	8009eb8 <scaraCheckWorkSpace4>
 8008852:	4603      	mov	r3, r0
 8008854:	2b00      	cmp	r3, #0
 8008856:	d001      	beq.n	800885c <scaraFlowDuty+0x6d4>
							 	 	 	  positionCompute.Theta2,
										  positionCompute.D3,
										  positionCompute.Theta4)) {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8008858:	2307      	movs	r3, #7
 800885a:	e00e      	b.n	800887a <scaraFlowDuty+0x6f2>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 800885c:	f107 0110 	add.w	r1, r7, #16
 8008860:	1d3b      	adds	r3, r7, #4
 8008862:	22c0      	movs	r2, #192	; 0xc0
 8008864:	6818      	ldr	r0, [r3, #0]
 8008866:	f00d f9e3 	bl	8015c30 <memcpy>
		}
		kinematicForward(pos_Next);
 800886a:	1d3b      	adds	r3, r7, #4
 800886c:	6818      	ldr	r0, [r3, #0]
 800886e:	f7fa ff7f 	bl	8003770 <kinematicForward>
 8008872:	e001      	b.n	8008878 <scaraFlowDuty+0x6f0>

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 8008874:	2302      	movs	r3, #2
 8008876:	e000      	b.n	800887a <scaraFlowDuty+0x6f2>
	}

	return SCARA_STATUS_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 8008880:	46bd      	mov	sp, r7
 8008882:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8008886:	b002      	add	sp, #8
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	20004f28 	.word	0x20004f28

08008890 <scaraFlowLine>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowLine		(Path_Line_TypeDef *line, double s) {
 8008890:	b5b0      	push	{r4, r5, r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	ed87 0b00 	vstr	d0, [r7]
	// Avoid div with 0
	if ( line->total_s > 0.01) {
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80088a2:	a33d      	add	r3, pc, #244	; (adr r3, 8008998 <scaraFlowLine+0x108>)
 80088a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a8:	f7f8 f936 	bl	8000b18 <__aeabi_dcmpgt>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d05a      	beq.n	8008968 <scaraFlowLine+0xd8>
		line->x_current	 = line->x0 + line->denta_x*s/line->total_s;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80088be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088c2:	f7f7 fe99 	bl	80005f8 <__aeabi_dmul>
 80088c6:	4602      	mov	r2, r0
 80088c8:	460b      	mov	r3, r1
 80088ca:	4610      	mov	r0, r2
 80088cc:	4619      	mov	r1, r3
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80088d4:	f7f7 ffba 	bl	800084c <__aeabi_ddiv>
 80088d8:	4602      	mov	r2, r0
 80088da:	460b      	mov	r3, r1
 80088dc:	4620      	mov	r0, r4
 80088de:	4629      	mov	r1, r5
 80088e0:	f7f7 fcd4 	bl	800028c <__adddf3>
 80088e4:	4602      	mov	r2, r0
 80088e6:	460b      	mov	r3, r1
 80088e8:	68f9      	ldr	r1, [r7, #12]
 80088ea:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		line->y_current	 = line->y0 + line->denta_y*s/line->total_s;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80088fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088fe:	f7f7 fe7b 	bl	80005f8 <__aeabi_dmul>
 8008902:	4602      	mov	r2, r0
 8008904:	460b      	mov	r3, r1
 8008906:	4610      	mov	r0, r2
 8008908:	4619      	mov	r1, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8008910:	f7f7 ff9c 	bl	800084c <__aeabi_ddiv>
 8008914:	4602      	mov	r2, r0
 8008916:	460b      	mov	r3, r1
 8008918:	4620      	mov	r0, r4
 800891a:	4629      	mov	r1, r5
 800891c:	f7f7 fcb6 	bl	800028c <__adddf3>
 8008920:	4602      	mov	r2, r0
 8008922:	460b      	mov	r3, r1
 8008924:	68f9      	ldr	r1, [r7, #12]
 8008926:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
		line->z_current	 = line->z0 + line->denta_z*s/line->total_s;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8008936:	e9d7 2300 	ldrd	r2, r3, [r7]
 800893a:	f7f7 fe5d 	bl	80005f8 <__aeabi_dmul>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	4610      	mov	r0, r2
 8008944:	4619      	mov	r1, r3
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800894c:	f7f7 ff7e 	bl	800084c <__aeabi_ddiv>
 8008950:	4602      	mov	r2, r0
 8008952:	460b      	mov	r3, r1
 8008954:	4620      	mov	r0, r4
 8008956:	4629      	mov	r1, r5
 8008958:	f7f7 fc98 	bl	800028c <__adddf3>
 800895c:	4602      	mov	r2, r0
 800895e:	460b      	mov	r3, r1
 8008960:	68f9      	ldr	r1, [r7, #12]
 8008962:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8008966:	e011      	b.n	800898c <scaraFlowLine+0xfc>
	} else {
		line->x_current = line->x1;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800896e:	68f9      	ldr	r1, [r7, #12]
 8008970:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		line->y_current = line->y1;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800897a:	68f9      	ldr	r1, [r7, #12]
 800897c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
		line->z_current = line->z1;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8008986:	68f9      	ldr	r1, [r7, #12]
 8008988:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	}

	return SCARA_STATUS_OK;
 800898c:	2300      	movs	r3, #0
}
 800898e:	4618      	mov	r0, r3
 8008990:	3710      	adds	r7, #16
 8008992:	46bd      	mov	sp, r7
 8008994:	bdb0      	pop	{r4, r5, r7, pc}
 8008996:	bf00      	nop
 8008998:	47ae147b 	.word	0x47ae147b
 800899c:	3f847ae1 	.word	0x3f847ae1

080089a0 <scaraFlowCircle>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowCircle		(Path_Circle_TypeDef *circle, double s) {
 80089a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089a4:	b086      	sub	sp, #24
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	60f8      	str	r0, [r7, #12]
 80089aa:	ed87 0b00 	vstr	d0, [r7]
	double angle;
	angle = s/(circle->radius);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80089b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089b8:	f7f7 ff48 	bl	800084c <__aeabi_ddiv>
 80089bc:	4602      	mov	r2, r0
 80089be:	460b      	mov	r3, r1
 80089c0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	circle->x_current = circle->xi + circle->radius*cos(circle->angle_start + circle->dir*angle);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f993 3000 	ldrsb.w	r3, [r3]
 80089dc:	4618      	mov	r0, r3
 80089de:	f7f7 fda1 	bl	8000524 <__aeabi_i2d>
 80089e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80089e6:	f7f7 fe07 	bl	80005f8 <__aeabi_dmul>
 80089ea:	4602      	mov	r2, r0
 80089ec:	460b      	mov	r3, r1
 80089ee:	4650      	mov	r0, sl
 80089f0:	4659      	mov	r1, fp
 80089f2:	f7f7 fc4b 	bl	800028c <__adddf3>
 80089f6:	4602      	mov	r2, r0
 80089f8:	460b      	mov	r3, r1
 80089fa:	ec43 2b17 	vmov	d7, r2, r3
 80089fe:	eeb0 0a47 	vmov.f32	s0, s14
 8008a02:	eef0 0a67 	vmov.f32	s1, s15
 8008a06:	f011 fdf3 	bl	801a5f0 <cos>
 8008a0a:	ec53 2b10 	vmov	r2, r3, d0
 8008a0e:	4640      	mov	r0, r8
 8008a10:	4649      	mov	r1, r9
 8008a12:	f7f7 fdf1 	bl	80005f8 <__aeabi_dmul>
 8008a16:	4602      	mov	r2, r0
 8008a18:	460b      	mov	r3, r1
 8008a1a:	4620      	mov	r0, r4
 8008a1c:	4629      	mov	r1, r5
 8008a1e:	f7f7 fc35 	bl	800028c <__adddf3>
 8008a22:	4602      	mov	r2, r0
 8008a24:	460b      	mov	r3, r1
 8008a26:	68f9      	ldr	r1, [r7, #12]
 8008a28:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	circle->y_current = circle->yi + circle->radius*sin(circle->angle_start + circle->dir*angle);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f993 3000 	ldrsb.w	r3, [r3]
 8008a44:	4618      	mov	r0, r3
 8008a46:	f7f7 fd6d 	bl	8000524 <__aeabi_i2d>
 8008a4a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008a4e:	f7f7 fdd3 	bl	80005f8 <__aeabi_dmul>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	4650      	mov	r0, sl
 8008a58:	4659      	mov	r1, fp
 8008a5a:	f7f7 fc17 	bl	800028c <__adddf3>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	460b      	mov	r3, r1
 8008a62:	ec43 2b17 	vmov	d7, r2, r3
 8008a66:	eeb0 0a47 	vmov.f32	s0, s14
 8008a6a:	eef0 0a67 	vmov.f32	s1, s15
 8008a6e:	f011 fe57 	bl	801a720 <sin>
 8008a72:	ec53 2b10 	vmov	r2, r3, d0
 8008a76:	4640      	mov	r0, r8
 8008a78:	4649      	mov	r1, r9
 8008a7a:	f7f7 fdbd 	bl	80005f8 <__aeabi_dmul>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	460b      	mov	r3, r1
 8008a82:	4620      	mov	r0, r4
 8008a84:	4629      	mov	r1, r5
 8008a86:	f7f7 fc01 	bl	800028c <__adddf3>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	68f9      	ldr	r1, [r7, #12]
 8008a90:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	circle->z_current = circle->zi; // XY plane
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008a9a:	68f9      	ldr	r1, [r7, #12]
 8008a9c:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88

	return SCARA_STATUS_OK;
 8008aa0:	2300      	movs	r3, #0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3718      	adds	r7, #24
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008aac <scaraFlowLSPB1>:
SCARA_StatusTypeDef	scaraFlowLSPB1	(Trajectory_LSPB_TypeDef *lspb, double time){
 8008aac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008ab0:	b08a      	sub	sp, #40	; 0x28
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	60f8      	str	r0, [r7, #12]
 8008ab6:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta;

	tf = lspb->Tf;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8008ac0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = lspb->Td;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8008aca:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ta = lspb->Ta;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8008ad4:	e9c7 2304 	strd	r2, r3, [r7, #16]
	// Accelerate
	if ( 0.0f <= time && time <= ta) {
 8008ad8:	f04f 0200 	mov.w	r2, #0
 8008adc:	f04f 0300 	mov.w	r3, #0
 8008ae0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ae4:	f7f8 f80e 	bl	8000b04 <__aeabi_dcmpge>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d05b      	beq.n	8008ba6 <scaraFlowLSPB1+0xfa>
 8008aee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008af2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008af6:	f7f7 fffb 	bl	8000af0 <__aeabi_dcmple>
 8008afa:	4603      	mov	r3, r0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d052      	beq.n	8008ba6 <scaraFlowLSPB1+0xfa>
		lspb->a_current		=	lspb->a_design;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8008b06:	68f9      	ldr	r1, [r7, #12]
 8008b08:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	lspb->v0 + lspb->a_design*time;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8008b18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b1c:	f7f7 fd6c 	bl	80005f8 <__aeabi_dmul>
 8008b20:	4602      	mov	r2, r0
 8008b22:	460b      	mov	r3, r1
 8008b24:	4620      	mov	r0, r4
 8008b26:	4629      	mov	r1, r5
 8008b28:	f7f7 fbb0 	bl	800028c <__adddf3>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	460b      	mov	r3, r1
 8008b30:	68f9      	ldr	r1, [r7, #12]
 8008b32:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*time + 0.5*lspb->a_design*time*time;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8008b42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b46:	f7f7 fd57 	bl	80005f8 <__aeabi_dmul>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	4620      	mov	r0, r4
 8008b50:	4629      	mov	r1, r5
 8008b52:	f7f7 fb9b 	bl	800028c <__adddf3>
 8008b56:	4602      	mov	r2, r0
 8008b58:	460b      	mov	r3, r1
 8008b5a:	4614      	mov	r4, r2
 8008b5c:	461d      	mov	r5, r3
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8008b64:	f04f 0200 	mov.w	r2, #0
 8008b68:	4b98      	ldr	r3, [pc, #608]	; (8008dcc <scaraFlowLSPB1+0x320>)
 8008b6a:	f7f7 fd45 	bl	80005f8 <__aeabi_dmul>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	460b      	mov	r3, r1
 8008b72:	4610      	mov	r0, r2
 8008b74:	4619      	mov	r1, r3
 8008b76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b7a:	f7f7 fd3d 	bl	80005f8 <__aeabi_dmul>
 8008b7e:	4602      	mov	r2, r0
 8008b80:	460b      	mov	r3, r1
 8008b82:	4610      	mov	r0, r2
 8008b84:	4619      	mov	r1, r3
 8008b86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b8a:	f7f7 fd35 	bl	80005f8 <__aeabi_dmul>
 8008b8e:	4602      	mov	r2, r0
 8008b90:	460b      	mov	r3, r1
 8008b92:	4620      	mov	r0, r4
 8008b94:	4629      	mov	r1, r5
 8008b96:	f7f7 fb79 	bl	800028c <__adddf3>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	460b      	mov	r3, r1
 8008b9e:	68f9      	ldr	r1, [r7, #12]
 8008ba0:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8008ba4:	e10b      	b.n	8008dbe <scaraFlowLSPB1+0x312>
	// Constant velocity
	} else if (ta <= time && time <= td) {
 8008ba6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008baa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008bae:	f7f7 ff9f 	bl	8000af0 <__aeabi_dcmple>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d054      	beq.n	8008c62 <scaraFlowLSPB1+0x1b6>
 8008bb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008bbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008bc0:	f7f7 ff96 	bl	8000af0 <__aeabi_dcmple>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d04b      	beq.n	8008c62 <scaraFlowLSPB1+0x1b6>
		lspb->a_current		=	0;
 8008bca:	68f9      	ldr	r1, [r7, #12]
 8008bcc:	f04f 0200 	mov.w	r2, #0
 8008bd0:	f04f 0300 	mov.w	r3, #0
 8008bd4:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	lspb->v_lim;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8008bde:	68f9      	ldr	r1, [r7, #12]
 8008be0:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*ta*0.5 + lspb->v_design*(time - ta*0.5);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8008bf0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008bf4:	f7f7 fd00 	bl	80005f8 <__aeabi_dmul>
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	460b      	mov	r3, r1
 8008bfc:	4610      	mov	r0, r2
 8008bfe:	4619      	mov	r1, r3
 8008c00:	f04f 0200 	mov.w	r2, #0
 8008c04:	4b71      	ldr	r3, [pc, #452]	; (8008dcc <scaraFlowLSPB1+0x320>)
 8008c06:	f7f7 fcf7 	bl	80005f8 <__aeabi_dmul>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	4620      	mov	r0, r4
 8008c10:	4629      	mov	r1, r5
 8008c12:	f7f7 fb3b 	bl	800028c <__adddf3>
 8008c16:	4602      	mov	r2, r0
 8008c18:	460b      	mov	r3, r1
 8008c1a:	4690      	mov	r8, r2
 8008c1c:	4699      	mov	r9, r3
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8008c24:	f04f 0200 	mov.w	r2, #0
 8008c28:	4b68      	ldr	r3, [pc, #416]	; (8008dcc <scaraFlowLSPB1+0x320>)
 8008c2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008c2e:	f7f7 fce3 	bl	80005f8 <__aeabi_dmul>
 8008c32:	4602      	mov	r2, r0
 8008c34:	460b      	mov	r3, r1
 8008c36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c3a:	f7f7 fb25 	bl	8000288 <__aeabi_dsub>
 8008c3e:	4602      	mov	r2, r0
 8008c40:	460b      	mov	r3, r1
 8008c42:	4620      	mov	r0, r4
 8008c44:	4629      	mov	r1, r5
 8008c46:	f7f7 fcd7 	bl	80005f8 <__aeabi_dmul>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	4640      	mov	r0, r8
 8008c50:	4649      	mov	r1, r9
 8008c52:	f7f7 fb1b 	bl	800028c <__adddf3>
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	68f9      	ldr	r1, [r7, #12]
 8008c5c:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8008c60:	e0ad      	b.n	8008dbe <scaraFlowLSPB1+0x312>
	// Decelerate
	} else if (td <= time && time <= tf) {
 8008c62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c66:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008c6a:	f7f7 ff41 	bl	8000af0 <__aeabi_dcmple>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f000 8090 	beq.w	8008d96 <scaraFlowLSPB1+0x2ea>
 8008c76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008c7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008c7e:	f7f7 ff37 	bl	8000af0 <__aeabi_dcmple>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	f000 8086 	beq.w	8008d96 <scaraFlowLSPB1+0x2ea>
		lspb->a_current		=	-lspb->a_design;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8008c90:	4614      	mov	r4, r2
 8008c92:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	e9c3 451a 	strd	r4, r5, [r3, #104]	; 0x68
		lspb->v_current		=	lspb->v_design + lspb->a_design*(td - time);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 8008ca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008cb0:	f7f7 faea 	bl	8000288 <__aeabi_dsub>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	4640      	mov	r0, r8
 8008cba:	4649      	mov	r1, r9
 8008cbc:	f7f7 fc9c 	bl	80005f8 <__aeabi_dmul>
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	460b      	mov	r3, r1
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	4629      	mov	r1, r5
 8008cc8:	f7f7 fae0 	bl	800028c <__adddf3>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	460b      	mov	r3, r1
 8008cd0:	68f9      	ldr	r1, [r7, #12]
 8008cd2:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s1 - lspb->v0*(tf - time)
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 8008ce2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ce6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008cea:	f7f7 facd 	bl	8000288 <__aeabi_dsub>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	4640      	mov	r0, r8
 8008cf4:	4649      	mov	r1, r9
 8008cf6:	f7f7 fc7f 	bl	80005f8 <__aeabi_dmul>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	4620      	mov	r0, r4
 8008d00:	4629      	mov	r1, r5
 8008d02:	f7f7 fac1 	bl	8000288 <__aeabi_dsub>
 8008d06:	4602      	mov	r2, r0
 8008d08:	460b      	mov	r3, r1
 8008d0a:	4614      	mov	r4, r2
 8008d0c:	461d      	mov	r5, r3
								- (lspb->v_lim - lspb->v0)*(tf - time)*(tf - time)/(2*ta);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8008d1a:	f7f7 fab5 	bl	8000288 <__aeabi_dsub>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	460b      	mov	r3, r1
 8008d22:	4690      	mov	r8, r2
 8008d24:	4699      	mov	r9, r3
 8008d26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d2a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008d2e:	f7f7 faab 	bl	8000288 <__aeabi_dsub>
 8008d32:	4602      	mov	r2, r0
 8008d34:	460b      	mov	r3, r1
 8008d36:	4640      	mov	r0, r8
 8008d38:	4649      	mov	r1, r9
 8008d3a:	f7f7 fc5d 	bl	80005f8 <__aeabi_dmul>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	460b      	mov	r3, r1
 8008d42:	4690      	mov	r8, r2
 8008d44:	4699      	mov	r9, r3
 8008d46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d4a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008d4e:	f7f7 fa9b 	bl	8000288 <__aeabi_dsub>
 8008d52:	4602      	mov	r2, r0
 8008d54:	460b      	mov	r3, r1
 8008d56:	4640      	mov	r0, r8
 8008d58:	4649      	mov	r1, r9
 8008d5a:	f7f7 fc4d 	bl	80005f8 <__aeabi_dmul>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	460b      	mov	r3, r1
 8008d62:	4690      	mov	r8, r2
 8008d64:	4699      	mov	r9, r3
 8008d66:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	f7f7 fa8d 	bl	800028c <__adddf3>
 8008d72:	4602      	mov	r2, r0
 8008d74:	460b      	mov	r3, r1
 8008d76:	4640      	mov	r0, r8
 8008d78:	4649      	mov	r1, r9
 8008d7a:	f7f7 fd67 	bl	800084c <__aeabi_ddiv>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	460b      	mov	r3, r1
 8008d82:	4620      	mov	r0, r4
 8008d84:	4629      	mov	r1, r5
 8008d86:	f7f7 fa7f 	bl	8000288 <__aeabi_dsub>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	460b      	mov	r3, r1
		lspb->s_current		=	lspb->s1 - lspb->v0*(tf - time)
 8008d8e:	68f9      	ldr	r1, [r7, #12]
 8008d90:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8008d94:	e013      	b.n	8008dbe <scaraFlowLSPB1+0x312>
	} else {
		lspb->a_current 	=	0;
 8008d96:	68f9      	ldr	r1, [r7, #12]
 8008d98:	f04f 0200 	mov.w	r2, #0
 8008d9c:	f04f 0300 	mov.w	r3, #0
 8008da0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	0;
 8008da4:	68f9      	ldr	r1, [r7, #12]
 8008da6:	f04f 0200 	mov.w	r2, #0
 8008daa:	f04f 0300 	mov.w	r3, #0
 8008dae:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->total_s;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008db8:	68f9      	ldr	r1, [r7, #12]
 8008dba:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	}

	return SCARA_STATUS_OK;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3728      	adds	r7, #40	; 0x28
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008dca:	bf00      	nop
 8008dcc:	3fe00000 	.word	0x3fe00000

08008dd0 <scaraFlowLSPB>:
/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFlowLSPB		(Trajectory_LSPB_TypeDef *lspb, double time) {
 8008dd0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008dd4:	b08a      	sub	sp, #40	; 0x28
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	60f8      	str	r0, [r7, #12]
 8008dda:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta;

	tf = lspb->Tf;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8008de4:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = lspb->Td;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8008dee:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ta = lspb->Ta;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8008df8:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Accelerate
	if ( 0.0f <= time && time <= ta) {
 8008dfc:	f04f 0200 	mov.w	r2, #0
 8008e00:	f04f 0300 	mov.w	r3, #0
 8008e04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e08:	f7f7 fe7c 	bl	8000b04 <__aeabi_dcmpge>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d05b      	beq.n	8008eca <scaraFlowLSPB+0xfa>
 8008e12:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008e16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008e1a:	f7f7 fe69 	bl	8000af0 <__aeabi_dcmple>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d052      	beq.n	8008eca <scaraFlowLSPB+0xfa>
		lspb->a_current		=	lspb->a_design;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8008e2a:	68f9      	ldr	r1, [r7, #12]
 8008e2c:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	lspb->v0 + lspb->a_design*time;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8008e3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e40:	f7f7 fbda 	bl	80005f8 <__aeabi_dmul>
 8008e44:	4602      	mov	r2, r0
 8008e46:	460b      	mov	r3, r1
 8008e48:	4620      	mov	r0, r4
 8008e4a:	4629      	mov	r1, r5
 8008e4c:	f7f7 fa1e 	bl	800028c <__adddf3>
 8008e50:	4602      	mov	r2, r0
 8008e52:	460b      	mov	r3, r1
 8008e54:	68f9      	ldr	r1, [r7, #12]
 8008e56:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*time + 0.5*lspb->a_design*time*time;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8008e66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e6a:	f7f7 fbc5 	bl	80005f8 <__aeabi_dmul>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	4620      	mov	r0, r4
 8008e74:	4629      	mov	r1, r5
 8008e76:	f7f7 fa09 	bl	800028c <__adddf3>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	4614      	mov	r4, r2
 8008e80:	461d      	mov	r5, r3
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8008e88:	f04f 0200 	mov.w	r2, #0
 8008e8c:	4b9f      	ldr	r3, [pc, #636]	; (800910c <scaraFlowLSPB+0x33c>)
 8008e8e:	f7f7 fbb3 	bl	80005f8 <__aeabi_dmul>
 8008e92:	4602      	mov	r2, r0
 8008e94:	460b      	mov	r3, r1
 8008e96:	4610      	mov	r0, r2
 8008e98:	4619      	mov	r1, r3
 8008e9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e9e:	f7f7 fbab 	bl	80005f8 <__aeabi_dmul>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4610      	mov	r0, r2
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008eae:	f7f7 fba3 	bl	80005f8 <__aeabi_dmul>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	4629      	mov	r1, r5
 8008eba:	f7f7 f9e7 	bl	800028c <__adddf3>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	68f9      	ldr	r1, [r7, #12]
 8008ec4:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8008ec8:	e119      	b.n	80090fe <scaraFlowLSPB+0x32e>
	// Constant velocity
	} else if (ta <= time && time <= (tf - td)) {
 8008eca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ece:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008ed2:	f7f7 fe0d 	bl	8000af0 <__aeabi_dcmple>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d05c      	beq.n	8008f96 <scaraFlowLSPB+0x1c6>
 8008edc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008ee0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008ee4:	f7f7 f9d0 	bl	8000288 <__aeabi_dsub>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008ef0:	f7f7 fdfe 	bl	8000af0 <__aeabi_dcmple>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d04d      	beq.n	8008f96 <scaraFlowLSPB+0x1c6>
		lspb->a_current		=	0;
 8008efa:	68f9      	ldr	r1, [r7, #12]
 8008efc:	f04f 0200 	mov.w	r2, #0
 8008f00:	f04f 0300 	mov.w	r3, #0
 8008f04:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	lspb->v_lim;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8008f0e:	68f9      	ldr	r1, [r7, #12]
 8008f10:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*ta/2 + lspb->v_lim*(time - ta/2);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8008f20:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008f24:	f7f7 fb68 	bl	80005f8 <__aeabi_dmul>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	4610      	mov	r0, r2
 8008f2e:	4619      	mov	r1, r3
 8008f30:	f04f 0200 	mov.w	r2, #0
 8008f34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008f38:	f7f7 fc88 	bl	800084c <__aeabi_ddiv>
 8008f3c:	4602      	mov	r2, r0
 8008f3e:	460b      	mov	r3, r1
 8008f40:	4620      	mov	r0, r4
 8008f42:	4629      	mov	r1, r5
 8008f44:	f7f7 f9a2 	bl	800028c <__adddf3>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	4690      	mov	r8, r2
 8008f4e:	4699      	mov	r9, r3
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8008f56:	f04f 0200 	mov.w	r2, #0
 8008f5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008f5e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008f62:	f7f7 fc73 	bl	800084c <__aeabi_ddiv>
 8008f66:	4602      	mov	r2, r0
 8008f68:	460b      	mov	r3, r1
 8008f6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008f6e:	f7f7 f98b 	bl	8000288 <__aeabi_dsub>
 8008f72:	4602      	mov	r2, r0
 8008f74:	460b      	mov	r3, r1
 8008f76:	4620      	mov	r0, r4
 8008f78:	4629      	mov	r1, r5
 8008f7a:	f7f7 fb3d 	bl	80005f8 <__aeabi_dmul>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	460b      	mov	r3, r1
 8008f82:	4640      	mov	r0, r8
 8008f84:	4649      	mov	r1, r9
 8008f86:	f7f7 f981 	bl	800028c <__adddf3>
 8008f8a:	4602      	mov	r2, r0
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	68f9      	ldr	r1, [r7, #12]
 8008f90:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 8008f94:	e0b3      	b.n	80090fe <scaraFlowLSPB+0x32e>
	// Decelerate
	} else if ((tf - td) <= time && time <= tf) {
 8008f96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f9a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008f9e:	f7f7 f973 	bl	8000288 <__aeabi_dsub>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008faa:	f7f7 fdab 	bl	8000b04 <__aeabi_dcmpge>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	f000 8090 	beq.w	80090d6 <scaraFlowLSPB+0x306>
 8008fb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008fba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008fbe:	f7f7 fd97 	bl	8000af0 <__aeabi_dcmple>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f000 8086 	beq.w	80090d6 <scaraFlowLSPB+0x306>
		lspb->a_current		=	-lspb->a_design;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8008fd0:	4614      	mov	r4, r2
 8008fd2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	e9c3 451a 	strd	r4, r5, [r3, #104]	; 0x68
		lspb->v_current		=	lspb->v1 + lspb->a_design*(tf - time);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 8008fe8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008ff0:	f7f7 f94a 	bl	8000288 <__aeabi_dsub>
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	460b      	mov	r3, r1
 8008ff8:	4640      	mov	r0, r8
 8008ffa:	4649      	mov	r1, r9
 8008ffc:	f7f7 fafc 	bl	80005f8 <__aeabi_dmul>
 8009000:	4602      	mov	r2, r0
 8009002:	460b      	mov	r3, r1
 8009004:	4620      	mov	r0, r4
 8009006:	4629      	mov	r1, r5
 8009008:	f7f7 f940 	bl	800028c <__adddf3>
 800900c:	4602      	mov	r2, r0
 800900e:	460b      	mov	r3, r1
 8009010:	68f9      	ldr	r1, [r7, #12]
 8009012:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8009022:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009026:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800902a:	f7f7 f92d 	bl	8000288 <__aeabi_dsub>
 800902e:	4602      	mov	r2, r0
 8009030:	460b      	mov	r3, r1
 8009032:	4640      	mov	r0, r8
 8009034:	4649      	mov	r1, r9
 8009036:	f7f7 fadf 	bl	80005f8 <__aeabi_dmul>
 800903a:	4602      	mov	r2, r0
 800903c:	460b      	mov	r3, r1
 800903e:	4620      	mov	r0, r4
 8009040:	4629      	mov	r1, r5
 8009042:	f7f7 f921 	bl	8000288 <__aeabi_dsub>
 8009046:	4602      	mov	r2, r0
 8009048:	460b      	mov	r3, r1
 800904a:	4614      	mov	r4, r2
 800904c:	461d      	mov	r5, r3
								- (lspb->v_lim - lspb->v1)*(tf - time)*(tf - time)/(2*td);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800905a:	f7f7 f915 	bl	8000288 <__aeabi_dsub>
 800905e:	4602      	mov	r2, r0
 8009060:	460b      	mov	r3, r1
 8009062:	4690      	mov	r8, r2
 8009064:	4699      	mov	r9, r3
 8009066:	e9d7 2300 	ldrd	r2, r3, [r7]
 800906a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800906e:	f7f7 f90b 	bl	8000288 <__aeabi_dsub>
 8009072:	4602      	mov	r2, r0
 8009074:	460b      	mov	r3, r1
 8009076:	4640      	mov	r0, r8
 8009078:	4649      	mov	r1, r9
 800907a:	f7f7 fabd 	bl	80005f8 <__aeabi_dmul>
 800907e:	4602      	mov	r2, r0
 8009080:	460b      	mov	r3, r1
 8009082:	4690      	mov	r8, r2
 8009084:	4699      	mov	r9, r3
 8009086:	e9d7 2300 	ldrd	r2, r3, [r7]
 800908a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800908e:	f7f7 f8fb 	bl	8000288 <__aeabi_dsub>
 8009092:	4602      	mov	r2, r0
 8009094:	460b      	mov	r3, r1
 8009096:	4640      	mov	r0, r8
 8009098:	4649      	mov	r1, r9
 800909a:	f7f7 faad 	bl	80005f8 <__aeabi_dmul>
 800909e:	4602      	mov	r2, r0
 80090a0:	460b      	mov	r3, r1
 80090a2:	4690      	mov	r8, r2
 80090a4:	4699      	mov	r9, r3
 80090a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80090aa:	4602      	mov	r2, r0
 80090ac:	460b      	mov	r3, r1
 80090ae:	f7f7 f8ed 	bl	800028c <__adddf3>
 80090b2:	4602      	mov	r2, r0
 80090b4:	460b      	mov	r3, r1
 80090b6:	4640      	mov	r0, r8
 80090b8:	4649      	mov	r1, r9
 80090ba:	f7f7 fbc7 	bl	800084c <__aeabi_ddiv>
 80090be:	4602      	mov	r2, r0
 80090c0:	460b      	mov	r3, r1
 80090c2:	4620      	mov	r0, r4
 80090c4:	4629      	mov	r1, r5
 80090c6:	f7f7 f8df 	bl	8000288 <__aeabi_dsub>
 80090ca:	4602      	mov	r2, r0
 80090cc:	460b      	mov	r3, r1
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 80090ce:	68f9      	ldr	r1, [r7, #12]
 80090d0:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
 80090d4:	e013      	b.n	80090fe <scaraFlowLSPB+0x32e>
	} else {
		lspb->a_current 	=	0;
 80090d6:	68f9      	ldr	r1, [r7, #12]
 80090d8:	f04f 0200 	mov.w	r2, #0
 80090dc:	f04f 0300 	mov.w	r3, #0
 80090e0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		lspb->v_current		=	0;
 80090e4:	68f9      	ldr	r1, [r7, #12]
 80090e6:	f04f 0200 	mov.w	r2, #0
 80090ea:	f04f 0300 	mov.w	r3, #0
 80090ee:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		lspb->s_current		=	lspb->total_s;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80090f8:	68f9      	ldr	r1, [r7, #12]
 80090fa:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	}

	return SCARA_STATUS_OK;
 80090fe:	2300      	movs	r3, #0
}
 8009100:	4618      	mov	r0, r3
 8009102:	3728      	adds	r7, #40	; 0x28
 8009104:	46bd      	mov	sp, r7
 8009106:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800910a:	bf00      	nop
 800910c:	3fe00000 	.word	0x3fe00000

08009110 <scaraFLowScurve>:


/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFLowScurve		(Trajectory_Scurve_TypeDef *scurve, double time) {
 8009110:	b5b0      	push	{r4, r5, r7, lr}
 8009112:	b092      	sub	sp, #72	; 0x48
 8009114:	af00      	add	r7, sp, #0
 8009116:	6278      	str	r0, [r7, #36]	; 0x24
 8009118:	ed87 0b06 	vstr	d0, [r7, #24]
	double j_max, tm, tc, t;

	j_max = scurve->j_max;
 800911c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800911e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8009122:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	tm	  = scurve->Tm;
 8009126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009128:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800912c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	tc	  = scurve->Tc;
 8009130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009132:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8009136:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	 // SCURVE 4 PHASE: tc = 0;
	 if ( 4 == scurve->num_of_phase) {
 800913a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800913c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009140:	2b04      	cmp	r3, #4
 8009142:	f040 8313 	bne.w	800976c <scaraFLowScurve+0x65c>
		 // Phase 1
		 if ( (0.0f <= time) && ( time < tm)) {
 8009146:	f04f 0200 	mov.w	r2, #0
 800914a:	f04f 0300 	mov.w	r3, #0
 800914e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009152:	f7f7 fcd7 	bl	8000b04 <__aeabi_dcmpge>
 8009156:	4603      	mov	r3, r0
 8009158:	2b00      	cmp	r3, #0
 800915a:	d059      	beq.n	8009210 <scaraFLowScurve+0x100>
 800915c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009160:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009164:	f7f7 fcba 	bl	8000adc <__aeabi_dcmplt>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d050      	beq.n	8009210 <scaraFLowScurve+0x100>
			 t = time;
 800916e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009172:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 8009176:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800917a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800917e:	f7f7 fa3b 	bl	80005f8 <__aeabi_dmul>
 8009182:	4602      	mov	r2, r0
 8009184:	460b      	mov	r3, r1
 8009186:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009188:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 800918c:	f04f 0200 	mov.w	r2, #0
 8009190:	4b92      	ldr	r3, [pc, #584]	; (80093dc <scaraFLowScurve+0x2cc>)
 8009192:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009196:	f7f7 fa2f 	bl	80005f8 <__aeabi_dmul>
 800919a:	4602      	mov	r2, r0
 800919c:	460b      	mov	r3, r1
 800919e:	4610      	mov	r0, r2
 80091a0:	4619      	mov	r1, r3
 80091a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091a6:	f7f7 fa27 	bl	80005f8 <__aeabi_dmul>
 80091aa:	4602      	mov	r2, r0
 80091ac:	460b      	mov	r3, r1
 80091ae:	4610      	mov	r0, r2
 80091b0:	4619      	mov	r1, r3
 80091b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091b6:	f7f7 fa1f 	bl	80005f8 <__aeabi_dmul>
 80091ba:	4602      	mov	r2, r0
 80091bc:	460b      	mov	r3, r1
 80091be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80091c0:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 80091c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091c8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80091cc:	f7f7 fa14 	bl	80005f8 <__aeabi_dmul>
 80091d0:	4602      	mov	r2, r0
 80091d2:	460b      	mov	r3, r1
 80091d4:	4610      	mov	r0, r2
 80091d6:	4619      	mov	r1, r3
 80091d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091dc:	f7f7 fa0c 	bl	80005f8 <__aeabi_dmul>
 80091e0:	4602      	mov	r2, r0
 80091e2:	460b      	mov	r3, r1
 80091e4:	4610      	mov	r0, r2
 80091e6:	4619      	mov	r1, r3
 80091e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091ec:	f7f7 fa04 	bl	80005f8 <__aeabi_dmul>
 80091f0:	4602      	mov	r2, r0
 80091f2:	460b      	mov	r3, r1
 80091f4:	4610      	mov	r0, r2
 80091f6:	4619      	mov	r1, r3
 80091f8:	f04f 0200 	mov.w	r2, #0
 80091fc:	4b78      	ldr	r3, [pc, #480]	; (80093e0 <scaraFLowScurve+0x2d0>)
 80091fe:	f7f7 fb25 	bl	800084c <__aeabi_ddiv>
 8009202:	4602      	mov	r2, r0
 8009204:	460b      	mov	r3, r1
 8009206:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009208:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 800920c:	f000 be44 	b.w	8009e98 <scaraFLowScurve+0xd88>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 8009210:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009214:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009218:	f7f7 fc6a 	bl	8000af0 <__aeabi_dcmple>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	f000 80e0 	beq.w	80093e4 <scaraFLowScurve+0x2d4>
 8009224:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009228:	4602      	mov	r2, r0
 800922a:	460b      	mov	r3, r1
 800922c:	f7f7 f82e 	bl	800028c <__adddf3>
 8009230:	4602      	mov	r2, r0
 8009232:	460b      	mov	r3, r1
 8009234:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009238:	f7f7 fc50 	bl	8000adc <__aeabi_dcmplt>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	f000 80d0 	beq.w	80093e4 <scaraFLowScurve+0x2d4>
			 t = time - tm;
 8009244:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009248:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800924c:	f7f7 f81c 	bl	8000288 <__aeabi_dsub>
 8009250:	4602      	mov	r2, r0
 8009252:	460b      	mov	r3, r1
 8009254:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 8009258:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800925c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009260:	f7f7 f9ca 	bl	80005f8 <__aeabi_dmul>
 8009264:	4602      	mov	r2, r0
 8009266:	460b      	mov	r3, r1
 8009268:	4614      	mov	r4, r2
 800926a:	461d      	mov	r5, r3
 800926c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009270:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009274:	f7f7 f9c0 	bl	80005f8 <__aeabi_dmul>
 8009278:	4602      	mov	r2, r0
 800927a:	460b      	mov	r3, r1
 800927c:	4620      	mov	r0, r4
 800927e:	4629      	mov	r1, r5
 8009280:	f7f7 f802 	bl	8000288 <__aeabi_dsub>
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800928a:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 800928e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009290:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 8009294:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009298:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800929c:	f7f7 f9ac 	bl	80005f8 <__aeabi_dmul>
 80092a0:	4602      	mov	r2, r0
 80092a2:	460b      	mov	r3, r1
 80092a4:	4610      	mov	r0, r2
 80092a6:	4619      	mov	r1, r3
 80092a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80092ac:	f7f7 f9a4 	bl	80005f8 <__aeabi_dmul>
 80092b0:	4602      	mov	r2, r0
 80092b2:	460b      	mov	r3, r1
 80092b4:	4620      	mov	r0, r4
 80092b6:	4629      	mov	r1, r5
 80092b8:	f7f6 ffe8 	bl	800028c <__adddf3>
 80092bc:	4602      	mov	r2, r0
 80092be:	460b      	mov	r3, r1
 80092c0:	4614      	mov	r4, r2
 80092c2:	461d      	mov	r5, r3
 80092c4:	f04f 0200 	mov.w	r2, #0
 80092c8:	4b44      	ldr	r3, [pc, #272]	; (80093dc <scaraFLowScurve+0x2cc>)
 80092ca:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80092ce:	f7f7 f993 	bl	80005f8 <__aeabi_dmul>
 80092d2:	4602      	mov	r2, r0
 80092d4:	460b      	mov	r3, r1
 80092d6:	4610      	mov	r0, r2
 80092d8:	4619      	mov	r1, r3
 80092da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80092de:	f7f7 f98b 	bl	80005f8 <__aeabi_dmul>
 80092e2:	4602      	mov	r2, r0
 80092e4:	460b      	mov	r3, r1
 80092e6:	4610      	mov	r0, r2
 80092e8:	4619      	mov	r1, r3
 80092ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80092ee:	f7f7 f983 	bl	80005f8 <__aeabi_dmul>
 80092f2:	4602      	mov	r2, r0
 80092f4:	460b      	mov	r3, r1
 80092f6:	4620      	mov	r0, r4
 80092f8:	4629      	mov	r1, r5
 80092fa:	f7f6 ffc5 	bl	8000288 <__aeabi_dsub>
 80092fe:	4602      	mov	r2, r0
 8009300:	460b      	mov	r3, r1
 8009302:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009304:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 8009308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930a:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 800930e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009310:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8009314:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009318:	f7f7 f96e 	bl	80005f8 <__aeabi_dmul>
 800931c:	4602      	mov	r2, r0
 800931e:	460b      	mov	r3, r1
 8009320:	4620      	mov	r0, r4
 8009322:	4629      	mov	r1, r5
 8009324:	f7f6 ffb2 	bl	800028c <__adddf3>
 8009328:	4602      	mov	r2, r0
 800932a:	460b      	mov	r3, r1
 800932c:	4614      	mov	r4, r2
 800932e:	461d      	mov	r5, r3
 8009330:	f04f 0200 	mov.w	r2, #0
 8009334:	4b29      	ldr	r3, [pc, #164]	; (80093dc <scaraFLowScurve+0x2cc>)
 8009336:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800933a:	f7f7 f95d 	bl	80005f8 <__aeabi_dmul>
 800933e:	4602      	mov	r2, r0
 8009340:	460b      	mov	r3, r1
 8009342:	4610      	mov	r0, r2
 8009344:	4619      	mov	r1, r3
 8009346:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800934a:	f7f7 f955 	bl	80005f8 <__aeabi_dmul>
 800934e:	4602      	mov	r2, r0
 8009350:	460b      	mov	r3, r1
 8009352:	4610      	mov	r0, r2
 8009354:	4619      	mov	r1, r3
 8009356:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800935a:	f7f7 f94d 	bl	80005f8 <__aeabi_dmul>
 800935e:	4602      	mov	r2, r0
 8009360:	460b      	mov	r3, r1
 8009362:	4610      	mov	r0, r2
 8009364:	4619      	mov	r1, r3
 8009366:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800936a:	f7f7 f945 	bl	80005f8 <__aeabi_dmul>
 800936e:	4602      	mov	r2, r0
 8009370:	460b      	mov	r3, r1
 8009372:	4620      	mov	r0, r4
 8009374:	4629      	mov	r1, r5
 8009376:	f7f6 ff89 	bl	800028c <__adddf3>
 800937a:	4602      	mov	r2, r0
 800937c:	460b      	mov	r3, r1
 800937e:	4614      	mov	r4, r2
 8009380:	461d      	mov	r5, r3
 8009382:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009386:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800938a:	f7f7 f935 	bl	80005f8 <__aeabi_dmul>
 800938e:	4602      	mov	r2, r0
 8009390:	460b      	mov	r3, r1
 8009392:	4610      	mov	r0, r2
 8009394:	4619      	mov	r1, r3
 8009396:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800939a:	f7f7 f92d 	bl	80005f8 <__aeabi_dmul>
 800939e:	4602      	mov	r2, r0
 80093a0:	460b      	mov	r3, r1
 80093a2:	4610      	mov	r0, r2
 80093a4:	4619      	mov	r1, r3
 80093a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80093aa:	f7f7 f925 	bl	80005f8 <__aeabi_dmul>
 80093ae:	4602      	mov	r2, r0
 80093b0:	460b      	mov	r3, r1
 80093b2:	4610      	mov	r0, r2
 80093b4:	4619      	mov	r1, r3
 80093b6:	f04f 0200 	mov.w	r2, #0
 80093ba:	4b09      	ldr	r3, [pc, #36]	; (80093e0 <scaraFLowScurve+0x2d0>)
 80093bc:	f7f7 fa46 	bl	800084c <__aeabi_ddiv>
 80093c0:	4602      	mov	r2, r0
 80093c2:	460b      	mov	r3, r1
 80093c4:	4620      	mov	r0, r4
 80093c6:	4629      	mov	r1, r5
 80093c8:	f7f6 ff5e 	bl	8000288 <__aeabi_dsub>
 80093cc:	4602      	mov	r2, r0
 80093ce:	460b      	mov	r3, r1
 80093d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80093d2:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 80093d6:	f000 bd5f 	b.w	8009e98 <scaraFLowScurve+0xd88>
 80093da:	bf00      	nop
 80093dc:	3fe00000 	.word	0x3fe00000
 80093e0:	40180000 	.word	0x40180000
		 // Phase 3: does not exist
		 // Phase 4
		 } else if ( ((2*tm) <= time) && ( time < (3*tm)) ) {
 80093e4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80093e8:	4602      	mov	r2, r0
 80093ea:	460b      	mov	r3, r1
 80093ec:	f7f6 ff4e 	bl	800028c <__adddf3>
 80093f0:	4602      	mov	r2, r0
 80093f2:	460b      	mov	r3, r1
 80093f4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80093f8:	f7f7 fb84 	bl	8000b04 <__aeabi_dcmpge>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f000 809e 	beq.w	8009540 <scaraFLowScurve+0x430>
 8009404:	f04f 0200 	mov.w	r2, #0
 8009408:	4b4a      	ldr	r3, [pc, #296]	; (8009534 <scaraFLowScurve+0x424>)
 800940a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800940e:	f7f7 f8f3 	bl	80005f8 <__aeabi_dmul>
 8009412:	4602      	mov	r2, r0
 8009414:	460b      	mov	r3, r1
 8009416:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800941a:	f7f7 fb5f 	bl	8000adc <__aeabi_dcmplt>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	f000 808d 	beq.w	8009540 <scaraFLowScurve+0x430>
			 t = time - 2*tm;
 8009426:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800942a:	4602      	mov	r2, r0
 800942c:	460b      	mov	r3, r1
 800942e:	f7f6 ff2d 	bl	800028c <__adddf3>
 8009432:	4602      	mov	r2, r0
 8009434:	460b      	mov	r3, r1
 8009436:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800943a:	f7f6 ff25 	bl	8000288 <__aeabi_dsub>
 800943e:	4602      	mov	r2, r0
 8009440:	460b      	mov	r3, r1
 8009442:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 8009446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009448:	613b      	str	r3, [r7, #16]
 800944a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800944c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009450:	617b      	str	r3, [r7, #20]
 8009452:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009456:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800945a:	f7f7 f8cd 	bl	80005f8 <__aeabi_dmul>
 800945e:	4602      	mov	r2, r0
 8009460:	460b      	mov	r3, r1
 8009462:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009464:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2 - 0.5*j_max*t*t;
 8009468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800946a:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 800946e:	f04f 0200 	mov.w	r2, #0
 8009472:	4b31      	ldr	r3, [pc, #196]	; (8009538 <scaraFLowScurve+0x428>)
 8009474:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009478:	f7f7 f8be 	bl	80005f8 <__aeabi_dmul>
 800947c:	4602      	mov	r2, r0
 800947e:	460b      	mov	r3, r1
 8009480:	4610      	mov	r0, r2
 8009482:	4619      	mov	r1, r3
 8009484:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009488:	f7f7 f8b6 	bl	80005f8 <__aeabi_dmul>
 800948c:	4602      	mov	r2, r0
 800948e:	460b      	mov	r3, r1
 8009490:	4610      	mov	r0, r2
 8009492:	4619      	mov	r1, r3
 8009494:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009498:	f7f7 f8ae 	bl	80005f8 <__aeabi_dmul>
 800949c:	4602      	mov	r2, r0
 800949e:	460b      	mov	r3, r1
 80094a0:	4620      	mov	r0, r4
 80094a2:	4629      	mov	r1, r5
 80094a4:	f7f6 fef0 	bl	8000288 <__aeabi_dsub>
 80094a8:	4602      	mov	r2, r0
 80094aa:	460b      	mov	r3, r1
 80094ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80094ae:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t - j_max*t*t*t/6;
 80094b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094b4:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 80094b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ba:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 80094be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80094c2:	f7f7 f899 	bl	80005f8 <__aeabi_dmul>
 80094c6:	4602      	mov	r2, r0
 80094c8:	460b      	mov	r3, r1
 80094ca:	4620      	mov	r0, r4
 80094cc:	4629      	mov	r1, r5
 80094ce:	f7f6 fedd 	bl	800028c <__adddf3>
 80094d2:	4602      	mov	r2, r0
 80094d4:	460b      	mov	r3, r1
 80094d6:	4614      	mov	r4, r2
 80094d8:	461d      	mov	r5, r3
 80094da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80094de:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80094e2:	f7f7 f889 	bl	80005f8 <__aeabi_dmul>
 80094e6:	4602      	mov	r2, r0
 80094e8:	460b      	mov	r3, r1
 80094ea:	4610      	mov	r0, r2
 80094ec:	4619      	mov	r1, r3
 80094ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80094f2:	f7f7 f881 	bl	80005f8 <__aeabi_dmul>
 80094f6:	4602      	mov	r2, r0
 80094f8:	460b      	mov	r3, r1
 80094fa:	4610      	mov	r0, r2
 80094fc:	4619      	mov	r1, r3
 80094fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009502:	f7f7 f879 	bl	80005f8 <__aeabi_dmul>
 8009506:	4602      	mov	r2, r0
 8009508:	460b      	mov	r3, r1
 800950a:	4610      	mov	r0, r2
 800950c:	4619      	mov	r1, r3
 800950e:	f04f 0200 	mov.w	r2, #0
 8009512:	4b0a      	ldr	r3, [pc, #40]	; (800953c <scaraFLowScurve+0x42c>)
 8009514:	f7f7 f99a 	bl	800084c <__aeabi_ddiv>
 8009518:	4602      	mov	r2, r0
 800951a:	460b      	mov	r3, r1
 800951c:	4620      	mov	r0, r4
 800951e:	4629      	mov	r1, r5
 8009520:	f7f6 feb2 	bl	8000288 <__aeabi_dsub>
 8009524:	4602      	mov	r2, r0
 8009526:	460b      	mov	r3, r1
 8009528:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800952a:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 800952e:	f000 bcb3 	b.w	8009e98 <scaraFLowScurve+0xd88>
 8009532:	bf00      	nop
 8009534:	40080000 	.word	0x40080000
 8009538:	3fe00000 	.word	0x3fe00000
 800953c:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm) <= time) && ( time < (4*tm)) ) {
 8009540:	f04f 0200 	mov.w	r2, #0
 8009544:	4b85      	ldr	r3, [pc, #532]	; (800975c <scaraFLowScurve+0x64c>)
 8009546:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800954a:	f7f7 f855 	bl	80005f8 <__aeabi_dmul>
 800954e:	4602      	mov	r2, r0
 8009550:	460b      	mov	r3, r1
 8009552:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009556:	f7f7 fad5 	bl	8000b04 <__aeabi_dcmpge>
 800955a:	4603      	mov	r3, r0
 800955c:	2b00      	cmp	r3, #0
 800955e:	f000 80e8 	beq.w	8009732 <scaraFLowScurve+0x622>
 8009562:	f04f 0200 	mov.w	r2, #0
 8009566:	4b7e      	ldr	r3, [pc, #504]	; (8009760 <scaraFLowScurve+0x650>)
 8009568:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800956c:	f7f7 f844 	bl	80005f8 <__aeabi_dmul>
 8009570:	4602      	mov	r2, r0
 8009572:	460b      	mov	r3, r1
 8009574:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009578:	f7f7 fab0 	bl	8000adc <__aeabi_dcmplt>
 800957c:	4603      	mov	r3, r0
 800957e:	2b00      	cmp	r3, #0
 8009580:	f000 80d7 	beq.w	8009732 <scaraFLowScurve+0x622>
			 t = time - 3*tm;
 8009584:	f04f 0200 	mov.w	r2, #0
 8009588:	4b74      	ldr	r3, [pc, #464]	; (800975c <scaraFLowScurve+0x64c>)
 800958a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800958e:	f7f7 f833 	bl	80005f8 <__aeabi_dmul>
 8009592:	4602      	mov	r2, r0
 8009594:	460b      	mov	r3, r1
 8009596:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800959a:	f7f6 fe75 	bl	8000288 <__aeabi_dsub>
 800959e:	4602      	mov	r2, r0
 80095a0:	460b      	mov	r3, r1
 80095a2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 80095a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095a8:	60bb      	str	r3, [r7, #8]
 80095aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80095ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80095b0:	60fb      	str	r3, [r7, #12]
 80095b2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80095b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80095ba:	f7f7 f81d 	bl	80005f8 <__aeabi_dmul>
 80095be:	4602      	mov	r2, r0
 80095c0:	460b      	mov	r3, r1
 80095c2:	4614      	mov	r4, r2
 80095c4:	461d      	mov	r5, r3
 80095c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80095ca:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80095ce:	f7f7 f813 	bl	80005f8 <__aeabi_dmul>
 80095d2:	4602      	mov	r2, r0
 80095d4:	460b      	mov	r3, r1
 80095d6:	4620      	mov	r0, r4
 80095d8:	4629      	mov	r1, r5
 80095da:	f7f6 fe57 	bl	800028c <__adddf3>
 80095de:	4602      	mov	r2, r0
 80095e0:	460b      	mov	r3, r1
 80095e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80095e4:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 80095e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ea:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 80095ee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80095f2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80095f6:	f7f6 ffff 	bl	80005f8 <__aeabi_dmul>
 80095fa:	4602      	mov	r2, r0
 80095fc:	460b      	mov	r3, r1
 80095fe:	4610      	mov	r0, r2
 8009600:	4619      	mov	r1, r3
 8009602:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009606:	f7f6 fff7 	bl	80005f8 <__aeabi_dmul>
 800960a:	4602      	mov	r2, r0
 800960c:	460b      	mov	r3, r1
 800960e:	4620      	mov	r0, r4
 8009610:	4629      	mov	r1, r5
 8009612:	f7f6 fe39 	bl	8000288 <__aeabi_dsub>
 8009616:	4602      	mov	r2, r0
 8009618:	460b      	mov	r3, r1
 800961a:	4614      	mov	r4, r2
 800961c:	461d      	mov	r5, r3
 800961e:	f04f 0200 	mov.w	r2, #0
 8009622:	4b50      	ldr	r3, [pc, #320]	; (8009764 <scaraFLowScurve+0x654>)
 8009624:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009628:	f7f6 ffe6 	bl	80005f8 <__aeabi_dmul>
 800962c:	4602      	mov	r2, r0
 800962e:	460b      	mov	r3, r1
 8009630:	4610      	mov	r0, r2
 8009632:	4619      	mov	r1, r3
 8009634:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009638:	f7f6 ffde 	bl	80005f8 <__aeabi_dmul>
 800963c:	4602      	mov	r2, r0
 800963e:	460b      	mov	r3, r1
 8009640:	4610      	mov	r0, r2
 8009642:	4619      	mov	r1, r3
 8009644:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009648:	f7f6 ffd6 	bl	80005f8 <__aeabi_dmul>
 800964c:	4602      	mov	r2, r0
 800964e:	460b      	mov	r3, r1
 8009650:	4620      	mov	r0, r4
 8009652:	4629      	mov	r1, r5
 8009654:	f7f6 fe1a 	bl	800028c <__adddf3>
 8009658:	4602      	mov	r2, r0
 800965a:	460b      	mov	r3, r1
 800965c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800965e:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 8009662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009664:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 8009668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800966a:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 800966e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009672:	f7f6 ffc1 	bl	80005f8 <__aeabi_dmul>
 8009676:	4602      	mov	r2, r0
 8009678:	460b      	mov	r3, r1
 800967a:	4620      	mov	r0, r4
 800967c:	4629      	mov	r1, r5
 800967e:	f7f6 fe05 	bl	800028c <__adddf3>
 8009682:	4602      	mov	r2, r0
 8009684:	460b      	mov	r3, r1
 8009686:	4614      	mov	r4, r2
 8009688:	461d      	mov	r5, r3
									- 0.5*j_max*tm*t*t
 800968a:	f04f 0200 	mov.w	r2, #0
 800968e:	4b35      	ldr	r3, [pc, #212]	; (8009764 <scaraFLowScurve+0x654>)
 8009690:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009694:	f7f6 ffb0 	bl	80005f8 <__aeabi_dmul>
 8009698:	4602      	mov	r2, r0
 800969a:	460b      	mov	r3, r1
 800969c:	4610      	mov	r0, r2
 800969e:	4619      	mov	r1, r3
 80096a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80096a4:	f7f6 ffa8 	bl	80005f8 <__aeabi_dmul>
 80096a8:	4602      	mov	r2, r0
 80096aa:	460b      	mov	r3, r1
 80096ac:	4610      	mov	r0, r2
 80096ae:	4619      	mov	r1, r3
 80096b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80096b4:	f7f6 ffa0 	bl	80005f8 <__aeabi_dmul>
 80096b8:	4602      	mov	r2, r0
 80096ba:	460b      	mov	r3, r1
 80096bc:	4610      	mov	r0, r2
 80096be:	4619      	mov	r1, r3
 80096c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80096c4:	f7f6 ff98 	bl	80005f8 <__aeabi_dmul>
 80096c8:	4602      	mov	r2, r0
 80096ca:	460b      	mov	r3, r1
 80096cc:	4620      	mov	r0, r4
 80096ce:	4629      	mov	r1, r5
 80096d0:	f7f6 fdda 	bl	8000288 <__aeabi_dsub>
 80096d4:	4602      	mov	r2, r0
 80096d6:	460b      	mov	r3, r1
 80096d8:	4614      	mov	r4, r2
 80096da:	461d      	mov	r5, r3
									+ j_max*t*t*t/6;
 80096dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80096e0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80096e4:	f7f6 ff88 	bl	80005f8 <__aeabi_dmul>
 80096e8:	4602      	mov	r2, r0
 80096ea:	460b      	mov	r3, r1
 80096ec:	4610      	mov	r0, r2
 80096ee:	4619      	mov	r1, r3
 80096f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80096f4:	f7f6 ff80 	bl	80005f8 <__aeabi_dmul>
 80096f8:	4602      	mov	r2, r0
 80096fa:	460b      	mov	r3, r1
 80096fc:	4610      	mov	r0, r2
 80096fe:	4619      	mov	r1, r3
 8009700:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009704:	f7f6 ff78 	bl	80005f8 <__aeabi_dmul>
 8009708:	4602      	mov	r2, r0
 800970a:	460b      	mov	r3, r1
 800970c:	4610      	mov	r0, r2
 800970e:	4619      	mov	r1, r3
 8009710:	f04f 0200 	mov.w	r2, #0
 8009714:	4b14      	ldr	r3, [pc, #80]	; (8009768 <scaraFLowScurve+0x658>)
 8009716:	f7f7 f899 	bl	800084c <__aeabi_ddiv>
 800971a:	4602      	mov	r2, r0
 800971c:	460b      	mov	r3, r1
 800971e:	4620      	mov	r0, r4
 8009720:	4629      	mov	r1, r5
 8009722:	f7f6 fdb3 	bl	800028c <__adddf3>
 8009726:	4602      	mov	r2, r0
 8009728:	460b      	mov	r3, r1
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 800972a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800972c:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8009730:	e3b2      	b.n	8009e98 <scaraFLowScurve+0xd88>
		 } else {
			 scurve->a_current = 0;
 8009732:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009734:	f04f 0200 	mov.w	r2, #0
 8009738:	f04f 0300 	mov.w	r3, #0
 800973c:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current = 0;
 8009740:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009742:	f04f 0200 	mov.w	r2, #0
 8009746:	f04f 0300 	mov.w	r3, #0
 800974a:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 800974e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009750:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8009754:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009756:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 800975a:	e39d      	b.n	8009e98 <scaraFLowScurve+0xd88>
 800975c:	40080000 	.word	0x40080000
 8009760:	40100000 	.word	0x40100000
 8009764:	3fe00000 	.word	0x3fe00000
 8009768:	40180000 	.word	0x40180000
		 }

	 // SCURVE 5 PHASE: tc > 0
	 } else if ( 5 == scurve->num_of_phase) {
 800976c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800976e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009772:	2b05      	cmp	r3, #5
 8009774:	f040 838e 	bne.w	8009e94 <scaraFLowScurve+0xd84>
		 // Phase 1
		 if ( (0 <= time) && ( time < tm)) {
 8009778:	f04f 0200 	mov.w	r2, #0
 800977c:	f04f 0300 	mov.w	r3, #0
 8009780:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009784:	f7f7 f9be 	bl	8000b04 <__aeabi_dcmpge>
 8009788:	4603      	mov	r3, r0
 800978a:	2b00      	cmp	r3, #0
 800978c:	d058      	beq.n	8009840 <scaraFLowScurve+0x730>
 800978e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009792:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009796:	f7f7 f9a1 	bl	8000adc <__aeabi_dcmplt>
 800979a:	4603      	mov	r3, r0
 800979c:	2b00      	cmp	r3, #0
 800979e:	d04f      	beq.n	8009840 <scaraFLowScurve+0x730>
			 t = time;
 80097a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80097a4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 80097a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097ac:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80097b0:	f7f6 ff22 	bl	80005f8 <__aeabi_dmul>
 80097b4:	4602      	mov	r2, r0
 80097b6:	460b      	mov	r3, r1
 80097b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097ba:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 80097be:	f04f 0200 	mov.w	r2, #0
 80097c2:	4b91      	ldr	r3, [pc, #580]	; (8009a08 <scaraFLowScurve+0x8f8>)
 80097c4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80097c8:	f7f6 ff16 	bl	80005f8 <__aeabi_dmul>
 80097cc:	4602      	mov	r2, r0
 80097ce:	460b      	mov	r3, r1
 80097d0:	4610      	mov	r0, r2
 80097d2:	4619      	mov	r1, r3
 80097d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097d8:	f7f6 ff0e 	bl	80005f8 <__aeabi_dmul>
 80097dc:	4602      	mov	r2, r0
 80097de:	460b      	mov	r3, r1
 80097e0:	4610      	mov	r0, r2
 80097e2:	4619      	mov	r1, r3
 80097e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097e8:	f7f6 ff06 	bl	80005f8 <__aeabi_dmul>
 80097ec:	4602      	mov	r2, r0
 80097ee:	460b      	mov	r3, r1
 80097f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097f2:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 80097f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80097fa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80097fe:	f7f6 fefb 	bl	80005f8 <__aeabi_dmul>
 8009802:	4602      	mov	r2, r0
 8009804:	460b      	mov	r3, r1
 8009806:	4610      	mov	r0, r2
 8009808:	4619      	mov	r1, r3
 800980a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800980e:	f7f6 fef3 	bl	80005f8 <__aeabi_dmul>
 8009812:	4602      	mov	r2, r0
 8009814:	460b      	mov	r3, r1
 8009816:	4610      	mov	r0, r2
 8009818:	4619      	mov	r1, r3
 800981a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800981e:	f7f6 feeb 	bl	80005f8 <__aeabi_dmul>
 8009822:	4602      	mov	r2, r0
 8009824:	460b      	mov	r3, r1
 8009826:	4610      	mov	r0, r2
 8009828:	4619      	mov	r1, r3
 800982a:	f04f 0200 	mov.w	r2, #0
 800982e:	4b77      	ldr	r3, [pc, #476]	; (8009a0c <scaraFLowScurve+0x8fc>)
 8009830:	f7f7 f80c 	bl	800084c <__aeabi_ddiv>
 8009834:	4602      	mov	r2, r0
 8009836:	460b      	mov	r3, r1
 8009838:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800983a:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 800983e:	e32b      	b.n	8009e98 <scaraFLowScurve+0xd88>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 8009840:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009844:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009848:	f7f7 f952 	bl	8000af0 <__aeabi_dcmple>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	f000 80de 	beq.w	8009a10 <scaraFLowScurve+0x900>
 8009854:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009858:	4602      	mov	r2, r0
 800985a:	460b      	mov	r3, r1
 800985c:	f7f6 fd16 	bl	800028c <__adddf3>
 8009860:	4602      	mov	r2, r0
 8009862:	460b      	mov	r3, r1
 8009864:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009868:	f7f7 f938 	bl	8000adc <__aeabi_dcmplt>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	f000 80ce 	beq.w	8009a10 <scaraFLowScurve+0x900>
			 t = time - tm;
 8009874:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009878:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800987c:	f7f6 fd04 	bl	8000288 <__aeabi_dsub>
 8009880:	4602      	mov	r2, r0
 8009882:	460b      	mov	r3, r1
 8009884:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 8009888:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800988c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009890:	f7f6 feb2 	bl	80005f8 <__aeabi_dmul>
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	4614      	mov	r4, r2
 800989a:	461d      	mov	r5, r3
 800989c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80098a0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80098a4:	f7f6 fea8 	bl	80005f8 <__aeabi_dmul>
 80098a8:	4602      	mov	r2, r0
 80098aa:	460b      	mov	r3, r1
 80098ac:	4620      	mov	r0, r4
 80098ae:	4629      	mov	r1, r5
 80098b0:	f7f6 fcea 	bl	8000288 <__aeabi_dsub>
 80098b4:	4602      	mov	r2, r0
 80098b6:	460b      	mov	r3, r1
 80098b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098ba:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 80098be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c0:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 80098c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80098c8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80098cc:	f7f6 fe94 	bl	80005f8 <__aeabi_dmul>
 80098d0:	4602      	mov	r2, r0
 80098d2:	460b      	mov	r3, r1
 80098d4:	4610      	mov	r0, r2
 80098d6:	4619      	mov	r1, r3
 80098d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80098dc:	f7f6 fe8c 	bl	80005f8 <__aeabi_dmul>
 80098e0:	4602      	mov	r2, r0
 80098e2:	460b      	mov	r3, r1
 80098e4:	4620      	mov	r0, r4
 80098e6:	4629      	mov	r1, r5
 80098e8:	f7f6 fcd0 	bl	800028c <__adddf3>
 80098ec:	4602      	mov	r2, r0
 80098ee:	460b      	mov	r3, r1
 80098f0:	4614      	mov	r4, r2
 80098f2:	461d      	mov	r5, r3
 80098f4:	f04f 0200 	mov.w	r2, #0
 80098f8:	4b43      	ldr	r3, [pc, #268]	; (8009a08 <scaraFLowScurve+0x8f8>)
 80098fa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80098fe:	f7f6 fe7b 	bl	80005f8 <__aeabi_dmul>
 8009902:	4602      	mov	r2, r0
 8009904:	460b      	mov	r3, r1
 8009906:	4610      	mov	r0, r2
 8009908:	4619      	mov	r1, r3
 800990a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800990e:	f7f6 fe73 	bl	80005f8 <__aeabi_dmul>
 8009912:	4602      	mov	r2, r0
 8009914:	460b      	mov	r3, r1
 8009916:	4610      	mov	r0, r2
 8009918:	4619      	mov	r1, r3
 800991a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800991e:	f7f6 fe6b 	bl	80005f8 <__aeabi_dmul>
 8009922:	4602      	mov	r2, r0
 8009924:	460b      	mov	r3, r1
 8009926:	4620      	mov	r0, r4
 8009928:	4629      	mov	r1, r5
 800992a:	f7f6 fcad 	bl	8000288 <__aeabi_dsub>
 800992e:	4602      	mov	r2, r0
 8009930:	460b      	mov	r3, r1
 8009932:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009934:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 8009938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800993a:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 800993e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009940:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8009944:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009948:	f7f6 fe56 	bl	80005f8 <__aeabi_dmul>
 800994c:	4602      	mov	r2, r0
 800994e:	460b      	mov	r3, r1
 8009950:	4620      	mov	r0, r4
 8009952:	4629      	mov	r1, r5
 8009954:	f7f6 fc9a 	bl	800028c <__adddf3>
 8009958:	4602      	mov	r2, r0
 800995a:	460b      	mov	r3, r1
 800995c:	4614      	mov	r4, r2
 800995e:	461d      	mov	r5, r3
 8009960:	f04f 0200 	mov.w	r2, #0
 8009964:	4b28      	ldr	r3, [pc, #160]	; (8009a08 <scaraFLowScurve+0x8f8>)
 8009966:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800996a:	f7f6 fe45 	bl	80005f8 <__aeabi_dmul>
 800996e:	4602      	mov	r2, r0
 8009970:	460b      	mov	r3, r1
 8009972:	4610      	mov	r0, r2
 8009974:	4619      	mov	r1, r3
 8009976:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800997a:	f7f6 fe3d 	bl	80005f8 <__aeabi_dmul>
 800997e:	4602      	mov	r2, r0
 8009980:	460b      	mov	r3, r1
 8009982:	4610      	mov	r0, r2
 8009984:	4619      	mov	r1, r3
 8009986:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800998a:	f7f6 fe35 	bl	80005f8 <__aeabi_dmul>
 800998e:	4602      	mov	r2, r0
 8009990:	460b      	mov	r3, r1
 8009992:	4610      	mov	r0, r2
 8009994:	4619      	mov	r1, r3
 8009996:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800999a:	f7f6 fe2d 	bl	80005f8 <__aeabi_dmul>
 800999e:	4602      	mov	r2, r0
 80099a0:	460b      	mov	r3, r1
 80099a2:	4620      	mov	r0, r4
 80099a4:	4629      	mov	r1, r5
 80099a6:	f7f6 fc71 	bl	800028c <__adddf3>
 80099aa:	4602      	mov	r2, r0
 80099ac:	460b      	mov	r3, r1
 80099ae:	4614      	mov	r4, r2
 80099b0:	461d      	mov	r5, r3
 80099b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80099b6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80099ba:	f7f6 fe1d 	bl	80005f8 <__aeabi_dmul>
 80099be:	4602      	mov	r2, r0
 80099c0:	460b      	mov	r3, r1
 80099c2:	4610      	mov	r0, r2
 80099c4:	4619      	mov	r1, r3
 80099c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80099ca:	f7f6 fe15 	bl	80005f8 <__aeabi_dmul>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	4610      	mov	r0, r2
 80099d4:	4619      	mov	r1, r3
 80099d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80099da:	f7f6 fe0d 	bl	80005f8 <__aeabi_dmul>
 80099de:	4602      	mov	r2, r0
 80099e0:	460b      	mov	r3, r1
 80099e2:	4610      	mov	r0, r2
 80099e4:	4619      	mov	r1, r3
 80099e6:	f04f 0200 	mov.w	r2, #0
 80099ea:	4b08      	ldr	r3, [pc, #32]	; (8009a0c <scaraFLowScurve+0x8fc>)
 80099ec:	f7f6 ff2e 	bl	800084c <__aeabi_ddiv>
 80099f0:	4602      	mov	r2, r0
 80099f2:	460b      	mov	r3, r1
 80099f4:	4620      	mov	r0, r4
 80099f6:	4629      	mov	r1, r5
 80099f8:	f7f6 fc46 	bl	8000288 <__aeabi_dsub>
 80099fc:	4602      	mov	r2, r0
 80099fe:	460b      	mov	r3, r1
 8009a00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009a02:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8009a06:	e247      	b.n	8009e98 <scaraFLowScurve+0xd88>
 8009a08:	3fe00000 	.word	0x3fe00000
 8009a0c:	40180000 	.word	0x40180000
		 // Phase 3
		 } else if ( ((2*tm) <= time) && ( time < (2*tm + tc)) ) {
 8009a10:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009a14:	4602      	mov	r2, r0
 8009a16:	460b      	mov	r3, r1
 8009a18:	f7f6 fc38 	bl	800028c <__adddf3>
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	460b      	mov	r3, r1
 8009a20:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009a24:	f7f7 f86e 	bl	8000b04 <__aeabi_dcmpge>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d049      	beq.n	8009ac2 <scaraFLowScurve+0x9b2>
 8009a2e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009a32:	4602      	mov	r2, r0
 8009a34:	460b      	mov	r3, r1
 8009a36:	f7f6 fc29 	bl	800028c <__adddf3>
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	460b      	mov	r3, r1
 8009a3e:	4610      	mov	r0, r2
 8009a40:	4619      	mov	r1, r3
 8009a42:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009a46:	f7f6 fc21 	bl	800028c <__adddf3>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009a52:	f7f7 f843 	bl	8000adc <__aeabi_dcmplt>
 8009a56:	4603      	mov	r3, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d032      	beq.n	8009ac2 <scaraFLowScurve+0x9b2>
			 t = time - 2*tm;
 8009a5c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009a60:	4602      	mov	r2, r0
 8009a62:	460b      	mov	r3, r1
 8009a64:	f7f6 fc12 	bl	800028c <__adddf3>
 8009a68:	4602      	mov	r2, r0
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009a70:	f7f6 fc0a 	bl	8000288 <__aeabi_dsub>
 8009a74:	4602      	mov	r2, r0
 8009a76:	460b      	mov	r3, r1
 8009a78:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current 	=	0;
 8009a7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009a7e:	f04f 0200 	mov.w	r2, #0
 8009a82:	f04f 0300 	mov.w	r3, #0
 8009a86:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2;
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8c:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8009a90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009a92:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t;
 8009a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a98:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 8009a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9e:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 8009aa2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009aa6:	f7f6 fda7 	bl	80005f8 <__aeabi_dmul>
 8009aaa:	4602      	mov	r2, r0
 8009aac:	460b      	mov	r3, r1
 8009aae:	4620      	mov	r0, r4
 8009ab0:	4629      	mov	r1, r5
 8009ab2:	f7f6 fbeb 	bl	800028c <__adddf3>
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	460b      	mov	r3, r1
 8009aba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009abc:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8009ac0:	e1ea      	b.n	8009e98 <scaraFLowScurve+0xd88>
		 // Phase 4
		 } else if ( ((2*tm + tc) <= time) && ( time < (3*tm + tc)) ) {
 8009ac2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	460b      	mov	r3, r1
 8009aca:	f7f6 fbdf 	bl	800028c <__adddf3>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	4610      	mov	r0, r2
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009ada:	f7f6 fbd7 	bl	800028c <__adddf3>
 8009ade:	4602      	mov	r2, r0
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009ae6:	f7f7 f80d 	bl	8000b04 <__aeabi_dcmpge>
 8009aea:	4603      	mov	r3, r0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	f000 80ad 	beq.w	8009c4c <scaraFLowScurve+0xb3c>
 8009af2:	f04f 0200 	mov.w	r2, #0
 8009af6:	4b52      	ldr	r3, [pc, #328]	; (8009c40 <scaraFLowScurve+0xb30>)
 8009af8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009afc:	f7f6 fd7c 	bl	80005f8 <__aeabi_dmul>
 8009b00:	4602      	mov	r2, r0
 8009b02:	460b      	mov	r3, r1
 8009b04:	4610      	mov	r0, r2
 8009b06:	4619      	mov	r1, r3
 8009b08:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009b0c:	f7f6 fbbe 	bl	800028c <__adddf3>
 8009b10:	4602      	mov	r2, r0
 8009b12:	460b      	mov	r3, r1
 8009b14:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009b18:	f7f6 ffe0 	bl	8000adc <__aeabi_dcmplt>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	f000 8094 	beq.w	8009c4c <scaraFLowScurve+0xb3c>
			 t = time - (2*tm + tc);
 8009b24:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009b28:	4602      	mov	r2, r0
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	f7f6 fbae 	bl	800028c <__adddf3>
 8009b30:	4602      	mov	r2, r0
 8009b32:	460b      	mov	r3, r1
 8009b34:	4610      	mov	r0, r2
 8009b36:	4619      	mov	r1, r3
 8009b38:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009b3c:	f7f6 fba6 	bl	800028c <__adddf3>
 8009b40:	4602      	mov	r2, r0
 8009b42:	460b      	mov	r3, r1
 8009b44:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009b48:	f7f6 fb9e 	bl	8000288 <__aeabi_dsub>
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	460b      	mov	r3, r1
 8009b50:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 8009b54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b56:	603b      	str	r3, [r7, #0]
 8009b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b5a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009b5e:	607b      	str	r3, [r7, #4]
 8009b60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009b64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b68:	f7f6 fd46 	bl	80005f8 <__aeabi_dmul>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	460b      	mov	r3, r1
 8009b70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b72:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_3 - 0.5*j_max*t*t;
 8009b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b78:	e9d3 4526 	ldrd	r4, r5, [r3, #152]	; 0x98
 8009b7c:	f04f 0200 	mov.w	r2, #0
 8009b80:	4b30      	ldr	r3, [pc, #192]	; (8009c44 <scaraFLowScurve+0xb34>)
 8009b82:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009b86:	f7f6 fd37 	bl	80005f8 <__aeabi_dmul>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	460b      	mov	r3, r1
 8009b8e:	4610      	mov	r0, r2
 8009b90:	4619      	mov	r1, r3
 8009b92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009b96:	f7f6 fd2f 	bl	80005f8 <__aeabi_dmul>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	4610      	mov	r0, r2
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009ba6:	f7f6 fd27 	bl	80005f8 <__aeabi_dmul>
 8009baa:	4602      	mov	r2, r0
 8009bac:	460b      	mov	r3, r1
 8009bae:	4620      	mov	r0, r4
 8009bb0:	4629      	mov	r1, r5
 8009bb2:	f7f6 fb69 	bl	8000288 <__aeabi_dsub>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	460b      	mov	r3, r1
 8009bba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009bbc:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_3 + scurve->v_3*t - j_max*t*t*t/6;
 8009bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc2:	e9d3 4528 	ldrd	r4, r5, [r3, #160]	; 0xa0
 8009bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc8:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8009bcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009bd0:	f7f6 fd12 	bl	80005f8 <__aeabi_dmul>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	4620      	mov	r0, r4
 8009bda:	4629      	mov	r1, r5
 8009bdc:	f7f6 fb56 	bl	800028c <__adddf3>
 8009be0:	4602      	mov	r2, r0
 8009be2:	460b      	mov	r3, r1
 8009be4:	4614      	mov	r4, r2
 8009be6:	461d      	mov	r5, r3
 8009be8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009bec:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009bf0:	f7f6 fd02 	bl	80005f8 <__aeabi_dmul>
 8009bf4:	4602      	mov	r2, r0
 8009bf6:	460b      	mov	r3, r1
 8009bf8:	4610      	mov	r0, r2
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009c00:	f7f6 fcfa 	bl	80005f8 <__aeabi_dmul>
 8009c04:	4602      	mov	r2, r0
 8009c06:	460b      	mov	r3, r1
 8009c08:	4610      	mov	r0, r2
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009c10:	f7f6 fcf2 	bl	80005f8 <__aeabi_dmul>
 8009c14:	4602      	mov	r2, r0
 8009c16:	460b      	mov	r3, r1
 8009c18:	4610      	mov	r0, r2
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	f04f 0200 	mov.w	r2, #0
 8009c20:	4b09      	ldr	r3, [pc, #36]	; (8009c48 <scaraFLowScurve+0xb38>)
 8009c22:	f7f6 fe13 	bl	800084c <__aeabi_ddiv>
 8009c26:	4602      	mov	r2, r0
 8009c28:	460b      	mov	r3, r1
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	f7f6 fb2b 	bl	8000288 <__aeabi_dsub>
 8009c32:	4602      	mov	r2, r0
 8009c34:	460b      	mov	r3, r1
 8009c36:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c38:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8009c3c:	e12c      	b.n	8009e98 <scaraFLowScurve+0xd88>
 8009c3e:	bf00      	nop
 8009c40:	40080000 	.word	0x40080000
 8009c44:	3fe00000 	.word	0x3fe00000
 8009c48:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm + tc) <= time) && ( time < (4*tm + tc)) ) {
 8009c4c:	f04f 0200 	mov.w	r2, #0
 8009c50:	4b94      	ldr	r3, [pc, #592]	; (8009ea4 <scaraFLowScurve+0xd94>)
 8009c52:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009c56:	f7f6 fccf 	bl	80005f8 <__aeabi_dmul>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	4610      	mov	r0, r2
 8009c60:	4619      	mov	r1, r3
 8009c62:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009c66:	f7f6 fb11 	bl	800028c <__adddf3>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	460b      	mov	r3, r1
 8009c6e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009c72:	f7f6 ff47 	bl	8000b04 <__aeabi_dcmpge>
 8009c76:	4603      	mov	r3, r0
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	f000 80f6 	beq.w	8009e6a <scaraFLowScurve+0xd5a>
 8009c7e:	f04f 0200 	mov.w	r2, #0
 8009c82:	4b89      	ldr	r3, [pc, #548]	; (8009ea8 <scaraFLowScurve+0xd98>)
 8009c84:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009c88:	f7f6 fcb6 	bl	80005f8 <__aeabi_dmul>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	460b      	mov	r3, r1
 8009c90:	4610      	mov	r0, r2
 8009c92:	4619      	mov	r1, r3
 8009c94:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009c98:	f7f6 faf8 	bl	800028c <__adddf3>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009ca4:	f7f6 ff1a 	bl	8000adc <__aeabi_dcmplt>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	f000 80dd 	beq.w	8009e6a <scaraFLowScurve+0xd5a>
			 t = time - (3*tm + tc);
 8009cb0:	f04f 0200 	mov.w	r2, #0
 8009cb4:	4b7b      	ldr	r3, [pc, #492]	; (8009ea4 <scaraFLowScurve+0xd94>)
 8009cb6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009cba:	f7f6 fc9d 	bl	80005f8 <__aeabi_dmul>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	460b      	mov	r3, r1
 8009cc2:	4610      	mov	r0, r2
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009cca:	f7f6 fadf 	bl	800028c <__adddf3>
 8009cce:	4602      	mov	r2, r0
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009cd6:	f7f6 fad7 	bl	8000288 <__aeabi_dsub>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 8009ce2:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8009ce4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ce6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8009cea:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009cee:	4620      	mov	r0, r4
 8009cf0:	4629      	mov	r1, r5
 8009cf2:	f7f6 fc81 	bl	80005f8 <__aeabi_dmul>
 8009cf6:	4602      	mov	r2, r0
 8009cf8:	460b      	mov	r3, r1
 8009cfa:	4614      	mov	r4, r2
 8009cfc:	461d      	mov	r5, r3
 8009cfe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d02:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009d06:	f7f6 fc77 	bl	80005f8 <__aeabi_dmul>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	4620      	mov	r0, r4
 8009d10:	4629      	mov	r1, r5
 8009d12:	f7f6 fabb 	bl	800028c <__adddf3>
 8009d16:	4602      	mov	r2, r0
 8009d18:	460b      	mov	r3, r1
 8009d1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009d1c:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 8009d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d22:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 8009d26:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009d2a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009d2e:	f7f6 fc63 	bl	80005f8 <__aeabi_dmul>
 8009d32:	4602      	mov	r2, r0
 8009d34:	460b      	mov	r3, r1
 8009d36:	4610      	mov	r0, r2
 8009d38:	4619      	mov	r1, r3
 8009d3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d3e:	f7f6 fc5b 	bl	80005f8 <__aeabi_dmul>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	4620      	mov	r0, r4
 8009d48:	4629      	mov	r1, r5
 8009d4a:	f7f6 fa9d 	bl	8000288 <__aeabi_dsub>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	460b      	mov	r3, r1
 8009d52:	4614      	mov	r4, r2
 8009d54:	461d      	mov	r5, r3
 8009d56:	f04f 0200 	mov.w	r2, #0
 8009d5a:	4b54      	ldr	r3, [pc, #336]	; (8009eac <scaraFLowScurve+0xd9c>)
 8009d5c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009d60:	f7f6 fc4a 	bl	80005f8 <__aeabi_dmul>
 8009d64:	4602      	mov	r2, r0
 8009d66:	460b      	mov	r3, r1
 8009d68:	4610      	mov	r0, r2
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d70:	f7f6 fc42 	bl	80005f8 <__aeabi_dmul>
 8009d74:	4602      	mov	r2, r0
 8009d76:	460b      	mov	r3, r1
 8009d78:	4610      	mov	r0, r2
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d80:	f7f6 fc3a 	bl	80005f8 <__aeabi_dmul>
 8009d84:	4602      	mov	r2, r0
 8009d86:	460b      	mov	r3, r1
 8009d88:	4620      	mov	r0, r4
 8009d8a:	4629      	mov	r1, r5
 8009d8c:	f7f6 fa7e 	bl	800028c <__adddf3>
 8009d90:	4602      	mov	r2, r0
 8009d92:	460b      	mov	r3, r1
 8009d94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009d96:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t - 0.5*j_max*tm*t*t + j_max*t*t*t/6;
 8009d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d9c:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 8009da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da2:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 8009da6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009daa:	f7f6 fc25 	bl	80005f8 <__aeabi_dmul>
 8009dae:	4602      	mov	r2, r0
 8009db0:	460b      	mov	r3, r1
 8009db2:	4620      	mov	r0, r4
 8009db4:	4629      	mov	r1, r5
 8009db6:	f7f6 fa69 	bl	800028c <__adddf3>
 8009dba:	4602      	mov	r2, r0
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	4614      	mov	r4, r2
 8009dc0:	461d      	mov	r5, r3
 8009dc2:	f04f 0200 	mov.w	r2, #0
 8009dc6:	4b39      	ldr	r3, [pc, #228]	; (8009eac <scaraFLowScurve+0xd9c>)
 8009dc8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009dcc:	f7f6 fc14 	bl	80005f8 <__aeabi_dmul>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	460b      	mov	r3, r1
 8009dd4:	4610      	mov	r0, r2
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009ddc:	f7f6 fc0c 	bl	80005f8 <__aeabi_dmul>
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4610      	mov	r0, r2
 8009de6:	4619      	mov	r1, r3
 8009de8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dec:	f7f6 fc04 	bl	80005f8 <__aeabi_dmul>
 8009df0:	4602      	mov	r2, r0
 8009df2:	460b      	mov	r3, r1
 8009df4:	4610      	mov	r0, r2
 8009df6:	4619      	mov	r1, r3
 8009df8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dfc:	f7f6 fbfc 	bl	80005f8 <__aeabi_dmul>
 8009e00:	4602      	mov	r2, r0
 8009e02:	460b      	mov	r3, r1
 8009e04:	4620      	mov	r0, r4
 8009e06:	4629      	mov	r1, r5
 8009e08:	f7f6 fa3e 	bl	8000288 <__aeabi_dsub>
 8009e0c:	4602      	mov	r2, r0
 8009e0e:	460b      	mov	r3, r1
 8009e10:	4614      	mov	r4, r2
 8009e12:	461d      	mov	r5, r3
 8009e14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009e18:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009e1c:	f7f6 fbec 	bl	80005f8 <__aeabi_dmul>
 8009e20:	4602      	mov	r2, r0
 8009e22:	460b      	mov	r3, r1
 8009e24:	4610      	mov	r0, r2
 8009e26:	4619      	mov	r1, r3
 8009e28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009e2c:	f7f6 fbe4 	bl	80005f8 <__aeabi_dmul>
 8009e30:	4602      	mov	r2, r0
 8009e32:	460b      	mov	r3, r1
 8009e34:	4610      	mov	r0, r2
 8009e36:	4619      	mov	r1, r3
 8009e38:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009e3c:	f7f6 fbdc 	bl	80005f8 <__aeabi_dmul>
 8009e40:	4602      	mov	r2, r0
 8009e42:	460b      	mov	r3, r1
 8009e44:	4610      	mov	r0, r2
 8009e46:	4619      	mov	r1, r3
 8009e48:	f04f 0200 	mov.w	r2, #0
 8009e4c:	4b18      	ldr	r3, [pc, #96]	; (8009eb0 <scaraFLowScurve+0xda0>)
 8009e4e:	f7f6 fcfd 	bl	800084c <__aeabi_ddiv>
 8009e52:	4602      	mov	r2, r0
 8009e54:	460b      	mov	r3, r1
 8009e56:	4620      	mov	r0, r4
 8009e58:	4629      	mov	r1, r5
 8009e5a:	f7f6 fa17 	bl	800028c <__adddf3>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	460b      	mov	r3, r1
 8009e62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e64:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8009e68:	e016      	b.n	8009e98 <scaraFLowScurve+0xd88>
		 } else {
			 scurve->a_current = 0;
 8009e6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e6c:	f04f 0200 	mov.w	r2, #0
 8009e70:	f04f 0300 	mov.w	r3, #0
 8009e74:	e9c1 232e 	strd	r2, r3, [r1, #184]	; 0xb8
			 scurve->v_current = 0;
 8009e78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e7a:	f04f 0200 	mov.w	r2, #0
 8009e7e:	f04f 0300 	mov.w	r3, #0
 8009e82:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 8009e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e88:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8009e8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e8e:	e9c1 2332 	strd	r2, r3, [r1, #200]	; 0xc8
 8009e92:	e001      	b.n	8009e98 <scaraFLowScurve+0xd88>
		 }

	 } else {
		 return SCARA_STATUS_ERROR;
 8009e94:	2301      	movs	r3, #1
 8009e96:	e000      	b.n	8009e9a <scaraFLowScurve+0xd8a>
	 }

	 return SCARA_STATUS_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3748      	adds	r7, #72	; 0x48
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	40080000 	.word	0x40080000
 8009ea8:	40100000 	.word	0x40100000
 8009eac:	3fe00000 	.word	0x3fe00000
 8009eb0:	40180000 	.word	0x40180000
 8009eb4:	00000000 	.word	0x00000000

08009eb8 <scaraCheckWorkSpace4>:

/* Check limit 4 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace4 (double theta1, double theta2, double d3, double theta4) {
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b088      	sub	sp, #32
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	ed87 0b06 	vstr	d0, [r7, #24]
 8009ec2:	ed87 1b04 	vstr	d1, [r7, #16]
 8009ec6:	ed87 2b02 	vstr	d2, [r7, #8]
 8009eca:	ed87 3b00 	vstr	d3, [r7]
	// check theta 1
	if ( theta1 < LIM_MIN_J0-0.1 || theta1 > LIM_MAX_J0+0.1) {
 8009ece:	a335      	add	r3, pc, #212	; (adr r3, 8009fa4 <scaraCheckWorkSpace4+0xec>)
 8009ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009ed8:	f7f6 fe00 	bl	8000adc <__aeabi_dcmplt>
 8009edc:	4603      	mov	r3, r0
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d109      	bne.n	8009ef6 <scaraCheckWorkSpace4+0x3e>
 8009ee2:	a332      	add	r3, pc, #200	; (adr r3, 8009fac <scaraCheckWorkSpace4+0xf4>)
 8009ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009eec:	f7f6 fe14 	bl	8000b18 <__aeabi_dcmpgt>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d001      	beq.n	8009efa <scaraCheckWorkSpace4+0x42>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8009ef6:	2307      	movs	r3, #7
 8009ef8:	e043      	b.n	8009f82 <scaraCheckWorkSpace4+0xca>
	}
	// check theta 2
	if ( theta2 < LIM_MIN_J1-0.1 || theta2 > LIM_MAX_J1+0.1) {
 8009efa:	a32e      	add	r3, pc, #184	; (adr r3, 8009fb4 <scaraCheckWorkSpace4+0xfc>)
 8009efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f00:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009f04:	f7f6 fdea 	bl	8000adc <__aeabi_dcmplt>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d109      	bne.n	8009f22 <scaraCheckWorkSpace4+0x6a>
 8009f0e:	a32b      	add	r3, pc, #172	; (adr r3, 8009fbc <scaraCheckWorkSpace4+0x104>)
 8009f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f14:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009f18:	f7f6 fdfe 	bl	8000b18 <__aeabi_dcmpgt>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d001      	beq.n	8009f26 <scaraCheckWorkSpace4+0x6e>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8009f22:	2307      	movs	r3, #7
 8009f24:	e02d      	b.n	8009f82 <scaraCheckWorkSpace4+0xca>
	}
	// check d 3
	if ( d3 < LIM_MIN_J2 || d3 > LIM_MAX_J2) {
 8009f26:	f04f 0200 	mov.w	r2, #0
 8009f2a:	f04f 0300 	mov.w	r3, #0
 8009f2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009f32:	f7f6 fdd3 	bl	8000adc <__aeabi_dcmplt>
 8009f36:	4603      	mov	r3, r0
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d109      	bne.n	8009f50 <scaraCheckWorkSpace4+0x98>
 8009f3c:	f04f 0200 	mov.w	r2, #0
 8009f40:	4b17      	ldr	r3, [pc, #92]	; (8009fa0 <scaraCheckWorkSpace4+0xe8>)
 8009f42:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009f46:	f7f6 fde7 	bl	8000b18 <__aeabi_dcmpgt>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d001      	beq.n	8009f54 <scaraCheckWorkSpace4+0x9c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8009f50:	2307      	movs	r3, #7
 8009f52:	e016      	b.n	8009f82 <scaraCheckWorkSpace4+0xca>
	}
	// check theta 4
	if ( theta4 < LIM_MIN_J3-0.1 || theta4 > LIM_MAX_J3+0.1) {
 8009f54:	a30e      	add	r3, pc, #56	; (adr r3, 8009f90 <scaraCheckWorkSpace4+0xd8>)
 8009f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f5e:	f7f6 fdbd 	bl	8000adc <__aeabi_dcmplt>
 8009f62:	4603      	mov	r3, r0
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d109      	bne.n	8009f7c <scaraCheckWorkSpace4+0xc4>
 8009f68:	a30b      	add	r3, pc, #44	; (adr r3, 8009f98 <scaraCheckWorkSpace4+0xe0>)
 8009f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f72:	f7f6 fdd1 	bl	8000b18 <__aeabi_dcmpgt>
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d001      	beq.n	8009f80 <scaraCheckWorkSpace4+0xc8>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8009f7c:	2307      	movs	r3, #7
 8009f7e:	e000      	b.n	8009f82 <scaraCheckWorkSpace4+0xca>
	}
	return SCARA_STATUS_OK;
 8009f80:	2300      	movs	r3, #0
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3720      	adds	r7, #32
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop
 8009f8c:	f3af 8000 	nop.w
 8009f90:	a7777778 	.word	0xa7777778
 8009f94:	c0088956 	.word	0xc0088956
 8009f98:	a7777778 	.word	0xa7777778
 8009f9c:	40088956 	.word	0x40088956
 8009fa0:	40590000 	.word	0x40590000
 8009fa4:	74444445 	.word	0x74444445
 8009fa8:	bff95623 	.word	0xbff95623
 8009fac:	74444445 	.word	0x74444445
 8009fb0:	3ff95623 	.word	0x3ff95623
 8009fb4:	54cccccd 	.word	0x54cccccd
 8009fb8:	c003a649 	.word	0xc003a649
 8009fbc:	54cccccd 	.word	0x54cccccd
 8009fc0:	4003a649 	.word	0x4003a649
 8009fc4:	00000000 	.word	0x00000000

08009fc8 <scaraCheckWorkSpace1>:

/* Check limit 1 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace1 (Trajectory_TargetTypeDef target, double value) {
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b084      	sub	sp, #16
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	4603      	mov	r3, r0
 8009fd0:	ed87 0b00 	vstr	d0, [r7]
 8009fd4:	73fb      	strb	r3, [r7, #15]
	if ( TRAJECTORY_J0 == target) {
 8009fd6:	7bfb      	ldrb	r3, [r7, #15]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d117      	bne.n	800a00c <scaraCheckWorkSpace1+0x44>
		if ( (LIM_MIN_J0 <= value) && ( value <= LIM_MAX_J0)) {
 8009fdc:	a33d      	add	r3, pc, #244	; (adr r3, 800a0d4 <scaraCheckWorkSpace1+0x10c>)
 8009fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009fe6:	f7f6 fd8d 	bl	8000b04 <__aeabi_dcmpge>
 8009fea:	4603      	mov	r3, r0
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d00b      	beq.n	800a008 <scaraCheckWorkSpace1+0x40>
 8009ff0:	a33a      	add	r3, pc, #232	; (adr r3, 800a0dc <scaraCheckWorkSpace1+0x114>)
 8009ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ffa:	f7f6 fd79 	bl	8000af0 <__aeabi_dcmple>
 8009ffe:	4603      	mov	r3, r0
 800a000:	2b00      	cmp	r3, #0
 800a002:	d001      	beq.n	800a008 <scaraCheckWorkSpace1+0x40>
			return SCARA_STATUS_OK;
 800a004:	2300      	movs	r3, #0
 800a006:	e054      	b.n	800a0b2 <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a008:	2307      	movs	r3, #7
 800a00a:	e052      	b.n	800a0b2 <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J1 == target) {
 800a00c:	7bfb      	ldrb	r3, [r7, #15]
 800a00e:	2b01      	cmp	r3, #1
 800a010:	d117      	bne.n	800a042 <scaraCheckWorkSpace1+0x7a>
		if ( (LIM_MIN_J1 <= value) && ( value <= LIM_MAX_J1)) {
 800a012:	a334      	add	r3, pc, #208	; (adr r3, 800a0e4 <scaraCheckWorkSpace1+0x11c>)
 800a014:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a018:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a01c:	f7f6 fd72 	bl	8000b04 <__aeabi_dcmpge>
 800a020:	4603      	mov	r3, r0
 800a022:	2b00      	cmp	r3, #0
 800a024:	d00b      	beq.n	800a03e <scaraCheckWorkSpace1+0x76>
 800a026:	a331      	add	r3, pc, #196	; (adr r3, 800a0ec <scaraCheckWorkSpace1+0x124>)
 800a028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a030:	f7f6 fd5e 	bl	8000af0 <__aeabi_dcmple>
 800a034:	4603      	mov	r3, r0
 800a036:	2b00      	cmp	r3, #0
 800a038:	d001      	beq.n	800a03e <scaraCheckWorkSpace1+0x76>
			return SCARA_STATUS_OK;
 800a03a:	2300      	movs	r3, #0
 800a03c:	e039      	b.n	800a0b2 <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a03e:	2307      	movs	r3, #7
 800a040:	e037      	b.n	800a0b2 <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J2 == target) {
 800a042:	7bfb      	ldrb	r3, [r7, #15]
 800a044:	2b02      	cmp	r3, #2
 800a046:	d118      	bne.n	800a07a <scaraCheckWorkSpace1+0xb2>
		if ( (LIM_MIN_J2 <= value) && ( value <= LIM_MAX_J2)) {
 800a048:	f04f 0200 	mov.w	r2, #0
 800a04c:	f04f 0300 	mov.w	r3, #0
 800a050:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a054:	f7f6 fd56 	bl	8000b04 <__aeabi_dcmpge>
 800a058:	4603      	mov	r3, r0
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d00b      	beq.n	800a076 <scaraCheckWorkSpace1+0xae>
 800a05e:	f04f 0200 	mov.w	r2, #0
 800a062:	4b1b      	ldr	r3, [pc, #108]	; (800a0d0 <scaraCheckWorkSpace1+0x108>)
 800a064:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a068:	f7f6 fd42 	bl	8000af0 <__aeabi_dcmple>
 800a06c:	4603      	mov	r3, r0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d001      	beq.n	800a076 <scaraCheckWorkSpace1+0xae>
			return SCARA_STATUS_OK;
 800a072:	2300      	movs	r3, #0
 800a074:	e01d      	b.n	800a0b2 <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a076:	2307      	movs	r3, #7
 800a078:	e01b      	b.n	800a0b2 <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J3 == target) {
 800a07a:	7bfb      	ldrb	r3, [r7, #15]
 800a07c:	2b03      	cmp	r3, #3
 800a07e:	d117      	bne.n	800a0b0 <scaraCheckWorkSpace1+0xe8>
		if ( (LIM_MIN_J3 <= value) && ( value <= LIM_MAX_J3)) {
 800a080:	a30f      	add	r3, pc, #60	; (adr r3, 800a0c0 <scaraCheckWorkSpace1+0xf8>)
 800a082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a086:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a08a:	f7f6 fd3b 	bl	8000b04 <__aeabi_dcmpge>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d00b      	beq.n	800a0ac <scaraCheckWorkSpace1+0xe4>
 800a094:	a30c      	add	r3, pc, #48	; (adr r3, 800a0c8 <scaraCheckWorkSpace1+0x100>)
 800a096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a09e:	f7f6 fd27 	bl	8000af0 <__aeabi_dcmple>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d001      	beq.n	800a0ac <scaraCheckWorkSpace1+0xe4>
			return SCARA_STATUS_OK;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	e002      	b.n	800a0b2 <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800a0ac:	2307      	movs	r3, #7
 800a0ae:	e000      	b.n	800a0b2 <scaraCheckWorkSpace1+0xea>
		}
	} else {
		return SCARA_STATUS_ERROR;
 800a0b0:	2301      	movs	r3, #1
	}
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	f3af 8000 	nop.w
 800a0c0:	daaaaaab 	.word	0xdaaaaaab
 800a0c4:	c007bc89 	.word	0xc007bc89
 800a0c8:	daaaaaab 	.word	0xdaaaaaab
 800a0cc:	4007bc89 	.word	0x4007bc89
 800a0d0:	40590000 	.word	0x40590000
 800a0d4:	daaaaaab 	.word	0xdaaaaaab
 800a0d8:	bff7bc89 	.word	0xbff7bc89
 800a0dc:	daaaaaab 	.word	0xdaaaaaab
 800a0e0:	3ff7bc89 	.word	0x3ff7bc89
 800a0e4:	88000000 	.word	0x88000000
 800a0e8:	c002d97c 	.word	0xc002d97c
 800a0ec:	88000000 	.word	0x88000000
 800a0f0:	4002d97c 	.word	0x4002d97c
 800a0f4:	00000000 	.word	0x00000000

0800a0f8 <scaraTestLinearDuty>:

SCARA_StatusTypeDef scaraTestLinearDuty()
{
 800a0f8:	b5b0      	push	{r4, r5, r7, lr}
 800a0fa:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800a0fe:	af2e      	add	r7, sp, #184	; 0xb8
	int32_t sample_count;
	double run_time = 0;
 800a100:	f04f 0200 	mov.w	r2, #0
 800a104:	f04f 0300 	mov.w	r3, #0
 800a108:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
	SCARA_PositionTypeDef test_Next, test_Current;
	SCARA_StatusTypeDef status;
	memcpy(&test_Current, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 800a10c:	463b      	mov	r3, r7
 800a10e:	4a36      	ldr	r2, [pc, #216]	; (800a1e8 <scaraTestLinearDuty+0xf0>)
 800a110:	4618      	mov	r0, r3
 800a112:	4611      	mov	r1, r2
 800a114:	23c0      	movs	r3, #192	; 0xc0
 800a116:	461a      	mov	r2, r3
 800a118:	f00b fd8a 	bl	8015c30 <memcpy>
	sample_count = ceil(myDUTY.time_total/T_SAMPLING);
 800a11c:	4b33      	ldr	r3, [pc, #204]	; (800a1ec <scaraTestLinearDuty+0xf4>)
 800a11e:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800a122:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a126:	a32e      	add	r3, pc, #184	; (adr r3, 800a1e0 <scaraTestLinearDuty+0xe8>)
 800a128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12c:	f7f6 fb8e 	bl	800084c <__aeabi_ddiv>
 800a130:	4602      	mov	r2, r0
 800a132:	460b      	mov	r3, r1
 800a134:	ec43 2b17 	vmov	d7, r2, r3
 800a138:	eeb0 0a47 	vmov.f32	s0, s14
 800a13c:	eef0 0a67 	vmov.f32	s1, s15
 800a140:	f010 f9d2 	bl	801a4e8 <ceil>
 800a144:	ec53 2b10 	vmov	r2, r3, d0
 800a148:	4610      	mov	r0, r2
 800a14a:	4619      	mov	r1, r3
 800a14c:	f7f6 fd04 	bl	8000b58 <__aeabi_d2iz>
 800a150:	4603      	mov	r3, r0
 800a152:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	for (int32_t i = 1; i < sample_count; i++) {
 800a156:	2301      	movs	r3, #1
 800a158:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800a15c:	e032      	b.n	800a1c4 <scaraTestLinearDuty+0xcc>
		run_time += T_SAMPLING;
 800a15e:	a320      	add	r3, pc, #128	; (adr r3, 800a1e0 <scaraTestLinearDuty+0xe8>)
 800a160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a164:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a168:	f7f6 f890 	bl	800028c <__adddf3>
 800a16c:	4602      	mov	r2, r0
 800a16e:	460b      	mov	r3, r1
 800a170:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
		status = scaraTestFlowDuty(run_time, &test_Next, test_Current);
 800a174:	463c      	mov	r4, r7
 800a176:	f107 05c0 	add.w	r5, r7, #192	; 0xc0
 800a17a:	4668      	mov	r0, sp
 800a17c:	f104 0308 	add.w	r3, r4, #8
 800a180:	22b8      	movs	r2, #184	; 0xb8
 800a182:	4619      	mov	r1, r3
 800a184:	f00b fd54 	bl	8015c30 <memcpy>
 800a188:	e894 000c 	ldmia.w	r4, {r2, r3}
 800a18c:	4628      	mov	r0, r5
 800a18e:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 800a192:	f7fd ff8f 	bl	80080b4 <scaraTestFlowDuty>
 800a196:	4603      	mov	r3, r0
 800a198:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
		if (status != SCARA_STATUS_OK) {
 800a19c:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d002      	beq.n	800a1aa <scaraTestLinearDuty+0xb2>
			return status;
 800a1a4:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800a1a8:	e013      	b.n	800a1d2 <scaraTestLinearDuty+0xda>
		}
		memcpy(&test_Next, &test_Current, sizeof(SCARA_PositionTypeDef));
 800a1aa:	463a      	mov	r2, r7
 800a1ac:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800a1b0:	4611      	mov	r1, r2
 800a1b2:	22c0      	movs	r2, #192	; 0xc0
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f00b fd3b 	bl	8015c30 <memcpy>
	for (int32_t i = 1; i < sample_count; i++) {
 800a1ba:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800a1be:	3301      	adds	r3, #1
 800a1c0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800a1c4:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800a1c8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	dbc6      	blt.n	800a15e <scaraTestLinearDuty+0x66>
	}
	return SCARA_STATUS_OK;
 800a1d0:	2300      	movs	r3, #0
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f507 77cc 	add.w	r7, r7, #408	; 0x198
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bdb0      	pop	{r4, r5, r7, pc}
 800a1dc:	f3af 8000 	nop.w
 800a1e0:	40000000 	.word	0x40000000
 800a1e4:	3f847ae1 	.word	0x3f847ae1
 800a1e8:	20005ae8 	.word	0x20005ae8
 800a1ec:	20004f28 	.word	0x20004f28

0800a1f0 <scaraTestDuty>:

/* Check all of point in travel */
SCARA_StatusTypeDef	scaraTestDuty(void) {
 800a1f0:	b5b0      	push	{r4, r5, r7, lr}
 800a1f2:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800a1f6:	af2e      	add	r7, sp, #184	; 0xb8
	int32_t sample_count;
	double run_time = 0;
 800a1f8:	f04f 0200 	mov.w	r2, #0
 800a1fc:	f04f 0300 	mov.w	r3, #0
 800a200:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
	SCARA_PositionTypeDef test_Next, test_Current;
	SCARA_StatusTypeDef status;
	memcpy(&test_Current, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 800a204:	463b      	mov	r3, r7
 800a206:	4a36      	ldr	r2, [pc, #216]	; (800a2e0 <scaraTestDuty+0xf0>)
 800a208:	4618      	mov	r0, r3
 800a20a:	4611      	mov	r1, r2
 800a20c:	23c0      	movs	r3, #192	; 0xc0
 800a20e:	461a      	mov	r2, r3
 800a210:	f00b fd0e 	bl	8015c30 <memcpy>
	sample_count = ceil(myDUTY.time_total/T_SAMPLING);
 800a214:	4b33      	ldr	r3, [pc, #204]	; (800a2e4 <scaraTestDuty+0xf4>)
 800a216:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800a21a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a21e:	a32e      	add	r3, pc, #184	; (adr r3, 800a2d8 <scaraTestDuty+0xe8>)
 800a220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a224:	f7f6 fb12 	bl	800084c <__aeabi_ddiv>
 800a228:	4602      	mov	r2, r0
 800a22a:	460b      	mov	r3, r1
 800a22c:	ec43 2b17 	vmov	d7, r2, r3
 800a230:	eeb0 0a47 	vmov.f32	s0, s14
 800a234:	eef0 0a67 	vmov.f32	s1, s15
 800a238:	f010 f956 	bl	801a4e8 <ceil>
 800a23c:	ec53 2b10 	vmov	r2, r3, d0
 800a240:	4610      	mov	r0, r2
 800a242:	4619      	mov	r1, r3
 800a244:	f7f6 fc88 	bl	8000b58 <__aeabi_d2iz>
 800a248:	4603      	mov	r3, r0
 800a24a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	for (int32_t i = 1; i < sample_count; i++) {
 800a24e:	2301      	movs	r3, #1
 800a250:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800a254:	e032      	b.n	800a2bc <scaraTestDuty+0xcc>
		run_time += T_SAMPLING;
 800a256:	a320      	add	r3, pc, #128	; (adr r3, 800a2d8 <scaraTestDuty+0xe8>)
 800a258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25c:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a260:	f7f6 f814 	bl	800028c <__adddf3>
 800a264:	4602      	mov	r2, r0
 800a266:	460b      	mov	r3, r1
 800a268:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
		status = scaraFlowDuty(run_time, &test_Next, test_Current);
 800a26c:	463c      	mov	r4, r7
 800a26e:	f107 05c0 	add.w	r5, r7, #192	; 0xc0
 800a272:	4668      	mov	r0, sp
 800a274:	f104 0308 	add.w	r3, r4, #8
 800a278:	22b8      	movs	r2, #184	; 0xb8
 800a27a:	4619      	mov	r1, r3
 800a27c:	f00b fcd8 	bl	8015c30 <memcpy>
 800a280:	e894 000c 	ldmia.w	r4, {r2, r3}
 800a284:	4628      	mov	r0, r5
 800a286:	ed97 0b64 	vldr	d0, [r7, #400]	; 0x190
 800a28a:	f7fd ff7d 	bl	8008188 <scaraFlowDuty>
 800a28e:	4603      	mov	r3, r0
 800a290:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
		if (status != SCARA_STATUS_OK) {
 800a294:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d002      	beq.n	800a2a2 <scaraTestDuty+0xb2>
			return status;
 800a29c:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800a2a0:	e013      	b.n	800a2ca <scaraTestDuty+0xda>
		}
		memcpy(&test_Next, &test_Current, sizeof(SCARA_PositionTypeDef));
 800a2a2:	463a      	mov	r2, r7
 800a2a4:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800a2a8:	4611      	mov	r1, r2
 800a2aa:	22c0      	movs	r2, #192	; 0xc0
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f00b fcbf 	bl	8015c30 <memcpy>
	for (int32_t i = 1; i < sample_count; i++) {
 800a2b2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800a2bc:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800a2c0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	dbc6      	blt.n	800a256 <scaraTestDuty+0x66>
	}
	return SCARA_STATUS_OK;
 800a2c8:	2300      	movs	r3, #0
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f507 77cc 	add.w	r7, r7, #408	; 0x198
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bdb0      	pop	{r4, r5, r7, pc}
 800a2d4:	f3af 8000 	nop.w
 800a2d8:	40000000 	.word	0x40000000
 800a2dc:	3f847ae1 	.word	0x3f847ae1
 800a2e0:	20005ae8 	.word	0x20005ae8
 800a2e4:	20004f28 	.word	0x20004f28

0800a2e8 <scaraSetScanFlag>:

void				scaraSetScanFlag(void) {
 800a2e8:	b480      	push	{r7}
 800a2ea:	af00      	add	r7, sp, #0
	mySCARA.isScanLitmit = TRUE;
 800a2ec:	4b03      	ldr	r3, [pc, #12]	; (800a2fc <scaraSetScanFlag+0x14>)
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	70da      	strb	r2, [r3, #3]
}
 800a2f2:	bf00      	nop
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr
 800a2fc:	20000818 	.word	0x20000818

0800a300 <scaraSetOutput>:

void				scaraSetOutput		(uint8_t level) {
 800a300:	b580      	push	{r7, lr}
 800a302:	b082      	sub	sp, #8
 800a304:	af00      	add	r7, sp, #0
 800a306:	4603      	mov	r3, r0
 800a308:	71fb      	strb	r3, [r7, #7]
	mySCARA.outputSet	 = level;
 800a30a:	4a05      	ldr	r2, [pc, #20]	; (800a320 <scaraSetOutput+0x20>)
 800a30c:	79fb      	ldrb	r3, [r7, #7]
 800a30e:	7113      	strb	r3, [r2, #4]
	lowlayer_setOutput(level);
 800a310:	79fb      	ldrb	r3, [r7, #7]
 800a312:	4618      	mov	r0, r3
 800a314:	f7fa fddc 	bl	8004ed0 <lowlayer_setOutput>
}
 800a318:	bf00      	nop
 800a31a:	3708      	adds	r7, #8
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}
 800a320:	20000818 	.word	0x20000818

0800a324 <scaraSetDutyState>:

void				scaraSetDutyState(SCARA_DutyStateTypeDef state) {
 800a324:	b480      	push	{r7}
 800a326:	b083      	sub	sp, #12
 800a328:	af00      	add	r7, sp, #0
 800a32a:	4603      	mov	r3, r0
 800a32c:	71fb      	strb	r3, [r7, #7]
	mySCARA.duty_State = state;
 800a32e:	4a04      	ldr	r2, [pc, #16]	; (800a340 <scaraSetDutyState+0x1c>)
 800a330:	79fb      	ldrb	r3, [r7, #7]
 800a332:	7093      	strb	r3, [r2, #2]
}
 800a334:	bf00      	nop
 800a336:	370c      	adds	r7, #12
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr
 800a340:	20000818 	.word	0x20000818

0800a344 <scaraSetMode>:

void				scaraSetMode(SCARA_ModeTypeDef mode) {
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
 800a34a:	4603      	mov	r3, r0
 800a34c:	71fb      	strb	r3, [r7, #7]
	mySCARA.mode = mode;
 800a34e:	4a04      	ldr	r2, [pc, #16]	; (800a360 <scaraSetMode+0x1c>)
 800a350:	79fb      	ldrb	r3, [r7, #7]
 800a352:	7053      	strb	r3, [r2, #1]
}
 800a354:	bf00      	nop
 800a356:	370c      	adds	r7, #12
 800a358:	46bd      	mov	sp, r7
 800a35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35e:	4770      	bx	lr
 800a360:	20000818 	.word	0x20000818

0800a364 <scaraSetMethod>:

void				scaraSetMethod(SCARA_MethodTypeDef method) {
 800a364:	b480      	push	{r7}
 800a366:	b083      	sub	sp, #12
 800a368:	af00      	add	r7, sp, #0
 800a36a:	4603      	mov	r3, r0
 800a36c:	71fb      	strb	r3, [r7, #7]
	mySCARA.method = method;
 800a36e:	4a04      	ldr	r2, [pc, #16]	; (800a380 <scaraSetMethod+0x1c>)
 800a370:	79fb      	ldrb	r3, [r7, #7]
 800a372:	7013      	strb	r3, [r2, #0]
}
 800a374:	bf00      	nop
 800a376:	370c      	adds	r7, #12
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr
 800a380:	20000818 	.word	0x20000818

0800a384 <scaraGetPosition>:


void				scaraGetPosition	(SCARA_PositionTypeDef *pos) {
 800a384:	b580      	push	{r7, lr}
 800a386:	b082      	sub	sp, #8
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
	memcpy(pos, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 800a38c:	22c0      	movs	r2, #192	; 0xc0
 800a38e:	4904      	ldr	r1, [pc, #16]	; (800a3a0 <scaraGetPosition+0x1c>)
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f00b fc4d 	bl	8015c30 <memcpy>
}
 800a396:	bf00      	nop
 800a398:	3708      	adds	r7, #8
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	20005ae8 	.word	0x20005ae8

0800a3a4 <scaraUpdatePosition>:

void				scaraUpdatePosition (SCARA_PositionTypeDef *pos) {
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
	memcpy(&positionNext, pos, sizeof(SCARA_PositionTypeDef));
 800a3ac:	22c0      	movs	r2, #192	; 0xc0
 800a3ae:	6879      	ldr	r1, [r7, #4]
 800a3b0:	4803      	ldr	r0, [pc, #12]	; (800a3c0 <scaraUpdatePosition+0x1c>)
 800a3b2:	f00b fc3d 	bl	8015c30 <memcpy>
}
 800a3b6:	bf00      	nop
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}
 800a3be:	bf00      	nop
 800a3c0:	20005c68 	.word	0x20005c68

0800a3c4 <scaraGetMode>:


SCARA_ModeTypeDef	scaraGetMode(void) {
 800a3c4:	b480      	push	{r7}
 800a3c6:	af00      	add	r7, sp, #0
	return mySCARA.mode;
 800a3c8:	4b03      	ldr	r3, [pc, #12]	; (800a3d8 <scaraGetMode+0x14>)
 800a3ca:	785b      	ldrb	r3, [r3, #1]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	20000818 	.word	0x20000818

0800a3dc <scaraGetMethod>:

SCARA_MethodTypeDef	scaraGetMethod(void) {
 800a3dc:	b480      	push	{r7}
 800a3de:	af00      	add	r7, sp, #0
	return mySCARA.method;
 800a3e0:	4b03      	ldr	r3, [pc, #12]	; (800a3f0 <scaraGetMethod+0x14>)
 800a3e2:	781b      	ldrb	r3, [r3, #0]
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ec:	4770      	bx	lr
 800a3ee:	bf00      	nop
 800a3f0:	20000818 	.word	0x20000818

0800a3f4 <scaraGetDutyState>:

SCARA_DutyStateTypeDef	scaraGetDutyState(void) {
 800a3f4:	b480      	push	{r7}
 800a3f6:	af00      	add	r7, sp, #0
	return mySCARA.duty_State;
 800a3f8:	4b03      	ldr	r3, [pc, #12]	; (800a408 <scaraGetDutyState+0x14>)
 800a3fa:	789b      	ldrb	r3, [r3, #2]
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr
 800a406:	bf00      	nop
 800a408:	20000818 	.word	0x20000818

0800a40c <scaraIsScanLimit>:

uint8_t					scaraIsScanLimit(void) {
 800a40c:	b480      	push	{r7}
 800a40e:	af00      	add	r7, sp, #0
	return mySCARA.isScanLitmit;
 800a410:	4b03      	ldr	r3, [pc, #12]	; (800a420 <scaraIsScanLimit+0x14>)
 800a412:	78db      	ldrb	r3, [r3, #3]
}
 800a414:	4618      	mov	r0, r3
 800a416:	46bd      	mov	sp, r7
 800a418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41c:	4770      	bx	lr
 800a41e:	bf00      	nop
 800a420:	20000818 	.word	0x20000818

0800a424 <scaraIsFinish>:

uint8_t					scaraIsFinish		(double run_time) {
 800a424:	b580      	push	{r7, lr}
 800a426:	b082      	sub	sp, #8
 800a428:	af00      	add	r7, sp, #0
 800a42a:	ed87 0b00 	vstr	d0, [r7]
	if(myDUTY.time_total  < run_time) {
 800a42e:	4b09      	ldr	r3, [pc, #36]	; (800a454 <scaraIsFinish+0x30>)
 800a430:	f603 2338 	addw	r3, r3, #2616	; 0xa38
 800a434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a438:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a43c:	f7f6 fb6c 	bl	8000b18 <__aeabi_dcmpgt>
 800a440:	4603      	mov	r3, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	d001      	beq.n	800a44a <scaraIsFinish+0x26>
		return TRUE;
 800a446:	2301      	movs	r3, #1
 800a448:	e000      	b.n	800a44c <scaraIsFinish+0x28>
	} else {
		return FALSE;
 800a44a:	2300      	movs	r3, #0
	}
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3708      	adds	r7, #8
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}
 800a454:	20004f28 	.word	0x20004f28

0800a458 <scaraPosition_packaging>:
						time);
	return lenght_buff;
}

int32_t scaraPosition_packaging(uint8_t *data_packet, SCARA_PositionTypeDef position)
{
 800a458:	b082      	sub	sp, #8
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b084      	sub	sp, #16
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
 800a462:	f107 0118 	add.w	r1, r7, #24
 800a466:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t cur_ptr = -4;
 800a46a:	f06f 0303 	mvn.w	r3, #3
 800a46e:	60fb      	str	r3, [r7, #12]
	Append_Coordinate_Value((int32_t)(position.x*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a470:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a474:	a35c      	add	r3, pc, #368	; (adr r3, 800a5e8 <scaraPosition_packaging+0x190>)
 800a476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47a:	f7f6 f8bd 	bl	80005f8 <__aeabi_dmul>
 800a47e:	4602      	mov	r2, r0
 800a480:	460b      	mov	r3, r1
 800a482:	4610      	mov	r0, r2
 800a484:	4619      	mov	r1, r3
 800a486:	f7f6 fb67 	bl	8000b58 <__aeabi_d2iz>
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	3304      	adds	r3, #4
 800a48e:	60fb      	str	r3, [r7, #12]
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	4413      	add	r3, r2
 800a496:	4619      	mov	r1, r3
 800a498:	f000 f8aa 	bl	800a5f0 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.y*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a49c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a4a0:	a351      	add	r3, pc, #324	; (adr r3, 800a5e8 <scaraPosition_packaging+0x190>)
 800a4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a6:	f7f6 f8a7 	bl	80005f8 <__aeabi_dmul>
 800a4aa:	4602      	mov	r2, r0
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	4610      	mov	r0, r2
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	f7f6 fb51 	bl	8000b58 <__aeabi_d2iz>
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	3304      	adds	r3, #4
 800a4ba:	60fb      	str	r3, [r7, #12]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	687a      	ldr	r2, [r7, #4]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	4619      	mov	r1, r3
 800a4c4:	f000 f894 	bl	800a5f0 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.z*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a4c8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800a4cc:	a346      	add	r3, pc, #280	; (adr r3, 800a5e8 <scaraPosition_packaging+0x190>)
 800a4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d2:	f7f6 f891 	bl	80005f8 <__aeabi_dmul>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	460b      	mov	r3, r1
 800a4da:	4610      	mov	r0, r2
 800a4dc:	4619      	mov	r1, r3
 800a4de:	f7f6 fb3b 	bl	8000b58 <__aeabi_d2iz>
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	3304      	adds	r3, #4
 800a4e6:	60fb      	str	r3, [r7, #12]
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	4413      	add	r3, r2
 800a4ee:	4619      	mov	r1, r3
 800a4f0:	f000 f87e 	bl	800a5f0 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.roll*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a4f4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800a4f8:	a33b      	add	r3, pc, #236	; (adr r3, 800a5e8 <scaraPosition_packaging+0x190>)
 800a4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4fe:	f7f6 f87b 	bl	80005f8 <__aeabi_dmul>
 800a502:	4602      	mov	r2, r0
 800a504:	460b      	mov	r3, r1
 800a506:	4610      	mov	r0, r2
 800a508:	4619      	mov	r1, r3
 800a50a:	f7f6 fb25 	bl	8000b58 <__aeabi_d2iz>
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	3304      	adds	r3, #4
 800a512:	60fb      	str	r3, [r7, #12]
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	687a      	ldr	r2, [r7, #4]
 800a518:	4413      	add	r3, r2
 800a51a:	4619      	mov	r1, r3
 800a51c:	f000 f868 	bl	800a5f0 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta1*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a520:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a524:	a330      	add	r3, pc, #192	; (adr r3, 800a5e8 <scaraPosition_packaging+0x190>)
 800a526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52a:	f7f6 f865 	bl	80005f8 <__aeabi_dmul>
 800a52e:	4602      	mov	r2, r0
 800a530:	460b      	mov	r3, r1
 800a532:	4610      	mov	r0, r2
 800a534:	4619      	mov	r1, r3
 800a536:	f7f6 fb0f 	bl	8000b58 <__aeabi_d2iz>
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	3304      	adds	r3, #4
 800a53e:	60fb      	str	r3, [r7, #12]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	687a      	ldr	r2, [r7, #4]
 800a544:	4413      	add	r3, r2
 800a546:	4619      	mov	r1, r3
 800a548:	f000 f852 	bl	800a5f0 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta2*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a54c:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800a550:	a325      	add	r3, pc, #148	; (adr r3, 800a5e8 <scaraPosition_packaging+0x190>)
 800a552:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a556:	f7f6 f84f 	bl	80005f8 <__aeabi_dmul>
 800a55a:	4602      	mov	r2, r0
 800a55c:	460b      	mov	r3, r1
 800a55e:	4610      	mov	r0, r2
 800a560:	4619      	mov	r1, r3
 800a562:	f7f6 faf9 	bl	8000b58 <__aeabi_d2iz>
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	3304      	adds	r3, #4
 800a56a:	60fb      	str	r3, [r7, #12]
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	4413      	add	r3, r2
 800a572:	4619      	mov	r1, r3
 800a574:	f000 f83c 	bl	800a5f0 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.D3*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a578:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800a57c:	a31a      	add	r3, pc, #104	; (adr r3, 800a5e8 <scaraPosition_packaging+0x190>)
 800a57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a582:	f7f6 f839 	bl	80005f8 <__aeabi_dmul>
 800a586:	4602      	mov	r2, r0
 800a588:	460b      	mov	r3, r1
 800a58a:	4610      	mov	r0, r2
 800a58c:	4619      	mov	r1, r3
 800a58e:	f7f6 fae3 	bl	8000b58 <__aeabi_d2iz>
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	3304      	adds	r3, #4
 800a596:	60fb      	str	r3, [r7, #12]
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	4413      	add	r3, r2
 800a59e:	4619      	mov	r1, r3
 800a5a0:	f000 f826 	bl	800a5f0 <Append_Coordinate_Value>
	Append_Coordinate_Value((int32_t)(position.Theta4*COR_FOWARD_SCALE), &data_packet[cur_ptr+=4]);
 800a5a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a5a8:	a30f      	add	r3, pc, #60	; (adr r3, 800a5e8 <scaraPosition_packaging+0x190>)
 800a5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ae:	f7f6 f823 	bl	80005f8 <__aeabi_dmul>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	4610      	mov	r0, r2
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	f7f6 facd 	bl	8000b58 <__aeabi_d2iz>
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	60fb      	str	r3, [r7, #12]
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	4413      	add	r3, r2
 800a5ca:	4619      	mov	r1, r3
 800a5cc:	f000 f810 	bl	800a5f0 <Append_Coordinate_Value>
	return cur_ptr + 4;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	3304      	adds	r3, #4
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3710      	adds	r7, #16
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5de:	b002      	add	sp, #8
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop
 800a5e4:	f3af 8000 	nop.w
 800a5e8:	00000000 	.word	0x00000000
 800a5ec:	412e8480 	.word	0x412e8480

0800a5f0 <Append_Coordinate_Value>:

void Append_Coordinate_Value(int32_t append_value, uint8_t* append_position)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
	append_position[0] = (uint8_t)(append_value & 0xff);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	b2da      	uxtb	r2, r3
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	701a      	strb	r2, [r3, #0]
	append_position[1] = (uint8_t)(append_value >> 8 & 0xff);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	121a      	asrs	r2, r3, #8
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	3301      	adds	r3, #1
 800a60a:	b2d2      	uxtb	r2, r2
 800a60c:	701a      	strb	r2, [r3, #0]
	append_position[2] = (uint8_t)(append_value >> 16 & 0xff);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	141a      	asrs	r2, r3, #16
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	3302      	adds	r3, #2
 800a616:	b2d2      	uxtb	r2, r2
 800a618:	701a      	strb	r2, [r3, #0]
	append_position[3] = (uint8_t)(append_value >> 24 & 0xff);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	161a      	asrs	r2, r3, #24
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	3303      	adds	r3, #3
 800a622:	b2d2      	uxtb	r2, r2
 800a624:	701a      	strb	r2, [r3, #0]
}
 800a626:	bf00      	nop
 800a628:	370c      	adds	r7, #12
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr
 800a632:	0000      	movs	r0, r0
 800a634:	0000      	movs	r0, r0
	...

0800a638 <scaraKeyInit1>:
SCARA_StatusTypeDef  scaraKeyInit1(SCARA_KeyTypeDef key, int32_t speed)
{
 800a638:	b590      	push	{r4, r7, lr}
 800a63a:	f5ad 7d63 	sub.w	sp, sp, #908	; 0x38c
 800a63e:	af6c      	add	r7, sp, #432	; 0x1b0
 800a640:	4602      	mov	r2, r0
 800a642:	463b      	mov	r3, r7
 800a644:	6019      	str	r1, [r3, #0]
 800a646:	1dfb      	adds	r3, r7, #7
 800a648:	701a      	strb	r2, [r3, #0]
	DUTY_Command_TypeDef cmd;
	SCARA_StatusTypeDef status;
	cmd.coordinate_type = DUTY_COORDINATES_REL;
 800a64a:	f107 0308 	add.w	r3, r7, #8
 800a64e:	2201      	movs	r2, #1
 800a650:	731a      	strb	r2, [r3, #12]
	cmd.trajec_type = DUTY_TRAJECTORY_LSPB;
 800a652:	f107 0308 	add.w	r3, r7, #8
 800a656:	2200      	movs	r2, #0
 800a658:	741a      	strb	r2, [r3, #16]
	cmd.modeInit_type = DUTY_MODE_INIT_QVT;
 800a65a:	f107 0308 	add.w	r3, r7, #8
 800a65e:	2201      	movs	r2, #1
 800a660:	745a      	strb	r2, [r3, #17]
	double v_current = 0;
 800a662:	f04f 0200 	mov.w	r2, #0
 800a666:	f04f 0300 	mov.w	r3, #0
 800a66a:	e9c7 2374 	strd	r2, r3, [r7, #464]	; 0x1d0
	Trajectory_LSPB_TypeDef *lspb;
	if(speed < SHIFT_SPEED_MIN || speed > SHIFT_SPEED_MAX){
 800a66e:	463b      	mov	r3, r7
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	2b00      	cmp	r3, #0
 800a674:	dd03      	ble.n	800a67e <scaraKeyInit1+0x46>
 800a676:	463b      	mov	r3, r7
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	2b07      	cmp	r3, #7
 800a67c:	dd01      	ble.n	800a682 <scaraKeyInit1+0x4a>
		return SCARA_STATUS_ERROR_PARA;
 800a67e:	2306      	movs	r3, #6
 800a680:	e2c0      	b.n	800ac04 <scaraKeyInit1+0x5cc>
	}
	switch(key){
 800a682:	1dfb      	adds	r3, r7, #7
 800a684:	781b      	ldrb	r3, [r3, #0]
 800a686:	2b07      	cmp	r3, #7
 800a688:	f200 8298 	bhi.w	800abbc <scaraKeyInit1+0x584>
 800a68c:	a201      	add	r2, pc, #4	; (adr r2, 800a694 <scaraKeyInit1+0x5c>)
 800a68e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a692:	bf00      	nop
 800a694:	0800a6b5 	.word	0x0800a6b5
 800a698:	0800a759 	.word	0x0800a759
 800a69c:	0800a7fd 	.word	0x0800a7fd
 800a6a0:	0800a89d 	.word	0x0800a89d
 800a6a4:	0800a93d 	.word	0x0800a93d
 800a6a8:	0800a9dd 	.word	0x0800a9dd
 800a6ac:	0800aa7d 	.word	0x0800aa7d
 800a6b0:	0800ab1d 	.word	0x0800ab1d
		case SCARA_KEY_X_INC:{
			cmd.v_factor = 0;
 800a6b4:	f107 0108 	add.w	r1, r7, #8
 800a6b8:	f04f 0200 	mov.w	r2, #0
 800a6bc:	f04f 0300 	mov.w	r3, #0
 800a6c0:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a6c4:	f107 0308 	add.w	r3, r7, #8
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a6cc:	f107 0308 	add.w	r3, r7, #8
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= speed*10;
 800a6d4:	463b      	mov	r3, r7
 800a6d6:	681a      	ldr	r2, [r3, #0]
 800a6d8:	4613      	mov	r3, r2
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	4413      	add	r3, r2
 800a6de:	005b      	lsls	r3, r3, #1
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f7f5 ff1f 	bl	8000524 <__aeabi_i2d>
 800a6e6:	4602      	mov	r2, r0
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	f107 0108 	add.w	r1, r7, #8
 800a6ee:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800a6f2:	f107 0108 	add.w	r1, r7, #8
 800a6f6:	f04f 0200 	mov.w	r2, #0
 800a6fa:	f04f 0300 	mov.w	r3, #0
 800a6fe:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800a702:	f107 0108 	add.w	r1, r7, #8
 800a706:	f04f 0200 	mov.w	r2, #0
 800a70a:	f04f 0300 	mov.w	r3, #0
 800a70e:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a712:	f107 0108 	add.w	r1, r7, #8
 800a716:	f04f 0200 	mov.w	r2, #0
 800a71a:	f04f 0300 	mov.w	r3, #0
 800a71e:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*0.1;
 800a722:	463b      	mov	r3, r7
 800a724:	6818      	ldr	r0, [r3, #0]
 800a726:	f7f5 fefd 	bl	8000524 <__aeabi_i2d>
 800a72a:	f20f 43e4 	addw	r3, pc, #1252	; 0x4e4
 800a72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a732:	f7f5 ff61 	bl	80005f8 <__aeabi_dmul>
 800a736:	4602      	mov	r2, r0
 800a738:	460b      	mov	r3, r1
 800a73a:	4610      	mov	r0, r2
 800a73c:	4619      	mov	r1, r3
 800a73e:	f20f 43d8 	addw	r3, pc, #1240	; 0x4d8
 800a742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a746:	f7f5 fda1 	bl	800028c <__adddf3>
 800a74a:	4602      	mov	r2, r0
 800a74c:	460b      	mov	r3, r1
 800a74e:	f107 0108 	add.w	r1, r7, #8
 800a752:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800a756:	e231      	b.n	800abbc <scaraKeyInit1+0x584>
		case SCARA_KEY_X_DEC:{
			cmd.v_factor = 0;
 800a758:	f107 0108 	add.w	r1, r7, #8
 800a75c:	f04f 0200 	mov.w	r2, #0
 800a760:	f04f 0300 	mov.w	r3, #0
 800a764:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a768:	f107 0308 	add.w	r3, r7, #8
 800a76c:	2200      	movs	r2, #0
 800a76e:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a770:	f107 0308 	add.w	r3, r7, #8
 800a774:	2200      	movs	r2, #0
 800a776:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= -speed*10;
 800a778:	463b      	mov	r3, r7
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f06f 0209 	mvn.w	r2, #9
 800a780:	fb02 f303 	mul.w	r3, r2, r3
 800a784:	4618      	mov	r0, r3
 800a786:	f7f5 fecd 	bl	8000524 <__aeabi_i2d>
 800a78a:	4602      	mov	r2, r0
 800a78c:	460b      	mov	r3, r1
 800a78e:	f107 0108 	add.w	r1, r7, #8
 800a792:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800a796:	f107 0108 	add.w	r1, r7, #8
 800a79a:	f04f 0200 	mov.w	r2, #0
 800a79e:	f04f 0300 	mov.w	r3, #0
 800a7a2:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800a7a6:	f107 0108 	add.w	r1, r7, #8
 800a7aa:	f04f 0200 	mov.w	r2, #0
 800a7ae:	f04f 0300 	mov.w	r3, #0
 800a7b2:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a7b6:	f107 0108 	add.w	r1, r7, #8
 800a7ba:	f04f 0200 	mov.w	r2, #0
 800a7be:	f04f 0300 	mov.w	r3, #0
 800a7c2:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*0.1;
 800a7c6:	463b      	mov	r3, r7
 800a7c8:	6818      	ldr	r0, [r3, #0]
 800a7ca:	f7f5 feab 	bl	8000524 <__aeabi_i2d>
 800a7ce:	f20f 4340 	addw	r3, pc, #1088	; 0x440
 800a7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d6:	f7f5 ff0f 	bl	80005f8 <__aeabi_dmul>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	460b      	mov	r3, r1
 800a7de:	4610      	mov	r0, r2
 800a7e0:	4619      	mov	r1, r3
 800a7e2:	f20f 4334 	addw	r3, pc, #1076	; 0x434
 800a7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ea:	f7f5 fd4f 	bl	800028c <__adddf3>
 800a7ee:	4602      	mov	r2, r0
 800a7f0:	460b      	mov	r3, r1
 800a7f2:	f107 0108 	add.w	r1, r7, #8
 800a7f6:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800a7fa:	e1df      	b.n	800abbc <scaraKeyInit1+0x584>
		case SCARA_KEY_Y_INC:{
			cmd.v_factor = 0;
 800a7fc:	f107 0108 	add.w	r1, r7, #8
 800a800:	f04f 0200 	mov.w	r2, #0
 800a804:	f04f 0300 	mov.w	r3, #0
 800a808:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a80c:	f107 0308 	add.w	r3, r7, #8
 800a810:	2200      	movs	r2, #0
 800a812:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a814:	f107 0308 	add.w	r3, r7, #8
 800a818:	2200      	movs	r2, #0
 800a81a:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800a81c:	f107 0108 	add.w	r1, r7, #8
 800a820:	f04f 0200 	mov.w	r2, #0
 800a824:	f04f 0300 	mov.w	r3, #0
 800a828:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= speed*10;
 800a82c:	463b      	mov	r3, r7
 800a82e:	681a      	ldr	r2, [r3, #0]
 800a830:	4613      	mov	r3, r2
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	4413      	add	r3, r2
 800a836:	005b      	lsls	r3, r3, #1
 800a838:	4618      	mov	r0, r3
 800a83a:	f7f5 fe73 	bl	8000524 <__aeabi_i2d>
 800a83e:	4602      	mov	r2, r0
 800a840:	460b      	mov	r3, r1
 800a842:	f107 0108 	add.w	r1, r7, #8
 800a846:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800a84a:	f107 0108 	add.w	r1, r7, #8
 800a84e:	f04f 0200 	mov.w	r2, #0
 800a852:	f04f 0300 	mov.w	r3, #0
 800a856:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a85a:	f107 0108 	add.w	r1, r7, #8
 800a85e:	f04f 0200 	mov.w	r2, #0
 800a862:	f04f 0300 	mov.w	r3, #0
 800a866:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*0.1;
 800a86a:	463b      	mov	r3, r7
 800a86c:	6818      	ldr	r0, [r3, #0]
 800a86e:	f7f5 fe59 	bl	8000524 <__aeabi_i2d>
 800a872:	a3e7      	add	r3, pc, #924	; (adr r3, 800ac10 <scaraKeyInit1+0x5d8>)
 800a874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a878:	f7f5 febe 	bl	80005f8 <__aeabi_dmul>
 800a87c:	4602      	mov	r2, r0
 800a87e:	460b      	mov	r3, r1
 800a880:	4610      	mov	r0, r2
 800a882:	4619      	mov	r1, r3
 800a884:	a3e4      	add	r3, pc, #912	; (adr r3, 800ac18 <scaraKeyInit1+0x5e0>)
 800a886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a88a:	f7f5 fcff 	bl	800028c <__adddf3>
 800a88e:	4602      	mov	r2, r0
 800a890:	460b      	mov	r3, r1
 800a892:	f107 0108 	add.w	r1, r7, #8
 800a896:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800a89a:	e18f      	b.n	800abbc <scaraKeyInit1+0x584>

		case SCARA_KEY_Y_DEC:{
			cmd.v_factor = 0;
 800a89c:	f107 0108 	add.w	r1, r7, #8
 800a8a0:	f04f 0200 	mov.w	r2, #0
 800a8a4:	f04f 0300 	mov.w	r3, #0
 800a8a8:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a8ac:	f107 0308 	add.w	r3, r7, #8
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a8b4:	f107 0308 	add.w	r3, r7, #8
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800a8bc:	f107 0108 	add.w	r1, r7, #8
 800a8c0:	f04f 0200 	mov.w	r2, #0
 800a8c4:	f04f 0300 	mov.w	r3, #0
 800a8c8:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= -speed*10;
 800a8cc:	463b      	mov	r3, r7
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f06f 0209 	mvn.w	r2, #9
 800a8d4:	fb02 f303 	mul.w	r3, r2, r3
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f7f5 fe23 	bl	8000524 <__aeabi_i2d>
 800a8de:	4602      	mov	r2, r0
 800a8e0:	460b      	mov	r3, r1
 800a8e2:	f107 0108 	add.w	r1, r7, #8
 800a8e6:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800a8ea:	f107 0108 	add.w	r1, r7, #8
 800a8ee:	f04f 0200 	mov.w	r2, #0
 800a8f2:	f04f 0300 	mov.w	r3, #0
 800a8f6:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a8fa:	f107 0108 	add.w	r1, r7, #8
 800a8fe:	f04f 0200 	mov.w	r2, #0
 800a902:	f04f 0300 	mov.w	r3, #0
 800a906:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*0.1;
 800a90a:	463b      	mov	r3, r7
 800a90c:	6818      	ldr	r0, [r3, #0]
 800a90e:	f7f5 fe09 	bl	8000524 <__aeabi_i2d>
 800a912:	a3bf      	add	r3, pc, #764	; (adr r3, 800ac10 <scaraKeyInit1+0x5d8>)
 800a914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a918:	f7f5 fe6e 	bl	80005f8 <__aeabi_dmul>
 800a91c:	4602      	mov	r2, r0
 800a91e:	460b      	mov	r3, r1
 800a920:	4610      	mov	r0, r2
 800a922:	4619      	mov	r1, r3
 800a924:	a3bc      	add	r3, pc, #752	; (adr r3, 800ac18 <scaraKeyInit1+0x5e0>)
 800a926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92a:	f7f5 fcaf 	bl	800028c <__adddf3>
 800a92e:	4602      	mov	r2, r0
 800a930:	460b      	mov	r3, r1
 800a932:	f107 0108 	add.w	r1, r7, #8
 800a936:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800a93a:	e13f      	b.n	800abbc <scaraKeyInit1+0x584>
		case SCARA_KEY_Z_INC:{
			cmd.v_factor = 0;
 800a93c:	f107 0108 	add.w	r1, r7, #8
 800a940:	f04f 0200 	mov.w	r2, #0
 800a944:	f04f 0300 	mov.w	r3, #0
 800a948:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a94c:	f107 0308 	add.w	r3, r7, #8
 800a950:	2200      	movs	r2, #0
 800a952:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a954:	f107 0308 	add.w	r3, r7, #8
 800a958:	2200      	movs	r2, #0
 800a95a:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800a95c:	f107 0108 	add.w	r1, r7, #8
 800a960:	f04f 0200 	mov.w	r2, #0
 800a964:	f04f 0300 	mov.w	r3, #0
 800a968:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800a96c:	f107 0108 	add.w	r1, r7, #8
 800a970:	f04f 0200 	mov.w	r2, #0
 800a974:	f04f 0300 	mov.w	r3, #0
 800a978:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= speed*10;
 800a97c:	463b      	mov	r3, r7
 800a97e:	681a      	ldr	r2, [r3, #0]
 800a980:	4613      	mov	r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	4413      	add	r3, r2
 800a986:	005b      	lsls	r3, r3, #1
 800a988:	4618      	mov	r0, r3
 800a98a:	f7f5 fdcb 	bl	8000524 <__aeabi_i2d>
 800a98e:	4602      	mov	r2, r0
 800a990:	460b      	mov	r3, r1
 800a992:	f107 0108 	add.w	r1, r7, #8
 800a996:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800a99a:	f107 0108 	add.w	r1, r7, #8
 800a99e:	f04f 0200 	mov.w	r2, #0
 800a9a2:	f04f 0300 	mov.w	r3, #0
 800a9a6:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*0.1;
 800a9aa:	463b      	mov	r3, r7
 800a9ac:	6818      	ldr	r0, [r3, #0]
 800a9ae:	f7f5 fdb9 	bl	8000524 <__aeabi_i2d>
 800a9b2:	a397      	add	r3, pc, #604	; (adr r3, 800ac10 <scaraKeyInit1+0x5d8>)
 800a9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b8:	f7f5 fe1e 	bl	80005f8 <__aeabi_dmul>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	460b      	mov	r3, r1
 800a9c0:	4610      	mov	r0, r2
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	a394      	add	r3, pc, #592	; (adr r3, 800ac18 <scaraKeyInit1+0x5e0>)
 800a9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ca:	f7f5 fc5f 	bl	800028c <__adddf3>
 800a9ce:	4602      	mov	r2, r0
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	f107 0108 	add.w	r1, r7, #8
 800a9d6:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800a9da:	e0ef      	b.n	800abbc <scaraKeyInit1+0x584>
		case SCARA_KEY_Z_DEC:{
			cmd.v_factor = 0;
 800a9dc:	f107 0108 	add.w	r1, r7, #8
 800a9e0:	f04f 0200 	mov.w	r2, #0
 800a9e4:	f04f 0300 	mov.w	r3, #0
 800a9e8:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800a9ec:	f107 0308 	add.w	r3, r7, #8
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800a9f4:	f107 0308 	add.w	r3, r7, #8
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800a9fc:	f107 0108 	add.w	r1, r7, #8
 800aa00:	f04f 0200 	mov.w	r2, #0
 800aa04:	f04f 0300 	mov.w	r3, #0
 800aa08:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800aa0c:	f107 0108 	add.w	r1, r7, #8
 800aa10:	f04f 0200 	mov.w	r2, #0
 800aa14:	f04f 0300 	mov.w	r3, #0
 800aa18:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= -speed*10;
 800aa1c:	463b      	mov	r3, r7
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f06f 0209 	mvn.w	r2, #9
 800aa24:	fb02 f303 	mul.w	r3, r2, r3
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f7f5 fd7b 	bl	8000524 <__aeabi_i2d>
 800aa2e:	4602      	mov	r2, r0
 800aa30:	460b      	mov	r3, r1
 800aa32:	f107 0108 	add.w	r1, r7, #8
 800aa36:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= 0;
 800aa3a:	f107 0108 	add.w	r1, r7, #8
 800aa3e:	f04f 0200 	mov.w	r2, #0
 800aa42:	f04f 0300 	mov.w	r3, #0
 800aa46:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*0.1;
 800aa4a:	463b      	mov	r3, r7
 800aa4c:	6818      	ldr	r0, [r3, #0]
 800aa4e:	f7f5 fd69 	bl	8000524 <__aeabi_i2d>
 800aa52:	a36f      	add	r3, pc, #444	; (adr r3, 800ac10 <scaraKeyInit1+0x5d8>)
 800aa54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa58:	f7f5 fdce 	bl	80005f8 <__aeabi_dmul>
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	460b      	mov	r3, r1
 800aa60:	4610      	mov	r0, r2
 800aa62:	4619      	mov	r1, r3
 800aa64:	a36c      	add	r3, pc, #432	; (adr r3, 800ac18 <scaraKeyInit1+0x5e0>)
 800aa66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6a:	f7f5 fc0f 	bl	800028c <__adddf3>
 800aa6e:	4602      	mov	r2, r0
 800aa70:	460b      	mov	r3, r1
 800aa72:	f107 0108 	add.w	r1, r7, #8
 800aa76:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800aa7a:	e09f      	b.n	800abbc <scaraKeyInit1+0x584>
		case SCARA_KEY_ROLL_INC:{
			cmd.v_factor = 0;
 800aa7c:	f107 0108 	add.w	r1, r7, #8
 800aa80:	f04f 0200 	mov.w	r2, #0
 800aa84:	f04f 0300 	mov.w	r3, #0
 800aa88:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800aa8c:	f107 0308 	add.w	r3, r7, #8
 800aa90:	2200      	movs	r2, #0
 800aa92:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800aa94:	f107 0308 	add.w	r3, r7, #8
 800aa98:	2200      	movs	r2, #0
 800aa9a:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800aa9c:	f107 0108 	add.w	r1, r7, #8
 800aaa0:	f04f 0200 	mov.w	r2, #0
 800aaa4:	f04f 0300 	mov.w	r3, #0
 800aaa8:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800aaac:	f107 0108 	add.w	r1, r7, #8
 800aab0:	f04f 0200 	mov.w	r2, #0
 800aab4:	f04f 0300 	mov.w	r3, #0
 800aab8:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800aabc:	f107 0108 	add.w	r1, r7, #8
 800aac0:	f04f 0200 	mov.w	r2, #0
 800aac4:	f04f 0300 	mov.w	r3, #0
 800aac8:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= speed*10;
 800aacc:	463b      	mov	r3, r7
 800aace:	681a      	ldr	r2, [r3, #0]
 800aad0:	4613      	mov	r3, r2
 800aad2:	009b      	lsls	r3, r3, #2
 800aad4:	4413      	add	r3, r2
 800aad6:	005b      	lsls	r3, r3, #1
 800aad8:	4618      	mov	r0, r3
 800aada:	f7f5 fd23 	bl	8000524 <__aeabi_i2d>
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	f107 0108 	add.w	r1, r7, #8
 800aae6:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*0.1;
 800aaea:	463b      	mov	r3, r7
 800aaec:	6818      	ldr	r0, [r3, #0]
 800aaee:	f7f5 fd19 	bl	8000524 <__aeabi_i2d>
 800aaf2:	a347      	add	r3, pc, #284	; (adr r3, 800ac10 <scaraKeyInit1+0x5d8>)
 800aaf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf8:	f7f5 fd7e 	bl	80005f8 <__aeabi_dmul>
 800aafc:	4602      	mov	r2, r0
 800aafe:	460b      	mov	r3, r1
 800ab00:	4610      	mov	r0, r2
 800ab02:	4619      	mov	r1, r3
 800ab04:	a344      	add	r3, pc, #272	; (adr r3, 800ac18 <scaraKeyInit1+0x5e0>)
 800ab06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0a:	f7f5 fbbf 	bl	800028c <__adddf3>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	460b      	mov	r3, r1
 800ab12:	f107 0108 	add.w	r1, r7, #8
 800ab16:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800ab1a:	e04f      	b.n	800abbc <scaraKeyInit1+0x584>
		case SCARA_KEY_ROLL_DEC:{
			cmd.v_factor = 0;
 800ab1c:	f107 0108 	add.w	r1, r7, #8
 800ab20:	f04f 0200 	mov.w	r2, #0
 800ab24:	f04f 0300 	mov.w	r3, #0
 800ab28:	e9c1 236a 	strd	r2, r3, [r1, #424]	; 0x1a8
			cmd.space_type = DUTY_SPACE_TASK;
 800ab2c:	f107 0308 	add.w	r3, r7, #8
 800ab30:	2200      	movs	r2, #0
 800ab32:	735a      	strb	r2, [r3, #13]
			cmd.path_type = DUTY_PATH_LINE;
 800ab34:	f107 0308 	add.w	r3, r7, #8
 800ab38:	2200      	movs	r2, #0
 800ab3a:	739a      	strb	r2, [r3, #14]
			cmd.target_point.x 		= 0;
 800ab3c:	f107 0108 	add.w	r1, r7, #8
 800ab40:	f04f 0200 	mov.w	r2, #0
 800ab44:	f04f 0300 	mov.w	r3, #0
 800ab48:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
			cmd.target_point.y 		= 0;
 800ab4c:	f107 0108 	add.w	r1, r7, #8
 800ab50:	f04f 0200 	mov.w	r2, #0
 800ab54:	f04f 0300 	mov.w	r3, #0
 800ab58:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
			cmd.target_point.z 		= 0;
 800ab5c:	f107 0108 	add.w	r1, r7, #8
 800ab60:	f04f 0200 	mov.w	r2, #0
 800ab64:	f04f 0300 	mov.w	r3, #0
 800ab68:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
			cmd.target_point.roll 	= -speed*10;
 800ab6c:	463b      	mov	r3, r7
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f06f 0209 	mvn.w	r2, #9
 800ab74:	fb02 f303 	mul.w	r3, r2, r3
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f7f5 fcd3 	bl	8000524 <__aeabi_i2d>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	460b      	mov	r3, r1
 800ab82:	f107 0108 	add.w	r1, r7, #8
 800ab86:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
			cmd.time_total 			= 0.8 + speed*0.1;
 800ab8a:	463b      	mov	r3, r7
 800ab8c:	6818      	ldr	r0, [r3, #0]
 800ab8e:	f7f5 fcc9 	bl	8000524 <__aeabi_i2d>
 800ab92:	a31f      	add	r3, pc, #124	; (adr r3, 800ac10 <scaraKeyInit1+0x5d8>)
 800ab94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab98:	f7f5 fd2e 	bl	80005f8 <__aeabi_dmul>
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	460b      	mov	r3, r1
 800aba0:	4610      	mov	r0, r2
 800aba2:	4619      	mov	r1, r3
 800aba4:	a31c      	add	r3, pc, #112	; (adr r3, 800ac18 <scaraKeyInit1+0x5e0>)
 800aba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abaa:	f7f5 fb6f 	bl	800028c <__adddf3>
 800abae:	4602      	mov	r2, r0
 800abb0:	460b      	mov	r3, r1
 800abb2:	f107 0108 	add.w	r1, r7, #8
 800abb6:	e9c1 2308 	strd	r2, r3, [r1, #32]
		}
		break;
 800abba:	bf00      	nop
	}

	status = scaraInitDuty(cmd);
 800abbc:	f107 0408 	add.w	r4, r7, #8
 800abc0:	4668      	mov	r0, sp
 800abc2:	f104 0310 	add.w	r3, r4, #16
 800abc6:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 800abca:	4619      	mov	r1, r3
 800abcc:	f00b f830 	bl	8015c30 <memcpy>
 800abd0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800abd4:	f7fa fafc 	bl	80051d0 <scaraInitDuty>
 800abd8:	4603      	mov	r3, r0
 800abda:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
	if (status == SCARA_STATUS_OK) {
 800abde:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d10b      	bne.n	800abfe <scaraKeyInit1+0x5c6>
		status = scaraTestDuty();
 800abe6:	f7ff fb03 	bl	800a1f0 <scaraTestDuty>
 800abea:	4603      	mov	r3, r0
 800abec:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
		if (status != SCARA_STATUS_OK) {
 800abf0:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d005      	beq.n	800ac04 <scaraKeyInit1+0x5cc>
			return status;
 800abf8:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800abfc:	e002      	b.n	800ac04 <scaraKeyInit1+0x5cc>
		// tinh lai run time so vs v hien tai
//		*(runtime) = (v_current - lspb->v0)/(lspb->a_design);
//		scaraFlowDuty(*runtime, &positionKeyInit, positionCurrent);
//		return status;
	} else {
		return status;
 800abfe:	f897 31cf 	ldrb.w	r3, [r7, #463]	; 0x1cf
 800ac02:	e7ff      	b.n	800ac04 <scaraKeyInit1+0x5cc>
	}
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	f507 77ee 	add.w	r7, r7, #476	; 0x1dc
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd90      	pop	{r4, r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	9999999a 	.word	0x9999999a
 800ac14:	3fb99999 	.word	0x3fb99999
 800ac18:	9999999a 	.word	0x9999999a
 800ac1c:	3fe99999 	.word	0x3fe99999

0800ac20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ac26:	2300      	movs	r3, #0
 800ac28:	607b      	str	r3, [r7, #4]
 800ac2a:	4b12      	ldr	r3, [pc, #72]	; (800ac74 <HAL_MspInit+0x54>)
 800ac2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac2e:	4a11      	ldr	r2, [pc, #68]	; (800ac74 <HAL_MspInit+0x54>)
 800ac30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ac34:	6453      	str	r3, [r2, #68]	; 0x44
 800ac36:	4b0f      	ldr	r3, [pc, #60]	; (800ac74 <HAL_MspInit+0x54>)
 800ac38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac3e:	607b      	str	r3, [r7, #4]
 800ac40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800ac42:	2300      	movs	r3, #0
 800ac44:	603b      	str	r3, [r7, #0]
 800ac46:	4b0b      	ldr	r3, [pc, #44]	; (800ac74 <HAL_MspInit+0x54>)
 800ac48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac4a:	4a0a      	ldr	r2, [pc, #40]	; (800ac74 <HAL_MspInit+0x54>)
 800ac4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac50:	6413      	str	r3, [r2, #64]	; 0x40
 800ac52:	4b08      	ldr	r3, [pc, #32]	; (800ac74 <HAL_MspInit+0x54>)
 800ac54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ac5a:	603b      	str	r3, [r7, #0]
 800ac5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800ac5e:	2200      	movs	r2, #0
 800ac60:	210f      	movs	r1, #15
 800ac62:	f06f 0001 	mvn.w	r0, #1
 800ac66:	f000 fc79 	bl	800b55c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ac6a:	bf00      	nop
 800ac6c:	3708      	adds	r7, #8
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
 800ac72:	bf00      	nop
 800ac74:	40023800 	.word	0x40023800

0800ac78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b08c      	sub	sp, #48	; 0x30
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800ac80:	2300      	movs	r3, #0
 800ac82:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800ac84:	2300      	movs	r3, #0
 800ac86:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800ac88:	2200      	movs	r2, #0
 800ac8a:	6879      	ldr	r1, [r7, #4]
 800ac8c:	2036      	movs	r0, #54	; 0x36
 800ac8e:	f000 fc65 	bl	800b55c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800ac92:	2036      	movs	r0, #54	; 0x36
 800ac94:	f000 fc7e 	bl	800b594 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800ac98:	2300      	movs	r3, #0
 800ac9a:	60fb      	str	r3, [r7, #12]
 800ac9c:	4b1f      	ldr	r3, [pc, #124]	; (800ad1c <HAL_InitTick+0xa4>)
 800ac9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aca0:	4a1e      	ldr	r2, [pc, #120]	; (800ad1c <HAL_InitTick+0xa4>)
 800aca2:	f043 0310 	orr.w	r3, r3, #16
 800aca6:	6413      	str	r3, [r2, #64]	; 0x40
 800aca8:	4b1c      	ldr	r3, [pc, #112]	; (800ad1c <HAL_InitTick+0xa4>)
 800acaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acac:	f003 0310 	and.w	r3, r3, #16
 800acb0:	60fb      	str	r3, [r7, #12]
 800acb2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800acb4:	f107 0210 	add.w	r2, r7, #16
 800acb8:	f107 0314 	add.w	r3, r7, #20
 800acbc:	4611      	mov	r1, r2
 800acbe:	4618      	mov	r0, r3
 800acc0:	f003 f812 	bl	800dce8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800acc4:	f002 ffe8 	bl	800dc98 <HAL_RCC_GetPCLK1Freq>
 800acc8:	4603      	mov	r3, r0
 800acca:	005b      	lsls	r3, r3, #1
 800accc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800acce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acd0:	4a13      	ldr	r2, [pc, #76]	; (800ad20 <HAL_InitTick+0xa8>)
 800acd2:	fba2 2303 	umull	r2, r3, r2, r3
 800acd6:	0c9b      	lsrs	r3, r3, #18
 800acd8:	3b01      	subs	r3, #1
 800acda:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800acdc:	4b11      	ldr	r3, [pc, #68]	; (800ad24 <HAL_InitTick+0xac>)
 800acde:	4a12      	ldr	r2, [pc, #72]	; (800ad28 <HAL_InitTick+0xb0>)
 800ace0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800ace2:	4b10      	ldr	r3, [pc, #64]	; (800ad24 <HAL_InitTick+0xac>)
 800ace4:	f240 32e7 	movw	r2, #999	; 0x3e7
 800ace8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800acea:	4a0e      	ldr	r2, [pc, #56]	; (800ad24 <HAL_InitTick+0xac>)
 800acec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acee:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800acf0:	4b0c      	ldr	r3, [pc, #48]	; (800ad24 <HAL_InitTick+0xac>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800acf6:	4b0b      	ldr	r3, [pc, #44]	; (800ad24 <HAL_InitTick+0xac>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800acfc:	4809      	ldr	r0, [pc, #36]	; (800ad24 <HAL_InitTick+0xac>)
 800acfe:	f003 f825 	bl	800dd4c <HAL_TIM_Base_Init>
 800ad02:	4603      	mov	r3, r0
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d104      	bne.n	800ad12 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800ad08:	4806      	ldr	r0, [pc, #24]	; (800ad24 <HAL_InitTick+0xac>)
 800ad0a:	f003 f84a 	bl	800dda2 <HAL_TIM_Base_Start_IT>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	e000      	b.n	800ad14 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800ad12:	2301      	movs	r3, #1
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3730      	adds	r7, #48	; 0x30
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}
 800ad1c:	40023800 	.word	0x40023800
 800ad20:	431bde83 	.word	0x431bde83
 800ad24:	20005d28 	.word	0x20005d28
 800ad28:	40001000 	.word	0x40001000

0800ad2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800ad30:	bf00      	nop
 800ad32:	46bd      	mov	sp, r7
 800ad34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad38:	4770      	bx	lr
	...

0800ad3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  LOG_REPORT("ic.c: HARDFAULT ERROR", __LINE__);
 800ad40:	2162      	movs	r1, #98	; 0x62
 800ad42:	4802      	ldr	r0, [pc, #8]	; (800ad4c <HardFault_Handler+0x10>)
 800ad44:	f7f6 feae 	bl	8001aa4 <LOG_REPORT>
 800ad48:	e7fa      	b.n	800ad40 <HardFault_Handler+0x4>
 800ad4a:	bf00      	nop
 800ad4c:	0801c0e0 	.word	0x0801c0e0

0800ad50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  LOG_REPORT("ic.c: MEMORY ERROR", __LINE__);
 800ad54:	2172      	movs	r1, #114	; 0x72
 800ad56:	4802      	ldr	r0, [pc, #8]	; (800ad60 <MemManage_Handler+0x10>)
 800ad58:	f7f6 fea4 	bl	8001aa4 <LOG_REPORT>
 800ad5c:	e7fa      	b.n	800ad54 <MemManage_Handler+0x4>
 800ad5e:	bf00      	nop
 800ad60:	0801c0f8 	.word	0x0801c0f8

0800ad64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  LOG_REPORT("ic.c: BUS ERROR", __LINE__);
 800ad68:	2182      	movs	r1, #130	; 0x82
 800ad6a:	4802      	ldr	r0, [pc, #8]	; (800ad74 <BusFault_Handler+0x10>)
 800ad6c:	f7f6 fe9a 	bl	8001aa4 <LOG_REPORT>
 800ad70:	e7fa      	b.n	800ad68 <BusFault_Handler+0x4>
 800ad72:	bf00      	nop
 800ad74:	0801c10c 	.word	0x0801c10c

0800ad78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ad7c:	e7fe      	b.n	800ad7c <UsageFault_Handler+0x4>

0800ad7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ad7e:	b480      	push	{r7}
 800ad80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ad82:	bf00      	nop
 800ad84:	46bd      	mov	sp, r7
 800ad86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8a:	4770      	bx	lr

0800ad8c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800ad90:	4802      	ldr	r0, [pc, #8]	; (800ad9c <DMA1_Stream4_IRQHandler+0x10>)
 800ad92:	f000 fd35 	bl	800b800 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800ad96:	bf00      	nop
 800ad98:	bd80      	pop	{r7, pc}
 800ad9a:	bf00      	nop
 800ad9c:	20005e28 	.word	0x20005e28

0800ada0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800ada4:	4802      	ldr	r0, [pc, #8]	; (800adb0 <UART4_IRQHandler+0x10>)
 800ada6:	f003 fc99 	bl	800e6dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800adaa:	bf00      	nop
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	20005de8 	.word	0x20005de8

0800adb4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800adb8:	4802      	ldr	r0, [pc, #8]	; (800adc4 <TIM6_DAC_IRQHandler+0x10>)
 800adba:	f003 f816 	bl	800ddea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800adbe:	bf00      	nop
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	20005d28 	.word	0x20005d28

0800adc8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	osSignalSet(defaultTaskHandle, 0x01);
 800adcc:	4b05      	ldr	r3, [pc, #20]	; (800ade4 <TIM7_IRQHandler+0x1c>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	2101      	movs	r1, #1
 800add2:	4618      	mov	r0, r3
 800add4:	f007 fb96 	bl	8012504 <osSignalSet>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800add8:	4803      	ldr	r0, [pc, #12]	; (800ade8 <TIM7_IRQHandler+0x20>)
 800adda:	f003 f806 	bl	800ddea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  /* USER CODE END TIM7_IRQn 1 */
}
 800adde:	bf00      	nop
 800ade0:	bd80      	pop	{r7, pc}
 800ade2:	bf00      	nop
 800ade4:	20004e64 	.word	0x20004e64
 800ade8:	20005da8 	.word	0x20005da8

0800adec <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800adf0:	4802      	ldr	r0, [pc, #8]	; (800adfc <OTG_FS_IRQHandler+0x10>)
 800adf2:	f001 fad9 	bl	800c3a8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800adf6:	bf00      	nop
 800adf8:	bd80      	pop	{r7, pc}
 800adfa:	bf00      	nop
 800adfc:	20006764 	.word	0x20006764

0800ae00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800ae00:	b480      	push	{r7}
 800ae02:	af00      	add	r7, sp, #0
	return 1;
 800ae04:	2301      	movs	r3, #1
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <_kill>:

int _kill(int pid, int sig)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800ae1a:	f00a fecf 	bl	8015bbc <__errno>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	2216      	movs	r2, #22
 800ae22:	601a      	str	r2, [r3, #0]
	return -1;
 800ae24:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3708      	adds	r7, #8
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}

0800ae30 <_exit>:

void _exit (int status)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b082      	sub	sp, #8
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800ae38:	f04f 31ff 	mov.w	r1, #4294967295
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f7ff ffe7 	bl	800ae10 <_kill>
	while (1) {}		/* Make sure we hang here */
 800ae42:	e7fe      	b.n	800ae42 <_exit+0x12>

0800ae44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b086      	sub	sp, #24
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	60f8      	str	r0, [r7, #12]
 800ae4c:	60b9      	str	r1, [r7, #8]
 800ae4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ae50:	2300      	movs	r3, #0
 800ae52:	617b      	str	r3, [r7, #20]
 800ae54:	e00a      	b.n	800ae6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800ae56:	f3af 8000 	nop.w
 800ae5a:	4601      	mov	r1, r0
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	1c5a      	adds	r2, r3, #1
 800ae60:	60ba      	str	r2, [r7, #8]
 800ae62:	b2ca      	uxtb	r2, r1
 800ae64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ae66:	697b      	ldr	r3, [r7, #20]
 800ae68:	3301      	adds	r3, #1
 800ae6a:	617b      	str	r3, [r7, #20]
 800ae6c:	697a      	ldr	r2, [r7, #20]
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	429a      	cmp	r2, r3
 800ae72:	dbf0      	blt.n	800ae56 <_read+0x12>
	}

return len;
 800ae74:	687b      	ldr	r3, [r7, #4]
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	3718      	adds	r7, #24
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}

0800ae7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800ae7e:	b580      	push	{r7, lr}
 800ae80:	b086      	sub	sp, #24
 800ae82:	af00      	add	r7, sp, #0
 800ae84:	60f8      	str	r0, [r7, #12]
 800ae86:	60b9      	str	r1, [r7, #8]
 800ae88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	617b      	str	r3, [r7, #20]
 800ae8e:	e009      	b.n	800aea4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	1c5a      	adds	r2, r3, #1
 800ae94:	60ba      	str	r2, [r7, #8]
 800ae96:	781b      	ldrb	r3, [r3, #0]
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	3301      	adds	r3, #1
 800aea2:	617b      	str	r3, [r7, #20]
 800aea4:	697a      	ldr	r2, [r7, #20]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	dbf1      	blt.n	800ae90 <_write+0x12>
	}
	return len;
 800aeac:	687b      	ldr	r3, [r7, #4]
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3718      	adds	r7, #24
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <_close>:

int _close(int file)
{
 800aeb6:	b480      	push	{r7}
 800aeb8:	b083      	sub	sp, #12
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
	return -1;
 800aebe:	f04f 33ff 	mov.w	r3, #4294967295
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	370c      	adds	r7, #12
 800aec6:	46bd      	mov	sp, r7
 800aec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aecc:	4770      	bx	lr

0800aece <_fstat>:


int _fstat(int file, struct stat *st)
{
 800aece:	b480      	push	{r7}
 800aed0:	b083      	sub	sp, #12
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]
 800aed6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800aede:	605a      	str	r2, [r3, #4]
	return 0;
 800aee0:	2300      	movs	r3, #0
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	370c      	adds	r7, #12
 800aee6:	46bd      	mov	sp, r7
 800aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeec:	4770      	bx	lr

0800aeee <_isatty>:

int _isatty(int file)
{
 800aeee:	b480      	push	{r7}
 800aef0:	b083      	sub	sp, #12
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	6078      	str	r0, [r7, #4]
	return 1;
 800aef6:	2301      	movs	r3, #1
}
 800aef8:	4618      	mov	r0, r3
 800aefa:	370c      	adds	r7, #12
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800af04:	b480      	push	{r7}
 800af06:	b085      	sub	sp, #20
 800af08:	af00      	add	r7, sp, #0
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	60b9      	str	r1, [r7, #8]
 800af0e:	607a      	str	r2, [r7, #4]
	return 0;
 800af10:	2300      	movs	r3, #0
}
 800af12:	4618      	mov	r0, r3
 800af14:	3714      	adds	r7, #20
 800af16:	46bd      	mov	sp, r7
 800af18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1c:	4770      	bx	lr
	...

0800af20 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800af28:	4b11      	ldr	r3, [pc, #68]	; (800af70 <_sbrk+0x50>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d102      	bne.n	800af36 <_sbrk+0x16>
		heap_end = &end;
 800af30:	4b0f      	ldr	r3, [pc, #60]	; (800af70 <_sbrk+0x50>)
 800af32:	4a10      	ldr	r2, [pc, #64]	; (800af74 <_sbrk+0x54>)
 800af34:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800af36:	4b0e      	ldr	r3, [pc, #56]	; (800af70 <_sbrk+0x50>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800af3c:	4b0c      	ldr	r3, [pc, #48]	; (800af70 <_sbrk+0x50>)
 800af3e:	681a      	ldr	r2, [r3, #0]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	4413      	add	r3, r2
 800af44:	466a      	mov	r2, sp
 800af46:	4293      	cmp	r3, r2
 800af48:	d907      	bls.n	800af5a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800af4a:	f00a fe37 	bl	8015bbc <__errno>
 800af4e:	4603      	mov	r3, r0
 800af50:	220c      	movs	r2, #12
 800af52:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800af54:	f04f 33ff 	mov.w	r3, #4294967295
 800af58:	e006      	b.n	800af68 <_sbrk+0x48>
	}

	heap_end += incr;
 800af5a:	4b05      	ldr	r3, [pc, #20]	; (800af70 <_sbrk+0x50>)
 800af5c:	681a      	ldr	r2, [r3, #0]
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	4413      	add	r3, r2
 800af62:	4a03      	ldr	r2, [pc, #12]	; (800af70 <_sbrk+0x50>)
 800af64:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800af66:	68fb      	ldr	r3, [r7, #12]
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3710      	adds	r7, #16
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}
 800af70:	20001000 	.word	0x20001000
 800af74:	20006b80 	.word	0x20006b80

0800af78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800af78:	b480      	push	{r7}
 800af7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800af7c:	4b08      	ldr	r3, [pc, #32]	; (800afa0 <SystemInit+0x28>)
 800af7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af82:	4a07      	ldr	r2, [pc, #28]	; (800afa0 <SystemInit+0x28>)
 800af84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800af88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800af8c:	4b04      	ldr	r3, [pc, #16]	; (800afa0 <SystemInit+0x28>)
 800af8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800af92:	609a      	str	r2, [r3, #8]
#endif
}
 800af94:	bf00      	nop
 800af96:	46bd      	mov	sp, r7
 800af98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9c:	4770      	bx	lr
 800af9e:	bf00      	nop
 800afa0:	e000ed00 	.word	0xe000ed00

0800afa4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b086      	sub	sp, #24
 800afa8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800afaa:	f107 0308 	add.w	r3, r7, #8
 800afae:	2200      	movs	r2, #0
 800afb0:	601a      	str	r2, [r3, #0]
 800afb2:	605a      	str	r2, [r3, #4]
 800afb4:	609a      	str	r2, [r3, #8]
 800afb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800afb8:	463b      	mov	r3, r7
 800afba:	2200      	movs	r2, #0
 800afbc:	601a      	str	r2, [r3, #0]
 800afbe:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800afc0:	4b1e      	ldr	r3, [pc, #120]	; (800b03c <MX_TIM2_Init+0x98>)
 800afc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800afc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 25000;
 800afc8:	4b1c      	ldr	r3, [pc, #112]	; (800b03c <MX_TIM2_Init+0x98>)
 800afca:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800afce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800afd0:	4b1a      	ldr	r3, [pc, #104]	; (800b03c <MX_TIM2_Init+0x98>)
 800afd2:	2200      	movs	r2, #0
 800afd4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 800afd6:	4b19      	ldr	r3, [pc, #100]	; (800b03c <MX_TIM2_Init+0x98>)
 800afd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800afdc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800afde:	4b17      	ldr	r3, [pc, #92]	; (800b03c <MX_TIM2_Init+0x98>)
 800afe0:	2200      	movs	r2, #0
 800afe2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800afe4:	4b15      	ldr	r3, [pc, #84]	; (800b03c <MX_TIM2_Init+0x98>)
 800afe6:	2200      	movs	r2, #0
 800afe8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800afea:	4814      	ldr	r0, [pc, #80]	; (800b03c <MX_TIM2_Init+0x98>)
 800afec:	f002 feae 	bl	800dd4c <HAL_TIM_Base_Init>
 800aff0:	4603      	mov	r3, r0
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d001      	beq.n	800affa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800aff6:	f7f8 ff6d 	bl	8003ed4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800affa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800affe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800b000:	f107 0308 	add.w	r3, r7, #8
 800b004:	4619      	mov	r1, r3
 800b006:	480d      	ldr	r0, [pc, #52]	; (800b03c <MX_TIM2_Init+0x98>)
 800b008:	f002 fff7 	bl	800dffa <HAL_TIM_ConfigClockSource>
 800b00c:	4603      	mov	r3, r0
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d001      	beq.n	800b016 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800b012:	f7f8 ff5f 	bl	8003ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b016:	2300      	movs	r3, #0
 800b018:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b01a:	2300      	movs	r3, #0
 800b01c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800b01e:	463b      	mov	r3, r7
 800b020:	4619      	mov	r1, r3
 800b022:	4806      	ldr	r0, [pc, #24]	; (800b03c <MX_TIM2_Init+0x98>)
 800b024:	f003 fa10 	bl	800e448 <HAL_TIMEx_MasterConfigSynchronization>
 800b028:	4603      	mov	r3, r0
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d001      	beq.n	800b032 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800b02e:	f7f8 ff51 	bl	8003ed4 <Error_Handler>
  }

}
 800b032:	bf00      	nop
 800b034:	3718      	adds	r7, #24
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}
 800b03a:	bf00      	nop
 800b03c:	20005d68 	.word	0x20005d68

0800b040 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b082      	sub	sp, #8
 800b044:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b046:	463b      	mov	r3, r7
 800b048:	2200      	movs	r2, #0
 800b04a:	601a      	str	r2, [r3, #0]
 800b04c:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 800b04e:	4b15      	ldr	r3, [pc, #84]	; (800b0a4 <MX_TIM7_Init+0x64>)
 800b050:	4a15      	ldr	r2, [pc, #84]	; (800b0a8 <MX_TIM7_Init+0x68>)
 800b052:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 800b054:	4b13      	ldr	r3, [pc, #76]	; (800b0a4 <MX_TIM7_Init+0x64>)
 800b056:	2253      	movs	r2, #83	; 0x53
 800b058:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b05a:	4b12      	ldr	r3, [pc, #72]	; (800b0a4 <MX_TIM7_Init+0x64>)
 800b05c:	2200      	movs	r2, #0
 800b05e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 800b060:	4b10      	ldr	r3, [pc, #64]	; (800b0a4 <MX_TIM7_Init+0x64>)
 800b062:	f242 720f 	movw	r2, #9999	; 0x270f
 800b066:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b068:	4b0e      	ldr	r3, [pc, #56]	; (800b0a4 <MX_TIM7_Init+0x64>)
 800b06a:	2200      	movs	r2, #0
 800b06c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800b06e:	480d      	ldr	r0, [pc, #52]	; (800b0a4 <MX_TIM7_Init+0x64>)
 800b070:	f002 fe6c 	bl	800dd4c <HAL_TIM_Base_Init>
 800b074:	4603      	mov	r3, r0
 800b076:	2b00      	cmp	r3, #0
 800b078:	d001      	beq.n	800b07e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800b07a:	f7f8 ff2b 	bl	8003ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b07e:	2300      	movs	r3, #0
 800b080:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b082:	2300      	movs	r3, #0
 800b084:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800b086:	463b      	mov	r3, r7
 800b088:	4619      	mov	r1, r3
 800b08a:	4806      	ldr	r0, [pc, #24]	; (800b0a4 <MX_TIM7_Init+0x64>)
 800b08c:	f003 f9dc 	bl	800e448 <HAL_TIMEx_MasterConfigSynchronization>
 800b090:	4603      	mov	r3, r0
 800b092:	2b00      	cmp	r3, #0
 800b094:	d001      	beq.n	800b09a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800b096:	f7f8 ff1d 	bl	8003ed4 <Error_Handler>
  }

}
 800b09a:	bf00      	nop
 800b09c:	3708      	adds	r7, #8
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	20005da8 	.word	0x20005da8
 800b0a8:	40001400 	.word	0x40001400

0800b0ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b084      	sub	sp, #16
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b0bc:	d10e      	bne.n	800b0dc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800b0be:	2300      	movs	r3, #0
 800b0c0:	60fb      	str	r3, [r7, #12]
 800b0c2:	4b16      	ldr	r3, [pc, #88]	; (800b11c <HAL_TIM_Base_MspInit+0x70>)
 800b0c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0c6:	4a15      	ldr	r2, [pc, #84]	; (800b11c <HAL_TIM_Base_MspInit+0x70>)
 800b0c8:	f043 0301 	orr.w	r3, r3, #1
 800b0cc:	6413      	str	r3, [r2, #64]	; 0x40
 800b0ce:	4b13      	ldr	r3, [pc, #76]	; (800b11c <HAL_TIM_Base_MspInit+0x70>)
 800b0d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0d2:	f003 0301 	and.w	r3, r3, #1
 800b0d6:	60fb      	str	r3, [r7, #12]
 800b0d8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800b0da:	e01a      	b.n	800b112 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM7)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	4a0f      	ldr	r2, [pc, #60]	; (800b120 <HAL_TIM_Base_MspInit+0x74>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d115      	bne.n	800b112 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	60bb      	str	r3, [r7, #8]
 800b0ea:	4b0c      	ldr	r3, [pc, #48]	; (800b11c <HAL_TIM_Base_MspInit+0x70>)
 800b0ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ee:	4a0b      	ldr	r2, [pc, #44]	; (800b11c <HAL_TIM_Base_MspInit+0x70>)
 800b0f0:	f043 0320 	orr.w	r3, r3, #32
 800b0f4:	6413      	str	r3, [r2, #64]	; 0x40
 800b0f6:	4b09      	ldr	r3, [pc, #36]	; (800b11c <HAL_TIM_Base_MspInit+0x70>)
 800b0f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0fa:	f003 0320 	and.w	r3, r3, #32
 800b0fe:	60bb      	str	r3, [r7, #8]
 800b100:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800b102:	2200      	movs	r2, #0
 800b104:	2105      	movs	r1, #5
 800b106:	2037      	movs	r0, #55	; 0x37
 800b108:	f000 fa28 	bl	800b55c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800b10c:	2037      	movs	r0, #55	; 0x37
 800b10e:	f000 fa41 	bl	800b594 <HAL_NVIC_EnableIRQ>
}
 800b112:	bf00      	nop
 800b114:	3710      	adds	r7, #16
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	40023800 	.word	0x40023800
 800b120:	40001400 	.word	0x40001400

0800b124 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800b128:	4b11      	ldr	r3, [pc, #68]	; (800b170 <MX_UART4_Init+0x4c>)
 800b12a:	4a12      	ldr	r2, [pc, #72]	; (800b174 <MX_UART4_Init+0x50>)
 800b12c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800b12e:	4b10      	ldr	r3, [pc, #64]	; (800b170 <MX_UART4_Init+0x4c>)
 800b130:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b134:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800b136:	4b0e      	ldr	r3, [pc, #56]	; (800b170 <MX_UART4_Init+0x4c>)
 800b138:	2200      	movs	r2, #0
 800b13a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800b13c:	4b0c      	ldr	r3, [pc, #48]	; (800b170 <MX_UART4_Init+0x4c>)
 800b13e:	2200      	movs	r2, #0
 800b140:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800b142:	4b0b      	ldr	r3, [pc, #44]	; (800b170 <MX_UART4_Init+0x4c>)
 800b144:	2200      	movs	r2, #0
 800b146:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800b148:	4b09      	ldr	r3, [pc, #36]	; (800b170 <MX_UART4_Init+0x4c>)
 800b14a:	220c      	movs	r2, #12
 800b14c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b14e:	4b08      	ldr	r3, [pc, #32]	; (800b170 <MX_UART4_Init+0x4c>)
 800b150:	2200      	movs	r2, #0
 800b152:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800b154:	4b06      	ldr	r3, [pc, #24]	; (800b170 <MX_UART4_Init+0x4c>)
 800b156:	2200      	movs	r2, #0
 800b158:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800b15a:	4805      	ldr	r0, [pc, #20]	; (800b170 <MX_UART4_Init+0x4c>)
 800b15c:	f003 fa04 	bl	800e568 <HAL_UART_Init>
 800b160:	4603      	mov	r3, r0
 800b162:	2b00      	cmp	r3, #0
 800b164:	d001      	beq.n	800b16a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800b166:	f7f8 feb5 	bl	8003ed4 <Error_Handler>
  }

}
 800b16a:	bf00      	nop
 800b16c:	bd80      	pop	{r7, pc}
 800b16e:	bf00      	nop
 800b170:	20005de8 	.word	0x20005de8
 800b174:	40004c00 	.word	0x40004c00

0800b178 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b08a      	sub	sp, #40	; 0x28
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b180:	f107 0314 	add.w	r3, r7, #20
 800b184:	2200      	movs	r2, #0
 800b186:	601a      	str	r2, [r3, #0]
 800b188:	605a      	str	r2, [r3, #4]
 800b18a:	609a      	str	r2, [r3, #8]
 800b18c:	60da      	str	r2, [r3, #12]
 800b18e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4a34      	ldr	r2, [pc, #208]	; (800b268 <HAL_UART_MspInit+0xf0>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d161      	bne.n	800b25e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800b19a:	2300      	movs	r3, #0
 800b19c:	613b      	str	r3, [r7, #16]
 800b19e:	4b33      	ldr	r3, [pc, #204]	; (800b26c <HAL_UART_MspInit+0xf4>)
 800b1a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1a2:	4a32      	ldr	r2, [pc, #200]	; (800b26c <HAL_UART_MspInit+0xf4>)
 800b1a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b1a8:	6413      	str	r3, [r2, #64]	; 0x40
 800b1aa:	4b30      	ldr	r3, [pc, #192]	; (800b26c <HAL_UART_MspInit+0xf4>)
 800b1ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b1b2:	613b      	str	r3, [r7, #16]
 800b1b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	60fb      	str	r3, [r7, #12]
 800b1ba:	4b2c      	ldr	r3, [pc, #176]	; (800b26c <HAL_UART_MspInit+0xf4>)
 800b1bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1be:	4a2b      	ldr	r2, [pc, #172]	; (800b26c <HAL_UART_MspInit+0xf4>)
 800b1c0:	f043 0301 	orr.w	r3, r3, #1
 800b1c4:	6313      	str	r3, [r2, #48]	; 0x30
 800b1c6:	4b29      	ldr	r3, [pc, #164]	; (800b26c <HAL_UART_MspInit+0xf4>)
 800b1c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1ca:	f003 0301 	and.w	r3, r3, #1
 800b1ce:	60fb      	str	r3, [r7, #12]
 800b1d0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800b1d2:	2303      	movs	r3, #3
 800b1d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1d6:	2302      	movs	r3, #2
 800b1d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b1da:	2301      	movs	r3, #1
 800b1dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b1de:	2303      	movs	r3, #3
 800b1e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800b1e2:	2308      	movs	r3, #8
 800b1e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b1e6:	f107 0314 	add.w	r3, r7, #20
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	4820      	ldr	r0, [pc, #128]	; (800b270 <HAL_UART_MspInit+0xf8>)
 800b1ee:	f000 fd7f 	bl	800bcf0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800b1f2:	4b20      	ldr	r3, [pc, #128]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b1f4:	4a20      	ldr	r2, [pc, #128]	; (800b278 <HAL_UART_MspInit+0x100>)
 800b1f6:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 800b1f8:	4b1e      	ldr	r3, [pc, #120]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b1fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b1fe:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b200:	4b1c      	ldr	r3, [pc, #112]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b202:	2240      	movs	r2, #64	; 0x40
 800b204:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b206:	4b1b      	ldr	r3, [pc, #108]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b208:	2200      	movs	r2, #0
 800b20a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b20c:	4b19      	ldr	r3, [pc, #100]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b20e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b212:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b214:	4b17      	ldr	r3, [pc, #92]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b216:	2200      	movs	r2, #0
 800b218:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b21a:	4b16      	ldr	r3, [pc, #88]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b21c:	2200      	movs	r2, #0
 800b21e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800b220:	4b14      	ldr	r3, [pc, #80]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b222:	2200      	movs	r2, #0
 800b224:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b226:	4b13      	ldr	r3, [pc, #76]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b228:	2200      	movs	r2, #0
 800b22a:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b22c:	4b11      	ldr	r3, [pc, #68]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b22e:	2200      	movs	r2, #0
 800b230:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800b232:	4810      	ldr	r0, [pc, #64]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b234:	f000 f9bc 	bl	800b5b0 <HAL_DMA_Init>
 800b238:	4603      	mov	r3, r0
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d001      	beq.n	800b242 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800b23e:	f7f8 fe49 	bl	8003ed4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	4a0b      	ldr	r2, [pc, #44]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b246:	631a      	str	r2, [r3, #48]	; 0x30
 800b248:	4a0a      	ldr	r2, [pc, #40]	; (800b274 <HAL_UART_MspInit+0xfc>)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800b24e:	2200      	movs	r2, #0
 800b250:	2105      	movs	r1, #5
 800b252:	2034      	movs	r0, #52	; 0x34
 800b254:	f000 f982 	bl	800b55c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800b258:	2034      	movs	r0, #52	; 0x34
 800b25a:	f000 f99b 	bl	800b594 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 800b25e:	bf00      	nop
 800b260:	3728      	adds	r7, #40	; 0x28
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}
 800b266:	bf00      	nop
 800b268:	40004c00 	.word	0x40004c00
 800b26c:	40023800 	.word	0x40023800
 800b270:	40020000 	.word	0x40020000
 800b274:	20005e28 	.word	0x20005e28
 800b278:	40026070 	.word	0x40026070

0800b27c <HAL_UART_TxCpltCallback>:
  /* USER CODE END UART4_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
	if (UART4 == huart->Instance) {
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4a0c      	ldr	r2, [pc, #48]	; (800b2bc <HAL_UART_TxCpltCallback+0x40>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d112      	bne.n	800b2b4 <HAL_UART_TxCpltCallback+0x38>
		uint16_t size_dma;
		size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 800b28e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b292:	490b      	ldr	r1, [pc, #44]	; (800b2c0 <HAL_UART_TxCpltCallback+0x44>)
 800b294:	480b      	ldr	r0, [pc, #44]	; (800b2c4 <HAL_UART_TxCpltCallback+0x48>)
 800b296:	f7f8 febc 	bl	8004012 <ringBuff_PopArray>
 800b29a:	4603      	mov	r3, r0
 800b29c:	81fb      	strh	r3, [r7, #14]
		if (0 == size_dma) {
 800b29e:	89fb      	ldrh	r3, [r7, #14]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d006      	beq.n	800b2b2 <HAL_UART_TxCpltCallback+0x36>
			return;
		}
		HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 800b2a4:	89fb      	ldrh	r3, [r7, #14]
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	4905      	ldr	r1, [pc, #20]	; (800b2c0 <HAL_UART_TxCpltCallback+0x44>)
 800b2aa:	4807      	ldr	r0, [pc, #28]	; (800b2c8 <HAL_UART_TxCpltCallback+0x4c>)
 800b2ac:	f003 f9aa 	bl	800e604 <HAL_UART_Transmit_DMA>
 800b2b0:	e000      	b.n	800b2b4 <HAL_UART_TxCpltCallback+0x38>
			return;
 800b2b2:	bf00      	nop
	}
}
 800b2b4:	3710      	adds	r7, #16
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop
 800b2bc:	40004c00 	.word	0x40004c00
 800b2c0:	20004d64 	.word	0x20004d64
 800b2c4:	2000040c 	.word	0x2000040c
 800b2c8:	20005de8 	.word	0x20005de8

0800b2cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800b2cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b304 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b2d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b2d2:	e003      	b.n	800b2dc <LoopCopyDataInit>

0800b2d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b2d4:	4b0c      	ldr	r3, [pc, #48]	; (800b308 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b2d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b2d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b2da:	3104      	adds	r1, #4

0800b2dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b2dc:	480b      	ldr	r0, [pc, #44]	; (800b30c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b2de:	4b0c      	ldr	r3, [pc, #48]	; (800b310 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b2e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b2e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b2e4:	d3f6      	bcc.n	800b2d4 <CopyDataInit>
  ldr  r2, =_sbss
 800b2e6:	4a0b      	ldr	r2, [pc, #44]	; (800b314 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b2e8:	e002      	b.n	800b2f0 <LoopFillZerobss>

0800b2ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b2ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b2ec:	f842 3b04 	str.w	r3, [r2], #4

0800b2f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b2f0:	4b09      	ldr	r3, [pc, #36]	; (800b318 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b2f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b2f4:	d3f9      	bcc.n	800b2ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b2f6:	f7ff fe3f 	bl	800af78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b2fa:	f00a fc65 	bl	8015bc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b2fe:	f7f8 fd55 	bl	8003dac <main>
  bx  lr    
 800b302:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800b304:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b308:	0801c8a0 	.word	0x0801c8a0
  ldr  r0, =_sdata
 800b30c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b310:	20000b80 	.word	0x20000b80
  ldr  r2, =_sbss
 800b314:	20000b80 	.word	0x20000b80
  ldr  r3, = _ebss
 800b318:	20006b7c 	.word	0x20006b7c

0800b31c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b31c:	e7fe      	b.n	800b31c <ADC_IRQHandler>
	...

0800b320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b324:	4b0e      	ldr	r3, [pc, #56]	; (800b360 <HAL_Init+0x40>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	4a0d      	ldr	r2, [pc, #52]	; (800b360 <HAL_Init+0x40>)
 800b32a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b32e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b330:	4b0b      	ldr	r3, [pc, #44]	; (800b360 <HAL_Init+0x40>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	4a0a      	ldr	r2, [pc, #40]	; (800b360 <HAL_Init+0x40>)
 800b336:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b33a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b33c:	4b08      	ldr	r3, [pc, #32]	; (800b360 <HAL_Init+0x40>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	4a07      	ldr	r2, [pc, #28]	; (800b360 <HAL_Init+0x40>)
 800b342:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b346:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b348:	2003      	movs	r0, #3
 800b34a:	f000 f8fc 	bl	800b546 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b34e:	2000      	movs	r0, #0
 800b350:	f7ff fc92 	bl	800ac78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b354:	f7ff fc64 	bl	800ac20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b358:	2300      	movs	r3, #0
}
 800b35a:	4618      	mov	r0, r3
 800b35c:	bd80      	pop	{r7, pc}
 800b35e:	bf00      	nop
 800b360:	40023c00 	.word	0x40023c00

0800b364 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b364:	b480      	push	{r7}
 800b366:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b368:	4b06      	ldr	r3, [pc, #24]	; (800b384 <HAL_IncTick+0x20>)
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	461a      	mov	r2, r3
 800b36e:	4b06      	ldr	r3, [pc, #24]	; (800b388 <HAL_IncTick+0x24>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	4413      	add	r3, r2
 800b374:	4a04      	ldr	r2, [pc, #16]	; (800b388 <HAL_IncTick+0x24>)
 800b376:	6013      	str	r3, [r2, #0]
}
 800b378:	bf00      	nop
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr
 800b382:	bf00      	nop
 800b384:	2000082c 	.word	0x2000082c
 800b388:	20005e88 	.word	0x20005e88

0800b38c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b38c:	b480      	push	{r7}
 800b38e:	af00      	add	r7, sp, #0
  return uwTick;
 800b390:	4b03      	ldr	r3, [pc, #12]	; (800b3a0 <HAL_GetTick+0x14>)
 800b392:	681b      	ldr	r3, [r3, #0]
}
 800b394:	4618      	mov	r0, r3
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr
 800b39e:	bf00      	nop
 800b3a0:	20005e88 	.word	0x20005e88

0800b3a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b084      	sub	sp, #16
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b3ac:	f7ff ffee 	bl	800b38c <HAL_GetTick>
 800b3b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3bc:	d005      	beq.n	800b3ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b3be:	4b0a      	ldr	r3, [pc, #40]	; (800b3e8 <HAL_Delay+0x44>)
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	4413      	add	r3, r2
 800b3c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b3ca:	bf00      	nop
 800b3cc:	f7ff ffde 	bl	800b38c <HAL_GetTick>
 800b3d0:	4602      	mov	r2, r0
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	1ad3      	subs	r3, r2, r3
 800b3d6:	68fa      	ldr	r2, [r7, #12]
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d8f7      	bhi.n	800b3cc <HAL_Delay+0x28>
  {
  }
}
 800b3dc:	bf00      	nop
 800b3de:	bf00      	nop
 800b3e0:	3710      	adds	r7, #16
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	2000082c 	.word	0x2000082c

0800b3ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b085      	sub	sp, #20
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f003 0307 	and.w	r3, r3, #7
 800b3fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b3fc:	4b0c      	ldr	r3, [pc, #48]	; (800b430 <__NVIC_SetPriorityGrouping+0x44>)
 800b3fe:	68db      	ldr	r3, [r3, #12]
 800b400:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b402:	68ba      	ldr	r2, [r7, #8]
 800b404:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b408:	4013      	ands	r3, r2
 800b40a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b414:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b418:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b41c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b41e:	4a04      	ldr	r2, [pc, #16]	; (800b430 <__NVIC_SetPriorityGrouping+0x44>)
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	60d3      	str	r3, [r2, #12]
}
 800b424:	bf00      	nop
 800b426:	3714      	adds	r7, #20
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr
 800b430:	e000ed00 	.word	0xe000ed00

0800b434 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b434:	b480      	push	{r7}
 800b436:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b438:	4b04      	ldr	r3, [pc, #16]	; (800b44c <__NVIC_GetPriorityGrouping+0x18>)
 800b43a:	68db      	ldr	r3, [r3, #12]
 800b43c:	0a1b      	lsrs	r3, r3, #8
 800b43e:	f003 0307 	and.w	r3, r3, #7
}
 800b442:	4618      	mov	r0, r3
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr
 800b44c:	e000ed00 	.word	0xe000ed00

0800b450 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b450:	b480      	push	{r7}
 800b452:	b083      	sub	sp, #12
 800b454:	af00      	add	r7, sp, #0
 800b456:	4603      	mov	r3, r0
 800b458:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b45a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	db0b      	blt.n	800b47a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b462:	79fb      	ldrb	r3, [r7, #7]
 800b464:	f003 021f 	and.w	r2, r3, #31
 800b468:	4907      	ldr	r1, [pc, #28]	; (800b488 <__NVIC_EnableIRQ+0x38>)
 800b46a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b46e:	095b      	lsrs	r3, r3, #5
 800b470:	2001      	movs	r0, #1
 800b472:	fa00 f202 	lsl.w	r2, r0, r2
 800b476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b47a:	bf00      	nop
 800b47c:	370c      	adds	r7, #12
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	e000e100 	.word	0xe000e100

0800b48c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
 800b492:	4603      	mov	r3, r0
 800b494:	6039      	str	r1, [r7, #0]
 800b496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	db0a      	blt.n	800b4b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	b2da      	uxtb	r2, r3
 800b4a4:	490c      	ldr	r1, [pc, #48]	; (800b4d8 <__NVIC_SetPriority+0x4c>)
 800b4a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b4aa:	0112      	lsls	r2, r2, #4
 800b4ac:	b2d2      	uxtb	r2, r2
 800b4ae:	440b      	add	r3, r1
 800b4b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b4b4:	e00a      	b.n	800b4cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	b2da      	uxtb	r2, r3
 800b4ba:	4908      	ldr	r1, [pc, #32]	; (800b4dc <__NVIC_SetPriority+0x50>)
 800b4bc:	79fb      	ldrb	r3, [r7, #7]
 800b4be:	f003 030f 	and.w	r3, r3, #15
 800b4c2:	3b04      	subs	r3, #4
 800b4c4:	0112      	lsls	r2, r2, #4
 800b4c6:	b2d2      	uxtb	r2, r2
 800b4c8:	440b      	add	r3, r1
 800b4ca:	761a      	strb	r2, [r3, #24]
}
 800b4cc:	bf00      	nop
 800b4ce:	370c      	adds	r7, #12
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr
 800b4d8:	e000e100 	.word	0xe000e100
 800b4dc:	e000ed00 	.word	0xe000ed00

0800b4e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b089      	sub	sp, #36	; 0x24
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	60f8      	str	r0, [r7, #12]
 800b4e8:	60b9      	str	r1, [r7, #8]
 800b4ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	f003 0307 	and.w	r3, r3, #7
 800b4f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b4f4:	69fb      	ldr	r3, [r7, #28]
 800b4f6:	f1c3 0307 	rsb	r3, r3, #7
 800b4fa:	2b04      	cmp	r3, #4
 800b4fc:	bf28      	it	cs
 800b4fe:	2304      	movcs	r3, #4
 800b500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b502:	69fb      	ldr	r3, [r7, #28]
 800b504:	3304      	adds	r3, #4
 800b506:	2b06      	cmp	r3, #6
 800b508:	d902      	bls.n	800b510 <NVIC_EncodePriority+0x30>
 800b50a:	69fb      	ldr	r3, [r7, #28]
 800b50c:	3b03      	subs	r3, #3
 800b50e:	e000      	b.n	800b512 <NVIC_EncodePriority+0x32>
 800b510:	2300      	movs	r3, #0
 800b512:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b514:	f04f 32ff 	mov.w	r2, #4294967295
 800b518:	69bb      	ldr	r3, [r7, #24]
 800b51a:	fa02 f303 	lsl.w	r3, r2, r3
 800b51e:	43da      	mvns	r2, r3
 800b520:	68bb      	ldr	r3, [r7, #8]
 800b522:	401a      	ands	r2, r3
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b528:	f04f 31ff 	mov.w	r1, #4294967295
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	fa01 f303 	lsl.w	r3, r1, r3
 800b532:	43d9      	mvns	r1, r3
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b538:	4313      	orrs	r3, r2
         );
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3724      	adds	r7, #36	; 0x24
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr

0800b546 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b546:	b580      	push	{r7, lr}
 800b548:	b082      	sub	sp, #8
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f7ff ff4c 	bl	800b3ec <__NVIC_SetPriorityGrouping>
}
 800b554:	bf00      	nop
 800b556:	3708      	adds	r7, #8
 800b558:	46bd      	mov	sp, r7
 800b55a:	bd80      	pop	{r7, pc}

0800b55c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b086      	sub	sp, #24
 800b560:	af00      	add	r7, sp, #0
 800b562:	4603      	mov	r3, r0
 800b564:	60b9      	str	r1, [r7, #8]
 800b566:	607a      	str	r2, [r7, #4]
 800b568:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b56a:	2300      	movs	r3, #0
 800b56c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b56e:	f7ff ff61 	bl	800b434 <__NVIC_GetPriorityGrouping>
 800b572:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	68b9      	ldr	r1, [r7, #8]
 800b578:	6978      	ldr	r0, [r7, #20]
 800b57a:	f7ff ffb1 	bl	800b4e0 <NVIC_EncodePriority>
 800b57e:	4602      	mov	r2, r0
 800b580:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b584:	4611      	mov	r1, r2
 800b586:	4618      	mov	r0, r3
 800b588:	f7ff ff80 	bl	800b48c <__NVIC_SetPriority>
}
 800b58c:	bf00      	nop
 800b58e:	3718      	adds	r7, #24
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b082      	sub	sp, #8
 800b598:	af00      	add	r7, sp, #0
 800b59a:	4603      	mov	r3, r0
 800b59c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b59e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f7ff ff54 	bl	800b450 <__NVIC_EnableIRQ>
}
 800b5a8:	bf00      	nop
 800b5aa:	3708      	adds	r7, #8
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}

0800b5b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b086      	sub	sp, #24
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b5bc:	f7ff fee6 	bl	800b38c <HAL_GetTick>
 800b5c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d101      	bne.n	800b5cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e099      	b.n	800b700 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2202      	movs	r2, #2
 800b5d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	681a      	ldr	r2, [r3, #0]
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f022 0201 	bic.w	r2, r2, #1
 800b5ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b5ec:	e00f      	b.n	800b60e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b5ee:	f7ff fecd 	bl	800b38c <HAL_GetTick>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	1ad3      	subs	r3, r2, r3
 800b5f8:	2b05      	cmp	r3, #5
 800b5fa:	d908      	bls.n	800b60e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2220      	movs	r2, #32
 800b600:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2203      	movs	r2, #3
 800b606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b60a:	2303      	movs	r3, #3
 800b60c:	e078      	b.n	800b700 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 0301 	and.w	r3, r3, #1
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d1e8      	bne.n	800b5ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b624:	697a      	ldr	r2, [r7, #20]
 800b626:	4b38      	ldr	r3, [pc, #224]	; (800b708 <HAL_DMA_Init+0x158>)
 800b628:	4013      	ands	r3, r2
 800b62a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	685a      	ldr	r2, [r3, #4]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	689b      	ldr	r3, [r3, #8]
 800b634:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b63a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	691b      	ldr	r3, [r3, #16]
 800b640:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b646:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	699b      	ldr	r3, [r3, #24]
 800b64c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b652:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	6a1b      	ldr	r3, [r3, #32]
 800b658:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b65a:	697a      	ldr	r2, [r7, #20]
 800b65c:	4313      	orrs	r3, r2
 800b65e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b664:	2b04      	cmp	r3, #4
 800b666:	d107      	bne.n	800b678 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b670:	4313      	orrs	r3, r2
 800b672:	697a      	ldr	r2, [r7, #20]
 800b674:	4313      	orrs	r3, r2
 800b676:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	697a      	ldr	r2, [r7, #20]
 800b67e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	695b      	ldr	r3, [r3, #20]
 800b686:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	f023 0307 	bic.w	r3, r3, #7
 800b68e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b694:	697a      	ldr	r2, [r7, #20]
 800b696:	4313      	orrs	r3, r2
 800b698:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b69e:	2b04      	cmp	r3, #4
 800b6a0:	d117      	bne.n	800b6d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6a6:	697a      	ldr	r2, [r7, #20]
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d00e      	beq.n	800b6d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 fa9f 	bl	800bbf8 <DMA_CheckFifoParam>
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d008      	beq.n	800b6d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2240      	movs	r2, #64	; 0x40
 800b6c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800b6ce:	2301      	movs	r3, #1
 800b6d0:	e016      	b.n	800b700 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	697a      	ldr	r2, [r7, #20]
 800b6d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f000 fa56 	bl	800bb8c <DMA_CalcBaseAndBitshift>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6e8:	223f      	movs	r2, #63	; 0x3f
 800b6ea:	409a      	lsls	r2, r3
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800b6fe:	2300      	movs	r3, #0
}
 800b700:	4618      	mov	r0, r3
 800b702:	3718      	adds	r7, #24
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}
 800b708:	f010803f 	.word	0xf010803f

0800b70c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b086      	sub	sp, #24
 800b710:	af00      	add	r7, sp, #0
 800b712:	60f8      	str	r0, [r7, #12]
 800b714:	60b9      	str	r1, [r7, #8]
 800b716:	607a      	str	r2, [r7, #4]
 800b718:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b71a:	2300      	movs	r3, #0
 800b71c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b722:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b72a:	2b01      	cmp	r3, #1
 800b72c:	d101      	bne.n	800b732 <HAL_DMA_Start_IT+0x26>
 800b72e:	2302      	movs	r3, #2
 800b730:	e040      	b.n	800b7b4 <HAL_DMA_Start_IT+0xa8>
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2201      	movs	r2, #1
 800b736:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b740:	b2db      	uxtb	r3, r3
 800b742:	2b01      	cmp	r3, #1
 800b744:	d12f      	bne.n	800b7a6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2202      	movs	r2, #2
 800b74a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2200      	movs	r2, #0
 800b752:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	68b9      	ldr	r1, [r7, #8]
 800b75a:	68f8      	ldr	r0, [r7, #12]
 800b75c:	f000 f9e8 	bl	800bb30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b764:	223f      	movs	r2, #63	; 0x3f
 800b766:	409a      	lsls	r2, r3
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	681a      	ldr	r2, [r3, #0]
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f042 0216 	orr.w	r2, r2, #22
 800b77a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b780:	2b00      	cmp	r3, #0
 800b782:	d007      	beq.n	800b794 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f042 0208 	orr.w	r2, r2, #8
 800b792:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	681a      	ldr	r2, [r3, #0]
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f042 0201 	orr.w	r2, r2, #1
 800b7a2:	601a      	str	r2, [r3, #0]
 800b7a4:	e005      	b.n	800b7b2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800b7ae:	2302      	movs	r3, #2
 800b7b0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800b7b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3718      	adds	r7, #24
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}

0800b7bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800b7bc:	b480      	push	{r7}
 800b7be:	b083      	sub	sp, #12
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b7ca:	b2db      	uxtb	r3, r3
 800b7cc:	2b02      	cmp	r3, #2
 800b7ce:	d004      	beq.n	800b7da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2280      	movs	r2, #128	; 0x80
 800b7d4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	e00c      	b.n	800b7f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2205      	movs	r2, #5
 800b7de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	681a      	ldr	r2, [r3, #0]
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f022 0201 	bic.w	r2, r2, #1
 800b7f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800b7f2:	2300      	movs	r3, #0
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	370c      	adds	r7, #12
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr

0800b800 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b086      	sub	sp, #24
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800b808:	2300      	movs	r3, #0
 800b80a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b80c:	4b92      	ldr	r3, [pc, #584]	; (800ba58 <HAL_DMA_IRQHandler+0x258>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4a92      	ldr	r2, [pc, #584]	; (800ba5c <HAL_DMA_IRQHandler+0x25c>)
 800b812:	fba2 2303 	umull	r2, r3, r2, r3
 800b816:	0a9b      	lsrs	r3, r3, #10
 800b818:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b81e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b82a:	2208      	movs	r2, #8
 800b82c:	409a      	lsls	r2, r3
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	4013      	ands	r3, r2
 800b832:	2b00      	cmp	r3, #0
 800b834:	d01a      	beq.n	800b86c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f003 0304 	and.w	r3, r3, #4
 800b840:	2b00      	cmp	r3, #0
 800b842:	d013      	beq.n	800b86c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	681a      	ldr	r2, [r3, #0]
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	f022 0204 	bic.w	r2, r2, #4
 800b852:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b858:	2208      	movs	r2, #8
 800b85a:	409a      	lsls	r2, r3
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b864:	f043 0201 	orr.w	r2, r3, #1
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b870:	2201      	movs	r2, #1
 800b872:	409a      	lsls	r2, r3
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	4013      	ands	r3, r2
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d012      	beq.n	800b8a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	695b      	ldr	r3, [r3, #20]
 800b882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b886:	2b00      	cmp	r3, #0
 800b888:	d00b      	beq.n	800b8a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b88e:	2201      	movs	r2, #1
 800b890:	409a      	lsls	r2, r3
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b89a:	f043 0202 	orr.w	r2, r3, #2
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8a6:	2204      	movs	r2, #4
 800b8a8:	409a      	lsls	r2, r3
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	4013      	ands	r3, r2
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d012      	beq.n	800b8d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	f003 0302 	and.w	r3, r3, #2
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d00b      	beq.n	800b8d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8c4:	2204      	movs	r2, #4
 800b8c6:	409a      	lsls	r2, r3
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8d0:	f043 0204 	orr.w	r2, r3, #4
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8dc:	2210      	movs	r2, #16
 800b8de:	409a      	lsls	r2, r3
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	4013      	ands	r3, r2
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d043      	beq.n	800b970 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f003 0308 	and.w	r3, r3, #8
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d03c      	beq.n	800b970 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8fa:	2210      	movs	r2, #16
 800b8fc:	409a      	lsls	r2, r3
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d018      	beq.n	800b942 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d108      	bne.n	800b930 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b922:	2b00      	cmp	r3, #0
 800b924:	d024      	beq.n	800b970 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	4798      	blx	r3
 800b92e:	e01f      	b.n	800b970 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b934:	2b00      	cmp	r3, #0
 800b936:	d01b      	beq.n	800b970 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	4798      	blx	r3
 800b940:	e016      	b.n	800b970 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d107      	bne.n	800b960 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	681a      	ldr	r2, [r3, #0]
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f022 0208 	bic.w	r2, r2, #8
 800b95e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b964:	2b00      	cmp	r3, #0
 800b966:	d003      	beq.n	800b970 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b974:	2220      	movs	r2, #32
 800b976:	409a      	lsls	r2, r3
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	4013      	ands	r3, r2
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f000 808e 	beq.w	800ba9e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f003 0310 	and.w	r3, r3, #16
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	f000 8086 	beq.w	800ba9e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b996:	2220      	movs	r2, #32
 800b998:	409a      	lsls	r2, r3
 800b99a:	693b      	ldr	r3, [r7, #16]
 800b99c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b9a4:	b2db      	uxtb	r3, r3
 800b9a6:	2b05      	cmp	r3, #5
 800b9a8:	d136      	bne.n	800ba18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	681a      	ldr	r2, [r3, #0]
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f022 0216 	bic.w	r2, r2, #22
 800b9b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	695a      	ldr	r2, [r3, #20]
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b9c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d103      	bne.n	800b9da <HAL_DMA_IRQHandler+0x1da>
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d007      	beq.n	800b9ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	681a      	ldr	r2, [r3, #0]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	f022 0208 	bic.w	r2, r2, #8
 800b9e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9ee:	223f      	movs	r2, #63	; 0x3f
 800b9f0:	409a      	lsls	r2, r3
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2201      	movs	r2, #1
 800ba02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d07d      	beq.n	800bb0a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	4798      	blx	r3
        }
        return;
 800ba16:	e078      	b.n	800bb0a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d01c      	beq.n	800ba60 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d108      	bne.n	800ba46 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d030      	beq.n	800ba9e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	4798      	blx	r3
 800ba44:	e02b      	b.n	800ba9e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d027      	beq.n	800ba9e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	4798      	blx	r3
 800ba56:	e022      	b.n	800ba9e <HAL_DMA_IRQHandler+0x29e>
 800ba58:	20000824 	.word	0x20000824
 800ba5c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d10f      	bne.n	800ba8e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	681a      	ldr	r2, [r3, #0]
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f022 0210 	bic.w	r2, r2, #16
 800ba7c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	2200      	movs	r2, #0
 800ba82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2201      	movs	r2, #1
 800ba8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d003      	beq.n	800ba9e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d032      	beq.n	800bb0c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800baaa:	f003 0301 	and.w	r3, r3, #1
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d022      	beq.n	800baf8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2205      	movs	r2, #5
 800bab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	681a      	ldr	r2, [r3, #0]
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f022 0201 	bic.w	r2, r2, #1
 800bac8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800baca:	68bb      	ldr	r3, [r7, #8]
 800bacc:	3301      	adds	r3, #1
 800bace:	60bb      	str	r3, [r7, #8]
 800bad0:	697a      	ldr	r2, [r7, #20]
 800bad2:	429a      	cmp	r2, r3
 800bad4:	d307      	bcc.n	800bae6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	f003 0301 	and.w	r3, r3, #1
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d1f2      	bne.n	800baca <HAL_DMA_IRQHandler+0x2ca>
 800bae4:	e000      	b.n	800bae8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800bae6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2200      	movs	r2, #0
 800baec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2201      	movs	r2, #1
 800baf4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d005      	beq.n	800bb0c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	4798      	blx	r3
 800bb08:	e000      	b.n	800bb0c <HAL_DMA_IRQHandler+0x30c>
        return;
 800bb0a:	bf00      	nop
    }
  }
}
 800bb0c:	3718      	adds	r7, #24
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}
 800bb12:	bf00      	nop

0800bb14 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800bb14:	b480      	push	{r7}
 800bb16:	b083      	sub	sp, #12
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800bb22:	b2db      	uxtb	r3, r3
}
 800bb24:	4618      	mov	r0, r3
 800bb26:	370c      	adds	r7, #12
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2e:	4770      	bx	lr

0800bb30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800bb30:	b480      	push	{r7}
 800bb32:	b085      	sub	sp, #20
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	60f8      	str	r0, [r7, #12]
 800bb38:	60b9      	str	r1, [r7, #8]
 800bb3a:	607a      	str	r2, [r7, #4]
 800bb3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bb4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	683a      	ldr	r2, [r7, #0]
 800bb54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	689b      	ldr	r3, [r3, #8]
 800bb5a:	2b40      	cmp	r3, #64	; 0x40
 800bb5c:	d108      	bne.n	800bb70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	68ba      	ldr	r2, [r7, #8]
 800bb6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800bb6e:	e007      	b.n	800bb80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	68ba      	ldr	r2, [r7, #8]
 800bb76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	687a      	ldr	r2, [r7, #4]
 800bb7e:	60da      	str	r2, [r3, #12]
}
 800bb80:	bf00      	nop
 800bb82:	3714      	adds	r7, #20
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr

0800bb8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b085      	sub	sp, #20
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	b2db      	uxtb	r3, r3
 800bb9a:	3b10      	subs	r3, #16
 800bb9c:	4a14      	ldr	r2, [pc, #80]	; (800bbf0 <DMA_CalcBaseAndBitshift+0x64>)
 800bb9e:	fba2 2303 	umull	r2, r3, r2, r3
 800bba2:	091b      	lsrs	r3, r3, #4
 800bba4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800bba6:	4a13      	ldr	r2, [pc, #76]	; (800bbf4 <DMA_CalcBaseAndBitshift+0x68>)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	4413      	add	r3, r2
 800bbac:	781b      	ldrb	r3, [r3, #0]
 800bbae:	461a      	mov	r2, r3
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2b03      	cmp	r3, #3
 800bbb8:	d909      	bls.n	800bbce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800bbc2:	f023 0303 	bic.w	r3, r3, #3
 800bbc6:	1d1a      	adds	r2, r3, #4
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	659a      	str	r2, [r3, #88]	; 0x58
 800bbcc:	e007      	b.n	800bbde <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800bbd6:	f023 0303 	bic.w	r3, r3, #3
 800bbda:	687a      	ldr	r2, [r7, #4]
 800bbdc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	3714      	adds	r7, #20
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr
 800bbee:	bf00      	nop
 800bbf0:	aaaaaaab 	.word	0xaaaaaaab
 800bbf4:	0801c188 	.word	0x0801c188

0800bbf8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800bbf8:	b480      	push	{r7}
 800bbfa:	b085      	sub	sp, #20
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc00:	2300      	movs	r3, #0
 800bc02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	699b      	ldr	r3, [r3, #24]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d11f      	bne.n	800bc52 <DMA_CheckFifoParam+0x5a>
 800bc12:	68bb      	ldr	r3, [r7, #8]
 800bc14:	2b03      	cmp	r3, #3
 800bc16:	d856      	bhi.n	800bcc6 <DMA_CheckFifoParam+0xce>
 800bc18:	a201      	add	r2, pc, #4	; (adr r2, 800bc20 <DMA_CheckFifoParam+0x28>)
 800bc1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc1e:	bf00      	nop
 800bc20:	0800bc31 	.word	0x0800bc31
 800bc24:	0800bc43 	.word	0x0800bc43
 800bc28:	0800bc31 	.word	0x0800bc31
 800bc2c:	0800bcc7 	.word	0x0800bcc7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d046      	beq.n	800bcca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bc40:	e043      	b.n	800bcca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc46:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800bc4a:	d140      	bne.n	800bcce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bc50:	e03d      	b.n	800bcce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	699b      	ldr	r3, [r3, #24]
 800bc56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc5a:	d121      	bne.n	800bca0 <DMA_CheckFifoParam+0xa8>
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	2b03      	cmp	r3, #3
 800bc60:	d837      	bhi.n	800bcd2 <DMA_CheckFifoParam+0xda>
 800bc62:	a201      	add	r2, pc, #4	; (adr r2, 800bc68 <DMA_CheckFifoParam+0x70>)
 800bc64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc68:	0800bc79 	.word	0x0800bc79
 800bc6c:	0800bc7f 	.word	0x0800bc7f
 800bc70:	0800bc79 	.word	0x0800bc79
 800bc74:	0800bc91 	.word	0x0800bc91
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800bc78:	2301      	movs	r3, #1
 800bc7a:	73fb      	strb	r3, [r7, #15]
      break;
 800bc7c:	e030      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d025      	beq.n	800bcd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bc8e:	e022      	b.n	800bcd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc94:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800bc98:	d11f      	bne.n	800bcda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800bc9e:	e01c      	b.n	800bcda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	2b02      	cmp	r3, #2
 800bca4:	d903      	bls.n	800bcae <DMA_CheckFifoParam+0xb6>
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	2b03      	cmp	r3, #3
 800bcaa:	d003      	beq.n	800bcb4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800bcac:	e018      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800bcae:	2301      	movs	r3, #1
 800bcb0:	73fb      	strb	r3, [r7, #15]
      break;
 800bcb2:	e015      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d00e      	beq.n	800bcde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800bcc0:	2301      	movs	r3, #1
 800bcc2:	73fb      	strb	r3, [r7, #15]
      break;
 800bcc4:	e00b      	b.n	800bcde <DMA_CheckFifoParam+0xe6>
      break;
 800bcc6:	bf00      	nop
 800bcc8:	e00a      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
      break;
 800bcca:	bf00      	nop
 800bccc:	e008      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
      break;
 800bcce:	bf00      	nop
 800bcd0:	e006      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
      break;
 800bcd2:	bf00      	nop
 800bcd4:	e004      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
      break;
 800bcd6:	bf00      	nop
 800bcd8:	e002      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
      break;   
 800bcda:	bf00      	nop
 800bcdc:	e000      	b.n	800bce0 <DMA_CheckFifoParam+0xe8>
      break;
 800bcde:	bf00      	nop
    }
  } 
  
  return status; 
 800bce0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bce2:	4618      	mov	r0, r3
 800bce4:	3714      	adds	r7, #20
 800bce6:	46bd      	mov	sp, r7
 800bce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcec:	4770      	bx	lr
 800bcee:	bf00      	nop

0800bcf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bcf0:	b480      	push	{r7}
 800bcf2:	b089      	sub	sp, #36	; 0x24
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
 800bcf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800bd02:	2300      	movs	r3, #0
 800bd04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bd06:	2300      	movs	r3, #0
 800bd08:	61fb      	str	r3, [r7, #28]
 800bd0a:	e16b      	b.n	800bfe4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800bd0c:	2201      	movs	r2, #1
 800bd0e:	69fb      	ldr	r3, [r7, #28]
 800bd10:	fa02 f303 	lsl.w	r3, r2, r3
 800bd14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	697a      	ldr	r2, [r7, #20]
 800bd1c:	4013      	ands	r3, r2
 800bd1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800bd20:	693a      	ldr	r2, [r7, #16]
 800bd22:	697b      	ldr	r3, [r7, #20]
 800bd24:	429a      	cmp	r2, r3
 800bd26:	f040 815a 	bne.w	800bfde <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	685b      	ldr	r3, [r3, #4]
 800bd2e:	2b01      	cmp	r3, #1
 800bd30:	d00b      	beq.n	800bd4a <HAL_GPIO_Init+0x5a>
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	685b      	ldr	r3, [r3, #4]
 800bd36:	2b02      	cmp	r3, #2
 800bd38:	d007      	beq.n	800bd4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bd3e:	2b11      	cmp	r3, #17
 800bd40:	d003      	beq.n	800bd4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	685b      	ldr	r3, [r3, #4]
 800bd46:	2b12      	cmp	r3, #18
 800bd48:	d130      	bne.n	800bdac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	689b      	ldr	r3, [r3, #8]
 800bd4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800bd50:	69fb      	ldr	r3, [r7, #28]
 800bd52:	005b      	lsls	r3, r3, #1
 800bd54:	2203      	movs	r2, #3
 800bd56:	fa02 f303 	lsl.w	r3, r2, r3
 800bd5a:	43db      	mvns	r3, r3
 800bd5c:	69ba      	ldr	r2, [r7, #24]
 800bd5e:	4013      	ands	r3, r2
 800bd60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	68da      	ldr	r2, [r3, #12]
 800bd66:	69fb      	ldr	r3, [r7, #28]
 800bd68:	005b      	lsls	r3, r3, #1
 800bd6a:	fa02 f303 	lsl.w	r3, r2, r3
 800bd6e:	69ba      	ldr	r2, [r7, #24]
 800bd70:	4313      	orrs	r3, r2
 800bd72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	69ba      	ldr	r2, [r7, #24]
 800bd78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800bd80:	2201      	movs	r2, #1
 800bd82:	69fb      	ldr	r3, [r7, #28]
 800bd84:	fa02 f303 	lsl.w	r3, r2, r3
 800bd88:	43db      	mvns	r3, r3
 800bd8a:	69ba      	ldr	r2, [r7, #24]
 800bd8c:	4013      	ands	r3, r2
 800bd8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	685b      	ldr	r3, [r3, #4]
 800bd94:	091b      	lsrs	r3, r3, #4
 800bd96:	f003 0201 	and.w	r2, r3, #1
 800bd9a:	69fb      	ldr	r3, [r7, #28]
 800bd9c:	fa02 f303 	lsl.w	r3, r2, r3
 800bda0:	69ba      	ldr	r2, [r7, #24]
 800bda2:	4313      	orrs	r3, r2
 800bda4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	69ba      	ldr	r2, [r7, #24]
 800bdaa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	68db      	ldr	r3, [r3, #12]
 800bdb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800bdb2:	69fb      	ldr	r3, [r7, #28]
 800bdb4:	005b      	lsls	r3, r3, #1
 800bdb6:	2203      	movs	r2, #3
 800bdb8:	fa02 f303 	lsl.w	r3, r2, r3
 800bdbc:	43db      	mvns	r3, r3
 800bdbe:	69ba      	ldr	r2, [r7, #24]
 800bdc0:	4013      	ands	r3, r2
 800bdc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	689a      	ldr	r2, [r3, #8]
 800bdc8:	69fb      	ldr	r3, [r7, #28]
 800bdca:	005b      	lsls	r3, r3, #1
 800bdcc:	fa02 f303 	lsl.w	r3, r2, r3
 800bdd0:	69ba      	ldr	r2, [r7, #24]
 800bdd2:	4313      	orrs	r3, r2
 800bdd4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	69ba      	ldr	r2, [r7, #24]
 800bdda:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	685b      	ldr	r3, [r3, #4]
 800bde0:	2b02      	cmp	r3, #2
 800bde2:	d003      	beq.n	800bdec <HAL_GPIO_Init+0xfc>
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	2b12      	cmp	r3, #18
 800bdea:	d123      	bne.n	800be34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bdec:	69fb      	ldr	r3, [r7, #28]
 800bdee:	08da      	lsrs	r2, r3, #3
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	3208      	adds	r2, #8
 800bdf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800bdfa:	69fb      	ldr	r3, [r7, #28]
 800bdfc:	f003 0307 	and.w	r3, r3, #7
 800be00:	009b      	lsls	r3, r3, #2
 800be02:	220f      	movs	r2, #15
 800be04:	fa02 f303 	lsl.w	r3, r2, r3
 800be08:	43db      	mvns	r3, r3
 800be0a:	69ba      	ldr	r2, [r7, #24]
 800be0c:	4013      	ands	r3, r2
 800be0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	691a      	ldr	r2, [r3, #16]
 800be14:	69fb      	ldr	r3, [r7, #28]
 800be16:	f003 0307 	and.w	r3, r3, #7
 800be1a:	009b      	lsls	r3, r3, #2
 800be1c:	fa02 f303 	lsl.w	r3, r2, r3
 800be20:	69ba      	ldr	r2, [r7, #24]
 800be22:	4313      	orrs	r3, r2
 800be24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800be26:	69fb      	ldr	r3, [r7, #28]
 800be28:	08da      	lsrs	r2, r3, #3
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	3208      	adds	r2, #8
 800be2e:	69b9      	ldr	r1, [r7, #24]
 800be30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800be3a:	69fb      	ldr	r3, [r7, #28]
 800be3c:	005b      	lsls	r3, r3, #1
 800be3e:	2203      	movs	r2, #3
 800be40:	fa02 f303 	lsl.w	r3, r2, r3
 800be44:	43db      	mvns	r3, r3
 800be46:	69ba      	ldr	r2, [r7, #24]
 800be48:	4013      	ands	r3, r2
 800be4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	685b      	ldr	r3, [r3, #4]
 800be50:	f003 0203 	and.w	r2, r3, #3
 800be54:	69fb      	ldr	r3, [r7, #28]
 800be56:	005b      	lsls	r3, r3, #1
 800be58:	fa02 f303 	lsl.w	r3, r2, r3
 800be5c:	69ba      	ldr	r2, [r7, #24]
 800be5e:	4313      	orrs	r3, r2
 800be60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	69ba      	ldr	r2, [r7, #24]
 800be66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	685b      	ldr	r3, [r3, #4]
 800be6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be70:	2b00      	cmp	r3, #0
 800be72:	f000 80b4 	beq.w	800bfde <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800be76:	2300      	movs	r3, #0
 800be78:	60fb      	str	r3, [r7, #12]
 800be7a:	4b60      	ldr	r3, [pc, #384]	; (800bffc <HAL_GPIO_Init+0x30c>)
 800be7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be7e:	4a5f      	ldr	r2, [pc, #380]	; (800bffc <HAL_GPIO_Init+0x30c>)
 800be80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800be84:	6453      	str	r3, [r2, #68]	; 0x44
 800be86:	4b5d      	ldr	r3, [pc, #372]	; (800bffc <HAL_GPIO_Init+0x30c>)
 800be88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be8e:	60fb      	str	r3, [r7, #12]
 800be90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800be92:	4a5b      	ldr	r2, [pc, #364]	; (800c000 <HAL_GPIO_Init+0x310>)
 800be94:	69fb      	ldr	r3, [r7, #28]
 800be96:	089b      	lsrs	r3, r3, #2
 800be98:	3302      	adds	r3, #2
 800be9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800bea0:	69fb      	ldr	r3, [r7, #28]
 800bea2:	f003 0303 	and.w	r3, r3, #3
 800bea6:	009b      	lsls	r3, r3, #2
 800bea8:	220f      	movs	r2, #15
 800beaa:	fa02 f303 	lsl.w	r3, r2, r3
 800beae:	43db      	mvns	r3, r3
 800beb0:	69ba      	ldr	r2, [r7, #24]
 800beb2:	4013      	ands	r3, r2
 800beb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	4a52      	ldr	r2, [pc, #328]	; (800c004 <HAL_GPIO_Init+0x314>)
 800beba:	4293      	cmp	r3, r2
 800bebc:	d02b      	beq.n	800bf16 <HAL_GPIO_Init+0x226>
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	4a51      	ldr	r2, [pc, #324]	; (800c008 <HAL_GPIO_Init+0x318>)
 800bec2:	4293      	cmp	r3, r2
 800bec4:	d025      	beq.n	800bf12 <HAL_GPIO_Init+0x222>
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	4a50      	ldr	r2, [pc, #320]	; (800c00c <HAL_GPIO_Init+0x31c>)
 800beca:	4293      	cmp	r3, r2
 800becc:	d01f      	beq.n	800bf0e <HAL_GPIO_Init+0x21e>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	4a4f      	ldr	r2, [pc, #316]	; (800c010 <HAL_GPIO_Init+0x320>)
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d019      	beq.n	800bf0a <HAL_GPIO_Init+0x21a>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	4a4e      	ldr	r2, [pc, #312]	; (800c014 <HAL_GPIO_Init+0x324>)
 800beda:	4293      	cmp	r3, r2
 800bedc:	d013      	beq.n	800bf06 <HAL_GPIO_Init+0x216>
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	4a4d      	ldr	r2, [pc, #308]	; (800c018 <HAL_GPIO_Init+0x328>)
 800bee2:	4293      	cmp	r3, r2
 800bee4:	d00d      	beq.n	800bf02 <HAL_GPIO_Init+0x212>
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	4a4c      	ldr	r2, [pc, #304]	; (800c01c <HAL_GPIO_Init+0x32c>)
 800beea:	4293      	cmp	r3, r2
 800beec:	d007      	beq.n	800befe <HAL_GPIO_Init+0x20e>
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	4a4b      	ldr	r2, [pc, #300]	; (800c020 <HAL_GPIO_Init+0x330>)
 800bef2:	4293      	cmp	r3, r2
 800bef4:	d101      	bne.n	800befa <HAL_GPIO_Init+0x20a>
 800bef6:	2307      	movs	r3, #7
 800bef8:	e00e      	b.n	800bf18 <HAL_GPIO_Init+0x228>
 800befa:	2308      	movs	r3, #8
 800befc:	e00c      	b.n	800bf18 <HAL_GPIO_Init+0x228>
 800befe:	2306      	movs	r3, #6
 800bf00:	e00a      	b.n	800bf18 <HAL_GPIO_Init+0x228>
 800bf02:	2305      	movs	r3, #5
 800bf04:	e008      	b.n	800bf18 <HAL_GPIO_Init+0x228>
 800bf06:	2304      	movs	r3, #4
 800bf08:	e006      	b.n	800bf18 <HAL_GPIO_Init+0x228>
 800bf0a:	2303      	movs	r3, #3
 800bf0c:	e004      	b.n	800bf18 <HAL_GPIO_Init+0x228>
 800bf0e:	2302      	movs	r3, #2
 800bf10:	e002      	b.n	800bf18 <HAL_GPIO_Init+0x228>
 800bf12:	2301      	movs	r3, #1
 800bf14:	e000      	b.n	800bf18 <HAL_GPIO_Init+0x228>
 800bf16:	2300      	movs	r3, #0
 800bf18:	69fa      	ldr	r2, [r7, #28]
 800bf1a:	f002 0203 	and.w	r2, r2, #3
 800bf1e:	0092      	lsls	r2, r2, #2
 800bf20:	4093      	lsls	r3, r2
 800bf22:	69ba      	ldr	r2, [r7, #24]
 800bf24:	4313      	orrs	r3, r2
 800bf26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bf28:	4935      	ldr	r1, [pc, #212]	; (800c000 <HAL_GPIO_Init+0x310>)
 800bf2a:	69fb      	ldr	r3, [r7, #28]
 800bf2c:	089b      	lsrs	r3, r3, #2
 800bf2e:	3302      	adds	r3, #2
 800bf30:	69ba      	ldr	r2, [r7, #24]
 800bf32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800bf36:	4b3b      	ldr	r3, [pc, #236]	; (800c024 <HAL_GPIO_Init+0x334>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	43db      	mvns	r3, r3
 800bf40:	69ba      	ldr	r2, [r7, #24]
 800bf42:	4013      	ands	r3, r2
 800bf44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d003      	beq.n	800bf5a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800bf52:	69ba      	ldr	r2, [r7, #24]
 800bf54:	693b      	ldr	r3, [r7, #16]
 800bf56:	4313      	orrs	r3, r2
 800bf58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800bf5a:	4a32      	ldr	r2, [pc, #200]	; (800c024 <HAL_GPIO_Init+0x334>)
 800bf5c:	69bb      	ldr	r3, [r7, #24]
 800bf5e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800bf60:	4b30      	ldr	r3, [pc, #192]	; (800c024 <HAL_GPIO_Init+0x334>)
 800bf62:	685b      	ldr	r3, [r3, #4]
 800bf64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	43db      	mvns	r3, r3
 800bf6a:	69ba      	ldr	r2, [r7, #24]
 800bf6c:	4013      	ands	r3, r2
 800bf6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d003      	beq.n	800bf84 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800bf7c:	69ba      	ldr	r2, [r7, #24]
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	4313      	orrs	r3, r2
 800bf82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800bf84:	4a27      	ldr	r2, [pc, #156]	; (800c024 <HAL_GPIO_Init+0x334>)
 800bf86:	69bb      	ldr	r3, [r7, #24]
 800bf88:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800bf8a:	4b26      	ldr	r3, [pc, #152]	; (800c024 <HAL_GPIO_Init+0x334>)
 800bf8c:	689b      	ldr	r3, [r3, #8]
 800bf8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	43db      	mvns	r3, r3
 800bf94:	69ba      	ldr	r2, [r7, #24]
 800bf96:	4013      	ands	r3, r2
 800bf98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	685b      	ldr	r3, [r3, #4]
 800bf9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d003      	beq.n	800bfae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800bfa6:	69ba      	ldr	r2, [r7, #24]
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	4313      	orrs	r3, r2
 800bfac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800bfae:	4a1d      	ldr	r2, [pc, #116]	; (800c024 <HAL_GPIO_Init+0x334>)
 800bfb0:	69bb      	ldr	r3, [r7, #24]
 800bfb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800bfb4:	4b1b      	ldr	r3, [pc, #108]	; (800c024 <HAL_GPIO_Init+0x334>)
 800bfb6:	68db      	ldr	r3, [r3, #12]
 800bfb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	43db      	mvns	r3, r3
 800bfbe:	69ba      	ldr	r2, [r7, #24]
 800bfc0:	4013      	ands	r3, r2
 800bfc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d003      	beq.n	800bfd8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800bfd0:	69ba      	ldr	r2, [r7, #24]
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	4313      	orrs	r3, r2
 800bfd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800bfd8:	4a12      	ldr	r2, [pc, #72]	; (800c024 <HAL_GPIO_Init+0x334>)
 800bfda:	69bb      	ldr	r3, [r7, #24]
 800bfdc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bfde:	69fb      	ldr	r3, [r7, #28]
 800bfe0:	3301      	adds	r3, #1
 800bfe2:	61fb      	str	r3, [r7, #28]
 800bfe4:	69fb      	ldr	r3, [r7, #28]
 800bfe6:	2b0f      	cmp	r3, #15
 800bfe8:	f67f ae90 	bls.w	800bd0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800bfec:	bf00      	nop
 800bfee:	bf00      	nop
 800bff0:	3724      	adds	r7, #36	; 0x24
 800bff2:	46bd      	mov	sp, r7
 800bff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff8:	4770      	bx	lr
 800bffa:	bf00      	nop
 800bffc:	40023800 	.word	0x40023800
 800c000:	40013800 	.word	0x40013800
 800c004:	40020000 	.word	0x40020000
 800c008:	40020400 	.word	0x40020400
 800c00c:	40020800 	.word	0x40020800
 800c010:	40020c00 	.word	0x40020c00
 800c014:	40021000 	.word	0x40021000
 800c018:	40021400 	.word	0x40021400
 800c01c:	40021800 	.word	0x40021800
 800c020:	40021c00 	.word	0x40021c00
 800c024:	40013c00 	.word	0x40013c00

0800c028 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c028:	b480      	push	{r7}
 800c02a:	b083      	sub	sp, #12
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	460b      	mov	r3, r1
 800c032:	807b      	strh	r3, [r7, #2]
 800c034:	4613      	mov	r3, r2
 800c036:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c038:	787b      	ldrb	r3, [r7, #1]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d003      	beq.n	800c046 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c03e:	887a      	ldrh	r2, [r7, #2]
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c044:	e003      	b.n	800c04e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c046:	887b      	ldrh	r3, [r7, #2]
 800c048:	041a      	lsls	r2, r3, #16
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	619a      	str	r2, [r3, #24]
}
 800c04e:	bf00      	nop
 800c050:	370c      	adds	r7, #12
 800c052:	46bd      	mov	sp, r7
 800c054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c058:	4770      	bx	lr
	...

0800c05c <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b084      	sub	sp, #16
 800c060:	af00      	add	r7, sp, #0
 800c062:	60f8      	str	r0, [r7, #12]
 800c064:	60b9      	str	r1, [r7, #8]
 800c066:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d101      	bne.n	800c072 <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 800c06e:	2301      	movs	r3, #1
 800c070:	e043      	b.n	800c0fa <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800c078:	b2db      	uxtb	r3, r3
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d106      	bne.n	800c08c <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2200      	movs	r2, #0
 800c082:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hnor->MspInitCallback(hnor);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 800c086:	68f8      	ldr	r0, [r7, #12]
 800c088:	f7f7 fab0 	bl	80035ec <HAL_NOR_MspInit>
#endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681a      	ldr	r2, [r3, #0]
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	3308      	adds	r3, #8
 800c094:	4619      	mov	r1, r3
 800c096:	4610      	mov	r0, r2
 800c098:	f003 f992 	bl	800f3c0 <FSMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	6818      	ldr	r0, [r3, #0]
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	689b      	ldr	r3, [r3, #8]
 800c0a4:	461a      	mov	r2, r3
 800c0a6:	68b9      	ldr	r1, [r7, #8]
 800c0a8:	f003 f9dc 	bl	800f464 <FSMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	6858      	ldr	r0, [r3, #4]
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	689a      	ldr	r2, [r3, #8]
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0b8:	6879      	ldr	r1, [r7, #4]
 800c0ba:	f003 fa11 	bl	800f4e0 <FSMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	68fa      	ldr	r2, [r7, #12]
 800c0c4:	6892      	ldr	r2, [r2, #8]
 800c0c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	68fa      	ldr	r2, [r7, #12]
 800c0d0:	6892      	ldr	r2, [r2, #8]
 800c0d2:	f041 0101 	orr.w	r1, r1, #1
 800c0d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	695b      	ldr	r3, [r3, #20]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d103      	bne.n	800c0ea <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 800c0e2:	4b08      	ldr	r3, [pc, #32]	; (800c104 <HAL_NOR_Init+0xa8>)
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	601a      	str	r2, [r3, #0]
 800c0e8:	e002      	b.n	800c0f0 <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 800c0ea:	4b06      	ldr	r3, [pc, #24]	; (800c104 <HAL_NOR_Init+0xa8>)
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  return HAL_OK;
 800c0f8:	2300      	movs	r3, #0
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3710      	adds	r7, #16
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}
 800c102:	bf00      	nop
 800c104:	20001004 	.word	0x20001004

0800c108 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c10a:	b08f      	sub	sp, #60	; 0x3c
 800c10c:	af0a      	add	r7, sp, #40	; 0x28
 800c10e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d101      	bne.n	800c11a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c116:	2301      	movs	r3, #1
 800c118:	e10f      	b.n	800c33a <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800c126:	b2db      	uxtb	r3, r3
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d106      	bne.n	800c13a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2200      	movs	r2, #0
 800c130:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c134:	6878      	ldr	r0, [r7, #4]
 800c136:	f009 fa3d 	bl	80155b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2203      	movs	r2, #3
 800c13e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d102      	bne.n	800c154 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2200      	movs	r2, #0
 800c152:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4618      	mov	r0, r3
 800c15a:	f003 fb16 	bl	800f78a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	603b      	str	r3, [r7, #0]
 800c164:	687e      	ldr	r6, [r7, #4]
 800c166:	466d      	mov	r5, sp
 800c168:	f106 0410 	add.w	r4, r6, #16
 800c16c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c16e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c170:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c172:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c174:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c178:	e885 0003 	stmia.w	r5, {r0, r1}
 800c17c:	1d33      	adds	r3, r6, #4
 800c17e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c180:	6838      	ldr	r0, [r7, #0]
 800c182:	f003 f9ed 	bl	800f560 <USB_CoreInit>
 800c186:	4603      	mov	r3, r0
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d005      	beq.n	800c198 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2202      	movs	r2, #2
 800c190:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800c194:	2301      	movs	r3, #1
 800c196:	e0d0      	b.n	800c33a <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	2100      	movs	r1, #0
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f003 fb04 	bl	800f7ac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	73fb      	strb	r3, [r7, #15]
 800c1a8:	e04a      	b.n	800c240 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c1aa:	7bfa      	ldrb	r2, [r7, #15]
 800c1ac:	6879      	ldr	r1, [r7, #4]
 800c1ae:	4613      	mov	r3, r2
 800c1b0:	00db      	lsls	r3, r3, #3
 800c1b2:	1a9b      	subs	r3, r3, r2
 800c1b4:	009b      	lsls	r3, r3, #2
 800c1b6:	440b      	add	r3, r1
 800c1b8:	333d      	adds	r3, #61	; 0x3d
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c1be:	7bfa      	ldrb	r2, [r7, #15]
 800c1c0:	6879      	ldr	r1, [r7, #4]
 800c1c2:	4613      	mov	r3, r2
 800c1c4:	00db      	lsls	r3, r3, #3
 800c1c6:	1a9b      	subs	r3, r3, r2
 800c1c8:	009b      	lsls	r3, r3, #2
 800c1ca:	440b      	add	r3, r1
 800c1cc:	333c      	adds	r3, #60	; 0x3c
 800c1ce:	7bfa      	ldrb	r2, [r7, #15]
 800c1d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800c1d2:	7bfa      	ldrb	r2, [r7, #15]
 800c1d4:	7bfb      	ldrb	r3, [r7, #15]
 800c1d6:	b298      	uxth	r0, r3
 800c1d8:	6879      	ldr	r1, [r7, #4]
 800c1da:	4613      	mov	r3, r2
 800c1dc:	00db      	lsls	r3, r3, #3
 800c1de:	1a9b      	subs	r3, r3, r2
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	440b      	add	r3, r1
 800c1e4:	3342      	adds	r3, #66	; 0x42
 800c1e6:	4602      	mov	r2, r0
 800c1e8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c1ea:	7bfa      	ldrb	r2, [r7, #15]
 800c1ec:	6879      	ldr	r1, [r7, #4]
 800c1ee:	4613      	mov	r3, r2
 800c1f0:	00db      	lsls	r3, r3, #3
 800c1f2:	1a9b      	subs	r3, r3, r2
 800c1f4:	009b      	lsls	r3, r3, #2
 800c1f6:	440b      	add	r3, r1
 800c1f8:	333f      	adds	r3, #63	; 0x3f
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c1fe:	7bfa      	ldrb	r2, [r7, #15]
 800c200:	6879      	ldr	r1, [r7, #4]
 800c202:	4613      	mov	r3, r2
 800c204:	00db      	lsls	r3, r3, #3
 800c206:	1a9b      	subs	r3, r3, r2
 800c208:	009b      	lsls	r3, r3, #2
 800c20a:	440b      	add	r3, r1
 800c20c:	3344      	adds	r3, #68	; 0x44
 800c20e:	2200      	movs	r2, #0
 800c210:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c212:	7bfa      	ldrb	r2, [r7, #15]
 800c214:	6879      	ldr	r1, [r7, #4]
 800c216:	4613      	mov	r3, r2
 800c218:	00db      	lsls	r3, r3, #3
 800c21a:	1a9b      	subs	r3, r3, r2
 800c21c:	009b      	lsls	r3, r3, #2
 800c21e:	440b      	add	r3, r1
 800c220:	3348      	adds	r3, #72	; 0x48
 800c222:	2200      	movs	r2, #0
 800c224:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c226:	7bfa      	ldrb	r2, [r7, #15]
 800c228:	6879      	ldr	r1, [r7, #4]
 800c22a:	4613      	mov	r3, r2
 800c22c:	00db      	lsls	r3, r3, #3
 800c22e:	1a9b      	subs	r3, r3, r2
 800c230:	009b      	lsls	r3, r3, #2
 800c232:	440b      	add	r3, r1
 800c234:	3350      	adds	r3, #80	; 0x50
 800c236:	2200      	movs	r2, #0
 800c238:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c23a:	7bfb      	ldrb	r3, [r7, #15]
 800c23c:	3301      	adds	r3, #1
 800c23e:	73fb      	strb	r3, [r7, #15]
 800c240:	7bfa      	ldrb	r2, [r7, #15]
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	685b      	ldr	r3, [r3, #4]
 800c246:	429a      	cmp	r2, r3
 800c248:	d3af      	bcc.n	800c1aa <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c24a:	2300      	movs	r3, #0
 800c24c:	73fb      	strb	r3, [r7, #15]
 800c24e:	e044      	b.n	800c2da <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c250:	7bfa      	ldrb	r2, [r7, #15]
 800c252:	6879      	ldr	r1, [r7, #4]
 800c254:	4613      	mov	r3, r2
 800c256:	00db      	lsls	r3, r3, #3
 800c258:	1a9b      	subs	r3, r3, r2
 800c25a:	009b      	lsls	r3, r3, #2
 800c25c:	440b      	add	r3, r1
 800c25e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800c262:	2200      	movs	r2, #0
 800c264:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c266:	7bfa      	ldrb	r2, [r7, #15]
 800c268:	6879      	ldr	r1, [r7, #4]
 800c26a:	4613      	mov	r3, r2
 800c26c:	00db      	lsls	r3, r3, #3
 800c26e:	1a9b      	subs	r3, r3, r2
 800c270:	009b      	lsls	r3, r3, #2
 800c272:	440b      	add	r3, r1
 800c274:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800c278:	7bfa      	ldrb	r2, [r7, #15]
 800c27a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c27c:	7bfa      	ldrb	r2, [r7, #15]
 800c27e:	6879      	ldr	r1, [r7, #4]
 800c280:	4613      	mov	r3, r2
 800c282:	00db      	lsls	r3, r3, #3
 800c284:	1a9b      	subs	r3, r3, r2
 800c286:	009b      	lsls	r3, r3, #2
 800c288:	440b      	add	r3, r1
 800c28a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800c28e:	2200      	movs	r2, #0
 800c290:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c292:	7bfa      	ldrb	r2, [r7, #15]
 800c294:	6879      	ldr	r1, [r7, #4]
 800c296:	4613      	mov	r3, r2
 800c298:	00db      	lsls	r3, r3, #3
 800c29a:	1a9b      	subs	r3, r3, r2
 800c29c:	009b      	lsls	r3, r3, #2
 800c29e:	440b      	add	r3, r1
 800c2a0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c2a8:	7bfa      	ldrb	r2, [r7, #15]
 800c2aa:	6879      	ldr	r1, [r7, #4]
 800c2ac:	4613      	mov	r3, r2
 800c2ae:	00db      	lsls	r3, r3, #3
 800c2b0:	1a9b      	subs	r3, r3, r2
 800c2b2:	009b      	lsls	r3, r3, #2
 800c2b4:	440b      	add	r3, r1
 800c2b6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c2be:	7bfa      	ldrb	r2, [r7, #15]
 800c2c0:	6879      	ldr	r1, [r7, #4]
 800c2c2:	4613      	mov	r3, r2
 800c2c4:	00db      	lsls	r3, r3, #3
 800c2c6:	1a9b      	subs	r3, r3, r2
 800c2c8:	009b      	lsls	r3, r3, #2
 800c2ca:	440b      	add	r3, r1
 800c2cc:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c2d4:	7bfb      	ldrb	r3, [r7, #15]
 800c2d6:	3301      	adds	r3, #1
 800c2d8:	73fb      	strb	r3, [r7, #15]
 800c2da:	7bfa      	ldrb	r2, [r7, #15]
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	685b      	ldr	r3, [r3, #4]
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d3b5      	bcc.n	800c250 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	603b      	str	r3, [r7, #0]
 800c2ea:	687e      	ldr	r6, [r7, #4]
 800c2ec:	466d      	mov	r5, sp
 800c2ee:	f106 0410 	add.w	r4, r6, #16
 800c2f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c2f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c2f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c2f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c2fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 800c2fe:	e885 0003 	stmia.w	r5, {r0, r1}
 800c302:	1d33      	adds	r3, r6, #4
 800c304:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c306:	6838      	ldr	r0, [r7, #0]
 800c308:	f003 fa7a 	bl	800f800 <USB_DevInit>
 800c30c:	4603      	mov	r3, r0
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d005      	beq.n	800c31e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2202      	movs	r2, #2
 800c316:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800c31a:	2301      	movs	r3, #1
 800c31c:	e00d      	b.n	800c33a <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2201      	movs	r2, #1
 800c32a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	4618      	mov	r0, r3
 800c334:	f004 fac2 	bl	80108bc <USB_DevDisconnect>

  return HAL_OK;
 800c338:	2300      	movs	r3, #0
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	3714      	adds	r7, #20
 800c33e:	46bd      	mov	sp, r7
 800c340:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c342 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c342:	b580      	push	{r7, lr}
 800c344:	b084      	sub	sp, #16
 800c346:	af00      	add	r7, sp, #0
 800c348:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800c356:	2b01      	cmp	r3, #1
 800c358:	d101      	bne.n	800c35e <HAL_PCD_Start+0x1c>
 800c35a:	2302      	movs	r3, #2
 800c35c:	e020      	b.n	800c3a0 <HAL_PCD_Start+0x5e>
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2201      	movs	r2, #1
 800c362:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c36a:	2b01      	cmp	r3, #1
 800c36c:	d109      	bne.n	800c382 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800c372:	2b01      	cmp	r3, #1
 800c374:	d005      	beq.n	800c382 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c37a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4618      	mov	r0, r3
 800c388:	f003 f9ee 	bl	800f768 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	4618      	mov	r0, r3
 800c392:	f004 fa72 	bl	801087a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2200      	movs	r2, #0
 800c39a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800c39e:	2300      	movs	r3, #0
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	3710      	adds	r7, #16
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bd80      	pop	{r7, pc}

0800c3a8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c3a8:	b590      	push	{r4, r7, lr}
 800c3aa:	b08d      	sub	sp, #52	; 0x34
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3b6:	6a3b      	ldr	r3, [r7, #32]
 800c3b8:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f004 fb30 	bl	8010a24 <USB_GetMode>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	f040 839d 	bne.w	800cb06 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f004 fa94 	bl	80108fe <USB_ReadInterrupts>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	f000 8393 	beq.w	800cb04 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	f004 fa8b 	bl	80108fe <USB_ReadInterrupts>
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	f003 0302 	and.w	r3, r3, #2
 800c3ee:	2b02      	cmp	r3, #2
 800c3f0:	d107      	bne.n	800c402 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	695a      	ldr	r2, [r3, #20]
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f002 0202 	and.w	r2, r2, #2
 800c400:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4618      	mov	r0, r3
 800c408:	f004 fa79 	bl	80108fe <USB_ReadInterrupts>
 800c40c:	4603      	mov	r3, r0
 800c40e:	f003 0310 	and.w	r3, r3, #16
 800c412:	2b10      	cmp	r3, #16
 800c414:	d161      	bne.n	800c4da <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	699a      	ldr	r2, [r3, #24]
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	f022 0210 	bic.w	r2, r2, #16
 800c424:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800c426:	6a3b      	ldr	r3, [r7, #32]
 800c428:	6a1b      	ldr	r3, [r3, #32]
 800c42a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800c42c:	69bb      	ldr	r3, [r7, #24]
 800c42e:	f003 020f 	and.w	r2, r3, #15
 800c432:	4613      	mov	r3, r2
 800c434:	00db      	lsls	r3, r3, #3
 800c436:	1a9b      	subs	r3, r3, r2
 800c438:	009b      	lsls	r3, r3, #2
 800c43a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c43e:	687a      	ldr	r2, [r7, #4]
 800c440:	4413      	add	r3, r2
 800c442:	3304      	adds	r3, #4
 800c444:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800c446:	69bb      	ldr	r3, [r7, #24]
 800c448:	0c5b      	lsrs	r3, r3, #17
 800c44a:	f003 030f 	and.w	r3, r3, #15
 800c44e:	2b02      	cmp	r3, #2
 800c450:	d124      	bne.n	800c49c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800c452:	69ba      	ldr	r2, [r7, #24]
 800c454:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800c458:	4013      	ands	r3, r2
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d035      	beq.n	800c4ca <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c45e:	697b      	ldr	r3, [r7, #20]
 800c460:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800c462:	69bb      	ldr	r3, [r7, #24]
 800c464:	091b      	lsrs	r3, r3, #4
 800c466:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c468:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c46c:	b29b      	uxth	r3, r3
 800c46e:	461a      	mov	r2, r3
 800c470:	6a38      	ldr	r0, [r7, #32]
 800c472:	f004 f8df 	bl	8010634 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	68da      	ldr	r2, [r3, #12]
 800c47a:	69bb      	ldr	r3, [r7, #24]
 800c47c:	091b      	lsrs	r3, r3, #4
 800c47e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c482:	441a      	add	r2, r3
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c488:	697b      	ldr	r3, [r7, #20]
 800c48a:	699a      	ldr	r2, [r3, #24]
 800c48c:	69bb      	ldr	r3, [r7, #24]
 800c48e:	091b      	lsrs	r3, r3, #4
 800c490:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c494:	441a      	add	r2, r3
 800c496:	697b      	ldr	r3, [r7, #20]
 800c498:	619a      	str	r2, [r3, #24]
 800c49a:	e016      	b.n	800c4ca <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800c49c:	69bb      	ldr	r3, [r7, #24]
 800c49e:	0c5b      	lsrs	r3, r3, #17
 800c4a0:	f003 030f 	and.w	r3, r3, #15
 800c4a4:	2b06      	cmp	r3, #6
 800c4a6:	d110      	bne.n	800c4ca <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800c4ae:	2208      	movs	r2, #8
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	6a38      	ldr	r0, [r7, #32]
 800c4b4:	f004 f8be 	bl	8010634 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c4b8:	697b      	ldr	r3, [r7, #20]
 800c4ba:	699a      	ldr	r2, [r3, #24]
 800c4bc:	69bb      	ldr	r3, [r7, #24]
 800c4be:	091b      	lsrs	r3, r3, #4
 800c4c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c4c4:	441a      	add	r2, r3
 800c4c6:	697b      	ldr	r3, [r7, #20]
 800c4c8:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	699a      	ldr	r2, [r3, #24]
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	f042 0210 	orr.w	r2, r2, #16
 800c4d8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f004 fa0d 	bl	80108fe <USB_ReadInterrupts>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c4ea:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c4ee:	d16e      	bne.n	800c5ce <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f004 fa13 	bl	8010924 <USB_ReadDevAllOutEpInterrupt>
 800c4fe:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800c500:	e062      	b.n	800c5c8 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800c502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c504:	f003 0301 	and.w	r3, r3, #1
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d057      	beq.n	800c5bc <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c512:	b2d2      	uxtb	r2, r2
 800c514:	4611      	mov	r1, r2
 800c516:	4618      	mov	r0, r3
 800c518:	f004 fa38 	bl	801098c <USB_ReadDevOutEPInterrupt>
 800c51c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	f003 0301 	and.w	r3, r3, #1
 800c524:	2b00      	cmp	r3, #0
 800c526:	d00c      	beq.n	800c542 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800c528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c52a:	015a      	lsls	r2, r3, #5
 800c52c:	69fb      	ldr	r3, [r7, #28]
 800c52e:	4413      	add	r3, r2
 800c530:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c534:	461a      	mov	r2, r3
 800c536:	2301      	movs	r3, #1
 800c538:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800c53a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f000 fdb1 	bl	800d0a4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c542:	693b      	ldr	r3, [r7, #16]
 800c544:	f003 0308 	and.w	r3, r3, #8
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d00c      	beq.n	800c566 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c54c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c54e:	015a      	lsls	r2, r3, #5
 800c550:	69fb      	ldr	r3, [r7, #28]
 800c552:	4413      	add	r3, r2
 800c554:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c558:	461a      	mov	r2, r3
 800c55a:	2308      	movs	r3, #8
 800c55c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800c55e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f000 feab 	bl	800d2bc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	f003 0310 	and.w	r3, r3, #16
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d008      	beq.n	800c582 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c572:	015a      	lsls	r2, r3, #5
 800c574:	69fb      	ldr	r3, [r7, #28]
 800c576:	4413      	add	r3, r2
 800c578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c57c:	461a      	mov	r2, r3
 800c57e:	2310      	movs	r3, #16
 800c580:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c582:	693b      	ldr	r3, [r7, #16]
 800c584:	f003 0320 	and.w	r3, r3, #32
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d008      	beq.n	800c59e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c58c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c58e:	015a      	lsls	r2, r3, #5
 800c590:	69fb      	ldr	r3, [r7, #28]
 800c592:	4413      	add	r3, r2
 800c594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c598:	461a      	mov	r2, r3
 800c59a:	2320      	movs	r3, #32
 800c59c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d009      	beq.n	800c5bc <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c5a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5aa:	015a      	lsls	r2, r3, #5
 800c5ac:	69fb      	ldr	r3, [r7, #28]
 800c5ae:	4413      	add	r3, r2
 800c5b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c5ba:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c5bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5be:	3301      	adds	r3, #1
 800c5c0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c5c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5c4:	085b      	lsrs	r3, r3, #1
 800c5c6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800c5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d199      	bne.n	800c502 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	f004 f993 	bl	80108fe <USB_ReadInterrupts>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c5de:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c5e2:	f040 80c0 	bne.w	800c766 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f004 f9b4 	bl	8010958 <USB_ReadDevAllInEpInterrupt>
 800c5f0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800c5f6:	e0b2      	b.n	800c75e <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5fa:	f003 0301 	and.w	r3, r3, #1
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	f000 80a7 	beq.w	800c752 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c60a:	b2d2      	uxtb	r2, r2
 800c60c:	4611      	mov	r1, r2
 800c60e:	4618      	mov	r0, r3
 800c610:	f004 f9da 	bl	80109c8 <USB_ReadDevInEPInterrupt>
 800c614:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c616:	693b      	ldr	r3, [r7, #16]
 800c618:	f003 0301 	and.w	r3, r3, #1
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d057      	beq.n	800c6d0 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c622:	f003 030f 	and.w	r3, r3, #15
 800c626:	2201      	movs	r2, #1
 800c628:	fa02 f303 	lsl.w	r3, r2, r3
 800c62c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c62e:	69fb      	ldr	r3, [r7, #28]
 800c630:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c634:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	43db      	mvns	r3, r3
 800c63a:	69f9      	ldr	r1, [r7, #28]
 800c63c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c640:	4013      	ands	r3, r2
 800c642:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c646:	015a      	lsls	r2, r3, #5
 800c648:	69fb      	ldr	r3, [r7, #28]
 800c64a:	4413      	add	r3, r2
 800c64c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c650:	461a      	mov	r2, r3
 800c652:	2301      	movs	r3, #1
 800c654:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	691b      	ldr	r3, [r3, #16]
 800c65a:	2b01      	cmp	r3, #1
 800c65c:	d132      	bne.n	800c6c4 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c65e:	6879      	ldr	r1, [r7, #4]
 800c660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c662:	4613      	mov	r3, r2
 800c664:	00db      	lsls	r3, r3, #3
 800c666:	1a9b      	subs	r3, r3, r2
 800c668:	009b      	lsls	r3, r3, #2
 800c66a:	440b      	add	r3, r1
 800c66c:	3348      	adds	r3, #72	; 0x48
 800c66e:	6819      	ldr	r1, [r3, #0]
 800c670:	6878      	ldr	r0, [r7, #4]
 800c672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c674:	4613      	mov	r3, r2
 800c676:	00db      	lsls	r3, r3, #3
 800c678:	1a9b      	subs	r3, r3, r2
 800c67a:	009b      	lsls	r3, r3, #2
 800c67c:	4403      	add	r3, r0
 800c67e:	3344      	adds	r3, #68	; 0x44
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	4419      	add	r1, r3
 800c684:	6878      	ldr	r0, [r7, #4]
 800c686:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c688:	4613      	mov	r3, r2
 800c68a:	00db      	lsls	r3, r3, #3
 800c68c:	1a9b      	subs	r3, r3, r2
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	4403      	add	r3, r0
 800c692:	3348      	adds	r3, #72	; 0x48
 800c694:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d113      	bne.n	800c6c4 <HAL_PCD_IRQHandler+0x31c>
 800c69c:	6879      	ldr	r1, [r7, #4]
 800c69e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6a0:	4613      	mov	r3, r2
 800c6a2:	00db      	lsls	r3, r3, #3
 800c6a4:	1a9b      	subs	r3, r3, r2
 800c6a6:	009b      	lsls	r3, r3, #2
 800c6a8:	440b      	add	r3, r1
 800c6aa:	3350      	adds	r3, #80	; 0x50
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d108      	bne.n	800c6c4 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6818      	ldr	r0, [r3, #0]
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800c6bc:	461a      	mov	r2, r3
 800c6be:	2101      	movs	r1, #1
 800c6c0:	f004 f9e2 	bl	8010a88 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6c6:	b2db      	uxtb	r3, r3
 800c6c8:	4619      	mov	r1, r3
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f008 fff3 	bl	80156b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c6d0:	693b      	ldr	r3, [r7, #16]
 800c6d2:	f003 0308 	and.w	r3, r3, #8
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d008      	beq.n	800c6ec <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c6da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6dc:	015a      	lsls	r2, r3, #5
 800c6de:	69fb      	ldr	r3, [r7, #28]
 800c6e0:	4413      	add	r3, r2
 800c6e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6e6:	461a      	mov	r2, r3
 800c6e8:	2308      	movs	r3, #8
 800c6ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c6ec:	693b      	ldr	r3, [r7, #16]
 800c6ee:	f003 0310 	and.w	r3, r3, #16
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d008      	beq.n	800c708 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6f8:	015a      	lsls	r2, r3, #5
 800c6fa:	69fb      	ldr	r3, [r7, #28]
 800c6fc:	4413      	add	r3, r2
 800c6fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c702:	461a      	mov	r2, r3
 800c704:	2310      	movs	r3, #16
 800c706:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c708:	693b      	ldr	r3, [r7, #16]
 800c70a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d008      	beq.n	800c724 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c714:	015a      	lsls	r2, r3, #5
 800c716:	69fb      	ldr	r3, [r7, #28]
 800c718:	4413      	add	r3, r2
 800c71a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c71e:	461a      	mov	r2, r3
 800c720:	2340      	movs	r3, #64	; 0x40
 800c722:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	f003 0302 	and.w	r3, r3, #2
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d008      	beq.n	800c740 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c730:	015a      	lsls	r2, r3, #5
 800c732:	69fb      	ldr	r3, [r7, #28]
 800c734:	4413      	add	r3, r2
 800c736:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c73a:	461a      	mov	r2, r3
 800c73c:	2302      	movs	r3, #2
 800c73e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c740:	693b      	ldr	r3, [r7, #16]
 800c742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c746:	2b00      	cmp	r3, #0
 800c748:	d003      	beq.n	800c752 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c74a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f000 fc1b 	bl	800cf88 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c754:	3301      	adds	r3, #1
 800c756:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800c758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c75a:	085b      	lsrs	r3, r3, #1
 800c75c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800c75e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c760:	2b00      	cmp	r3, #0
 800c762:	f47f af49 	bne.w	800c5f8 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	4618      	mov	r0, r3
 800c76c:	f004 f8c7 	bl	80108fe <USB_ReadInterrupts>
 800c770:	4603      	mov	r3, r0
 800c772:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c776:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c77a:	d122      	bne.n	800c7c2 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c77c:	69fb      	ldr	r3, [r7, #28]
 800c77e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	69fa      	ldr	r2, [r7, #28]
 800c786:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c78a:	f023 0301 	bic.w	r3, r3, #1
 800c78e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800c796:	2b01      	cmp	r3, #1
 800c798:	d108      	bne.n	800c7ac <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	2200      	movs	r2, #0
 800c79e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c7a2:	2100      	movs	r1, #0
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f000 fe27 	bl	800d3f8 <HAL_PCDEx_LPM_Callback>
 800c7aa:	e002      	b.n	800c7b2 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c7ac:	6878      	ldr	r0, [r7, #4]
 800c7ae:	f008 fff9 	bl	80157a4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	695a      	ldr	r2, [r3, #20]
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800c7c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	f004 f899 	bl	80108fe <USB_ReadInterrupts>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c7d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c7d6:	d112      	bne.n	800c7fe <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c7d8:	69fb      	ldr	r3, [r7, #28]
 800c7da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	f003 0301 	and.w	r3, r3, #1
 800c7e4:	2b01      	cmp	r3, #1
 800c7e6:	d102      	bne.n	800c7ee <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c7e8:	6878      	ldr	r0, [r7, #4]
 800c7ea:	f008 ffb5 	bl	8015758 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	695a      	ldr	r2, [r3, #20]
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800c7fc:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	4618      	mov	r0, r3
 800c804:	f004 f87b 	bl	80108fe <USB_ReadInterrupts>
 800c808:	4603      	mov	r3, r0
 800c80a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c80e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c812:	f040 80c7 	bne.w	800c9a4 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c816:	69fb      	ldr	r3, [r7, #28]
 800c818:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c81c:	685b      	ldr	r3, [r3, #4]
 800c81e:	69fa      	ldr	r2, [r7, #28]
 800c820:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c824:	f023 0301 	bic.w	r3, r3, #1
 800c828:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	2110      	movs	r1, #16
 800c830:	4618      	mov	r0, r3
 800c832:	f003 f949 	bl	800fac8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c836:	2300      	movs	r3, #0
 800c838:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c83a:	e056      	b.n	800c8ea <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c83c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c83e:	015a      	lsls	r2, r3, #5
 800c840:	69fb      	ldr	r3, [r7, #28]
 800c842:	4413      	add	r3, r2
 800c844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c848:	461a      	mov	r2, r3
 800c84a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c84e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c852:	015a      	lsls	r2, r3, #5
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	4413      	add	r3, r2
 800c858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c860:	0151      	lsls	r1, r2, #5
 800c862:	69fa      	ldr	r2, [r7, #28]
 800c864:	440a      	add	r2, r1
 800c866:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c86a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c86e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c872:	015a      	lsls	r2, r3, #5
 800c874:	69fb      	ldr	r3, [r7, #28]
 800c876:	4413      	add	r3, r2
 800c878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c880:	0151      	lsls	r1, r2, #5
 800c882:	69fa      	ldr	r2, [r7, #28]
 800c884:	440a      	add	r2, r1
 800c886:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c88a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c88e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c892:	015a      	lsls	r2, r3, #5
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	4413      	add	r3, r2
 800c898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c89c:	461a      	mov	r2, r3
 800c89e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c8a2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c8a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8a6:	015a      	lsls	r2, r3, #5
 800c8a8:	69fb      	ldr	r3, [r7, #28]
 800c8aa:	4413      	add	r3, r2
 800c8ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8b4:	0151      	lsls	r1, r2, #5
 800c8b6:	69fa      	ldr	r2, [r7, #28]
 800c8b8:	440a      	add	r2, r1
 800c8ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c8be:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c8c2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8c6:	015a      	lsls	r2, r3, #5
 800c8c8:	69fb      	ldr	r3, [r7, #28]
 800c8ca:	4413      	add	r3, r2
 800c8cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8d4:	0151      	lsls	r1, r2, #5
 800c8d6:	69fa      	ldr	r2, [r7, #28]
 800c8d8:	440a      	add	r2, r1
 800c8da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c8de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c8e2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c8e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8e6:	3301      	adds	r3, #1
 800c8e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	685b      	ldr	r3, [r3, #4]
 800c8ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8f0:	429a      	cmp	r2, r3
 800c8f2:	d3a3      	bcc.n	800c83c <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c8f4:	69fb      	ldr	r3, [r7, #28]
 800c8f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8fa:	69db      	ldr	r3, [r3, #28]
 800c8fc:	69fa      	ldr	r2, [r7, #28]
 800c8fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c902:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800c906:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d016      	beq.n	800c93e <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c916:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c91a:	69fa      	ldr	r2, [r7, #28]
 800c91c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c920:	f043 030b 	orr.w	r3, r3, #11
 800c924:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c928:	69fb      	ldr	r3, [r7, #28]
 800c92a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c92e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c930:	69fa      	ldr	r2, [r7, #28]
 800c932:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c936:	f043 030b 	orr.w	r3, r3, #11
 800c93a:	6453      	str	r3, [r2, #68]	; 0x44
 800c93c:	e015      	b.n	800c96a <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c93e:	69fb      	ldr	r3, [r7, #28]
 800c940:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c944:	695b      	ldr	r3, [r3, #20]
 800c946:	69fa      	ldr	r2, [r7, #28]
 800c948:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c94c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c950:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800c954:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c956:	69fb      	ldr	r3, [r7, #28]
 800c958:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c95c:	691b      	ldr	r3, [r3, #16]
 800c95e:	69fa      	ldr	r2, [r7, #28]
 800c960:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c964:	f043 030b 	orr.w	r3, r3, #11
 800c968:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c96a:	69fb      	ldr	r3, [r7, #28]
 800c96c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	69fa      	ldr	r2, [r7, #28]
 800c974:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c978:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c97c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6818      	ldr	r0, [r3, #0]
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	691b      	ldr	r3, [r3, #16]
 800c986:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c98e:	461a      	mov	r2, r3
 800c990:	f004 f87a 	bl	8010a88 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	695a      	ldr	r2, [r3, #20]
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800c9a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	f003 ffa8 	bl	80108fe <USB_ReadInterrupts>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c9b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c9b8:	d124      	bne.n	800ca04 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f004 f83e 	bl	8010a40 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f003 f8de 	bl	800fb8a <USB_GetDevSpeed>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	461a      	mov	r2, r3
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681c      	ldr	r4, [r3, #0]
 800c9da:	f001 f951 	bl	800dc80 <HAL_RCC_GetHCLKFreq>
 800c9de:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c9e4:	b2db      	uxtb	r3, r3
 800c9e6:	461a      	mov	r2, r3
 800c9e8:	4620      	mov	r0, r4
 800c9ea:	f002 fe1b 	bl	800f624 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f008 fe89 	bl	8015706 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	695a      	ldr	r2, [r3, #20]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800ca02:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f003 ff78 	bl	80108fe <USB_ReadInterrupts>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	f003 0308 	and.w	r3, r3, #8
 800ca14:	2b08      	cmp	r3, #8
 800ca16:	d10a      	bne.n	800ca2e <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f008 fe66 	bl	80156ea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	695a      	ldr	r2, [r3, #20]
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	f002 0208 	and.w	r2, r2, #8
 800ca2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	4618      	mov	r0, r3
 800ca34:	f003 ff63 	bl	80108fe <USB_ReadInterrupts>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ca3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca42:	d10f      	bne.n	800ca64 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800ca44:	2300      	movs	r3, #0
 800ca46:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800ca48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca4a:	b2db      	uxtb	r3, r3
 800ca4c:	4619      	mov	r1, r3
 800ca4e:	6878      	ldr	r0, [r7, #4]
 800ca50:	f008 fec8 	bl	80157e4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	695a      	ldr	r2, [r3, #20]
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800ca62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	4618      	mov	r0, r3
 800ca6a:	f003 ff48 	bl	80108fe <USB_ReadInterrupts>
 800ca6e:	4603      	mov	r3, r0
 800ca70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ca74:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ca78:	d10f      	bne.n	800ca9a <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800ca7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	4619      	mov	r1, r3
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f008 fe9b 	bl	80157c0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	695a      	ldr	r2, [r3, #20]
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800ca98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f003 ff2d 	bl	80108fe <USB_ReadInterrupts>
 800caa4:	4603      	mov	r3, r0
 800caa6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800caaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800caae:	d10a      	bne.n	800cac6 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800cab0:	6878      	ldr	r0, [r7, #4]
 800cab2:	f008 fea9 	bl	8015808 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	695a      	ldr	r2, [r3, #20]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800cac4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	4618      	mov	r0, r3
 800cacc:	f003 ff17 	bl	80108fe <USB_ReadInterrupts>
 800cad0:	4603      	mov	r3, r0
 800cad2:	f003 0304 	and.w	r3, r3, #4
 800cad6:	2b04      	cmp	r3, #4
 800cad8:	d115      	bne.n	800cb06 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	685b      	ldr	r3, [r3, #4]
 800cae0:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800cae2:	69bb      	ldr	r3, [r7, #24]
 800cae4:	f003 0304 	and.w	r3, r3, #4
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d002      	beq.n	800caf2 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f008 fe99 	bl	8015824 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	6859      	ldr	r1, [r3, #4]
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	69ba      	ldr	r2, [r7, #24]
 800cafe:	430a      	orrs	r2, r1
 800cb00:	605a      	str	r2, [r3, #4]
 800cb02:	e000      	b.n	800cb06 <HAL_PCD_IRQHandler+0x75e>
      return;
 800cb04:	bf00      	nop
    }
  }
}
 800cb06:	3734      	adds	r7, #52	; 0x34
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	bd90      	pop	{r4, r7, pc}

0800cb0c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b082      	sub	sp, #8
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	460b      	mov	r3, r1
 800cb16:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cb1e:	2b01      	cmp	r3, #1
 800cb20:	d101      	bne.n	800cb26 <HAL_PCD_SetAddress+0x1a>
 800cb22:	2302      	movs	r3, #2
 800cb24:	e013      	b.n	800cb4e <HAL_PCD_SetAddress+0x42>
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2201      	movs	r2, #1
 800cb2a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	78fa      	ldrb	r2, [r7, #3]
 800cb32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	78fa      	ldrb	r2, [r7, #3]
 800cb3c:	4611      	mov	r1, r2
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f003 fe75 	bl	801082e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	2200      	movs	r2, #0
 800cb48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800cb4c:	2300      	movs	r3, #0
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3708      	adds	r7, #8
 800cb52:	46bd      	mov	sp, r7
 800cb54:	bd80      	pop	{r7, pc}

0800cb56 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800cb56:	b580      	push	{r7, lr}
 800cb58:	b084      	sub	sp, #16
 800cb5a:	af00      	add	r7, sp, #0
 800cb5c:	6078      	str	r0, [r7, #4]
 800cb5e:	4608      	mov	r0, r1
 800cb60:	4611      	mov	r1, r2
 800cb62:	461a      	mov	r2, r3
 800cb64:	4603      	mov	r3, r0
 800cb66:	70fb      	strb	r3, [r7, #3]
 800cb68:	460b      	mov	r3, r1
 800cb6a:	803b      	strh	r3, [r7, #0]
 800cb6c:	4613      	mov	r3, r2
 800cb6e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800cb70:	2300      	movs	r3, #0
 800cb72:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cb74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	da0f      	bge.n	800cb9c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb7c:	78fb      	ldrb	r3, [r7, #3]
 800cb7e:	f003 020f 	and.w	r2, r3, #15
 800cb82:	4613      	mov	r3, r2
 800cb84:	00db      	lsls	r3, r3, #3
 800cb86:	1a9b      	subs	r3, r3, r2
 800cb88:	009b      	lsls	r3, r3, #2
 800cb8a:	3338      	adds	r3, #56	; 0x38
 800cb8c:	687a      	ldr	r2, [r7, #4]
 800cb8e:	4413      	add	r3, r2
 800cb90:	3304      	adds	r3, #4
 800cb92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2201      	movs	r2, #1
 800cb98:	705a      	strb	r2, [r3, #1]
 800cb9a:	e00f      	b.n	800cbbc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb9c:	78fb      	ldrb	r3, [r7, #3]
 800cb9e:	f003 020f 	and.w	r2, r3, #15
 800cba2:	4613      	mov	r3, r2
 800cba4:	00db      	lsls	r3, r3, #3
 800cba6:	1a9b      	subs	r3, r3, r2
 800cba8:	009b      	lsls	r3, r3, #2
 800cbaa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cbae:	687a      	ldr	r2, [r7, #4]
 800cbb0:	4413      	add	r3, r2
 800cbb2:	3304      	adds	r3, #4
 800cbb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	2200      	movs	r2, #0
 800cbba:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800cbbc:	78fb      	ldrb	r3, [r7, #3]
 800cbbe:	f003 030f 	and.w	r3, r3, #15
 800cbc2:	b2da      	uxtb	r2, r3
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800cbc8:	883a      	ldrh	r2, [r7, #0]
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	78ba      	ldrb	r2, [r7, #2]
 800cbd2:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	785b      	ldrb	r3, [r3, #1]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d004      	beq.n	800cbe6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	781b      	ldrb	r3, [r3, #0]
 800cbe0:	b29a      	uxth	r2, r3
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800cbe6:	78bb      	ldrb	r3, [r7, #2]
 800cbe8:	2b02      	cmp	r3, #2
 800cbea:	d102      	bne.n	800cbf2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	2200      	movs	r2, #0
 800cbf0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	d101      	bne.n	800cc00 <HAL_PCD_EP_Open+0xaa>
 800cbfc:	2302      	movs	r3, #2
 800cbfe:	e00e      	b.n	800cc1e <HAL_PCD_EP_Open+0xc8>
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2201      	movs	r2, #1
 800cc04:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	68f9      	ldr	r1, [r7, #12]
 800cc0e:	4618      	mov	r0, r3
 800cc10:	f002 ffe0 	bl	800fbd4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2200      	movs	r2, #0
 800cc18:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800cc1c:	7afb      	ldrb	r3, [r7, #11]
}
 800cc1e:	4618      	mov	r0, r3
 800cc20:	3710      	adds	r7, #16
 800cc22:	46bd      	mov	sp, r7
 800cc24:	bd80      	pop	{r7, pc}

0800cc26 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cc26:	b580      	push	{r7, lr}
 800cc28:	b084      	sub	sp, #16
 800cc2a:	af00      	add	r7, sp, #0
 800cc2c:	6078      	str	r0, [r7, #4]
 800cc2e:	460b      	mov	r3, r1
 800cc30:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cc32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	da0f      	bge.n	800cc5a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cc3a:	78fb      	ldrb	r3, [r7, #3]
 800cc3c:	f003 020f 	and.w	r2, r3, #15
 800cc40:	4613      	mov	r3, r2
 800cc42:	00db      	lsls	r3, r3, #3
 800cc44:	1a9b      	subs	r3, r3, r2
 800cc46:	009b      	lsls	r3, r3, #2
 800cc48:	3338      	adds	r3, #56	; 0x38
 800cc4a:	687a      	ldr	r2, [r7, #4]
 800cc4c:	4413      	add	r3, r2
 800cc4e:	3304      	adds	r3, #4
 800cc50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	2201      	movs	r2, #1
 800cc56:	705a      	strb	r2, [r3, #1]
 800cc58:	e00f      	b.n	800cc7a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cc5a:	78fb      	ldrb	r3, [r7, #3]
 800cc5c:	f003 020f 	and.w	r2, r3, #15
 800cc60:	4613      	mov	r3, r2
 800cc62:	00db      	lsls	r3, r3, #3
 800cc64:	1a9b      	subs	r3, r3, r2
 800cc66:	009b      	lsls	r3, r3, #2
 800cc68:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cc6c:	687a      	ldr	r2, [r7, #4]
 800cc6e:	4413      	add	r3, r2
 800cc70:	3304      	adds	r3, #4
 800cc72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	2200      	movs	r2, #0
 800cc78:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800cc7a:	78fb      	ldrb	r3, [r7, #3]
 800cc7c:	f003 030f 	and.w	r3, r3, #15
 800cc80:	b2da      	uxtb	r2, r3
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cc8c:	2b01      	cmp	r3, #1
 800cc8e:	d101      	bne.n	800cc94 <HAL_PCD_EP_Close+0x6e>
 800cc90:	2302      	movs	r3, #2
 800cc92:	e00e      	b.n	800ccb2 <HAL_PCD_EP_Close+0x8c>
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2201      	movs	r2, #1
 800cc98:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	68f9      	ldr	r1, [r7, #12]
 800cca2:	4618      	mov	r0, r3
 800cca4:	f003 f81e 	bl	800fce4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800ccb0:	2300      	movs	r3, #0
}
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	3710      	adds	r7, #16
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd80      	pop	{r7, pc}

0800ccba <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ccba:	b580      	push	{r7, lr}
 800ccbc:	b086      	sub	sp, #24
 800ccbe:	af00      	add	r7, sp, #0
 800ccc0:	60f8      	str	r0, [r7, #12]
 800ccc2:	607a      	str	r2, [r7, #4]
 800ccc4:	603b      	str	r3, [r7, #0]
 800ccc6:	460b      	mov	r3, r1
 800ccc8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ccca:	7afb      	ldrb	r3, [r7, #11]
 800cccc:	f003 020f 	and.w	r2, r3, #15
 800ccd0:	4613      	mov	r3, r2
 800ccd2:	00db      	lsls	r3, r3, #3
 800ccd4:	1a9b      	subs	r3, r3, r2
 800ccd6:	009b      	lsls	r3, r3, #2
 800ccd8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ccdc:	68fa      	ldr	r2, [r7, #12]
 800ccde:	4413      	add	r3, r2
 800cce0:	3304      	adds	r3, #4
 800cce2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	687a      	ldr	r2, [r7, #4]
 800cce8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ccea:	697b      	ldr	r3, [r7, #20]
 800ccec:	683a      	ldr	r2, [r7, #0]
 800ccee:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ccfc:	7afb      	ldrb	r3, [r7, #11]
 800ccfe:	f003 030f 	and.w	r3, r3, #15
 800cd02:	b2da      	uxtb	r2, r3
 800cd04:	697b      	ldr	r3, [r7, #20]
 800cd06:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	691b      	ldr	r3, [r3, #16]
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	d102      	bne.n	800cd16 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800cd10:	687a      	ldr	r2, [r7, #4]
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800cd16:	7afb      	ldrb	r3, [r7, #11]
 800cd18:	f003 030f 	and.w	r3, r3, #15
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d109      	bne.n	800cd34 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	6818      	ldr	r0, [r3, #0]
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	691b      	ldr	r3, [r3, #16]
 800cd28:	b2db      	uxtb	r3, r3
 800cd2a:	461a      	mov	r2, r3
 800cd2c:	6979      	ldr	r1, [r7, #20]
 800cd2e:	f003 faf9 	bl	8010324 <USB_EP0StartXfer>
 800cd32:	e008      	b.n	800cd46 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	6818      	ldr	r0, [r3, #0]
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	691b      	ldr	r3, [r3, #16]
 800cd3c:	b2db      	uxtb	r3, r3
 800cd3e:	461a      	mov	r2, r3
 800cd40:	6979      	ldr	r1, [r7, #20]
 800cd42:	f003 f8ab 	bl	800fe9c <USB_EPStartXfer>
  }

  return HAL_OK;
 800cd46:	2300      	movs	r3, #0
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3718      	adds	r7, #24
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}

0800cd50 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cd50:	b480      	push	{r7}
 800cd52:	b083      	sub	sp, #12
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
 800cd58:	460b      	mov	r3, r1
 800cd5a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800cd5c:	78fb      	ldrb	r3, [r7, #3]
 800cd5e:	f003 020f 	and.w	r2, r3, #15
 800cd62:	6879      	ldr	r1, [r7, #4]
 800cd64:	4613      	mov	r3, r2
 800cd66:	00db      	lsls	r3, r3, #3
 800cd68:	1a9b      	subs	r3, r3, r2
 800cd6a:	009b      	lsls	r3, r3, #2
 800cd6c:	440b      	add	r3, r1
 800cd6e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800cd72:	681b      	ldr	r3, [r3, #0]
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	370c      	adds	r7, #12
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr

0800cd80 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b086      	sub	sp, #24
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	60f8      	str	r0, [r7, #12]
 800cd88:	607a      	str	r2, [r7, #4]
 800cd8a:	603b      	str	r3, [r7, #0]
 800cd8c:	460b      	mov	r3, r1
 800cd8e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cd90:	7afb      	ldrb	r3, [r7, #11]
 800cd92:	f003 020f 	and.w	r2, r3, #15
 800cd96:	4613      	mov	r3, r2
 800cd98:	00db      	lsls	r3, r3, #3
 800cd9a:	1a9b      	subs	r3, r3, r2
 800cd9c:	009b      	lsls	r3, r3, #2
 800cd9e:	3338      	adds	r3, #56	; 0x38
 800cda0:	68fa      	ldr	r2, [r7, #12]
 800cda2:	4413      	add	r3, r2
 800cda4:	3304      	adds	r3, #4
 800cda6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	687a      	ldr	r2, [r7, #4]
 800cdac:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800cdae:	697b      	ldr	r3, [r7, #20]
 800cdb0:	683a      	ldr	r2, [r7, #0]
 800cdb2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cdc0:	7afb      	ldrb	r3, [r7, #11]
 800cdc2:	f003 030f 	and.w	r3, r3, #15
 800cdc6:	b2da      	uxtb	r2, r3
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	691b      	ldr	r3, [r3, #16]
 800cdd0:	2b01      	cmp	r3, #1
 800cdd2:	d102      	bne.n	800cdda <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800cdd4:	687a      	ldr	r2, [r7, #4]
 800cdd6:	697b      	ldr	r3, [r7, #20]
 800cdd8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800cdda:	7afb      	ldrb	r3, [r7, #11]
 800cddc:	f003 030f 	and.w	r3, r3, #15
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d109      	bne.n	800cdf8 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	6818      	ldr	r0, [r3, #0]
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	691b      	ldr	r3, [r3, #16]
 800cdec:	b2db      	uxtb	r3, r3
 800cdee:	461a      	mov	r2, r3
 800cdf0:	6979      	ldr	r1, [r7, #20]
 800cdf2:	f003 fa97 	bl	8010324 <USB_EP0StartXfer>
 800cdf6:	e008      	b.n	800ce0a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	6818      	ldr	r0, [r3, #0]
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	691b      	ldr	r3, [r3, #16]
 800ce00:	b2db      	uxtb	r3, r3
 800ce02:	461a      	mov	r2, r3
 800ce04:	6979      	ldr	r1, [r7, #20]
 800ce06:	f003 f849 	bl	800fe9c <USB_EPStartXfer>
  }

  return HAL_OK;
 800ce0a:	2300      	movs	r3, #0
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	3718      	adds	r7, #24
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}

0800ce14 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b084      	sub	sp, #16
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
 800ce1c:	460b      	mov	r3, r1
 800ce1e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ce20:	78fb      	ldrb	r3, [r7, #3]
 800ce22:	f003 020f 	and.w	r2, r3, #15
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	685b      	ldr	r3, [r3, #4]
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d901      	bls.n	800ce32 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ce2e:	2301      	movs	r3, #1
 800ce30:	e050      	b.n	800ced4 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ce32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	da0f      	bge.n	800ce5a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ce3a:	78fb      	ldrb	r3, [r7, #3]
 800ce3c:	f003 020f 	and.w	r2, r3, #15
 800ce40:	4613      	mov	r3, r2
 800ce42:	00db      	lsls	r3, r3, #3
 800ce44:	1a9b      	subs	r3, r3, r2
 800ce46:	009b      	lsls	r3, r3, #2
 800ce48:	3338      	adds	r3, #56	; 0x38
 800ce4a:	687a      	ldr	r2, [r7, #4]
 800ce4c:	4413      	add	r3, r2
 800ce4e:	3304      	adds	r3, #4
 800ce50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	2201      	movs	r2, #1
 800ce56:	705a      	strb	r2, [r3, #1]
 800ce58:	e00d      	b.n	800ce76 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ce5a:	78fa      	ldrb	r2, [r7, #3]
 800ce5c:	4613      	mov	r3, r2
 800ce5e:	00db      	lsls	r3, r3, #3
 800ce60:	1a9b      	subs	r3, r3, r2
 800ce62:	009b      	lsls	r3, r3, #2
 800ce64:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ce68:	687a      	ldr	r2, [r7, #4]
 800ce6a:	4413      	add	r3, r2
 800ce6c:	3304      	adds	r3, #4
 800ce6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	2200      	movs	r2, #0
 800ce74:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	2201      	movs	r2, #1
 800ce7a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ce7c:	78fb      	ldrb	r3, [r7, #3]
 800ce7e:	f003 030f 	and.w	r3, r3, #15
 800ce82:	b2da      	uxtb	r2, r3
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	d101      	bne.n	800ce96 <HAL_PCD_EP_SetStall+0x82>
 800ce92:	2302      	movs	r3, #2
 800ce94:	e01e      	b.n	800ced4 <HAL_PCD_EP_SetStall+0xc0>
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	2201      	movs	r2, #1
 800ce9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	68f9      	ldr	r1, [r7, #12]
 800cea4:	4618      	mov	r0, r3
 800cea6:	f003 fbee 	bl	8010686 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ceaa:	78fb      	ldrb	r3, [r7, #3]
 800ceac:	f003 030f 	and.w	r3, r3, #15
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d10a      	bne.n	800ceca <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	6818      	ldr	r0, [r3, #0]
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	691b      	ldr	r3, [r3, #16]
 800cebc:	b2d9      	uxtb	r1, r3
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800cec4:	461a      	mov	r2, r3
 800cec6:	f003 fddf 	bl	8010a88 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	2200      	movs	r2, #0
 800cece:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800ced2:	2300      	movs	r3, #0
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	3710      	adds	r7, #16
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}

0800cedc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b084      	sub	sp, #16
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
 800cee4:	460b      	mov	r3, r1
 800cee6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cee8:	78fb      	ldrb	r3, [r7, #3]
 800ceea:	f003 020f 	and.w	r2, r3, #15
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	685b      	ldr	r3, [r3, #4]
 800cef2:	429a      	cmp	r2, r3
 800cef4:	d901      	bls.n	800cefa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cef6:	2301      	movs	r3, #1
 800cef8:	e042      	b.n	800cf80 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cefa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	da0f      	bge.n	800cf22 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cf02:	78fb      	ldrb	r3, [r7, #3]
 800cf04:	f003 020f 	and.w	r2, r3, #15
 800cf08:	4613      	mov	r3, r2
 800cf0a:	00db      	lsls	r3, r3, #3
 800cf0c:	1a9b      	subs	r3, r3, r2
 800cf0e:	009b      	lsls	r3, r3, #2
 800cf10:	3338      	adds	r3, #56	; 0x38
 800cf12:	687a      	ldr	r2, [r7, #4]
 800cf14:	4413      	add	r3, r2
 800cf16:	3304      	adds	r3, #4
 800cf18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	2201      	movs	r2, #1
 800cf1e:	705a      	strb	r2, [r3, #1]
 800cf20:	e00f      	b.n	800cf42 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cf22:	78fb      	ldrb	r3, [r7, #3]
 800cf24:	f003 020f 	and.w	r2, r3, #15
 800cf28:	4613      	mov	r3, r2
 800cf2a:	00db      	lsls	r3, r3, #3
 800cf2c:	1a9b      	subs	r3, r3, r2
 800cf2e:	009b      	lsls	r3, r3, #2
 800cf30:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800cf34:	687a      	ldr	r2, [r7, #4]
 800cf36:	4413      	add	r3, r2
 800cf38:	3304      	adds	r3, #4
 800cf3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	2200      	movs	r2, #0
 800cf46:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cf48:	78fb      	ldrb	r3, [r7, #3]
 800cf4a:	f003 030f 	and.w	r3, r3, #15
 800cf4e:	b2da      	uxtb	r2, r3
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800cf5a:	2b01      	cmp	r3, #1
 800cf5c:	d101      	bne.n	800cf62 <HAL_PCD_EP_ClrStall+0x86>
 800cf5e:	2302      	movs	r3, #2
 800cf60:	e00e      	b.n	800cf80 <HAL_PCD_EP_ClrStall+0xa4>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	2201      	movs	r2, #1
 800cf66:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	68f9      	ldr	r1, [r7, #12]
 800cf70:	4618      	mov	r0, r3
 800cf72:	f003 fbf6 	bl	8010762 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800cf7e:	2300      	movs	r3, #0
}
 800cf80:	4618      	mov	r0, r3
 800cf82:	3710      	adds	r7, #16
 800cf84:	46bd      	mov	sp, r7
 800cf86:	bd80      	pop	{r7, pc}

0800cf88 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b08a      	sub	sp, #40	; 0x28
 800cf8c:	af02      	add	r7, sp, #8
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf98:	697b      	ldr	r3, [r7, #20]
 800cf9a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800cf9c:	683a      	ldr	r2, [r7, #0]
 800cf9e:	4613      	mov	r3, r2
 800cfa0:	00db      	lsls	r3, r3, #3
 800cfa2:	1a9b      	subs	r3, r3, r2
 800cfa4:	009b      	lsls	r3, r3, #2
 800cfa6:	3338      	adds	r3, #56	; 0x38
 800cfa8:	687a      	ldr	r2, [r7, #4]
 800cfaa:	4413      	add	r3, r2
 800cfac:	3304      	adds	r3, #4
 800cfae:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	699a      	ldr	r2, [r3, #24]
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	695b      	ldr	r3, [r3, #20]
 800cfb8:	429a      	cmp	r2, r3
 800cfba:	d901      	bls.n	800cfc0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800cfbc:	2301      	movs	r3, #1
 800cfbe:	e06c      	b.n	800d09a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	695a      	ldr	r2, [r3, #20]
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	699b      	ldr	r3, [r3, #24]
 800cfc8:	1ad3      	subs	r3, r2, r3
 800cfca:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	689b      	ldr	r3, [r3, #8]
 800cfd0:	69fa      	ldr	r2, [r7, #28]
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	d902      	bls.n	800cfdc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	689b      	ldr	r3, [r3, #8]
 800cfda:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800cfdc:	69fb      	ldr	r3, [r7, #28]
 800cfde:	3303      	adds	r3, #3
 800cfe0:	089b      	lsrs	r3, r3, #2
 800cfe2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cfe4:	e02b      	b.n	800d03e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	695a      	ldr	r2, [r3, #20]
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	699b      	ldr	r3, [r3, #24]
 800cfee:	1ad3      	subs	r3, r2, r3
 800cff0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	689b      	ldr	r3, [r3, #8]
 800cff6:	69fa      	ldr	r2, [r7, #28]
 800cff8:	429a      	cmp	r2, r3
 800cffa:	d902      	bls.n	800d002 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	689b      	ldr	r3, [r3, #8]
 800d000:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800d002:	69fb      	ldr	r3, [r7, #28]
 800d004:	3303      	adds	r3, #3
 800d006:	089b      	lsrs	r3, r3, #2
 800d008:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	68d9      	ldr	r1, [r3, #12]
 800d00e:	683b      	ldr	r3, [r7, #0]
 800d010:	b2da      	uxtb	r2, r3
 800d012:	69fb      	ldr	r3, [r7, #28]
 800d014:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d01a:	b2db      	uxtb	r3, r3
 800d01c:	9300      	str	r3, [sp, #0]
 800d01e:	4603      	mov	r3, r0
 800d020:	6978      	ldr	r0, [r7, #20]
 800d022:	f003 fad2 	bl	80105ca <USB_WritePacket>

    ep->xfer_buff  += len;
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	68da      	ldr	r2, [r3, #12]
 800d02a:	69fb      	ldr	r3, [r7, #28]
 800d02c:	441a      	add	r2, r3
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	699a      	ldr	r2, [r3, #24]
 800d036:	69fb      	ldr	r3, [r7, #28]
 800d038:	441a      	add	r2, r3
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	015a      	lsls	r2, r3, #5
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	4413      	add	r3, r2
 800d046:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d04a:	699b      	ldr	r3, [r3, #24]
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	69ba      	ldr	r2, [r7, #24]
 800d050:	429a      	cmp	r2, r3
 800d052:	d809      	bhi.n	800d068 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	699a      	ldr	r2, [r3, #24]
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d05c:	429a      	cmp	r2, r3
 800d05e:	d203      	bcs.n	800d068 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	695b      	ldr	r3, [r3, #20]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d1be      	bne.n	800cfe6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	695a      	ldr	r2, [r3, #20]
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	699b      	ldr	r3, [r3, #24]
 800d070:	429a      	cmp	r2, r3
 800d072:	d811      	bhi.n	800d098 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	f003 030f 	and.w	r3, r3, #15
 800d07a:	2201      	movs	r2, #1
 800d07c:	fa02 f303 	lsl.w	r3, r2, r3
 800d080:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d088:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	43db      	mvns	r3, r3
 800d08e:	6939      	ldr	r1, [r7, #16]
 800d090:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d094:	4013      	ands	r3, r2
 800d096:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800d098:	2300      	movs	r3, #0
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3720      	adds	r7, #32
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	bd80      	pop	{r7, pc}
	...

0800d0a4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b086      	sub	sp, #24
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	333c      	adds	r3, #60	; 0x3c
 800d0bc:	3304      	adds	r3, #4
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	015a      	lsls	r2, r3, #5
 800d0c6:	693b      	ldr	r3, [r7, #16]
 800d0c8:	4413      	add	r3, r2
 800d0ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0ce:	689b      	ldr	r3, [r3, #8]
 800d0d0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	691b      	ldr	r3, [r3, #16]
 800d0d6:	2b01      	cmp	r3, #1
 800d0d8:	f040 80a0 	bne.w	800d21c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	f003 0308 	and.w	r3, r3, #8
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d015      	beq.n	800d112 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	4a72      	ldr	r2, [pc, #456]	; (800d2b4 <PCD_EP_OutXfrComplete_int+0x210>)
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	f240 80dd 	bls.w	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	f000 80d7 	beq.w	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	015a      	lsls	r2, r3, #5
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	4413      	add	r3, r2
 800d104:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d108:	461a      	mov	r2, r3
 800d10a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d10e:	6093      	str	r3, [r2, #8]
 800d110:	e0cb      	b.n	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800d112:	68bb      	ldr	r3, [r7, #8]
 800d114:	f003 0320 	and.w	r3, r3, #32
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d009      	beq.n	800d130 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	015a      	lsls	r2, r3, #5
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	4413      	add	r3, r2
 800d124:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d128:	461a      	mov	r2, r3
 800d12a:	2320      	movs	r3, #32
 800d12c:	6093      	str	r3, [r2, #8]
 800d12e:	e0bc      	b.n	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800d136:	2b00      	cmp	r3, #0
 800d138:	f040 80b7 	bne.w	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	4a5d      	ldr	r2, [pc, #372]	; (800d2b4 <PCD_EP_OutXfrComplete_int+0x210>)
 800d140:	4293      	cmp	r3, r2
 800d142:	d90f      	bls.n	800d164 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d00a      	beq.n	800d164 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	015a      	lsls	r2, r3, #5
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	4413      	add	r3, r2
 800d156:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d15a:	461a      	mov	r2, r3
 800d15c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d160:	6093      	str	r3, [r2, #8]
 800d162:	e0a2      	b.n	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800d164:	6879      	ldr	r1, [r7, #4]
 800d166:	683a      	ldr	r2, [r7, #0]
 800d168:	4613      	mov	r3, r2
 800d16a:	00db      	lsls	r3, r3, #3
 800d16c:	1a9b      	subs	r3, r3, r2
 800d16e:	009b      	lsls	r3, r3, #2
 800d170:	440b      	add	r3, r1
 800d172:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800d176:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	0159      	lsls	r1, r3, #5
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	440b      	add	r3, r1
 800d180:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d184:	691b      	ldr	r3, [r3, #16]
 800d186:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800d18a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	683a      	ldr	r2, [r7, #0]
 800d190:	4613      	mov	r3, r2
 800d192:	00db      	lsls	r3, r3, #3
 800d194:	1a9b      	subs	r3, r3, r2
 800d196:	009b      	lsls	r3, r3, #2
 800d198:	4403      	add	r3, r0
 800d19a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800d19e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800d1a0:	6879      	ldr	r1, [r7, #4]
 800d1a2:	683a      	ldr	r2, [r7, #0]
 800d1a4:	4613      	mov	r3, r2
 800d1a6:	00db      	lsls	r3, r3, #3
 800d1a8:	1a9b      	subs	r3, r3, r2
 800d1aa:	009b      	lsls	r3, r3, #2
 800d1ac:	440b      	add	r3, r1
 800d1ae:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d1b2:	6819      	ldr	r1, [r3, #0]
 800d1b4:	6878      	ldr	r0, [r7, #4]
 800d1b6:	683a      	ldr	r2, [r7, #0]
 800d1b8:	4613      	mov	r3, r2
 800d1ba:	00db      	lsls	r3, r3, #3
 800d1bc:	1a9b      	subs	r3, r3, r2
 800d1be:	009b      	lsls	r3, r3, #2
 800d1c0:	4403      	add	r3, r0
 800d1c2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	4419      	add	r1, r3
 800d1ca:	6878      	ldr	r0, [r7, #4]
 800d1cc:	683a      	ldr	r2, [r7, #0]
 800d1ce:	4613      	mov	r3, r2
 800d1d0:	00db      	lsls	r3, r3, #3
 800d1d2:	1a9b      	subs	r3, r3, r2
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	4403      	add	r3, r0
 800d1d8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d1dc:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d114      	bne.n	800d20e <PCD_EP_OutXfrComplete_int+0x16a>
 800d1e4:	6879      	ldr	r1, [r7, #4]
 800d1e6:	683a      	ldr	r2, [r7, #0]
 800d1e8:	4613      	mov	r3, r2
 800d1ea:	00db      	lsls	r3, r3, #3
 800d1ec:	1a9b      	subs	r3, r3, r2
 800d1ee:	009b      	lsls	r3, r3, #2
 800d1f0:	440b      	add	r3, r1
 800d1f2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d108      	bne.n	800d20e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	6818      	ldr	r0, [r3, #0]
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d206:	461a      	mov	r2, r3
 800d208:	2101      	movs	r1, #1
 800d20a:	f003 fc3d 	bl	8010a88 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	b2db      	uxtb	r3, r3
 800d212:	4619      	mov	r1, r3
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f008 fa33 	bl	8015680 <HAL_PCD_DataOutStageCallback>
 800d21a:	e046      	b.n	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	4a26      	ldr	r2, [pc, #152]	; (800d2b8 <PCD_EP_OutXfrComplete_int+0x214>)
 800d220:	4293      	cmp	r3, r2
 800d222:	d124      	bne.n	800d26e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d00a      	beq.n	800d244 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	015a      	lsls	r2, r3, #5
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	4413      	add	r3, r2
 800d236:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d23a:	461a      	mov	r2, r3
 800d23c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d240:	6093      	str	r3, [r2, #8]
 800d242:	e032      	b.n	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	f003 0320 	and.w	r3, r3, #32
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d008      	beq.n	800d260 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	015a      	lsls	r2, r3, #5
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	4413      	add	r3, r2
 800d256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d25a:	461a      	mov	r2, r3
 800d25c:	2320      	movs	r3, #32
 800d25e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	b2db      	uxtb	r3, r3
 800d264:	4619      	mov	r1, r3
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f008 fa0a 	bl	8015680 <HAL_PCD_DataOutStageCallback>
 800d26c:	e01d      	b.n	800d2aa <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d26e:	683b      	ldr	r3, [r7, #0]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d114      	bne.n	800d29e <PCD_EP_OutXfrComplete_int+0x1fa>
 800d274:	6879      	ldr	r1, [r7, #4]
 800d276:	683a      	ldr	r2, [r7, #0]
 800d278:	4613      	mov	r3, r2
 800d27a:	00db      	lsls	r3, r3, #3
 800d27c:	1a9b      	subs	r3, r3, r2
 800d27e:	009b      	lsls	r3, r3, #2
 800d280:	440b      	add	r3, r1
 800d282:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d108      	bne.n	800d29e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	6818      	ldr	r0, [r3, #0]
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d296:	461a      	mov	r2, r3
 800d298:	2100      	movs	r1, #0
 800d29a:	f003 fbf5 	bl	8010a88 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	b2db      	uxtb	r3, r3
 800d2a2:	4619      	mov	r1, r3
 800d2a4:	6878      	ldr	r0, [r7, #4]
 800d2a6:	f008 f9eb 	bl	8015680 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800d2aa:	2300      	movs	r3, #0
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3718      	adds	r7, #24
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}
 800d2b4:	4f54300a 	.word	0x4f54300a
 800d2b8:	4f54310a 	.word	0x4f54310a

0800d2bc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b086      	sub	sp, #24
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
 800d2c4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2cc:	697b      	ldr	r3, [r7, #20]
 800d2ce:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d2d0:	697b      	ldr	r3, [r7, #20]
 800d2d2:	333c      	adds	r3, #60	; 0x3c
 800d2d4:	3304      	adds	r3, #4
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	015a      	lsls	r2, r3, #5
 800d2de:	693b      	ldr	r3, [r7, #16]
 800d2e0:	4413      	add	r3, r2
 800d2e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2e6:	689b      	ldr	r3, [r3, #8]
 800d2e8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	4a15      	ldr	r2, [pc, #84]	; (800d344 <PCD_EP_OutSetupPacket_int+0x88>)
 800d2ee:	4293      	cmp	r3, r2
 800d2f0:	d90e      	bls.n	800d310 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d2f2:	68bb      	ldr	r3, [r7, #8]
 800d2f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d009      	beq.n	800d310 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	015a      	lsls	r2, r3, #5
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	4413      	add	r3, r2
 800d304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d308:	461a      	mov	r2, r3
 800d30a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d30e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f008 f9a3 	bl	801565c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	4a0a      	ldr	r2, [pc, #40]	; (800d344 <PCD_EP_OutSetupPacket_int+0x88>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d90c      	bls.n	800d338 <PCD_EP_OutSetupPacket_int+0x7c>
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	691b      	ldr	r3, [r3, #16]
 800d322:	2b01      	cmp	r3, #1
 800d324:	d108      	bne.n	800d338 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	6818      	ldr	r0, [r3, #0]
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d330:	461a      	mov	r2, r3
 800d332:	2101      	movs	r1, #1
 800d334:	f003 fba8 	bl	8010a88 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800d338:	2300      	movs	r3, #0
}
 800d33a:	4618      	mov	r0, r3
 800d33c:	3718      	adds	r7, #24
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}
 800d342:	bf00      	nop
 800d344:	4f54300a 	.word	0x4f54300a

0800d348 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d348:	b480      	push	{r7}
 800d34a:	b085      	sub	sp, #20
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
 800d350:	460b      	mov	r3, r1
 800d352:	70fb      	strb	r3, [r7, #3]
 800d354:	4613      	mov	r3, r2
 800d356:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d35e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800d360:	78fb      	ldrb	r3, [r7, #3]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d107      	bne.n	800d376 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800d366:	883b      	ldrh	r3, [r7, #0]
 800d368:	0419      	lsls	r1, r3, #16
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	68ba      	ldr	r2, [r7, #8]
 800d370:	430a      	orrs	r2, r1
 800d372:	629a      	str	r2, [r3, #40]	; 0x28
 800d374:	e028      	b.n	800d3c8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d37c:	0c1b      	lsrs	r3, r3, #16
 800d37e:	68ba      	ldr	r2, [r7, #8]
 800d380:	4413      	add	r3, r2
 800d382:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d384:	2300      	movs	r3, #0
 800d386:	73fb      	strb	r3, [r7, #15]
 800d388:	e00d      	b.n	800d3a6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681a      	ldr	r2, [r3, #0]
 800d38e:	7bfb      	ldrb	r3, [r7, #15]
 800d390:	3340      	adds	r3, #64	; 0x40
 800d392:	009b      	lsls	r3, r3, #2
 800d394:	4413      	add	r3, r2
 800d396:	685b      	ldr	r3, [r3, #4]
 800d398:	0c1b      	lsrs	r3, r3, #16
 800d39a:	68ba      	ldr	r2, [r7, #8]
 800d39c:	4413      	add	r3, r2
 800d39e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d3a0:	7bfb      	ldrb	r3, [r7, #15]
 800d3a2:	3301      	adds	r3, #1
 800d3a4:	73fb      	strb	r3, [r7, #15]
 800d3a6:	7bfa      	ldrb	r2, [r7, #15]
 800d3a8:	78fb      	ldrb	r3, [r7, #3]
 800d3aa:	3b01      	subs	r3, #1
 800d3ac:	429a      	cmp	r2, r3
 800d3ae:	d3ec      	bcc.n	800d38a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d3b0:	883b      	ldrh	r3, [r7, #0]
 800d3b2:	0418      	lsls	r0, r3, #16
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	6819      	ldr	r1, [r3, #0]
 800d3b8:	78fb      	ldrb	r3, [r7, #3]
 800d3ba:	3b01      	subs	r3, #1
 800d3bc:	68ba      	ldr	r2, [r7, #8]
 800d3be:	4302      	orrs	r2, r0
 800d3c0:	3340      	adds	r3, #64	; 0x40
 800d3c2:	009b      	lsls	r3, r3, #2
 800d3c4:	440b      	add	r3, r1
 800d3c6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d3c8:	2300      	movs	r3, #0
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	3714      	adds	r7, #20
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d4:	4770      	bx	lr

0800d3d6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d3d6:	b480      	push	{r7}
 800d3d8:	b083      	sub	sp, #12
 800d3da:	af00      	add	r7, sp, #0
 800d3dc:	6078      	str	r0, [r7, #4]
 800d3de:	460b      	mov	r3, r1
 800d3e0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	887a      	ldrh	r2, [r7, #2]
 800d3e8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800d3ea:	2300      	movs	r3, #0
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	370c      	adds	r7, #12
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f6:	4770      	bx	lr

0800d3f8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	b083      	sub	sp, #12
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	460b      	mov	r3, r1
 800d402:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d404:	bf00      	nop
 800d406:	370c      	adds	r7, #12
 800d408:	46bd      	mov	sp, r7
 800d40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40e:	4770      	bx	lr

0800d410 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b086      	sub	sp, #24
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d101      	bne.n	800d422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d41e:	2301      	movs	r3, #1
 800d420:	e25b      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	f003 0301 	and.w	r3, r3, #1
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d075      	beq.n	800d51a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d42e:	4ba3      	ldr	r3, [pc, #652]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d430:	689b      	ldr	r3, [r3, #8]
 800d432:	f003 030c 	and.w	r3, r3, #12
 800d436:	2b04      	cmp	r3, #4
 800d438:	d00c      	beq.n	800d454 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d43a:	4ba0      	ldr	r3, [pc, #640]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d43c:	689b      	ldr	r3, [r3, #8]
 800d43e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d442:	2b08      	cmp	r3, #8
 800d444:	d112      	bne.n	800d46c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d446:	4b9d      	ldr	r3, [pc, #628]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d448:	685b      	ldr	r3, [r3, #4]
 800d44a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d44e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d452:	d10b      	bne.n	800d46c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d454:	4b99      	ldr	r3, [pc, #612]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d05b      	beq.n	800d518 <HAL_RCC_OscConfig+0x108>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	685b      	ldr	r3, [r3, #4]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d157      	bne.n	800d518 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d468:	2301      	movs	r3, #1
 800d46a:	e236      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	685b      	ldr	r3, [r3, #4]
 800d470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d474:	d106      	bne.n	800d484 <HAL_RCC_OscConfig+0x74>
 800d476:	4b91      	ldr	r3, [pc, #580]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	4a90      	ldr	r2, [pc, #576]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d47c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d480:	6013      	str	r3, [r2, #0]
 800d482:	e01d      	b.n	800d4c0 <HAL_RCC_OscConfig+0xb0>
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	685b      	ldr	r3, [r3, #4]
 800d488:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d48c:	d10c      	bne.n	800d4a8 <HAL_RCC_OscConfig+0x98>
 800d48e:	4b8b      	ldr	r3, [pc, #556]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	4a8a      	ldr	r2, [pc, #552]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d494:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d498:	6013      	str	r3, [r2, #0]
 800d49a:	4b88      	ldr	r3, [pc, #544]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	4a87      	ldr	r2, [pc, #540]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d4a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d4a4:	6013      	str	r3, [r2, #0]
 800d4a6:	e00b      	b.n	800d4c0 <HAL_RCC_OscConfig+0xb0>
 800d4a8:	4b84      	ldr	r3, [pc, #528]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	4a83      	ldr	r2, [pc, #524]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d4ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d4b2:	6013      	str	r3, [r2, #0]
 800d4b4:	4b81      	ldr	r3, [pc, #516]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	4a80      	ldr	r2, [pc, #512]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d4ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d4be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	685b      	ldr	r3, [r3, #4]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d013      	beq.n	800d4f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d4c8:	f7fd ff60 	bl	800b38c <HAL_GetTick>
 800d4cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d4ce:	e008      	b.n	800d4e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d4d0:	f7fd ff5c 	bl	800b38c <HAL_GetTick>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	1ad3      	subs	r3, r2, r3
 800d4da:	2b64      	cmp	r3, #100	; 0x64
 800d4dc:	d901      	bls.n	800d4e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d4de:	2303      	movs	r3, #3
 800d4e0:	e1fb      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d4e2:	4b76      	ldr	r3, [pc, #472]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d0f0      	beq.n	800d4d0 <HAL_RCC_OscConfig+0xc0>
 800d4ee:	e014      	b.n	800d51a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d4f0:	f7fd ff4c 	bl	800b38c <HAL_GetTick>
 800d4f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d4f6:	e008      	b.n	800d50a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d4f8:	f7fd ff48 	bl	800b38c <HAL_GetTick>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	693b      	ldr	r3, [r7, #16]
 800d500:	1ad3      	subs	r3, r2, r3
 800d502:	2b64      	cmp	r3, #100	; 0x64
 800d504:	d901      	bls.n	800d50a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d506:	2303      	movs	r3, #3
 800d508:	e1e7      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d50a:	4b6c      	ldr	r3, [pc, #432]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d512:	2b00      	cmp	r3, #0
 800d514:	d1f0      	bne.n	800d4f8 <HAL_RCC_OscConfig+0xe8>
 800d516:	e000      	b.n	800d51a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d518:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f003 0302 	and.w	r3, r3, #2
 800d522:	2b00      	cmp	r3, #0
 800d524:	d063      	beq.n	800d5ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d526:	4b65      	ldr	r3, [pc, #404]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d528:	689b      	ldr	r3, [r3, #8]
 800d52a:	f003 030c 	and.w	r3, r3, #12
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d00b      	beq.n	800d54a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d532:	4b62      	ldr	r3, [pc, #392]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d534:	689b      	ldr	r3, [r3, #8]
 800d536:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d53a:	2b08      	cmp	r3, #8
 800d53c:	d11c      	bne.n	800d578 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d53e:	4b5f      	ldr	r3, [pc, #380]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d540:	685b      	ldr	r3, [r3, #4]
 800d542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d546:	2b00      	cmp	r3, #0
 800d548:	d116      	bne.n	800d578 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d54a:	4b5c      	ldr	r3, [pc, #368]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f003 0302 	and.w	r3, r3, #2
 800d552:	2b00      	cmp	r3, #0
 800d554:	d005      	beq.n	800d562 <HAL_RCC_OscConfig+0x152>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	68db      	ldr	r3, [r3, #12]
 800d55a:	2b01      	cmp	r3, #1
 800d55c:	d001      	beq.n	800d562 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d55e:	2301      	movs	r3, #1
 800d560:	e1bb      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d562:	4b56      	ldr	r3, [pc, #344]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	691b      	ldr	r3, [r3, #16]
 800d56e:	00db      	lsls	r3, r3, #3
 800d570:	4952      	ldr	r1, [pc, #328]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d572:	4313      	orrs	r3, r2
 800d574:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d576:	e03a      	b.n	800d5ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	68db      	ldr	r3, [r3, #12]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d020      	beq.n	800d5c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d580:	4b4f      	ldr	r3, [pc, #316]	; (800d6c0 <HAL_RCC_OscConfig+0x2b0>)
 800d582:	2201      	movs	r2, #1
 800d584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d586:	f7fd ff01 	bl	800b38c <HAL_GetTick>
 800d58a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d58c:	e008      	b.n	800d5a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d58e:	f7fd fefd 	bl	800b38c <HAL_GetTick>
 800d592:	4602      	mov	r2, r0
 800d594:	693b      	ldr	r3, [r7, #16]
 800d596:	1ad3      	subs	r3, r2, r3
 800d598:	2b02      	cmp	r3, #2
 800d59a:	d901      	bls.n	800d5a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d59c:	2303      	movs	r3, #3
 800d59e:	e19c      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d5a0:	4b46      	ldr	r3, [pc, #280]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	f003 0302 	and.w	r3, r3, #2
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d0f0      	beq.n	800d58e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d5ac:	4b43      	ldr	r3, [pc, #268]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	691b      	ldr	r3, [r3, #16]
 800d5b8:	00db      	lsls	r3, r3, #3
 800d5ba:	4940      	ldr	r1, [pc, #256]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d5bc:	4313      	orrs	r3, r2
 800d5be:	600b      	str	r3, [r1, #0]
 800d5c0:	e015      	b.n	800d5ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d5c2:	4b3f      	ldr	r3, [pc, #252]	; (800d6c0 <HAL_RCC_OscConfig+0x2b0>)
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5c8:	f7fd fee0 	bl	800b38c <HAL_GetTick>
 800d5cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d5ce:	e008      	b.n	800d5e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d5d0:	f7fd fedc 	bl	800b38c <HAL_GetTick>
 800d5d4:	4602      	mov	r2, r0
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	1ad3      	subs	r3, r2, r3
 800d5da:	2b02      	cmp	r3, #2
 800d5dc:	d901      	bls.n	800d5e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d5de:	2303      	movs	r3, #3
 800d5e0:	e17b      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d5e2:	4b36      	ldr	r3, [pc, #216]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	f003 0302 	and.w	r3, r3, #2
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d1f0      	bne.n	800d5d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	f003 0308 	and.w	r3, r3, #8
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d030      	beq.n	800d65c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	695b      	ldr	r3, [r3, #20]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d016      	beq.n	800d630 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d602:	4b30      	ldr	r3, [pc, #192]	; (800d6c4 <HAL_RCC_OscConfig+0x2b4>)
 800d604:	2201      	movs	r2, #1
 800d606:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d608:	f7fd fec0 	bl	800b38c <HAL_GetTick>
 800d60c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d60e:	e008      	b.n	800d622 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d610:	f7fd febc 	bl	800b38c <HAL_GetTick>
 800d614:	4602      	mov	r2, r0
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	1ad3      	subs	r3, r2, r3
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	d901      	bls.n	800d622 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d61e:	2303      	movs	r3, #3
 800d620:	e15b      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d622:	4b26      	ldr	r3, [pc, #152]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d626:	f003 0302 	and.w	r3, r3, #2
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d0f0      	beq.n	800d610 <HAL_RCC_OscConfig+0x200>
 800d62e:	e015      	b.n	800d65c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d630:	4b24      	ldr	r3, [pc, #144]	; (800d6c4 <HAL_RCC_OscConfig+0x2b4>)
 800d632:	2200      	movs	r2, #0
 800d634:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d636:	f7fd fea9 	bl	800b38c <HAL_GetTick>
 800d63a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d63c:	e008      	b.n	800d650 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d63e:	f7fd fea5 	bl	800b38c <HAL_GetTick>
 800d642:	4602      	mov	r2, r0
 800d644:	693b      	ldr	r3, [r7, #16]
 800d646:	1ad3      	subs	r3, r2, r3
 800d648:	2b02      	cmp	r3, #2
 800d64a:	d901      	bls.n	800d650 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d64c:	2303      	movs	r3, #3
 800d64e:	e144      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d650:	4b1a      	ldr	r3, [pc, #104]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d654:	f003 0302 	and.w	r3, r3, #2
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d1f0      	bne.n	800d63e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	f003 0304 	and.w	r3, r3, #4
 800d664:	2b00      	cmp	r3, #0
 800d666:	f000 80a0 	beq.w	800d7aa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d66a:	2300      	movs	r3, #0
 800d66c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d66e:	4b13      	ldr	r3, [pc, #76]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d676:	2b00      	cmp	r3, #0
 800d678:	d10f      	bne.n	800d69a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d67a:	2300      	movs	r3, #0
 800d67c:	60bb      	str	r3, [r7, #8]
 800d67e:	4b0f      	ldr	r3, [pc, #60]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d682:	4a0e      	ldr	r2, [pc, #56]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d688:	6413      	str	r3, [r2, #64]	; 0x40
 800d68a:	4b0c      	ldr	r3, [pc, #48]	; (800d6bc <HAL_RCC_OscConfig+0x2ac>)
 800d68c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d68e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d692:	60bb      	str	r3, [r7, #8]
 800d694:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d696:	2301      	movs	r3, #1
 800d698:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d69a:	4b0b      	ldr	r3, [pc, #44]	; (800d6c8 <HAL_RCC_OscConfig+0x2b8>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d121      	bne.n	800d6ea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d6a6:	4b08      	ldr	r3, [pc, #32]	; (800d6c8 <HAL_RCC_OscConfig+0x2b8>)
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	4a07      	ldr	r2, [pc, #28]	; (800d6c8 <HAL_RCC_OscConfig+0x2b8>)
 800d6ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d6b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d6b2:	f7fd fe6b 	bl	800b38c <HAL_GetTick>
 800d6b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d6b8:	e011      	b.n	800d6de <HAL_RCC_OscConfig+0x2ce>
 800d6ba:	bf00      	nop
 800d6bc:	40023800 	.word	0x40023800
 800d6c0:	42470000 	.word	0x42470000
 800d6c4:	42470e80 	.word	0x42470e80
 800d6c8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d6cc:	f7fd fe5e 	bl	800b38c <HAL_GetTick>
 800d6d0:	4602      	mov	r2, r0
 800d6d2:	693b      	ldr	r3, [r7, #16]
 800d6d4:	1ad3      	subs	r3, r2, r3
 800d6d6:	2b02      	cmp	r3, #2
 800d6d8:	d901      	bls.n	800d6de <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800d6da:	2303      	movs	r3, #3
 800d6dc:	e0fd      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d6de:	4b81      	ldr	r3, [pc, #516]	; (800d8e4 <HAL_RCC_OscConfig+0x4d4>)
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d0f0      	beq.n	800d6cc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	689b      	ldr	r3, [r3, #8]
 800d6ee:	2b01      	cmp	r3, #1
 800d6f0:	d106      	bne.n	800d700 <HAL_RCC_OscConfig+0x2f0>
 800d6f2:	4b7d      	ldr	r3, [pc, #500]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d6f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6f6:	4a7c      	ldr	r2, [pc, #496]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d6f8:	f043 0301 	orr.w	r3, r3, #1
 800d6fc:	6713      	str	r3, [r2, #112]	; 0x70
 800d6fe:	e01c      	b.n	800d73a <HAL_RCC_OscConfig+0x32a>
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	689b      	ldr	r3, [r3, #8]
 800d704:	2b05      	cmp	r3, #5
 800d706:	d10c      	bne.n	800d722 <HAL_RCC_OscConfig+0x312>
 800d708:	4b77      	ldr	r3, [pc, #476]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d70a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d70c:	4a76      	ldr	r2, [pc, #472]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d70e:	f043 0304 	orr.w	r3, r3, #4
 800d712:	6713      	str	r3, [r2, #112]	; 0x70
 800d714:	4b74      	ldr	r3, [pc, #464]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d718:	4a73      	ldr	r2, [pc, #460]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d71a:	f043 0301 	orr.w	r3, r3, #1
 800d71e:	6713      	str	r3, [r2, #112]	; 0x70
 800d720:	e00b      	b.n	800d73a <HAL_RCC_OscConfig+0x32a>
 800d722:	4b71      	ldr	r3, [pc, #452]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d726:	4a70      	ldr	r2, [pc, #448]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d728:	f023 0301 	bic.w	r3, r3, #1
 800d72c:	6713      	str	r3, [r2, #112]	; 0x70
 800d72e:	4b6e      	ldr	r3, [pc, #440]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d732:	4a6d      	ldr	r2, [pc, #436]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d734:	f023 0304 	bic.w	r3, r3, #4
 800d738:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	689b      	ldr	r3, [r3, #8]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d015      	beq.n	800d76e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d742:	f7fd fe23 	bl	800b38c <HAL_GetTick>
 800d746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d748:	e00a      	b.n	800d760 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d74a:	f7fd fe1f 	bl	800b38c <HAL_GetTick>
 800d74e:	4602      	mov	r2, r0
 800d750:	693b      	ldr	r3, [r7, #16]
 800d752:	1ad3      	subs	r3, r2, r3
 800d754:	f241 3288 	movw	r2, #5000	; 0x1388
 800d758:	4293      	cmp	r3, r2
 800d75a:	d901      	bls.n	800d760 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800d75c:	2303      	movs	r3, #3
 800d75e:	e0bc      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d760:	4b61      	ldr	r3, [pc, #388]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d764:	f003 0302 	and.w	r3, r3, #2
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d0ee      	beq.n	800d74a <HAL_RCC_OscConfig+0x33a>
 800d76c:	e014      	b.n	800d798 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d76e:	f7fd fe0d 	bl	800b38c <HAL_GetTick>
 800d772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d774:	e00a      	b.n	800d78c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d776:	f7fd fe09 	bl	800b38c <HAL_GetTick>
 800d77a:	4602      	mov	r2, r0
 800d77c:	693b      	ldr	r3, [r7, #16]
 800d77e:	1ad3      	subs	r3, r2, r3
 800d780:	f241 3288 	movw	r2, #5000	; 0x1388
 800d784:	4293      	cmp	r3, r2
 800d786:	d901      	bls.n	800d78c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800d788:	2303      	movs	r3, #3
 800d78a:	e0a6      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d78c:	4b56      	ldr	r3, [pc, #344]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d78e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d790:	f003 0302 	and.w	r3, r3, #2
 800d794:	2b00      	cmp	r3, #0
 800d796:	d1ee      	bne.n	800d776 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d798:	7dfb      	ldrb	r3, [r7, #23]
 800d79a:	2b01      	cmp	r3, #1
 800d79c:	d105      	bne.n	800d7aa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d79e:	4b52      	ldr	r3, [pc, #328]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d7a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7a2:	4a51      	ldr	r2, [pc, #324]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d7a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d7a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	699b      	ldr	r3, [r3, #24]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	f000 8092 	beq.w	800d8d8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d7b4:	4b4c      	ldr	r3, [pc, #304]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d7b6:	689b      	ldr	r3, [r3, #8]
 800d7b8:	f003 030c 	and.w	r3, r3, #12
 800d7bc:	2b08      	cmp	r3, #8
 800d7be:	d05c      	beq.n	800d87a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	699b      	ldr	r3, [r3, #24]
 800d7c4:	2b02      	cmp	r3, #2
 800d7c6:	d141      	bne.n	800d84c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d7c8:	4b48      	ldr	r3, [pc, #288]	; (800d8ec <HAL_RCC_OscConfig+0x4dc>)
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d7ce:	f7fd fddd 	bl	800b38c <HAL_GetTick>
 800d7d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d7d4:	e008      	b.n	800d7e8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d7d6:	f7fd fdd9 	bl	800b38c <HAL_GetTick>
 800d7da:	4602      	mov	r2, r0
 800d7dc:	693b      	ldr	r3, [r7, #16]
 800d7de:	1ad3      	subs	r3, r2, r3
 800d7e0:	2b02      	cmp	r3, #2
 800d7e2:	d901      	bls.n	800d7e8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800d7e4:	2303      	movs	r3, #3
 800d7e6:	e078      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d7e8:	4b3f      	ldr	r3, [pc, #252]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d1f0      	bne.n	800d7d6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	69da      	ldr	r2, [r3, #28]
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	6a1b      	ldr	r3, [r3, #32]
 800d7fc:	431a      	orrs	r2, r3
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d802:	019b      	lsls	r3, r3, #6
 800d804:	431a      	orrs	r2, r3
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d80a:	085b      	lsrs	r3, r3, #1
 800d80c:	3b01      	subs	r3, #1
 800d80e:	041b      	lsls	r3, r3, #16
 800d810:	431a      	orrs	r2, r3
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d816:	061b      	lsls	r3, r3, #24
 800d818:	4933      	ldr	r1, [pc, #204]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d81a:	4313      	orrs	r3, r2
 800d81c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d81e:	4b33      	ldr	r3, [pc, #204]	; (800d8ec <HAL_RCC_OscConfig+0x4dc>)
 800d820:	2201      	movs	r2, #1
 800d822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d824:	f7fd fdb2 	bl	800b38c <HAL_GetTick>
 800d828:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d82a:	e008      	b.n	800d83e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d82c:	f7fd fdae 	bl	800b38c <HAL_GetTick>
 800d830:	4602      	mov	r2, r0
 800d832:	693b      	ldr	r3, [r7, #16]
 800d834:	1ad3      	subs	r3, r2, r3
 800d836:	2b02      	cmp	r3, #2
 800d838:	d901      	bls.n	800d83e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800d83a:	2303      	movs	r3, #3
 800d83c:	e04d      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d83e:	4b2a      	ldr	r3, [pc, #168]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d846:	2b00      	cmp	r3, #0
 800d848:	d0f0      	beq.n	800d82c <HAL_RCC_OscConfig+0x41c>
 800d84a:	e045      	b.n	800d8d8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d84c:	4b27      	ldr	r3, [pc, #156]	; (800d8ec <HAL_RCC_OscConfig+0x4dc>)
 800d84e:	2200      	movs	r2, #0
 800d850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d852:	f7fd fd9b 	bl	800b38c <HAL_GetTick>
 800d856:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d858:	e008      	b.n	800d86c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d85a:	f7fd fd97 	bl	800b38c <HAL_GetTick>
 800d85e:	4602      	mov	r2, r0
 800d860:	693b      	ldr	r3, [r7, #16]
 800d862:	1ad3      	subs	r3, r2, r3
 800d864:	2b02      	cmp	r3, #2
 800d866:	d901      	bls.n	800d86c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800d868:	2303      	movs	r3, #3
 800d86a:	e036      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d86c:	4b1e      	ldr	r3, [pc, #120]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d874:	2b00      	cmp	r3, #0
 800d876:	d1f0      	bne.n	800d85a <HAL_RCC_OscConfig+0x44a>
 800d878:	e02e      	b.n	800d8d8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	699b      	ldr	r3, [r3, #24]
 800d87e:	2b01      	cmp	r3, #1
 800d880:	d101      	bne.n	800d886 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800d882:	2301      	movs	r3, #1
 800d884:	e029      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d886:	4b18      	ldr	r3, [pc, #96]	; (800d8e8 <HAL_RCC_OscConfig+0x4d8>)
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	69db      	ldr	r3, [r3, #28]
 800d896:	429a      	cmp	r2, r3
 800d898:	d11c      	bne.n	800d8d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	d115      	bne.n	800d8d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d8a8:	68fa      	ldr	r2, [r7, #12]
 800d8aa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d8ae:	4013      	ands	r3, r2
 800d8b0:	687a      	ldr	r2, [r7, #4]
 800d8b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d8b4:	4293      	cmp	r3, r2
 800d8b6:	d10d      	bne.n	800d8d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d106      	bne.n	800d8d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d8d0:	429a      	cmp	r2, r3
 800d8d2:	d001      	beq.n	800d8d8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e000      	b.n	800d8da <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800d8d8:	2300      	movs	r3, #0
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3718      	adds	r7, #24
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}
 800d8e2:	bf00      	nop
 800d8e4:	40007000 	.word	0x40007000
 800d8e8:	40023800 	.word	0x40023800
 800d8ec:	42470060 	.word	0x42470060

0800d8f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b084      	sub	sp, #16
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
 800d8f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d101      	bne.n	800d904 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d900:	2301      	movs	r3, #1
 800d902:	e0cc      	b.n	800da9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d904:	4b68      	ldr	r3, [pc, #416]	; (800daa8 <HAL_RCC_ClockConfig+0x1b8>)
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	f003 030f 	and.w	r3, r3, #15
 800d90c:	683a      	ldr	r2, [r7, #0]
 800d90e:	429a      	cmp	r2, r3
 800d910:	d90c      	bls.n	800d92c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d912:	4b65      	ldr	r3, [pc, #404]	; (800daa8 <HAL_RCC_ClockConfig+0x1b8>)
 800d914:	683a      	ldr	r2, [r7, #0]
 800d916:	b2d2      	uxtb	r2, r2
 800d918:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d91a:	4b63      	ldr	r3, [pc, #396]	; (800daa8 <HAL_RCC_ClockConfig+0x1b8>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	f003 030f 	and.w	r3, r3, #15
 800d922:	683a      	ldr	r2, [r7, #0]
 800d924:	429a      	cmp	r2, r3
 800d926:	d001      	beq.n	800d92c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d928:	2301      	movs	r3, #1
 800d92a:	e0b8      	b.n	800da9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	f003 0302 	and.w	r3, r3, #2
 800d934:	2b00      	cmp	r3, #0
 800d936:	d020      	beq.n	800d97a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	f003 0304 	and.w	r3, r3, #4
 800d940:	2b00      	cmp	r3, #0
 800d942:	d005      	beq.n	800d950 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d944:	4b59      	ldr	r3, [pc, #356]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d946:	689b      	ldr	r3, [r3, #8]
 800d948:	4a58      	ldr	r2, [pc, #352]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d94a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800d94e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	f003 0308 	and.w	r3, r3, #8
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d005      	beq.n	800d968 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d95c:	4b53      	ldr	r3, [pc, #332]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d95e:	689b      	ldr	r3, [r3, #8]
 800d960:	4a52      	ldr	r2, [pc, #328]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d962:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800d966:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d968:	4b50      	ldr	r3, [pc, #320]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d96a:	689b      	ldr	r3, [r3, #8]
 800d96c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	689b      	ldr	r3, [r3, #8]
 800d974:	494d      	ldr	r1, [pc, #308]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d976:	4313      	orrs	r3, r2
 800d978:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f003 0301 	and.w	r3, r3, #1
 800d982:	2b00      	cmp	r3, #0
 800d984:	d044      	beq.n	800da10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	685b      	ldr	r3, [r3, #4]
 800d98a:	2b01      	cmp	r3, #1
 800d98c:	d107      	bne.n	800d99e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d98e:	4b47      	ldr	r3, [pc, #284]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d996:	2b00      	cmp	r3, #0
 800d998:	d119      	bne.n	800d9ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d99a:	2301      	movs	r3, #1
 800d99c:	e07f      	b.n	800da9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	685b      	ldr	r3, [r3, #4]
 800d9a2:	2b02      	cmp	r3, #2
 800d9a4:	d003      	beq.n	800d9ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d9aa:	2b03      	cmp	r3, #3
 800d9ac:	d107      	bne.n	800d9be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d9ae:	4b3f      	ldr	r3, [pc, #252]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d109      	bne.n	800d9ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	e06f      	b.n	800da9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d9be:	4b3b      	ldr	r3, [pc, #236]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f003 0302 	and.w	r3, r3, #2
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d101      	bne.n	800d9ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	e067      	b.n	800da9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d9ce:	4b37      	ldr	r3, [pc, #220]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d9d0:	689b      	ldr	r3, [r3, #8]
 800d9d2:	f023 0203 	bic.w	r2, r3, #3
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	685b      	ldr	r3, [r3, #4]
 800d9da:	4934      	ldr	r1, [pc, #208]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800d9dc:	4313      	orrs	r3, r2
 800d9de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d9e0:	f7fd fcd4 	bl	800b38c <HAL_GetTick>
 800d9e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d9e6:	e00a      	b.n	800d9fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d9e8:	f7fd fcd0 	bl	800b38c <HAL_GetTick>
 800d9ec:	4602      	mov	r2, r0
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	1ad3      	subs	r3, r2, r3
 800d9f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800d9f6:	4293      	cmp	r3, r2
 800d9f8:	d901      	bls.n	800d9fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d9fa:	2303      	movs	r3, #3
 800d9fc:	e04f      	b.n	800da9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d9fe:	4b2b      	ldr	r3, [pc, #172]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800da00:	689b      	ldr	r3, [r3, #8]
 800da02:	f003 020c 	and.w	r2, r3, #12
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	685b      	ldr	r3, [r3, #4]
 800da0a:	009b      	lsls	r3, r3, #2
 800da0c:	429a      	cmp	r2, r3
 800da0e:	d1eb      	bne.n	800d9e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800da10:	4b25      	ldr	r3, [pc, #148]	; (800daa8 <HAL_RCC_ClockConfig+0x1b8>)
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	f003 030f 	and.w	r3, r3, #15
 800da18:	683a      	ldr	r2, [r7, #0]
 800da1a:	429a      	cmp	r2, r3
 800da1c:	d20c      	bcs.n	800da38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800da1e:	4b22      	ldr	r3, [pc, #136]	; (800daa8 <HAL_RCC_ClockConfig+0x1b8>)
 800da20:	683a      	ldr	r2, [r7, #0]
 800da22:	b2d2      	uxtb	r2, r2
 800da24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800da26:	4b20      	ldr	r3, [pc, #128]	; (800daa8 <HAL_RCC_ClockConfig+0x1b8>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f003 030f 	and.w	r3, r3, #15
 800da2e:	683a      	ldr	r2, [r7, #0]
 800da30:	429a      	cmp	r2, r3
 800da32:	d001      	beq.n	800da38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800da34:	2301      	movs	r3, #1
 800da36:	e032      	b.n	800da9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f003 0304 	and.w	r3, r3, #4
 800da40:	2b00      	cmp	r3, #0
 800da42:	d008      	beq.n	800da56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800da44:	4b19      	ldr	r3, [pc, #100]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800da46:	689b      	ldr	r3, [r3, #8]
 800da48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	68db      	ldr	r3, [r3, #12]
 800da50:	4916      	ldr	r1, [pc, #88]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800da52:	4313      	orrs	r3, r2
 800da54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	f003 0308 	and.w	r3, r3, #8
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d009      	beq.n	800da76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800da62:	4b12      	ldr	r3, [pc, #72]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800da64:	689b      	ldr	r3, [r3, #8]
 800da66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	691b      	ldr	r3, [r3, #16]
 800da6e:	00db      	lsls	r3, r3, #3
 800da70:	490e      	ldr	r1, [pc, #56]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800da72:	4313      	orrs	r3, r2
 800da74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800da76:	f000 f821 	bl	800dabc <HAL_RCC_GetSysClockFreq>
 800da7a:	4602      	mov	r2, r0
 800da7c:	4b0b      	ldr	r3, [pc, #44]	; (800daac <HAL_RCC_ClockConfig+0x1bc>)
 800da7e:	689b      	ldr	r3, [r3, #8]
 800da80:	091b      	lsrs	r3, r3, #4
 800da82:	f003 030f 	and.w	r3, r3, #15
 800da86:	490a      	ldr	r1, [pc, #40]	; (800dab0 <HAL_RCC_ClockConfig+0x1c0>)
 800da88:	5ccb      	ldrb	r3, [r1, r3]
 800da8a:	fa22 f303 	lsr.w	r3, r2, r3
 800da8e:	4a09      	ldr	r2, [pc, #36]	; (800dab4 <HAL_RCC_ClockConfig+0x1c4>)
 800da90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800da92:	4b09      	ldr	r3, [pc, #36]	; (800dab8 <HAL_RCC_ClockConfig+0x1c8>)
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	4618      	mov	r0, r3
 800da98:	f7fd f8ee 	bl	800ac78 <HAL_InitTick>

  return HAL_OK;
 800da9c:	2300      	movs	r3, #0
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3710      	adds	r7, #16
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}
 800daa6:	bf00      	nop
 800daa8:	40023c00 	.word	0x40023c00
 800daac:	40023800 	.word	0x40023800
 800dab0:	0801c170 	.word	0x0801c170
 800dab4:	20000824 	.word	0x20000824
 800dab8:	20000828 	.word	0x20000828

0800dabc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dabc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800dac0:	b084      	sub	sp, #16
 800dac2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800dac4:	2300      	movs	r3, #0
 800dac6:	607b      	str	r3, [r7, #4]
 800dac8:	2300      	movs	r3, #0
 800daca:	60fb      	str	r3, [r7, #12]
 800dacc:	2300      	movs	r3, #0
 800dace:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800dad0:	2300      	movs	r3, #0
 800dad2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dad4:	4b67      	ldr	r3, [pc, #412]	; (800dc74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dad6:	689b      	ldr	r3, [r3, #8]
 800dad8:	f003 030c 	and.w	r3, r3, #12
 800dadc:	2b08      	cmp	r3, #8
 800dade:	d00d      	beq.n	800dafc <HAL_RCC_GetSysClockFreq+0x40>
 800dae0:	2b08      	cmp	r3, #8
 800dae2:	f200 80bd 	bhi.w	800dc60 <HAL_RCC_GetSysClockFreq+0x1a4>
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d002      	beq.n	800daf0 <HAL_RCC_GetSysClockFreq+0x34>
 800daea:	2b04      	cmp	r3, #4
 800daec:	d003      	beq.n	800daf6 <HAL_RCC_GetSysClockFreq+0x3a>
 800daee:	e0b7      	b.n	800dc60 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800daf0:	4b61      	ldr	r3, [pc, #388]	; (800dc78 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800daf2:	60bb      	str	r3, [r7, #8]
       break;
 800daf4:	e0b7      	b.n	800dc66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800daf6:	4b61      	ldr	r3, [pc, #388]	; (800dc7c <HAL_RCC_GetSysClockFreq+0x1c0>)
 800daf8:	60bb      	str	r3, [r7, #8]
      break;
 800dafa:	e0b4      	b.n	800dc66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800dafc:	4b5d      	ldr	r3, [pc, #372]	; (800dc74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dafe:	685b      	ldr	r3, [r3, #4]
 800db00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800db04:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800db06:	4b5b      	ldr	r3, [pc, #364]	; (800dc74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800db08:	685b      	ldr	r3, [r3, #4]
 800db0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d04d      	beq.n	800dbae <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800db12:	4b58      	ldr	r3, [pc, #352]	; (800dc74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800db14:	685b      	ldr	r3, [r3, #4]
 800db16:	099b      	lsrs	r3, r3, #6
 800db18:	461a      	mov	r2, r3
 800db1a:	f04f 0300 	mov.w	r3, #0
 800db1e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800db22:	f04f 0100 	mov.w	r1, #0
 800db26:	ea02 0800 	and.w	r8, r2, r0
 800db2a:	ea03 0901 	and.w	r9, r3, r1
 800db2e:	4640      	mov	r0, r8
 800db30:	4649      	mov	r1, r9
 800db32:	f04f 0200 	mov.w	r2, #0
 800db36:	f04f 0300 	mov.w	r3, #0
 800db3a:	014b      	lsls	r3, r1, #5
 800db3c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800db40:	0142      	lsls	r2, r0, #5
 800db42:	4610      	mov	r0, r2
 800db44:	4619      	mov	r1, r3
 800db46:	ebb0 0008 	subs.w	r0, r0, r8
 800db4a:	eb61 0109 	sbc.w	r1, r1, r9
 800db4e:	f04f 0200 	mov.w	r2, #0
 800db52:	f04f 0300 	mov.w	r3, #0
 800db56:	018b      	lsls	r3, r1, #6
 800db58:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800db5c:	0182      	lsls	r2, r0, #6
 800db5e:	1a12      	subs	r2, r2, r0
 800db60:	eb63 0301 	sbc.w	r3, r3, r1
 800db64:	f04f 0000 	mov.w	r0, #0
 800db68:	f04f 0100 	mov.w	r1, #0
 800db6c:	00d9      	lsls	r1, r3, #3
 800db6e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800db72:	00d0      	lsls	r0, r2, #3
 800db74:	4602      	mov	r2, r0
 800db76:	460b      	mov	r3, r1
 800db78:	eb12 0208 	adds.w	r2, r2, r8
 800db7c:	eb43 0309 	adc.w	r3, r3, r9
 800db80:	f04f 0000 	mov.w	r0, #0
 800db84:	f04f 0100 	mov.w	r1, #0
 800db88:	0259      	lsls	r1, r3, #9
 800db8a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800db8e:	0250      	lsls	r0, r2, #9
 800db90:	4602      	mov	r2, r0
 800db92:	460b      	mov	r3, r1
 800db94:	4610      	mov	r0, r2
 800db96:	4619      	mov	r1, r3
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	461a      	mov	r2, r3
 800db9c:	f04f 0300 	mov.w	r3, #0
 800dba0:	f7f3 f872 	bl	8000c88 <__aeabi_uldivmod>
 800dba4:	4602      	mov	r2, r0
 800dba6:	460b      	mov	r3, r1
 800dba8:	4613      	mov	r3, r2
 800dbaa:	60fb      	str	r3, [r7, #12]
 800dbac:	e04a      	b.n	800dc44 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dbae:	4b31      	ldr	r3, [pc, #196]	; (800dc74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dbb0:	685b      	ldr	r3, [r3, #4]
 800dbb2:	099b      	lsrs	r3, r3, #6
 800dbb4:	461a      	mov	r2, r3
 800dbb6:	f04f 0300 	mov.w	r3, #0
 800dbba:	f240 10ff 	movw	r0, #511	; 0x1ff
 800dbbe:	f04f 0100 	mov.w	r1, #0
 800dbc2:	ea02 0400 	and.w	r4, r2, r0
 800dbc6:	ea03 0501 	and.w	r5, r3, r1
 800dbca:	4620      	mov	r0, r4
 800dbcc:	4629      	mov	r1, r5
 800dbce:	f04f 0200 	mov.w	r2, #0
 800dbd2:	f04f 0300 	mov.w	r3, #0
 800dbd6:	014b      	lsls	r3, r1, #5
 800dbd8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800dbdc:	0142      	lsls	r2, r0, #5
 800dbde:	4610      	mov	r0, r2
 800dbe0:	4619      	mov	r1, r3
 800dbe2:	1b00      	subs	r0, r0, r4
 800dbe4:	eb61 0105 	sbc.w	r1, r1, r5
 800dbe8:	f04f 0200 	mov.w	r2, #0
 800dbec:	f04f 0300 	mov.w	r3, #0
 800dbf0:	018b      	lsls	r3, r1, #6
 800dbf2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800dbf6:	0182      	lsls	r2, r0, #6
 800dbf8:	1a12      	subs	r2, r2, r0
 800dbfa:	eb63 0301 	sbc.w	r3, r3, r1
 800dbfe:	f04f 0000 	mov.w	r0, #0
 800dc02:	f04f 0100 	mov.w	r1, #0
 800dc06:	00d9      	lsls	r1, r3, #3
 800dc08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800dc0c:	00d0      	lsls	r0, r2, #3
 800dc0e:	4602      	mov	r2, r0
 800dc10:	460b      	mov	r3, r1
 800dc12:	1912      	adds	r2, r2, r4
 800dc14:	eb45 0303 	adc.w	r3, r5, r3
 800dc18:	f04f 0000 	mov.w	r0, #0
 800dc1c:	f04f 0100 	mov.w	r1, #0
 800dc20:	0299      	lsls	r1, r3, #10
 800dc22:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800dc26:	0290      	lsls	r0, r2, #10
 800dc28:	4602      	mov	r2, r0
 800dc2a:	460b      	mov	r3, r1
 800dc2c:	4610      	mov	r0, r2
 800dc2e:	4619      	mov	r1, r3
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	461a      	mov	r2, r3
 800dc34:	f04f 0300 	mov.w	r3, #0
 800dc38:	f7f3 f826 	bl	8000c88 <__aeabi_uldivmod>
 800dc3c:	4602      	mov	r2, r0
 800dc3e:	460b      	mov	r3, r1
 800dc40:	4613      	mov	r3, r2
 800dc42:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800dc44:	4b0b      	ldr	r3, [pc, #44]	; (800dc74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800dc46:	685b      	ldr	r3, [r3, #4]
 800dc48:	0c1b      	lsrs	r3, r3, #16
 800dc4a:	f003 0303 	and.w	r3, r3, #3
 800dc4e:	3301      	adds	r3, #1
 800dc50:	005b      	lsls	r3, r3, #1
 800dc52:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800dc54:	68fa      	ldr	r2, [r7, #12]
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc5c:	60bb      	str	r3, [r7, #8]
      break;
 800dc5e:	e002      	b.n	800dc66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800dc60:	4b05      	ldr	r3, [pc, #20]	; (800dc78 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800dc62:	60bb      	str	r3, [r7, #8]
      break;
 800dc64:	bf00      	nop
    }
  }
  return sysclockfreq;
 800dc66:	68bb      	ldr	r3, [r7, #8]
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	3710      	adds	r7, #16
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800dc72:	bf00      	nop
 800dc74:	40023800 	.word	0x40023800
 800dc78:	00f42400 	.word	0x00f42400
 800dc7c:	007a1200 	.word	0x007a1200

0800dc80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dc80:	b480      	push	{r7}
 800dc82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dc84:	4b03      	ldr	r3, [pc, #12]	; (800dc94 <HAL_RCC_GetHCLKFreq+0x14>)
 800dc86:	681b      	ldr	r3, [r3, #0]
}
 800dc88:	4618      	mov	r0, r3
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc90:	4770      	bx	lr
 800dc92:	bf00      	nop
 800dc94:	20000824 	.word	0x20000824

0800dc98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800dc9c:	f7ff fff0 	bl	800dc80 <HAL_RCC_GetHCLKFreq>
 800dca0:	4602      	mov	r2, r0
 800dca2:	4b05      	ldr	r3, [pc, #20]	; (800dcb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800dca4:	689b      	ldr	r3, [r3, #8]
 800dca6:	0a9b      	lsrs	r3, r3, #10
 800dca8:	f003 0307 	and.w	r3, r3, #7
 800dcac:	4903      	ldr	r1, [pc, #12]	; (800dcbc <HAL_RCC_GetPCLK1Freq+0x24>)
 800dcae:	5ccb      	ldrb	r3, [r1, r3]
 800dcb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	bd80      	pop	{r7, pc}
 800dcb8:	40023800 	.word	0x40023800
 800dcbc:	0801c180 	.word	0x0801c180

0800dcc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800dcc4:	f7ff ffdc 	bl	800dc80 <HAL_RCC_GetHCLKFreq>
 800dcc8:	4602      	mov	r2, r0
 800dcca:	4b05      	ldr	r3, [pc, #20]	; (800dce0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800dccc:	689b      	ldr	r3, [r3, #8]
 800dcce:	0b5b      	lsrs	r3, r3, #13
 800dcd0:	f003 0307 	and.w	r3, r3, #7
 800dcd4:	4903      	ldr	r1, [pc, #12]	; (800dce4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800dcd6:	5ccb      	ldrb	r3, [r1, r3]
 800dcd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dcdc:	4618      	mov	r0, r3
 800dcde:	bd80      	pop	{r7, pc}
 800dce0:	40023800 	.word	0x40023800
 800dce4:	0801c180 	.word	0x0801c180

0800dce8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b083      	sub	sp, #12
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
 800dcf0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	220f      	movs	r2, #15
 800dcf6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800dcf8:	4b12      	ldr	r3, [pc, #72]	; (800dd44 <HAL_RCC_GetClockConfig+0x5c>)
 800dcfa:	689b      	ldr	r3, [r3, #8]
 800dcfc:	f003 0203 	and.w	r2, r3, #3
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800dd04:	4b0f      	ldr	r3, [pc, #60]	; (800dd44 <HAL_RCC_GetClockConfig+0x5c>)
 800dd06:	689b      	ldr	r3, [r3, #8]
 800dd08:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800dd10:	4b0c      	ldr	r3, [pc, #48]	; (800dd44 <HAL_RCC_GetClockConfig+0x5c>)
 800dd12:	689b      	ldr	r3, [r3, #8]
 800dd14:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800dd1c:	4b09      	ldr	r3, [pc, #36]	; (800dd44 <HAL_RCC_GetClockConfig+0x5c>)
 800dd1e:	689b      	ldr	r3, [r3, #8]
 800dd20:	08db      	lsrs	r3, r3, #3
 800dd22:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800dd2a:	4b07      	ldr	r3, [pc, #28]	; (800dd48 <HAL_RCC_GetClockConfig+0x60>)
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	f003 020f 	and.w	r2, r3, #15
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	601a      	str	r2, [r3, #0]
}
 800dd36:	bf00      	nop
 800dd38:	370c      	adds	r7, #12
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd40:	4770      	bx	lr
 800dd42:	bf00      	nop
 800dd44:	40023800 	.word	0x40023800
 800dd48:	40023c00 	.word	0x40023c00

0800dd4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b082      	sub	sp, #8
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d101      	bne.n	800dd5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	e01d      	b.n	800dd9a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dd64:	b2db      	uxtb	r3, r3
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d106      	bne.n	800dd78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f7fd f99a 	bl	800b0ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	2202      	movs	r2, #2
 800dd7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	681a      	ldr	r2, [r3, #0]
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	3304      	adds	r3, #4
 800dd88:	4619      	mov	r1, r3
 800dd8a:	4610      	mov	r0, r2
 800dd8c:	f000 fa22 	bl	800e1d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2201      	movs	r2, #1
 800dd94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800dd98:	2300      	movs	r3, #0
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3708      	adds	r7, #8
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}

0800dda2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800dda2:	b480      	push	{r7}
 800dda4:	b085      	sub	sp, #20
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	68da      	ldr	r2, [r3, #12]
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f042 0201 	orr.w	r2, r2, #1
 800ddb8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	689b      	ldr	r3, [r3, #8]
 800ddc0:	f003 0307 	and.w	r3, r3, #7
 800ddc4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2b06      	cmp	r3, #6
 800ddca:	d007      	beq.n	800dddc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	681a      	ldr	r2, [r3, #0]
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f042 0201 	orr.w	r2, r2, #1
 800ddda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800dddc:	2300      	movs	r3, #0
}
 800ddde:	4618      	mov	r0, r3
 800dde0:	3714      	adds	r7, #20
 800dde2:	46bd      	mov	sp, r7
 800dde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde8:	4770      	bx	lr

0800ddea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ddea:	b580      	push	{r7, lr}
 800ddec:	b082      	sub	sp, #8
 800ddee:	af00      	add	r7, sp, #0
 800ddf0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	691b      	ldr	r3, [r3, #16]
 800ddf8:	f003 0302 	and.w	r3, r3, #2
 800ddfc:	2b02      	cmp	r3, #2
 800ddfe:	d122      	bne.n	800de46 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	68db      	ldr	r3, [r3, #12]
 800de06:	f003 0302 	and.w	r3, r3, #2
 800de0a:	2b02      	cmp	r3, #2
 800de0c:	d11b      	bne.n	800de46 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	f06f 0202 	mvn.w	r2, #2
 800de16:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	2201      	movs	r2, #1
 800de1c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	699b      	ldr	r3, [r3, #24]
 800de24:	f003 0303 	and.w	r3, r3, #3
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d003      	beq.n	800de34 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800de2c:	6878      	ldr	r0, [r7, #4]
 800de2e:	f000 f9b2 	bl	800e196 <HAL_TIM_IC_CaptureCallback>
 800de32:	e005      	b.n	800de40 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800de34:	6878      	ldr	r0, [r7, #4]
 800de36:	f000 f9a4 	bl	800e182 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de3a:	6878      	ldr	r0, [r7, #4]
 800de3c:	f000 f9b5 	bl	800e1aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	2200      	movs	r2, #0
 800de44:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	691b      	ldr	r3, [r3, #16]
 800de4c:	f003 0304 	and.w	r3, r3, #4
 800de50:	2b04      	cmp	r3, #4
 800de52:	d122      	bne.n	800de9a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	68db      	ldr	r3, [r3, #12]
 800de5a:	f003 0304 	and.w	r3, r3, #4
 800de5e:	2b04      	cmp	r3, #4
 800de60:	d11b      	bne.n	800de9a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	f06f 0204 	mvn.w	r2, #4
 800de6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	2202      	movs	r2, #2
 800de70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	699b      	ldr	r3, [r3, #24]
 800de78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d003      	beq.n	800de88 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800de80:	6878      	ldr	r0, [r7, #4]
 800de82:	f000 f988 	bl	800e196 <HAL_TIM_IC_CaptureCallback>
 800de86:	e005      	b.n	800de94 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800de88:	6878      	ldr	r0, [r7, #4]
 800de8a:	f000 f97a 	bl	800e182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de8e:	6878      	ldr	r0, [r7, #4]
 800de90:	f000 f98b 	bl	800e1aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2200      	movs	r2, #0
 800de98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	691b      	ldr	r3, [r3, #16]
 800dea0:	f003 0308 	and.w	r3, r3, #8
 800dea4:	2b08      	cmp	r3, #8
 800dea6:	d122      	bne.n	800deee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	68db      	ldr	r3, [r3, #12]
 800deae:	f003 0308 	and.w	r3, r3, #8
 800deb2:	2b08      	cmp	r3, #8
 800deb4:	d11b      	bne.n	800deee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	f06f 0208 	mvn.w	r2, #8
 800debe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2204      	movs	r2, #4
 800dec4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	69db      	ldr	r3, [r3, #28]
 800decc:	f003 0303 	and.w	r3, r3, #3
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d003      	beq.n	800dedc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ded4:	6878      	ldr	r0, [r7, #4]
 800ded6:	f000 f95e 	bl	800e196 <HAL_TIM_IC_CaptureCallback>
 800deda:	e005      	b.n	800dee8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dedc:	6878      	ldr	r0, [r7, #4]
 800dede:	f000 f950 	bl	800e182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dee2:	6878      	ldr	r0, [r7, #4]
 800dee4:	f000 f961 	bl	800e1aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	2200      	movs	r2, #0
 800deec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	691b      	ldr	r3, [r3, #16]
 800def4:	f003 0310 	and.w	r3, r3, #16
 800def8:	2b10      	cmp	r3, #16
 800defa:	d122      	bne.n	800df42 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	68db      	ldr	r3, [r3, #12]
 800df02:	f003 0310 	and.w	r3, r3, #16
 800df06:	2b10      	cmp	r3, #16
 800df08:	d11b      	bne.n	800df42 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f06f 0210 	mvn.w	r2, #16
 800df12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2208      	movs	r2, #8
 800df18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	69db      	ldr	r3, [r3, #28]
 800df20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800df24:	2b00      	cmp	r3, #0
 800df26:	d003      	beq.n	800df30 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	f000 f934 	bl	800e196 <HAL_TIM_IC_CaptureCallback>
 800df2e:	e005      	b.n	800df3c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800df30:	6878      	ldr	r0, [r7, #4]
 800df32:	f000 f926 	bl	800e182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df36:	6878      	ldr	r0, [r7, #4]
 800df38:	f000 f937 	bl	800e1aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2200      	movs	r2, #0
 800df40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	691b      	ldr	r3, [r3, #16]
 800df48:	f003 0301 	and.w	r3, r3, #1
 800df4c:	2b01      	cmp	r3, #1
 800df4e:	d10e      	bne.n	800df6e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	68db      	ldr	r3, [r3, #12]
 800df56:	f003 0301 	and.w	r3, r3, #1
 800df5a:	2b01      	cmp	r3, #1
 800df5c:	d107      	bne.n	800df6e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	f06f 0201 	mvn.w	r2, #1
 800df66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f7f5 ffa1 	bl	8003eb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	691b      	ldr	r3, [r3, #16]
 800df74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df78:	2b80      	cmp	r3, #128	; 0x80
 800df7a:	d10e      	bne.n	800df9a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	68db      	ldr	r3, [r3, #12]
 800df82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df86:	2b80      	cmp	r3, #128	; 0x80
 800df88:	d107      	bne.n	800df9a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800df92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800df94:	6878      	ldr	r0, [r7, #4]
 800df96:	f000 fadd 	bl	800e554 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	691b      	ldr	r3, [r3, #16]
 800dfa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfa4:	2b40      	cmp	r3, #64	; 0x40
 800dfa6:	d10e      	bne.n	800dfc6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	68db      	ldr	r3, [r3, #12]
 800dfae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfb2:	2b40      	cmp	r3, #64	; 0x40
 800dfb4:	d107      	bne.n	800dfc6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800dfbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	f000 f8fc 	bl	800e1be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	691b      	ldr	r3, [r3, #16]
 800dfcc:	f003 0320 	and.w	r3, r3, #32
 800dfd0:	2b20      	cmp	r3, #32
 800dfd2:	d10e      	bne.n	800dff2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	68db      	ldr	r3, [r3, #12]
 800dfda:	f003 0320 	and.w	r3, r3, #32
 800dfde:	2b20      	cmp	r3, #32
 800dfe0:	d107      	bne.n	800dff2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	f06f 0220 	mvn.w	r2, #32
 800dfea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dfec:	6878      	ldr	r0, [r7, #4]
 800dfee:	f000 faa7 	bl	800e540 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dff2:	bf00      	nop
 800dff4:	3708      	adds	r7, #8
 800dff6:	46bd      	mov	sp, r7
 800dff8:	bd80      	pop	{r7, pc}

0800dffa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dffa:	b580      	push	{r7, lr}
 800dffc:	b084      	sub	sp, #16
 800dffe:	af00      	add	r7, sp, #0
 800e000:	6078      	str	r0, [r7, #4]
 800e002:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e00a:	2b01      	cmp	r3, #1
 800e00c:	d101      	bne.n	800e012 <HAL_TIM_ConfigClockSource+0x18>
 800e00e:	2302      	movs	r3, #2
 800e010:	e0b3      	b.n	800e17a <HAL_TIM_ConfigClockSource+0x180>
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	2201      	movs	r2, #1
 800e016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	2202      	movs	r2, #2
 800e01e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	689b      	ldr	r3, [r3, #8]
 800e028:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e030:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e038:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	68fa      	ldr	r2, [r7, #12]
 800e040:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e04a:	d03e      	beq.n	800e0ca <HAL_TIM_ConfigClockSource+0xd0>
 800e04c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e050:	f200 8087 	bhi.w	800e162 <HAL_TIM_ConfigClockSource+0x168>
 800e054:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e058:	f000 8085 	beq.w	800e166 <HAL_TIM_ConfigClockSource+0x16c>
 800e05c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e060:	d87f      	bhi.n	800e162 <HAL_TIM_ConfigClockSource+0x168>
 800e062:	2b70      	cmp	r3, #112	; 0x70
 800e064:	d01a      	beq.n	800e09c <HAL_TIM_ConfigClockSource+0xa2>
 800e066:	2b70      	cmp	r3, #112	; 0x70
 800e068:	d87b      	bhi.n	800e162 <HAL_TIM_ConfigClockSource+0x168>
 800e06a:	2b60      	cmp	r3, #96	; 0x60
 800e06c:	d050      	beq.n	800e110 <HAL_TIM_ConfigClockSource+0x116>
 800e06e:	2b60      	cmp	r3, #96	; 0x60
 800e070:	d877      	bhi.n	800e162 <HAL_TIM_ConfigClockSource+0x168>
 800e072:	2b50      	cmp	r3, #80	; 0x50
 800e074:	d03c      	beq.n	800e0f0 <HAL_TIM_ConfigClockSource+0xf6>
 800e076:	2b50      	cmp	r3, #80	; 0x50
 800e078:	d873      	bhi.n	800e162 <HAL_TIM_ConfigClockSource+0x168>
 800e07a:	2b40      	cmp	r3, #64	; 0x40
 800e07c:	d058      	beq.n	800e130 <HAL_TIM_ConfigClockSource+0x136>
 800e07e:	2b40      	cmp	r3, #64	; 0x40
 800e080:	d86f      	bhi.n	800e162 <HAL_TIM_ConfigClockSource+0x168>
 800e082:	2b30      	cmp	r3, #48	; 0x30
 800e084:	d064      	beq.n	800e150 <HAL_TIM_ConfigClockSource+0x156>
 800e086:	2b30      	cmp	r3, #48	; 0x30
 800e088:	d86b      	bhi.n	800e162 <HAL_TIM_ConfigClockSource+0x168>
 800e08a:	2b20      	cmp	r3, #32
 800e08c:	d060      	beq.n	800e150 <HAL_TIM_ConfigClockSource+0x156>
 800e08e:	2b20      	cmp	r3, #32
 800e090:	d867      	bhi.n	800e162 <HAL_TIM_ConfigClockSource+0x168>
 800e092:	2b00      	cmp	r3, #0
 800e094:	d05c      	beq.n	800e150 <HAL_TIM_ConfigClockSource+0x156>
 800e096:	2b10      	cmp	r3, #16
 800e098:	d05a      	beq.n	800e150 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800e09a:	e062      	b.n	800e162 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	6818      	ldr	r0, [r3, #0]
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	6899      	ldr	r1, [r3, #8]
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	685a      	ldr	r2, [r3, #4]
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	68db      	ldr	r3, [r3, #12]
 800e0ac:	f000 f9ac 	bl	800e408 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	689b      	ldr	r3, [r3, #8]
 800e0b6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e0be:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	68fa      	ldr	r2, [r7, #12]
 800e0c6:	609a      	str	r2, [r3, #8]
      break;
 800e0c8:	e04e      	b.n	800e168 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6818      	ldr	r0, [r3, #0]
 800e0ce:	683b      	ldr	r3, [r7, #0]
 800e0d0:	6899      	ldr	r1, [r3, #8]
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	685a      	ldr	r2, [r3, #4]
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	68db      	ldr	r3, [r3, #12]
 800e0da:	f000 f995 	bl	800e408 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	689a      	ldr	r2, [r3, #8]
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e0ec:	609a      	str	r2, [r3, #8]
      break;
 800e0ee:	e03b      	b.n	800e168 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	6818      	ldr	r0, [r3, #0]
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	6859      	ldr	r1, [r3, #4]
 800e0f8:	683b      	ldr	r3, [r7, #0]
 800e0fa:	68db      	ldr	r3, [r3, #12]
 800e0fc:	461a      	mov	r2, r3
 800e0fe:	f000 f909 	bl	800e314 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	2150      	movs	r1, #80	; 0x50
 800e108:	4618      	mov	r0, r3
 800e10a:	f000 f962 	bl	800e3d2 <TIM_ITRx_SetConfig>
      break;
 800e10e:	e02b      	b.n	800e168 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	6818      	ldr	r0, [r3, #0]
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	6859      	ldr	r1, [r3, #4]
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	68db      	ldr	r3, [r3, #12]
 800e11c:	461a      	mov	r2, r3
 800e11e:	f000 f928 	bl	800e372 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	2160      	movs	r1, #96	; 0x60
 800e128:	4618      	mov	r0, r3
 800e12a:	f000 f952 	bl	800e3d2 <TIM_ITRx_SetConfig>
      break;
 800e12e:	e01b      	b.n	800e168 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	6818      	ldr	r0, [r3, #0]
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	6859      	ldr	r1, [r3, #4]
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	68db      	ldr	r3, [r3, #12]
 800e13c:	461a      	mov	r2, r3
 800e13e:	f000 f8e9 	bl	800e314 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	2140      	movs	r1, #64	; 0x40
 800e148:	4618      	mov	r0, r3
 800e14a:	f000 f942 	bl	800e3d2 <TIM_ITRx_SetConfig>
      break;
 800e14e:	e00b      	b.n	800e168 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681a      	ldr	r2, [r3, #0]
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	4619      	mov	r1, r3
 800e15a:	4610      	mov	r0, r2
 800e15c:	f000 f939 	bl	800e3d2 <TIM_ITRx_SetConfig>
      break;
 800e160:	e002      	b.n	800e168 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800e162:	bf00      	nop
 800e164:	e000      	b.n	800e168 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800e166:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	2201      	movs	r2, #1
 800e16c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2200      	movs	r2, #0
 800e174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e178:	2300      	movs	r3, #0
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3710      	adds	r7, #16
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}

0800e182 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e182:	b480      	push	{r7}
 800e184:	b083      	sub	sp, #12
 800e186:	af00      	add	r7, sp, #0
 800e188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e18a:	bf00      	nop
 800e18c:	370c      	adds	r7, #12
 800e18e:	46bd      	mov	sp, r7
 800e190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e194:	4770      	bx	lr

0800e196 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e196:	b480      	push	{r7}
 800e198:	b083      	sub	sp, #12
 800e19a:	af00      	add	r7, sp, #0
 800e19c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e19e:	bf00      	nop
 800e1a0:	370c      	adds	r7, #12
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a8:	4770      	bx	lr

0800e1aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e1aa:	b480      	push	{r7}
 800e1ac:	b083      	sub	sp, #12
 800e1ae:	af00      	add	r7, sp, #0
 800e1b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e1b2:	bf00      	nop
 800e1b4:	370c      	adds	r7, #12
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1bc:	4770      	bx	lr

0800e1be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e1be:	b480      	push	{r7}
 800e1c0:	b083      	sub	sp, #12
 800e1c2:	af00      	add	r7, sp, #0
 800e1c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e1c6:	bf00      	nop
 800e1c8:	370c      	adds	r7, #12
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr
	...

0800e1d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e1d4:	b480      	push	{r7}
 800e1d6:	b085      	sub	sp, #20
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	6078      	str	r0, [r7, #4]
 800e1dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	4a40      	ldr	r2, [pc, #256]	; (800e2e8 <TIM_Base_SetConfig+0x114>)
 800e1e8:	4293      	cmp	r3, r2
 800e1ea:	d013      	beq.n	800e214 <TIM_Base_SetConfig+0x40>
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e1f2:	d00f      	beq.n	800e214 <TIM_Base_SetConfig+0x40>
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	4a3d      	ldr	r2, [pc, #244]	; (800e2ec <TIM_Base_SetConfig+0x118>)
 800e1f8:	4293      	cmp	r3, r2
 800e1fa:	d00b      	beq.n	800e214 <TIM_Base_SetConfig+0x40>
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	4a3c      	ldr	r2, [pc, #240]	; (800e2f0 <TIM_Base_SetConfig+0x11c>)
 800e200:	4293      	cmp	r3, r2
 800e202:	d007      	beq.n	800e214 <TIM_Base_SetConfig+0x40>
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	4a3b      	ldr	r2, [pc, #236]	; (800e2f4 <TIM_Base_SetConfig+0x120>)
 800e208:	4293      	cmp	r3, r2
 800e20a:	d003      	beq.n	800e214 <TIM_Base_SetConfig+0x40>
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	4a3a      	ldr	r2, [pc, #232]	; (800e2f8 <TIM_Base_SetConfig+0x124>)
 800e210:	4293      	cmp	r3, r2
 800e212:	d108      	bne.n	800e226 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e21a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	685b      	ldr	r3, [r3, #4]
 800e220:	68fa      	ldr	r2, [r7, #12]
 800e222:	4313      	orrs	r3, r2
 800e224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	4a2f      	ldr	r2, [pc, #188]	; (800e2e8 <TIM_Base_SetConfig+0x114>)
 800e22a:	4293      	cmp	r3, r2
 800e22c:	d02b      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e234:	d027      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	4a2c      	ldr	r2, [pc, #176]	; (800e2ec <TIM_Base_SetConfig+0x118>)
 800e23a:	4293      	cmp	r3, r2
 800e23c:	d023      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	4a2b      	ldr	r2, [pc, #172]	; (800e2f0 <TIM_Base_SetConfig+0x11c>)
 800e242:	4293      	cmp	r3, r2
 800e244:	d01f      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	4a2a      	ldr	r2, [pc, #168]	; (800e2f4 <TIM_Base_SetConfig+0x120>)
 800e24a:	4293      	cmp	r3, r2
 800e24c:	d01b      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	4a29      	ldr	r2, [pc, #164]	; (800e2f8 <TIM_Base_SetConfig+0x124>)
 800e252:	4293      	cmp	r3, r2
 800e254:	d017      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	4a28      	ldr	r2, [pc, #160]	; (800e2fc <TIM_Base_SetConfig+0x128>)
 800e25a:	4293      	cmp	r3, r2
 800e25c:	d013      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	4a27      	ldr	r2, [pc, #156]	; (800e300 <TIM_Base_SetConfig+0x12c>)
 800e262:	4293      	cmp	r3, r2
 800e264:	d00f      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	4a26      	ldr	r2, [pc, #152]	; (800e304 <TIM_Base_SetConfig+0x130>)
 800e26a:	4293      	cmp	r3, r2
 800e26c:	d00b      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	4a25      	ldr	r2, [pc, #148]	; (800e308 <TIM_Base_SetConfig+0x134>)
 800e272:	4293      	cmp	r3, r2
 800e274:	d007      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	4a24      	ldr	r2, [pc, #144]	; (800e30c <TIM_Base_SetConfig+0x138>)
 800e27a:	4293      	cmp	r3, r2
 800e27c:	d003      	beq.n	800e286 <TIM_Base_SetConfig+0xb2>
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	4a23      	ldr	r2, [pc, #140]	; (800e310 <TIM_Base_SetConfig+0x13c>)
 800e282:	4293      	cmp	r3, r2
 800e284:	d108      	bne.n	800e298 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e28c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	68db      	ldr	r3, [r3, #12]
 800e292:	68fa      	ldr	r2, [r7, #12]
 800e294:	4313      	orrs	r3, r2
 800e296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	695b      	ldr	r3, [r3, #20]
 800e2a2:	4313      	orrs	r3, r2
 800e2a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	68fa      	ldr	r2, [r7, #12]
 800e2aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	689a      	ldr	r2, [r3, #8]
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	681a      	ldr	r2, [r3, #0]
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	4a0a      	ldr	r2, [pc, #40]	; (800e2e8 <TIM_Base_SetConfig+0x114>)
 800e2c0:	4293      	cmp	r3, r2
 800e2c2:	d003      	beq.n	800e2cc <TIM_Base_SetConfig+0xf8>
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	4a0c      	ldr	r2, [pc, #48]	; (800e2f8 <TIM_Base_SetConfig+0x124>)
 800e2c8:	4293      	cmp	r3, r2
 800e2ca:	d103      	bne.n	800e2d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	691a      	ldr	r2, [r3, #16]
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	2201      	movs	r2, #1
 800e2d8:	615a      	str	r2, [r3, #20]
}
 800e2da:	bf00      	nop
 800e2dc:	3714      	adds	r7, #20
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e4:	4770      	bx	lr
 800e2e6:	bf00      	nop
 800e2e8:	40010000 	.word	0x40010000
 800e2ec:	40000400 	.word	0x40000400
 800e2f0:	40000800 	.word	0x40000800
 800e2f4:	40000c00 	.word	0x40000c00
 800e2f8:	40010400 	.word	0x40010400
 800e2fc:	40014000 	.word	0x40014000
 800e300:	40014400 	.word	0x40014400
 800e304:	40014800 	.word	0x40014800
 800e308:	40001800 	.word	0x40001800
 800e30c:	40001c00 	.word	0x40001c00
 800e310:	40002000 	.word	0x40002000

0800e314 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e314:	b480      	push	{r7}
 800e316:	b087      	sub	sp, #28
 800e318:	af00      	add	r7, sp, #0
 800e31a:	60f8      	str	r0, [r7, #12]
 800e31c:	60b9      	str	r1, [r7, #8]
 800e31e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	6a1b      	ldr	r3, [r3, #32]
 800e324:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	6a1b      	ldr	r3, [r3, #32]
 800e32a:	f023 0201 	bic.w	r2, r3, #1
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	699b      	ldr	r3, [r3, #24]
 800e336:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e338:	693b      	ldr	r3, [r7, #16]
 800e33a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e33e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	011b      	lsls	r3, r3, #4
 800e344:	693a      	ldr	r2, [r7, #16]
 800e346:	4313      	orrs	r3, r2
 800e348:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	f023 030a 	bic.w	r3, r3, #10
 800e350:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e352:	697a      	ldr	r2, [r7, #20]
 800e354:	68bb      	ldr	r3, [r7, #8]
 800e356:	4313      	orrs	r3, r2
 800e358:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	693a      	ldr	r2, [r7, #16]
 800e35e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	697a      	ldr	r2, [r7, #20]
 800e364:	621a      	str	r2, [r3, #32]
}
 800e366:	bf00      	nop
 800e368:	371c      	adds	r7, #28
 800e36a:	46bd      	mov	sp, r7
 800e36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e370:	4770      	bx	lr

0800e372 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e372:	b480      	push	{r7}
 800e374:	b087      	sub	sp, #28
 800e376:	af00      	add	r7, sp, #0
 800e378:	60f8      	str	r0, [r7, #12]
 800e37a:	60b9      	str	r1, [r7, #8]
 800e37c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	6a1b      	ldr	r3, [r3, #32]
 800e382:	f023 0210 	bic.w	r2, r3, #16
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	699b      	ldr	r3, [r3, #24]
 800e38e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	6a1b      	ldr	r3, [r3, #32]
 800e394:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e396:	697b      	ldr	r3, [r7, #20]
 800e398:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e39c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	031b      	lsls	r3, r3, #12
 800e3a2:	697a      	ldr	r2, [r7, #20]
 800e3a4:	4313      	orrs	r3, r2
 800e3a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e3a8:	693b      	ldr	r3, [r7, #16]
 800e3aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e3ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e3b0:	68bb      	ldr	r3, [r7, #8]
 800e3b2:	011b      	lsls	r3, r3, #4
 800e3b4:	693a      	ldr	r2, [r7, #16]
 800e3b6:	4313      	orrs	r3, r2
 800e3b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	697a      	ldr	r2, [r7, #20]
 800e3be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	693a      	ldr	r2, [r7, #16]
 800e3c4:	621a      	str	r2, [r3, #32]
}
 800e3c6:	bf00      	nop
 800e3c8:	371c      	adds	r7, #28
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d0:	4770      	bx	lr

0800e3d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e3d2:	b480      	push	{r7}
 800e3d4:	b085      	sub	sp, #20
 800e3d6:	af00      	add	r7, sp, #0
 800e3d8:	6078      	str	r0, [r7, #4]
 800e3da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	689b      	ldr	r3, [r3, #8]
 800e3e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e3e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e3ea:	683a      	ldr	r2, [r7, #0]
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	4313      	orrs	r3, r2
 800e3f0:	f043 0307 	orr.w	r3, r3, #7
 800e3f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	68fa      	ldr	r2, [r7, #12]
 800e3fa:	609a      	str	r2, [r3, #8]
}
 800e3fc:	bf00      	nop
 800e3fe:	3714      	adds	r7, #20
 800e400:	46bd      	mov	sp, r7
 800e402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e406:	4770      	bx	lr

0800e408 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e408:	b480      	push	{r7}
 800e40a:	b087      	sub	sp, #28
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	60f8      	str	r0, [r7, #12]
 800e410:	60b9      	str	r1, [r7, #8]
 800e412:	607a      	str	r2, [r7, #4]
 800e414:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	689b      	ldr	r3, [r3, #8]
 800e41a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e41c:	697b      	ldr	r3, [r7, #20]
 800e41e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e422:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	021a      	lsls	r2, r3, #8
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	431a      	orrs	r2, r3
 800e42c:	68bb      	ldr	r3, [r7, #8]
 800e42e:	4313      	orrs	r3, r2
 800e430:	697a      	ldr	r2, [r7, #20]
 800e432:	4313      	orrs	r3, r2
 800e434:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	697a      	ldr	r2, [r7, #20]
 800e43a:	609a      	str	r2, [r3, #8]
}
 800e43c:	bf00      	nop
 800e43e:	371c      	adds	r7, #28
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr

0800e448 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e448:	b480      	push	{r7}
 800e44a:	b085      	sub	sp, #20
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e458:	2b01      	cmp	r3, #1
 800e45a:	d101      	bne.n	800e460 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e45c:	2302      	movs	r3, #2
 800e45e:	e05a      	b.n	800e516 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2201      	movs	r2, #1
 800e464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	2202      	movs	r2, #2
 800e46c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	685b      	ldr	r3, [r3, #4]
 800e476:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	689b      	ldr	r3, [r3, #8]
 800e47e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e486:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	68fa      	ldr	r2, [r7, #12]
 800e48e:	4313      	orrs	r3, r2
 800e490:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	68fa      	ldr	r2, [r7, #12]
 800e498:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	4a21      	ldr	r2, [pc, #132]	; (800e524 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e4a0:	4293      	cmp	r3, r2
 800e4a2:	d022      	beq.n	800e4ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e4ac:	d01d      	beq.n	800e4ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	4a1d      	ldr	r2, [pc, #116]	; (800e528 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e4b4:	4293      	cmp	r3, r2
 800e4b6:	d018      	beq.n	800e4ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	4a1b      	ldr	r2, [pc, #108]	; (800e52c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e4be:	4293      	cmp	r3, r2
 800e4c0:	d013      	beq.n	800e4ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	4a1a      	ldr	r2, [pc, #104]	; (800e530 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e4c8:	4293      	cmp	r3, r2
 800e4ca:	d00e      	beq.n	800e4ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	4a18      	ldr	r2, [pc, #96]	; (800e534 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e4d2:	4293      	cmp	r3, r2
 800e4d4:	d009      	beq.n	800e4ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	4a17      	ldr	r2, [pc, #92]	; (800e538 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e4dc:	4293      	cmp	r3, r2
 800e4de:	d004      	beq.n	800e4ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	4a15      	ldr	r2, [pc, #84]	; (800e53c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e4e6:	4293      	cmp	r3, r2
 800e4e8:	d10c      	bne.n	800e504 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e4ea:	68bb      	ldr	r3, [r7, #8]
 800e4ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e4f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e4f2:	683b      	ldr	r3, [r7, #0]
 800e4f4:	685b      	ldr	r3, [r3, #4]
 800e4f6:	68ba      	ldr	r2, [r7, #8]
 800e4f8:	4313      	orrs	r3, r2
 800e4fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	68ba      	ldr	r2, [r7, #8]
 800e502:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	2201      	movs	r2, #1
 800e508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	2200      	movs	r2, #0
 800e510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e514:	2300      	movs	r3, #0
}
 800e516:	4618      	mov	r0, r3
 800e518:	3714      	adds	r7, #20
 800e51a:	46bd      	mov	sp, r7
 800e51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e520:	4770      	bx	lr
 800e522:	bf00      	nop
 800e524:	40010000 	.word	0x40010000
 800e528:	40000400 	.word	0x40000400
 800e52c:	40000800 	.word	0x40000800
 800e530:	40000c00 	.word	0x40000c00
 800e534:	40010400 	.word	0x40010400
 800e538:	40014000 	.word	0x40014000
 800e53c:	40001800 	.word	0x40001800

0800e540 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e540:	b480      	push	{r7}
 800e542:	b083      	sub	sp, #12
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e548:	bf00      	nop
 800e54a:	370c      	adds	r7, #12
 800e54c:	46bd      	mov	sp, r7
 800e54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e552:	4770      	bx	lr

0800e554 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e554:	b480      	push	{r7}
 800e556:	b083      	sub	sp, #12
 800e558:	af00      	add	r7, sp, #0
 800e55a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e55c:	bf00      	nop
 800e55e:	370c      	adds	r7, #12
 800e560:	46bd      	mov	sp, r7
 800e562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e566:	4770      	bx	lr

0800e568 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b082      	sub	sp, #8
 800e56c:	af00      	add	r7, sp, #0
 800e56e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d101      	bne.n	800e57a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e576:	2301      	movs	r3, #1
 800e578:	e03f      	b.n	800e5fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e580:	b2db      	uxtb	r3, r3
 800e582:	2b00      	cmp	r3, #0
 800e584:	d106      	bne.n	800e594 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2200      	movs	r2, #0
 800e58a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e58e:	6878      	ldr	r0, [r7, #4]
 800e590:	f7fc fdf2 	bl	800b178 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2224      	movs	r2, #36	; 0x24
 800e598:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	68da      	ldr	r2, [r3, #12]
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e5aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e5ac:	6878      	ldr	r0, [r7, #4]
 800e5ae:	f000 fb6b 	bl	800ec88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	691a      	ldr	r2, [r3, #16]
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e5c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	695a      	ldr	r2, [r3, #20]
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e5d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	68da      	ldr	r2, [r3, #12]
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e5e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	2200      	movs	r2, #0
 800e5e6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2220      	movs	r2, #32
 800e5ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	2220      	movs	r2, #32
 800e5f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800e5f8:	2300      	movs	r3, #0
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3708      	adds	r7, #8
 800e5fe:	46bd      	mov	sp, r7
 800e600:	bd80      	pop	{r7, pc}
	...

0800e604 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b086      	sub	sp, #24
 800e608:	af00      	add	r7, sp, #0
 800e60a:	60f8      	str	r0, [r7, #12]
 800e60c:	60b9      	str	r1, [r7, #8]
 800e60e:	4613      	mov	r3, r2
 800e610:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e618:	b2db      	uxtb	r3, r3
 800e61a:	2b20      	cmp	r3, #32
 800e61c:	d153      	bne.n	800e6c6 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800e61e:	68bb      	ldr	r3, [r7, #8]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d002      	beq.n	800e62a <HAL_UART_Transmit_DMA+0x26>
 800e624:	88fb      	ldrh	r3, [r7, #6]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d101      	bne.n	800e62e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800e62a:	2301      	movs	r3, #1
 800e62c:	e04c      	b.n	800e6c8 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e634:	2b01      	cmp	r3, #1
 800e636:	d101      	bne.n	800e63c <HAL_UART_Transmit_DMA+0x38>
 800e638:	2302      	movs	r3, #2
 800e63a:	e045      	b.n	800e6c8 <HAL_UART_Transmit_DMA+0xc4>
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	2201      	movs	r2, #1
 800e640:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800e644:	68ba      	ldr	r2, [r7, #8]
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	88fa      	ldrh	r2, [r7, #6]
 800e64e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	88fa      	ldrh	r2, [r7, #6]
 800e654:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	2200      	movs	r2, #0
 800e65a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	2221      	movs	r2, #33	; 0x21
 800e660:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e668:	4a19      	ldr	r2, [pc, #100]	; (800e6d0 <HAL_UART_Transmit_DMA+0xcc>)
 800e66a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e670:	4a18      	ldr	r2, [pc, #96]	; (800e6d4 <HAL_UART_Transmit_DMA+0xd0>)
 800e672:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e678:	4a17      	ldr	r2, [pc, #92]	; (800e6d8 <HAL_UART_Transmit_DMA+0xd4>)
 800e67a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e680:	2200      	movs	r2, #0
 800e682:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800e684:	f107 0308 	add.w	r3, r7, #8
 800e688:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e68e:	697b      	ldr	r3, [r7, #20]
 800e690:	6819      	ldr	r1, [r3, #0]
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	3304      	adds	r3, #4
 800e698:	461a      	mov	r2, r3
 800e69a:	88fb      	ldrh	r3, [r7, #6]
 800e69c:	f7fd f836 	bl	800b70c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e6a8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	2200      	movs	r2, #0
 800e6ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	695a      	ldr	r2, [r3, #20]
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e6c0:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	e000      	b.n	800e6c8 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800e6c6:	2302      	movs	r3, #2
  }
}
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	3718      	adds	r7, #24
 800e6cc:	46bd      	mov	sp, r7
 800e6ce:	bd80      	pop	{r7, pc}
 800e6d0:	0800e919 	.word	0x0800e919
 800e6d4:	0800e96b 	.word	0x0800e96b
 800e6d8:	0800e987 	.word	0x0800e987

0800e6dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e6dc:	b580      	push	{r7, lr}
 800e6de:	b088      	sub	sp, #32
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	68db      	ldr	r3, [r3, #12]
 800e6f2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	695b      	ldr	r3, [r3, #20]
 800e6fa:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800e700:	2300      	movs	r3, #0
 800e702:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800e704:	69fb      	ldr	r3, [r7, #28]
 800e706:	f003 030f 	and.w	r3, r3, #15
 800e70a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800e70c:	693b      	ldr	r3, [r7, #16]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d10d      	bne.n	800e72e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e712:	69fb      	ldr	r3, [r7, #28]
 800e714:	f003 0320 	and.w	r3, r3, #32
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d008      	beq.n	800e72e <HAL_UART_IRQHandler+0x52>
 800e71c:	69bb      	ldr	r3, [r7, #24]
 800e71e:	f003 0320 	and.w	r3, r3, #32
 800e722:	2b00      	cmp	r3, #0
 800e724:	d003      	beq.n	800e72e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800e726:	6878      	ldr	r0, [r7, #4]
 800e728:	f000 fa2d 	bl	800eb86 <UART_Receive_IT>
      return;
 800e72c:	e0d0      	b.n	800e8d0 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800e72e:	693b      	ldr	r3, [r7, #16]
 800e730:	2b00      	cmp	r3, #0
 800e732:	f000 80b0 	beq.w	800e896 <HAL_UART_IRQHandler+0x1ba>
 800e736:	697b      	ldr	r3, [r7, #20]
 800e738:	f003 0301 	and.w	r3, r3, #1
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d105      	bne.n	800e74c <HAL_UART_IRQHandler+0x70>
 800e740:	69bb      	ldr	r3, [r7, #24]
 800e742:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800e746:	2b00      	cmp	r3, #0
 800e748:	f000 80a5 	beq.w	800e896 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800e74c:	69fb      	ldr	r3, [r7, #28]
 800e74e:	f003 0301 	and.w	r3, r3, #1
 800e752:	2b00      	cmp	r3, #0
 800e754:	d00a      	beq.n	800e76c <HAL_UART_IRQHandler+0x90>
 800e756:	69bb      	ldr	r3, [r7, #24]
 800e758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d005      	beq.n	800e76c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e764:	f043 0201 	orr.w	r2, r3, #1
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e76c:	69fb      	ldr	r3, [r7, #28]
 800e76e:	f003 0304 	and.w	r3, r3, #4
 800e772:	2b00      	cmp	r3, #0
 800e774:	d00a      	beq.n	800e78c <HAL_UART_IRQHandler+0xb0>
 800e776:	697b      	ldr	r3, [r7, #20]
 800e778:	f003 0301 	and.w	r3, r3, #1
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d005      	beq.n	800e78c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e784:	f043 0202 	orr.w	r2, r3, #2
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800e78c:	69fb      	ldr	r3, [r7, #28]
 800e78e:	f003 0302 	and.w	r3, r3, #2
 800e792:	2b00      	cmp	r3, #0
 800e794:	d00a      	beq.n	800e7ac <HAL_UART_IRQHandler+0xd0>
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	f003 0301 	and.w	r3, r3, #1
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d005      	beq.n	800e7ac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7a4:	f043 0204 	orr.w	r2, r3, #4
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800e7ac:	69fb      	ldr	r3, [r7, #28]
 800e7ae:	f003 0308 	and.w	r3, r3, #8
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d00f      	beq.n	800e7d6 <HAL_UART_IRQHandler+0xfa>
 800e7b6:	69bb      	ldr	r3, [r7, #24]
 800e7b8:	f003 0320 	and.w	r3, r3, #32
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d104      	bne.n	800e7ca <HAL_UART_IRQHandler+0xee>
 800e7c0:	697b      	ldr	r3, [r7, #20]
 800e7c2:	f003 0301 	and.w	r3, r3, #1
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d005      	beq.n	800e7d6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7ce:	f043 0208 	orr.w	r2, r3, #8
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d077      	beq.n	800e8ce <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800e7de:	69fb      	ldr	r3, [r7, #28]
 800e7e0:	f003 0320 	and.w	r3, r3, #32
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d007      	beq.n	800e7f8 <HAL_UART_IRQHandler+0x11c>
 800e7e8:	69bb      	ldr	r3, [r7, #24]
 800e7ea:	f003 0320 	and.w	r3, r3, #32
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d002      	beq.n	800e7f8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800e7f2:	6878      	ldr	r0, [r7, #4]
 800e7f4:	f000 f9c7 	bl	800eb86 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	695b      	ldr	r3, [r3, #20]
 800e7fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e802:	2b40      	cmp	r3, #64	; 0x40
 800e804:	bf0c      	ite	eq
 800e806:	2301      	moveq	r3, #1
 800e808:	2300      	movne	r3, #0
 800e80a:	b2db      	uxtb	r3, r3
 800e80c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e812:	f003 0308 	and.w	r3, r3, #8
 800e816:	2b00      	cmp	r3, #0
 800e818:	d102      	bne.n	800e820 <HAL_UART_IRQHandler+0x144>
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d031      	beq.n	800e884 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e820:	6878      	ldr	r0, [r7, #4]
 800e822:	f000 f910 	bl	800ea46 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	695b      	ldr	r3, [r3, #20]
 800e82c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e830:	2b40      	cmp	r3, #64	; 0x40
 800e832:	d123      	bne.n	800e87c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	695a      	ldr	r2, [r3, #20]
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e842:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d013      	beq.n	800e874 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e850:	4a21      	ldr	r2, [pc, #132]	; (800e8d8 <HAL_UART_IRQHandler+0x1fc>)
 800e852:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e858:	4618      	mov	r0, r3
 800e85a:	f7fc ffaf 	bl	800b7bc <HAL_DMA_Abort_IT>
 800e85e:	4603      	mov	r3, r0
 800e860:	2b00      	cmp	r3, #0
 800e862:	d016      	beq.n	800e892 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e868:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e86a:	687a      	ldr	r2, [r7, #4]
 800e86c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800e86e:	4610      	mov	r0, r2
 800e870:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e872:	e00e      	b.n	800e892 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f000 f845 	bl	800e904 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e87a:	e00a      	b.n	800e892 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e87c:	6878      	ldr	r0, [r7, #4]
 800e87e:	f000 f841 	bl	800e904 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e882:	e006      	b.n	800e892 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e884:	6878      	ldr	r0, [r7, #4]
 800e886:	f000 f83d 	bl	800e904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	2200      	movs	r2, #0
 800e88e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800e890:	e01d      	b.n	800e8ce <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e892:	bf00      	nop
    return;
 800e894:	e01b      	b.n	800e8ce <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800e896:	69fb      	ldr	r3, [r7, #28]
 800e898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d008      	beq.n	800e8b2 <HAL_UART_IRQHandler+0x1d6>
 800e8a0:	69bb      	ldr	r3, [r7, #24]
 800e8a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d003      	beq.n	800e8b2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800e8aa:	6878      	ldr	r0, [r7, #4]
 800e8ac:	f000 f8fd 	bl	800eaaa <UART_Transmit_IT>
    return;
 800e8b0:	e00e      	b.n	800e8d0 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800e8b2:	69fb      	ldr	r3, [r7, #28]
 800e8b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d009      	beq.n	800e8d0 <HAL_UART_IRQHandler+0x1f4>
 800e8bc:	69bb      	ldr	r3, [r7, #24]
 800e8be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d004      	beq.n	800e8d0 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800e8c6:	6878      	ldr	r0, [r7, #4]
 800e8c8:	f000 f945 	bl	800eb56 <UART_EndTransmit_IT>
    return;
 800e8cc:	e000      	b.n	800e8d0 <HAL_UART_IRQHandler+0x1f4>
    return;
 800e8ce:	bf00      	nop
  }
}
 800e8d0:	3720      	adds	r7, #32
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	bd80      	pop	{r7, pc}
 800e8d6:	bf00      	nop
 800e8d8:	0800ea83 	.word	0x0800ea83

0800e8dc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e8dc:	b480      	push	{r7}
 800e8de:	b083      	sub	sp, #12
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800e8e4:	bf00      	nop
 800e8e6:	370c      	adds	r7, #12
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ee:	4770      	bx	lr

0800e8f0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e8f0:	b480      	push	{r7}
 800e8f2:	b083      	sub	sp, #12
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800e8f8:	bf00      	nop
 800e8fa:	370c      	adds	r7, #12
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e902:	4770      	bx	lr

0800e904 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e904:	b480      	push	{r7}
 800e906:	b083      	sub	sp, #12
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800e90c:	bf00      	nop
 800e90e:	370c      	adds	r7, #12
 800e910:	46bd      	mov	sp, r7
 800e912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e916:	4770      	bx	lr

0800e918 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b084      	sub	sp, #16
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e924:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e930:	2b00      	cmp	r3, #0
 800e932:	d113      	bne.n	800e95c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	2200      	movs	r2, #0
 800e938:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	695a      	ldr	r2, [r3, #20]
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e948:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	681b      	ldr	r3, [r3, #0]
 800e94e:	68da      	ldr	r2, [r3, #12]
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e958:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e95a:	e002      	b.n	800e962 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800e95c:	68f8      	ldr	r0, [r7, #12]
 800e95e:	f7fc fc8d 	bl	800b27c <HAL_UART_TxCpltCallback>
}
 800e962:	bf00      	nop
 800e964:	3710      	adds	r7, #16
 800e966:	46bd      	mov	sp, r7
 800e968:	bd80      	pop	{r7, pc}

0800e96a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e96a:	b580      	push	{r7, lr}
 800e96c:	b084      	sub	sp, #16
 800e96e:	af00      	add	r7, sp, #0
 800e970:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e976:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e978:	68f8      	ldr	r0, [r7, #12]
 800e97a:	f7ff ffaf 	bl	800e8dc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e97e:	bf00      	nop
 800e980:	3710      	adds	r7, #16
 800e982:	46bd      	mov	sp, r7
 800e984:	bd80      	pop	{r7, pc}

0800e986 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e986:	b580      	push	{r7, lr}
 800e988:	b084      	sub	sp, #16
 800e98a:	af00      	add	r7, sp, #0
 800e98c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e98e:	2300      	movs	r3, #0
 800e990:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e996:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e998:	68bb      	ldr	r3, [r7, #8]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	695b      	ldr	r3, [r3, #20]
 800e99e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9a2:	2b80      	cmp	r3, #128	; 0x80
 800e9a4:	bf0c      	ite	eq
 800e9a6:	2301      	moveq	r3, #1
 800e9a8:	2300      	movne	r3, #0
 800e9aa:	b2db      	uxtb	r3, r3
 800e9ac:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e9ae:	68bb      	ldr	r3, [r7, #8]
 800e9b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e9b4:	b2db      	uxtb	r3, r3
 800e9b6:	2b21      	cmp	r3, #33	; 0x21
 800e9b8:	d108      	bne.n	800e9cc <UART_DMAError+0x46>
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d005      	beq.n	800e9cc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800e9c0:	68bb      	ldr	r3, [r7, #8]
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800e9c6:	68b8      	ldr	r0, [r7, #8]
 800e9c8:	f000 f827 	bl	800ea1a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e9cc:	68bb      	ldr	r3, [r7, #8]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	695b      	ldr	r3, [r3, #20]
 800e9d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9d6:	2b40      	cmp	r3, #64	; 0x40
 800e9d8:	bf0c      	ite	eq
 800e9da:	2301      	moveq	r3, #1
 800e9dc:	2300      	movne	r3, #0
 800e9de:	b2db      	uxtb	r3, r3
 800e9e0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e9e2:	68bb      	ldr	r3, [r7, #8]
 800e9e4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800e9e8:	b2db      	uxtb	r3, r3
 800e9ea:	2b22      	cmp	r3, #34	; 0x22
 800e9ec:	d108      	bne.n	800ea00 <UART_DMAError+0x7a>
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d005      	beq.n	800ea00 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	2200      	movs	r2, #0
 800e9f8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800e9fa:	68b8      	ldr	r0, [r7, #8]
 800e9fc:	f000 f823 	bl	800ea46 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ea00:	68bb      	ldr	r3, [r7, #8]
 800ea02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea04:	f043 0210 	orr.w	r2, r3, #16
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ea0c:	68b8      	ldr	r0, [r7, #8]
 800ea0e:	f7ff ff79 	bl	800e904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ea12:	bf00      	nop
 800ea14:	3710      	adds	r7, #16
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}

0800ea1a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ea1a:	b480      	push	{r7}
 800ea1c:	b083      	sub	sp, #12
 800ea1e:	af00      	add	r7, sp, #0
 800ea20:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	68da      	ldr	r2, [r3, #12]
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ea30:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	2220      	movs	r2, #32
 800ea36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800ea3a:	bf00      	nop
 800ea3c:	370c      	adds	r7, #12
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea44:	4770      	bx	lr

0800ea46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ea46:	b480      	push	{r7}
 800ea48:	b083      	sub	sp, #12
 800ea4a:	af00      	add	r7, sp, #0
 800ea4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	68da      	ldr	r2, [r3, #12]
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ea5c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	695a      	ldr	r2, [r3, #20]
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	f022 0201 	bic.w	r2, r2, #1
 800ea6c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	2220      	movs	r2, #32
 800ea72:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800ea76:	bf00      	nop
 800ea78:	370c      	adds	r7, #12
 800ea7a:	46bd      	mov	sp, r7
 800ea7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea80:	4770      	bx	lr

0800ea82 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ea82:	b580      	push	{r7, lr}
 800ea84:	b084      	sub	sp, #16
 800ea86:	af00      	add	r7, sp, #0
 800ea88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	2200      	movs	r2, #0
 800ea94:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	2200      	movs	r2, #0
 800ea9a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ea9c:	68f8      	ldr	r0, [r7, #12]
 800ea9e:	f7ff ff31 	bl	800e904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eaa2:	bf00      	nop
 800eaa4:	3710      	adds	r7, #16
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	bd80      	pop	{r7, pc}

0800eaaa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800eaaa:	b480      	push	{r7}
 800eaac:	b085      	sub	sp, #20
 800eaae:	af00      	add	r7, sp, #0
 800eab0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800eab8:	b2db      	uxtb	r3, r3
 800eaba:	2b21      	cmp	r3, #33	; 0x21
 800eabc:	d144      	bne.n	800eb48 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	689b      	ldr	r3, [r3, #8]
 800eac2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eac6:	d11a      	bne.n	800eafe <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	6a1b      	ldr	r3, [r3, #32]
 800eacc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	881b      	ldrh	r3, [r3, #0]
 800ead2:	461a      	mov	r2, r3
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eadc:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	691b      	ldr	r3, [r3, #16]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d105      	bne.n	800eaf2 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	6a1b      	ldr	r3, [r3, #32]
 800eaea:	1c9a      	adds	r2, r3, #2
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	621a      	str	r2, [r3, #32]
 800eaf0:	e00e      	b.n	800eb10 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	6a1b      	ldr	r3, [r3, #32]
 800eaf6:	1c5a      	adds	r2, r3, #1
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	621a      	str	r2, [r3, #32]
 800eafc:	e008      	b.n	800eb10 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	6a1b      	ldr	r3, [r3, #32]
 800eb02:	1c59      	adds	r1, r3, #1
 800eb04:	687a      	ldr	r2, [r7, #4]
 800eb06:	6211      	str	r1, [r2, #32]
 800eb08:	781a      	ldrb	r2, [r3, #0]
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800eb14:	b29b      	uxth	r3, r3
 800eb16:	3b01      	subs	r3, #1
 800eb18:	b29b      	uxth	r3, r3
 800eb1a:	687a      	ldr	r2, [r7, #4]
 800eb1c:	4619      	mov	r1, r3
 800eb1e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d10f      	bne.n	800eb44 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	68da      	ldr	r2, [r3, #12]
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800eb32:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	68da      	ldr	r2, [r3, #12]
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800eb42:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800eb44:	2300      	movs	r3, #0
 800eb46:	e000      	b.n	800eb4a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800eb48:	2302      	movs	r3, #2
  }
}
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	3714      	adds	r7, #20
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb54:	4770      	bx	lr

0800eb56 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800eb56:	b580      	push	{r7, lr}
 800eb58:	b082      	sub	sp, #8
 800eb5a:	af00      	add	r7, sp, #0
 800eb5c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	68da      	ldr	r2, [r3, #12]
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eb6c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	2220      	movs	r2, #32
 800eb72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800eb76:	6878      	ldr	r0, [r7, #4]
 800eb78:	f7fc fb80 	bl	800b27c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800eb7c:	2300      	movs	r3, #0
}
 800eb7e:	4618      	mov	r0, r3
 800eb80:	3708      	adds	r7, #8
 800eb82:	46bd      	mov	sp, r7
 800eb84:	bd80      	pop	{r7, pc}

0800eb86 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800eb86:	b580      	push	{r7, lr}
 800eb88:	b084      	sub	sp, #16
 800eb8a:	af00      	add	r7, sp, #0
 800eb8c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800eb94:	b2db      	uxtb	r3, r3
 800eb96:	2b22      	cmp	r3, #34	; 0x22
 800eb98:	d171      	bne.n	800ec7e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	689b      	ldr	r3, [r3, #8]
 800eb9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eba2:	d123      	bne.n	800ebec <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eba8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	691b      	ldr	r3, [r3, #16]
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d10e      	bne.n	800ebd0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	685b      	ldr	r3, [r3, #4]
 800ebb8:	b29b      	uxth	r3, r3
 800ebba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebbe:	b29a      	uxth	r2, r3
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebc8:	1c9a      	adds	r2, r3, #2
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	629a      	str	r2, [r3, #40]	; 0x28
 800ebce:	e029      	b.n	800ec24 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	685b      	ldr	r3, [r3, #4]
 800ebd6:	b29b      	uxth	r3, r3
 800ebd8:	b2db      	uxtb	r3, r3
 800ebda:	b29a      	uxth	r2, r3
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebe4:	1c5a      	adds	r2, r3, #1
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	629a      	str	r2, [r3, #40]	; 0x28
 800ebea:	e01b      	b.n	800ec24 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	691b      	ldr	r3, [r3, #16]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d10a      	bne.n	800ec0a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	6858      	ldr	r0, [r3, #4]
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebfe:	1c59      	adds	r1, r3, #1
 800ec00:	687a      	ldr	r2, [r7, #4]
 800ec02:	6291      	str	r1, [r2, #40]	; 0x28
 800ec04:	b2c2      	uxtb	r2, r0
 800ec06:	701a      	strb	r2, [r3, #0]
 800ec08:	e00c      	b.n	800ec24 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	685b      	ldr	r3, [r3, #4]
 800ec10:	b2da      	uxtb	r2, r3
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec16:	1c58      	adds	r0, r3, #1
 800ec18:	6879      	ldr	r1, [r7, #4]
 800ec1a:	6288      	str	r0, [r1, #40]	; 0x28
 800ec1c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ec20:	b2d2      	uxtb	r2, r2
 800ec22:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ec28:	b29b      	uxth	r3, r3
 800ec2a:	3b01      	subs	r3, #1
 800ec2c:	b29b      	uxth	r3, r3
 800ec2e:	687a      	ldr	r2, [r7, #4]
 800ec30:	4619      	mov	r1, r3
 800ec32:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d120      	bne.n	800ec7a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	68da      	ldr	r2, [r3, #12]
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	f022 0220 	bic.w	r2, r2, #32
 800ec46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	68da      	ldr	r2, [r3, #12]
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ec56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	695a      	ldr	r2, [r3, #20]
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	f022 0201 	bic.w	r2, r2, #1
 800ec66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2220      	movs	r2, #32
 800ec6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800ec70:	6878      	ldr	r0, [r7, #4]
 800ec72:	f7ff fe3d 	bl	800e8f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800ec76:	2300      	movs	r3, #0
 800ec78:	e002      	b.n	800ec80 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	e000      	b.n	800ec80 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800ec7e:	2302      	movs	r3, #2
  }
}
 800ec80:	4618      	mov	r0, r3
 800ec82:	3710      	adds	r7, #16
 800ec84:	46bd      	mov	sp, r7
 800ec86:	bd80      	pop	{r7, pc}

0800ec88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ec88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec8c:	b0bd      	sub	sp, #244	; 0xf4
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ec94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	691b      	ldr	r3, [r3, #16]
 800ec9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800eca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eca4:	68d9      	ldr	r1, [r3, #12]
 800eca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ecaa:	681a      	ldr	r2, [r3, #0]
 800ecac:	ea40 0301 	orr.w	r3, r0, r1
 800ecb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ecb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ecb6:	689a      	ldr	r2, [r3, #8]
 800ecb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ecbc:	691b      	ldr	r3, [r3, #16]
 800ecbe:	431a      	orrs	r2, r3
 800ecc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ecc4:	695b      	ldr	r3, [r3, #20]
 800ecc6:	431a      	orrs	r2, r3
 800ecc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eccc:	69db      	ldr	r3, [r3, #28]
 800ecce:	4313      	orrs	r3, r2
 800ecd0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800ecd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	68db      	ldr	r3, [r3, #12]
 800ecdc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ece0:	f021 010c 	bic.w	r1, r1, #12
 800ece4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ece8:	681a      	ldr	r2, [r3, #0]
 800ecea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ecee:	430b      	orrs	r3, r1
 800ecf0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ecf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	695b      	ldr	r3, [r3, #20]
 800ecfa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ecfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ed02:	6999      	ldr	r1, [r3, #24]
 800ed04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ed08:	681a      	ldr	r2, [r3, #0]
 800ed0a:	ea40 0301 	orr.w	r3, r0, r1
 800ed0e:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ed10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ed14:	69db      	ldr	r3, [r3, #28]
 800ed16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ed1a:	f040 81a5 	bne.w	800f068 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ed1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ed22:	681a      	ldr	r2, [r3, #0]
 800ed24:	4bcd      	ldr	r3, [pc, #820]	; (800f05c <UART_SetConfig+0x3d4>)
 800ed26:	429a      	cmp	r2, r3
 800ed28:	d006      	beq.n	800ed38 <UART_SetConfig+0xb0>
 800ed2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ed2e:	681a      	ldr	r2, [r3, #0]
 800ed30:	4bcb      	ldr	r3, [pc, #812]	; (800f060 <UART_SetConfig+0x3d8>)
 800ed32:	429a      	cmp	r2, r3
 800ed34:	f040 80cb 	bne.w	800eece <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ed38:	f7fe ffc2 	bl	800dcc0 <HAL_RCC_GetPCLK2Freq>
 800ed3c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ed40:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ed44:	461c      	mov	r4, r3
 800ed46:	f04f 0500 	mov.w	r5, #0
 800ed4a:	4622      	mov	r2, r4
 800ed4c:	462b      	mov	r3, r5
 800ed4e:	1891      	adds	r1, r2, r2
 800ed50:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800ed54:	415b      	adcs	r3, r3
 800ed56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ed5a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800ed5e:	1912      	adds	r2, r2, r4
 800ed60:	eb45 0303 	adc.w	r3, r5, r3
 800ed64:	f04f 0000 	mov.w	r0, #0
 800ed68:	f04f 0100 	mov.w	r1, #0
 800ed6c:	00d9      	lsls	r1, r3, #3
 800ed6e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ed72:	00d0      	lsls	r0, r2, #3
 800ed74:	4602      	mov	r2, r0
 800ed76:	460b      	mov	r3, r1
 800ed78:	1911      	adds	r1, r2, r4
 800ed7a:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800ed7e:	416b      	adcs	r3, r5
 800ed80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ed84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ed88:	685b      	ldr	r3, [r3, #4]
 800ed8a:	461a      	mov	r2, r3
 800ed8c:	f04f 0300 	mov.w	r3, #0
 800ed90:	1891      	adds	r1, r2, r2
 800ed92:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800ed96:	415b      	adcs	r3, r3
 800ed98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ed9c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800eda0:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800eda4:	f7f1 ff70 	bl	8000c88 <__aeabi_uldivmod>
 800eda8:	4602      	mov	r2, r0
 800edaa:	460b      	mov	r3, r1
 800edac:	4bad      	ldr	r3, [pc, #692]	; (800f064 <UART_SetConfig+0x3dc>)
 800edae:	fba3 2302 	umull	r2, r3, r3, r2
 800edb2:	095b      	lsrs	r3, r3, #5
 800edb4:	011e      	lsls	r6, r3, #4
 800edb6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800edba:	461c      	mov	r4, r3
 800edbc:	f04f 0500 	mov.w	r5, #0
 800edc0:	4622      	mov	r2, r4
 800edc2:	462b      	mov	r3, r5
 800edc4:	1891      	adds	r1, r2, r2
 800edc6:	67b9      	str	r1, [r7, #120]	; 0x78
 800edc8:	415b      	adcs	r3, r3
 800edca:	67fb      	str	r3, [r7, #124]	; 0x7c
 800edcc:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800edd0:	1912      	adds	r2, r2, r4
 800edd2:	eb45 0303 	adc.w	r3, r5, r3
 800edd6:	f04f 0000 	mov.w	r0, #0
 800edda:	f04f 0100 	mov.w	r1, #0
 800edde:	00d9      	lsls	r1, r3, #3
 800ede0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ede4:	00d0      	lsls	r0, r2, #3
 800ede6:	4602      	mov	r2, r0
 800ede8:	460b      	mov	r3, r1
 800edea:	1911      	adds	r1, r2, r4
 800edec:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800edf0:	416b      	adcs	r3, r5
 800edf2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800edf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edfa:	685b      	ldr	r3, [r3, #4]
 800edfc:	461a      	mov	r2, r3
 800edfe:	f04f 0300 	mov.w	r3, #0
 800ee02:	1891      	adds	r1, r2, r2
 800ee04:	6739      	str	r1, [r7, #112]	; 0x70
 800ee06:	415b      	adcs	r3, r3
 800ee08:	677b      	str	r3, [r7, #116]	; 0x74
 800ee0a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800ee0e:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800ee12:	f7f1 ff39 	bl	8000c88 <__aeabi_uldivmod>
 800ee16:	4602      	mov	r2, r0
 800ee18:	460b      	mov	r3, r1
 800ee1a:	4b92      	ldr	r3, [pc, #584]	; (800f064 <UART_SetConfig+0x3dc>)
 800ee1c:	fba3 1302 	umull	r1, r3, r3, r2
 800ee20:	095b      	lsrs	r3, r3, #5
 800ee22:	2164      	movs	r1, #100	; 0x64
 800ee24:	fb01 f303 	mul.w	r3, r1, r3
 800ee28:	1ad3      	subs	r3, r2, r3
 800ee2a:	00db      	lsls	r3, r3, #3
 800ee2c:	3332      	adds	r3, #50	; 0x32
 800ee2e:	4a8d      	ldr	r2, [pc, #564]	; (800f064 <UART_SetConfig+0x3dc>)
 800ee30:	fba2 2303 	umull	r2, r3, r2, r3
 800ee34:	095b      	lsrs	r3, r3, #5
 800ee36:	005b      	lsls	r3, r3, #1
 800ee38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ee3c:	441e      	add	r6, r3
 800ee3e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ee42:	4618      	mov	r0, r3
 800ee44:	f04f 0100 	mov.w	r1, #0
 800ee48:	4602      	mov	r2, r0
 800ee4a:	460b      	mov	r3, r1
 800ee4c:	1894      	adds	r4, r2, r2
 800ee4e:	66bc      	str	r4, [r7, #104]	; 0x68
 800ee50:	415b      	adcs	r3, r3
 800ee52:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ee54:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800ee58:	1812      	adds	r2, r2, r0
 800ee5a:	eb41 0303 	adc.w	r3, r1, r3
 800ee5e:	f04f 0400 	mov.w	r4, #0
 800ee62:	f04f 0500 	mov.w	r5, #0
 800ee66:	00dd      	lsls	r5, r3, #3
 800ee68:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ee6c:	00d4      	lsls	r4, r2, #3
 800ee6e:	4622      	mov	r2, r4
 800ee70:	462b      	mov	r3, r5
 800ee72:	1814      	adds	r4, r2, r0
 800ee74:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800ee78:	414b      	adcs	r3, r1
 800ee7a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ee7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee82:	685b      	ldr	r3, [r3, #4]
 800ee84:	461a      	mov	r2, r3
 800ee86:	f04f 0300 	mov.w	r3, #0
 800ee8a:	1891      	adds	r1, r2, r2
 800ee8c:	6639      	str	r1, [r7, #96]	; 0x60
 800ee8e:	415b      	adcs	r3, r3
 800ee90:	667b      	str	r3, [r7, #100]	; 0x64
 800ee92:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800ee96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ee9a:	f7f1 fef5 	bl	8000c88 <__aeabi_uldivmod>
 800ee9e:	4602      	mov	r2, r0
 800eea0:	460b      	mov	r3, r1
 800eea2:	4b70      	ldr	r3, [pc, #448]	; (800f064 <UART_SetConfig+0x3dc>)
 800eea4:	fba3 1302 	umull	r1, r3, r3, r2
 800eea8:	095b      	lsrs	r3, r3, #5
 800eeaa:	2164      	movs	r1, #100	; 0x64
 800eeac:	fb01 f303 	mul.w	r3, r1, r3
 800eeb0:	1ad3      	subs	r3, r2, r3
 800eeb2:	00db      	lsls	r3, r3, #3
 800eeb4:	3332      	adds	r3, #50	; 0x32
 800eeb6:	4a6b      	ldr	r2, [pc, #428]	; (800f064 <UART_SetConfig+0x3dc>)
 800eeb8:	fba2 2303 	umull	r2, r3, r2, r3
 800eebc:	095b      	lsrs	r3, r3, #5
 800eebe:	f003 0207 	and.w	r2, r3, #7
 800eec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	4432      	add	r2, r6
 800eeca:	609a      	str	r2, [r3, #8]
 800eecc:	e26d      	b.n	800f3aa <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800eece:	f7fe fee3 	bl	800dc98 <HAL_RCC_GetPCLK1Freq>
 800eed2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800eed6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800eeda:	461c      	mov	r4, r3
 800eedc:	f04f 0500 	mov.w	r5, #0
 800eee0:	4622      	mov	r2, r4
 800eee2:	462b      	mov	r3, r5
 800eee4:	1891      	adds	r1, r2, r2
 800eee6:	65b9      	str	r1, [r7, #88]	; 0x58
 800eee8:	415b      	adcs	r3, r3
 800eeea:	65fb      	str	r3, [r7, #92]	; 0x5c
 800eeec:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800eef0:	1912      	adds	r2, r2, r4
 800eef2:	eb45 0303 	adc.w	r3, r5, r3
 800eef6:	f04f 0000 	mov.w	r0, #0
 800eefa:	f04f 0100 	mov.w	r1, #0
 800eefe:	00d9      	lsls	r1, r3, #3
 800ef00:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ef04:	00d0      	lsls	r0, r2, #3
 800ef06:	4602      	mov	r2, r0
 800ef08:	460b      	mov	r3, r1
 800ef0a:	1911      	adds	r1, r2, r4
 800ef0c:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800ef10:	416b      	adcs	r3, r5
 800ef12:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ef16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ef1a:	685b      	ldr	r3, [r3, #4]
 800ef1c:	461a      	mov	r2, r3
 800ef1e:	f04f 0300 	mov.w	r3, #0
 800ef22:	1891      	adds	r1, r2, r2
 800ef24:	6539      	str	r1, [r7, #80]	; 0x50
 800ef26:	415b      	adcs	r3, r3
 800ef28:	657b      	str	r3, [r7, #84]	; 0x54
 800ef2a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ef2e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800ef32:	f7f1 fea9 	bl	8000c88 <__aeabi_uldivmod>
 800ef36:	4602      	mov	r2, r0
 800ef38:	460b      	mov	r3, r1
 800ef3a:	4b4a      	ldr	r3, [pc, #296]	; (800f064 <UART_SetConfig+0x3dc>)
 800ef3c:	fba3 2302 	umull	r2, r3, r3, r2
 800ef40:	095b      	lsrs	r3, r3, #5
 800ef42:	011e      	lsls	r6, r3, #4
 800ef44:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ef48:	461c      	mov	r4, r3
 800ef4a:	f04f 0500 	mov.w	r5, #0
 800ef4e:	4622      	mov	r2, r4
 800ef50:	462b      	mov	r3, r5
 800ef52:	1891      	adds	r1, r2, r2
 800ef54:	64b9      	str	r1, [r7, #72]	; 0x48
 800ef56:	415b      	adcs	r3, r3
 800ef58:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ef5a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ef5e:	1912      	adds	r2, r2, r4
 800ef60:	eb45 0303 	adc.w	r3, r5, r3
 800ef64:	f04f 0000 	mov.w	r0, #0
 800ef68:	f04f 0100 	mov.w	r1, #0
 800ef6c:	00d9      	lsls	r1, r3, #3
 800ef6e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ef72:	00d0      	lsls	r0, r2, #3
 800ef74:	4602      	mov	r2, r0
 800ef76:	460b      	mov	r3, r1
 800ef78:	1911      	adds	r1, r2, r4
 800ef7a:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800ef7e:	416b      	adcs	r3, r5
 800ef80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ef84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ef88:	685b      	ldr	r3, [r3, #4]
 800ef8a:	461a      	mov	r2, r3
 800ef8c:	f04f 0300 	mov.w	r3, #0
 800ef90:	1891      	adds	r1, r2, r2
 800ef92:	6439      	str	r1, [r7, #64]	; 0x40
 800ef94:	415b      	adcs	r3, r3
 800ef96:	647b      	str	r3, [r7, #68]	; 0x44
 800ef98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ef9c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800efa0:	f7f1 fe72 	bl	8000c88 <__aeabi_uldivmod>
 800efa4:	4602      	mov	r2, r0
 800efa6:	460b      	mov	r3, r1
 800efa8:	4b2e      	ldr	r3, [pc, #184]	; (800f064 <UART_SetConfig+0x3dc>)
 800efaa:	fba3 1302 	umull	r1, r3, r3, r2
 800efae:	095b      	lsrs	r3, r3, #5
 800efb0:	2164      	movs	r1, #100	; 0x64
 800efb2:	fb01 f303 	mul.w	r3, r1, r3
 800efb6:	1ad3      	subs	r3, r2, r3
 800efb8:	00db      	lsls	r3, r3, #3
 800efba:	3332      	adds	r3, #50	; 0x32
 800efbc:	4a29      	ldr	r2, [pc, #164]	; (800f064 <UART_SetConfig+0x3dc>)
 800efbe:	fba2 2303 	umull	r2, r3, r2, r3
 800efc2:	095b      	lsrs	r3, r3, #5
 800efc4:	005b      	lsls	r3, r3, #1
 800efc6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800efca:	441e      	add	r6, r3
 800efcc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800efd0:	4618      	mov	r0, r3
 800efd2:	f04f 0100 	mov.w	r1, #0
 800efd6:	4602      	mov	r2, r0
 800efd8:	460b      	mov	r3, r1
 800efda:	1894      	adds	r4, r2, r2
 800efdc:	63bc      	str	r4, [r7, #56]	; 0x38
 800efde:	415b      	adcs	r3, r3
 800efe0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800efe2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800efe6:	1812      	adds	r2, r2, r0
 800efe8:	eb41 0303 	adc.w	r3, r1, r3
 800efec:	f04f 0400 	mov.w	r4, #0
 800eff0:	f04f 0500 	mov.w	r5, #0
 800eff4:	00dd      	lsls	r5, r3, #3
 800eff6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800effa:	00d4      	lsls	r4, r2, #3
 800effc:	4622      	mov	r2, r4
 800effe:	462b      	mov	r3, r5
 800f000:	1814      	adds	r4, r2, r0
 800f002:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800f006:	414b      	adcs	r3, r1
 800f008:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f00c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f010:	685b      	ldr	r3, [r3, #4]
 800f012:	461a      	mov	r2, r3
 800f014:	f04f 0300 	mov.w	r3, #0
 800f018:	1891      	adds	r1, r2, r2
 800f01a:	6339      	str	r1, [r7, #48]	; 0x30
 800f01c:	415b      	adcs	r3, r3
 800f01e:	637b      	str	r3, [r7, #52]	; 0x34
 800f020:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f024:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800f028:	f7f1 fe2e 	bl	8000c88 <__aeabi_uldivmod>
 800f02c:	4602      	mov	r2, r0
 800f02e:	460b      	mov	r3, r1
 800f030:	4b0c      	ldr	r3, [pc, #48]	; (800f064 <UART_SetConfig+0x3dc>)
 800f032:	fba3 1302 	umull	r1, r3, r3, r2
 800f036:	095b      	lsrs	r3, r3, #5
 800f038:	2164      	movs	r1, #100	; 0x64
 800f03a:	fb01 f303 	mul.w	r3, r1, r3
 800f03e:	1ad3      	subs	r3, r2, r3
 800f040:	00db      	lsls	r3, r3, #3
 800f042:	3332      	adds	r3, #50	; 0x32
 800f044:	4a07      	ldr	r2, [pc, #28]	; (800f064 <UART_SetConfig+0x3dc>)
 800f046:	fba2 2303 	umull	r2, r3, r2, r3
 800f04a:	095b      	lsrs	r3, r3, #5
 800f04c:	f003 0207 	and.w	r2, r3, #7
 800f050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	4432      	add	r2, r6
 800f058:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800f05a:	e1a6      	b.n	800f3aa <UART_SetConfig+0x722>
 800f05c:	40011000 	.word	0x40011000
 800f060:	40011400 	.word	0x40011400
 800f064:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f06c:	681a      	ldr	r2, [r3, #0]
 800f06e:	4bd1      	ldr	r3, [pc, #836]	; (800f3b4 <UART_SetConfig+0x72c>)
 800f070:	429a      	cmp	r2, r3
 800f072:	d006      	beq.n	800f082 <UART_SetConfig+0x3fa>
 800f074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f078:	681a      	ldr	r2, [r3, #0]
 800f07a:	4bcf      	ldr	r3, [pc, #828]	; (800f3b8 <UART_SetConfig+0x730>)
 800f07c:	429a      	cmp	r2, r3
 800f07e:	f040 80ca 	bne.w	800f216 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800f082:	f7fe fe1d 	bl	800dcc0 <HAL_RCC_GetPCLK2Freq>
 800f086:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f08a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f08e:	461c      	mov	r4, r3
 800f090:	f04f 0500 	mov.w	r5, #0
 800f094:	4622      	mov	r2, r4
 800f096:	462b      	mov	r3, r5
 800f098:	1891      	adds	r1, r2, r2
 800f09a:	62b9      	str	r1, [r7, #40]	; 0x28
 800f09c:	415b      	adcs	r3, r3
 800f09e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f0a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f0a4:	1912      	adds	r2, r2, r4
 800f0a6:	eb45 0303 	adc.w	r3, r5, r3
 800f0aa:	f04f 0000 	mov.w	r0, #0
 800f0ae:	f04f 0100 	mov.w	r1, #0
 800f0b2:	00d9      	lsls	r1, r3, #3
 800f0b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f0b8:	00d0      	lsls	r0, r2, #3
 800f0ba:	4602      	mov	r2, r0
 800f0bc:	460b      	mov	r3, r1
 800f0be:	eb12 0a04 	adds.w	sl, r2, r4
 800f0c2:	eb43 0b05 	adc.w	fp, r3, r5
 800f0c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f0ca:	685b      	ldr	r3, [r3, #4]
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	f04f 0100 	mov.w	r1, #0
 800f0d2:	f04f 0200 	mov.w	r2, #0
 800f0d6:	f04f 0300 	mov.w	r3, #0
 800f0da:	008b      	lsls	r3, r1, #2
 800f0dc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f0e0:	0082      	lsls	r2, r0, #2
 800f0e2:	4650      	mov	r0, sl
 800f0e4:	4659      	mov	r1, fp
 800f0e6:	f7f1 fdcf 	bl	8000c88 <__aeabi_uldivmod>
 800f0ea:	4602      	mov	r2, r0
 800f0ec:	460b      	mov	r3, r1
 800f0ee:	4bb3      	ldr	r3, [pc, #716]	; (800f3bc <UART_SetConfig+0x734>)
 800f0f0:	fba3 2302 	umull	r2, r3, r3, r2
 800f0f4:	095b      	lsrs	r3, r3, #5
 800f0f6:	011e      	lsls	r6, r3, #4
 800f0f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	f04f 0100 	mov.w	r1, #0
 800f102:	4602      	mov	r2, r0
 800f104:	460b      	mov	r3, r1
 800f106:	1894      	adds	r4, r2, r2
 800f108:	623c      	str	r4, [r7, #32]
 800f10a:	415b      	adcs	r3, r3
 800f10c:	627b      	str	r3, [r7, #36]	; 0x24
 800f10e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f112:	1812      	adds	r2, r2, r0
 800f114:	eb41 0303 	adc.w	r3, r1, r3
 800f118:	f04f 0400 	mov.w	r4, #0
 800f11c:	f04f 0500 	mov.w	r5, #0
 800f120:	00dd      	lsls	r5, r3, #3
 800f122:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f126:	00d4      	lsls	r4, r2, #3
 800f128:	4622      	mov	r2, r4
 800f12a:	462b      	mov	r3, r5
 800f12c:	1814      	adds	r4, r2, r0
 800f12e:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800f132:	414b      	adcs	r3, r1
 800f134:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f13c:	685b      	ldr	r3, [r3, #4]
 800f13e:	4618      	mov	r0, r3
 800f140:	f04f 0100 	mov.w	r1, #0
 800f144:	f04f 0200 	mov.w	r2, #0
 800f148:	f04f 0300 	mov.w	r3, #0
 800f14c:	008b      	lsls	r3, r1, #2
 800f14e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f152:	0082      	lsls	r2, r0, #2
 800f154:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800f158:	f7f1 fd96 	bl	8000c88 <__aeabi_uldivmod>
 800f15c:	4602      	mov	r2, r0
 800f15e:	460b      	mov	r3, r1
 800f160:	4b96      	ldr	r3, [pc, #600]	; (800f3bc <UART_SetConfig+0x734>)
 800f162:	fba3 1302 	umull	r1, r3, r3, r2
 800f166:	095b      	lsrs	r3, r3, #5
 800f168:	2164      	movs	r1, #100	; 0x64
 800f16a:	fb01 f303 	mul.w	r3, r1, r3
 800f16e:	1ad3      	subs	r3, r2, r3
 800f170:	011b      	lsls	r3, r3, #4
 800f172:	3332      	adds	r3, #50	; 0x32
 800f174:	4a91      	ldr	r2, [pc, #580]	; (800f3bc <UART_SetConfig+0x734>)
 800f176:	fba2 2303 	umull	r2, r3, r2, r3
 800f17a:	095b      	lsrs	r3, r3, #5
 800f17c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f180:	441e      	add	r6, r3
 800f182:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f186:	4618      	mov	r0, r3
 800f188:	f04f 0100 	mov.w	r1, #0
 800f18c:	4602      	mov	r2, r0
 800f18e:	460b      	mov	r3, r1
 800f190:	1894      	adds	r4, r2, r2
 800f192:	61bc      	str	r4, [r7, #24]
 800f194:	415b      	adcs	r3, r3
 800f196:	61fb      	str	r3, [r7, #28]
 800f198:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f19c:	1812      	adds	r2, r2, r0
 800f19e:	eb41 0303 	adc.w	r3, r1, r3
 800f1a2:	f04f 0400 	mov.w	r4, #0
 800f1a6:	f04f 0500 	mov.w	r5, #0
 800f1aa:	00dd      	lsls	r5, r3, #3
 800f1ac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f1b0:	00d4      	lsls	r4, r2, #3
 800f1b2:	4622      	mov	r2, r4
 800f1b4:	462b      	mov	r3, r5
 800f1b6:	1814      	adds	r4, r2, r0
 800f1b8:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800f1bc:	414b      	adcs	r3, r1
 800f1be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f1c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f1c6:	685b      	ldr	r3, [r3, #4]
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f04f 0100 	mov.w	r1, #0
 800f1ce:	f04f 0200 	mov.w	r2, #0
 800f1d2:	f04f 0300 	mov.w	r3, #0
 800f1d6:	008b      	lsls	r3, r1, #2
 800f1d8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f1dc:	0082      	lsls	r2, r0, #2
 800f1de:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800f1e2:	f7f1 fd51 	bl	8000c88 <__aeabi_uldivmod>
 800f1e6:	4602      	mov	r2, r0
 800f1e8:	460b      	mov	r3, r1
 800f1ea:	4b74      	ldr	r3, [pc, #464]	; (800f3bc <UART_SetConfig+0x734>)
 800f1ec:	fba3 1302 	umull	r1, r3, r3, r2
 800f1f0:	095b      	lsrs	r3, r3, #5
 800f1f2:	2164      	movs	r1, #100	; 0x64
 800f1f4:	fb01 f303 	mul.w	r3, r1, r3
 800f1f8:	1ad3      	subs	r3, r2, r3
 800f1fa:	011b      	lsls	r3, r3, #4
 800f1fc:	3332      	adds	r3, #50	; 0x32
 800f1fe:	4a6f      	ldr	r2, [pc, #444]	; (800f3bc <UART_SetConfig+0x734>)
 800f200:	fba2 2303 	umull	r2, r3, r2, r3
 800f204:	095b      	lsrs	r3, r3, #5
 800f206:	f003 020f 	and.w	r2, r3, #15
 800f20a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	4432      	add	r2, r6
 800f212:	609a      	str	r2, [r3, #8]
 800f214:	e0c9      	b.n	800f3aa <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800f216:	f7fe fd3f 	bl	800dc98 <HAL_RCC_GetPCLK1Freq>
 800f21a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f21e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f222:	461c      	mov	r4, r3
 800f224:	f04f 0500 	mov.w	r5, #0
 800f228:	4622      	mov	r2, r4
 800f22a:	462b      	mov	r3, r5
 800f22c:	1891      	adds	r1, r2, r2
 800f22e:	6139      	str	r1, [r7, #16]
 800f230:	415b      	adcs	r3, r3
 800f232:	617b      	str	r3, [r7, #20]
 800f234:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f238:	1912      	adds	r2, r2, r4
 800f23a:	eb45 0303 	adc.w	r3, r5, r3
 800f23e:	f04f 0000 	mov.w	r0, #0
 800f242:	f04f 0100 	mov.w	r1, #0
 800f246:	00d9      	lsls	r1, r3, #3
 800f248:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f24c:	00d0      	lsls	r0, r2, #3
 800f24e:	4602      	mov	r2, r0
 800f250:	460b      	mov	r3, r1
 800f252:	eb12 0804 	adds.w	r8, r2, r4
 800f256:	eb43 0905 	adc.w	r9, r3, r5
 800f25a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f25e:	685b      	ldr	r3, [r3, #4]
 800f260:	4618      	mov	r0, r3
 800f262:	f04f 0100 	mov.w	r1, #0
 800f266:	f04f 0200 	mov.w	r2, #0
 800f26a:	f04f 0300 	mov.w	r3, #0
 800f26e:	008b      	lsls	r3, r1, #2
 800f270:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f274:	0082      	lsls	r2, r0, #2
 800f276:	4640      	mov	r0, r8
 800f278:	4649      	mov	r1, r9
 800f27a:	f7f1 fd05 	bl	8000c88 <__aeabi_uldivmod>
 800f27e:	4602      	mov	r2, r0
 800f280:	460b      	mov	r3, r1
 800f282:	4b4e      	ldr	r3, [pc, #312]	; (800f3bc <UART_SetConfig+0x734>)
 800f284:	fba3 2302 	umull	r2, r3, r3, r2
 800f288:	095b      	lsrs	r3, r3, #5
 800f28a:	011e      	lsls	r6, r3, #4
 800f28c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f290:	4618      	mov	r0, r3
 800f292:	f04f 0100 	mov.w	r1, #0
 800f296:	4602      	mov	r2, r0
 800f298:	460b      	mov	r3, r1
 800f29a:	1894      	adds	r4, r2, r2
 800f29c:	60bc      	str	r4, [r7, #8]
 800f29e:	415b      	adcs	r3, r3
 800f2a0:	60fb      	str	r3, [r7, #12]
 800f2a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f2a6:	1812      	adds	r2, r2, r0
 800f2a8:	eb41 0303 	adc.w	r3, r1, r3
 800f2ac:	f04f 0400 	mov.w	r4, #0
 800f2b0:	f04f 0500 	mov.w	r5, #0
 800f2b4:	00dd      	lsls	r5, r3, #3
 800f2b6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f2ba:	00d4      	lsls	r4, r2, #3
 800f2bc:	4622      	mov	r2, r4
 800f2be:	462b      	mov	r3, r5
 800f2c0:	1814      	adds	r4, r2, r0
 800f2c2:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800f2c6:	414b      	adcs	r3, r1
 800f2c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f2cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f2d0:	685b      	ldr	r3, [r3, #4]
 800f2d2:	4618      	mov	r0, r3
 800f2d4:	f04f 0100 	mov.w	r1, #0
 800f2d8:	f04f 0200 	mov.w	r2, #0
 800f2dc:	f04f 0300 	mov.w	r3, #0
 800f2e0:	008b      	lsls	r3, r1, #2
 800f2e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f2e6:	0082      	lsls	r2, r0, #2
 800f2e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800f2ec:	f7f1 fccc 	bl	8000c88 <__aeabi_uldivmod>
 800f2f0:	4602      	mov	r2, r0
 800f2f2:	460b      	mov	r3, r1
 800f2f4:	4b31      	ldr	r3, [pc, #196]	; (800f3bc <UART_SetConfig+0x734>)
 800f2f6:	fba3 1302 	umull	r1, r3, r3, r2
 800f2fa:	095b      	lsrs	r3, r3, #5
 800f2fc:	2164      	movs	r1, #100	; 0x64
 800f2fe:	fb01 f303 	mul.w	r3, r1, r3
 800f302:	1ad3      	subs	r3, r2, r3
 800f304:	011b      	lsls	r3, r3, #4
 800f306:	3332      	adds	r3, #50	; 0x32
 800f308:	4a2c      	ldr	r2, [pc, #176]	; (800f3bc <UART_SetConfig+0x734>)
 800f30a:	fba2 2303 	umull	r2, r3, r2, r3
 800f30e:	095b      	lsrs	r3, r3, #5
 800f310:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f314:	441e      	add	r6, r3
 800f316:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f31a:	4618      	mov	r0, r3
 800f31c:	f04f 0100 	mov.w	r1, #0
 800f320:	4602      	mov	r2, r0
 800f322:	460b      	mov	r3, r1
 800f324:	1894      	adds	r4, r2, r2
 800f326:	603c      	str	r4, [r7, #0]
 800f328:	415b      	adcs	r3, r3
 800f32a:	607b      	str	r3, [r7, #4]
 800f32c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f330:	1812      	adds	r2, r2, r0
 800f332:	eb41 0303 	adc.w	r3, r1, r3
 800f336:	f04f 0400 	mov.w	r4, #0
 800f33a:	f04f 0500 	mov.w	r5, #0
 800f33e:	00dd      	lsls	r5, r3, #3
 800f340:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f344:	00d4      	lsls	r4, r2, #3
 800f346:	4622      	mov	r2, r4
 800f348:	462b      	mov	r3, r5
 800f34a:	1814      	adds	r4, r2, r0
 800f34c:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800f350:	414b      	adcs	r3, r1
 800f352:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f35a:	685b      	ldr	r3, [r3, #4]
 800f35c:	4618      	mov	r0, r3
 800f35e:	f04f 0100 	mov.w	r1, #0
 800f362:	f04f 0200 	mov.w	r2, #0
 800f366:	f04f 0300 	mov.w	r3, #0
 800f36a:	008b      	lsls	r3, r1, #2
 800f36c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f370:	0082      	lsls	r2, r0, #2
 800f372:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800f376:	f7f1 fc87 	bl	8000c88 <__aeabi_uldivmod>
 800f37a:	4602      	mov	r2, r0
 800f37c:	460b      	mov	r3, r1
 800f37e:	4b0f      	ldr	r3, [pc, #60]	; (800f3bc <UART_SetConfig+0x734>)
 800f380:	fba3 1302 	umull	r1, r3, r3, r2
 800f384:	095b      	lsrs	r3, r3, #5
 800f386:	2164      	movs	r1, #100	; 0x64
 800f388:	fb01 f303 	mul.w	r3, r1, r3
 800f38c:	1ad3      	subs	r3, r2, r3
 800f38e:	011b      	lsls	r3, r3, #4
 800f390:	3332      	adds	r3, #50	; 0x32
 800f392:	4a0a      	ldr	r2, [pc, #40]	; (800f3bc <UART_SetConfig+0x734>)
 800f394:	fba2 2303 	umull	r2, r3, r2, r3
 800f398:	095b      	lsrs	r3, r3, #5
 800f39a:	f003 020f 	and.w	r2, r3, #15
 800f39e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	4432      	add	r2, r6
 800f3a6:	609a      	str	r2, [r3, #8]
}
 800f3a8:	e7ff      	b.n	800f3aa <UART_SetConfig+0x722>
 800f3aa:	bf00      	nop
 800f3ac:	37f4      	adds	r7, #244	; 0xf4
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3b4:	40011000 	.word	0x40011000
 800f3b8:	40011400 	.word	0x40011400
 800f3bc:	51eb851f 	.word	0x51eb851f

0800f3c0 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800f3c0:	b480      	push	{r7}
 800f3c2:	b085      	sub	sp, #20
 800f3c4:	af00      	add	r7, sp, #0
 800f3c6:	6078      	str	r0, [r7, #4]
 800f3c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800f3ca:	2300      	movs	r3, #0
 800f3cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	681a      	ldr	r2, [r3, #0]
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f3d8:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800f3da:	68fa      	ldr	r2, [r7, #12]
 800f3dc:	4b20      	ldr	r3, [pc, #128]	; (800f460 <FSMC_NORSRAM_Init+0xa0>)
 800f3de:	4013      	ands	r3, r2
 800f3e0:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f3e2:	683b      	ldr	r3, [r7, #0]
 800f3e4:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800f3e6:	683b      	ldr	r3, [r7, #0]
 800f3e8:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f3ea:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800f3ec:	683b      	ldr	r3, [r7, #0]
 800f3ee:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800f3f0:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800f3f2:	683b      	ldr	r3, [r7, #0]
 800f3f4:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800f3f6:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800f3f8:	683b      	ldr	r3, [r7, #0]
 800f3fa:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800f3fc:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800f402:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800f408:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800f40e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800f414:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800f416:	683b      	ldr	r3, [r7, #0]
 800f418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800f41a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800f41c:	683b      	ldr	r3, [r7, #0]
 800f41e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800f420:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800f422:	683b      	ldr	r3, [r7, #0]
 800f424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800f426:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800f42c:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800f42e:	68fa      	ldr	r2, [r7, #12]
 800f430:	4313      	orrs	r3, r2
 800f432:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	689b      	ldr	r3, [r3, #8]
 800f438:	2b08      	cmp	r3, #8
 800f43a:	d103      	bne.n	800f444 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f442:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	681a      	ldr	r2, [r3, #0]
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	68f9      	ldr	r1, [r7, #12]
 800f44c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800f450:	2300      	movs	r3, #0
}
 800f452:	4618      	mov	r0, r3
 800f454:	3714      	adds	r7, #20
 800f456:	46bd      	mov	sp, r7
 800f458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45c:	4770      	bx	lr
 800f45e:	bf00      	nop
 800f460:	fff00080 	.word	0xfff00080

0800f464 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800f464:	b480      	push	{r7}
 800f466:	b087      	sub	sp, #28
 800f468:	af00      	add	r7, sp, #0
 800f46a:	60f8      	str	r0, [r7, #12]
 800f46c:	60b9      	str	r1, [r7, #8]
 800f46e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800f470:	2300      	movs	r3, #0
 800f472:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	1c5a      	adds	r2, r3, #1
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f47e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800f480:	697b      	ldr	r3, [r7, #20]
 800f482:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800f486:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f488:	68bb      	ldr	r3, [r7, #8]
 800f48a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	685b      	ldr	r3, [r3, #4]
 800f490:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f492:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800f494:	68bb      	ldr	r3, [r7, #8]
 800f496:	689b      	ldr	r3, [r3, #8]
 800f498:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800f49a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	68db      	ldr	r3, [r3, #12]
 800f4a0:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800f4a2:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800f4a4:	68bb      	ldr	r3, [r7, #8]
 800f4a6:	691b      	ldr	r3, [r3, #16]
 800f4a8:	3b01      	subs	r3, #1
 800f4aa:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f4ac:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800f4ae:	68bb      	ldr	r3, [r7, #8]
 800f4b0:	695b      	ldr	r3, [r3, #20]
 800f4b2:	3b02      	subs	r3, #2
 800f4b4:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800f4b6:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800f4b8:	68bb      	ldr	r3, [r7, #8]
 800f4ba:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f4bc:	4313      	orrs	r3, r2
 800f4be:	697a      	ldr	r2, [r7, #20]
 800f4c0:	4313      	orrs	r3, r2
 800f4c2:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	1c5a      	adds	r2, r3, #1
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	6979      	ldr	r1, [r7, #20]
 800f4cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800f4d0:	2300      	movs	r3, #0
}
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	371c      	adds	r7, #28
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4dc:	4770      	bx	lr
	...

0800f4e0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800f4e0:	b480      	push	{r7}
 800f4e2:	b087      	sub	sp, #28
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	60f8      	str	r0, [r7, #12]
 800f4e8:	60b9      	str	r1, [r7, #8]
 800f4ea:	607a      	str	r2, [r7, #4]
 800f4ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800f4f2:	683b      	ldr	r3, [r7, #0]
 800f4f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f4f8:	d122      	bne.n	800f540 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	687a      	ldr	r2, [r7, #4]
 800f4fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f502:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800f504:	697a      	ldr	r2, [r7, #20]
 800f506:	4b15      	ldr	r3, [pc, #84]	; (800f55c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800f508:	4013      	ands	r3, r2
 800f50a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f50c:	68bb      	ldr	r3, [r7, #8]
 800f50e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800f510:	68bb      	ldr	r3, [r7, #8]
 800f512:	685b      	ldr	r3, [r3, #4]
 800f514:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f516:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800f518:	68bb      	ldr	r3, [r7, #8]
 800f51a:	689b      	ldr	r3, [r3, #8]
 800f51c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800f51e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f520:	68bb      	ldr	r3, [r7, #8]
 800f522:	68db      	ldr	r3, [r3, #12]
 800f524:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800f526:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800f528:	68bb      	ldr	r3, [r7, #8]
 800f52a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800f52c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800f52e:	697a      	ldr	r2, [r7, #20]
 800f530:	4313      	orrs	r3, r2
 800f532:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	687a      	ldr	r2, [r7, #4]
 800f538:	6979      	ldr	r1, [r7, #20]
 800f53a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f53e:	e005      	b.n	800f54c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	687a      	ldr	r2, [r7, #4]
 800f544:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800f548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800f54c:	2300      	movs	r3, #0
}
 800f54e:	4618      	mov	r0, r3
 800f550:	371c      	adds	r7, #28
 800f552:	46bd      	mov	sp, r7
 800f554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f558:	4770      	bx	lr
 800f55a:	bf00      	nop
 800f55c:	cff00000 	.word	0xcff00000

0800f560 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f560:	b084      	sub	sp, #16
 800f562:	b580      	push	{r7, lr}
 800f564:	b084      	sub	sp, #16
 800f566:	af00      	add	r7, sp, #0
 800f568:	6078      	str	r0, [r7, #4]
 800f56a:	f107 001c 	add.w	r0, r7, #28
 800f56e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f574:	2b01      	cmp	r3, #1
 800f576:	d122      	bne.n	800f5be <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f57c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	68db      	ldr	r3, [r3, #12]
 800f588:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800f58c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f590:	687a      	ldr	r2, [r7, #4]
 800f592:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	68db      	ldr	r3, [r3, #12]
 800f598:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f5a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5a2:	2b01      	cmp	r3, #1
 800f5a4:	d105      	bne.n	800f5b2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	68db      	ldr	r3, [r3, #12]
 800f5aa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800f5b2:	6878      	ldr	r0, [r7, #4]
 800f5b4:	f001 fac6 	bl	8010b44 <USB_CoreReset>
 800f5b8:	4603      	mov	r3, r0
 800f5ba:	73fb      	strb	r3, [r7, #15]
 800f5bc:	e01a      	b.n	800f5f4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	68db      	ldr	r3, [r3, #12]
 800f5c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f5ca:	6878      	ldr	r0, [r7, #4]
 800f5cc:	f001 faba 	bl	8010b44 <USB_CoreReset>
 800f5d0:	4603      	mov	r3, r0
 800f5d2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f5d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d106      	bne.n	800f5e8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f5de:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	639a      	str	r2, [r3, #56]	; 0x38
 800f5e6:	e005      	b.n	800f5f4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f5ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f5f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5f6:	2b01      	cmp	r3, #1
 800f5f8:	d10b      	bne.n	800f612 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	689b      	ldr	r3, [r3, #8]
 800f5fe:	f043 0206 	orr.w	r2, r3, #6
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	689b      	ldr	r3, [r3, #8]
 800f60a:	f043 0220 	orr.w	r2, r3, #32
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f612:	7bfb      	ldrb	r3, [r7, #15]
}
 800f614:	4618      	mov	r0, r3
 800f616:	3710      	adds	r7, #16
 800f618:	46bd      	mov	sp, r7
 800f61a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f61e:	b004      	add	sp, #16
 800f620:	4770      	bx	lr
	...

0800f624 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f624:	b480      	push	{r7}
 800f626:	b087      	sub	sp, #28
 800f628:	af00      	add	r7, sp, #0
 800f62a:	60f8      	str	r0, [r7, #12]
 800f62c:	60b9      	str	r1, [r7, #8]
 800f62e:	4613      	mov	r3, r2
 800f630:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f632:	79fb      	ldrb	r3, [r7, #7]
 800f634:	2b02      	cmp	r3, #2
 800f636:	d165      	bne.n	800f704 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f638:	68bb      	ldr	r3, [r7, #8]
 800f63a:	4a41      	ldr	r2, [pc, #260]	; (800f740 <USB_SetTurnaroundTime+0x11c>)
 800f63c:	4293      	cmp	r3, r2
 800f63e:	d906      	bls.n	800f64e <USB_SetTurnaroundTime+0x2a>
 800f640:	68bb      	ldr	r3, [r7, #8]
 800f642:	4a40      	ldr	r2, [pc, #256]	; (800f744 <USB_SetTurnaroundTime+0x120>)
 800f644:	4293      	cmp	r3, r2
 800f646:	d202      	bcs.n	800f64e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f648:	230f      	movs	r3, #15
 800f64a:	617b      	str	r3, [r7, #20]
 800f64c:	e062      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f64e:	68bb      	ldr	r3, [r7, #8]
 800f650:	4a3c      	ldr	r2, [pc, #240]	; (800f744 <USB_SetTurnaroundTime+0x120>)
 800f652:	4293      	cmp	r3, r2
 800f654:	d306      	bcc.n	800f664 <USB_SetTurnaroundTime+0x40>
 800f656:	68bb      	ldr	r3, [r7, #8]
 800f658:	4a3b      	ldr	r2, [pc, #236]	; (800f748 <USB_SetTurnaroundTime+0x124>)
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d202      	bcs.n	800f664 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f65e:	230e      	movs	r3, #14
 800f660:	617b      	str	r3, [r7, #20]
 800f662:	e057      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f664:	68bb      	ldr	r3, [r7, #8]
 800f666:	4a38      	ldr	r2, [pc, #224]	; (800f748 <USB_SetTurnaroundTime+0x124>)
 800f668:	4293      	cmp	r3, r2
 800f66a:	d306      	bcc.n	800f67a <USB_SetTurnaroundTime+0x56>
 800f66c:	68bb      	ldr	r3, [r7, #8]
 800f66e:	4a37      	ldr	r2, [pc, #220]	; (800f74c <USB_SetTurnaroundTime+0x128>)
 800f670:	4293      	cmp	r3, r2
 800f672:	d202      	bcs.n	800f67a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f674:	230d      	movs	r3, #13
 800f676:	617b      	str	r3, [r7, #20]
 800f678:	e04c      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f67a:	68bb      	ldr	r3, [r7, #8]
 800f67c:	4a33      	ldr	r2, [pc, #204]	; (800f74c <USB_SetTurnaroundTime+0x128>)
 800f67e:	4293      	cmp	r3, r2
 800f680:	d306      	bcc.n	800f690 <USB_SetTurnaroundTime+0x6c>
 800f682:	68bb      	ldr	r3, [r7, #8]
 800f684:	4a32      	ldr	r2, [pc, #200]	; (800f750 <USB_SetTurnaroundTime+0x12c>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d802      	bhi.n	800f690 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f68a:	230c      	movs	r3, #12
 800f68c:	617b      	str	r3, [r7, #20]
 800f68e:	e041      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f690:	68bb      	ldr	r3, [r7, #8]
 800f692:	4a2f      	ldr	r2, [pc, #188]	; (800f750 <USB_SetTurnaroundTime+0x12c>)
 800f694:	4293      	cmp	r3, r2
 800f696:	d906      	bls.n	800f6a6 <USB_SetTurnaroundTime+0x82>
 800f698:	68bb      	ldr	r3, [r7, #8]
 800f69a:	4a2e      	ldr	r2, [pc, #184]	; (800f754 <USB_SetTurnaroundTime+0x130>)
 800f69c:	4293      	cmp	r3, r2
 800f69e:	d802      	bhi.n	800f6a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f6a0:	230b      	movs	r3, #11
 800f6a2:	617b      	str	r3, [r7, #20]
 800f6a4:	e036      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f6a6:	68bb      	ldr	r3, [r7, #8]
 800f6a8:	4a2a      	ldr	r2, [pc, #168]	; (800f754 <USB_SetTurnaroundTime+0x130>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d906      	bls.n	800f6bc <USB_SetTurnaroundTime+0x98>
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	4a29      	ldr	r2, [pc, #164]	; (800f758 <USB_SetTurnaroundTime+0x134>)
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d802      	bhi.n	800f6bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f6b6:	230a      	movs	r3, #10
 800f6b8:	617b      	str	r3, [r7, #20]
 800f6ba:	e02b      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f6bc:	68bb      	ldr	r3, [r7, #8]
 800f6be:	4a26      	ldr	r2, [pc, #152]	; (800f758 <USB_SetTurnaroundTime+0x134>)
 800f6c0:	4293      	cmp	r3, r2
 800f6c2:	d906      	bls.n	800f6d2 <USB_SetTurnaroundTime+0xae>
 800f6c4:	68bb      	ldr	r3, [r7, #8]
 800f6c6:	4a25      	ldr	r2, [pc, #148]	; (800f75c <USB_SetTurnaroundTime+0x138>)
 800f6c8:	4293      	cmp	r3, r2
 800f6ca:	d202      	bcs.n	800f6d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f6cc:	2309      	movs	r3, #9
 800f6ce:	617b      	str	r3, [r7, #20]
 800f6d0:	e020      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f6d2:	68bb      	ldr	r3, [r7, #8]
 800f6d4:	4a21      	ldr	r2, [pc, #132]	; (800f75c <USB_SetTurnaroundTime+0x138>)
 800f6d6:	4293      	cmp	r3, r2
 800f6d8:	d306      	bcc.n	800f6e8 <USB_SetTurnaroundTime+0xc4>
 800f6da:	68bb      	ldr	r3, [r7, #8]
 800f6dc:	4a20      	ldr	r2, [pc, #128]	; (800f760 <USB_SetTurnaroundTime+0x13c>)
 800f6de:	4293      	cmp	r3, r2
 800f6e0:	d802      	bhi.n	800f6e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f6e2:	2308      	movs	r3, #8
 800f6e4:	617b      	str	r3, [r7, #20]
 800f6e6:	e015      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	4a1d      	ldr	r2, [pc, #116]	; (800f760 <USB_SetTurnaroundTime+0x13c>)
 800f6ec:	4293      	cmp	r3, r2
 800f6ee:	d906      	bls.n	800f6fe <USB_SetTurnaroundTime+0xda>
 800f6f0:	68bb      	ldr	r3, [r7, #8]
 800f6f2:	4a1c      	ldr	r2, [pc, #112]	; (800f764 <USB_SetTurnaroundTime+0x140>)
 800f6f4:	4293      	cmp	r3, r2
 800f6f6:	d202      	bcs.n	800f6fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f6f8:	2307      	movs	r3, #7
 800f6fa:	617b      	str	r3, [r7, #20]
 800f6fc:	e00a      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f6fe:	2306      	movs	r3, #6
 800f700:	617b      	str	r3, [r7, #20]
 800f702:	e007      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800f704:	79fb      	ldrb	r3, [r7, #7]
 800f706:	2b00      	cmp	r3, #0
 800f708:	d102      	bne.n	800f710 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800f70a:	2309      	movs	r3, #9
 800f70c:	617b      	str	r3, [r7, #20]
 800f70e:	e001      	b.n	800f714 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f710:	2309      	movs	r3, #9
 800f712:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	68db      	ldr	r3, [r3, #12]
 800f718:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	68da      	ldr	r2, [r3, #12]
 800f724:	697b      	ldr	r3, [r7, #20]
 800f726:	029b      	lsls	r3, r3, #10
 800f728:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800f72c:	431a      	orrs	r2, r3
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f732:	2300      	movs	r3, #0
}
 800f734:	4618      	mov	r0, r3
 800f736:	371c      	adds	r7, #28
 800f738:	46bd      	mov	sp, r7
 800f73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73e:	4770      	bx	lr
 800f740:	00d8acbf 	.word	0x00d8acbf
 800f744:	00e4e1c0 	.word	0x00e4e1c0
 800f748:	00f42400 	.word	0x00f42400
 800f74c:	01067380 	.word	0x01067380
 800f750:	011a499f 	.word	0x011a499f
 800f754:	01312cff 	.word	0x01312cff
 800f758:	014ca43f 	.word	0x014ca43f
 800f75c:	016e3600 	.word	0x016e3600
 800f760:	01a6ab1f 	.word	0x01a6ab1f
 800f764:	01e84800 	.word	0x01e84800

0800f768 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f768:	b480      	push	{r7}
 800f76a:	b083      	sub	sp, #12
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	689b      	ldr	r3, [r3, #8]
 800f774:	f043 0201 	orr.w	r2, r3, #1
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f77c:	2300      	movs	r3, #0
}
 800f77e:	4618      	mov	r0, r3
 800f780:	370c      	adds	r7, #12
 800f782:	46bd      	mov	sp, r7
 800f784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f788:	4770      	bx	lr

0800f78a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f78a:	b480      	push	{r7}
 800f78c:	b083      	sub	sp, #12
 800f78e:	af00      	add	r7, sp, #0
 800f790:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	689b      	ldr	r3, [r3, #8]
 800f796:	f023 0201 	bic.w	r2, r3, #1
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f79e:	2300      	movs	r3, #0
}
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	370c      	adds	r7, #12
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7aa:	4770      	bx	lr

0800f7ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f7ac:	b580      	push	{r7, lr}
 800f7ae:	b082      	sub	sp, #8
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
 800f7b4:	460b      	mov	r3, r1
 800f7b6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	68db      	ldr	r3, [r3, #12]
 800f7bc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f7c4:	78fb      	ldrb	r3, [r7, #3]
 800f7c6:	2b01      	cmp	r3, #1
 800f7c8:	d106      	bne.n	800f7d8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	68db      	ldr	r3, [r3, #12]
 800f7ce:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	60da      	str	r2, [r3, #12]
 800f7d6:	e00b      	b.n	800f7f0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800f7d8:	78fb      	ldrb	r3, [r7, #3]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d106      	bne.n	800f7ec <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	68db      	ldr	r3, [r3, #12]
 800f7e2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	60da      	str	r2, [r3, #12]
 800f7ea:	e001      	b.n	800f7f0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800f7ec:	2301      	movs	r3, #1
 800f7ee:	e003      	b.n	800f7f8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800f7f0:	2032      	movs	r0, #50	; 0x32
 800f7f2:	f7fb fdd7 	bl	800b3a4 <HAL_Delay>

  return HAL_OK;
 800f7f6:	2300      	movs	r3, #0
}
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	3708      	adds	r7, #8
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	bd80      	pop	{r7, pc}

0800f800 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f800:	b084      	sub	sp, #16
 800f802:	b580      	push	{r7, lr}
 800f804:	b086      	sub	sp, #24
 800f806:	af00      	add	r7, sp, #0
 800f808:	6078      	str	r0, [r7, #4]
 800f80a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f80e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f812:	2300      	movs	r3, #0
 800f814:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f81a:	2300      	movs	r3, #0
 800f81c:	613b      	str	r3, [r7, #16]
 800f81e:	e009      	b.n	800f834 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f820:	687a      	ldr	r2, [r7, #4]
 800f822:	693b      	ldr	r3, [r7, #16]
 800f824:	3340      	adds	r3, #64	; 0x40
 800f826:	009b      	lsls	r3, r3, #2
 800f828:	4413      	add	r3, r2
 800f82a:	2200      	movs	r2, #0
 800f82c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f82e:	693b      	ldr	r3, [r7, #16]
 800f830:	3301      	adds	r3, #1
 800f832:	613b      	str	r3, [r7, #16]
 800f834:	693b      	ldr	r3, [r7, #16]
 800f836:	2b0e      	cmp	r3, #14
 800f838:	d9f2      	bls.n	800f820 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f83a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d11c      	bne.n	800f87a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f846:	685b      	ldr	r3, [r3, #4]
 800f848:	68fa      	ldr	r2, [r7, #12]
 800f84a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f84e:	f043 0302 	orr.w	r3, r3, #2
 800f852:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f858:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f864:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f870:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	639a      	str	r2, [r3, #56]	; 0x38
 800f878:	e00b      	b.n	800f892 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f87e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f88a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f898:	461a      	mov	r2, r3
 800f89a:	2300      	movs	r3, #0
 800f89c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f8a4:	4619      	mov	r1, r3
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f8ac:	461a      	mov	r2, r3
 800f8ae:	680b      	ldr	r3, [r1, #0]
 800f8b0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f8b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8b4:	2b01      	cmp	r3, #1
 800f8b6:	d10c      	bne.n	800f8d2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d104      	bne.n	800f8c8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f8be:	2100      	movs	r1, #0
 800f8c0:	6878      	ldr	r0, [r7, #4]
 800f8c2:	f000 f949 	bl	800fb58 <USB_SetDevSpeed>
 800f8c6:	e008      	b.n	800f8da <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f8c8:	2101      	movs	r1, #1
 800f8ca:	6878      	ldr	r0, [r7, #4]
 800f8cc:	f000 f944 	bl	800fb58 <USB_SetDevSpeed>
 800f8d0:	e003      	b.n	800f8da <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f8d2:	2103      	movs	r1, #3
 800f8d4:	6878      	ldr	r0, [r7, #4]
 800f8d6:	f000 f93f 	bl	800fb58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f8da:	2110      	movs	r1, #16
 800f8dc:	6878      	ldr	r0, [r7, #4]
 800f8de:	f000 f8f3 	bl	800fac8 <USB_FlushTxFifo>
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d001      	beq.n	800f8ec <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800f8e8:	2301      	movs	r3, #1
 800f8ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f8ec:	6878      	ldr	r0, [r7, #4]
 800f8ee:	f000 f911 	bl	800fb14 <USB_FlushRxFifo>
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d001      	beq.n	800f8fc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800f8f8:	2301      	movs	r3, #1
 800f8fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f902:	461a      	mov	r2, r3
 800f904:	2300      	movs	r3, #0
 800f906:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f90e:	461a      	mov	r2, r3
 800f910:	2300      	movs	r3, #0
 800f912:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f91a:	461a      	mov	r2, r3
 800f91c:	2300      	movs	r3, #0
 800f91e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f920:	2300      	movs	r3, #0
 800f922:	613b      	str	r3, [r7, #16]
 800f924:	e043      	b.n	800f9ae <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f926:	693b      	ldr	r3, [r7, #16]
 800f928:	015a      	lsls	r2, r3, #5
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	4413      	add	r3, r2
 800f92e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f938:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f93c:	d118      	bne.n	800f970 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800f93e:	693b      	ldr	r3, [r7, #16]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d10a      	bne.n	800f95a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f944:	693b      	ldr	r3, [r7, #16]
 800f946:	015a      	lsls	r2, r3, #5
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	4413      	add	r3, r2
 800f94c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f950:	461a      	mov	r2, r3
 800f952:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f956:	6013      	str	r3, [r2, #0]
 800f958:	e013      	b.n	800f982 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f95a:	693b      	ldr	r3, [r7, #16]
 800f95c:	015a      	lsls	r2, r3, #5
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	4413      	add	r3, r2
 800f962:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f966:	461a      	mov	r2, r3
 800f968:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f96c:	6013      	str	r3, [r2, #0]
 800f96e:	e008      	b.n	800f982 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f970:	693b      	ldr	r3, [r7, #16]
 800f972:	015a      	lsls	r2, r3, #5
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	4413      	add	r3, r2
 800f978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f97c:	461a      	mov	r2, r3
 800f97e:	2300      	movs	r3, #0
 800f980:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f982:	693b      	ldr	r3, [r7, #16]
 800f984:	015a      	lsls	r2, r3, #5
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	4413      	add	r3, r2
 800f98a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f98e:	461a      	mov	r2, r3
 800f990:	2300      	movs	r3, #0
 800f992:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f994:	693b      	ldr	r3, [r7, #16]
 800f996:	015a      	lsls	r2, r3, #5
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	4413      	add	r3, r2
 800f99c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f9a0:	461a      	mov	r2, r3
 800f9a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f9a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f9a8:	693b      	ldr	r3, [r7, #16]
 800f9aa:	3301      	adds	r3, #1
 800f9ac:	613b      	str	r3, [r7, #16]
 800f9ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9b0:	693a      	ldr	r2, [r7, #16]
 800f9b2:	429a      	cmp	r2, r3
 800f9b4:	d3b7      	bcc.n	800f926 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	613b      	str	r3, [r7, #16]
 800f9ba:	e043      	b.n	800fa44 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f9bc:	693b      	ldr	r3, [r7, #16]
 800f9be:	015a      	lsls	r2, r3, #5
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	4413      	add	r3, r2
 800f9c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f9ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f9d2:	d118      	bne.n	800fa06 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800f9d4:	693b      	ldr	r3, [r7, #16]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d10a      	bne.n	800f9f0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f9da:	693b      	ldr	r3, [r7, #16]
 800f9dc:	015a      	lsls	r2, r3, #5
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	4413      	add	r3, r2
 800f9e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9e6:	461a      	mov	r2, r3
 800f9e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f9ec:	6013      	str	r3, [r2, #0]
 800f9ee:	e013      	b.n	800fa18 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f9f0:	693b      	ldr	r3, [r7, #16]
 800f9f2:	015a      	lsls	r2, r3, #5
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	4413      	add	r3, r2
 800f9f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9fc:	461a      	mov	r2, r3
 800f9fe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800fa02:	6013      	str	r3, [r2, #0]
 800fa04:	e008      	b.n	800fa18 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800fa06:	693b      	ldr	r3, [r7, #16]
 800fa08:	015a      	lsls	r2, r3, #5
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	4413      	add	r3, r2
 800fa0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa12:	461a      	mov	r2, r3
 800fa14:	2300      	movs	r3, #0
 800fa16:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	015a      	lsls	r2, r3, #5
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	4413      	add	r3, r2
 800fa20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa24:	461a      	mov	r2, r3
 800fa26:	2300      	movs	r3, #0
 800fa28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800fa2a:	693b      	ldr	r3, [r7, #16]
 800fa2c:	015a      	lsls	r2, r3, #5
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	4413      	add	r3, r2
 800fa32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa36:	461a      	mov	r2, r3
 800fa38:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fa3c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fa3e:	693b      	ldr	r3, [r7, #16]
 800fa40:	3301      	adds	r3, #1
 800fa42:	613b      	str	r3, [r7, #16]
 800fa44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa46:	693a      	ldr	r2, [r7, #16]
 800fa48:	429a      	cmp	r2, r3
 800fa4a:	d3b7      	bcc.n	800f9bc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa52:	691b      	ldr	r3, [r3, #16]
 800fa54:	68fa      	ldr	r2, [r7, #12]
 800fa56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fa5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fa5e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2200      	movs	r2, #0
 800fa64:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800fa6c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800fa6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d105      	bne.n	800fa80 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	699b      	ldr	r3, [r3, #24]
 800fa78:	f043 0210 	orr.w	r2, r3, #16
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	699a      	ldr	r2, [r3, #24]
 800fa84:	4b0f      	ldr	r3, [pc, #60]	; (800fac4 <USB_DevInit+0x2c4>)
 800fa86:	4313      	orrs	r3, r2
 800fa88:	687a      	ldr	r2, [r7, #4]
 800fa8a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800fa8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d005      	beq.n	800fa9e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	699b      	ldr	r3, [r3, #24]
 800fa96:	f043 0208 	orr.w	r2, r3, #8
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800fa9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800faa0:	2b01      	cmp	r3, #1
 800faa2:	d107      	bne.n	800fab4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	699b      	ldr	r3, [r3, #24]
 800faa8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800faac:	f043 0304 	orr.w	r3, r3, #4
 800fab0:	687a      	ldr	r2, [r7, #4]
 800fab2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800fab4:	7dfb      	ldrb	r3, [r7, #23]
}
 800fab6:	4618      	mov	r0, r3
 800fab8:	3718      	adds	r7, #24
 800faba:	46bd      	mov	sp, r7
 800fabc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fac0:	b004      	add	sp, #16
 800fac2:	4770      	bx	lr
 800fac4:	803c3800 	.word	0x803c3800

0800fac8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800fac8:	b480      	push	{r7}
 800faca:	b085      	sub	sp, #20
 800facc:	af00      	add	r7, sp, #0
 800face:	6078      	str	r0, [r7, #4]
 800fad0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800fad2:	2300      	movs	r3, #0
 800fad4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800fad6:	683b      	ldr	r3, [r7, #0]
 800fad8:	019b      	lsls	r3, r3, #6
 800fada:	f043 0220 	orr.w	r2, r3, #32
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	3301      	adds	r3, #1
 800fae6:	60fb      	str	r3, [r7, #12]
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	4a09      	ldr	r2, [pc, #36]	; (800fb10 <USB_FlushTxFifo+0x48>)
 800faec:	4293      	cmp	r3, r2
 800faee:	d901      	bls.n	800faf4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800faf0:	2303      	movs	r3, #3
 800faf2:	e006      	b.n	800fb02 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	691b      	ldr	r3, [r3, #16]
 800faf8:	f003 0320 	and.w	r3, r3, #32
 800fafc:	2b20      	cmp	r3, #32
 800fafe:	d0f0      	beq.n	800fae2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800fb00:	2300      	movs	r3, #0
}
 800fb02:	4618      	mov	r0, r3
 800fb04:	3714      	adds	r7, #20
 800fb06:	46bd      	mov	sp, r7
 800fb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0c:	4770      	bx	lr
 800fb0e:	bf00      	nop
 800fb10:	00030d40 	.word	0x00030d40

0800fb14 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800fb14:	b480      	push	{r7}
 800fb16:	b085      	sub	sp, #20
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2210      	movs	r2, #16
 800fb24:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	3301      	adds	r3, #1
 800fb2a:	60fb      	str	r3, [r7, #12]
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	4a09      	ldr	r2, [pc, #36]	; (800fb54 <USB_FlushRxFifo+0x40>)
 800fb30:	4293      	cmp	r3, r2
 800fb32:	d901      	bls.n	800fb38 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800fb34:	2303      	movs	r3, #3
 800fb36:	e006      	b.n	800fb46 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	691b      	ldr	r3, [r3, #16]
 800fb3c:	f003 0310 	and.w	r3, r3, #16
 800fb40:	2b10      	cmp	r3, #16
 800fb42:	d0f0      	beq.n	800fb26 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800fb44:	2300      	movs	r3, #0
}
 800fb46:	4618      	mov	r0, r3
 800fb48:	3714      	adds	r7, #20
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb50:	4770      	bx	lr
 800fb52:	bf00      	nop
 800fb54:	00030d40 	.word	0x00030d40

0800fb58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b085      	sub	sp, #20
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
 800fb60:	460b      	mov	r3, r1
 800fb62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb6e:	681a      	ldr	r2, [r3, #0]
 800fb70:	78fb      	ldrb	r3, [r7, #3]
 800fb72:	68f9      	ldr	r1, [r7, #12]
 800fb74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb78:	4313      	orrs	r3, r2
 800fb7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800fb7c:	2300      	movs	r3, #0
}
 800fb7e:	4618      	mov	r0, r3
 800fb80:	3714      	adds	r7, #20
 800fb82:	46bd      	mov	sp, r7
 800fb84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb88:	4770      	bx	lr

0800fb8a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800fb8a:	b480      	push	{r7}
 800fb8c:	b087      	sub	sp, #28
 800fb8e:	af00      	add	r7, sp, #0
 800fb90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800fb96:	693b      	ldr	r3, [r7, #16]
 800fb98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb9c:	689b      	ldr	r3, [r3, #8]
 800fb9e:	f003 0306 	and.w	r3, r3, #6
 800fba2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d102      	bne.n	800fbb0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800fbaa:	2300      	movs	r3, #0
 800fbac:	75fb      	strb	r3, [r7, #23]
 800fbae:	e00a      	b.n	800fbc6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	2b02      	cmp	r3, #2
 800fbb4:	d002      	beq.n	800fbbc <USB_GetDevSpeed+0x32>
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	2b06      	cmp	r3, #6
 800fbba:	d102      	bne.n	800fbc2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800fbbc:	2302      	movs	r3, #2
 800fbbe:	75fb      	strb	r3, [r7, #23]
 800fbc0:	e001      	b.n	800fbc6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800fbc2:	230f      	movs	r3, #15
 800fbc4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800fbc6:	7dfb      	ldrb	r3, [r7, #23]
}
 800fbc8:	4618      	mov	r0, r3
 800fbca:	371c      	adds	r7, #28
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd2:	4770      	bx	lr

0800fbd4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fbd4:	b480      	push	{r7}
 800fbd6:	b085      	sub	sp, #20
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
 800fbdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	781b      	ldrb	r3, [r3, #0]
 800fbe6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	785b      	ldrb	r3, [r3, #1]
 800fbec:	2b01      	cmp	r3, #1
 800fbee:	d13a      	bne.n	800fc66 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fbf6:	69da      	ldr	r2, [r3, #28]
 800fbf8:	683b      	ldr	r3, [r7, #0]
 800fbfa:	781b      	ldrb	r3, [r3, #0]
 800fbfc:	f003 030f 	and.w	r3, r3, #15
 800fc00:	2101      	movs	r1, #1
 800fc02:	fa01 f303 	lsl.w	r3, r1, r3
 800fc06:	b29b      	uxth	r3, r3
 800fc08:	68f9      	ldr	r1, [r7, #12]
 800fc0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fc0e:	4313      	orrs	r3, r2
 800fc10:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800fc12:	68bb      	ldr	r3, [r7, #8]
 800fc14:	015a      	lsls	r2, r3, #5
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	4413      	add	r3, r2
 800fc1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d155      	bne.n	800fcd4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fc28:	68bb      	ldr	r3, [r7, #8]
 800fc2a:	015a      	lsls	r2, r3, #5
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	4413      	add	r3, r2
 800fc30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fc34:	681a      	ldr	r2, [r3, #0]
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	689b      	ldr	r3, [r3, #8]
 800fc3a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fc3e:	683b      	ldr	r3, [r7, #0]
 800fc40:	78db      	ldrb	r3, [r3, #3]
 800fc42:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fc44:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	059b      	lsls	r3, r3, #22
 800fc4a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fc4c:	4313      	orrs	r3, r2
 800fc4e:	68ba      	ldr	r2, [r7, #8]
 800fc50:	0151      	lsls	r1, r2, #5
 800fc52:	68fa      	ldr	r2, [r7, #12]
 800fc54:	440a      	add	r2, r1
 800fc56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fc5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fc5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fc62:	6013      	str	r3, [r2, #0]
 800fc64:	e036      	b.n	800fcd4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc6c:	69da      	ldr	r2, [r3, #28]
 800fc6e:	683b      	ldr	r3, [r7, #0]
 800fc70:	781b      	ldrb	r3, [r3, #0]
 800fc72:	f003 030f 	and.w	r3, r3, #15
 800fc76:	2101      	movs	r1, #1
 800fc78:	fa01 f303 	lsl.w	r3, r1, r3
 800fc7c:	041b      	lsls	r3, r3, #16
 800fc7e:	68f9      	ldr	r1, [r7, #12]
 800fc80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fc84:	4313      	orrs	r3, r2
 800fc86:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fc88:	68bb      	ldr	r3, [r7, #8]
 800fc8a:	015a      	lsls	r2, r3, #5
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	4413      	add	r3, r2
 800fc90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d11a      	bne.n	800fcd4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	015a      	lsls	r2, r3, #5
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	4413      	add	r3, r2
 800fca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fcaa:	681a      	ldr	r2, [r3, #0]
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	689b      	ldr	r3, [r3, #8]
 800fcb0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	78db      	ldrb	r3, [r3, #3]
 800fcb8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fcba:	430b      	orrs	r3, r1
 800fcbc:	4313      	orrs	r3, r2
 800fcbe:	68ba      	ldr	r2, [r7, #8]
 800fcc0:	0151      	lsls	r1, r2, #5
 800fcc2:	68fa      	ldr	r2, [r7, #12]
 800fcc4:	440a      	add	r2, r1
 800fcc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fcca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fcce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fcd2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800fcd4:	2300      	movs	r3, #0
}
 800fcd6:	4618      	mov	r0, r3
 800fcd8:	3714      	adds	r7, #20
 800fcda:	46bd      	mov	sp, r7
 800fcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce0:	4770      	bx	lr
	...

0800fce4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fce4:	b480      	push	{r7}
 800fce6:	b085      	sub	sp, #20
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	6078      	str	r0, [r7, #4]
 800fcec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fcf2:	683b      	ldr	r3, [r7, #0]
 800fcf4:	781b      	ldrb	r3, [r3, #0]
 800fcf6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800fcf8:	683b      	ldr	r3, [r7, #0]
 800fcfa:	785b      	ldrb	r3, [r3, #1]
 800fcfc:	2b01      	cmp	r3, #1
 800fcfe:	d161      	bne.n	800fdc4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fd00:	68bb      	ldr	r3, [r7, #8]
 800fd02:	015a      	lsls	r2, r3, #5
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	4413      	add	r3, r2
 800fd08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fd12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fd16:	d11f      	bne.n	800fd58 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800fd18:	68bb      	ldr	r3, [r7, #8]
 800fd1a:	015a      	lsls	r2, r3, #5
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	4413      	add	r3, r2
 800fd20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	68ba      	ldr	r2, [r7, #8]
 800fd28:	0151      	lsls	r1, r2, #5
 800fd2a:	68fa      	ldr	r2, [r7, #12]
 800fd2c:	440a      	add	r2, r1
 800fd2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd32:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fd36:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800fd38:	68bb      	ldr	r3, [r7, #8]
 800fd3a:	015a      	lsls	r2, r3, #5
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	4413      	add	r3, r2
 800fd40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	68ba      	ldr	r2, [r7, #8]
 800fd48:	0151      	lsls	r1, r2, #5
 800fd4a:	68fa      	ldr	r2, [r7, #12]
 800fd4c:	440a      	add	r2, r1
 800fd4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd52:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fd56:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	f003 030f 	and.w	r3, r3, #15
 800fd68:	2101      	movs	r1, #1
 800fd6a:	fa01 f303 	lsl.w	r3, r1, r3
 800fd6e:	b29b      	uxth	r3, r3
 800fd70:	43db      	mvns	r3, r3
 800fd72:	68f9      	ldr	r1, [r7, #12]
 800fd74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fd78:	4013      	ands	r3, r2
 800fd7a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd82:	69da      	ldr	r2, [r3, #28]
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	781b      	ldrb	r3, [r3, #0]
 800fd88:	f003 030f 	and.w	r3, r3, #15
 800fd8c:	2101      	movs	r1, #1
 800fd8e:	fa01 f303 	lsl.w	r3, r1, r3
 800fd92:	b29b      	uxth	r3, r3
 800fd94:	43db      	mvns	r3, r3
 800fd96:	68f9      	ldr	r1, [r7, #12]
 800fd98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fd9c:	4013      	ands	r3, r2
 800fd9e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	015a      	lsls	r2, r3, #5
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	4413      	add	r3, r2
 800fda8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdac:	681a      	ldr	r2, [r3, #0]
 800fdae:	68bb      	ldr	r3, [r7, #8]
 800fdb0:	0159      	lsls	r1, r3, #5
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	440b      	add	r3, r1
 800fdb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdba:	4619      	mov	r1, r3
 800fdbc:	4b35      	ldr	r3, [pc, #212]	; (800fe94 <USB_DeactivateEndpoint+0x1b0>)
 800fdbe:	4013      	ands	r3, r2
 800fdc0:	600b      	str	r3, [r1, #0]
 800fdc2:	e060      	b.n	800fe86 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	015a      	lsls	r2, r3, #5
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	4413      	add	r3, r2
 800fdcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fdd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fdda:	d11f      	bne.n	800fe1c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800fddc:	68bb      	ldr	r3, [r7, #8]
 800fdde:	015a      	lsls	r2, r3, #5
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	4413      	add	r3, r2
 800fde4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	68ba      	ldr	r2, [r7, #8]
 800fdec:	0151      	lsls	r1, r2, #5
 800fdee:	68fa      	ldr	r2, [r7, #12]
 800fdf0:	440a      	add	r2, r1
 800fdf2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fdf6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fdfa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800fdfc:	68bb      	ldr	r3, [r7, #8]
 800fdfe:	015a      	lsls	r2, r3, #5
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	4413      	add	r3, r2
 800fe04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	68ba      	ldr	r2, [r7, #8]
 800fe0c:	0151      	lsls	r1, r2, #5
 800fe0e:	68fa      	ldr	r2, [r7, #12]
 800fe10:	440a      	add	r2, r1
 800fe12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fe16:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fe1a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fe24:	683b      	ldr	r3, [r7, #0]
 800fe26:	781b      	ldrb	r3, [r3, #0]
 800fe28:	f003 030f 	and.w	r3, r3, #15
 800fe2c:	2101      	movs	r1, #1
 800fe2e:	fa01 f303 	lsl.w	r3, r1, r3
 800fe32:	041b      	lsls	r3, r3, #16
 800fe34:	43db      	mvns	r3, r3
 800fe36:	68f9      	ldr	r1, [r7, #12]
 800fe38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fe3c:	4013      	ands	r3, r2
 800fe3e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe46:	69da      	ldr	r2, [r3, #28]
 800fe48:	683b      	ldr	r3, [r7, #0]
 800fe4a:	781b      	ldrb	r3, [r3, #0]
 800fe4c:	f003 030f 	and.w	r3, r3, #15
 800fe50:	2101      	movs	r1, #1
 800fe52:	fa01 f303 	lsl.w	r3, r1, r3
 800fe56:	041b      	lsls	r3, r3, #16
 800fe58:	43db      	mvns	r3, r3
 800fe5a:	68f9      	ldr	r1, [r7, #12]
 800fe5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fe60:	4013      	ands	r3, r2
 800fe62:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	015a      	lsls	r2, r3, #5
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	4413      	add	r3, r2
 800fe6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe70:	681a      	ldr	r2, [r3, #0]
 800fe72:	68bb      	ldr	r3, [r7, #8]
 800fe74:	0159      	lsls	r1, r3, #5
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	440b      	add	r3, r1
 800fe7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe7e:	4619      	mov	r1, r3
 800fe80:	4b05      	ldr	r3, [pc, #20]	; (800fe98 <USB_DeactivateEndpoint+0x1b4>)
 800fe82:	4013      	ands	r3, r2
 800fe84:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800fe86:	2300      	movs	r3, #0
}
 800fe88:	4618      	mov	r0, r3
 800fe8a:	3714      	adds	r7, #20
 800fe8c:	46bd      	mov	sp, r7
 800fe8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe92:	4770      	bx	lr
 800fe94:	ec337800 	.word	0xec337800
 800fe98:	eff37800 	.word	0xeff37800

0800fe9c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b08a      	sub	sp, #40	; 0x28
 800fea0:	af02      	add	r7, sp, #8
 800fea2:	60f8      	str	r0, [r7, #12]
 800fea4:	60b9      	str	r1, [r7, #8]
 800fea6:	4613      	mov	r3, r2
 800fea8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800feae:	68bb      	ldr	r3, [r7, #8]
 800feb0:	781b      	ldrb	r3, [r3, #0]
 800feb2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	785b      	ldrb	r3, [r3, #1]
 800feb8:	2b01      	cmp	r3, #1
 800feba:	f040 815c 	bne.w	8010176 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800febe:	68bb      	ldr	r3, [r7, #8]
 800fec0:	695b      	ldr	r3, [r3, #20]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d132      	bne.n	800ff2c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fec6:	69bb      	ldr	r3, [r7, #24]
 800fec8:	015a      	lsls	r2, r3, #5
 800feca:	69fb      	ldr	r3, [r7, #28]
 800fecc:	4413      	add	r3, r2
 800fece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fed2:	691b      	ldr	r3, [r3, #16]
 800fed4:	69ba      	ldr	r2, [r7, #24]
 800fed6:	0151      	lsls	r1, r2, #5
 800fed8:	69fa      	ldr	r2, [r7, #28]
 800feda:	440a      	add	r2, r1
 800fedc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fee0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fee4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fee8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800feea:	69bb      	ldr	r3, [r7, #24]
 800feec:	015a      	lsls	r2, r3, #5
 800feee:	69fb      	ldr	r3, [r7, #28]
 800fef0:	4413      	add	r3, r2
 800fef2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fef6:	691b      	ldr	r3, [r3, #16]
 800fef8:	69ba      	ldr	r2, [r7, #24]
 800fefa:	0151      	lsls	r1, r2, #5
 800fefc:	69fa      	ldr	r2, [r7, #28]
 800fefe:	440a      	add	r2, r1
 800ff00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ff08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ff0a:	69bb      	ldr	r3, [r7, #24]
 800ff0c:	015a      	lsls	r2, r3, #5
 800ff0e:	69fb      	ldr	r3, [r7, #28]
 800ff10:	4413      	add	r3, r2
 800ff12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff16:	691b      	ldr	r3, [r3, #16]
 800ff18:	69ba      	ldr	r2, [r7, #24]
 800ff1a:	0151      	lsls	r1, r2, #5
 800ff1c:	69fa      	ldr	r2, [r7, #28]
 800ff1e:	440a      	add	r2, r1
 800ff20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff24:	0cdb      	lsrs	r3, r3, #19
 800ff26:	04db      	lsls	r3, r3, #19
 800ff28:	6113      	str	r3, [r2, #16]
 800ff2a:	e074      	b.n	8010016 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ff2c:	69bb      	ldr	r3, [r7, #24]
 800ff2e:	015a      	lsls	r2, r3, #5
 800ff30:	69fb      	ldr	r3, [r7, #28]
 800ff32:	4413      	add	r3, r2
 800ff34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff38:	691b      	ldr	r3, [r3, #16]
 800ff3a:	69ba      	ldr	r2, [r7, #24]
 800ff3c:	0151      	lsls	r1, r2, #5
 800ff3e:	69fa      	ldr	r2, [r7, #28]
 800ff40:	440a      	add	r2, r1
 800ff42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff46:	0cdb      	lsrs	r3, r3, #19
 800ff48:	04db      	lsls	r3, r3, #19
 800ff4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ff4c:	69bb      	ldr	r3, [r7, #24]
 800ff4e:	015a      	lsls	r2, r3, #5
 800ff50:	69fb      	ldr	r3, [r7, #28]
 800ff52:	4413      	add	r3, r2
 800ff54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff58:	691b      	ldr	r3, [r3, #16]
 800ff5a:	69ba      	ldr	r2, [r7, #24]
 800ff5c:	0151      	lsls	r1, r2, #5
 800ff5e:	69fa      	ldr	r2, [r7, #28]
 800ff60:	440a      	add	r2, r1
 800ff62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff66:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ff6a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ff6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ff70:	69bb      	ldr	r3, [r7, #24]
 800ff72:	015a      	lsls	r2, r3, #5
 800ff74:	69fb      	ldr	r3, [r7, #28]
 800ff76:	4413      	add	r3, r2
 800ff78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff7c:	691a      	ldr	r2, [r3, #16]
 800ff7e:	68bb      	ldr	r3, [r7, #8]
 800ff80:	6959      	ldr	r1, [r3, #20]
 800ff82:	68bb      	ldr	r3, [r7, #8]
 800ff84:	689b      	ldr	r3, [r3, #8]
 800ff86:	440b      	add	r3, r1
 800ff88:	1e59      	subs	r1, r3, #1
 800ff8a:	68bb      	ldr	r3, [r7, #8]
 800ff8c:	689b      	ldr	r3, [r3, #8]
 800ff8e:	fbb1 f3f3 	udiv	r3, r1, r3
 800ff92:	04d9      	lsls	r1, r3, #19
 800ff94:	4b9d      	ldr	r3, [pc, #628]	; (801020c <USB_EPStartXfer+0x370>)
 800ff96:	400b      	ands	r3, r1
 800ff98:	69b9      	ldr	r1, [r7, #24]
 800ff9a:	0148      	lsls	r0, r1, #5
 800ff9c:	69f9      	ldr	r1, [r7, #28]
 800ff9e:	4401      	add	r1, r0
 800ffa0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ffa4:	4313      	orrs	r3, r2
 800ffa6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ffa8:	69bb      	ldr	r3, [r7, #24]
 800ffaa:	015a      	lsls	r2, r3, #5
 800ffac:	69fb      	ldr	r3, [r7, #28]
 800ffae:	4413      	add	r3, r2
 800ffb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffb4:	691a      	ldr	r2, [r3, #16]
 800ffb6:	68bb      	ldr	r3, [r7, #8]
 800ffb8:	695b      	ldr	r3, [r3, #20]
 800ffba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ffbe:	69b9      	ldr	r1, [r7, #24]
 800ffc0:	0148      	lsls	r0, r1, #5
 800ffc2:	69f9      	ldr	r1, [r7, #28]
 800ffc4:	4401      	add	r1, r0
 800ffc6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ffca:	4313      	orrs	r3, r2
 800ffcc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ffce:	68bb      	ldr	r3, [r7, #8]
 800ffd0:	78db      	ldrb	r3, [r3, #3]
 800ffd2:	2b01      	cmp	r3, #1
 800ffd4:	d11f      	bne.n	8010016 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ffd6:	69bb      	ldr	r3, [r7, #24]
 800ffd8:	015a      	lsls	r2, r3, #5
 800ffda:	69fb      	ldr	r3, [r7, #28]
 800ffdc:	4413      	add	r3, r2
 800ffde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffe2:	691b      	ldr	r3, [r3, #16]
 800ffe4:	69ba      	ldr	r2, [r7, #24]
 800ffe6:	0151      	lsls	r1, r2, #5
 800ffe8:	69fa      	ldr	r2, [r7, #28]
 800ffea:	440a      	add	r2, r1
 800ffec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fff0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800fff4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800fff6:	69bb      	ldr	r3, [r7, #24]
 800fff8:	015a      	lsls	r2, r3, #5
 800fffa:	69fb      	ldr	r3, [r7, #28]
 800fffc:	4413      	add	r3, r2
 800fffe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010002:	691b      	ldr	r3, [r3, #16]
 8010004:	69ba      	ldr	r2, [r7, #24]
 8010006:	0151      	lsls	r1, r2, #5
 8010008:	69fa      	ldr	r2, [r7, #28]
 801000a:	440a      	add	r2, r1
 801000c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010010:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010014:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8010016:	79fb      	ldrb	r3, [r7, #7]
 8010018:	2b01      	cmp	r3, #1
 801001a:	d14b      	bne.n	80100b4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801001c:	68bb      	ldr	r3, [r7, #8]
 801001e:	691b      	ldr	r3, [r3, #16]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d009      	beq.n	8010038 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010024:	69bb      	ldr	r3, [r7, #24]
 8010026:	015a      	lsls	r2, r3, #5
 8010028:	69fb      	ldr	r3, [r7, #28]
 801002a:	4413      	add	r3, r2
 801002c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010030:	461a      	mov	r2, r3
 8010032:	68bb      	ldr	r3, [r7, #8]
 8010034:	691b      	ldr	r3, [r3, #16]
 8010036:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8010038:	68bb      	ldr	r3, [r7, #8]
 801003a:	78db      	ldrb	r3, [r3, #3]
 801003c:	2b01      	cmp	r3, #1
 801003e:	d128      	bne.n	8010092 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010040:	69fb      	ldr	r3, [r7, #28]
 8010042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010046:	689b      	ldr	r3, [r3, #8]
 8010048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801004c:	2b00      	cmp	r3, #0
 801004e:	d110      	bne.n	8010072 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010050:	69bb      	ldr	r3, [r7, #24]
 8010052:	015a      	lsls	r2, r3, #5
 8010054:	69fb      	ldr	r3, [r7, #28]
 8010056:	4413      	add	r3, r2
 8010058:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	69ba      	ldr	r2, [r7, #24]
 8010060:	0151      	lsls	r1, r2, #5
 8010062:	69fa      	ldr	r2, [r7, #28]
 8010064:	440a      	add	r2, r1
 8010066:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801006a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801006e:	6013      	str	r3, [r2, #0]
 8010070:	e00f      	b.n	8010092 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010072:	69bb      	ldr	r3, [r7, #24]
 8010074:	015a      	lsls	r2, r3, #5
 8010076:	69fb      	ldr	r3, [r7, #28]
 8010078:	4413      	add	r3, r2
 801007a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	69ba      	ldr	r2, [r7, #24]
 8010082:	0151      	lsls	r1, r2, #5
 8010084:	69fa      	ldr	r2, [r7, #28]
 8010086:	440a      	add	r2, r1
 8010088:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801008c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010090:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010092:	69bb      	ldr	r3, [r7, #24]
 8010094:	015a      	lsls	r2, r3, #5
 8010096:	69fb      	ldr	r3, [r7, #28]
 8010098:	4413      	add	r3, r2
 801009a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	69ba      	ldr	r2, [r7, #24]
 80100a2:	0151      	lsls	r1, r2, #5
 80100a4:	69fa      	ldr	r2, [r7, #28]
 80100a6:	440a      	add	r2, r1
 80100a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100ac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80100b0:	6013      	str	r3, [r2, #0]
 80100b2:	e12f      	b.n	8010314 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80100b4:	69bb      	ldr	r3, [r7, #24]
 80100b6:	015a      	lsls	r2, r3, #5
 80100b8:	69fb      	ldr	r3, [r7, #28]
 80100ba:	4413      	add	r3, r2
 80100bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	69ba      	ldr	r2, [r7, #24]
 80100c4:	0151      	lsls	r1, r2, #5
 80100c6:	69fa      	ldr	r2, [r7, #28]
 80100c8:	440a      	add	r2, r1
 80100ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80100ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80100d2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80100d4:	68bb      	ldr	r3, [r7, #8]
 80100d6:	78db      	ldrb	r3, [r3, #3]
 80100d8:	2b01      	cmp	r3, #1
 80100da:	d015      	beq.n	8010108 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80100dc:	68bb      	ldr	r3, [r7, #8]
 80100de:	695b      	ldr	r3, [r3, #20]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	f000 8117 	beq.w	8010314 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80100e6:	69fb      	ldr	r3, [r7, #28]
 80100e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80100ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80100ee:	68bb      	ldr	r3, [r7, #8]
 80100f0:	781b      	ldrb	r3, [r3, #0]
 80100f2:	f003 030f 	and.w	r3, r3, #15
 80100f6:	2101      	movs	r1, #1
 80100f8:	fa01 f303 	lsl.w	r3, r1, r3
 80100fc:	69f9      	ldr	r1, [r7, #28]
 80100fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010102:	4313      	orrs	r3, r2
 8010104:	634b      	str	r3, [r1, #52]	; 0x34
 8010106:	e105      	b.n	8010314 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010108:	69fb      	ldr	r3, [r7, #28]
 801010a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801010e:	689b      	ldr	r3, [r3, #8]
 8010110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010114:	2b00      	cmp	r3, #0
 8010116:	d110      	bne.n	801013a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010118:	69bb      	ldr	r3, [r7, #24]
 801011a:	015a      	lsls	r2, r3, #5
 801011c:	69fb      	ldr	r3, [r7, #28]
 801011e:	4413      	add	r3, r2
 8010120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	69ba      	ldr	r2, [r7, #24]
 8010128:	0151      	lsls	r1, r2, #5
 801012a:	69fa      	ldr	r2, [r7, #28]
 801012c:	440a      	add	r2, r1
 801012e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010132:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010136:	6013      	str	r3, [r2, #0]
 8010138:	e00f      	b.n	801015a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801013a:	69bb      	ldr	r3, [r7, #24]
 801013c:	015a      	lsls	r2, r3, #5
 801013e:	69fb      	ldr	r3, [r7, #28]
 8010140:	4413      	add	r3, r2
 8010142:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	69ba      	ldr	r2, [r7, #24]
 801014a:	0151      	lsls	r1, r2, #5
 801014c:	69fa      	ldr	r2, [r7, #28]
 801014e:	440a      	add	r2, r1
 8010150:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010158:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801015a:	68bb      	ldr	r3, [r7, #8]
 801015c:	68d9      	ldr	r1, [r3, #12]
 801015e:	68bb      	ldr	r3, [r7, #8]
 8010160:	781a      	ldrb	r2, [r3, #0]
 8010162:	68bb      	ldr	r3, [r7, #8]
 8010164:	695b      	ldr	r3, [r3, #20]
 8010166:	b298      	uxth	r0, r3
 8010168:	79fb      	ldrb	r3, [r7, #7]
 801016a:	9300      	str	r3, [sp, #0]
 801016c:	4603      	mov	r3, r0
 801016e:	68f8      	ldr	r0, [r7, #12]
 8010170:	f000 fa2b 	bl	80105ca <USB_WritePacket>
 8010174:	e0ce      	b.n	8010314 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010176:	69bb      	ldr	r3, [r7, #24]
 8010178:	015a      	lsls	r2, r3, #5
 801017a:	69fb      	ldr	r3, [r7, #28]
 801017c:	4413      	add	r3, r2
 801017e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010182:	691b      	ldr	r3, [r3, #16]
 8010184:	69ba      	ldr	r2, [r7, #24]
 8010186:	0151      	lsls	r1, r2, #5
 8010188:	69fa      	ldr	r2, [r7, #28]
 801018a:	440a      	add	r2, r1
 801018c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010190:	0cdb      	lsrs	r3, r3, #19
 8010192:	04db      	lsls	r3, r3, #19
 8010194:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010196:	69bb      	ldr	r3, [r7, #24]
 8010198:	015a      	lsls	r2, r3, #5
 801019a:	69fb      	ldr	r3, [r7, #28]
 801019c:	4413      	add	r3, r2
 801019e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101a2:	691b      	ldr	r3, [r3, #16]
 80101a4:	69ba      	ldr	r2, [r7, #24]
 80101a6:	0151      	lsls	r1, r2, #5
 80101a8:	69fa      	ldr	r2, [r7, #28]
 80101aa:	440a      	add	r2, r1
 80101ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80101b0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80101b4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80101b8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80101ba:	68bb      	ldr	r3, [r7, #8]
 80101bc:	695b      	ldr	r3, [r3, #20]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d126      	bne.n	8010210 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80101c2:	69bb      	ldr	r3, [r7, #24]
 80101c4:	015a      	lsls	r2, r3, #5
 80101c6:	69fb      	ldr	r3, [r7, #28]
 80101c8:	4413      	add	r3, r2
 80101ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101ce:	691a      	ldr	r2, [r3, #16]
 80101d0:	68bb      	ldr	r3, [r7, #8]
 80101d2:	689b      	ldr	r3, [r3, #8]
 80101d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80101d8:	69b9      	ldr	r1, [r7, #24]
 80101da:	0148      	lsls	r0, r1, #5
 80101dc:	69f9      	ldr	r1, [r7, #28]
 80101de:	4401      	add	r1, r0
 80101e0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80101e4:	4313      	orrs	r3, r2
 80101e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80101e8:	69bb      	ldr	r3, [r7, #24]
 80101ea:	015a      	lsls	r2, r3, #5
 80101ec:	69fb      	ldr	r3, [r7, #28]
 80101ee:	4413      	add	r3, r2
 80101f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101f4:	691b      	ldr	r3, [r3, #16]
 80101f6:	69ba      	ldr	r2, [r7, #24]
 80101f8:	0151      	lsls	r1, r2, #5
 80101fa:	69fa      	ldr	r2, [r7, #28]
 80101fc:	440a      	add	r2, r1
 80101fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010202:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010206:	6113      	str	r3, [r2, #16]
 8010208:	e036      	b.n	8010278 <USB_EPStartXfer+0x3dc>
 801020a:	bf00      	nop
 801020c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010210:	68bb      	ldr	r3, [r7, #8]
 8010212:	695a      	ldr	r2, [r3, #20]
 8010214:	68bb      	ldr	r3, [r7, #8]
 8010216:	689b      	ldr	r3, [r3, #8]
 8010218:	4413      	add	r3, r2
 801021a:	1e5a      	subs	r2, r3, #1
 801021c:	68bb      	ldr	r3, [r7, #8]
 801021e:	689b      	ldr	r3, [r3, #8]
 8010220:	fbb2 f3f3 	udiv	r3, r2, r3
 8010224:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8010226:	69bb      	ldr	r3, [r7, #24]
 8010228:	015a      	lsls	r2, r3, #5
 801022a:	69fb      	ldr	r3, [r7, #28]
 801022c:	4413      	add	r3, r2
 801022e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010232:	691a      	ldr	r2, [r3, #16]
 8010234:	8afb      	ldrh	r3, [r7, #22]
 8010236:	04d9      	lsls	r1, r3, #19
 8010238:	4b39      	ldr	r3, [pc, #228]	; (8010320 <USB_EPStartXfer+0x484>)
 801023a:	400b      	ands	r3, r1
 801023c:	69b9      	ldr	r1, [r7, #24]
 801023e:	0148      	lsls	r0, r1, #5
 8010240:	69f9      	ldr	r1, [r7, #28]
 8010242:	4401      	add	r1, r0
 8010244:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010248:	4313      	orrs	r3, r2
 801024a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 801024c:	69bb      	ldr	r3, [r7, #24]
 801024e:	015a      	lsls	r2, r3, #5
 8010250:	69fb      	ldr	r3, [r7, #28]
 8010252:	4413      	add	r3, r2
 8010254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010258:	691a      	ldr	r2, [r3, #16]
 801025a:	68bb      	ldr	r3, [r7, #8]
 801025c:	689b      	ldr	r3, [r3, #8]
 801025e:	8af9      	ldrh	r1, [r7, #22]
 8010260:	fb01 f303 	mul.w	r3, r1, r3
 8010264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010268:	69b9      	ldr	r1, [r7, #24]
 801026a:	0148      	lsls	r0, r1, #5
 801026c:	69f9      	ldr	r1, [r7, #28]
 801026e:	4401      	add	r1, r0
 8010270:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010274:	4313      	orrs	r3, r2
 8010276:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010278:	79fb      	ldrb	r3, [r7, #7]
 801027a:	2b01      	cmp	r3, #1
 801027c:	d10d      	bne.n	801029a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801027e:	68bb      	ldr	r3, [r7, #8]
 8010280:	68db      	ldr	r3, [r3, #12]
 8010282:	2b00      	cmp	r3, #0
 8010284:	d009      	beq.n	801029a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010286:	68bb      	ldr	r3, [r7, #8]
 8010288:	68d9      	ldr	r1, [r3, #12]
 801028a:	69bb      	ldr	r3, [r7, #24]
 801028c:	015a      	lsls	r2, r3, #5
 801028e:	69fb      	ldr	r3, [r7, #28]
 8010290:	4413      	add	r3, r2
 8010292:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010296:	460a      	mov	r2, r1
 8010298:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801029a:	68bb      	ldr	r3, [r7, #8]
 801029c:	78db      	ldrb	r3, [r3, #3]
 801029e:	2b01      	cmp	r3, #1
 80102a0:	d128      	bne.n	80102f4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80102a2:	69fb      	ldr	r3, [r7, #28]
 80102a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102a8:	689b      	ldr	r3, [r3, #8]
 80102aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d110      	bne.n	80102d4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80102b2:	69bb      	ldr	r3, [r7, #24]
 80102b4:	015a      	lsls	r2, r3, #5
 80102b6:	69fb      	ldr	r3, [r7, #28]
 80102b8:	4413      	add	r3, r2
 80102ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	69ba      	ldr	r2, [r7, #24]
 80102c2:	0151      	lsls	r1, r2, #5
 80102c4:	69fa      	ldr	r2, [r7, #28]
 80102c6:	440a      	add	r2, r1
 80102c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102cc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80102d0:	6013      	str	r3, [r2, #0]
 80102d2:	e00f      	b.n	80102f4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80102d4:	69bb      	ldr	r3, [r7, #24]
 80102d6:	015a      	lsls	r2, r3, #5
 80102d8:	69fb      	ldr	r3, [r7, #28]
 80102da:	4413      	add	r3, r2
 80102dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	69ba      	ldr	r2, [r7, #24]
 80102e4:	0151      	lsls	r1, r2, #5
 80102e6:	69fa      	ldr	r2, [r7, #28]
 80102e8:	440a      	add	r2, r1
 80102ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80102f2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80102f4:	69bb      	ldr	r3, [r7, #24]
 80102f6:	015a      	lsls	r2, r3, #5
 80102f8:	69fb      	ldr	r3, [r7, #28]
 80102fa:	4413      	add	r3, r2
 80102fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	69ba      	ldr	r2, [r7, #24]
 8010304:	0151      	lsls	r1, r2, #5
 8010306:	69fa      	ldr	r2, [r7, #28]
 8010308:	440a      	add	r2, r1
 801030a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801030e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010312:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010314:	2300      	movs	r3, #0
}
 8010316:	4618      	mov	r0, r3
 8010318:	3720      	adds	r7, #32
 801031a:	46bd      	mov	sp, r7
 801031c:	bd80      	pop	{r7, pc}
 801031e:	bf00      	nop
 8010320:	1ff80000 	.word	0x1ff80000

08010324 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8010324:	b480      	push	{r7}
 8010326:	b087      	sub	sp, #28
 8010328:	af00      	add	r7, sp, #0
 801032a:	60f8      	str	r0, [r7, #12]
 801032c:	60b9      	str	r1, [r7, #8]
 801032e:	4613      	mov	r3, r2
 8010330:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8010336:	68bb      	ldr	r3, [r7, #8]
 8010338:	781b      	ldrb	r3, [r3, #0]
 801033a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801033c:	68bb      	ldr	r3, [r7, #8]
 801033e:	785b      	ldrb	r3, [r3, #1]
 8010340:	2b01      	cmp	r3, #1
 8010342:	f040 80cd 	bne.w	80104e0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8010346:	68bb      	ldr	r3, [r7, #8]
 8010348:	695b      	ldr	r3, [r3, #20]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d132      	bne.n	80103b4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801034e:	693b      	ldr	r3, [r7, #16]
 8010350:	015a      	lsls	r2, r3, #5
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	4413      	add	r3, r2
 8010356:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801035a:	691b      	ldr	r3, [r3, #16]
 801035c:	693a      	ldr	r2, [r7, #16]
 801035e:	0151      	lsls	r1, r2, #5
 8010360:	697a      	ldr	r2, [r7, #20]
 8010362:	440a      	add	r2, r1
 8010364:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010368:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801036c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010370:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010372:	693b      	ldr	r3, [r7, #16]
 8010374:	015a      	lsls	r2, r3, #5
 8010376:	697b      	ldr	r3, [r7, #20]
 8010378:	4413      	add	r3, r2
 801037a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801037e:	691b      	ldr	r3, [r3, #16]
 8010380:	693a      	ldr	r2, [r7, #16]
 8010382:	0151      	lsls	r1, r2, #5
 8010384:	697a      	ldr	r2, [r7, #20]
 8010386:	440a      	add	r2, r1
 8010388:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801038c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010390:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010392:	693b      	ldr	r3, [r7, #16]
 8010394:	015a      	lsls	r2, r3, #5
 8010396:	697b      	ldr	r3, [r7, #20]
 8010398:	4413      	add	r3, r2
 801039a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801039e:	691b      	ldr	r3, [r3, #16]
 80103a0:	693a      	ldr	r2, [r7, #16]
 80103a2:	0151      	lsls	r1, r2, #5
 80103a4:	697a      	ldr	r2, [r7, #20]
 80103a6:	440a      	add	r2, r1
 80103a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103ac:	0cdb      	lsrs	r3, r3, #19
 80103ae:	04db      	lsls	r3, r3, #19
 80103b0:	6113      	str	r3, [r2, #16]
 80103b2:	e04e      	b.n	8010452 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80103b4:	693b      	ldr	r3, [r7, #16]
 80103b6:	015a      	lsls	r2, r3, #5
 80103b8:	697b      	ldr	r3, [r7, #20]
 80103ba:	4413      	add	r3, r2
 80103bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103c0:	691b      	ldr	r3, [r3, #16]
 80103c2:	693a      	ldr	r2, [r7, #16]
 80103c4:	0151      	lsls	r1, r2, #5
 80103c6:	697a      	ldr	r2, [r7, #20]
 80103c8:	440a      	add	r2, r1
 80103ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103ce:	0cdb      	lsrs	r3, r3, #19
 80103d0:	04db      	lsls	r3, r3, #19
 80103d2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	015a      	lsls	r2, r3, #5
 80103d8:	697b      	ldr	r3, [r7, #20]
 80103da:	4413      	add	r3, r2
 80103dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80103e0:	691b      	ldr	r3, [r3, #16]
 80103e2:	693a      	ldr	r2, [r7, #16]
 80103e4:	0151      	lsls	r1, r2, #5
 80103e6:	697a      	ldr	r2, [r7, #20]
 80103e8:	440a      	add	r2, r1
 80103ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80103ee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80103f2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80103f6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80103f8:	68bb      	ldr	r3, [r7, #8]
 80103fa:	695a      	ldr	r2, [r3, #20]
 80103fc:	68bb      	ldr	r3, [r7, #8]
 80103fe:	689b      	ldr	r3, [r3, #8]
 8010400:	429a      	cmp	r2, r3
 8010402:	d903      	bls.n	801040c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8010404:	68bb      	ldr	r3, [r7, #8]
 8010406:	689a      	ldr	r2, [r3, #8]
 8010408:	68bb      	ldr	r3, [r7, #8]
 801040a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801040c:	693b      	ldr	r3, [r7, #16]
 801040e:	015a      	lsls	r2, r3, #5
 8010410:	697b      	ldr	r3, [r7, #20]
 8010412:	4413      	add	r3, r2
 8010414:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010418:	691b      	ldr	r3, [r3, #16]
 801041a:	693a      	ldr	r2, [r7, #16]
 801041c:	0151      	lsls	r1, r2, #5
 801041e:	697a      	ldr	r2, [r7, #20]
 8010420:	440a      	add	r2, r1
 8010422:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010426:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801042a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801042c:	693b      	ldr	r3, [r7, #16]
 801042e:	015a      	lsls	r2, r3, #5
 8010430:	697b      	ldr	r3, [r7, #20]
 8010432:	4413      	add	r3, r2
 8010434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010438:	691a      	ldr	r2, [r3, #16]
 801043a:	68bb      	ldr	r3, [r7, #8]
 801043c:	695b      	ldr	r3, [r3, #20]
 801043e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010442:	6939      	ldr	r1, [r7, #16]
 8010444:	0148      	lsls	r0, r1, #5
 8010446:	6979      	ldr	r1, [r7, #20]
 8010448:	4401      	add	r1, r0
 801044a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801044e:	4313      	orrs	r3, r2
 8010450:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010452:	79fb      	ldrb	r3, [r7, #7]
 8010454:	2b01      	cmp	r3, #1
 8010456:	d11e      	bne.n	8010496 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	691b      	ldr	r3, [r3, #16]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d009      	beq.n	8010474 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010460:	693b      	ldr	r3, [r7, #16]
 8010462:	015a      	lsls	r2, r3, #5
 8010464:	697b      	ldr	r3, [r7, #20]
 8010466:	4413      	add	r3, r2
 8010468:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801046c:	461a      	mov	r2, r3
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	691b      	ldr	r3, [r3, #16]
 8010472:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010474:	693b      	ldr	r3, [r7, #16]
 8010476:	015a      	lsls	r2, r3, #5
 8010478:	697b      	ldr	r3, [r7, #20]
 801047a:	4413      	add	r3, r2
 801047c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010480:	681b      	ldr	r3, [r3, #0]
 8010482:	693a      	ldr	r2, [r7, #16]
 8010484:	0151      	lsls	r1, r2, #5
 8010486:	697a      	ldr	r2, [r7, #20]
 8010488:	440a      	add	r2, r1
 801048a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801048e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010492:	6013      	str	r3, [r2, #0]
 8010494:	e092      	b.n	80105bc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010496:	693b      	ldr	r3, [r7, #16]
 8010498:	015a      	lsls	r2, r3, #5
 801049a:	697b      	ldr	r3, [r7, #20]
 801049c:	4413      	add	r3, r2
 801049e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	693a      	ldr	r2, [r7, #16]
 80104a6:	0151      	lsls	r1, r2, #5
 80104a8:	697a      	ldr	r2, [r7, #20]
 80104aa:	440a      	add	r2, r1
 80104ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80104b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80104b4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80104b6:	68bb      	ldr	r3, [r7, #8]
 80104b8:	695b      	ldr	r3, [r3, #20]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d07e      	beq.n	80105bc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80104be:	697b      	ldr	r3, [r7, #20]
 80104c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80104c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80104c6:	68bb      	ldr	r3, [r7, #8]
 80104c8:	781b      	ldrb	r3, [r3, #0]
 80104ca:	f003 030f 	and.w	r3, r3, #15
 80104ce:	2101      	movs	r1, #1
 80104d0:	fa01 f303 	lsl.w	r3, r1, r3
 80104d4:	6979      	ldr	r1, [r7, #20]
 80104d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80104da:	4313      	orrs	r3, r2
 80104dc:	634b      	str	r3, [r1, #52]	; 0x34
 80104de:	e06d      	b.n	80105bc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80104e0:	693b      	ldr	r3, [r7, #16]
 80104e2:	015a      	lsls	r2, r3, #5
 80104e4:	697b      	ldr	r3, [r7, #20]
 80104e6:	4413      	add	r3, r2
 80104e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80104ec:	691b      	ldr	r3, [r3, #16]
 80104ee:	693a      	ldr	r2, [r7, #16]
 80104f0:	0151      	lsls	r1, r2, #5
 80104f2:	697a      	ldr	r2, [r7, #20]
 80104f4:	440a      	add	r2, r1
 80104f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80104fa:	0cdb      	lsrs	r3, r3, #19
 80104fc:	04db      	lsls	r3, r3, #19
 80104fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010500:	693b      	ldr	r3, [r7, #16]
 8010502:	015a      	lsls	r2, r3, #5
 8010504:	697b      	ldr	r3, [r7, #20]
 8010506:	4413      	add	r3, r2
 8010508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801050c:	691b      	ldr	r3, [r3, #16]
 801050e:	693a      	ldr	r2, [r7, #16]
 8010510:	0151      	lsls	r1, r2, #5
 8010512:	697a      	ldr	r2, [r7, #20]
 8010514:	440a      	add	r2, r1
 8010516:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801051a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801051e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010522:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8010524:	68bb      	ldr	r3, [r7, #8]
 8010526:	695b      	ldr	r3, [r3, #20]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d003      	beq.n	8010534 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 801052c:	68bb      	ldr	r3, [r7, #8]
 801052e:	689a      	ldr	r2, [r3, #8]
 8010530:	68bb      	ldr	r3, [r7, #8]
 8010532:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010534:	693b      	ldr	r3, [r7, #16]
 8010536:	015a      	lsls	r2, r3, #5
 8010538:	697b      	ldr	r3, [r7, #20]
 801053a:	4413      	add	r3, r2
 801053c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010540:	691b      	ldr	r3, [r3, #16]
 8010542:	693a      	ldr	r2, [r7, #16]
 8010544:	0151      	lsls	r1, r2, #5
 8010546:	697a      	ldr	r2, [r7, #20]
 8010548:	440a      	add	r2, r1
 801054a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801054e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010552:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8010554:	693b      	ldr	r3, [r7, #16]
 8010556:	015a      	lsls	r2, r3, #5
 8010558:	697b      	ldr	r3, [r7, #20]
 801055a:	4413      	add	r3, r2
 801055c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010560:	691a      	ldr	r2, [r3, #16]
 8010562:	68bb      	ldr	r3, [r7, #8]
 8010564:	689b      	ldr	r3, [r3, #8]
 8010566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801056a:	6939      	ldr	r1, [r7, #16]
 801056c:	0148      	lsls	r0, r1, #5
 801056e:	6979      	ldr	r1, [r7, #20]
 8010570:	4401      	add	r1, r0
 8010572:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010576:	4313      	orrs	r3, r2
 8010578:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 801057a:	79fb      	ldrb	r3, [r7, #7]
 801057c:	2b01      	cmp	r3, #1
 801057e:	d10d      	bne.n	801059c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010580:	68bb      	ldr	r3, [r7, #8]
 8010582:	68db      	ldr	r3, [r3, #12]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d009      	beq.n	801059c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010588:	68bb      	ldr	r3, [r7, #8]
 801058a:	68d9      	ldr	r1, [r3, #12]
 801058c:	693b      	ldr	r3, [r7, #16]
 801058e:	015a      	lsls	r2, r3, #5
 8010590:	697b      	ldr	r3, [r7, #20]
 8010592:	4413      	add	r3, r2
 8010594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010598:	460a      	mov	r2, r1
 801059a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801059c:	693b      	ldr	r3, [r7, #16]
 801059e:	015a      	lsls	r2, r3, #5
 80105a0:	697b      	ldr	r3, [r7, #20]
 80105a2:	4413      	add	r3, r2
 80105a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	693a      	ldr	r2, [r7, #16]
 80105ac:	0151      	lsls	r1, r2, #5
 80105ae:	697a      	ldr	r2, [r7, #20]
 80105b0:	440a      	add	r2, r1
 80105b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80105b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80105ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80105bc:	2300      	movs	r3, #0
}
 80105be:	4618      	mov	r0, r3
 80105c0:	371c      	adds	r7, #28
 80105c2:	46bd      	mov	sp, r7
 80105c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c8:	4770      	bx	lr

080105ca <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80105ca:	b480      	push	{r7}
 80105cc:	b089      	sub	sp, #36	; 0x24
 80105ce:	af00      	add	r7, sp, #0
 80105d0:	60f8      	str	r0, [r7, #12]
 80105d2:	60b9      	str	r1, [r7, #8]
 80105d4:	4611      	mov	r1, r2
 80105d6:	461a      	mov	r2, r3
 80105d8:	460b      	mov	r3, r1
 80105da:	71fb      	strb	r3, [r7, #7]
 80105dc:	4613      	mov	r3, r2
 80105de:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80105e4:	68bb      	ldr	r3, [r7, #8]
 80105e6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80105e8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d11a      	bne.n	8010626 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80105f0:	88bb      	ldrh	r3, [r7, #4]
 80105f2:	3303      	adds	r3, #3
 80105f4:	089b      	lsrs	r3, r3, #2
 80105f6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80105f8:	2300      	movs	r3, #0
 80105fa:	61bb      	str	r3, [r7, #24]
 80105fc:	e00f      	b.n	801061e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80105fe:	79fb      	ldrb	r3, [r7, #7]
 8010600:	031a      	lsls	r2, r3, #12
 8010602:	697b      	ldr	r3, [r7, #20]
 8010604:	4413      	add	r3, r2
 8010606:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801060a:	461a      	mov	r2, r3
 801060c:	69fb      	ldr	r3, [r7, #28]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	6013      	str	r3, [r2, #0]
      pSrc++;
 8010612:	69fb      	ldr	r3, [r7, #28]
 8010614:	3304      	adds	r3, #4
 8010616:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8010618:	69bb      	ldr	r3, [r7, #24]
 801061a:	3301      	adds	r3, #1
 801061c:	61bb      	str	r3, [r7, #24]
 801061e:	69ba      	ldr	r2, [r7, #24]
 8010620:	693b      	ldr	r3, [r7, #16]
 8010622:	429a      	cmp	r2, r3
 8010624:	d3eb      	bcc.n	80105fe <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8010626:	2300      	movs	r3, #0
}
 8010628:	4618      	mov	r0, r3
 801062a:	3724      	adds	r7, #36	; 0x24
 801062c:	46bd      	mov	sp, r7
 801062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010632:	4770      	bx	lr

08010634 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8010634:	b480      	push	{r7}
 8010636:	b089      	sub	sp, #36	; 0x24
 8010638:	af00      	add	r7, sp, #0
 801063a:	60f8      	str	r0, [r7, #12]
 801063c:	60b9      	str	r1, [r7, #8]
 801063e:	4613      	mov	r3, r2
 8010640:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8010646:	68bb      	ldr	r3, [r7, #8]
 8010648:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 801064a:	88fb      	ldrh	r3, [r7, #6]
 801064c:	3303      	adds	r3, #3
 801064e:	089b      	lsrs	r3, r3, #2
 8010650:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8010652:	2300      	movs	r3, #0
 8010654:	61bb      	str	r3, [r7, #24]
 8010656:	e00b      	b.n	8010670 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8010658:	697b      	ldr	r3, [r7, #20]
 801065a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801065e:	681a      	ldr	r2, [r3, #0]
 8010660:	69fb      	ldr	r3, [r7, #28]
 8010662:	601a      	str	r2, [r3, #0]
    pDest++;
 8010664:	69fb      	ldr	r3, [r7, #28]
 8010666:	3304      	adds	r3, #4
 8010668:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 801066a:	69bb      	ldr	r3, [r7, #24]
 801066c:	3301      	adds	r3, #1
 801066e:	61bb      	str	r3, [r7, #24]
 8010670:	69ba      	ldr	r2, [r7, #24]
 8010672:	693b      	ldr	r3, [r7, #16]
 8010674:	429a      	cmp	r2, r3
 8010676:	d3ef      	bcc.n	8010658 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8010678:	69fb      	ldr	r3, [r7, #28]
}
 801067a:	4618      	mov	r0, r3
 801067c:	3724      	adds	r7, #36	; 0x24
 801067e:	46bd      	mov	sp, r7
 8010680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010684:	4770      	bx	lr

08010686 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010686:	b480      	push	{r7}
 8010688:	b085      	sub	sp, #20
 801068a:	af00      	add	r7, sp, #0
 801068c:	6078      	str	r0, [r7, #4]
 801068e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010694:	683b      	ldr	r3, [r7, #0]
 8010696:	781b      	ldrb	r3, [r3, #0]
 8010698:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801069a:	683b      	ldr	r3, [r7, #0]
 801069c:	785b      	ldrb	r3, [r3, #1]
 801069e:	2b01      	cmp	r3, #1
 80106a0:	d12c      	bne.n	80106fc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80106a2:	68bb      	ldr	r3, [r7, #8]
 80106a4:	015a      	lsls	r2, r3, #5
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	4413      	add	r3, r2
 80106aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	db12      	blt.n	80106da <USB_EPSetStall+0x54>
 80106b4:	68bb      	ldr	r3, [r7, #8]
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d00f      	beq.n	80106da <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80106ba:	68bb      	ldr	r3, [r7, #8]
 80106bc:	015a      	lsls	r2, r3, #5
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	4413      	add	r3, r2
 80106c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	68ba      	ldr	r2, [r7, #8]
 80106ca:	0151      	lsls	r1, r2, #5
 80106cc:	68fa      	ldr	r2, [r7, #12]
 80106ce:	440a      	add	r2, r1
 80106d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80106d4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80106d8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80106da:	68bb      	ldr	r3, [r7, #8]
 80106dc:	015a      	lsls	r2, r3, #5
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	4413      	add	r3, r2
 80106e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	68ba      	ldr	r2, [r7, #8]
 80106ea:	0151      	lsls	r1, r2, #5
 80106ec:	68fa      	ldr	r2, [r7, #12]
 80106ee:	440a      	add	r2, r1
 80106f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80106f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80106f8:	6013      	str	r3, [r2, #0]
 80106fa:	e02b      	b.n	8010754 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80106fc:	68bb      	ldr	r3, [r7, #8]
 80106fe:	015a      	lsls	r2, r3, #5
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	4413      	add	r3, r2
 8010704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	2b00      	cmp	r3, #0
 801070c:	db12      	blt.n	8010734 <USB_EPSetStall+0xae>
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d00f      	beq.n	8010734 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	015a      	lsls	r2, r3, #5
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	4413      	add	r3, r2
 801071c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	68ba      	ldr	r2, [r7, #8]
 8010724:	0151      	lsls	r1, r2, #5
 8010726:	68fa      	ldr	r2, [r7, #12]
 8010728:	440a      	add	r2, r1
 801072a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801072e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010732:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010734:	68bb      	ldr	r3, [r7, #8]
 8010736:	015a      	lsls	r2, r3, #5
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	4413      	add	r3, r2
 801073c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	68ba      	ldr	r2, [r7, #8]
 8010744:	0151      	lsls	r1, r2, #5
 8010746:	68fa      	ldr	r2, [r7, #12]
 8010748:	440a      	add	r2, r1
 801074a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801074e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010752:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010754:	2300      	movs	r3, #0
}
 8010756:	4618      	mov	r0, r3
 8010758:	3714      	adds	r7, #20
 801075a:	46bd      	mov	sp, r7
 801075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010760:	4770      	bx	lr

08010762 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010762:	b480      	push	{r7}
 8010764:	b085      	sub	sp, #20
 8010766:	af00      	add	r7, sp, #0
 8010768:	6078      	str	r0, [r7, #4]
 801076a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010770:	683b      	ldr	r3, [r7, #0]
 8010772:	781b      	ldrb	r3, [r3, #0]
 8010774:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010776:	683b      	ldr	r3, [r7, #0]
 8010778:	785b      	ldrb	r3, [r3, #1]
 801077a:	2b01      	cmp	r3, #1
 801077c:	d128      	bne.n	80107d0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801077e:	68bb      	ldr	r3, [r7, #8]
 8010780:	015a      	lsls	r2, r3, #5
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	4413      	add	r3, r2
 8010786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	68ba      	ldr	r2, [r7, #8]
 801078e:	0151      	lsls	r1, r2, #5
 8010790:	68fa      	ldr	r2, [r7, #12]
 8010792:	440a      	add	r2, r1
 8010794:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010798:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801079c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801079e:	683b      	ldr	r3, [r7, #0]
 80107a0:	78db      	ldrb	r3, [r3, #3]
 80107a2:	2b03      	cmp	r3, #3
 80107a4:	d003      	beq.n	80107ae <USB_EPClearStall+0x4c>
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	78db      	ldrb	r3, [r3, #3]
 80107aa:	2b02      	cmp	r3, #2
 80107ac:	d138      	bne.n	8010820 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80107ae:	68bb      	ldr	r3, [r7, #8]
 80107b0:	015a      	lsls	r2, r3, #5
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	4413      	add	r3, r2
 80107b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	68ba      	ldr	r2, [r7, #8]
 80107be:	0151      	lsls	r1, r2, #5
 80107c0:	68fa      	ldr	r2, [r7, #12]
 80107c2:	440a      	add	r2, r1
 80107c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80107c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80107cc:	6013      	str	r3, [r2, #0]
 80107ce:	e027      	b.n	8010820 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	015a      	lsls	r2, r3, #5
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	4413      	add	r3, r2
 80107d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	68ba      	ldr	r2, [r7, #8]
 80107e0:	0151      	lsls	r1, r2, #5
 80107e2:	68fa      	ldr	r2, [r7, #12]
 80107e4:	440a      	add	r2, r1
 80107e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80107ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80107ee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80107f0:	683b      	ldr	r3, [r7, #0]
 80107f2:	78db      	ldrb	r3, [r3, #3]
 80107f4:	2b03      	cmp	r3, #3
 80107f6:	d003      	beq.n	8010800 <USB_EPClearStall+0x9e>
 80107f8:	683b      	ldr	r3, [r7, #0]
 80107fa:	78db      	ldrb	r3, [r3, #3]
 80107fc:	2b02      	cmp	r3, #2
 80107fe:	d10f      	bne.n	8010820 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010800:	68bb      	ldr	r3, [r7, #8]
 8010802:	015a      	lsls	r2, r3, #5
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	4413      	add	r3, r2
 8010808:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	68ba      	ldr	r2, [r7, #8]
 8010810:	0151      	lsls	r1, r2, #5
 8010812:	68fa      	ldr	r2, [r7, #12]
 8010814:	440a      	add	r2, r1
 8010816:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801081a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801081e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010820:	2300      	movs	r3, #0
}
 8010822:	4618      	mov	r0, r3
 8010824:	3714      	adds	r7, #20
 8010826:	46bd      	mov	sp, r7
 8010828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801082c:	4770      	bx	lr

0801082e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801082e:	b480      	push	{r7}
 8010830:	b085      	sub	sp, #20
 8010832:	af00      	add	r7, sp, #0
 8010834:	6078      	str	r0, [r7, #4]
 8010836:	460b      	mov	r3, r1
 8010838:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	68fa      	ldr	r2, [r7, #12]
 8010848:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801084c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010850:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010858:	681a      	ldr	r2, [r3, #0]
 801085a:	78fb      	ldrb	r3, [r7, #3]
 801085c:	011b      	lsls	r3, r3, #4
 801085e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010862:	68f9      	ldr	r1, [r7, #12]
 8010864:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010868:	4313      	orrs	r3, r2
 801086a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801086c:	2300      	movs	r3, #0
}
 801086e:	4618      	mov	r0, r3
 8010870:	3714      	adds	r7, #20
 8010872:	46bd      	mov	sp, r7
 8010874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010878:	4770      	bx	lr

0801087a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 801087a:	b480      	push	{r7}
 801087c:	b085      	sub	sp, #20
 801087e:	af00      	add	r7, sp, #0
 8010880:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	68fa      	ldr	r2, [r7, #12]
 8010890:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010894:	f023 0303 	bic.w	r3, r3, #3
 8010898:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80108a0:	685b      	ldr	r3, [r3, #4]
 80108a2:	68fa      	ldr	r2, [r7, #12]
 80108a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80108a8:	f023 0302 	bic.w	r3, r3, #2
 80108ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80108ae:	2300      	movs	r3, #0
}
 80108b0:	4618      	mov	r0, r3
 80108b2:	3714      	adds	r7, #20
 80108b4:	46bd      	mov	sp, r7
 80108b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ba:	4770      	bx	lr

080108bc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80108bc:	b480      	push	{r7}
 80108be:	b085      	sub	sp, #20
 80108c0:	af00      	add	r7, sp, #0
 80108c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	68fa      	ldr	r2, [r7, #12]
 80108d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80108d6:	f023 0303 	bic.w	r3, r3, #3
 80108da:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80108e2:	685b      	ldr	r3, [r3, #4]
 80108e4:	68fa      	ldr	r2, [r7, #12]
 80108e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80108ea:	f043 0302 	orr.w	r3, r3, #2
 80108ee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80108f0:	2300      	movs	r3, #0
}
 80108f2:	4618      	mov	r0, r3
 80108f4:	3714      	adds	r7, #20
 80108f6:	46bd      	mov	sp, r7
 80108f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fc:	4770      	bx	lr

080108fe <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80108fe:	b480      	push	{r7}
 8010900:	b085      	sub	sp, #20
 8010902:	af00      	add	r7, sp, #0
 8010904:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	695b      	ldr	r3, [r3, #20]
 801090a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	699b      	ldr	r3, [r3, #24]
 8010910:	68fa      	ldr	r2, [r7, #12]
 8010912:	4013      	ands	r3, r2
 8010914:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010916:	68fb      	ldr	r3, [r7, #12]
}
 8010918:	4618      	mov	r0, r3
 801091a:	3714      	adds	r7, #20
 801091c:	46bd      	mov	sp, r7
 801091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010922:	4770      	bx	lr

08010924 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010924:	b480      	push	{r7}
 8010926:	b085      	sub	sp, #20
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010936:	699b      	ldr	r3, [r3, #24]
 8010938:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010940:	69db      	ldr	r3, [r3, #28]
 8010942:	68ba      	ldr	r2, [r7, #8]
 8010944:	4013      	ands	r3, r2
 8010946:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010948:	68bb      	ldr	r3, [r7, #8]
 801094a:	0c1b      	lsrs	r3, r3, #16
}
 801094c:	4618      	mov	r0, r3
 801094e:	3714      	adds	r7, #20
 8010950:	46bd      	mov	sp, r7
 8010952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010956:	4770      	bx	lr

08010958 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010958:	b480      	push	{r7}
 801095a:	b085      	sub	sp, #20
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801096a:	699b      	ldr	r3, [r3, #24]
 801096c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010974:	69db      	ldr	r3, [r3, #28]
 8010976:	68ba      	ldr	r2, [r7, #8]
 8010978:	4013      	ands	r3, r2
 801097a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801097c:	68bb      	ldr	r3, [r7, #8]
 801097e:	b29b      	uxth	r3, r3
}
 8010980:	4618      	mov	r0, r3
 8010982:	3714      	adds	r7, #20
 8010984:	46bd      	mov	sp, r7
 8010986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098a:	4770      	bx	lr

0801098c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801098c:	b480      	push	{r7}
 801098e:	b085      	sub	sp, #20
 8010990:	af00      	add	r7, sp, #0
 8010992:	6078      	str	r0, [r7, #4]
 8010994:	460b      	mov	r3, r1
 8010996:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801099c:	78fb      	ldrb	r3, [r7, #3]
 801099e:	015a      	lsls	r2, r3, #5
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	4413      	add	r3, r2
 80109a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80109a8:	689b      	ldr	r3, [r3, #8]
 80109aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80109b2:	695b      	ldr	r3, [r3, #20]
 80109b4:	68ba      	ldr	r2, [r7, #8]
 80109b6:	4013      	ands	r3, r2
 80109b8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80109ba:	68bb      	ldr	r3, [r7, #8]
}
 80109bc:	4618      	mov	r0, r3
 80109be:	3714      	adds	r7, #20
 80109c0:	46bd      	mov	sp, r7
 80109c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c6:	4770      	bx	lr

080109c8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80109c8:	b480      	push	{r7}
 80109ca:	b087      	sub	sp, #28
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	6078      	str	r0, [r7, #4]
 80109d0:	460b      	mov	r3, r1
 80109d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80109d8:	697b      	ldr	r3, [r7, #20]
 80109da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80109de:	691b      	ldr	r3, [r3, #16]
 80109e0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80109e2:	697b      	ldr	r3, [r7, #20]
 80109e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80109e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80109ea:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80109ec:	78fb      	ldrb	r3, [r7, #3]
 80109ee:	f003 030f 	and.w	r3, r3, #15
 80109f2:	68fa      	ldr	r2, [r7, #12]
 80109f4:	fa22 f303 	lsr.w	r3, r2, r3
 80109f8:	01db      	lsls	r3, r3, #7
 80109fa:	b2db      	uxtb	r3, r3
 80109fc:	693a      	ldr	r2, [r7, #16]
 80109fe:	4313      	orrs	r3, r2
 8010a00:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010a02:	78fb      	ldrb	r3, [r7, #3]
 8010a04:	015a      	lsls	r2, r3, #5
 8010a06:	697b      	ldr	r3, [r7, #20]
 8010a08:	4413      	add	r3, r2
 8010a0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a0e:	689b      	ldr	r3, [r3, #8]
 8010a10:	693a      	ldr	r2, [r7, #16]
 8010a12:	4013      	ands	r3, r2
 8010a14:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010a16:	68bb      	ldr	r3, [r7, #8]
}
 8010a18:	4618      	mov	r0, r3
 8010a1a:	371c      	adds	r7, #28
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a22:	4770      	bx	lr

08010a24 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010a24:	b480      	push	{r7}
 8010a26:	b083      	sub	sp, #12
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	695b      	ldr	r3, [r3, #20]
 8010a30:	f003 0301 	and.w	r3, r3, #1
}
 8010a34:	4618      	mov	r0, r3
 8010a36:	370c      	adds	r7, #12
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3e:	4770      	bx	lr

08010a40 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010a40:	b480      	push	{r7}
 8010a42:	b085      	sub	sp, #20
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	68fa      	ldr	r2, [r7, #12]
 8010a56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010a5a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8010a5e:	f023 0307 	bic.w	r3, r3, #7
 8010a62:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010a6a:	685b      	ldr	r3, [r3, #4]
 8010a6c:	68fa      	ldr	r2, [r7, #12]
 8010a6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010a72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010a76:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010a78:	2300      	movs	r3, #0
}
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	3714      	adds	r7, #20
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a84:	4770      	bx	lr
	...

08010a88 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8010a88:	b480      	push	{r7}
 8010a8a:	b087      	sub	sp, #28
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	60f8      	str	r0, [r7, #12]
 8010a90:	460b      	mov	r3, r1
 8010a92:	607a      	str	r2, [r7, #4]
 8010a94:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	333c      	adds	r3, #60	; 0x3c
 8010a9e:	3304      	adds	r3, #4
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010aa4:	693b      	ldr	r3, [r7, #16]
 8010aa6:	4a26      	ldr	r2, [pc, #152]	; (8010b40 <USB_EP0_OutStart+0xb8>)
 8010aa8:	4293      	cmp	r3, r2
 8010aaa:	d90a      	bls.n	8010ac2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010aac:	697b      	ldr	r3, [r7, #20]
 8010aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010ab8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010abc:	d101      	bne.n	8010ac2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8010abe:	2300      	movs	r3, #0
 8010ac0:	e037      	b.n	8010b32 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8010ac2:	697b      	ldr	r3, [r7, #20]
 8010ac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ac8:	461a      	mov	r2, r3
 8010aca:	2300      	movs	r3, #0
 8010acc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010ace:	697b      	ldr	r3, [r7, #20]
 8010ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ad4:	691b      	ldr	r3, [r3, #16]
 8010ad6:	697a      	ldr	r2, [r7, #20]
 8010ad8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010adc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010ae0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8010ae2:	697b      	ldr	r3, [r7, #20]
 8010ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010ae8:	691b      	ldr	r3, [r3, #16]
 8010aea:	697a      	ldr	r2, [r7, #20]
 8010aec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010af0:	f043 0318 	orr.w	r3, r3, #24
 8010af4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010af6:	697b      	ldr	r3, [r7, #20]
 8010af8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010afc:	691b      	ldr	r3, [r3, #16]
 8010afe:	697a      	ldr	r2, [r7, #20]
 8010b00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010b04:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010b08:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010b0a:	7afb      	ldrb	r3, [r7, #11]
 8010b0c:	2b01      	cmp	r3, #1
 8010b0e:	d10f      	bne.n	8010b30 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010b10:	697b      	ldr	r3, [r7, #20]
 8010b12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010b16:	461a      	mov	r2, r3
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010b1c:	697b      	ldr	r3, [r7, #20]
 8010b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	697a      	ldr	r2, [r7, #20]
 8010b26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010b2a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8010b2e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010b30:	2300      	movs	r3, #0
}
 8010b32:	4618      	mov	r0, r3
 8010b34:	371c      	adds	r7, #28
 8010b36:	46bd      	mov	sp, r7
 8010b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3c:	4770      	bx	lr
 8010b3e:	bf00      	nop
 8010b40:	4f54300a 	.word	0x4f54300a

08010b44 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010b44:	b480      	push	{r7}
 8010b46:	b085      	sub	sp, #20
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	3301      	adds	r3, #1
 8010b54:	60fb      	str	r3, [r7, #12]
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	4a13      	ldr	r2, [pc, #76]	; (8010ba8 <USB_CoreReset+0x64>)
 8010b5a:	4293      	cmp	r3, r2
 8010b5c:	d901      	bls.n	8010b62 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010b5e:	2303      	movs	r3, #3
 8010b60:	e01b      	b.n	8010b9a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	691b      	ldr	r3, [r3, #16]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	daf2      	bge.n	8010b50 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	691b      	ldr	r3, [r3, #16]
 8010b72:	f043 0201 	orr.w	r2, r3, #1
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	3301      	adds	r3, #1
 8010b7e:	60fb      	str	r3, [r7, #12]
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	4a09      	ldr	r2, [pc, #36]	; (8010ba8 <USB_CoreReset+0x64>)
 8010b84:	4293      	cmp	r3, r2
 8010b86:	d901      	bls.n	8010b8c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010b88:	2303      	movs	r3, #3
 8010b8a:	e006      	b.n	8010b9a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	691b      	ldr	r3, [r3, #16]
 8010b90:	f003 0301 	and.w	r3, r3, #1
 8010b94:	2b01      	cmp	r3, #1
 8010b96:	d0f0      	beq.n	8010b7a <USB_CoreReset+0x36>

  return HAL_OK;
 8010b98:	2300      	movs	r3, #0
}
 8010b9a:	4618      	mov	r0, r3
 8010b9c:	3714      	adds	r7, #20
 8010b9e:	46bd      	mov	sp, r7
 8010ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba4:	4770      	bx	lr
 8010ba6:	bf00      	nop
 8010ba8:	00030d40 	.word	0x00030d40

08010bac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b084      	sub	sp, #16
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
 8010bb4:	460b      	mov	r3, r1
 8010bb6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010bb8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8010bbc:	f005 f828 	bl	8015c10 <malloc>
 8010bc0:	4603      	mov	r3, r0
 8010bc2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d105      	bne.n	8010bd6 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	2200      	movs	r2, #0
 8010bce:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8010bd2:	2302      	movs	r3, #2
 8010bd4:	e066      	b.n	8010ca4 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	68fa      	ldr	r2, [r7, #12]
 8010bda:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	7c1b      	ldrb	r3, [r3, #16]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d119      	bne.n	8010c1a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010be6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010bea:	2202      	movs	r2, #2
 8010bec:	2181      	movs	r1, #129	; 0x81
 8010bee:	6878      	ldr	r0, [r7, #4]
 8010bf0:	f004 fe8d 	bl	801590e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	2201      	movs	r2, #1
 8010bf8:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010bfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010bfe:	2202      	movs	r2, #2
 8010c00:	2101      	movs	r1, #1
 8010c02:	6878      	ldr	r0, [r7, #4]
 8010c04:	f004 fe83 	bl	801590e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	2201      	movs	r2, #1
 8010c0c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	2210      	movs	r2, #16
 8010c14:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8010c18:	e016      	b.n	8010c48 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010c1a:	2340      	movs	r3, #64	; 0x40
 8010c1c:	2202      	movs	r2, #2
 8010c1e:	2181      	movs	r1, #129	; 0x81
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	f004 fe74 	bl	801590e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	2201      	movs	r2, #1
 8010c2a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010c2c:	2340      	movs	r3, #64	; 0x40
 8010c2e:	2202      	movs	r2, #2
 8010c30:	2101      	movs	r1, #1
 8010c32:	6878      	ldr	r0, [r7, #4]
 8010c34:	f004 fe6b 	bl	801590e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2201      	movs	r2, #1
 8010c3c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	2210      	movs	r2, #16
 8010c44:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010c48:	2308      	movs	r3, #8
 8010c4a:	2203      	movs	r2, #3
 8010c4c:	2182      	movs	r1, #130	; 0x82
 8010c4e:	6878      	ldr	r0, [r7, #4]
 8010c50:	f004 fe5d 	bl	801590e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	2201      	movs	r2, #1
 8010c58:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	2200      	movs	r2, #0
 8010c6a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	2200      	movs	r2, #0
 8010c72:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	7c1b      	ldrb	r3, [r3, #16]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d109      	bne.n	8010c92 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010c84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010c88:	2101      	movs	r1, #1
 8010c8a:	6878      	ldr	r0, [r7, #4]
 8010c8c:	f004 ff2e 	bl	8015aec <USBD_LL_PrepareReceive>
 8010c90:	e007      	b.n	8010ca2 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010c98:	2340      	movs	r3, #64	; 0x40
 8010c9a:	2101      	movs	r1, #1
 8010c9c:	6878      	ldr	r0, [r7, #4]
 8010c9e:	f004 ff25 	bl	8015aec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010ca2:	2300      	movs	r3, #0
}
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	3710      	adds	r7, #16
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}

08010cac <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	b084      	sub	sp, #16
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
 8010cb4:	460b      	mov	r3, r1
 8010cb6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8010cb8:	2300      	movs	r3, #0
 8010cba:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8010cbc:	2181      	movs	r1, #129	; 0x81
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f004 fe4b 	bl	801595a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	2200      	movs	r2, #0
 8010cc8:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8010cca:	2101      	movs	r1, #1
 8010ccc:	6878      	ldr	r0, [r7, #4]
 8010cce:	f004 fe44 	bl	801595a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2200      	movs	r2, #0
 8010cd6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8010cda:	2182      	movs	r1, #130	; 0x82
 8010cdc:	6878      	ldr	r0, [r7, #4]
 8010cde:	f004 fe3c 	bl	801595a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	2200      	movs	r2, #0
 8010ce6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2200      	movs	r2, #0
 8010cee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d00e      	beq.n	8010d1a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010d02:	685b      	ldr	r3, [r3, #4]
 8010d04:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	f004 ff87 	bl	8015c20 <free>
    pdev->pClassData = NULL;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2200      	movs	r2, #0
 8010d16:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8010d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	3710      	adds	r7, #16
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}

08010d24 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b086      	sub	sp, #24
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
 8010d2c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010d34:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8010d36:	2300      	movs	r3, #0
 8010d38:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8010d3e:	2300      	movs	r3, #0
 8010d40:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010d42:	683b      	ldr	r3, [r7, #0]
 8010d44:	781b      	ldrb	r3, [r3, #0]
 8010d46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d03a      	beq.n	8010dc4 <USBD_CDC_Setup+0xa0>
 8010d4e:	2b20      	cmp	r3, #32
 8010d50:	f040 8097 	bne.w	8010e82 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8010d54:	683b      	ldr	r3, [r7, #0]
 8010d56:	88db      	ldrh	r3, [r3, #6]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d029      	beq.n	8010db0 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8010d5c:	683b      	ldr	r3, [r7, #0]
 8010d5e:	781b      	ldrb	r3, [r3, #0]
 8010d60:	b25b      	sxtb	r3, r3
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	da11      	bge.n	8010d8a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010d6c:	689b      	ldr	r3, [r3, #8]
 8010d6e:	683a      	ldr	r2, [r7, #0]
 8010d70:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8010d72:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010d74:	683a      	ldr	r2, [r7, #0]
 8010d76:	88d2      	ldrh	r2, [r2, #6]
 8010d78:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8010d7a:	6939      	ldr	r1, [r7, #16]
 8010d7c:	683b      	ldr	r3, [r7, #0]
 8010d7e:	88db      	ldrh	r3, [r3, #6]
 8010d80:	461a      	mov	r2, r3
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f001 faac 	bl	80122e0 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8010d88:	e082      	b.n	8010e90 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	785a      	ldrb	r2, [r3, #1]
 8010d8e:	693b      	ldr	r3, [r7, #16]
 8010d90:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8010d94:	683b      	ldr	r3, [r7, #0]
 8010d96:	88db      	ldrh	r3, [r3, #6]
 8010d98:	b2da      	uxtb	r2, r3
 8010d9a:	693b      	ldr	r3, [r7, #16]
 8010d9c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8010da0:	6939      	ldr	r1, [r7, #16]
 8010da2:	683b      	ldr	r3, [r7, #0]
 8010da4:	88db      	ldrh	r3, [r3, #6]
 8010da6:	461a      	mov	r2, r3
 8010da8:	6878      	ldr	r0, [r7, #4]
 8010daa:	f001 fac5 	bl	8012338 <USBD_CtlPrepareRx>
    break;
 8010dae:	e06f      	b.n	8010e90 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010db6:	689b      	ldr	r3, [r3, #8]
 8010db8:	683a      	ldr	r2, [r7, #0]
 8010dba:	7850      	ldrb	r0, [r2, #1]
 8010dbc:	2200      	movs	r2, #0
 8010dbe:	6839      	ldr	r1, [r7, #0]
 8010dc0:	4798      	blx	r3
    break;
 8010dc2:	e065      	b.n	8010e90 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8010dc4:	683b      	ldr	r3, [r7, #0]
 8010dc6:	785b      	ldrb	r3, [r3, #1]
 8010dc8:	2b0b      	cmp	r3, #11
 8010dca:	d84f      	bhi.n	8010e6c <USBD_CDC_Setup+0x148>
 8010dcc:	a201      	add	r2, pc, #4	; (adr r2, 8010dd4 <USBD_CDC_Setup+0xb0>)
 8010dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dd2:	bf00      	nop
 8010dd4:	08010e05 	.word	0x08010e05
 8010dd8:	08010e7b 	.word	0x08010e7b
 8010ddc:	08010e6d 	.word	0x08010e6d
 8010de0:	08010e6d 	.word	0x08010e6d
 8010de4:	08010e6d 	.word	0x08010e6d
 8010de8:	08010e6d 	.word	0x08010e6d
 8010dec:	08010e6d 	.word	0x08010e6d
 8010df0:	08010e6d 	.word	0x08010e6d
 8010df4:	08010e6d 	.word	0x08010e6d
 8010df8:	08010e6d 	.word	0x08010e6d
 8010dfc:	08010e2d 	.word	0x08010e2d
 8010e00:	08010e55 	.word	0x08010e55
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010e0a:	2b03      	cmp	r3, #3
 8010e0c:	d107      	bne.n	8010e1e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010e0e:	f107 030c 	add.w	r3, r7, #12
 8010e12:	2202      	movs	r2, #2
 8010e14:	4619      	mov	r1, r3
 8010e16:	6878      	ldr	r0, [r7, #4]
 8010e18:	f001 fa62 	bl	80122e0 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8010e1c:	e030      	b.n	8010e80 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8010e1e:	6839      	ldr	r1, [r7, #0]
 8010e20:	6878      	ldr	r0, [r7, #4]
 8010e22:	f001 f9ec 	bl	80121fe <USBD_CtlError>
        ret = USBD_FAIL;
 8010e26:	2303      	movs	r3, #3
 8010e28:	75fb      	strb	r3, [r7, #23]
      break;
 8010e2a:	e029      	b.n	8010e80 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010e32:	2b03      	cmp	r3, #3
 8010e34:	d107      	bne.n	8010e46 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8010e36:	f107 030f 	add.w	r3, r7, #15
 8010e3a:	2201      	movs	r2, #1
 8010e3c:	4619      	mov	r1, r3
 8010e3e:	6878      	ldr	r0, [r7, #4]
 8010e40:	f001 fa4e 	bl	80122e0 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8010e44:	e01c      	b.n	8010e80 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8010e46:	6839      	ldr	r1, [r7, #0]
 8010e48:	6878      	ldr	r0, [r7, #4]
 8010e4a:	f001 f9d8 	bl	80121fe <USBD_CtlError>
        ret = USBD_FAIL;
 8010e4e:	2303      	movs	r3, #3
 8010e50:	75fb      	strb	r3, [r7, #23]
      break;
 8010e52:	e015      	b.n	8010e80 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010e5a:	2b03      	cmp	r3, #3
 8010e5c:	d00f      	beq.n	8010e7e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8010e5e:	6839      	ldr	r1, [r7, #0]
 8010e60:	6878      	ldr	r0, [r7, #4]
 8010e62:	f001 f9cc 	bl	80121fe <USBD_CtlError>
        ret = USBD_FAIL;
 8010e66:	2303      	movs	r3, #3
 8010e68:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8010e6a:	e008      	b.n	8010e7e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8010e6c:	6839      	ldr	r1, [r7, #0]
 8010e6e:	6878      	ldr	r0, [r7, #4]
 8010e70:	f001 f9c5 	bl	80121fe <USBD_CtlError>
      ret = USBD_FAIL;
 8010e74:	2303      	movs	r3, #3
 8010e76:	75fb      	strb	r3, [r7, #23]
      break;
 8010e78:	e002      	b.n	8010e80 <USBD_CDC_Setup+0x15c>
      break;
 8010e7a:	bf00      	nop
 8010e7c:	e008      	b.n	8010e90 <USBD_CDC_Setup+0x16c>
      break;
 8010e7e:	bf00      	nop
    }
    break;
 8010e80:	e006      	b.n	8010e90 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8010e82:	6839      	ldr	r1, [r7, #0]
 8010e84:	6878      	ldr	r0, [r7, #4]
 8010e86:	f001 f9ba 	bl	80121fe <USBD_CtlError>
    ret = USBD_FAIL;
 8010e8a:	2303      	movs	r3, #3
 8010e8c:	75fb      	strb	r3, [r7, #23]
    break;
 8010e8e:	bf00      	nop
  }

  return (uint8_t)ret;
 8010e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e92:	4618      	mov	r0, r3
 8010e94:	3718      	adds	r7, #24
 8010e96:	46bd      	mov	sp, r7
 8010e98:	bd80      	pop	{r7, pc}
 8010e9a:	bf00      	nop

08010e9c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010e9c:	b580      	push	{r7, lr}
 8010e9e:	b084      	sub	sp, #16
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	6078      	str	r0, [r7, #4]
 8010ea4:	460b      	mov	r3, r1
 8010ea6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010eae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d101      	bne.n	8010ebe <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010eba:	2303      	movs	r3, #3
 8010ebc:	e049      	b.n	8010f52 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010ec4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010ec6:	78fa      	ldrb	r2, [r7, #3]
 8010ec8:	6879      	ldr	r1, [r7, #4]
 8010eca:	4613      	mov	r3, r2
 8010ecc:	009b      	lsls	r3, r3, #2
 8010ece:	4413      	add	r3, r2
 8010ed0:	009b      	lsls	r3, r3, #2
 8010ed2:	440b      	add	r3, r1
 8010ed4:	3318      	adds	r3, #24
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d029      	beq.n	8010f30 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8010edc:	78fa      	ldrb	r2, [r7, #3]
 8010ede:	6879      	ldr	r1, [r7, #4]
 8010ee0:	4613      	mov	r3, r2
 8010ee2:	009b      	lsls	r3, r3, #2
 8010ee4:	4413      	add	r3, r2
 8010ee6:	009b      	lsls	r3, r3, #2
 8010ee8:	440b      	add	r3, r1
 8010eea:	3318      	adds	r3, #24
 8010eec:	681a      	ldr	r2, [r3, #0]
 8010eee:	78f9      	ldrb	r1, [r7, #3]
 8010ef0:	68f8      	ldr	r0, [r7, #12]
 8010ef2:	460b      	mov	r3, r1
 8010ef4:	00db      	lsls	r3, r3, #3
 8010ef6:	1a5b      	subs	r3, r3, r1
 8010ef8:	009b      	lsls	r3, r3, #2
 8010efa:	4403      	add	r3, r0
 8010efc:	3344      	adds	r3, #68	; 0x44
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	fbb2 f1f3 	udiv	r1, r2, r3
 8010f04:	fb03 f301 	mul.w	r3, r3, r1
 8010f08:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d110      	bne.n	8010f30 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8010f0e:	78fa      	ldrb	r2, [r7, #3]
 8010f10:	6879      	ldr	r1, [r7, #4]
 8010f12:	4613      	mov	r3, r2
 8010f14:	009b      	lsls	r3, r3, #2
 8010f16:	4413      	add	r3, r2
 8010f18:	009b      	lsls	r3, r3, #2
 8010f1a:	440b      	add	r3, r1
 8010f1c:	3318      	adds	r3, #24
 8010f1e:	2200      	movs	r2, #0
 8010f20:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8010f22:	78f9      	ldrb	r1, [r7, #3]
 8010f24:	2300      	movs	r3, #0
 8010f26:	2200      	movs	r2, #0
 8010f28:	6878      	ldr	r0, [r7, #4]
 8010f2a:	f004 fdbe 	bl	8015aaa <USBD_LL_Transmit>
 8010f2e:	e00f      	b.n	8010f50 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8010f30:	68bb      	ldr	r3, [r7, #8]
 8010f32:	2200      	movs	r2, #0
 8010f34:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010f3e:	691b      	ldr	r3, [r3, #16]
 8010f40:	68ba      	ldr	r2, [r7, #8]
 8010f42:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8010f46:	68ba      	ldr	r2, [r7, #8]
 8010f48:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8010f4c:	78fa      	ldrb	r2, [r7, #3]
 8010f4e:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8010f50:	2300      	movs	r3, #0
}
 8010f52:	4618      	mov	r0, r3
 8010f54:	3710      	adds	r7, #16
 8010f56:	46bd      	mov	sp, r7
 8010f58:	bd80      	pop	{r7, pc}

08010f5a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010f5a:	b580      	push	{r7, lr}
 8010f5c:	b084      	sub	sp, #16
 8010f5e:	af00      	add	r7, sp, #0
 8010f60:	6078      	str	r0, [r7, #4]
 8010f62:	460b      	mov	r3, r1
 8010f64:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010f6c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d101      	bne.n	8010f7c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010f78:	2303      	movs	r3, #3
 8010f7a:	e015      	b.n	8010fa8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010f7c:	78fb      	ldrb	r3, [r7, #3]
 8010f7e:	4619      	mov	r1, r3
 8010f80:	6878      	ldr	r0, [r7, #4]
 8010f82:	f004 fdd4 	bl	8015b2e <USBD_LL_GetRxDataSize>
 8010f86:	4602      	mov	r2, r0
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010f94:	68db      	ldr	r3, [r3, #12]
 8010f96:	68fa      	ldr	r2, [r7, #12]
 8010f98:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8010f9c:	68fa      	ldr	r2, [r7, #12]
 8010f9e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8010fa2:	4611      	mov	r1, r2
 8010fa4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8010fa6:	2300      	movs	r3, #0
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3710      	adds	r7, #16
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}

08010fb0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8010fb0:	b580      	push	{r7, lr}
 8010fb2:	b084      	sub	sp, #16
 8010fb4:	af00      	add	r7, sp, #0
 8010fb6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010fbe:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d015      	beq.n	8010ff6 <USBD_CDC_EP0_RxReady+0x46>
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010fd0:	2bff      	cmp	r3, #255	; 0xff
 8010fd2:	d010      	beq.n	8010ff6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010fda:	689b      	ldr	r3, [r3, #8]
 8010fdc:	68fa      	ldr	r2, [r7, #12]
 8010fde:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8010fe2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8010fe4:	68fa      	ldr	r2, [r7, #12]
 8010fe6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010fea:	b292      	uxth	r2, r2
 8010fec:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	22ff      	movs	r2, #255	; 0xff
 8010ff2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8010ff6:	2300      	movs	r3, #0
}
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	3710      	adds	r7, #16
 8010ffc:	46bd      	mov	sp, r7
 8010ffe:	bd80      	pop	{r7, pc}

08011000 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011000:	b480      	push	{r7}
 8011002:	b083      	sub	sp, #12
 8011004:	af00      	add	r7, sp, #0
 8011006:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	2243      	movs	r2, #67	; 0x43
 801100c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801100e:	4b03      	ldr	r3, [pc, #12]	; (801101c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8011010:	4618      	mov	r0, r3
 8011012:	370c      	adds	r7, #12
 8011014:	46bd      	mov	sp, r7
 8011016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801101a:	4770      	bx	lr
 801101c:	200008b8 	.word	0x200008b8

08011020 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011020:	b480      	push	{r7}
 8011022:	b083      	sub	sp, #12
 8011024:	af00      	add	r7, sp, #0
 8011026:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	2243      	movs	r2, #67	; 0x43
 801102c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801102e:	4b03      	ldr	r3, [pc, #12]	; (801103c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8011030:	4618      	mov	r0, r3
 8011032:	370c      	adds	r7, #12
 8011034:	46bd      	mov	sp, r7
 8011036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801103a:	4770      	bx	lr
 801103c:	20000874 	.word	0x20000874

08011040 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011040:	b480      	push	{r7}
 8011042:	b083      	sub	sp, #12
 8011044:	af00      	add	r7, sp, #0
 8011046:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2243      	movs	r2, #67	; 0x43
 801104c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801104e:	4b03      	ldr	r3, [pc, #12]	; (801105c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011050:	4618      	mov	r0, r3
 8011052:	370c      	adds	r7, #12
 8011054:	46bd      	mov	sp, r7
 8011056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801105a:	4770      	bx	lr
 801105c:	200008fc 	.word	0x200008fc

08011060 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011060:	b480      	push	{r7}
 8011062:	b083      	sub	sp, #12
 8011064:	af00      	add	r7, sp, #0
 8011066:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	220a      	movs	r2, #10
 801106c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801106e:	4b03      	ldr	r3, [pc, #12]	; (801107c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011070:	4618      	mov	r0, r3
 8011072:	370c      	adds	r7, #12
 8011074:	46bd      	mov	sp, r7
 8011076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107a:	4770      	bx	lr
 801107c:	20000830 	.word	0x20000830

08011080 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011080:	b480      	push	{r7}
 8011082:	b083      	sub	sp, #12
 8011084:	af00      	add	r7, sp, #0
 8011086:	6078      	str	r0, [r7, #4]
 8011088:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801108a:	683b      	ldr	r3, [r7, #0]
 801108c:	2b00      	cmp	r3, #0
 801108e:	d101      	bne.n	8011094 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011090:	2303      	movs	r3, #3
 8011092:	e004      	b.n	801109e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	683a      	ldr	r2, [r7, #0]
 8011098:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 801109c:	2300      	movs	r3, #0
}
 801109e:	4618      	mov	r0, r3
 80110a0:	370c      	adds	r7, #12
 80110a2:	46bd      	mov	sp, r7
 80110a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a8:	4770      	bx	lr

080110aa <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80110aa:	b480      	push	{r7}
 80110ac:	b087      	sub	sp, #28
 80110ae:	af00      	add	r7, sp, #0
 80110b0:	60f8      	str	r0, [r7, #12]
 80110b2:	60b9      	str	r1, [r7, #8]
 80110b4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110bc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80110be:	697b      	ldr	r3, [r7, #20]
 80110c0:	68ba      	ldr	r2, [r7, #8]
 80110c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80110c6:	697b      	ldr	r3, [r7, #20]
 80110c8:	687a      	ldr	r2, [r7, #4]
 80110ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80110ce:	2300      	movs	r3, #0
}
 80110d0:	4618      	mov	r0, r3
 80110d2:	371c      	adds	r7, #28
 80110d4:	46bd      	mov	sp, r7
 80110d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110da:	4770      	bx	lr

080110dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80110dc:	b480      	push	{r7}
 80110de:	b085      	sub	sp, #20
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	6078      	str	r0, [r7, #4]
 80110e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80110ec:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	683a      	ldr	r2, [r7, #0]
 80110f2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80110f6:	2300      	movs	r3, #0
}
 80110f8:	4618      	mov	r0, r3
 80110fa:	3714      	adds	r7, #20
 80110fc:	46bd      	mov	sp, r7
 80110fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011102:	4770      	bx	lr

08011104 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011104:	b580      	push	{r7, lr}
 8011106:	b084      	sub	sp, #16
 8011108:	af00      	add	r7, sp, #0
 801110a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011112:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8011114:	2301      	movs	r3, #1
 8011116:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801111e:	2b00      	cmp	r3, #0
 8011120:	d101      	bne.n	8011126 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011122:	2303      	movs	r3, #3
 8011124:	e01a      	b.n	801115c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8011126:	68bb      	ldr	r3, [r7, #8]
 8011128:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801112c:	2b00      	cmp	r3, #0
 801112e:	d114      	bne.n	801115a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8011130:	68bb      	ldr	r3, [r7, #8]
 8011132:	2201      	movs	r2, #1
 8011134:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8011138:	68bb      	ldr	r3, [r7, #8]
 801113a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8011142:	68bb      	ldr	r3, [r7, #8]
 8011144:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011148:	68bb      	ldr	r3, [r7, #8]
 801114a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801114e:	2181      	movs	r1, #129	; 0x81
 8011150:	6878      	ldr	r0, [r7, #4]
 8011152:	f004 fcaa 	bl	8015aaa <USBD_LL_Transmit>

    ret = USBD_OK;
 8011156:	2300      	movs	r3, #0
 8011158:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801115a:	7bfb      	ldrb	r3, [r7, #15]
}
 801115c:	4618      	mov	r0, r3
 801115e:	3710      	adds	r7, #16
 8011160:	46bd      	mov	sp, r7
 8011162:	bd80      	pop	{r7, pc}

08011164 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b084      	sub	sp, #16
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011172:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801117a:	2b00      	cmp	r3, #0
 801117c:	d101      	bne.n	8011182 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 801117e:	2303      	movs	r3, #3
 8011180:	e016      	b.n	80111b0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	7c1b      	ldrb	r3, [r3, #16]
 8011186:	2b00      	cmp	r3, #0
 8011188:	d109      	bne.n	801119e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011190:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011194:	2101      	movs	r1, #1
 8011196:	6878      	ldr	r0, [r7, #4]
 8011198:	f004 fca8 	bl	8015aec <USBD_LL_PrepareReceive>
 801119c:	e007      	b.n	80111ae <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80111a4:	2340      	movs	r3, #64	; 0x40
 80111a6:	2101      	movs	r1, #1
 80111a8:	6878      	ldr	r0, [r7, #4]
 80111aa:	f004 fc9f 	bl	8015aec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80111ae:	2300      	movs	r3, #0
}
 80111b0:	4618      	mov	r0, r3
 80111b2:	3710      	adds	r7, #16
 80111b4:	46bd      	mov	sp, r7
 80111b6:	bd80      	pop	{r7, pc}

080111b8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80111b8:	b580      	push	{r7, lr}
 80111ba:	b086      	sub	sp, #24
 80111bc:	af00      	add	r7, sp, #0
 80111be:	60f8      	str	r0, [r7, #12]
 80111c0:	60b9      	str	r1, [r7, #8]
 80111c2:	4613      	mov	r3, r2
 80111c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d101      	bne.n	80111d0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80111cc:	2303      	movs	r3, #3
 80111ce:	e025      	b.n	801121c <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d003      	beq.n	80111e2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	2200      	movs	r2, #0
 80111de:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d003      	beq.n	80111f4 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	2200      	movs	r2, #0
 80111f0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80111f4:	68bb      	ldr	r3, [r7, #8]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d003      	beq.n	8011202 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	68ba      	ldr	r2, [r7, #8]
 80111fe:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011202:	68fb      	ldr	r3, [r7, #12]
 8011204:	2201      	movs	r2, #1
 8011206:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	79fa      	ldrb	r2, [r7, #7]
 801120e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011210:	68f8      	ldr	r0, [r7, #12]
 8011212:	f004 fb15 	bl	8015840 <USBD_LL_Init>
 8011216:	4603      	mov	r3, r0
 8011218:	75fb      	strb	r3, [r7, #23]

  return ret;
 801121a:	7dfb      	ldrb	r3, [r7, #23]
}
 801121c:	4618      	mov	r0, r3
 801121e:	3718      	adds	r7, #24
 8011220:	46bd      	mov	sp, r7
 8011222:	bd80      	pop	{r7, pc}

08011224 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011224:	b580      	push	{r7, lr}
 8011226:	b084      	sub	sp, #16
 8011228:	af00      	add	r7, sp, #0
 801122a:	6078      	str	r0, [r7, #4]
 801122c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801122e:	2300      	movs	r3, #0
 8011230:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011232:	683b      	ldr	r3, [r7, #0]
 8011234:	2b00      	cmp	r3, #0
 8011236:	d101      	bne.n	801123c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011238:	2303      	movs	r3, #3
 801123a:	e010      	b.n	801125e <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	683a      	ldr	r2, [r7, #0]
 8011240:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801124a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801124c:	f107 020e 	add.w	r2, r7, #14
 8011250:	4610      	mov	r0, r2
 8011252:	4798      	blx	r3
 8011254:	4602      	mov	r2, r0
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 801125c:	2300      	movs	r3, #0
}
 801125e:	4618      	mov	r0, r3
 8011260:	3710      	adds	r7, #16
 8011262:	46bd      	mov	sp, r7
 8011264:	bd80      	pop	{r7, pc}

08011266 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011266:	b580      	push	{r7, lr}
 8011268:	b082      	sub	sp, #8
 801126a:	af00      	add	r7, sp, #0
 801126c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801126e:	6878      	ldr	r0, [r7, #4]
 8011270:	f004 fb32 	bl	80158d8 <USBD_LL_Start>
 8011274:	4603      	mov	r3, r0
}
 8011276:	4618      	mov	r0, r3
 8011278:	3708      	adds	r7, #8
 801127a:	46bd      	mov	sp, r7
 801127c:	bd80      	pop	{r7, pc}

0801127e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 801127e:	b480      	push	{r7}
 8011280:	b083      	sub	sp, #12
 8011282:	af00      	add	r7, sp, #0
 8011284:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011286:	2300      	movs	r3, #0
}
 8011288:	4618      	mov	r0, r3
 801128a:	370c      	adds	r7, #12
 801128c:	46bd      	mov	sp, r7
 801128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011292:	4770      	bx	lr

08011294 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011294:	b580      	push	{r7, lr}
 8011296:	b084      	sub	sp, #16
 8011298:	af00      	add	r7, sp, #0
 801129a:	6078      	str	r0, [r7, #4]
 801129c:	460b      	mov	r3, r1
 801129e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80112a0:	2303      	movs	r3, #3
 80112a2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d009      	beq.n	80112c2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	78fa      	ldrb	r2, [r7, #3]
 80112b8:	4611      	mov	r1, r2
 80112ba:	6878      	ldr	r0, [r7, #4]
 80112bc:	4798      	blx	r3
 80112be:	4603      	mov	r3, r0
 80112c0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80112c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80112c4:	4618      	mov	r0, r3
 80112c6:	3710      	adds	r7, #16
 80112c8:	46bd      	mov	sp, r7
 80112ca:	bd80      	pop	{r7, pc}

080112cc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80112cc:	b580      	push	{r7, lr}
 80112ce:	b082      	sub	sp, #8
 80112d0:	af00      	add	r7, sp, #0
 80112d2:	6078      	str	r0, [r7, #4]
 80112d4:	460b      	mov	r3, r1
 80112d6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d007      	beq.n	80112f2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80112e8:	685b      	ldr	r3, [r3, #4]
 80112ea:	78fa      	ldrb	r2, [r7, #3]
 80112ec:	4611      	mov	r1, r2
 80112ee:	6878      	ldr	r0, [r7, #4]
 80112f0:	4798      	blx	r3
  }

  return USBD_OK;
 80112f2:	2300      	movs	r3, #0
}
 80112f4:	4618      	mov	r0, r3
 80112f6:	3708      	adds	r7, #8
 80112f8:	46bd      	mov	sp, r7
 80112fa:	bd80      	pop	{r7, pc}

080112fc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b084      	sub	sp, #16
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
 8011304:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801130c:	6839      	ldr	r1, [r7, #0]
 801130e:	4618      	mov	r0, r3
 8011310:	f000 ff3b 	bl	801218a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	2201      	movs	r2, #1
 8011318:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8011322:	461a      	mov	r2, r3
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011330:	f003 031f 	and.w	r3, r3, #31
 8011334:	2b02      	cmp	r3, #2
 8011336:	d01a      	beq.n	801136e <USBD_LL_SetupStage+0x72>
 8011338:	2b02      	cmp	r3, #2
 801133a:	d822      	bhi.n	8011382 <USBD_LL_SetupStage+0x86>
 801133c:	2b00      	cmp	r3, #0
 801133e:	d002      	beq.n	8011346 <USBD_LL_SetupStage+0x4a>
 8011340:	2b01      	cmp	r3, #1
 8011342:	d00a      	beq.n	801135a <USBD_LL_SetupStage+0x5e>
 8011344:	e01d      	b.n	8011382 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801134c:	4619      	mov	r1, r3
 801134e:	6878      	ldr	r0, [r7, #4]
 8011350:	f000 fa18 	bl	8011784 <USBD_StdDevReq>
 8011354:	4603      	mov	r3, r0
 8011356:	73fb      	strb	r3, [r7, #15]
      break;
 8011358:	e020      	b.n	801139c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011360:	4619      	mov	r1, r3
 8011362:	6878      	ldr	r0, [r7, #4]
 8011364:	f000 fa7c 	bl	8011860 <USBD_StdItfReq>
 8011368:	4603      	mov	r3, r0
 801136a:	73fb      	strb	r3, [r7, #15]
      break;
 801136c:	e016      	b.n	801139c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011374:	4619      	mov	r1, r3
 8011376:	6878      	ldr	r0, [r7, #4]
 8011378:	f000 faba 	bl	80118f0 <USBD_StdEPReq>
 801137c:	4603      	mov	r3, r0
 801137e:	73fb      	strb	r3, [r7, #15]
      break;
 8011380:	e00c      	b.n	801139c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011388:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801138c:	b2db      	uxtb	r3, r3
 801138e:	4619      	mov	r1, r3
 8011390:	6878      	ldr	r0, [r7, #4]
 8011392:	f004 fb01 	bl	8015998 <USBD_LL_StallEP>
 8011396:	4603      	mov	r3, r0
 8011398:	73fb      	strb	r3, [r7, #15]
      break;
 801139a:	bf00      	nop
  }

  return ret;
 801139c:	7bfb      	ldrb	r3, [r7, #15]
}
 801139e:	4618      	mov	r0, r3
 80113a0:	3710      	adds	r7, #16
 80113a2:	46bd      	mov	sp, r7
 80113a4:	bd80      	pop	{r7, pc}

080113a6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80113a6:	b580      	push	{r7, lr}
 80113a8:	b086      	sub	sp, #24
 80113aa:	af00      	add	r7, sp, #0
 80113ac:	60f8      	str	r0, [r7, #12]
 80113ae:	460b      	mov	r3, r1
 80113b0:	607a      	str	r2, [r7, #4]
 80113b2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80113b4:	7afb      	ldrb	r3, [r7, #11]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d137      	bne.n	801142a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80113c0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80113c8:	2b03      	cmp	r3, #3
 80113ca:	d14a      	bne.n	8011462 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80113cc:	693b      	ldr	r3, [r7, #16]
 80113ce:	689a      	ldr	r2, [r3, #8]
 80113d0:	693b      	ldr	r3, [r7, #16]
 80113d2:	68db      	ldr	r3, [r3, #12]
 80113d4:	429a      	cmp	r2, r3
 80113d6:	d913      	bls.n	8011400 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80113d8:	693b      	ldr	r3, [r7, #16]
 80113da:	689a      	ldr	r2, [r3, #8]
 80113dc:	693b      	ldr	r3, [r7, #16]
 80113de:	68db      	ldr	r3, [r3, #12]
 80113e0:	1ad2      	subs	r2, r2, r3
 80113e2:	693b      	ldr	r3, [r7, #16]
 80113e4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80113e6:	693b      	ldr	r3, [r7, #16]
 80113e8:	68da      	ldr	r2, [r3, #12]
 80113ea:	693b      	ldr	r3, [r7, #16]
 80113ec:	689b      	ldr	r3, [r3, #8]
 80113ee:	4293      	cmp	r3, r2
 80113f0:	bf28      	it	cs
 80113f2:	4613      	movcs	r3, r2
 80113f4:	461a      	mov	r2, r3
 80113f6:	6879      	ldr	r1, [r7, #4]
 80113f8:	68f8      	ldr	r0, [r7, #12]
 80113fa:	f000 ffba 	bl	8012372 <USBD_CtlContinueRx>
 80113fe:	e030      	b.n	8011462 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011406:	691b      	ldr	r3, [r3, #16]
 8011408:	2b00      	cmp	r3, #0
 801140a:	d00a      	beq.n	8011422 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8011412:	2b03      	cmp	r3, #3
 8011414:	d105      	bne.n	8011422 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801141c:	691b      	ldr	r3, [r3, #16]
 801141e:	68f8      	ldr	r0, [r7, #12]
 8011420:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8011422:	68f8      	ldr	r0, [r7, #12]
 8011424:	f000 ffb6 	bl	8012394 <USBD_CtlSendStatus>
 8011428:	e01b      	b.n	8011462 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011430:	699b      	ldr	r3, [r3, #24]
 8011432:	2b00      	cmp	r3, #0
 8011434:	d013      	beq.n	801145e <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 801143c:	2b03      	cmp	r3, #3
 801143e:	d10e      	bne.n	801145e <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011446:	699b      	ldr	r3, [r3, #24]
 8011448:	7afa      	ldrb	r2, [r7, #11]
 801144a:	4611      	mov	r1, r2
 801144c:	68f8      	ldr	r0, [r7, #12]
 801144e:	4798      	blx	r3
 8011450:	4603      	mov	r3, r0
 8011452:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8011454:	7dfb      	ldrb	r3, [r7, #23]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d003      	beq.n	8011462 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 801145a:	7dfb      	ldrb	r3, [r7, #23]
 801145c:	e002      	b.n	8011464 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801145e:	2303      	movs	r3, #3
 8011460:	e000      	b.n	8011464 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8011462:	2300      	movs	r3, #0
}
 8011464:	4618      	mov	r0, r3
 8011466:	3718      	adds	r7, #24
 8011468:	46bd      	mov	sp, r7
 801146a:	bd80      	pop	{r7, pc}

0801146c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801146c:	b580      	push	{r7, lr}
 801146e:	b086      	sub	sp, #24
 8011470:	af00      	add	r7, sp, #0
 8011472:	60f8      	str	r0, [r7, #12]
 8011474:	460b      	mov	r3, r1
 8011476:	607a      	str	r2, [r7, #4]
 8011478:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801147a:	7afb      	ldrb	r3, [r7, #11]
 801147c:	2b00      	cmp	r3, #0
 801147e:	d16a      	bne.n	8011556 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	3314      	adds	r3, #20
 8011484:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801148c:	2b02      	cmp	r3, #2
 801148e:	d155      	bne.n	801153c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8011490:	693b      	ldr	r3, [r7, #16]
 8011492:	689a      	ldr	r2, [r3, #8]
 8011494:	693b      	ldr	r3, [r7, #16]
 8011496:	68db      	ldr	r3, [r3, #12]
 8011498:	429a      	cmp	r2, r3
 801149a:	d914      	bls.n	80114c6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801149c:	693b      	ldr	r3, [r7, #16]
 801149e:	689a      	ldr	r2, [r3, #8]
 80114a0:	693b      	ldr	r3, [r7, #16]
 80114a2:	68db      	ldr	r3, [r3, #12]
 80114a4:	1ad2      	subs	r2, r2, r3
 80114a6:	693b      	ldr	r3, [r7, #16]
 80114a8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80114aa:	693b      	ldr	r3, [r7, #16]
 80114ac:	689b      	ldr	r3, [r3, #8]
 80114ae:	461a      	mov	r2, r3
 80114b0:	6879      	ldr	r1, [r7, #4]
 80114b2:	68f8      	ldr	r0, [r7, #12]
 80114b4:	f000 ff2f 	bl	8012316 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80114b8:	2300      	movs	r3, #0
 80114ba:	2200      	movs	r2, #0
 80114bc:	2100      	movs	r1, #0
 80114be:	68f8      	ldr	r0, [r7, #12]
 80114c0:	f004 fb14 	bl	8015aec <USBD_LL_PrepareReceive>
 80114c4:	e03a      	b.n	801153c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80114c6:	693b      	ldr	r3, [r7, #16]
 80114c8:	68da      	ldr	r2, [r3, #12]
 80114ca:	693b      	ldr	r3, [r7, #16]
 80114cc:	689b      	ldr	r3, [r3, #8]
 80114ce:	429a      	cmp	r2, r3
 80114d0:	d11c      	bne.n	801150c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80114d2:	693b      	ldr	r3, [r7, #16]
 80114d4:	685a      	ldr	r2, [r3, #4]
 80114d6:	693b      	ldr	r3, [r7, #16]
 80114d8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80114da:	429a      	cmp	r2, r3
 80114dc:	d316      	bcc.n	801150c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80114de:	693b      	ldr	r3, [r7, #16]
 80114e0:	685a      	ldr	r2, [r3, #4]
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80114e8:	429a      	cmp	r2, r3
 80114ea:	d20f      	bcs.n	801150c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80114ec:	2200      	movs	r2, #0
 80114ee:	2100      	movs	r1, #0
 80114f0:	68f8      	ldr	r0, [r7, #12]
 80114f2:	f000 ff10 	bl	8012316 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	2200      	movs	r2, #0
 80114fa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80114fe:	2300      	movs	r3, #0
 8011500:	2200      	movs	r2, #0
 8011502:	2100      	movs	r1, #0
 8011504:	68f8      	ldr	r0, [r7, #12]
 8011506:	f004 faf1 	bl	8015aec <USBD_LL_PrepareReceive>
 801150a:	e017      	b.n	801153c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011512:	68db      	ldr	r3, [r3, #12]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d00a      	beq.n	801152e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801151e:	2b03      	cmp	r3, #3
 8011520:	d105      	bne.n	801152e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011528:	68db      	ldr	r3, [r3, #12]
 801152a:	68f8      	ldr	r0, [r7, #12]
 801152c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801152e:	2180      	movs	r1, #128	; 0x80
 8011530:	68f8      	ldr	r0, [r7, #12]
 8011532:	f004 fa31 	bl	8015998 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011536:	68f8      	ldr	r0, [r7, #12]
 8011538:	f000 ff3f 	bl	80123ba <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8011542:	2b01      	cmp	r3, #1
 8011544:	d123      	bne.n	801158e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8011546:	68f8      	ldr	r0, [r7, #12]
 8011548:	f7ff fe99 	bl	801127e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	2200      	movs	r2, #0
 8011550:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8011554:	e01b      	b.n	801158e <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801155c:	695b      	ldr	r3, [r3, #20]
 801155e:	2b00      	cmp	r3, #0
 8011560:	d013      	beq.n	801158a <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8011568:	2b03      	cmp	r3, #3
 801156a:	d10e      	bne.n	801158a <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011572:	695b      	ldr	r3, [r3, #20]
 8011574:	7afa      	ldrb	r2, [r7, #11]
 8011576:	4611      	mov	r1, r2
 8011578:	68f8      	ldr	r0, [r7, #12]
 801157a:	4798      	blx	r3
 801157c:	4603      	mov	r3, r0
 801157e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8011580:	7dfb      	ldrb	r3, [r7, #23]
 8011582:	2b00      	cmp	r3, #0
 8011584:	d003      	beq.n	801158e <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8011586:	7dfb      	ldrb	r3, [r7, #23]
 8011588:	e002      	b.n	8011590 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 801158a:	2303      	movs	r3, #3
 801158c:	e000      	b.n	8011590 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 801158e:	2300      	movs	r3, #0
}
 8011590:	4618      	mov	r0, r3
 8011592:	3718      	adds	r7, #24
 8011594:	46bd      	mov	sp, r7
 8011596:	bd80      	pop	{r7, pc}

08011598 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011598:	b580      	push	{r7, lr}
 801159a:	b082      	sub	sp, #8
 801159c:	af00      	add	r7, sp, #0
 801159e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	2201      	movs	r2, #1
 80115a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	2200      	movs	r2, #0
 80115ac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	2200      	movs	r2, #0
 80115b4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	2200      	movs	r2, #0
 80115ba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d009      	beq.n	80115dc <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80115ce:	685b      	ldr	r3, [r3, #4]
 80115d0:	687a      	ldr	r2, [r7, #4]
 80115d2:	6852      	ldr	r2, [r2, #4]
 80115d4:	b2d2      	uxtb	r2, r2
 80115d6:	4611      	mov	r1, r2
 80115d8:	6878      	ldr	r0, [r7, #4]
 80115da:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80115dc:	2340      	movs	r3, #64	; 0x40
 80115de:	2200      	movs	r2, #0
 80115e0:	2100      	movs	r1, #0
 80115e2:	6878      	ldr	r0, [r7, #4]
 80115e4:	f004 f993 	bl	801590e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	2201      	movs	r2, #1
 80115ec:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	2240      	movs	r2, #64	; 0x40
 80115f4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80115f8:	2340      	movs	r3, #64	; 0x40
 80115fa:	2200      	movs	r2, #0
 80115fc:	2180      	movs	r1, #128	; 0x80
 80115fe:	6878      	ldr	r0, [r7, #4]
 8011600:	f004 f985 	bl	801590e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	2201      	movs	r2, #1
 8011608:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	2240      	movs	r2, #64	; 0x40
 801160e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011610:	2300      	movs	r3, #0
}
 8011612:	4618      	mov	r0, r3
 8011614:	3708      	adds	r7, #8
 8011616:	46bd      	mov	sp, r7
 8011618:	bd80      	pop	{r7, pc}

0801161a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801161a:	b480      	push	{r7}
 801161c:	b083      	sub	sp, #12
 801161e:	af00      	add	r7, sp, #0
 8011620:	6078      	str	r0, [r7, #4]
 8011622:	460b      	mov	r3, r1
 8011624:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	78fa      	ldrb	r2, [r7, #3]
 801162a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801162c:	2300      	movs	r3, #0
}
 801162e:	4618      	mov	r0, r3
 8011630:	370c      	adds	r7, #12
 8011632:	46bd      	mov	sp, r7
 8011634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011638:	4770      	bx	lr

0801163a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801163a:	b480      	push	{r7}
 801163c:	b083      	sub	sp, #12
 801163e:	af00      	add	r7, sp, #0
 8011640:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2204      	movs	r2, #4
 8011652:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011656:	2300      	movs	r3, #0
}
 8011658:	4618      	mov	r0, r3
 801165a:	370c      	adds	r7, #12
 801165c:	46bd      	mov	sp, r7
 801165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011662:	4770      	bx	lr

08011664 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011664:	b480      	push	{r7}
 8011666:	b083      	sub	sp, #12
 8011668:	af00      	add	r7, sp, #0
 801166a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011672:	2b04      	cmp	r3, #4
 8011674:	d105      	bne.n	8011682 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8011682:	2300      	movs	r3, #0
}
 8011684:	4618      	mov	r0, r3
 8011686:	370c      	adds	r7, #12
 8011688:	46bd      	mov	sp, r7
 801168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168e:	4770      	bx	lr

08011690 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b082      	sub	sp, #8
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801169e:	2b03      	cmp	r3, #3
 80116a0:	d10b      	bne.n	80116ba <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116a8:	69db      	ldr	r3, [r3, #28]
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d005      	beq.n	80116ba <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116b4:	69db      	ldr	r3, [r3, #28]
 80116b6:	6878      	ldr	r0, [r7, #4]
 80116b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80116ba:	2300      	movs	r3, #0
}
 80116bc:	4618      	mov	r0, r3
 80116be:	3708      	adds	r7, #8
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd80      	pop	{r7, pc}

080116c4 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80116c4:	b480      	push	{r7}
 80116c6:	b083      	sub	sp, #12
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	6078      	str	r0, [r7, #4]
 80116cc:	460b      	mov	r3, r1
 80116ce:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80116d0:	2300      	movs	r3, #0
}
 80116d2:	4618      	mov	r0, r3
 80116d4:	370c      	adds	r7, #12
 80116d6:	46bd      	mov	sp, r7
 80116d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116dc:	4770      	bx	lr

080116de <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80116de:	b480      	push	{r7}
 80116e0:	b083      	sub	sp, #12
 80116e2:	af00      	add	r7, sp, #0
 80116e4:	6078      	str	r0, [r7, #4]
 80116e6:	460b      	mov	r3, r1
 80116e8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80116ea:	2300      	movs	r3, #0
}
 80116ec:	4618      	mov	r0, r3
 80116ee:	370c      	adds	r7, #12
 80116f0:	46bd      	mov	sp, r7
 80116f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116f6:	4770      	bx	lr

080116f8 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80116f8:	b480      	push	{r7}
 80116fa:	b083      	sub	sp, #12
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011700:	2300      	movs	r3, #0
}
 8011702:	4618      	mov	r0, r3
 8011704:	370c      	adds	r7, #12
 8011706:	46bd      	mov	sp, r7
 8011708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801170c:	4770      	bx	lr

0801170e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801170e:	b580      	push	{r7, lr}
 8011710:	b082      	sub	sp, #8
 8011712:	af00      	add	r7, sp, #0
 8011714:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	2201      	movs	r2, #1
 801171a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011724:	2b00      	cmp	r3, #0
 8011726:	d009      	beq.n	801173c <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801172e:	685b      	ldr	r3, [r3, #4]
 8011730:	687a      	ldr	r2, [r7, #4]
 8011732:	6852      	ldr	r2, [r2, #4]
 8011734:	b2d2      	uxtb	r2, r2
 8011736:	4611      	mov	r1, r2
 8011738:	6878      	ldr	r0, [r7, #4]
 801173a:	4798      	blx	r3
  }

  return USBD_OK;
 801173c:	2300      	movs	r3, #0
}
 801173e:	4618      	mov	r0, r3
 8011740:	3708      	adds	r7, #8
 8011742:	46bd      	mov	sp, r7
 8011744:	bd80      	pop	{r7, pc}

08011746 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011746:	b480      	push	{r7}
 8011748:	b087      	sub	sp, #28
 801174a:	af00      	add	r7, sp, #0
 801174c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011752:	697b      	ldr	r3, [r7, #20]
 8011754:	781b      	ldrb	r3, [r3, #0]
 8011756:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011758:	697b      	ldr	r3, [r7, #20]
 801175a:	3301      	adds	r3, #1
 801175c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801175e:	697b      	ldr	r3, [r7, #20]
 8011760:	781b      	ldrb	r3, [r3, #0]
 8011762:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011764:	8a3b      	ldrh	r3, [r7, #16]
 8011766:	021b      	lsls	r3, r3, #8
 8011768:	b21a      	sxth	r2, r3
 801176a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801176e:	4313      	orrs	r3, r2
 8011770:	b21b      	sxth	r3, r3
 8011772:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011774:	89fb      	ldrh	r3, [r7, #14]
}
 8011776:	4618      	mov	r0, r3
 8011778:	371c      	adds	r7, #28
 801177a:	46bd      	mov	sp, r7
 801177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011780:	4770      	bx	lr
	...

08011784 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011784:	b580      	push	{r7, lr}
 8011786:	b084      	sub	sp, #16
 8011788:	af00      	add	r7, sp, #0
 801178a:	6078      	str	r0, [r7, #4]
 801178c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801178e:	2300      	movs	r3, #0
 8011790:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011792:	683b      	ldr	r3, [r7, #0]
 8011794:	781b      	ldrb	r3, [r3, #0]
 8011796:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801179a:	2b40      	cmp	r3, #64	; 0x40
 801179c:	d005      	beq.n	80117aa <USBD_StdDevReq+0x26>
 801179e:	2b40      	cmp	r3, #64	; 0x40
 80117a0:	d853      	bhi.n	801184a <USBD_StdDevReq+0xc6>
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d00b      	beq.n	80117be <USBD_StdDevReq+0x3a>
 80117a6:	2b20      	cmp	r3, #32
 80117a8:	d14f      	bne.n	801184a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117b0:	689b      	ldr	r3, [r3, #8]
 80117b2:	6839      	ldr	r1, [r7, #0]
 80117b4:	6878      	ldr	r0, [r7, #4]
 80117b6:	4798      	blx	r3
 80117b8:	4603      	mov	r3, r0
 80117ba:	73fb      	strb	r3, [r7, #15]
    break;
 80117bc:	e04a      	b.n	8011854 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80117be:	683b      	ldr	r3, [r7, #0]
 80117c0:	785b      	ldrb	r3, [r3, #1]
 80117c2:	2b09      	cmp	r3, #9
 80117c4:	d83b      	bhi.n	801183e <USBD_StdDevReq+0xba>
 80117c6:	a201      	add	r2, pc, #4	; (adr r2, 80117cc <USBD_StdDevReq+0x48>)
 80117c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117cc:	08011821 	.word	0x08011821
 80117d0:	08011835 	.word	0x08011835
 80117d4:	0801183f 	.word	0x0801183f
 80117d8:	0801182b 	.word	0x0801182b
 80117dc:	0801183f 	.word	0x0801183f
 80117e0:	080117ff 	.word	0x080117ff
 80117e4:	080117f5 	.word	0x080117f5
 80117e8:	0801183f 	.word	0x0801183f
 80117ec:	08011817 	.word	0x08011817
 80117f0:	08011809 	.word	0x08011809
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 80117f4:	6839      	ldr	r1, [r7, #0]
 80117f6:	6878      	ldr	r0, [r7, #4]
 80117f8:	f000 f9d8 	bl	8011bac <USBD_GetDescriptor>
      break;
 80117fc:	e024      	b.n	8011848 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 80117fe:	6839      	ldr	r1, [r7, #0]
 8011800:	6878      	ldr	r0, [r7, #4]
 8011802:	f000 fb3d 	bl	8011e80 <USBD_SetAddress>
      break;
 8011806:	e01f      	b.n	8011848 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8011808:	6839      	ldr	r1, [r7, #0]
 801180a:	6878      	ldr	r0, [r7, #4]
 801180c:	f000 fb7c 	bl	8011f08 <USBD_SetConfig>
 8011810:	4603      	mov	r3, r0
 8011812:	73fb      	strb	r3, [r7, #15]
      break;
 8011814:	e018      	b.n	8011848 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8011816:	6839      	ldr	r1, [r7, #0]
 8011818:	6878      	ldr	r0, [r7, #4]
 801181a:	f000 fc19 	bl	8012050 <USBD_GetConfig>
      break;
 801181e:	e013      	b.n	8011848 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8011820:	6839      	ldr	r1, [r7, #0]
 8011822:	6878      	ldr	r0, [r7, #4]
 8011824:	f000 fc49 	bl	80120ba <USBD_GetStatus>
      break;
 8011828:	e00e      	b.n	8011848 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 801182a:	6839      	ldr	r1, [r7, #0]
 801182c:	6878      	ldr	r0, [r7, #4]
 801182e:	f000 fc77 	bl	8012120 <USBD_SetFeature>
      break;
 8011832:	e009      	b.n	8011848 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8011834:	6839      	ldr	r1, [r7, #0]
 8011836:	6878      	ldr	r0, [r7, #4]
 8011838:	f000 fc86 	bl	8012148 <USBD_ClrFeature>
      break;
 801183c:	e004      	b.n	8011848 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 801183e:	6839      	ldr	r1, [r7, #0]
 8011840:	6878      	ldr	r0, [r7, #4]
 8011842:	f000 fcdc 	bl	80121fe <USBD_CtlError>
      break;
 8011846:	bf00      	nop
    }
    break;
 8011848:	e004      	b.n	8011854 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 801184a:	6839      	ldr	r1, [r7, #0]
 801184c:	6878      	ldr	r0, [r7, #4]
 801184e:	f000 fcd6 	bl	80121fe <USBD_CtlError>
    break;
 8011852:	bf00      	nop
  }

  return ret;
 8011854:	7bfb      	ldrb	r3, [r7, #15]
}
 8011856:	4618      	mov	r0, r3
 8011858:	3710      	adds	r7, #16
 801185a:	46bd      	mov	sp, r7
 801185c:	bd80      	pop	{r7, pc}
 801185e:	bf00      	nop

08011860 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011860:	b580      	push	{r7, lr}
 8011862:	b084      	sub	sp, #16
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
 8011868:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801186a:	2300      	movs	r3, #0
 801186c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	781b      	ldrb	r3, [r3, #0]
 8011872:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011876:	2b40      	cmp	r3, #64	; 0x40
 8011878:	d005      	beq.n	8011886 <USBD_StdItfReq+0x26>
 801187a:	2b40      	cmp	r3, #64	; 0x40
 801187c:	d82e      	bhi.n	80118dc <USBD_StdItfReq+0x7c>
 801187e:	2b00      	cmp	r3, #0
 8011880:	d001      	beq.n	8011886 <USBD_StdItfReq+0x26>
 8011882:	2b20      	cmp	r3, #32
 8011884:	d12a      	bne.n	80118dc <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801188c:	3b01      	subs	r3, #1
 801188e:	2b02      	cmp	r3, #2
 8011890:	d81d      	bhi.n	80118ce <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011892:	683b      	ldr	r3, [r7, #0]
 8011894:	889b      	ldrh	r3, [r3, #4]
 8011896:	b2db      	uxtb	r3, r3
 8011898:	2b01      	cmp	r3, #1
 801189a:	d813      	bhi.n	80118c4 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118a2:	689b      	ldr	r3, [r3, #8]
 80118a4:	6839      	ldr	r1, [r7, #0]
 80118a6:	6878      	ldr	r0, [r7, #4]
 80118a8:	4798      	blx	r3
 80118aa:	4603      	mov	r3, r0
 80118ac:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80118ae:	683b      	ldr	r3, [r7, #0]
 80118b0:	88db      	ldrh	r3, [r3, #6]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d110      	bne.n	80118d8 <USBD_StdItfReq+0x78>
 80118b6:	7bfb      	ldrb	r3, [r7, #15]
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d10d      	bne.n	80118d8 <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 80118bc:	6878      	ldr	r0, [r7, #4]
 80118be:	f000 fd69 	bl	8012394 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80118c2:	e009      	b.n	80118d8 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 80118c4:	6839      	ldr	r1, [r7, #0]
 80118c6:	6878      	ldr	r0, [r7, #4]
 80118c8:	f000 fc99 	bl	80121fe <USBD_CtlError>
      break;
 80118cc:	e004      	b.n	80118d8 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 80118ce:	6839      	ldr	r1, [r7, #0]
 80118d0:	6878      	ldr	r0, [r7, #4]
 80118d2:	f000 fc94 	bl	80121fe <USBD_CtlError>
      break;
 80118d6:	e000      	b.n	80118da <USBD_StdItfReq+0x7a>
      break;
 80118d8:	bf00      	nop
    }
    break;
 80118da:	e004      	b.n	80118e6 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 80118dc:	6839      	ldr	r1, [r7, #0]
 80118de:	6878      	ldr	r0, [r7, #4]
 80118e0:	f000 fc8d 	bl	80121fe <USBD_CtlError>
    break;
 80118e4:	bf00      	nop
  }

  return ret;
 80118e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80118e8:	4618      	mov	r0, r3
 80118ea:	3710      	adds	r7, #16
 80118ec:	46bd      	mov	sp, r7
 80118ee:	bd80      	pop	{r7, pc}

080118f0 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80118f0:	b580      	push	{r7, lr}
 80118f2:	b084      	sub	sp, #16
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	6078      	str	r0, [r7, #4]
 80118f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80118fa:	2300      	movs	r3, #0
 80118fc:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80118fe:	683b      	ldr	r3, [r7, #0]
 8011900:	889b      	ldrh	r3, [r3, #4]
 8011902:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011904:	683b      	ldr	r3, [r7, #0]
 8011906:	781b      	ldrb	r3, [r3, #0]
 8011908:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801190c:	2b40      	cmp	r3, #64	; 0x40
 801190e:	d007      	beq.n	8011920 <USBD_StdEPReq+0x30>
 8011910:	2b40      	cmp	r3, #64	; 0x40
 8011912:	f200 8140 	bhi.w	8011b96 <USBD_StdEPReq+0x2a6>
 8011916:	2b00      	cmp	r3, #0
 8011918:	d00c      	beq.n	8011934 <USBD_StdEPReq+0x44>
 801191a:	2b20      	cmp	r3, #32
 801191c:	f040 813b 	bne.w	8011b96 <USBD_StdEPReq+0x2a6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011926:	689b      	ldr	r3, [r3, #8]
 8011928:	6839      	ldr	r1, [r7, #0]
 801192a:	6878      	ldr	r0, [r7, #4]
 801192c:	4798      	blx	r3
 801192e:	4603      	mov	r3, r0
 8011930:	73fb      	strb	r3, [r7, #15]
    break;
 8011932:	e135      	b.n	8011ba0 <USBD_StdEPReq+0x2b0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8011934:	683b      	ldr	r3, [r7, #0]
 8011936:	785b      	ldrb	r3, [r3, #1]
 8011938:	2b03      	cmp	r3, #3
 801193a:	d007      	beq.n	801194c <USBD_StdEPReq+0x5c>
 801193c:	2b03      	cmp	r3, #3
 801193e:	f300 8124 	bgt.w	8011b8a <USBD_StdEPReq+0x29a>
 8011942:	2b00      	cmp	r3, #0
 8011944:	d07b      	beq.n	8011a3e <USBD_StdEPReq+0x14e>
 8011946:	2b01      	cmp	r3, #1
 8011948:	d03b      	beq.n	80119c2 <USBD_StdEPReq+0xd2>
 801194a:	e11e      	b.n	8011b8a <USBD_StdEPReq+0x29a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011952:	2b02      	cmp	r3, #2
 8011954:	d002      	beq.n	801195c <USBD_StdEPReq+0x6c>
 8011956:	2b03      	cmp	r3, #3
 8011958:	d016      	beq.n	8011988 <USBD_StdEPReq+0x98>
 801195a:	e02c      	b.n	80119b6 <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801195c:	7bbb      	ldrb	r3, [r7, #14]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d00d      	beq.n	801197e <USBD_StdEPReq+0x8e>
 8011962:	7bbb      	ldrb	r3, [r7, #14]
 8011964:	2b80      	cmp	r3, #128	; 0x80
 8011966:	d00a      	beq.n	801197e <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8011968:	7bbb      	ldrb	r3, [r7, #14]
 801196a:	4619      	mov	r1, r3
 801196c:	6878      	ldr	r0, [r7, #4]
 801196e:	f004 f813 	bl	8015998 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011972:	2180      	movs	r1, #128	; 0x80
 8011974:	6878      	ldr	r0, [r7, #4]
 8011976:	f004 f80f 	bl	8015998 <USBD_LL_StallEP>
 801197a:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 801197c:	e020      	b.n	80119c0 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 801197e:	6839      	ldr	r1, [r7, #0]
 8011980:	6878      	ldr	r0, [r7, #4]
 8011982:	f000 fc3c 	bl	80121fe <USBD_CtlError>
        break;
 8011986:	e01b      	b.n	80119c0 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	885b      	ldrh	r3, [r3, #2]
 801198c:	2b00      	cmp	r3, #0
 801198e:	d10e      	bne.n	80119ae <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011990:	7bbb      	ldrb	r3, [r7, #14]
 8011992:	2b00      	cmp	r3, #0
 8011994:	d00b      	beq.n	80119ae <USBD_StdEPReq+0xbe>
 8011996:	7bbb      	ldrb	r3, [r7, #14]
 8011998:	2b80      	cmp	r3, #128	; 0x80
 801199a:	d008      	beq.n	80119ae <USBD_StdEPReq+0xbe>
 801199c:	683b      	ldr	r3, [r7, #0]
 801199e:	88db      	ldrh	r3, [r3, #6]
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d104      	bne.n	80119ae <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 80119a4:	7bbb      	ldrb	r3, [r7, #14]
 80119a6:	4619      	mov	r1, r3
 80119a8:	6878      	ldr	r0, [r7, #4]
 80119aa:	f003 fff5 	bl	8015998 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 80119ae:	6878      	ldr	r0, [r7, #4]
 80119b0:	f000 fcf0 	bl	8012394 <USBD_CtlSendStatus>

        break;
 80119b4:	e004      	b.n	80119c0 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 80119b6:	6839      	ldr	r1, [r7, #0]
 80119b8:	6878      	ldr	r0, [r7, #4]
 80119ba:	f000 fc20 	bl	80121fe <USBD_CtlError>
        break;
 80119be:	bf00      	nop
      }
      break;
 80119c0:	e0e8      	b.n	8011b94 <USBD_StdEPReq+0x2a4>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119c8:	2b02      	cmp	r3, #2
 80119ca:	d002      	beq.n	80119d2 <USBD_StdEPReq+0xe2>
 80119cc:	2b03      	cmp	r3, #3
 80119ce:	d016      	beq.n	80119fe <USBD_StdEPReq+0x10e>
 80119d0:	e02e      	b.n	8011a30 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80119d2:	7bbb      	ldrb	r3, [r7, #14]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d00d      	beq.n	80119f4 <USBD_StdEPReq+0x104>
 80119d8:	7bbb      	ldrb	r3, [r7, #14]
 80119da:	2b80      	cmp	r3, #128	; 0x80
 80119dc:	d00a      	beq.n	80119f4 <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80119de:	7bbb      	ldrb	r3, [r7, #14]
 80119e0:	4619      	mov	r1, r3
 80119e2:	6878      	ldr	r0, [r7, #4]
 80119e4:	f003 ffd8 	bl	8015998 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80119e8:	2180      	movs	r1, #128	; 0x80
 80119ea:	6878      	ldr	r0, [r7, #4]
 80119ec:	f003 ffd4 	bl	8015998 <USBD_LL_StallEP>
 80119f0:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80119f2:	e023      	b.n	8011a3c <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 80119f4:	6839      	ldr	r1, [r7, #0]
 80119f6:	6878      	ldr	r0, [r7, #4]
 80119f8:	f000 fc01 	bl	80121fe <USBD_CtlError>
        break;
 80119fc:	e01e      	b.n	8011a3c <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80119fe:	683b      	ldr	r3, [r7, #0]
 8011a00:	885b      	ldrh	r3, [r3, #2]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d119      	bne.n	8011a3a <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8011a06:	7bbb      	ldrb	r3, [r7, #14]
 8011a08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d004      	beq.n	8011a1a <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011a10:	7bbb      	ldrb	r3, [r7, #14]
 8011a12:	4619      	mov	r1, r3
 8011a14:	6878      	ldr	r0, [r7, #4]
 8011a16:	f003 ffde 	bl	80159d6 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8011a1a:	6878      	ldr	r0, [r7, #4]
 8011a1c:	f000 fcba 	bl	8012394 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a26:	689b      	ldr	r3, [r3, #8]
 8011a28:	6839      	ldr	r1, [r7, #0]
 8011a2a:	6878      	ldr	r0, [r7, #4]
 8011a2c:	4798      	blx	r3
        }
        break;
 8011a2e:	e004      	b.n	8011a3a <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 8011a30:	6839      	ldr	r1, [r7, #0]
 8011a32:	6878      	ldr	r0, [r7, #4]
 8011a34:	f000 fbe3 	bl	80121fe <USBD_CtlError>
        break;
 8011a38:	e000      	b.n	8011a3c <USBD_StdEPReq+0x14c>
        break;
 8011a3a:	bf00      	nop
      }
      break;
 8011a3c:	e0aa      	b.n	8011b94 <USBD_StdEPReq+0x2a4>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011a44:	2b02      	cmp	r3, #2
 8011a46:	d002      	beq.n	8011a4e <USBD_StdEPReq+0x15e>
 8011a48:	2b03      	cmp	r3, #3
 8011a4a:	d032      	beq.n	8011ab2 <USBD_StdEPReq+0x1c2>
 8011a4c:	e097      	b.n	8011b7e <USBD_StdEPReq+0x28e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011a4e:	7bbb      	ldrb	r3, [r7, #14]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d007      	beq.n	8011a64 <USBD_StdEPReq+0x174>
 8011a54:	7bbb      	ldrb	r3, [r7, #14]
 8011a56:	2b80      	cmp	r3, #128	; 0x80
 8011a58:	d004      	beq.n	8011a64 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 8011a5a:	6839      	ldr	r1, [r7, #0]
 8011a5c:	6878      	ldr	r0, [r7, #4]
 8011a5e:	f000 fbce 	bl	80121fe <USBD_CtlError>
          break;
 8011a62:	e091      	b.n	8011b88 <USBD_StdEPReq+0x298>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011a64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	da0b      	bge.n	8011a84 <USBD_StdEPReq+0x194>
 8011a6c:	7bbb      	ldrb	r3, [r7, #14]
 8011a6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011a72:	4613      	mov	r3, r2
 8011a74:	009b      	lsls	r3, r3, #2
 8011a76:	4413      	add	r3, r2
 8011a78:	009b      	lsls	r3, r3, #2
 8011a7a:	3310      	adds	r3, #16
 8011a7c:	687a      	ldr	r2, [r7, #4]
 8011a7e:	4413      	add	r3, r2
 8011a80:	3304      	adds	r3, #4
 8011a82:	e00b      	b.n	8011a9c <USBD_StdEPReq+0x1ac>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011a84:	7bbb      	ldrb	r3, [r7, #14]
 8011a86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011a8a:	4613      	mov	r3, r2
 8011a8c:	009b      	lsls	r3, r3, #2
 8011a8e:	4413      	add	r3, r2
 8011a90:	009b      	lsls	r3, r3, #2
 8011a92:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011a96:	687a      	ldr	r2, [r7, #4]
 8011a98:	4413      	add	r3, r2
 8011a9a:	3304      	adds	r3, #4
 8011a9c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8011a9e:	68bb      	ldr	r3, [r7, #8]
 8011aa0:	2200      	movs	r2, #0
 8011aa2:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011aa4:	68bb      	ldr	r3, [r7, #8]
 8011aa6:	2202      	movs	r2, #2
 8011aa8:	4619      	mov	r1, r3
 8011aaa:	6878      	ldr	r0, [r7, #4]
 8011aac:	f000 fc18 	bl	80122e0 <USBD_CtlSendData>
        break;
 8011ab0:	e06a      	b.n	8011b88 <USBD_StdEPReq+0x298>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8011ab2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	da11      	bge.n	8011ade <USBD_StdEPReq+0x1ee>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011aba:	7bbb      	ldrb	r3, [r7, #14]
 8011abc:	f003 020f 	and.w	r2, r3, #15
 8011ac0:	6879      	ldr	r1, [r7, #4]
 8011ac2:	4613      	mov	r3, r2
 8011ac4:	009b      	lsls	r3, r3, #2
 8011ac6:	4413      	add	r3, r2
 8011ac8:	009b      	lsls	r3, r3, #2
 8011aca:	440b      	add	r3, r1
 8011acc:	3324      	adds	r3, #36	; 0x24
 8011ace:	881b      	ldrh	r3, [r3, #0]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d117      	bne.n	8011b04 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8011ad4:	6839      	ldr	r1, [r7, #0]
 8011ad6:	6878      	ldr	r0, [r7, #4]
 8011ad8:	f000 fb91 	bl	80121fe <USBD_CtlError>
            break;
 8011adc:	e054      	b.n	8011b88 <USBD_StdEPReq+0x298>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011ade:	7bbb      	ldrb	r3, [r7, #14]
 8011ae0:	f003 020f 	and.w	r2, r3, #15
 8011ae4:	6879      	ldr	r1, [r7, #4]
 8011ae6:	4613      	mov	r3, r2
 8011ae8:	009b      	lsls	r3, r3, #2
 8011aea:	4413      	add	r3, r2
 8011aec:	009b      	lsls	r3, r3, #2
 8011aee:	440b      	add	r3, r1
 8011af0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011af4:	881b      	ldrh	r3, [r3, #0]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d104      	bne.n	8011b04 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 8011afa:	6839      	ldr	r1, [r7, #0]
 8011afc:	6878      	ldr	r0, [r7, #4]
 8011afe:	f000 fb7e 	bl	80121fe <USBD_CtlError>
            break;
 8011b02:	e041      	b.n	8011b88 <USBD_StdEPReq+0x298>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011b04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	da0b      	bge.n	8011b24 <USBD_StdEPReq+0x234>
 8011b0c:	7bbb      	ldrb	r3, [r7, #14]
 8011b0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011b12:	4613      	mov	r3, r2
 8011b14:	009b      	lsls	r3, r3, #2
 8011b16:	4413      	add	r3, r2
 8011b18:	009b      	lsls	r3, r3, #2
 8011b1a:	3310      	adds	r3, #16
 8011b1c:	687a      	ldr	r2, [r7, #4]
 8011b1e:	4413      	add	r3, r2
 8011b20:	3304      	adds	r3, #4
 8011b22:	e00b      	b.n	8011b3c <USBD_StdEPReq+0x24c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8011b24:	7bbb      	ldrb	r3, [r7, #14]
 8011b26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011b2a:	4613      	mov	r3, r2
 8011b2c:	009b      	lsls	r3, r3, #2
 8011b2e:	4413      	add	r3, r2
 8011b30:	009b      	lsls	r3, r3, #2
 8011b32:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011b36:	687a      	ldr	r2, [r7, #4]
 8011b38:	4413      	add	r3, r2
 8011b3a:	3304      	adds	r3, #4
 8011b3c:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011b3e:	7bbb      	ldrb	r3, [r7, #14]
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d002      	beq.n	8011b4a <USBD_StdEPReq+0x25a>
 8011b44:	7bbb      	ldrb	r3, [r7, #14]
 8011b46:	2b80      	cmp	r3, #128	; 0x80
 8011b48:	d103      	bne.n	8011b52 <USBD_StdEPReq+0x262>
          {
            pep->status = 0x0000U;
 8011b4a:	68bb      	ldr	r3, [r7, #8]
 8011b4c:	2200      	movs	r2, #0
 8011b4e:	601a      	str	r2, [r3, #0]
 8011b50:	e00e      	b.n	8011b70 <USBD_StdEPReq+0x280>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011b52:	7bbb      	ldrb	r3, [r7, #14]
 8011b54:	4619      	mov	r1, r3
 8011b56:	6878      	ldr	r0, [r7, #4]
 8011b58:	f003 ff5c 	bl	8015a14 <USBD_LL_IsStallEP>
 8011b5c:	4603      	mov	r3, r0
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d003      	beq.n	8011b6a <USBD_StdEPReq+0x27a>
          {
            pep->status = 0x0001U;
 8011b62:	68bb      	ldr	r3, [r7, #8]
 8011b64:	2201      	movs	r2, #1
 8011b66:	601a      	str	r2, [r3, #0]
 8011b68:	e002      	b.n	8011b70 <USBD_StdEPReq+0x280>
          }
          else
          {
            pep->status = 0x0000U;
 8011b6a:	68bb      	ldr	r3, [r7, #8]
 8011b6c:	2200      	movs	r2, #0
 8011b6e:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011b70:	68bb      	ldr	r3, [r7, #8]
 8011b72:	2202      	movs	r2, #2
 8011b74:	4619      	mov	r1, r3
 8011b76:	6878      	ldr	r0, [r7, #4]
 8011b78:	f000 fbb2 	bl	80122e0 <USBD_CtlSendData>
          break;
 8011b7c:	e004      	b.n	8011b88 <USBD_StdEPReq+0x298>

      default:
        USBD_CtlError(pdev, req);
 8011b7e:	6839      	ldr	r1, [r7, #0]
 8011b80:	6878      	ldr	r0, [r7, #4]
 8011b82:	f000 fb3c 	bl	80121fe <USBD_CtlError>
        break;
 8011b86:	bf00      	nop
      }
      break;
 8011b88:	e004      	b.n	8011b94 <USBD_StdEPReq+0x2a4>

    default:
      USBD_CtlError(pdev, req);
 8011b8a:	6839      	ldr	r1, [r7, #0]
 8011b8c:	6878      	ldr	r0, [r7, #4]
 8011b8e:	f000 fb36 	bl	80121fe <USBD_CtlError>
      break;
 8011b92:	bf00      	nop
    }
    break;
 8011b94:	e004      	b.n	8011ba0 <USBD_StdEPReq+0x2b0>

  default:
    USBD_CtlError(pdev, req);
 8011b96:	6839      	ldr	r1, [r7, #0]
 8011b98:	6878      	ldr	r0, [r7, #4]
 8011b9a:	f000 fb30 	bl	80121fe <USBD_CtlError>
    break;
 8011b9e:	bf00      	nop
  }

  return ret;
 8011ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	3710      	adds	r7, #16
 8011ba6:	46bd      	mov	sp, r7
 8011ba8:	bd80      	pop	{r7, pc}
	...

08011bac <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b084      	sub	sp, #16
 8011bb0:	af00      	add	r7, sp, #0
 8011bb2:	6078      	str	r0, [r7, #4]
 8011bb4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8011bba:	2300      	movs	r3, #0
 8011bbc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011bbe:	2300      	movs	r3, #0
 8011bc0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011bc2:	683b      	ldr	r3, [r7, #0]
 8011bc4:	885b      	ldrh	r3, [r3, #2]
 8011bc6:	0a1b      	lsrs	r3, r3, #8
 8011bc8:	b29b      	uxth	r3, r3
 8011bca:	3b01      	subs	r3, #1
 8011bcc:	2b06      	cmp	r3, #6
 8011bce:	f200 8128 	bhi.w	8011e22 <USBD_GetDescriptor+0x276>
 8011bd2:	a201      	add	r2, pc, #4	; (adr r2, 8011bd8 <USBD_GetDescriptor+0x2c>)
 8011bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bd8:	08011bf5 	.word	0x08011bf5
 8011bdc:	08011c0d 	.word	0x08011c0d
 8011be0:	08011c4d 	.word	0x08011c4d
 8011be4:	08011e23 	.word	0x08011e23
 8011be8:	08011e23 	.word	0x08011e23
 8011bec:	08011dc3 	.word	0x08011dc3
 8011bf0:	08011def 	.word	0x08011def
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	687a      	ldr	r2, [r7, #4]
 8011bfe:	7c12      	ldrb	r2, [r2, #16]
 8011c00:	f107 0108 	add.w	r1, r7, #8
 8011c04:	4610      	mov	r0, r2
 8011c06:	4798      	blx	r3
 8011c08:	60f8      	str	r0, [r7, #12]
    break;
 8011c0a:	e112      	b.n	8011e32 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	7c1b      	ldrb	r3, [r3, #16]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d10d      	bne.n	8011c30 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c1c:	f107 0208 	add.w	r2, r7, #8
 8011c20:	4610      	mov	r0, r2
 8011c22:	4798      	blx	r3
 8011c24:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	3301      	adds	r3, #1
 8011c2a:	2202      	movs	r2, #2
 8011c2c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8011c2e:	e100      	b.n	8011e32 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c38:	f107 0208 	add.w	r2, r7, #8
 8011c3c:	4610      	mov	r0, r2
 8011c3e:	4798      	blx	r3
 8011c40:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	3301      	adds	r3, #1
 8011c46:	2202      	movs	r2, #2
 8011c48:	701a      	strb	r2, [r3, #0]
    break;
 8011c4a:	e0f2      	b.n	8011e32 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8011c4c:	683b      	ldr	r3, [r7, #0]
 8011c4e:	885b      	ldrh	r3, [r3, #2]
 8011c50:	b2db      	uxtb	r3, r3
 8011c52:	2b05      	cmp	r3, #5
 8011c54:	f200 80ac 	bhi.w	8011db0 <USBD_GetDescriptor+0x204>
 8011c58:	a201      	add	r2, pc, #4	; (adr r2, 8011c60 <USBD_GetDescriptor+0xb4>)
 8011c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c5e:	bf00      	nop
 8011c60:	08011c79 	.word	0x08011c79
 8011c64:	08011cad 	.word	0x08011cad
 8011c68:	08011ce1 	.word	0x08011ce1
 8011c6c:	08011d15 	.word	0x08011d15
 8011c70:	08011d49 	.word	0x08011d49
 8011c74:	08011d7d 	.word	0x08011d7d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011c7e:	685b      	ldr	r3, [r3, #4]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d00b      	beq.n	8011c9c <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011c8a:	685b      	ldr	r3, [r3, #4]
 8011c8c:	687a      	ldr	r2, [r7, #4]
 8011c8e:	7c12      	ldrb	r2, [r2, #16]
 8011c90:	f107 0108 	add.w	r1, r7, #8
 8011c94:	4610      	mov	r0, r2
 8011c96:	4798      	blx	r3
 8011c98:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011c9a:	e091      	b.n	8011dc0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011c9c:	6839      	ldr	r1, [r7, #0]
 8011c9e:	6878      	ldr	r0, [r7, #4]
 8011ca0:	f000 faad 	bl	80121fe <USBD_CtlError>
        err++;
 8011ca4:	7afb      	ldrb	r3, [r7, #11]
 8011ca6:	3301      	adds	r3, #1
 8011ca8:	72fb      	strb	r3, [r7, #11]
      break;
 8011caa:	e089      	b.n	8011dc0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011cb2:	689b      	ldr	r3, [r3, #8]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d00b      	beq.n	8011cd0 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011cbe:	689b      	ldr	r3, [r3, #8]
 8011cc0:	687a      	ldr	r2, [r7, #4]
 8011cc2:	7c12      	ldrb	r2, [r2, #16]
 8011cc4:	f107 0108 	add.w	r1, r7, #8
 8011cc8:	4610      	mov	r0, r2
 8011cca:	4798      	blx	r3
 8011ccc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011cce:	e077      	b.n	8011dc0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011cd0:	6839      	ldr	r1, [r7, #0]
 8011cd2:	6878      	ldr	r0, [r7, #4]
 8011cd4:	f000 fa93 	bl	80121fe <USBD_CtlError>
        err++;
 8011cd8:	7afb      	ldrb	r3, [r7, #11]
 8011cda:	3301      	adds	r3, #1
 8011cdc:	72fb      	strb	r3, [r7, #11]
      break;
 8011cde:	e06f      	b.n	8011dc0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011ce6:	68db      	ldr	r3, [r3, #12]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d00b      	beq.n	8011d04 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011cf2:	68db      	ldr	r3, [r3, #12]
 8011cf4:	687a      	ldr	r2, [r7, #4]
 8011cf6:	7c12      	ldrb	r2, [r2, #16]
 8011cf8:	f107 0108 	add.w	r1, r7, #8
 8011cfc:	4610      	mov	r0, r2
 8011cfe:	4798      	blx	r3
 8011d00:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011d02:	e05d      	b.n	8011dc0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011d04:	6839      	ldr	r1, [r7, #0]
 8011d06:	6878      	ldr	r0, [r7, #4]
 8011d08:	f000 fa79 	bl	80121fe <USBD_CtlError>
        err++;
 8011d0c:	7afb      	ldrb	r3, [r7, #11]
 8011d0e:	3301      	adds	r3, #1
 8011d10:	72fb      	strb	r3, [r7, #11]
      break;
 8011d12:	e055      	b.n	8011dc0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011d1a:	691b      	ldr	r3, [r3, #16]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d00b      	beq.n	8011d38 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011d26:	691b      	ldr	r3, [r3, #16]
 8011d28:	687a      	ldr	r2, [r7, #4]
 8011d2a:	7c12      	ldrb	r2, [r2, #16]
 8011d2c:	f107 0108 	add.w	r1, r7, #8
 8011d30:	4610      	mov	r0, r2
 8011d32:	4798      	blx	r3
 8011d34:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011d36:	e043      	b.n	8011dc0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011d38:	6839      	ldr	r1, [r7, #0]
 8011d3a:	6878      	ldr	r0, [r7, #4]
 8011d3c:	f000 fa5f 	bl	80121fe <USBD_CtlError>
        err++;
 8011d40:	7afb      	ldrb	r3, [r7, #11]
 8011d42:	3301      	adds	r3, #1
 8011d44:	72fb      	strb	r3, [r7, #11]
      break;
 8011d46:	e03b      	b.n	8011dc0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011d4e:	695b      	ldr	r3, [r3, #20]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d00b      	beq.n	8011d6c <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011d5a:	695b      	ldr	r3, [r3, #20]
 8011d5c:	687a      	ldr	r2, [r7, #4]
 8011d5e:	7c12      	ldrb	r2, [r2, #16]
 8011d60:	f107 0108 	add.w	r1, r7, #8
 8011d64:	4610      	mov	r0, r2
 8011d66:	4798      	blx	r3
 8011d68:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011d6a:	e029      	b.n	8011dc0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011d6c:	6839      	ldr	r1, [r7, #0]
 8011d6e:	6878      	ldr	r0, [r7, #4]
 8011d70:	f000 fa45 	bl	80121fe <USBD_CtlError>
        err++;
 8011d74:	7afb      	ldrb	r3, [r7, #11]
 8011d76:	3301      	adds	r3, #1
 8011d78:	72fb      	strb	r3, [r7, #11]
      break;
 8011d7a:	e021      	b.n	8011dc0 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011d82:	699b      	ldr	r3, [r3, #24]
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d00b      	beq.n	8011da0 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011d8e:	699b      	ldr	r3, [r3, #24]
 8011d90:	687a      	ldr	r2, [r7, #4]
 8011d92:	7c12      	ldrb	r2, [r2, #16]
 8011d94:	f107 0108 	add.w	r1, r7, #8
 8011d98:	4610      	mov	r0, r2
 8011d9a:	4798      	blx	r3
 8011d9c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011d9e:	e00f      	b.n	8011dc0 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8011da0:	6839      	ldr	r1, [r7, #0]
 8011da2:	6878      	ldr	r0, [r7, #4]
 8011da4:	f000 fa2b 	bl	80121fe <USBD_CtlError>
        err++;
 8011da8:	7afb      	ldrb	r3, [r7, #11]
 8011daa:	3301      	adds	r3, #1
 8011dac:	72fb      	strb	r3, [r7, #11]
      break;
 8011dae:	e007      	b.n	8011dc0 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8011db0:	6839      	ldr	r1, [r7, #0]
 8011db2:	6878      	ldr	r0, [r7, #4]
 8011db4:	f000 fa23 	bl	80121fe <USBD_CtlError>
      err++;
 8011db8:	7afb      	ldrb	r3, [r7, #11]
 8011dba:	3301      	adds	r3, #1
 8011dbc:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8011dbe:	bf00      	nop
    }
    break;
 8011dc0:	e037      	b.n	8011e32 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	7c1b      	ldrb	r3, [r3, #16]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d109      	bne.n	8011dde <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011dd2:	f107 0208 	add.w	r2, r7, #8
 8011dd6:	4610      	mov	r0, r2
 8011dd8:	4798      	blx	r3
 8011dda:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8011ddc:	e029      	b.n	8011e32 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8011dde:	6839      	ldr	r1, [r7, #0]
 8011de0:	6878      	ldr	r0, [r7, #4]
 8011de2:	f000 fa0c 	bl	80121fe <USBD_CtlError>
      err++;
 8011de6:	7afb      	ldrb	r3, [r7, #11]
 8011de8:	3301      	adds	r3, #1
 8011dea:	72fb      	strb	r3, [r7, #11]
    break;
 8011dec:	e021      	b.n	8011e32 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	7c1b      	ldrb	r3, [r3, #16]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d10d      	bne.n	8011e12 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011dfe:	f107 0208 	add.w	r2, r7, #8
 8011e02:	4610      	mov	r0, r2
 8011e04:	4798      	blx	r3
 8011e06:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	3301      	adds	r3, #1
 8011e0c:	2207      	movs	r2, #7
 8011e0e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8011e10:	e00f      	b.n	8011e32 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8011e12:	6839      	ldr	r1, [r7, #0]
 8011e14:	6878      	ldr	r0, [r7, #4]
 8011e16:	f000 f9f2 	bl	80121fe <USBD_CtlError>
      err++;
 8011e1a:	7afb      	ldrb	r3, [r7, #11]
 8011e1c:	3301      	adds	r3, #1
 8011e1e:	72fb      	strb	r3, [r7, #11]
    break;
 8011e20:	e007      	b.n	8011e32 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8011e22:	6839      	ldr	r1, [r7, #0]
 8011e24:	6878      	ldr	r0, [r7, #4]
 8011e26:	f000 f9ea 	bl	80121fe <USBD_CtlError>
    err++;
 8011e2a:	7afb      	ldrb	r3, [r7, #11]
 8011e2c:	3301      	adds	r3, #1
 8011e2e:	72fb      	strb	r3, [r7, #11]
    break;
 8011e30:	bf00      	nop
  }

  if (err != 0U)
 8011e32:	7afb      	ldrb	r3, [r7, #11]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d11e      	bne.n	8011e76 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	88db      	ldrh	r3, [r3, #6]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d016      	beq.n	8011e6e <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8011e40:	893b      	ldrh	r3, [r7, #8]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d00e      	beq.n	8011e64 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8011e46:	683b      	ldr	r3, [r7, #0]
 8011e48:	88da      	ldrh	r2, [r3, #6]
 8011e4a:	893b      	ldrh	r3, [r7, #8]
 8011e4c:	4293      	cmp	r3, r2
 8011e4e:	bf28      	it	cs
 8011e50:	4613      	movcs	r3, r2
 8011e52:	b29b      	uxth	r3, r3
 8011e54:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8011e56:	893b      	ldrh	r3, [r7, #8]
 8011e58:	461a      	mov	r2, r3
 8011e5a:	68f9      	ldr	r1, [r7, #12]
 8011e5c:	6878      	ldr	r0, [r7, #4]
 8011e5e:	f000 fa3f 	bl	80122e0 <USBD_CtlSendData>
 8011e62:	e009      	b.n	8011e78 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8011e64:	6839      	ldr	r1, [r7, #0]
 8011e66:	6878      	ldr	r0, [r7, #4]
 8011e68:	f000 f9c9 	bl	80121fe <USBD_CtlError>
 8011e6c:	e004      	b.n	8011e78 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8011e6e:	6878      	ldr	r0, [r7, #4]
 8011e70:	f000 fa90 	bl	8012394 <USBD_CtlSendStatus>
 8011e74:	e000      	b.n	8011e78 <USBD_GetDescriptor+0x2cc>
    return;
 8011e76:	bf00      	nop
    }
  }
}
 8011e78:	3710      	adds	r7, #16
 8011e7a:	46bd      	mov	sp, r7
 8011e7c:	bd80      	pop	{r7, pc}
 8011e7e:	bf00      	nop

08011e80 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b084      	sub	sp, #16
 8011e84:	af00      	add	r7, sp, #0
 8011e86:	6078      	str	r0, [r7, #4]
 8011e88:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011e8a:	683b      	ldr	r3, [r7, #0]
 8011e8c:	889b      	ldrh	r3, [r3, #4]
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d130      	bne.n	8011ef4 <USBD_SetAddress+0x74>
 8011e92:	683b      	ldr	r3, [r7, #0]
 8011e94:	88db      	ldrh	r3, [r3, #6]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d12c      	bne.n	8011ef4 <USBD_SetAddress+0x74>
 8011e9a:	683b      	ldr	r3, [r7, #0]
 8011e9c:	885b      	ldrh	r3, [r3, #2]
 8011e9e:	2b7f      	cmp	r3, #127	; 0x7f
 8011ea0:	d828      	bhi.n	8011ef4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011ea2:	683b      	ldr	r3, [r7, #0]
 8011ea4:	885b      	ldrh	r3, [r3, #2]
 8011ea6:	b2db      	uxtb	r3, r3
 8011ea8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011eac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011eb4:	2b03      	cmp	r3, #3
 8011eb6:	d104      	bne.n	8011ec2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8011eb8:	6839      	ldr	r1, [r7, #0]
 8011eba:	6878      	ldr	r0, [r7, #4]
 8011ebc:	f000 f99f 	bl	80121fe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ec0:	e01d      	b.n	8011efe <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	7bfa      	ldrb	r2, [r7, #15]
 8011ec6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011eca:	7bfb      	ldrb	r3, [r7, #15]
 8011ecc:	4619      	mov	r1, r3
 8011ece:	6878      	ldr	r0, [r7, #4]
 8011ed0:	f003 fdcc 	bl	8015a6c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011ed4:	6878      	ldr	r0, [r7, #4]
 8011ed6:	f000 fa5d 	bl	8012394 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011eda:	7bfb      	ldrb	r3, [r7, #15]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d004      	beq.n	8011eea <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2202      	movs	r2, #2
 8011ee4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ee8:	e009      	b.n	8011efe <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	2201      	movs	r2, #1
 8011eee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ef2:	e004      	b.n	8011efe <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011ef4:	6839      	ldr	r1, [r7, #0]
 8011ef6:	6878      	ldr	r0, [r7, #4]
 8011ef8:	f000 f981 	bl	80121fe <USBD_CtlError>
  }
}
 8011efc:	bf00      	nop
 8011efe:	bf00      	nop
 8011f00:	3710      	adds	r7, #16
 8011f02:	46bd      	mov	sp, r7
 8011f04:	bd80      	pop	{r7, pc}
	...

08011f08 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011f08:	b580      	push	{r7, lr}
 8011f0a:	b084      	sub	sp, #16
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]
 8011f10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011f12:	2300      	movs	r3, #0
 8011f14:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8011f16:	683b      	ldr	r3, [r7, #0]
 8011f18:	885b      	ldrh	r3, [r3, #2]
 8011f1a:	b2da      	uxtb	r2, r3
 8011f1c:	4b4b      	ldr	r3, [pc, #300]	; (801204c <USBD_SetConfig+0x144>)
 8011f1e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011f20:	4b4a      	ldr	r3, [pc, #296]	; (801204c <USBD_SetConfig+0x144>)
 8011f22:	781b      	ldrb	r3, [r3, #0]
 8011f24:	2b01      	cmp	r3, #1
 8011f26:	d905      	bls.n	8011f34 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011f28:	6839      	ldr	r1, [r7, #0]
 8011f2a:	6878      	ldr	r0, [r7, #4]
 8011f2c:	f000 f967 	bl	80121fe <USBD_CtlError>
    return USBD_FAIL;
 8011f30:	2303      	movs	r3, #3
 8011f32:	e087      	b.n	8012044 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f3a:	2b02      	cmp	r3, #2
 8011f3c:	d002      	beq.n	8011f44 <USBD_SetConfig+0x3c>
 8011f3e:	2b03      	cmp	r3, #3
 8011f40:	d025      	beq.n	8011f8e <USBD_SetConfig+0x86>
 8011f42:	e071      	b.n	8012028 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8011f44:	4b41      	ldr	r3, [pc, #260]	; (801204c <USBD_SetConfig+0x144>)
 8011f46:	781b      	ldrb	r3, [r3, #0]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d01c      	beq.n	8011f86 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8011f4c:	4b3f      	ldr	r3, [pc, #252]	; (801204c <USBD_SetConfig+0x144>)
 8011f4e:	781b      	ldrb	r3, [r3, #0]
 8011f50:	461a      	mov	r2, r3
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8011f56:	4b3d      	ldr	r3, [pc, #244]	; (801204c <USBD_SetConfig+0x144>)
 8011f58:	781b      	ldrb	r3, [r3, #0]
 8011f5a:	4619      	mov	r1, r3
 8011f5c:	6878      	ldr	r0, [r7, #4]
 8011f5e:	f7ff f999 	bl	8011294 <USBD_SetClassConfig>
 8011f62:	4603      	mov	r3, r0
 8011f64:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8011f66:	7bfb      	ldrb	r3, [r7, #15]
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d004      	beq.n	8011f76 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8011f6c:	6839      	ldr	r1, [r7, #0]
 8011f6e:	6878      	ldr	r0, [r7, #4]
 8011f70:	f000 f945 	bl	80121fe <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8011f74:	e065      	b.n	8012042 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8011f76:	6878      	ldr	r0, [r7, #4]
 8011f78:	f000 fa0c 	bl	8012394 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	2203      	movs	r2, #3
 8011f80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8011f84:	e05d      	b.n	8012042 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8011f86:	6878      	ldr	r0, [r7, #4]
 8011f88:	f000 fa04 	bl	8012394 <USBD_CtlSendStatus>
    break;
 8011f8c:	e059      	b.n	8012042 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8011f8e:	4b2f      	ldr	r3, [pc, #188]	; (801204c <USBD_SetConfig+0x144>)
 8011f90:	781b      	ldrb	r3, [r3, #0]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d112      	bne.n	8011fbc <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	2202      	movs	r2, #2
 8011f9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8011f9e:	4b2b      	ldr	r3, [pc, #172]	; (801204c <USBD_SetConfig+0x144>)
 8011fa0:	781b      	ldrb	r3, [r3, #0]
 8011fa2:	461a      	mov	r2, r3
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011fa8:	4b28      	ldr	r3, [pc, #160]	; (801204c <USBD_SetConfig+0x144>)
 8011faa:	781b      	ldrb	r3, [r3, #0]
 8011fac:	4619      	mov	r1, r3
 8011fae:	6878      	ldr	r0, [r7, #4]
 8011fb0:	f7ff f98c 	bl	80112cc <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8011fb4:	6878      	ldr	r0, [r7, #4]
 8011fb6:	f000 f9ed 	bl	8012394 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8011fba:	e042      	b.n	8012042 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8011fbc:	4b23      	ldr	r3, [pc, #140]	; (801204c <USBD_SetConfig+0x144>)
 8011fbe:	781b      	ldrb	r3, [r3, #0]
 8011fc0:	461a      	mov	r2, r3
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	685b      	ldr	r3, [r3, #4]
 8011fc6:	429a      	cmp	r2, r3
 8011fc8:	d02a      	beq.n	8012020 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	685b      	ldr	r3, [r3, #4]
 8011fce:	b2db      	uxtb	r3, r3
 8011fd0:	4619      	mov	r1, r3
 8011fd2:	6878      	ldr	r0, [r7, #4]
 8011fd4:	f7ff f97a 	bl	80112cc <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8011fd8:	4b1c      	ldr	r3, [pc, #112]	; (801204c <USBD_SetConfig+0x144>)
 8011fda:	781b      	ldrb	r3, [r3, #0]
 8011fdc:	461a      	mov	r2, r3
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8011fe2:	4b1a      	ldr	r3, [pc, #104]	; (801204c <USBD_SetConfig+0x144>)
 8011fe4:	781b      	ldrb	r3, [r3, #0]
 8011fe6:	4619      	mov	r1, r3
 8011fe8:	6878      	ldr	r0, [r7, #4]
 8011fea:	f7ff f953 	bl	8011294 <USBD_SetClassConfig>
 8011fee:	4603      	mov	r3, r0
 8011ff0:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8011ff2:	7bfb      	ldrb	r3, [r7, #15]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d00f      	beq.n	8012018 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8011ff8:	6839      	ldr	r1, [r7, #0]
 8011ffa:	6878      	ldr	r0, [r7, #4]
 8011ffc:	f000 f8ff 	bl	80121fe <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	685b      	ldr	r3, [r3, #4]
 8012004:	b2db      	uxtb	r3, r3
 8012006:	4619      	mov	r1, r3
 8012008:	6878      	ldr	r0, [r7, #4]
 801200a:	f7ff f95f 	bl	80112cc <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	2202      	movs	r2, #2
 8012012:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8012016:	e014      	b.n	8012042 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8012018:	6878      	ldr	r0, [r7, #4]
 801201a:	f000 f9bb 	bl	8012394 <USBD_CtlSendStatus>
    break;
 801201e:	e010      	b.n	8012042 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8012020:	6878      	ldr	r0, [r7, #4]
 8012022:	f000 f9b7 	bl	8012394 <USBD_CtlSendStatus>
    break;
 8012026:	e00c      	b.n	8012042 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8012028:	6839      	ldr	r1, [r7, #0]
 801202a:	6878      	ldr	r0, [r7, #4]
 801202c:	f000 f8e7 	bl	80121fe <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012030:	4b06      	ldr	r3, [pc, #24]	; (801204c <USBD_SetConfig+0x144>)
 8012032:	781b      	ldrb	r3, [r3, #0]
 8012034:	4619      	mov	r1, r3
 8012036:	6878      	ldr	r0, [r7, #4]
 8012038:	f7ff f948 	bl	80112cc <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 801203c:	2303      	movs	r3, #3
 801203e:	73fb      	strb	r3, [r7, #15]
    break;
 8012040:	bf00      	nop
  }

  return ret;
 8012042:	7bfb      	ldrb	r3, [r7, #15]
}
 8012044:	4618      	mov	r0, r3
 8012046:	3710      	adds	r7, #16
 8012048:	46bd      	mov	sp, r7
 801204a:	bd80      	pop	{r7, pc}
 801204c:	20001008 	.word	0x20001008

08012050 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012050:	b580      	push	{r7, lr}
 8012052:	b082      	sub	sp, #8
 8012054:	af00      	add	r7, sp, #0
 8012056:	6078      	str	r0, [r7, #4]
 8012058:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801205a:	683b      	ldr	r3, [r7, #0]
 801205c:	88db      	ldrh	r3, [r3, #6]
 801205e:	2b01      	cmp	r3, #1
 8012060:	d004      	beq.n	801206c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012062:	6839      	ldr	r1, [r7, #0]
 8012064:	6878      	ldr	r0, [r7, #4]
 8012066:	f000 f8ca 	bl	80121fe <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 801206a:	e022      	b.n	80120b2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012072:	2b02      	cmp	r3, #2
 8012074:	dc02      	bgt.n	801207c <USBD_GetConfig+0x2c>
 8012076:	2b00      	cmp	r3, #0
 8012078:	dc03      	bgt.n	8012082 <USBD_GetConfig+0x32>
 801207a:	e015      	b.n	80120a8 <USBD_GetConfig+0x58>
 801207c:	2b03      	cmp	r3, #3
 801207e:	d00b      	beq.n	8012098 <USBD_GetConfig+0x48>
 8012080:	e012      	b.n	80120a8 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	2200      	movs	r2, #0
 8012086:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	3308      	adds	r3, #8
 801208c:	2201      	movs	r2, #1
 801208e:	4619      	mov	r1, r3
 8012090:	6878      	ldr	r0, [r7, #4]
 8012092:	f000 f925 	bl	80122e0 <USBD_CtlSendData>
      break;
 8012096:	e00c      	b.n	80120b2 <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	3304      	adds	r3, #4
 801209c:	2201      	movs	r2, #1
 801209e:	4619      	mov	r1, r3
 80120a0:	6878      	ldr	r0, [r7, #4]
 80120a2:	f000 f91d 	bl	80122e0 <USBD_CtlSendData>
      break;
 80120a6:	e004      	b.n	80120b2 <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 80120a8:	6839      	ldr	r1, [r7, #0]
 80120aa:	6878      	ldr	r0, [r7, #4]
 80120ac:	f000 f8a7 	bl	80121fe <USBD_CtlError>
      break;
 80120b0:	bf00      	nop
}
 80120b2:	bf00      	nop
 80120b4:	3708      	adds	r7, #8
 80120b6:	46bd      	mov	sp, r7
 80120b8:	bd80      	pop	{r7, pc}

080120ba <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80120ba:	b580      	push	{r7, lr}
 80120bc:	b082      	sub	sp, #8
 80120be:	af00      	add	r7, sp, #0
 80120c0:	6078      	str	r0, [r7, #4]
 80120c2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80120ca:	3b01      	subs	r3, #1
 80120cc:	2b02      	cmp	r3, #2
 80120ce:	d81e      	bhi.n	801210e <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80120d0:	683b      	ldr	r3, [r7, #0]
 80120d2:	88db      	ldrh	r3, [r3, #6]
 80120d4:	2b02      	cmp	r3, #2
 80120d6:	d004      	beq.n	80120e2 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80120d8:	6839      	ldr	r1, [r7, #0]
 80120da:	6878      	ldr	r0, [r7, #4]
 80120dc:	f000 f88f 	bl	80121fe <USBD_CtlError>
      break;
 80120e0:	e01a      	b.n	8012118 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	2201      	movs	r2, #1
 80120e6:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d005      	beq.n	80120fe <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	68db      	ldr	r3, [r3, #12]
 80120f6:	f043 0202 	orr.w	r2, r3, #2
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	330c      	adds	r3, #12
 8012102:	2202      	movs	r2, #2
 8012104:	4619      	mov	r1, r3
 8012106:	6878      	ldr	r0, [r7, #4]
 8012108:	f000 f8ea 	bl	80122e0 <USBD_CtlSendData>
    break;
 801210c:	e004      	b.n	8012118 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 801210e:	6839      	ldr	r1, [r7, #0]
 8012110:	6878      	ldr	r0, [r7, #4]
 8012112:	f000 f874 	bl	80121fe <USBD_CtlError>
    break;
 8012116:	bf00      	nop
  }
}
 8012118:	bf00      	nop
 801211a:	3708      	adds	r7, #8
 801211c:	46bd      	mov	sp, r7
 801211e:	bd80      	pop	{r7, pc}

08012120 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b082      	sub	sp, #8
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
 8012128:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801212a:	683b      	ldr	r3, [r7, #0]
 801212c:	885b      	ldrh	r3, [r3, #2]
 801212e:	2b01      	cmp	r3, #1
 8012130:	d106      	bne.n	8012140 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	2201      	movs	r2, #1
 8012136:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801213a:	6878      	ldr	r0, [r7, #4]
 801213c:	f000 f92a 	bl	8012394 <USBD_CtlSendStatus>
  }
}
 8012140:	bf00      	nop
 8012142:	3708      	adds	r7, #8
 8012144:	46bd      	mov	sp, r7
 8012146:	bd80      	pop	{r7, pc}

08012148 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012148:	b580      	push	{r7, lr}
 801214a:	b082      	sub	sp, #8
 801214c:	af00      	add	r7, sp, #0
 801214e:	6078      	str	r0, [r7, #4]
 8012150:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012158:	3b01      	subs	r3, #1
 801215a:	2b02      	cmp	r3, #2
 801215c:	d80b      	bhi.n	8012176 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801215e:	683b      	ldr	r3, [r7, #0]
 8012160:	885b      	ldrh	r3, [r3, #2]
 8012162:	2b01      	cmp	r3, #1
 8012164:	d10c      	bne.n	8012180 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	2200      	movs	r2, #0
 801216a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801216e:	6878      	ldr	r0, [r7, #4]
 8012170:	f000 f910 	bl	8012394 <USBD_CtlSendStatus>
      }
      break;
 8012174:	e004      	b.n	8012180 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8012176:	6839      	ldr	r1, [r7, #0]
 8012178:	6878      	ldr	r0, [r7, #4]
 801217a:	f000 f840 	bl	80121fe <USBD_CtlError>
      break;
 801217e:	e000      	b.n	8012182 <USBD_ClrFeature+0x3a>
      break;
 8012180:	bf00      	nop
  }
}
 8012182:	bf00      	nop
 8012184:	3708      	adds	r7, #8
 8012186:	46bd      	mov	sp, r7
 8012188:	bd80      	pop	{r7, pc}

0801218a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801218a:	b580      	push	{r7, lr}
 801218c:	b084      	sub	sp, #16
 801218e:	af00      	add	r7, sp, #0
 8012190:	6078      	str	r0, [r7, #4]
 8012192:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012194:	683b      	ldr	r3, [r7, #0]
 8012196:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	781a      	ldrb	r2, [r3, #0]
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	3301      	adds	r3, #1
 80121a4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	781a      	ldrb	r2, [r3, #0]
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	3301      	adds	r3, #1
 80121b2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80121b4:	68f8      	ldr	r0, [r7, #12]
 80121b6:	f7ff fac6 	bl	8011746 <SWAPBYTE>
 80121ba:	4603      	mov	r3, r0
 80121bc:	461a      	mov	r2, r3
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	3301      	adds	r3, #1
 80121c6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	3301      	adds	r3, #1
 80121cc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80121ce:	68f8      	ldr	r0, [r7, #12]
 80121d0:	f7ff fab9 	bl	8011746 <SWAPBYTE>
 80121d4:	4603      	mov	r3, r0
 80121d6:	461a      	mov	r2, r3
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	3301      	adds	r3, #1
 80121e0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	3301      	adds	r3, #1
 80121e6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80121e8:	68f8      	ldr	r0, [r7, #12]
 80121ea:	f7ff faac 	bl	8011746 <SWAPBYTE>
 80121ee:	4603      	mov	r3, r0
 80121f0:	461a      	mov	r2, r3
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	80da      	strh	r2, [r3, #6]
}
 80121f6:	bf00      	nop
 80121f8:	3710      	adds	r7, #16
 80121fa:	46bd      	mov	sp, r7
 80121fc:	bd80      	pop	{r7, pc}

080121fe <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80121fe:	b580      	push	{r7, lr}
 8012200:	b082      	sub	sp, #8
 8012202:	af00      	add	r7, sp, #0
 8012204:	6078      	str	r0, [r7, #4]
 8012206:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012208:	2180      	movs	r1, #128	; 0x80
 801220a:	6878      	ldr	r0, [r7, #4]
 801220c:	f003 fbc4 	bl	8015998 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012210:	2100      	movs	r1, #0
 8012212:	6878      	ldr	r0, [r7, #4]
 8012214:	f003 fbc0 	bl	8015998 <USBD_LL_StallEP>
}
 8012218:	bf00      	nop
 801221a:	3708      	adds	r7, #8
 801221c:	46bd      	mov	sp, r7
 801221e:	bd80      	pop	{r7, pc}

08012220 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012220:	b580      	push	{r7, lr}
 8012222:	b086      	sub	sp, #24
 8012224:	af00      	add	r7, sp, #0
 8012226:	60f8      	str	r0, [r7, #12]
 8012228:	60b9      	str	r1, [r7, #8]
 801222a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801222c:	2300      	movs	r3, #0
 801222e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d036      	beq.n	80122a4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801223a:	6938      	ldr	r0, [r7, #16]
 801223c:	f000 f836 	bl	80122ac <USBD_GetLen>
 8012240:	4603      	mov	r3, r0
 8012242:	3301      	adds	r3, #1
 8012244:	b29b      	uxth	r3, r3
 8012246:	005b      	lsls	r3, r3, #1
 8012248:	b29a      	uxth	r2, r3
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801224e:	7dfb      	ldrb	r3, [r7, #23]
 8012250:	68ba      	ldr	r2, [r7, #8]
 8012252:	4413      	add	r3, r2
 8012254:	687a      	ldr	r2, [r7, #4]
 8012256:	7812      	ldrb	r2, [r2, #0]
 8012258:	701a      	strb	r2, [r3, #0]
  idx++;
 801225a:	7dfb      	ldrb	r3, [r7, #23]
 801225c:	3301      	adds	r3, #1
 801225e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012260:	7dfb      	ldrb	r3, [r7, #23]
 8012262:	68ba      	ldr	r2, [r7, #8]
 8012264:	4413      	add	r3, r2
 8012266:	2203      	movs	r2, #3
 8012268:	701a      	strb	r2, [r3, #0]
  idx++;
 801226a:	7dfb      	ldrb	r3, [r7, #23]
 801226c:	3301      	adds	r3, #1
 801226e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012270:	e013      	b.n	801229a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012272:	7dfb      	ldrb	r3, [r7, #23]
 8012274:	68ba      	ldr	r2, [r7, #8]
 8012276:	4413      	add	r3, r2
 8012278:	693a      	ldr	r2, [r7, #16]
 801227a:	7812      	ldrb	r2, [r2, #0]
 801227c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801227e:	693b      	ldr	r3, [r7, #16]
 8012280:	3301      	adds	r3, #1
 8012282:	613b      	str	r3, [r7, #16]
    idx++;
 8012284:	7dfb      	ldrb	r3, [r7, #23]
 8012286:	3301      	adds	r3, #1
 8012288:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801228a:	7dfb      	ldrb	r3, [r7, #23]
 801228c:	68ba      	ldr	r2, [r7, #8]
 801228e:	4413      	add	r3, r2
 8012290:	2200      	movs	r2, #0
 8012292:	701a      	strb	r2, [r3, #0]
    idx++;
 8012294:	7dfb      	ldrb	r3, [r7, #23]
 8012296:	3301      	adds	r3, #1
 8012298:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801229a:	693b      	ldr	r3, [r7, #16]
 801229c:	781b      	ldrb	r3, [r3, #0]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d1e7      	bne.n	8012272 <USBD_GetString+0x52>
 80122a2:	e000      	b.n	80122a6 <USBD_GetString+0x86>
    return;
 80122a4:	bf00      	nop
  }
}
 80122a6:	3718      	adds	r7, #24
 80122a8:	46bd      	mov	sp, r7
 80122aa:	bd80      	pop	{r7, pc}

080122ac <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80122ac:	b480      	push	{r7}
 80122ae:	b085      	sub	sp, #20
 80122b0:	af00      	add	r7, sp, #0
 80122b2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80122b4:	2300      	movs	r3, #0
 80122b6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80122bc:	e005      	b.n	80122ca <USBD_GetLen+0x1e>
  {
    len++;
 80122be:	7bfb      	ldrb	r3, [r7, #15]
 80122c0:	3301      	adds	r3, #1
 80122c2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80122c4:	68bb      	ldr	r3, [r7, #8]
 80122c6:	3301      	adds	r3, #1
 80122c8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80122ca:	68bb      	ldr	r3, [r7, #8]
 80122cc:	781b      	ldrb	r3, [r3, #0]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d1f5      	bne.n	80122be <USBD_GetLen+0x12>
  }

  return len;
 80122d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80122d4:	4618      	mov	r0, r3
 80122d6:	3714      	adds	r7, #20
 80122d8:	46bd      	mov	sp, r7
 80122da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122de:	4770      	bx	lr

080122e0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80122e0:	b580      	push	{r7, lr}
 80122e2:	b084      	sub	sp, #16
 80122e4:	af00      	add	r7, sp, #0
 80122e6:	60f8      	str	r0, [r7, #12]
 80122e8:	60b9      	str	r1, [r7, #8]
 80122ea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	2202      	movs	r2, #2
 80122f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	687a      	ldr	r2, [r7, #4]
 80122f8:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	687a      	ldr	r2, [r7, #4]
 80122fe:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	68ba      	ldr	r2, [r7, #8]
 8012304:	2100      	movs	r1, #0
 8012306:	68f8      	ldr	r0, [r7, #12]
 8012308:	f003 fbcf 	bl	8015aaa <USBD_LL_Transmit>

  return USBD_OK;
 801230c:	2300      	movs	r3, #0
}
 801230e:	4618      	mov	r0, r3
 8012310:	3710      	adds	r7, #16
 8012312:	46bd      	mov	sp, r7
 8012314:	bd80      	pop	{r7, pc}

08012316 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012316:	b580      	push	{r7, lr}
 8012318:	b084      	sub	sp, #16
 801231a:	af00      	add	r7, sp, #0
 801231c:	60f8      	str	r0, [r7, #12]
 801231e:	60b9      	str	r1, [r7, #8]
 8012320:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	68ba      	ldr	r2, [r7, #8]
 8012326:	2100      	movs	r1, #0
 8012328:	68f8      	ldr	r0, [r7, #12]
 801232a:	f003 fbbe 	bl	8015aaa <USBD_LL_Transmit>

  return USBD_OK;
 801232e:	2300      	movs	r3, #0
}
 8012330:	4618      	mov	r0, r3
 8012332:	3710      	adds	r7, #16
 8012334:	46bd      	mov	sp, r7
 8012336:	bd80      	pop	{r7, pc}

08012338 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012338:	b580      	push	{r7, lr}
 801233a:	b084      	sub	sp, #16
 801233c:	af00      	add	r7, sp, #0
 801233e:	60f8      	str	r0, [r7, #12]
 8012340:	60b9      	str	r1, [r7, #8]
 8012342:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	2203      	movs	r2, #3
 8012348:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	687a      	ldr	r2, [r7, #4]
 8012350:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	687a      	ldr	r2, [r7, #4]
 8012358:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	68ba      	ldr	r2, [r7, #8]
 8012360:	2100      	movs	r1, #0
 8012362:	68f8      	ldr	r0, [r7, #12]
 8012364:	f003 fbc2 	bl	8015aec <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012368:	2300      	movs	r3, #0
}
 801236a:	4618      	mov	r0, r3
 801236c:	3710      	adds	r7, #16
 801236e:	46bd      	mov	sp, r7
 8012370:	bd80      	pop	{r7, pc}

08012372 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012372:	b580      	push	{r7, lr}
 8012374:	b084      	sub	sp, #16
 8012376:	af00      	add	r7, sp, #0
 8012378:	60f8      	str	r0, [r7, #12]
 801237a:	60b9      	str	r1, [r7, #8]
 801237c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	68ba      	ldr	r2, [r7, #8]
 8012382:	2100      	movs	r1, #0
 8012384:	68f8      	ldr	r0, [r7, #12]
 8012386:	f003 fbb1 	bl	8015aec <USBD_LL_PrepareReceive>

  return USBD_OK;
 801238a:	2300      	movs	r3, #0
}
 801238c:	4618      	mov	r0, r3
 801238e:	3710      	adds	r7, #16
 8012390:	46bd      	mov	sp, r7
 8012392:	bd80      	pop	{r7, pc}

08012394 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012394:	b580      	push	{r7, lr}
 8012396:	b082      	sub	sp, #8
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	2204      	movs	r2, #4
 80123a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80123a4:	2300      	movs	r3, #0
 80123a6:	2200      	movs	r2, #0
 80123a8:	2100      	movs	r1, #0
 80123aa:	6878      	ldr	r0, [r7, #4]
 80123ac:	f003 fb7d 	bl	8015aaa <USBD_LL_Transmit>

  return USBD_OK;
 80123b0:	2300      	movs	r3, #0
}
 80123b2:	4618      	mov	r0, r3
 80123b4:	3708      	adds	r7, #8
 80123b6:	46bd      	mov	sp, r7
 80123b8:	bd80      	pop	{r7, pc}

080123ba <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80123ba:	b580      	push	{r7, lr}
 80123bc:	b082      	sub	sp, #8
 80123be:	af00      	add	r7, sp, #0
 80123c0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	2205      	movs	r2, #5
 80123c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80123ca:	2300      	movs	r3, #0
 80123cc:	2200      	movs	r2, #0
 80123ce:	2100      	movs	r1, #0
 80123d0:	6878      	ldr	r0, [r7, #4]
 80123d2:	f003 fb8b 	bl	8015aec <USBD_LL_PrepareReceive>

  return USBD_OK;
 80123d6:	2300      	movs	r3, #0
}
 80123d8:	4618      	mov	r0, r3
 80123da:	3708      	adds	r7, #8
 80123dc:	46bd      	mov	sp, r7
 80123de:	bd80      	pop	{r7, pc}

080123e0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80123e0:	b480      	push	{r7}
 80123e2:	b085      	sub	sp, #20
 80123e4:	af00      	add	r7, sp, #0
 80123e6:	4603      	mov	r3, r0
 80123e8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80123ea:	2300      	movs	r3, #0
 80123ec:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80123ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80123f2:	2b84      	cmp	r3, #132	; 0x84
 80123f4:	d005      	beq.n	8012402 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80123f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	4413      	add	r3, r2
 80123fe:	3303      	adds	r3, #3
 8012400:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8012402:	68fb      	ldr	r3, [r7, #12]
}
 8012404:	4618      	mov	r0, r3
 8012406:	3714      	adds	r7, #20
 8012408:	46bd      	mov	sp, r7
 801240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801240e:	4770      	bx	lr

08012410 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8012410:	b480      	push	{r7}
 8012412:	b083      	sub	sp, #12
 8012414:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012416:	f3ef 8305 	mrs	r3, IPSR
 801241a:	607b      	str	r3, [r7, #4]
  return(result);
 801241c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801241e:	2b00      	cmp	r3, #0
 8012420:	bf14      	ite	ne
 8012422:	2301      	movne	r3, #1
 8012424:	2300      	moveq	r3, #0
 8012426:	b2db      	uxtb	r3, r3
}
 8012428:	4618      	mov	r0, r3
 801242a:	370c      	adds	r7, #12
 801242c:	46bd      	mov	sp, r7
 801242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012432:	4770      	bx	lr

08012434 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8012434:	b580      	push	{r7, lr}
 8012436:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8012438:	f001 fb4c 	bl	8013ad4 <vTaskStartScheduler>
  
  return osOK;
 801243c:	2300      	movs	r3, #0
}
 801243e:	4618      	mov	r0, r3
 8012440:	bd80      	pop	{r7, pc}

08012442 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8012442:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012444:	b089      	sub	sp, #36	; 0x24
 8012446:	af04      	add	r7, sp, #16
 8012448:	6078      	str	r0, [r7, #4]
 801244a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	695b      	ldr	r3, [r3, #20]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d020      	beq.n	8012496 <osThreadCreate+0x54>
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	699b      	ldr	r3, [r3, #24]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d01c      	beq.n	8012496 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	685c      	ldr	r4, [r3, #4]
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	681d      	ldr	r5, [r3, #0]
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	691e      	ldr	r6, [r3, #16]
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 801246e:	4618      	mov	r0, r3
 8012470:	f7ff ffb6 	bl	80123e0 <makeFreeRtosPriority>
 8012474:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	695b      	ldr	r3, [r3, #20]
 801247a:	687a      	ldr	r2, [r7, #4]
 801247c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801247e:	9202      	str	r2, [sp, #8]
 8012480:	9301      	str	r3, [sp, #4]
 8012482:	9100      	str	r1, [sp, #0]
 8012484:	683b      	ldr	r3, [r7, #0]
 8012486:	4632      	mov	r2, r6
 8012488:	4629      	mov	r1, r5
 801248a:	4620      	mov	r0, r4
 801248c:	f001 f95a 	bl	8013744 <xTaskCreateStatic>
 8012490:	4603      	mov	r3, r0
 8012492:	60fb      	str	r3, [r7, #12]
 8012494:	e01c      	b.n	80124d0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	685c      	ldr	r4, [r3, #4]
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80124a2:	b29e      	uxth	r6, r3
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80124aa:	4618      	mov	r0, r3
 80124ac:	f7ff ff98 	bl	80123e0 <makeFreeRtosPriority>
 80124b0:	4602      	mov	r2, r0
 80124b2:	f107 030c 	add.w	r3, r7, #12
 80124b6:	9301      	str	r3, [sp, #4]
 80124b8:	9200      	str	r2, [sp, #0]
 80124ba:	683b      	ldr	r3, [r7, #0]
 80124bc:	4632      	mov	r2, r6
 80124be:	4629      	mov	r1, r5
 80124c0:	4620      	mov	r0, r4
 80124c2:	f001 f99c 	bl	80137fe <xTaskCreate>
 80124c6:	4603      	mov	r3, r0
 80124c8:	2b01      	cmp	r3, #1
 80124ca:	d001      	beq.n	80124d0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80124cc:	2300      	movs	r3, #0
 80124ce:	e000      	b.n	80124d2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80124d0:	68fb      	ldr	r3, [r7, #12]
}
 80124d2:	4618      	mov	r0, r3
 80124d4:	3714      	adds	r7, #20
 80124d6:	46bd      	mov	sp, r7
 80124d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080124da <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80124da:	b580      	push	{r7, lr}
 80124dc:	b084      	sub	sp, #16
 80124de:	af00      	add	r7, sp, #0
 80124e0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d001      	beq.n	80124f0 <osDelay+0x16>
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	e000      	b.n	80124f2 <osDelay+0x18>
 80124f0:	2301      	movs	r3, #1
 80124f2:	4618      	mov	r0, r3
 80124f4:	f001 faba 	bl	8013a6c <vTaskDelay>
  
  return osOK;
 80124f8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80124fa:	4618      	mov	r0, r3
 80124fc:	3710      	adds	r7, #16
 80124fe:	46bd      	mov	sp, r7
 8012500:	bd80      	pop	{r7, pc}
	...

08012504 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b086      	sub	sp, #24
 8012508:	af02      	add	r7, sp, #8
 801250a:	6078      	str	r0, [r7, #4]
 801250c:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801250e:	2300      	movs	r3, #0
 8012510:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8012512:	2300      	movs	r3, #0
 8012514:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 8012516:	f7ff ff7b 	bl	8012410 <inHandlerMode>
 801251a:	4603      	mov	r3, r0
 801251c:	2b00      	cmp	r3, #0
 801251e:	d01c      	beq.n	801255a <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8012520:	6839      	ldr	r1, [r7, #0]
 8012522:	f107 0208 	add.w	r2, r7, #8
 8012526:	f107 030c 	add.w	r3, r7, #12
 801252a:	9300      	str	r3, [sp, #0]
 801252c:	4613      	mov	r3, r2
 801252e:	2201      	movs	r2, #1
 8012530:	6878      	ldr	r0, [r7, #4]
 8012532:	f002 f881 	bl	8014638 <xTaskGenericNotifyFromISR>
 8012536:	4603      	mov	r3, r0
 8012538:	2b01      	cmp	r3, #1
 801253a:	d002      	beq.n	8012542 <osSignalSet+0x3e>
      return 0x80000000;
 801253c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012540:	e019      	b.n	8012576 <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d015      	beq.n	8012574 <osSignalSet+0x70>
 8012548:	4b0d      	ldr	r3, [pc, #52]	; (8012580 <osSignalSet+0x7c>)
 801254a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801254e:	601a      	str	r2, [r3, #0]
 8012550:	f3bf 8f4f 	dsb	sy
 8012554:	f3bf 8f6f 	isb	sy
 8012558:	e00c      	b.n	8012574 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 801255a:	6839      	ldr	r1, [r7, #0]
 801255c:	f107 0308 	add.w	r3, r7, #8
 8012560:	2201      	movs	r2, #1
 8012562:	6878      	ldr	r0, [r7, #4]
 8012564:	f001 ffb2 	bl	80144cc <xTaskGenericNotify>
 8012568:	4603      	mov	r3, r0
 801256a:	2b01      	cmp	r3, #1
 801256c:	d002      	beq.n	8012574 <osSignalSet+0x70>
    return 0x80000000;
 801256e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012572:	e000      	b.n	8012576 <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 8012574:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 8012576:	4618      	mov	r0, r3
 8012578:	3710      	adds	r7, #16
 801257a:	46bd      	mov	sp, r7
 801257c:	bd80      	pop	{r7, pc}
 801257e:	bf00      	nop
 8012580:	e000ed04 	.word	0xe000ed04

08012584 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8012584:	b590      	push	{r4, r7, lr}
 8012586:	b089      	sub	sp, #36	; 0x24
 8012588:	af00      	add	r7, sp, #0
 801258a:	60f8      	str	r0, [r7, #12]
 801258c:	60b9      	str	r1, [r7, #8]
 801258e:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8012590:	2300      	movs	r3, #0
 8012592:	617b      	str	r3, [r7, #20]
  ticks = 0;
 8012594:	2300      	movs	r3, #0
 8012596:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801259e:	d103      	bne.n	80125a8 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 80125a0:	f04f 33ff 	mov.w	r3, #4294967295
 80125a4:	61fb      	str	r3, [r7, #28]
 80125a6:	e009      	b.n	80125bc <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d006      	beq.n	80125bc <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 80125b2:	69fb      	ldr	r3, [r7, #28]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d101      	bne.n	80125bc <osSignalWait+0x38>
      ticks = 1;
 80125b8:	2301      	movs	r3, #1
 80125ba:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 80125bc:	f7ff ff28 	bl	8012410 <inHandlerMode>
 80125c0:	4603      	mov	r3, r0
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d002      	beq.n	80125cc <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 80125c6:	2382      	movs	r3, #130	; 0x82
 80125c8:	613b      	str	r3, [r7, #16]
 80125ca:	e01b      	b.n	8012604 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 80125cc:	68b9      	ldr	r1, [r7, #8]
 80125ce:	f107 0310 	add.w	r3, r7, #16
 80125d2:	1d1a      	adds	r2, r3, #4
 80125d4:	69fb      	ldr	r3, [r7, #28]
 80125d6:	2000      	movs	r0, #0
 80125d8:	f001 ff1e 	bl	8014418 <xTaskNotifyWait>
 80125dc:	4603      	mov	r3, r0
 80125de:	2b01      	cmp	r3, #1
 80125e0:	d008      	beq.n	80125f4 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 80125e2:	69fb      	ldr	r3, [r7, #28]
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d102      	bne.n	80125ee <osSignalWait+0x6a>
 80125e8:	2300      	movs	r3, #0
 80125ea:	613b      	str	r3, [r7, #16]
 80125ec:	e00a      	b.n	8012604 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 80125ee:	2340      	movs	r3, #64	; 0x40
 80125f0:	613b      	str	r3, [r7, #16]
 80125f2:	e007      	b.n	8012604 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 80125f4:	697b      	ldr	r3, [r7, #20]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	da02      	bge.n	8012600 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 80125fa:	2386      	movs	r3, #134	; 0x86
 80125fc:	613b      	str	r3, [r7, #16]
 80125fe:	e001      	b.n	8012604 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8012600:	2308      	movs	r3, #8
 8012602:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	461c      	mov	r4, r3
 8012608:	f107 0310 	add.w	r3, r7, #16
 801260c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012610:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012614:	68f8      	ldr	r0, [r7, #12]
 8012616:	3724      	adds	r7, #36	; 0x24
 8012618:	46bd      	mov	sp, r7
 801261a:	bd90      	pop	{r4, r7, pc}

0801261c <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 801261c:	b580      	push	{r7, lr}
 801261e:	b082      	sub	sp, #8
 8012620:	af00      	add	r7, sp, #0
 8012622:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	685b      	ldr	r3, [r3, #4]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d007      	beq.n	801263c <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	685b      	ldr	r3, [r3, #4]
 8012630:	4619      	mov	r1, r3
 8012632:	2001      	movs	r0, #1
 8012634:	f000 fc65 	bl	8012f02 <xQueueCreateMutexStatic>
 8012638:	4603      	mov	r3, r0
 801263a:	e003      	b.n	8012644 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 801263c:	2001      	movs	r0, #1
 801263e:	f000 fc48 	bl	8012ed2 <xQueueCreateMutex>
 8012642:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8012644:	4618      	mov	r0, r3
 8012646:	3708      	adds	r7, #8
 8012648:	46bd      	mov	sp, r7
 801264a:	bd80      	pop	{r7, pc}

0801264c <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 801264c:	b580      	push	{r7, lr}
 801264e:	b086      	sub	sp, #24
 8012650:	af00      	add	r7, sp, #0
 8012652:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	685b      	ldr	r3, [r3, #4]
 8012658:	3303      	adds	r3, #3
 801265a:	f023 0303 	bic.w	r3, r3, #3
 801265e:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8012660:	2014      	movs	r0, #20
 8012662:	f002 fb79 	bl	8014d58 <pvPortMalloc>
 8012666:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8012668:	697b      	ldr	r3, [r7, #20]
 801266a:	2b00      	cmp	r3, #0
 801266c:	d046      	beq.n	80126fc <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	681a      	ldr	r2, [r3, #0]
 8012672:	697b      	ldr	r3, [r7, #20]
 8012674:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8012676:	68fa      	ldr	r2, [r7, #12]
 8012678:	697b      	ldr	r3, [r7, #20]
 801267a:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 801267c:	697b      	ldr	r3, [r7, #20]
 801267e:	2200      	movs	r2, #0
 8012680:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	4618      	mov	r0, r3
 8012688:	f002 fb66 	bl	8014d58 <pvPortMalloc>
 801268c:	4602      	mov	r2, r0
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8012692:	697b      	ldr	r3, [r7, #20]
 8012694:	685b      	ldr	r3, [r3, #4]
 8012696:	2b00      	cmp	r3, #0
 8012698:	d02b      	beq.n	80126f2 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	68fa      	ldr	r2, [r7, #12]
 80126a0:	fb02 f303 	mul.w	r3, r2, r3
 80126a4:	4618      	mov	r0, r3
 80126a6:	f002 fb57 	bl	8014d58 <pvPortMalloc>
 80126aa:	4602      	mov	r2, r0
 80126ac:	697b      	ldr	r3, [r7, #20]
 80126ae:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 80126b0:	697b      	ldr	r3, [r7, #20]
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d011      	beq.n	80126dc <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 80126b8:	2300      	movs	r3, #0
 80126ba:	613b      	str	r3, [r7, #16]
 80126bc:	e008      	b.n	80126d0 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 80126be:	697b      	ldr	r3, [r7, #20]
 80126c0:	685a      	ldr	r2, [r3, #4]
 80126c2:	693b      	ldr	r3, [r7, #16]
 80126c4:	4413      	add	r3, r2
 80126c6:	2200      	movs	r2, #0
 80126c8:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 80126ca:	693b      	ldr	r3, [r7, #16]
 80126cc:	3301      	adds	r3, #1
 80126ce:	613b      	str	r3, [r7, #16]
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	693a      	ldr	r2, [r7, #16]
 80126d6:	429a      	cmp	r2, r3
 80126d8:	d3f1      	bcc.n	80126be <osPoolCreate+0x72>
 80126da:	e00f      	b.n	80126fc <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 80126dc:	697b      	ldr	r3, [r7, #20]
 80126de:	685b      	ldr	r3, [r3, #4]
 80126e0:	4618      	mov	r0, r3
 80126e2:	f002 fbfd 	bl	8014ee0 <vPortFree>
        vPortFree(thePool);
 80126e6:	6978      	ldr	r0, [r7, #20]
 80126e8:	f002 fbfa 	bl	8014ee0 <vPortFree>
        thePool = NULL;
 80126ec:	2300      	movs	r3, #0
 80126ee:	617b      	str	r3, [r7, #20]
 80126f0:	e004      	b.n	80126fc <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 80126f2:	6978      	ldr	r0, [r7, #20]
 80126f4:	f002 fbf4 	bl	8014ee0 <vPortFree>
      thePool = NULL;
 80126f8:	2300      	movs	r3, #0
 80126fa:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 80126fc:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 80126fe:	4618      	mov	r0, r3
 8012700:	3718      	adds	r7, #24
 8012702:	46bd      	mov	sp, r7
 8012704:	bd80      	pop	{r7, pc}

08012706 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8012706:	b580      	push	{r7, lr}
 8012708:	b08a      	sub	sp, #40	; 0x28
 801270a:	af00      	add	r7, sp, #0
 801270c:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 801270e:	2300      	movs	r3, #0
 8012710:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 8012712:	2300      	movs	r3, #0
 8012714:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8012716:	f7ff fe7b 	bl	8012410 <inHandlerMode>
 801271a:	4603      	mov	r3, r0
 801271c:	2b00      	cmp	r3, #0
 801271e:	d00e      	beq.n	801273e <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012720:	f3ef 8211 	mrs	r2, BASEPRI
 8012724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012728:	f383 8811 	msr	BASEPRI, r3
 801272c:	f3bf 8f6f 	isb	sy
 8012730:	f3bf 8f4f 	dsb	sy
 8012734:	617a      	str	r2, [r7, #20]
 8012736:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012738:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 801273a:	627b      	str	r3, [r7, #36]	; 0x24
 801273c:	e001      	b.n	8012742 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 801273e:	f002 f9e9 	bl	8014b14 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8012742:	2300      	movs	r3, #0
 8012744:	61fb      	str	r3, [r7, #28]
 8012746:	e029      	b.n	801279c <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	691a      	ldr	r2, [r3, #16]
 801274c:	69fb      	ldr	r3, [r7, #28]
 801274e:	4413      	add	r3, r2
 8012750:	687a      	ldr	r2, [r7, #4]
 8012752:	6892      	ldr	r2, [r2, #8]
 8012754:	fbb3 f1f2 	udiv	r1, r3, r2
 8012758:	fb02 f201 	mul.w	r2, r2, r1
 801275c:	1a9b      	subs	r3, r3, r2
 801275e:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	685a      	ldr	r2, [r3, #4]
 8012764:	69bb      	ldr	r3, [r7, #24]
 8012766:	4413      	add	r3, r2
 8012768:	781b      	ldrb	r3, [r3, #0]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d113      	bne.n	8012796 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	685a      	ldr	r2, [r3, #4]
 8012772:	69bb      	ldr	r3, [r7, #24]
 8012774:	4413      	add	r3, r2
 8012776:	2201      	movs	r2, #1
 8012778:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	4619      	mov	r1, r3
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	68db      	ldr	r3, [r3, #12]
 8012784:	69ba      	ldr	r2, [r7, #24]
 8012786:	fb02 f303 	mul.w	r3, r2, r3
 801278a:	440b      	add	r3, r1
 801278c:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	69ba      	ldr	r2, [r7, #24]
 8012792:	611a      	str	r2, [r3, #16]
      break;
 8012794:	e007      	b.n	80127a6 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8012796:	69fb      	ldr	r3, [r7, #28]
 8012798:	3301      	adds	r3, #1
 801279a:	61fb      	str	r3, [r7, #28]
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	689b      	ldr	r3, [r3, #8]
 80127a0:	69fa      	ldr	r2, [r7, #28]
 80127a2:	429a      	cmp	r2, r3
 80127a4:	d3d0      	bcc.n	8012748 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 80127a6:	f7ff fe33 	bl	8012410 <inHandlerMode>
 80127aa:	4603      	mov	r3, r0
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d005      	beq.n	80127bc <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 80127b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127b2:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80127ba:	e001      	b.n	80127c0 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 80127bc:	f002 f9da 	bl	8014b74 <vPortExitCritical>
  }
  
  return p;
 80127c0:	6a3b      	ldr	r3, [r7, #32]
}
 80127c2:	4618      	mov	r0, r3
 80127c4:	3728      	adds	r7, #40	; 0x28
 80127c6:	46bd      	mov	sp, r7
 80127c8:	bd80      	pop	{r7, pc}

080127ca <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 80127ca:	b480      	push	{r7}
 80127cc:	b085      	sub	sp, #20
 80127ce:	af00      	add	r7, sp, #0
 80127d0:	6078      	str	r0, [r7, #4]
 80127d2:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d101      	bne.n	80127de <osPoolFree+0x14>
    return osErrorParameter;
 80127da:	2380      	movs	r3, #128	; 0x80
 80127dc:	e030      	b.n	8012840 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 80127de:	683b      	ldr	r3, [r7, #0]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d101      	bne.n	80127e8 <osPoolFree+0x1e>
    return osErrorParameter;
 80127e4:	2380      	movs	r3, #128	; 0x80
 80127e6:	e02b      	b.n	8012840 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	683a      	ldr	r2, [r7, #0]
 80127ee:	429a      	cmp	r2, r3
 80127f0:	d201      	bcs.n	80127f6 <osPoolFree+0x2c>
    return osErrorParameter;
 80127f2:	2380      	movs	r3, #128	; 0x80
 80127f4:	e024      	b.n	8012840 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 80127f6:	683b      	ldr	r3, [r7, #0]
 80127f8:	687a      	ldr	r2, [r7, #4]
 80127fa:	6812      	ldr	r2, [r2, #0]
 80127fc:	1a9b      	subs	r3, r3, r2
 80127fe:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	68da      	ldr	r2, [r3, #12]
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	fbb3 f1f2 	udiv	r1, r3, r2
 801280a:	fb02 f201 	mul.w	r2, r2, r1
 801280e:	1a9b      	subs	r3, r3, r2
 8012810:	2b00      	cmp	r3, #0
 8012812:	d001      	beq.n	8012818 <osPoolFree+0x4e>
    return osErrorParameter;
 8012814:	2380      	movs	r3, #128	; 0x80
 8012816:	e013      	b.n	8012840 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	68db      	ldr	r3, [r3, #12]
 801281c:	68fa      	ldr	r2, [r7, #12]
 801281e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012822:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	689b      	ldr	r3, [r3, #8]
 8012828:	68fa      	ldr	r2, [r7, #12]
 801282a:	429a      	cmp	r2, r3
 801282c:	d301      	bcc.n	8012832 <osPoolFree+0x68>
    return osErrorParameter;
 801282e:	2380      	movs	r3, #128	; 0x80
 8012830:	e006      	b.n	8012840 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	685a      	ldr	r2, [r3, #4]
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	4413      	add	r3, r2
 801283a:	2200      	movs	r2, #0
 801283c:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 801283e:	2300      	movs	r3, #0
}
 8012840:	4618      	mov	r0, r3
 8012842:	3714      	adds	r7, #20
 8012844:	46bd      	mov	sp, r7
 8012846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801284a:	4770      	bx	lr

0801284c <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 801284c:	b590      	push	{r4, r7, lr}
 801284e:	b087      	sub	sp, #28
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
 8012854:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	60fb      	str	r3, [r7, #12]
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	685b      	ldr	r3, [r3, #4]
 8012860:	613b      	str	r3, [r7, #16]
 8012862:	2300      	movs	r3, #0
 8012864:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	689c      	ldr	r4, [r3, #8]
 801286a:	200c      	movs	r0, #12
 801286c:	f002 fa74 	bl	8014d58 <pvPortMalloc>
 8012870:	4603      	mov	r3, r0
 8012872:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	689b      	ldr	r3, [r3, #8]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	2b00      	cmp	r3, #0
 801287c:	d101      	bne.n	8012882 <osMailCreate+0x36>
    return NULL;
 801287e:	2300      	movs	r3, #0
 8012880:	e038      	b.n	80128f4 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	689b      	ldr	r3, [r3, #8]
 8012886:	681b      	ldr	r3, [r3, #0]
 8012888:	687a      	ldr	r2, [r7, #4]
 801288a:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	6818      	ldr	r0, [r3, #0]
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	689b      	ldr	r3, [r3, #8]
 8012894:	681c      	ldr	r4, [r3, #0]
 8012896:	2200      	movs	r2, #0
 8012898:	2104      	movs	r1, #4
 801289a:	f000 faa1 	bl	8012de0 <xQueueGenericCreate>
 801289e:	4603      	mov	r3, r0
 80128a0:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	689b      	ldr	r3, [r3, #8]
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	685b      	ldr	r3, [r3, #4]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d107      	bne.n	80128be <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	689b      	ldr	r3, [r3, #8]
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	4618      	mov	r0, r3
 80128b6:	f002 fb13 	bl	8014ee0 <vPortFree>
    return NULL;
 80128ba:	2300      	movs	r3, #0
 80128bc:	e01a      	b.n	80128f4 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	689b      	ldr	r3, [r3, #8]
 80128c2:	681c      	ldr	r4, [r3, #0]
 80128c4:	f107 030c 	add.w	r3, r7, #12
 80128c8:	4618      	mov	r0, r3
 80128ca:	f7ff febf 	bl	801264c <osPoolCreate>
 80128ce:	4603      	mov	r3, r0
 80128d0:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	689b      	ldr	r3, [r3, #8]
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	689b      	ldr	r3, [r3, #8]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d107      	bne.n	80128ee <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	689b      	ldr	r3, [r3, #8]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	4618      	mov	r0, r3
 80128e6:	f002 fafb 	bl	8014ee0 <vPortFree>
    return NULL;
 80128ea:	2300      	movs	r3, #0
 80128ec:	e002      	b.n	80128f4 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	689b      	ldr	r3, [r3, #8]
 80128f2:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 80128f4:	4618      	mov	r0, r3
 80128f6:	371c      	adds	r7, #28
 80128f8:	46bd      	mov	sp, r7
 80128fa:	bd90      	pop	{r4, r7, pc}

080128fc <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 80128fc:	b580      	push	{r7, lr}
 80128fe:	b084      	sub	sp, #16
 8012900:	af00      	add	r7, sp, #0
 8012902:	6078      	str	r0, [r7, #4]
 8012904:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	2b00      	cmp	r3, #0
 801290a:	d101      	bne.n	8012910 <osMailAlloc+0x14>
    return NULL;
 801290c:	2300      	movs	r3, #0
 801290e:	e006      	b.n	801291e <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	689b      	ldr	r3, [r3, #8]
 8012914:	4618      	mov	r0, r3
 8012916:	f7ff fef6 	bl	8012706 <osPoolAlloc>
 801291a:	60f8      	str	r0, [r7, #12]
  
  return p;
 801291c:	68fb      	ldr	r3, [r7, #12]
}
 801291e:	4618      	mov	r0, r3
 8012920:	3710      	adds	r7, #16
 8012922:	46bd      	mov	sp, r7
 8012924:	bd80      	pop	{r7, pc}
	...

08012928 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8012928:	b580      	push	{r7, lr}
 801292a:	b084      	sub	sp, #16
 801292c:	af00      	add	r7, sp, #0
 801292e:	6078      	str	r0, [r7, #4]
 8012930:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d101      	bne.n	801293c <osMailPut+0x14>
    return osErrorParameter;
 8012938:	2380      	movs	r3, #128	; 0x80
 801293a:	e02c      	b.n	8012996 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 801293c:	2300      	movs	r3, #0
 801293e:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8012940:	f7ff fd66 	bl	8012410 <inHandlerMode>
 8012944:	4603      	mov	r3, r0
 8012946:	2b00      	cmp	r3, #0
 8012948:	d018      	beq.n	801297c <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	6858      	ldr	r0, [r3, #4]
 801294e:	f107 020c 	add.w	r2, r7, #12
 8012952:	4639      	mov	r1, r7
 8012954:	2300      	movs	r3, #0
 8012956:	f000 fbed 	bl	8013134 <xQueueGenericSendFromISR>
 801295a:	4603      	mov	r3, r0
 801295c:	2b01      	cmp	r3, #1
 801295e:	d001      	beq.n	8012964 <osMailPut+0x3c>
      return osErrorOS;
 8012960:	23ff      	movs	r3, #255	; 0xff
 8012962:	e018      	b.n	8012996 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	2b00      	cmp	r3, #0
 8012968:	d014      	beq.n	8012994 <osMailPut+0x6c>
 801296a:	4b0d      	ldr	r3, [pc, #52]	; (80129a0 <osMailPut+0x78>)
 801296c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012970:	601a      	str	r2, [r3, #0]
 8012972:	f3bf 8f4f 	dsb	sy
 8012976:	f3bf 8f6f 	isb	sy
 801297a:	e00b      	b.n	8012994 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	6858      	ldr	r0, [r3, #4]
 8012980:	4639      	mov	r1, r7
 8012982:	2300      	movs	r3, #0
 8012984:	2200      	movs	r2, #0
 8012986:	f000 fad7 	bl	8012f38 <xQueueGenericSend>
 801298a:	4603      	mov	r3, r0
 801298c:	2b01      	cmp	r3, #1
 801298e:	d001      	beq.n	8012994 <osMailPut+0x6c>
      return osErrorOS;
 8012990:	23ff      	movs	r3, #255	; 0xff
 8012992:	e000      	b.n	8012996 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 8012994:	2300      	movs	r3, #0
}
 8012996:	4618      	mov	r0, r3
 8012998:	3710      	adds	r7, #16
 801299a:	46bd      	mov	sp, r7
 801299c:	bd80      	pop	{r7, pc}
 801299e:	bf00      	nop
 80129a0:	e000ed04 	.word	0xe000ed04

080129a4 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 80129a4:	b590      	push	{r4, r7, lr}
 80129a6:	b08b      	sub	sp, #44	; 0x2c
 80129a8:	af00      	add	r7, sp, #0
 80129aa:	60f8      	str	r0, [r7, #12]
 80129ac:	60b9      	str	r1, [r7, #8]
 80129ae:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 80129b0:	68bb      	ldr	r3, [r7, #8]
 80129b2:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 80129b4:	68bb      	ldr	r3, [r7, #8]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d10a      	bne.n	80129d0 <osMailGet+0x2c>
    event.status = osErrorParameter;
 80129ba:	2380      	movs	r3, #128	; 0x80
 80129bc:	617b      	str	r3, [r7, #20]
    return event;
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	461c      	mov	r4, r3
 80129c2:	f107 0314 	add.w	r3, r7, #20
 80129c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80129ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80129ce:	e056      	b.n	8012a7e <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80129d0:	2300      	movs	r3, #0
 80129d2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80129d4:	2300      	movs	r3, #0
 80129d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80129de:	d103      	bne.n	80129e8 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 80129e0:	f04f 33ff 	mov.w	r3, #4294967295
 80129e4:	627b      	str	r3, [r7, #36]	; 0x24
 80129e6:	e009      	b.n	80129fc <osMailGet+0x58>
  }
  else if (millisec != 0) {
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d006      	beq.n	80129fc <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80129f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	d101      	bne.n	80129fc <osMailGet+0x58>
      ticks = 1;
 80129f8:	2301      	movs	r3, #1
 80129fa:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80129fc:	f7ff fd08 	bl	8012410 <inHandlerMode>
 8012a00:	4603      	mov	r3, r0
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d01d      	beq.n	8012a42 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8012a06:	68bb      	ldr	r3, [r7, #8]
 8012a08:	6858      	ldr	r0, [r3, #4]
 8012a0a:	f107 0220 	add.w	r2, r7, #32
 8012a0e:	f107 0314 	add.w	r3, r7, #20
 8012a12:	3304      	adds	r3, #4
 8012a14:	4619      	mov	r1, r3
 8012a16:	f000 fd05 	bl	8013424 <xQueueReceiveFromISR>
 8012a1a:	4603      	mov	r3, r0
 8012a1c:	2b01      	cmp	r3, #1
 8012a1e:	d102      	bne.n	8012a26 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8012a20:	2320      	movs	r3, #32
 8012a22:	617b      	str	r3, [r7, #20]
 8012a24:	e001      	b.n	8012a2a <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8012a26:	2300      	movs	r3, #0
 8012a28:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8012a2a:	6a3b      	ldr	r3, [r7, #32]
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d01e      	beq.n	8012a6e <osMailGet+0xca>
 8012a30:	4b15      	ldr	r3, [pc, #84]	; (8012a88 <osMailGet+0xe4>)
 8012a32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012a36:	601a      	str	r2, [r3, #0]
 8012a38:	f3bf 8f4f 	dsb	sy
 8012a3c:	f3bf 8f6f 	isb	sy
 8012a40:	e015      	b.n	8012a6e <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8012a42:	68bb      	ldr	r3, [r7, #8]
 8012a44:	6858      	ldr	r0, [r3, #4]
 8012a46:	f107 0314 	add.w	r3, r7, #20
 8012a4a:	3304      	adds	r3, #4
 8012a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012a4e:	4619      	mov	r1, r3
 8012a50:	f000 fc08 	bl	8013264 <xQueueReceive>
 8012a54:	4603      	mov	r3, r0
 8012a56:	2b01      	cmp	r3, #1
 8012a58:	d102      	bne.n	8012a60 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8012a5a:	2320      	movs	r3, #32
 8012a5c:	617b      	str	r3, [r7, #20]
 8012a5e:	e006      	b.n	8012a6e <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8012a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d101      	bne.n	8012a6a <osMailGet+0xc6>
 8012a66:	2300      	movs	r3, #0
 8012a68:	e000      	b.n	8012a6c <osMailGet+0xc8>
 8012a6a:	2340      	movs	r3, #64	; 0x40
 8012a6c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8012a6e:	68fb      	ldr	r3, [r7, #12]
 8012a70:	461c      	mov	r4, r3
 8012a72:	f107 0314 	add.w	r3, r7, #20
 8012a76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012a7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8012a7e:	68f8      	ldr	r0, [r7, #12]
 8012a80:	372c      	adds	r7, #44	; 0x2c
 8012a82:	46bd      	mov	sp, r7
 8012a84:	bd90      	pop	{r4, r7, pc}
 8012a86:	bf00      	nop
 8012a88:	e000ed04 	.word	0xe000ed04

08012a8c <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8012a8c:	b580      	push	{r7, lr}
 8012a8e:	b082      	sub	sp, #8
 8012a90:	af00      	add	r7, sp, #0
 8012a92:	6078      	str	r0, [r7, #4]
 8012a94:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d101      	bne.n	8012aa0 <osMailFree+0x14>
    return osErrorParameter;
 8012a9c:	2380      	movs	r3, #128	; 0x80
 8012a9e:	e006      	b.n	8012aae <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	689b      	ldr	r3, [r3, #8]
 8012aa4:	6839      	ldr	r1, [r7, #0]
 8012aa6:	4618      	mov	r0, r3
 8012aa8:	f7ff fe8f 	bl	80127ca <osPoolFree>
 8012aac:	4603      	mov	r3, r0
}
 8012aae:	4618      	mov	r0, r3
 8012ab0:	3708      	adds	r7, #8
 8012ab2:	46bd      	mov	sp, r7
 8012ab4:	bd80      	pop	{r7, pc}

08012ab6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012ab6:	b480      	push	{r7}
 8012ab8:	b083      	sub	sp, #12
 8012aba:	af00      	add	r7, sp, #0
 8012abc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	f103 0208 	add.w	r2, r3, #8
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	f04f 32ff 	mov.w	r2, #4294967295
 8012ace:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	f103 0208 	add.w	r2, r3, #8
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	f103 0208 	add.w	r2, r3, #8
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	2200      	movs	r2, #0
 8012ae8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012aea:	bf00      	nop
 8012aec:	370c      	adds	r7, #12
 8012aee:	46bd      	mov	sp, r7
 8012af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012af4:	4770      	bx	lr

08012af6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012af6:	b480      	push	{r7}
 8012af8:	b083      	sub	sp, #12
 8012afa:	af00      	add	r7, sp, #0
 8012afc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	2200      	movs	r2, #0
 8012b02:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012b04:	bf00      	nop
 8012b06:	370c      	adds	r7, #12
 8012b08:	46bd      	mov	sp, r7
 8012b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b0e:	4770      	bx	lr

08012b10 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012b10:	b480      	push	{r7}
 8012b12:	b085      	sub	sp, #20
 8012b14:	af00      	add	r7, sp, #0
 8012b16:	6078      	str	r0, [r7, #4]
 8012b18:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	685b      	ldr	r3, [r3, #4]
 8012b1e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012b20:	683b      	ldr	r3, [r7, #0]
 8012b22:	68fa      	ldr	r2, [r7, #12]
 8012b24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012b26:	68fb      	ldr	r3, [r7, #12]
 8012b28:	689a      	ldr	r2, [r3, #8]
 8012b2a:	683b      	ldr	r3, [r7, #0]
 8012b2c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	689b      	ldr	r3, [r3, #8]
 8012b32:	683a      	ldr	r2, [r7, #0]
 8012b34:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012b36:	68fb      	ldr	r3, [r7, #12]
 8012b38:	683a      	ldr	r2, [r7, #0]
 8012b3a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012b3c:	683b      	ldr	r3, [r7, #0]
 8012b3e:	687a      	ldr	r2, [r7, #4]
 8012b40:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	1c5a      	adds	r2, r3, #1
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	601a      	str	r2, [r3, #0]
}
 8012b4c:	bf00      	nop
 8012b4e:	3714      	adds	r7, #20
 8012b50:	46bd      	mov	sp, r7
 8012b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b56:	4770      	bx	lr

08012b58 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012b58:	b480      	push	{r7}
 8012b5a:	b085      	sub	sp, #20
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	6078      	str	r0, [r7, #4]
 8012b60:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012b62:	683b      	ldr	r3, [r7, #0]
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012b68:	68bb      	ldr	r3, [r7, #8]
 8012b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b6e:	d103      	bne.n	8012b78 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	691b      	ldr	r3, [r3, #16]
 8012b74:	60fb      	str	r3, [r7, #12]
 8012b76:	e00c      	b.n	8012b92 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	3308      	adds	r3, #8
 8012b7c:	60fb      	str	r3, [r7, #12]
 8012b7e:	e002      	b.n	8012b86 <vListInsert+0x2e>
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	685b      	ldr	r3, [r3, #4]
 8012b84:	60fb      	str	r3, [r7, #12]
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	685b      	ldr	r3, [r3, #4]
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	68ba      	ldr	r2, [r7, #8]
 8012b8e:	429a      	cmp	r2, r3
 8012b90:	d2f6      	bcs.n	8012b80 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	685a      	ldr	r2, [r3, #4]
 8012b96:	683b      	ldr	r3, [r7, #0]
 8012b98:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012b9a:	683b      	ldr	r3, [r7, #0]
 8012b9c:	685b      	ldr	r3, [r3, #4]
 8012b9e:	683a      	ldr	r2, [r7, #0]
 8012ba0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012ba2:	683b      	ldr	r3, [r7, #0]
 8012ba4:	68fa      	ldr	r2, [r7, #12]
 8012ba6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	683a      	ldr	r2, [r7, #0]
 8012bac:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012bae:	683b      	ldr	r3, [r7, #0]
 8012bb0:	687a      	ldr	r2, [r7, #4]
 8012bb2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	1c5a      	adds	r2, r3, #1
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	601a      	str	r2, [r3, #0]
}
 8012bbe:	bf00      	nop
 8012bc0:	3714      	adds	r7, #20
 8012bc2:	46bd      	mov	sp, r7
 8012bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bc8:	4770      	bx	lr

08012bca <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012bca:	b480      	push	{r7}
 8012bcc:	b085      	sub	sp, #20
 8012bce:	af00      	add	r7, sp, #0
 8012bd0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	691b      	ldr	r3, [r3, #16]
 8012bd6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	685b      	ldr	r3, [r3, #4]
 8012bdc:	687a      	ldr	r2, [r7, #4]
 8012bde:	6892      	ldr	r2, [r2, #8]
 8012be0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	689b      	ldr	r3, [r3, #8]
 8012be6:	687a      	ldr	r2, [r7, #4]
 8012be8:	6852      	ldr	r2, [r2, #4]
 8012bea:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012bec:	68fb      	ldr	r3, [r7, #12]
 8012bee:	685b      	ldr	r3, [r3, #4]
 8012bf0:	687a      	ldr	r2, [r7, #4]
 8012bf2:	429a      	cmp	r2, r3
 8012bf4:	d103      	bne.n	8012bfe <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	689a      	ldr	r2, [r3, #8]
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	2200      	movs	r2, #0
 8012c02:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	1e5a      	subs	r2, r3, #1
 8012c0a:	68fb      	ldr	r3, [r7, #12]
 8012c0c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	681b      	ldr	r3, [r3, #0]
}
 8012c12:	4618      	mov	r0, r3
 8012c14:	3714      	adds	r7, #20
 8012c16:	46bd      	mov	sp, r7
 8012c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c1c:	4770      	bx	lr
	...

08012c20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012c20:	b580      	push	{r7, lr}
 8012c22:	b084      	sub	sp, #16
 8012c24:	af00      	add	r7, sp, #0
 8012c26:	6078      	str	r0, [r7, #4]
 8012c28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d10a      	bne.n	8012c4a <xQueueGenericReset+0x2a>
	__asm volatile
 8012c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c38:	f383 8811 	msr	BASEPRI, r3
 8012c3c:	f3bf 8f6f 	isb	sy
 8012c40:	f3bf 8f4f 	dsb	sy
 8012c44:	60bb      	str	r3, [r7, #8]
}
 8012c46:	bf00      	nop
 8012c48:	e7fe      	b.n	8012c48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012c4a:	f001 ff63 	bl	8014b14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012c4e:	68fb      	ldr	r3, [r7, #12]
 8012c50:	681a      	ldr	r2, [r3, #0]
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012c56:	68f9      	ldr	r1, [r7, #12]
 8012c58:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012c5a:	fb01 f303 	mul.w	r3, r1, r3
 8012c5e:	441a      	add	r2, r3
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012c64:	68fb      	ldr	r3, [r7, #12]
 8012c66:	2200      	movs	r2, #0
 8012c68:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	681a      	ldr	r2, [r3, #0]
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	681a      	ldr	r2, [r3, #0]
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012c7a:	3b01      	subs	r3, #1
 8012c7c:	68f9      	ldr	r1, [r7, #12]
 8012c7e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012c80:	fb01 f303 	mul.w	r3, r1, r3
 8012c84:	441a      	add	r2, r3
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	22ff      	movs	r2, #255	; 0xff
 8012c8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012c92:	68fb      	ldr	r3, [r7, #12]
 8012c94:	22ff      	movs	r2, #255	; 0xff
 8012c96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8012c9a:	683b      	ldr	r3, [r7, #0]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d114      	bne.n	8012cca <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	691b      	ldr	r3, [r3, #16]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d01a      	beq.n	8012cde <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	3310      	adds	r3, #16
 8012cac:	4618      	mov	r0, r3
 8012cae:	f001 f953 	bl	8013f58 <xTaskRemoveFromEventList>
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d012      	beq.n	8012cde <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012cb8:	4b0c      	ldr	r3, [pc, #48]	; (8012cec <xQueueGenericReset+0xcc>)
 8012cba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012cbe:	601a      	str	r2, [r3, #0]
 8012cc0:	f3bf 8f4f 	dsb	sy
 8012cc4:	f3bf 8f6f 	isb	sy
 8012cc8:	e009      	b.n	8012cde <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012cca:	68fb      	ldr	r3, [r7, #12]
 8012ccc:	3310      	adds	r3, #16
 8012cce:	4618      	mov	r0, r3
 8012cd0:	f7ff fef1 	bl	8012ab6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	3324      	adds	r3, #36	; 0x24
 8012cd8:	4618      	mov	r0, r3
 8012cda:	f7ff feec 	bl	8012ab6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012cde:	f001 ff49 	bl	8014b74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012ce2:	2301      	movs	r3, #1
}
 8012ce4:	4618      	mov	r0, r3
 8012ce6:	3710      	adds	r7, #16
 8012ce8:	46bd      	mov	sp, r7
 8012cea:	bd80      	pop	{r7, pc}
 8012cec:	e000ed04 	.word	0xe000ed04

08012cf0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b08e      	sub	sp, #56	; 0x38
 8012cf4:	af02      	add	r7, sp, #8
 8012cf6:	60f8      	str	r0, [r7, #12]
 8012cf8:	60b9      	str	r1, [r7, #8]
 8012cfa:	607a      	str	r2, [r7, #4]
 8012cfc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d10a      	bne.n	8012d1a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8012d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d08:	f383 8811 	msr	BASEPRI, r3
 8012d0c:	f3bf 8f6f 	isb	sy
 8012d10:	f3bf 8f4f 	dsb	sy
 8012d14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8012d16:	bf00      	nop
 8012d18:	e7fe      	b.n	8012d18 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012d1a:	683b      	ldr	r3, [r7, #0]
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	d10a      	bne.n	8012d36 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8012d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d24:	f383 8811 	msr	BASEPRI, r3
 8012d28:	f3bf 8f6f 	isb	sy
 8012d2c:	f3bf 8f4f 	dsb	sy
 8012d30:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012d32:	bf00      	nop
 8012d34:	e7fe      	b.n	8012d34 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d002      	beq.n	8012d42 <xQueueGenericCreateStatic+0x52>
 8012d3c:	68bb      	ldr	r3, [r7, #8]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d001      	beq.n	8012d46 <xQueueGenericCreateStatic+0x56>
 8012d42:	2301      	movs	r3, #1
 8012d44:	e000      	b.n	8012d48 <xQueueGenericCreateStatic+0x58>
 8012d46:	2300      	movs	r3, #0
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d10a      	bne.n	8012d62 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8012d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d50:	f383 8811 	msr	BASEPRI, r3
 8012d54:	f3bf 8f6f 	isb	sy
 8012d58:	f3bf 8f4f 	dsb	sy
 8012d5c:	623b      	str	r3, [r7, #32]
}
 8012d5e:	bf00      	nop
 8012d60:	e7fe      	b.n	8012d60 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d102      	bne.n	8012d6e <xQueueGenericCreateStatic+0x7e>
 8012d68:	68bb      	ldr	r3, [r7, #8]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d101      	bne.n	8012d72 <xQueueGenericCreateStatic+0x82>
 8012d6e:	2301      	movs	r3, #1
 8012d70:	e000      	b.n	8012d74 <xQueueGenericCreateStatic+0x84>
 8012d72:	2300      	movs	r3, #0
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d10a      	bne.n	8012d8e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8012d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d7c:	f383 8811 	msr	BASEPRI, r3
 8012d80:	f3bf 8f6f 	isb	sy
 8012d84:	f3bf 8f4f 	dsb	sy
 8012d88:	61fb      	str	r3, [r7, #28]
}
 8012d8a:	bf00      	nop
 8012d8c:	e7fe      	b.n	8012d8c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012d8e:	2348      	movs	r3, #72	; 0x48
 8012d90:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012d92:	697b      	ldr	r3, [r7, #20]
 8012d94:	2b48      	cmp	r3, #72	; 0x48
 8012d96:	d00a      	beq.n	8012dae <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8012d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d9c:	f383 8811 	msr	BASEPRI, r3
 8012da0:	f3bf 8f6f 	isb	sy
 8012da4:	f3bf 8f4f 	dsb	sy
 8012da8:	61bb      	str	r3, [r7, #24]
}
 8012daa:	bf00      	nop
 8012dac:	e7fe      	b.n	8012dac <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012dae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012db0:	683b      	ldr	r3, [r7, #0]
 8012db2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8012db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d00d      	beq.n	8012dd6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dbc:	2201      	movs	r2, #1
 8012dbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012dc2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8012dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dc8:	9300      	str	r3, [sp, #0]
 8012dca:	4613      	mov	r3, r2
 8012dcc:	687a      	ldr	r2, [r7, #4]
 8012dce:	68b9      	ldr	r1, [r7, #8]
 8012dd0:	68f8      	ldr	r0, [r7, #12]
 8012dd2:	f000 f845 	bl	8012e60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8012dd8:	4618      	mov	r0, r3
 8012dda:	3730      	adds	r7, #48	; 0x30
 8012ddc:	46bd      	mov	sp, r7
 8012dde:	bd80      	pop	{r7, pc}

08012de0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012de0:	b580      	push	{r7, lr}
 8012de2:	b08a      	sub	sp, #40	; 0x28
 8012de4:	af02      	add	r7, sp, #8
 8012de6:	60f8      	str	r0, [r7, #12]
 8012de8:	60b9      	str	r1, [r7, #8]
 8012dea:	4613      	mov	r3, r2
 8012dec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d10a      	bne.n	8012e0a <xQueueGenericCreate+0x2a>
	__asm volatile
 8012df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012df8:	f383 8811 	msr	BASEPRI, r3
 8012dfc:	f3bf 8f6f 	isb	sy
 8012e00:	f3bf 8f4f 	dsb	sy
 8012e04:	613b      	str	r3, [r7, #16]
}
 8012e06:	bf00      	nop
 8012e08:	e7fe      	b.n	8012e08 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8012e0a:	68bb      	ldr	r3, [r7, #8]
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	d102      	bne.n	8012e16 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8012e10:	2300      	movs	r3, #0
 8012e12:	61fb      	str	r3, [r7, #28]
 8012e14:	e004      	b.n	8012e20 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e16:	68fb      	ldr	r3, [r7, #12]
 8012e18:	68ba      	ldr	r2, [r7, #8]
 8012e1a:	fb02 f303 	mul.w	r3, r2, r3
 8012e1e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8012e20:	69fb      	ldr	r3, [r7, #28]
 8012e22:	3348      	adds	r3, #72	; 0x48
 8012e24:	4618      	mov	r0, r3
 8012e26:	f001 ff97 	bl	8014d58 <pvPortMalloc>
 8012e2a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012e2c:	69bb      	ldr	r3, [r7, #24]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d011      	beq.n	8012e56 <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8012e32:	69bb      	ldr	r3, [r7, #24]
 8012e34:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012e36:	697b      	ldr	r3, [r7, #20]
 8012e38:	3348      	adds	r3, #72	; 0x48
 8012e3a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8012e3c:	69bb      	ldr	r3, [r7, #24]
 8012e3e:	2200      	movs	r2, #0
 8012e40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012e44:	79fa      	ldrb	r2, [r7, #7]
 8012e46:	69bb      	ldr	r3, [r7, #24]
 8012e48:	9300      	str	r3, [sp, #0]
 8012e4a:	4613      	mov	r3, r2
 8012e4c:	697a      	ldr	r2, [r7, #20]
 8012e4e:	68b9      	ldr	r1, [r7, #8]
 8012e50:	68f8      	ldr	r0, [r7, #12]
 8012e52:	f000 f805 	bl	8012e60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012e56:	69bb      	ldr	r3, [r7, #24]
	}
 8012e58:	4618      	mov	r0, r3
 8012e5a:	3720      	adds	r7, #32
 8012e5c:	46bd      	mov	sp, r7
 8012e5e:	bd80      	pop	{r7, pc}

08012e60 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b084      	sub	sp, #16
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	60f8      	str	r0, [r7, #12]
 8012e68:	60b9      	str	r1, [r7, #8]
 8012e6a:	607a      	str	r2, [r7, #4]
 8012e6c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012e6e:	68bb      	ldr	r3, [r7, #8]
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d103      	bne.n	8012e7c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012e74:	69bb      	ldr	r3, [r7, #24]
 8012e76:	69ba      	ldr	r2, [r7, #24]
 8012e78:	601a      	str	r2, [r3, #0]
 8012e7a:	e002      	b.n	8012e82 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012e7c:	69bb      	ldr	r3, [r7, #24]
 8012e7e:	687a      	ldr	r2, [r7, #4]
 8012e80:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012e82:	69bb      	ldr	r3, [r7, #24]
 8012e84:	68fa      	ldr	r2, [r7, #12]
 8012e86:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012e88:	69bb      	ldr	r3, [r7, #24]
 8012e8a:	68ba      	ldr	r2, [r7, #8]
 8012e8c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012e8e:	2101      	movs	r1, #1
 8012e90:	69b8      	ldr	r0, [r7, #24]
 8012e92:	f7ff fec5 	bl	8012c20 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012e96:	bf00      	nop
 8012e98:	3710      	adds	r7, #16
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}

08012e9e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8012e9e:	b580      	push	{r7, lr}
 8012ea0:	b082      	sub	sp, #8
 8012ea2:	af00      	add	r7, sp, #0
 8012ea4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	2b00      	cmp	r3, #0
 8012eaa:	d00e      	beq.n	8012eca <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	2200      	movs	r2, #0
 8012eb0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	2200      	movs	r2, #0
 8012eb6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	2200      	movs	r2, #0
 8012ebc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8012ebe:	2300      	movs	r3, #0
 8012ec0:	2200      	movs	r2, #0
 8012ec2:	2100      	movs	r1, #0
 8012ec4:	6878      	ldr	r0, [r7, #4]
 8012ec6:	f000 f837 	bl	8012f38 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8012eca:	bf00      	nop
 8012ecc:	3708      	adds	r7, #8
 8012ece:	46bd      	mov	sp, r7
 8012ed0:	bd80      	pop	{r7, pc}

08012ed2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8012ed2:	b580      	push	{r7, lr}
 8012ed4:	b086      	sub	sp, #24
 8012ed6:	af00      	add	r7, sp, #0
 8012ed8:	4603      	mov	r3, r0
 8012eda:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8012edc:	2301      	movs	r3, #1
 8012ede:	617b      	str	r3, [r7, #20]
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8012ee4:	79fb      	ldrb	r3, [r7, #7]
 8012ee6:	461a      	mov	r2, r3
 8012ee8:	6939      	ldr	r1, [r7, #16]
 8012eea:	6978      	ldr	r0, [r7, #20]
 8012eec:	f7ff ff78 	bl	8012de0 <xQueueGenericCreate>
 8012ef0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8012ef2:	68f8      	ldr	r0, [r7, #12]
 8012ef4:	f7ff ffd3 	bl	8012e9e <prvInitialiseMutex>

		return xNewQueue;
 8012ef8:	68fb      	ldr	r3, [r7, #12]
	}
 8012efa:	4618      	mov	r0, r3
 8012efc:	3718      	adds	r7, #24
 8012efe:	46bd      	mov	sp, r7
 8012f00:	bd80      	pop	{r7, pc}

08012f02 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8012f02:	b580      	push	{r7, lr}
 8012f04:	b088      	sub	sp, #32
 8012f06:	af02      	add	r7, sp, #8
 8012f08:	4603      	mov	r3, r0
 8012f0a:	6039      	str	r1, [r7, #0]
 8012f0c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8012f0e:	2301      	movs	r3, #1
 8012f10:	617b      	str	r3, [r7, #20]
 8012f12:	2300      	movs	r3, #0
 8012f14:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8012f16:	79fb      	ldrb	r3, [r7, #7]
 8012f18:	9300      	str	r3, [sp, #0]
 8012f1a:	683b      	ldr	r3, [r7, #0]
 8012f1c:	2200      	movs	r2, #0
 8012f1e:	6939      	ldr	r1, [r7, #16]
 8012f20:	6978      	ldr	r0, [r7, #20]
 8012f22:	f7ff fee5 	bl	8012cf0 <xQueueGenericCreateStatic>
 8012f26:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8012f28:	68f8      	ldr	r0, [r7, #12]
 8012f2a:	f7ff ffb8 	bl	8012e9e <prvInitialiseMutex>

		return xNewQueue;
 8012f2e:	68fb      	ldr	r3, [r7, #12]
	}
 8012f30:	4618      	mov	r0, r3
 8012f32:	3718      	adds	r7, #24
 8012f34:	46bd      	mov	sp, r7
 8012f36:	bd80      	pop	{r7, pc}

08012f38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012f38:	b580      	push	{r7, lr}
 8012f3a:	b08e      	sub	sp, #56	; 0x38
 8012f3c:	af00      	add	r7, sp, #0
 8012f3e:	60f8      	str	r0, [r7, #12]
 8012f40:	60b9      	str	r1, [r7, #8]
 8012f42:	607a      	str	r2, [r7, #4]
 8012f44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012f46:	2300      	movs	r3, #0
 8012f48:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012f4a:	68fb      	ldr	r3, [r7, #12]
 8012f4c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8012f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d10a      	bne.n	8012f6a <xQueueGenericSend+0x32>
	__asm volatile
 8012f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f58:	f383 8811 	msr	BASEPRI, r3
 8012f5c:	f3bf 8f6f 	isb	sy
 8012f60:	f3bf 8f4f 	dsb	sy
 8012f64:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8012f66:	bf00      	nop
 8012f68:	e7fe      	b.n	8012f68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012f6a:	68bb      	ldr	r3, [r7, #8]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d103      	bne.n	8012f78 <xQueueGenericSend+0x40>
 8012f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d101      	bne.n	8012f7c <xQueueGenericSend+0x44>
 8012f78:	2301      	movs	r3, #1
 8012f7a:	e000      	b.n	8012f7e <xQueueGenericSend+0x46>
 8012f7c:	2300      	movs	r3, #0
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d10a      	bne.n	8012f98 <xQueueGenericSend+0x60>
	__asm volatile
 8012f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f86:	f383 8811 	msr	BASEPRI, r3
 8012f8a:	f3bf 8f6f 	isb	sy
 8012f8e:	f3bf 8f4f 	dsb	sy
 8012f92:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012f94:	bf00      	nop
 8012f96:	e7fe      	b.n	8012f96 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012f98:	683b      	ldr	r3, [r7, #0]
 8012f9a:	2b02      	cmp	r3, #2
 8012f9c:	d103      	bne.n	8012fa6 <xQueueGenericSend+0x6e>
 8012f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012fa2:	2b01      	cmp	r3, #1
 8012fa4:	d101      	bne.n	8012faa <xQueueGenericSend+0x72>
 8012fa6:	2301      	movs	r3, #1
 8012fa8:	e000      	b.n	8012fac <xQueueGenericSend+0x74>
 8012faa:	2300      	movs	r3, #0
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d10a      	bne.n	8012fc6 <xQueueGenericSend+0x8e>
	__asm volatile
 8012fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fb4:	f383 8811 	msr	BASEPRI, r3
 8012fb8:	f3bf 8f6f 	isb	sy
 8012fbc:	f3bf 8f4f 	dsb	sy
 8012fc0:	623b      	str	r3, [r7, #32]
}
 8012fc2:	bf00      	nop
 8012fc4:	e7fe      	b.n	8012fc4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012fc6:	f001 f983 	bl	80142d0 <xTaskGetSchedulerState>
 8012fca:	4603      	mov	r3, r0
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d102      	bne.n	8012fd6 <xQueueGenericSend+0x9e>
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d101      	bne.n	8012fda <xQueueGenericSend+0xa2>
 8012fd6:	2301      	movs	r3, #1
 8012fd8:	e000      	b.n	8012fdc <xQueueGenericSend+0xa4>
 8012fda:	2300      	movs	r3, #0
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d10a      	bne.n	8012ff6 <xQueueGenericSend+0xbe>
	__asm volatile
 8012fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fe4:	f383 8811 	msr	BASEPRI, r3
 8012fe8:	f3bf 8f6f 	isb	sy
 8012fec:	f3bf 8f4f 	dsb	sy
 8012ff0:	61fb      	str	r3, [r7, #28]
}
 8012ff2:	bf00      	nop
 8012ff4:	e7fe      	b.n	8012ff4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012ff6:	f001 fd8d 	bl	8014b14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ffc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013002:	429a      	cmp	r2, r3
 8013004:	d302      	bcc.n	801300c <xQueueGenericSend+0xd4>
 8013006:	683b      	ldr	r3, [r7, #0]
 8013008:	2b02      	cmp	r3, #2
 801300a:	d129      	bne.n	8013060 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801300c:	683a      	ldr	r2, [r7, #0]
 801300e:	68b9      	ldr	r1, [r7, #8]
 8013010:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013012:	f000 fa87 	bl	8013524 <prvCopyDataToQueue>
 8013016:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801301c:	2b00      	cmp	r3, #0
 801301e:	d010      	beq.n	8013042 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013022:	3324      	adds	r3, #36	; 0x24
 8013024:	4618      	mov	r0, r3
 8013026:	f000 ff97 	bl	8013f58 <xTaskRemoveFromEventList>
 801302a:	4603      	mov	r3, r0
 801302c:	2b00      	cmp	r3, #0
 801302e:	d013      	beq.n	8013058 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8013030:	4b3f      	ldr	r3, [pc, #252]	; (8013130 <xQueueGenericSend+0x1f8>)
 8013032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013036:	601a      	str	r2, [r3, #0]
 8013038:	f3bf 8f4f 	dsb	sy
 801303c:	f3bf 8f6f 	isb	sy
 8013040:	e00a      	b.n	8013058 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8013042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013044:	2b00      	cmp	r3, #0
 8013046:	d007      	beq.n	8013058 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013048:	4b39      	ldr	r3, [pc, #228]	; (8013130 <xQueueGenericSend+0x1f8>)
 801304a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801304e:	601a      	str	r2, [r3, #0]
 8013050:	f3bf 8f4f 	dsb	sy
 8013054:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013058:	f001 fd8c 	bl	8014b74 <vPortExitCritical>
				return pdPASS;
 801305c:	2301      	movs	r3, #1
 801305e:	e063      	b.n	8013128 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	2b00      	cmp	r3, #0
 8013064:	d103      	bne.n	801306e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013066:	f001 fd85 	bl	8014b74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801306a:	2300      	movs	r3, #0
 801306c:	e05c      	b.n	8013128 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801306e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013070:	2b00      	cmp	r3, #0
 8013072:	d106      	bne.n	8013082 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013074:	f107 0314 	add.w	r3, r7, #20
 8013078:	4618      	mov	r0, r3
 801307a:	f000 ffcf 	bl	801401c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801307e:	2301      	movs	r3, #1
 8013080:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013082:	f001 fd77 	bl	8014b74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013086:	f000 fd85 	bl	8013b94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801308a:	f001 fd43 	bl	8014b14 <vPortEnterCritical>
 801308e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013090:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013094:	b25b      	sxtb	r3, r3
 8013096:	f1b3 3fff 	cmp.w	r3, #4294967295
 801309a:	d103      	bne.n	80130a4 <xQueueGenericSend+0x16c>
 801309c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801309e:	2200      	movs	r2, #0
 80130a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80130a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80130aa:	b25b      	sxtb	r3, r3
 80130ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130b0:	d103      	bne.n	80130ba <xQueueGenericSend+0x182>
 80130b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130b4:	2200      	movs	r2, #0
 80130b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80130ba:	f001 fd5b 	bl	8014b74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80130be:	1d3a      	adds	r2, r7, #4
 80130c0:	f107 0314 	add.w	r3, r7, #20
 80130c4:	4611      	mov	r1, r2
 80130c6:	4618      	mov	r0, r3
 80130c8:	f000 ffbe 	bl	8014048 <xTaskCheckForTimeOut>
 80130cc:	4603      	mov	r3, r0
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d124      	bne.n	801311c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80130d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80130d4:	f000 fb1e 	bl	8013714 <prvIsQueueFull>
 80130d8:	4603      	mov	r3, r0
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d018      	beq.n	8013110 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80130de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130e0:	3310      	adds	r3, #16
 80130e2:	687a      	ldr	r2, [r7, #4]
 80130e4:	4611      	mov	r1, r2
 80130e6:	4618      	mov	r0, r3
 80130e8:	f000 ff12 	bl	8013f10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80130ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80130ee:	f000 faa9 	bl	8013644 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80130f2:	f000 fd5d 	bl	8013bb0 <xTaskResumeAll>
 80130f6:	4603      	mov	r3, r0
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	f47f af7c 	bne.w	8012ff6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80130fe:	4b0c      	ldr	r3, [pc, #48]	; (8013130 <xQueueGenericSend+0x1f8>)
 8013100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013104:	601a      	str	r2, [r3, #0]
 8013106:	f3bf 8f4f 	dsb	sy
 801310a:	f3bf 8f6f 	isb	sy
 801310e:	e772      	b.n	8012ff6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013110:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013112:	f000 fa97 	bl	8013644 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013116:	f000 fd4b 	bl	8013bb0 <xTaskResumeAll>
 801311a:	e76c      	b.n	8012ff6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801311c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801311e:	f000 fa91 	bl	8013644 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013122:	f000 fd45 	bl	8013bb0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8013126:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8013128:	4618      	mov	r0, r3
 801312a:	3738      	adds	r7, #56	; 0x38
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}
 8013130:	e000ed04 	.word	0xe000ed04

08013134 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8013134:	b580      	push	{r7, lr}
 8013136:	b08e      	sub	sp, #56	; 0x38
 8013138:	af00      	add	r7, sp, #0
 801313a:	60f8      	str	r0, [r7, #12]
 801313c:	60b9      	str	r1, [r7, #8]
 801313e:	607a      	str	r2, [r7, #4]
 8013140:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013148:	2b00      	cmp	r3, #0
 801314a:	d10a      	bne.n	8013162 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801314c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013150:	f383 8811 	msr	BASEPRI, r3
 8013154:	f3bf 8f6f 	isb	sy
 8013158:	f3bf 8f4f 	dsb	sy
 801315c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801315e:	bf00      	nop
 8013160:	e7fe      	b.n	8013160 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013162:	68bb      	ldr	r3, [r7, #8]
 8013164:	2b00      	cmp	r3, #0
 8013166:	d103      	bne.n	8013170 <xQueueGenericSendFromISR+0x3c>
 8013168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801316c:	2b00      	cmp	r3, #0
 801316e:	d101      	bne.n	8013174 <xQueueGenericSendFromISR+0x40>
 8013170:	2301      	movs	r3, #1
 8013172:	e000      	b.n	8013176 <xQueueGenericSendFromISR+0x42>
 8013174:	2300      	movs	r3, #0
 8013176:	2b00      	cmp	r3, #0
 8013178:	d10a      	bne.n	8013190 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801317a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801317e:	f383 8811 	msr	BASEPRI, r3
 8013182:	f3bf 8f6f 	isb	sy
 8013186:	f3bf 8f4f 	dsb	sy
 801318a:	623b      	str	r3, [r7, #32]
}
 801318c:	bf00      	nop
 801318e:	e7fe      	b.n	801318e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013190:	683b      	ldr	r3, [r7, #0]
 8013192:	2b02      	cmp	r3, #2
 8013194:	d103      	bne.n	801319e <xQueueGenericSendFromISR+0x6a>
 8013196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801319a:	2b01      	cmp	r3, #1
 801319c:	d101      	bne.n	80131a2 <xQueueGenericSendFromISR+0x6e>
 801319e:	2301      	movs	r3, #1
 80131a0:	e000      	b.n	80131a4 <xQueueGenericSendFromISR+0x70>
 80131a2:	2300      	movs	r3, #0
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d10a      	bne.n	80131be <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80131a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131ac:	f383 8811 	msr	BASEPRI, r3
 80131b0:	f3bf 8f6f 	isb	sy
 80131b4:	f3bf 8f4f 	dsb	sy
 80131b8:	61fb      	str	r3, [r7, #28]
}
 80131ba:	bf00      	nop
 80131bc:	e7fe      	b.n	80131bc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80131be:	f001 fd8b 	bl	8014cd8 <vPortValidateInterruptPriority>
	__asm volatile
 80131c2:	f3ef 8211 	mrs	r2, BASEPRI
 80131c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131ca:	f383 8811 	msr	BASEPRI, r3
 80131ce:	f3bf 8f6f 	isb	sy
 80131d2:	f3bf 8f4f 	dsb	sy
 80131d6:	61ba      	str	r2, [r7, #24]
 80131d8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80131da:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80131dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80131de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80131e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80131e6:	429a      	cmp	r2, r3
 80131e8:	d302      	bcc.n	80131f0 <xQueueGenericSendFromISR+0xbc>
 80131ea:	683b      	ldr	r3, [r7, #0]
 80131ec:	2b02      	cmp	r3, #2
 80131ee:	d12c      	bne.n	801324a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80131f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80131f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80131f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80131fa:	683a      	ldr	r2, [r7, #0]
 80131fc:	68b9      	ldr	r1, [r7, #8]
 80131fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013200:	f000 f990 	bl	8013524 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013204:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8013208:	f1b3 3fff 	cmp.w	r3, #4294967295
 801320c:	d112      	bne.n	8013234 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801320e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013212:	2b00      	cmp	r3, #0
 8013214:	d016      	beq.n	8013244 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013218:	3324      	adds	r3, #36	; 0x24
 801321a:	4618      	mov	r0, r3
 801321c:	f000 fe9c 	bl	8013f58 <xTaskRemoveFromEventList>
 8013220:	4603      	mov	r3, r0
 8013222:	2b00      	cmp	r3, #0
 8013224:	d00e      	beq.n	8013244 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	2b00      	cmp	r3, #0
 801322a:	d00b      	beq.n	8013244 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	2201      	movs	r2, #1
 8013230:	601a      	str	r2, [r3, #0]
 8013232:	e007      	b.n	8013244 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013234:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8013238:	3301      	adds	r3, #1
 801323a:	b2db      	uxtb	r3, r3
 801323c:	b25a      	sxtb	r2, r3
 801323e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013244:	2301      	movs	r3, #1
 8013246:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8013248:	e001      	b.n	801324e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801324a:	2300      	movs	r3, #0
 801324c:	637b      	str	r3, [r7, #52]	; 0x34
 801324e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013250:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013252:	693b      	ldr	r3, [r7, #16]
 8013254:	f383 8811 	msr	BASEPRI, r3
}
 8013258:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801325a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801325c:	4618      	mov	r0, r3
 801325e:	3738      	adds	r7, #56	; 0x38
 8013260:	46bd      	mov	sp, r7
 8013262:	bd80      	pop	{r7, pc}

08013264 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b08c      	sub	sp, #48	; 0x30
 8013268:	af00      	add	r7, sp, #0
 801326a:	60f8      	str	r0, [r7, #12]
 801326c:	60b9      	str	r1, [r7, #8]
 801326e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013270:	2300      	movs	r3, #0
 8013272:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013274:	68fb      	ldr	r3, [r7, #12]
 8013276:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801327a:	2b00      	cmp	r3, #0
 801327c:	d10a      	bne.n	8013294 <xQueueReceive+0x30>
	__asm volatile
 801327e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013282:	f383 8811 	msr	BASEPRI, r3
 8013286:	f3bf 8f6f 	isb	sy
 801328a:	f3bf 8f4f 	dsb	sy
 801328e:	623b      	str	r3, [r7, #32]
}
 8013290:	bf00      	nop
 8013292:	e7fe      	b.n	8013292 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013294:	68bb      	ldr	r3, [r7, #8]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d103      	bne.n	80132a2 <xQueueReceive+0x3e>
 801329a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d101      	bne.n	80132a6 <xQueueReceive+0x42>
 80132a2:	2301      	movs	r3, #1
 80132a4:	e000      	b.n	80132a8 <xQueueReceive+0x44>
 80132a6:	2300      	movs	r3, #0
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d10a      	bne.n	80132c2 <xQueueReceive+0x5e>
	__asm volatile
 80132ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132b0:	f383 8811 	msr	BASEPRI, r3
 80132b4:	f3bf 8f6f 	isb	sy
 80132b8:	f3bf 8f4f 	dsb	sy
 80132bc:	61fb      	str	r3, [r7, #28]
}
 80132be:	bf00      	nop
 80132c0:	e7fe      	b.n	80132c0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80132c2:	f001 f805 	bl	80142d0 <xTaskGetSchedulerState>
 80132c6:	4603      	mov	r3, r0
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d102      	bne.n	80132d2 <xQueueReceive+0x6e>
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d101      	bne.n	80132d6 <xQueueReceive+0x72>
 80132d2:	2301      	movs	r3, #1
 80132d4:	e000      	b.n	80132d8 <xQueueReceive+0x74>
 80132d6:	2300      	movs	r3, #0
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d10a      	bne.n	80132f2 <xQueueReceive+0x8e>
	__asm volatile
 80132dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132e0:	f383 8811 	msr	BASEPRI, r3
 80132e4:	f3bf 8f6f 	isb	sy
 80132e8:	f3bf 8f4f 	dsb	sy
 80132ec:	61bb      	str	r3, [r7, #24]
}
 80132ee:	bf00      	nop
 80132f0:	e7fe      	b.n	80132f0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80132f2:	f001 fc0f 	bl	8014b14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80132f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80132fa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80132fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d01f      	beq.n	8013342 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013302:	68b9      	ldr	r1, [r7, #8]
 8013304:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013306:	f000 f977 	bl	80135f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801330a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801330c:	1e5a      	subs	r2, r3, #1
 801330e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013310:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013314:	691b      	ldr	r3, [r3, #16]
 8013316:	2b00      	cmp	r3, #0
 8013318:	d00f      	beq.n	801333a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801331a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801331c:	3310      	adds	r3, #16
 801331e:	4618      	mov	r0, r3
 8013320:	f000 fe1a 	bl	8013f58 <xTaskRemoveFromEventList>
 8013324:	4603      	mov	r3, r0
 8013326:	2b00      	cmp	r3, #0
 8013328:	d007      	beq.n	801333a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801332a:	4b3d      	ldr	r3, [pc, #244]	; (8013420 <xQueueReceive+0x1bc>)
 801332c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013330:	601a      	str	r2, [r3, #0]
 8013332:	f3bf 8f4f 	dsb	sy
 8013336:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801333a:	f001 fc1b 	bl	8014b74 <vPortExitCritical>
				return pdPASS;
 801333e:	2301      	movs	r3, #1
 8013340:	e069      	b.n	8013416 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	2b00      	cmp	r3, #0
 8013346:	d103      	bne.n	8013350 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013348:	f001 fc14 	bl	8014b74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801334c:	2300      	movs	r3, #0
 801334e:	e062      	b.n	8013416 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013352:	2b00      	cmp	r3, #0
 8013354:	d106      	bne.n	8013364 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013356:	f107 0310 	add.w	r3, r7, #16
 801335a:	4618      	mov	r0, r3
 801335c:	f000 fe5e 	bl	801401c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013360:	2301      	movs	r3, #1
 8013362:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013364:	f001 fc06 	bl	8014b74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013368:	f000 fc14 	bl	8013b94 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801336c:	f001 fbd2 	bl	8014b14 <vPortEnterCritical>
 8013370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013372:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013376:	b25b      	sxtb	r3, r3
 8013378:	f1b3 3fff 	cmp.w	r3, #4294967295
 801337c:	d103      	bne.n	8013386 <xQueueReceive+0x122>
 801337e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013380:	2200      	movs	r2, #0
 8013382:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013388:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801338c:	b25b      	sxtb	r3, r3
 801338e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013392:	d103      	bne.n	801339c <xQueueReceive+0x138>
 8013394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013396:	2200      	movs	r2, #0
 8013398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801339c:	f001 fbea 	bl	8014b74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80133a0:	1d3a      	adds	r2, r7, #4
 80133a2:	f107 0310 	add.w	r3, r7, #16
 80133a6:	4611      	mov	r1, r2
 80133a8:	4618      	mov	r0, r3
 80133aa:	f000 fe4d 	bl	8014048 <xTaskCheckForTimeOut>
 80133ae:	4603      	mov	r3, r0
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d123      	bne.n	80133fc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80133b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80133b6:	f000 f997 	bl	80136e8 <prvIsQueueEmpty>
 80133ba:	4603      	mov	r3, r0
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d017      	beq.n	80133f0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80133c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133c2:	3324      	adds	r3, #36	; 0x24
 80133c4:	687a      	ldr	r2, [r7, #4]
 80133c6:	4611      	mov	r1, r2
 80133c8:	4618      	mov	r0, r3
 80133ca:	f000 fda1 	bl	8013f10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80133ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80133d0:	f000 f938 	bl	8013644 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80133d4:	f000 fbec 	bl	8013bb0 <xTaskResumeAll>
 80133d8:	4603      	mov	r3, r0
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d189      	bne.n	80132f2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80133de:	4b10      	ldr	r3, [pc, #64]	; (8013420 <xQueueReceive+0x1bc>)
 80133e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80133e4:	601a      	str	r2, [r3, #0]
 80133e6:	f3bf 8f4f 	dsb	sy
 80133ea:	f3bf 8f6f 	isb	sy
 80133ee:	e780      	b.n	80132f2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80133f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80133f2:	f000 f927 	bl	8013644 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80133f6:	f000 fbdb 	bl	8013bb0 <xTaskResumeAll>
 80133fa:	e77a      	b.n	80132f2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80133fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80133fe:	f000 f921 	bl	8013644 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013402:	f000 fbd5 	bl	8013bb0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013406:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013408:	f000 f96e 	bl	80136e8 <prvIsQueueEmpty>
 801340c:	4603      	mov	r3, r0
 801340e:	2b00      	cmp	r3, #0
 8013410:	f43f af6f 	beq.w	80132f2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013414:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013416:	4618      	mov	r0, r3
 8013418:	3730      	adds	r7, #48	; 0x30
 801341a:	46bd      	mov	sp, r7
 801341c:	bd80      	pop	{r7, pc}
 801341e:	bf00      	nop
 8013420:	e000ed04 	.word	0xe000ed04

08013424 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013424:	b580      	push	{r7, lr}
 8013426:	b08e      	sub	sp, #56	; 0x38
 8013428:	af00      	add	r7, sp, #0
 801342a:	60f8      	str	r0, [r7, #12]
 801342c:	60b9      	str	r1, [r7, #8]
 801342e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013436:	2b00      	cmp	r3, #0
 8013438:	d10a      	bne.n	8013450 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801343a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801343e:	f383 8811 	msr	BASEPRI, r3
 8013442:	f3bf 8f6f 	isb	sy
 8013446:	f3bf 8f4f 	dsb	sy
 801344a:	623b      	str	r3, [r7, #32]
}
 801344c:	bf00      	nop
 801344e:	e7fe      	b.n	801344e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013450:	68bb      	ldr	r3, [r7, #8]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d103      	bne.n	801345e <xQueueReceiveFromISR+0x3a>
 8013456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801345a:	2b00      	cmp	r3, #0
 801345c:	d101      	bne.n	8013462 <xQueueReceiveFromISR+0x3e>
 801345e:	2301      	movs	r3, #1
 8013460:	e000      	b.n	8013464 <xQueueReceiveFromISR+0x40>
 8013462:	2300      	movs	r3, #0
 8013464:	2b00      	cmp	r3, #0
 8013466:	d10a      	bne.n	801347e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8013468:	f04f 0350 	mov.w	r3, #80	; 0x50
 801346c:	f383 8811 	msr	BASEPRI, r3
 8013470:	f3bf 8f6f 	isb	sy
 8013474:	f3bf 8f4f 	dsb	sy
 8013478:	61fb      	str	r3, [r7, #28]
}
 801347a:	bf00      	nop
 801347c:	e7fe      	b.n	801347c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801347e:	f001 fc2b 	bl	8014cd8 <vPortValidateInterruptPriority>
	__asm volatile
 8013482:	f3ef 8211 	mrs	r2, BASEPRI
 8013486:	f04f 0350 	mov.w	r3, #80	; 0x50
 801348a:	f383 8811 	msr	BASEPRI, r3
 801348e:	f3bf 8f6f 	isb	sy
 8013492:	f3bf 8f4f 	dsb	sy
 8013496:	61ba      	str	r2, [r7, #24]
 8013498:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801349a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801349c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801349e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80134a2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80134a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d02f      	beq.n	801350a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80134aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80134b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80134b4:	68b9      	ldr	r1, [r7, #8]
 80134b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80134b8:	f000 f89e 	bl	80135f8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80134bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134be:	1e5a      	subs	r2, r3, #1
 80134c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134c2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80134c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80134c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80134cc:	d112      	bne.n	80134f4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80134ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134d0:	691b      	ldr	r3, [r3, #16]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d016      	beq.n	8013504 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80134d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134d8:	3310      	adds	r3, #16
 80134da:	4618      	mov	r0, r3
 80134dc:	f000 fd3c 	bl	8013f58 <xTaskRemoveFromEventList>
 80134e0:	4603      	mov	r3, r0
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d00e      	beq.n	8013504 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d00b      	beq.n	8013504 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	2201      	movs	r2, #1
 80134f0:	601a      	str	r2, [r3, #0]
 80134f2:	e007      	b.n	8013504 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80134f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80134f8:	3301      	adds	r3, #1
 80134fa:	b2db      	uxtb	r3, r3
 80134fc:	b25a      	sxtb	r2, r3
 80134fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8013504:	2301      	movs	r3, #1
 8013506:	637b      	str	r3, [r7, #52]	; 0x34
 8013508:	e001      	b.n	801350e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801350a:	2300      	movs	r3, #0
 801350c:	637b      	str	r3, [r7, #52]	; 0x34
 801350e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013510:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013512:	693b      	ldr	r3, [r7, #16]
 8013514:	f383 8811 	msr	BASEPRI, r3
}
 8013518:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801351a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801351c:	4618      	mov	r0, r3
 801351e:	3738      	adds	r7, #56	; 0x38
 8013520:	46bd      	mov	sp, r7
 8013522:	bd80      	pop	{r7, pc}

08013524 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013524:	b580      	push	{r7, lr}
 8013526:	b086      	sub	sp, #24
 8013528:	af00      	add	r7, sp, #0
 801352a:	60f8      	str	r0, [r7, #12]
 801352c:	60b9      	str	r1, [r7, #8]
 801352e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013530:	2300      	movs	r3, #0
 8013532:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013538:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801353e:	2b00      	cmp	r3, #0
 8013540:	d10d      	bne.n	801355e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	681b      	ldr	r3, [r3, #0]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d14d      	bne.n	80135e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	689b      	ldr	r3, [r3, #8]
 801354e:	4618      	mov	r0, r3
 8013550:	f000 fedc 	bl	801430c <xTaskPriorityDisinherit>
 8013554:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	2200      	movs	r2, #0
 801355a:	609a      	str	r2, [r3, #8]
 801355c:	e043      	b.n	80135e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d119      	bne.n	8013598 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	6858      	ldr	r0, [r3, #4]
 8013568:	68fb      	ldr	r3, [r7, #12]
 801356a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801356c:	461a      	mov	r2, r3
 801356e:	68b9      	ldr	r1, [r7, #8]
 8013570:	f002 fb5e 	bl	8015c30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	685a      	ldr	r2, [r3, #4]
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801357c:	441a      	add	r2, r3
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	685a      	ldr	r2, [r3, #4]
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	689b      	ldr	r3, [r3, #8]
 801358a:	429a      	cmp	r2, r3
 801358c:	d32b      	bcc.n	80135e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801358e:	68fb      	ldr	r3, [r7, #12]
 8013590:	681a      	ldr	r2, [r3, #0]
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	605a      	str	r2, [r3, #4]
 8013596:	e026      	b.n	80135e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	68d8      	ldr	r0, [r3, #12]
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80135a0:	461a      	mov	r2, r3
 80135a2:	68b9      	ldr	r1, [r7, #8]
 80135a4:	f002 fb44 	bl	8015c30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	68da      	ldr	r2, [r3, #12]
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80135b0:	425b      	negs	r3, r3
 80135b2:	441a      	add	r2, r3
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	68da      	ldr	r2, [r3, #12]
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	429a      	cmp	r2, r3
 80135c2:	d207      	bcs.n	80135d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	689a      	ldr	r2, [r3, #8]
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80135cc:	425b      	negs	r3, r3
 80135ce:	441a      	add	r2, r3
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	2b02      	cmp	r3, #2
 80135d8:	d105      	bne.n	80135e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80135da:	693b      	ldr	r3, [r7, #16]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d002      	beq.n	80135e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80135e0:	693b      	ldr	r3, [r7, #16]
 80135e2:	3b01      	subs	r3, #1
 80135e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80135e6:	693b      	ldr	r3, [r7, #16]
 80135e8:	1c5a      	adds	r2, r3, #1
 80135ea:	68fb      	ldr	r3, [r7, #12]
 80135ec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80135ee:	697b      	ldr	r3, [r7, #20]
}
 80135f0:	4618      	mov	r0, r3
 80135f2:	3718      	adds	r7, #24
 80135f4:	46bd      	mov	sp, r7
 80135f6:	bd80      	pop	{r7, pc}

080135f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80135f8:	b580      	push	{r7, lr}
 80135fa:	b082      	sub	sp, #8
 80135fc:	af00      	add	r7, sp, #0
 80135fe:	6078      	str	r0, [r7, #4]
 8013600:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013606:	2b00      	cmp	r3, #0
 8013608:	d018      	beq.n	801363c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	68da      	ldr	r2, [r3, #12]
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013612:	441a      	add	r2, r3
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	68da      	ldr	r2, [r3, #12]
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	689b      	ldr	r3, [r3, #8]
 8013620:	429a      	cmp	r2, r3
 8013622:	d303      	bcc.n	801362c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	681a      	ldr	r2, [r3, #0]
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	68d9      	ldr	r1, [r3, #12]
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013634:	461a      	mov	r2, r3
 8013636:	6838      	ldr	r0, [r7, #0]
 8013638:	f002 fafa 	bl	8015c30 <memcpy>
	}
}
 801363c:	bf00      	nop
 801363e:	3708      	adds	r7, #8
 8013640:	46bd      	mov	sp, r7
 8013642:	bd80      	pop	{r7, pc}

08013644 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013644:	b580      	push	{r7, lr}
 8013646:	b084      	sub	sp, #16
 8013648:	af00      	add	r7, sp, #0
 801364a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801364c:	f001 fa62 	bl	8014b14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013656:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013658:	e011      	b.n	801367e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801365e:	2b00      	cmp	r3, #0
 8013660:	d012      	beq.n	8013688 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	3324      	adds	r3, #36	; 0x24
 8013666:	4618      	mov	r0, r3
 8013668:	f000 fc76 	bl	8013f58 <xTaskRemoveFromEventList>
 801366c:	4603      	mov	r3, r0
 801366e:	2b00      	cmp	r3, #0
 8013670:	d001      	beq.n	8013676 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013672:	f000 fd4b 	bl	801410c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013676:	7bfb      	ldrb	r3, [r7, #15]
 8013678:	3b01      	subs	r3, #1
 801367a:	b2db      	uxtb	r3, r3
 801367c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801367e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013682:	2b00      	cmp	r3, #0
 8013684:	dce9      	bgt.n	801365a <prvUnlockQueue+0x16>
 8013686:	e000      	b.n	801368a <prvUnlockQueue+0x46>
					break;
 8013688:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	22ff      	movs	r2, #255	; 0xff
 801368e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013692:	f001 fa6f 	bl	8014b74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013696:	f001 fa3d 	bl	8014b14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80136a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80136a2:	e011      	b.n	80136c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	691b      	ldr	r3, [r3, #16]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d012      	beq.n	80136d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	3310      	adds	r3, #16
 80136b0:	4618      	mov	r0, r3
 80136b2:	f000 fc51 	bl	8013f58 <xTaskRemoveFromEventList>
 80136b6:	4603      	mov	r3, r0
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d001      	beq.n	80136c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80136bc:	f000 fd26 	bl	801410c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80136c0:	7bbb      	ldrb	r3, [r7, #14]
 80136c2:	3b01      	subs	r3, #1
 80136c4:	b2db      	uxtb	r3, r3
 80136c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80136c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	dce9      	bgt.n	80136a4 <prvUnlockQueue+0x60>
 80136d0:	e000      	b.n	80136d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80136d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	22ff      	movs	r2, #255	; 0xff
 80136d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80136dc:	f001 fa4a 	bl	8014b74 <vPortExitCritical>
}
 80136e0:	bf00      	nop
 80136e2:	3710      	adds	r7, #16
 80136e4:	46bd      	mov	sp, r7
 80136e6:	bd80      	pop	{r7, pc}

080136e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80136e8:	b580      	push	{r7, lr}
 80136ea:	b084      	sub	sp, #16
 80136ec:	af00      	add	r7, sp, #0
 80136ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80136f0:	f001 fa10 	bl	8014b14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d102      	bne.n	8013702 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80136fc:	2301      	movs	r3, #1
 80136fe:	60fb      	str	r3, [r7, #12]
 8013700:	e001      	b.n	8013706 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013702:	2300      	movs	r3, #0
 8013704:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013706:	f001 fa35 	bl	8014b74 <vPortExitCritical>

	return xReturn;
 801370a:	68fb      	ldr	r3, [r7, #12]
}
 801370c:	4618      	mov	r0, r3
 801370e:	3710      	adds	r7, #16
 8013710:	46bd      	mov	sp, r7
 8013712:	bd80      	pop	{r7, pc}

08013714 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013714:	b580      	push	{r7, lr}
 8013716:	b084      	sub	sp, #16
 8013718:	af00      	add	r7, sp, #0
 801371a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801371c:	f001 f9fa 	bl	8014b14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013728:	429a      	cmp	r2, r3
 801372a:	d102      	bne.n	8013732 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801372c:	2301      	movs	r3, #1
 801372e:	60fb      	str	r3, [r7, #12]
 8013730:	e001      	b.n	8013736 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013732:	2300      	movs	r3, #0
 8013734:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013736:	f001 fa1d 	bl	8014b74 <vPortExitCritical>

	return xReturn;
 801373a:	68fb      	ldr	r3, [r7, #12]
}
 801373c:	4618      	mov	r0, r3
 801373e:	3710      	adds	r7, #16
 8013740:	46bd      	mov	sp, r7
 8013742:	bd80      	pop	{r7, pc}

08013744 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013744:	b580      	push	{r7, lr}
 8013746:	b08e      	sub	sp, #56	; 0x38
 8013748:	af04      	add	r7, sp, #16
 801374a:	60f8      	str	r0, [r7, #12]
 801374c:	60b9      	str	r1, [r7, #8]
 801374e:	607a      	str	r2, [r7, #4]
 8013750:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013754:	2b00      	cmp	r3, #0
 8013756:	d10a      	bne.n	801376e <xTaskCreateStatic+0x2a>
	__asm volatile
 8013758:	f04f 0350 	mov.w	r3, #80	; 0x50
 801375c:	f383 8811 	msr	BASEPRI, r3
 8013760:	f3bf 8f6f 	isb	sy
 8013764:	f3bf 8f4f 	dsb	sy
 8013768:	623b      	str	r3, [r7, #32]
}
 801376a:	bf00      	nop
 801376c:	e7fe      	b.n	801376c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801376e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013770:	2b00      	cmp	r3, #0
 8013772:	d10a      	bne.n	801378a <xTaskCreateStatic+0x46>
	__asm volatile
 8013774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013778:	f383 8811 	msr	BASEPRI, r3
 801377c:	f3bf 8f6f 	isb	sy
 8013780:	f3bf 8f4f 	dsb	sy
 8013784:	61fb      	str	r3, [r7, #28]
}
 8013786:	bf00      	nop
 8013788:	e7fe      	b.n	8013788 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801378a:	2354      	movs	r3, #84	; 0x54
 801378c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801378e:	693b      	ldr	r3, [r7, #16]
 8013790:	2b54      	cmp	r3, #84	; 0x54
 8013792:	d00a      	beq.n	80137aa <xTaskCreateStatic+0x66>
	__asm volatile
 8013794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013798:	f383 8811 	msr	BASEPRI, r3
 801379c:	f3bf 8f6f 	isb	sy
 80137a0:	f3bf 8f4f 	dsb	sy
 80137a4:	61bb      	str	r3, [r7, #24]
}
 80137a6:	bf00      	nop
 80137a8:	e7fe      	b.n	80137a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80137aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80137ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d01e      	beq.n	80137f0 <xTaskCreateStatic+0xac>
 80137b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d01b      	beq.n	80137f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80137b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80137ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80137bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80137c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80137c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137c4:	2202      	movs	r2, #2
 80137c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80137ca:	2300      	movs	r3, #0
 80137cc:	9303      	str	r3, [sp, #12]
 80137ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137d0:	9302      	str	r3, [sp, #8]
 80137d2:	f107 0314 	add.w	r3, r7, #20
 80137d6:	9301      	str	r3, [sp, #4]
 80137d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137da:	9300      	str	r3, [sp, #0]
 80137dc:	683b      	ldr	r3, [r7, #0]
 80137de:	687a      	ldr	r2, [r7, #4]
 80137e0:	68b9      	ldr	r1, [r7, #8]
 80137e2:	68f8      	ldr	r0, [r7, #12]
 80137e4:	f000 f850 	bl	8013888 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80137e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80137ea:	f000 f8d5 	bl	8013998 <prvAddNewTaskToReadyList>
 80137ee:	e001      	b.n	80137f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80137f0:	2300      	movs	r3, #0
 80137f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80137f4:	697b      	ldr	r3, [r7, #20]
	}
 80137f6:	4618      	mov	r0, r3
 80137f8:	3728      	adds	r7, #40	; 0x28
 80137fa:	46bd      	mov	sp, r7
 80137fc:	bd80      	pop	{r7, pc}

080137fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80137fe:	b580      	push	{r7, lr}
 8013800:	b08c      	sub	sp, #48	; 0x30
 8013802:	af04      	add	r7, sp, #16
 8013804:	60f8      	str	r0, [r7, #12]
 8013806:	60b9      	str	r1, [r7, #8]
 8013808:	603b      	str	r3, [r7, #0]
 801380a:	4613      	mov	r3, r2
 801380c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801380e:	88fb      	ldrh	r3, [r7, #6]
 8013810:	009b      	lsls	r3, r3, #2
 8013812:	4618      	mov	r0, r3
 8013814:	f001 faa0 	bl	8014d58 <pvPortMalloc>
 8013818:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801381a:	697b      	ldr	r3, [r7, #20]
 801381c:	2b00      	cmp	r3, #0
 801381e:	d00e      	beq.n	801383e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013820:	2054      	movs	r0, #84	; 0x54
 8013822:	f001 fa99 	bl	8014d58 <pvPortMalloc>
 8013826:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8013828:	69fb      	ldr	r3, [r7, #28]
 801382a:	2b00      	cmp	r3, #0
 801382c:	d003      	beq.n	8013836 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801382e:	69fb      	ldr	r3, [r7, #28]
 8013830:	697a      	ldr	r2, [r7, #20]
 8013832:	631a      	str	r2, [r3, #48]	; 0x30
 8013834:	e005      	b.n	8013842 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8013836:	6978      	ldr	r0, [r7, #20]
 8013838:	f001 fb52 	bl	8014ee0 <vPortFree>
 801383c:	e001      	b.n	8013842 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801383e:	2300      	movs	r3, #0
 8013840:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013842:	69fb      	ldr	r3, [r7, #28]
 8013844:	2b00      	cmp	r3, #0
 8013846:	d017      	beq.n	8013878 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013848:	69fb      	ldr	r3, [r7, #28]
 801384a:	2200      	movs	r2, #0
 801384c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013850:	88fa      	ldrh	r2, [r7, #6]
 8013852:	2300      	movs	r3, #0
 8013854:	9303      	str	r3, [sp, #12]
 8013856:	69fb      	ldr	r3, [r7, #28]
 8013858:	9302      	str	r3, [sp, #8]
 801385a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801385c:	9301      	str	r3, [sp, #4]
 801385e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013860:	9300      	str	r3, [sp, #0]
 8013862:	683b      	ldr	r3, [r7, #0]
 8013864:	68b9      	ldr	r1, [r7, #8]
 8013866:	68f8      	ldr	r0, [r7, #12]
 8013868:	f000 f80e 	bl	8013888 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801386c:	69f8      	ldr	r0, [r7, #28]
 801386e:	f000 f893 	bl	8013998 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013872:	2301      	movs	r3, #1
 8013874:	61bb      	str	r3, [r7, #24]
 8013876:	e002      	b.n	801387e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013878:	f04f 33ff 	mov.w	r3, #4294967295
 801387c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801387e:	69bb      	ldr	r3, [r7, #24]
	}
 8013880:	4618      	mov	r0, r3
 8013882:	3720      	adds	r7, #32
 8013884:	46bd      	mov	sp, r7
 8013886:	bd80      	pop	{r7, pc}

08013888 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8013888:	b580      	push	{r7, lr}
 801388a:	b088      	sub	sp, #32
 801388c:	af00      	add	r7, sp, #0
 801388e:	60f8      	str	r0, [r7, #12]
 8013890:	60b9      	str	r1, [r7, #8]
 8013892:	607a      	str	r2, [r7, #4]
 8013894:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80138a0:	3b01      	subs	r3, #1
 80138a2:	009b      	lsls	r3, r3, #2
 80138a4:	4413      	add	r3, r2
 80138a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80138a8:	69bb      	ldr	r3, [r7, #24]
 80138aa:	f023 0307 	bic.w	r3, r3, #7
 80138ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80138b0:	69bb      	ldr	r3, [r7, #24]
 80138b2:	f003 0307 	and.w	r3, r3, #7
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d00a      	beq.n	80138d0 <prvInitialiseNewTask+0x48>
	__asm volatile
 80138ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138be:	f383 8811 	msr	BASEPRI, r3
 80138c2:	f3bf 8f6f 	isb	sy
 80138c6:	f3bf 8f4f 	dsb	sy
 80138ca:	617b      	str	r3, [r7, #20]
}
 80138cc:	bf00      	nop
 80138ce:	e7fe      	b.n	80138ce <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80138d0:	68bb      	ldr	r3, [r7, #8]
 80138d2:	2b00      	cmp	r3, #0
 80138d4:	d01f      	beq.n	8013916 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80138d6:	2300      	movs	r3, #0
 80138d8:	61fb      	str	r3, [r7, #28]
 80138da:	e012      	b.n	8013902 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80138dc:	68ba      	ldr	r2, [r7, #8]
 80138de:	69fb      	ldr	r3, [r7, #28]
 80138e0:	4413      	add	r3, r2
 80138e2:	7819      	ldrb	r1, [r3, #0]
 80138e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80138e6:	69fb      	ldr	r3, [r7, #28]
 80138e8:	4413      	add	r3, r2
 80138ea:	3334      	adds	r3, #52	; 0x34
 80138ec:	460a      	mov	r2, r1
 80138ee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80138f0:	68ba      	ldr	r2, [r7, #8]
 80138f2:	69fb      	ldr	r3, [r7, #28]
 80138f4:	4413      	add	r3, r2
 80138f6:	781b      	ldrb	r3, [r3, #0]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d006      	beq.n	801390a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80138fc:	69fb      	ldr	r3, [r7, #28]
 80138fe:	3301      	adds	r3, #1
 8013900:	61fb      	str	r3, [r7, #28]
 8013902:	69fb      	ldr	r3, [r7, #28]
 8013904:	2b0f      	cmp	r3, #15
 8013906:	d9e9      	bls.n	80138dc <prvInitialiseNewTask+0x54>
 8013908:	e000      	b.n	801390c <prvInitialiseNewTask+0x84>
			{
				break;
 801390a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801390c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801390e:	2200      	movs	r2, #0
 8013910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013914:	e003      	b.n	801391e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013918:	2200      	movs	r2, #0
 801391a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801391e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013920:	2b06      	cmp	r3, #6
 8013922:	d901      	bls.n	8013928 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8013924:	2306      	movs	r3, #6
 8013926:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801392a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801392c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801392e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013930:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013932:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8013934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013936:	2200      	movs	r2, #0
 8013938:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801393a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801393c:	3304      	adds	r3, #4
 801393e:	4618      	mov	r0, r3
 8013940:	f7ff f8d9 	bl	8012af6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013946:	3318      	adds	r3, #24
 8013948:	4618      	mov	r0, r3
 801394a:	f7ff f8d4 	bl	8012af6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801394e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013952:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013956:	f1c3 0207 	rsb	r2, r3, #7
 801395a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801395c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801395e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013962:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013966:	2200      	movs	r2, #0
 8013968:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801396a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801396c:	2200      	movs	r2, #0
 801396e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013972:	683a      	ldr	r2, [r7, #0]
 8013974:	68f9      	ldr	r1, [r7, #12]
 8013976:	69b8      	ldr	r0, [r7, #24]
 8013978:	f000 ff9e 	bl	80148b8 <pxPortInitialiseStack>
 801397c:	4602      	mov	r2, r0
 801397e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013980:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013984:	2b00      	cmp	r3, #0
 8013986:	d002      	beq.n	801398e <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801398a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801398c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801398e:	bf00      	nop
 8013990:	3720      	adds	r7, #32
 8013992:	46bd      	mov	sp, r7
 8013994:	bd80      	pop	{r7, pc}
	...

08013998 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013998:	b580      	push	{r7, lr}
 801399a:	b082      	sub	sp, #8
 801399c:	af00      	add	r7, sp, #0
 801399e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80139a0:	f001 f8b8 	bl	8014b14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80139a4:	4b2a      	ldr	r3, [pc, #168]	; (8013a50 <prvAddNewTaskToReadyList+0xb8>)
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	3301      	adds	r3, #1
 80139aa:	4a29      	ldr	r2, [pc, #164]	; (8013a50 <prvAddNewTaskToReadyList+0xb8>)
 80139ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80139ae:	4b29      	ldr	r3, [pc, #164]	; (8013a54 <prvAddNewTaskToReadyList+0xbc>)
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d109      	bne.n	80139ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80139b6:	4a27      	ldr	r2, [pc, #156]	; (8013a54 <prvAddNewTaskToReadyList+0xbc>)
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80139bc:	4b24      	ldr	r3, [pc, #144]	; (8013a50 <prvAddNewTaskToReadyList+0xb8>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	2b01      	cmp	r3, #1
 80139c2:	d110      	bne.n	80139e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80139c4:	f000 fbc6 	bl	8014154 <prvInitialiseTaskLists>
 80139c8:	e00d      	b.n	80139e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80139ca:	4b23      	ldr	r3, [pc, #140]	; (8013a58 <prvAddNewTaskToReadyList+0xc0>)
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d109      	bne.n	80139e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80139d2:	4b20      	ldr	r3, [pc, #128]	; (8013a54 <prvAddNewTaskToReadyList+0xbc>)
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80139dc:	429a      	cmp	r2, r3
 80139de:	d802      	bhi.n	80139e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80139e0:	4a1c      	ldr	r2, [pc, #112]	; (8013a54 <prvAddNewTaskToReadyList+0xbc>)
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80139e6:	4b1d      	ldr	r3, [pc, #116]	; (8013a5c <prvAddNewTaskToReadyList+0xc4>)
 80139e8:	681b      	ldr	r3, [r3, #0]
 80139ea:	3301      	adds	r3, #1
 80139ec:	4a1b      	ldr	r2, [pc, #108]	; (8013a5c <prvAddNewTaskToReadyList+0xc4>)
 80139ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80139f4:	2201      	movs	r2, #1
 80139f6:	409a      	lsls	r2, r3
 80139f8:	4b19      	ldr	r3, [pc, #100]	; (8013a60 <prvAddNewTaskToReadyList+0xc8>)
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	4313      	orrs	r3, r2
 80139fe:	4a18      	ldr	r2, [pc, #96]	; (8013a60 <prvAddNewTaskToReadyList+0xc8>)
 8013a00:	6013      	str	r3, [r2, #0]
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013a06:	4613      	mov	r3, r2
 8013a08:	009b      	lsls	r3, r3, #2
 8013a0a:	4413      	add	r3, r2
 8013a0c:	009b      	lsls	r3, r3, #2
 8013a0e:	4a15      	ldr	r2, [pc, #84]	; (8013a64 <prvAddNewTaskToReadyList+0xcc>)
 8013a10:	441a      	add	r2, r3
 8013a12:	687b      	ldr	r3, [r7, #4]
 8013a14:	3304      	adds	r3, #4
 8013a16:	4619      	mov	r1, r3
 8013a18:	4610      	mov	r0, r2
 8013a1a:	f7ff f879 	bl	8012b10 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013a1e:	f001 f8a9 	bl	8014b74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013a22:	4b0d      	ldr	r3, [pc, #52]	; (8013a58 <prvAddNewTaskToReadyList+0xc0>)
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d00e      	beq.n	8013a48 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013a2a:	4b0a      	ldr	r3, [pc, #40]	; (8013a54 <prvAddNewTaskToReadyList+0xbc>)
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013a34:	429a      	cmp	r2, r3
 8013a36:	d207      	bcs.n	8013a48 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013a38:	4b0b      	ldr	r3, [pc, #44]	; (8013a68 <prvAddNewTaskToReadyList+0xd0>)
 8013a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a3e:	601a      	str	r2, [r3, #0]
 8013a40:	f3bf 8f4f 	dsb	sy
 8013a44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013a48:	bf00      	nop
 8013a4a:	3708      	adds	r7, #8
 8013a4c:	46bd      	mov	sp, r7
 8013a4e:	bd80      	pop	{r7, pc}
 8013a50:	2000110c 	.word	0x2000110c
 8013a54:	2000100c 	.word	0x2000100c
 8013a58:	20001118 	.word	0x20001118
 8013a5c:	20001128 	.word	0x20001128
 8013a60:	20001114 	.word	0x20001114
 8013a64:	20001010 	.word	0x20001010
 8013a68:	e000ed04 	.word	0xe000ed04

08013a6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013a6c:	b580      	push	{r7, lr}
 8013a6e:	b084      	sub	sp, #16
 8013a70:	af00      	add	r7, sp, #0
 8013a72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013a74:	2300      	movs	r3, #0
 8013a76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	d017      	beq.n	8013aae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013a7e:	4b13      	ldr	r3, [pc, #76]	; (8013acc <vTaskDelay+0x60>)
 8013a80:	681b      	ldr	r3, [r3, #0]
 8013a82:	2b00      	cmp	r3, #0
 8013a84:	d00a      	beq.n	8013a9c <vTaskDelay+0x30>
	__asm volatile
 8013a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a8a:	f383 8811 	msr	BASEPRI, r3
 8013a8e:	f3bf 8f6f 	isb	sy
 8013a92:	f3bf 8f4f 	dsb	sy
 8013a96:	60bb      	str	r3, [r7, #8]
}
 8013a98:	bf00      	nop
 8013a9a:	e7fe      	b.n	8013a9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013a9c:	f000 f87a 	bl	8013b94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013aa0:	2100      	movs	r1, #0
 8013aa2:	6878      	ldr	r0, [r7, #4]
 8013aa4:	f000 fea2 	bl	80147ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013aa8:	f000 f882 	bl	8013bb0 <xTaskResumeAll>
 8013aac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013aae:	68fb      	ldr	r3, [r7, #12]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d107      	bne.n	8013ac4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8013ab4:	4b06      	ldr	r3, [pc, #24]	; (8013ad0 <vTaskDelay+0x64>)
 8013ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013aba:	601a      	str	r2, [r3, #0]
 8013abc:	f3bf 8f4f 	dsb	sy
 8013ac0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013ac4:	bf00      	nop
 8013ac6:	3710      	adds	r7, #16
 8013ac8:	46bd      	mov	sp, r7
 8013aca:	bd80      	pop	{r7, pc}
 8013acc:	20001134 	.word	0x20001134
 8013ad0:	e000ed04 	.word	0xe000ed04

08013ad4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b08a      	sub	sp, #40	; 0x28
 8013ad8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013ada:	2300      	movs	r3, #0
 8013adc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013ade:	2300      	movs	r3, #0
 8013ae0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013ae2:	463a      	mov	r2, r7
 8013ae4:	1d39      	adds	r1, r7, #4
 8013ae6:	f107 0308 	add.w	r3, r7, #8
 8013aea:	4618      	mov	r0, r3
 8013aec:	f7ee f8b6 	bl	8001c5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013af0:	6839      	ldr	r1, [r7, #0]
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	68ba      	ldr	r2, [r7, #8]
 8013af6:	9202      	str	r2, [sp, #8]
 8013af8:	9301      	str	r3, [sp, #4]
 8013afa:	2300      	movs	r3, #0
 8013afc:	9300      	str	r3, [sp, #0]
 8013afe:	2300      	movs	r3, #0
 8013b00:	460a      	mov	r2, r1
 8013b02:	491e      	ldr	r1, [pc, #120]	; (8013b7c <vTaskStartScheduler+0xa8>)
 8013b04:	481e      	ldr	r0, [pc, #120]	; (8013b80 <vTaskStartScheduler+0xac>)
 8013b06:	f7ff fe1d 	bl	8013744 <xTaskCreateStatic>
 8013b0a:	4603      	mov	r3, r0
 8013b0c:	4a1d      	ldr	r2, [pc, #116]	; (8013b84 <vTaskStartScheduler+0xb0>)
 8013b0e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013b10:	4b1c      	ldr	r3, [pc, #112]	; (8013b84 <vTaskStartScheduler+0xb0>)
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d002      	beq.n	8013b1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013b18:	2301      	movs	r3, #1
 8013b1a:	617b      	str	r3, [r7, #20]
 8013b1c:	e001      	b.n	8013b22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013b1e:	2300      	movs	r3, #0
 8013b20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8013b22:	697b      	ldr	r3, [r7, #20]
 8013b24:	2b01      	cmp	r3, #1
 8013b26:	d116      	bne.n	8013b56 <vTaskStartScheduler+0x82>
	__asm volatile
 8013b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b2c:	f383 8811 	msr	BASEPRI, r3
 8013b30:	f3bf 8f6f 	isb	sy
 8013b34:	f3bf 8f4f 	dsb	sy
 8013b38:	613b      	str	r3, [r7, #16]
}
 8013b3a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8013b3c:	4b12      	ldr	r3, [pc, #72]	; (8013b88 <vTaskStartScheduler+0xb4>)
 8013b3e:	f04f 32ff 	mov.w	r2, #4294967295
 8013b42:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8013b44:	4b11      	ldr	r3, [pc, #68]	; (8013b8c <vTaskStartScheduler+0xb8>)
 8013b46:	2201      	movs	r2, #1
 8013b48:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8013b4a:	4b11      	ldr	r3, [pc, #68]	; (8013b90 <vTaskStartScheduler+0xbc>)
 8013b4c:	2200      	movs	r2, #0
 8013b4e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013b50:	f000 ff3e 	bl	80149d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013b54:	e00e      	b.n	8013b74 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013b56:	697b      	ldr	r3, [r7, #20]
 8013b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b5c:	d10a      	bne.n	8013b74 <vTaskStartScheduler+0xa0>
	__asm volatile
 8013b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b62:	f383 8811 	msr	BASEPRI, r3
 8013b66:	f3bf 8f6f 	isb	sy
 8013b6a:	f3bf 8f4f 	dsb	sy
 8013b6e:	60fb      	str	r3, [r7, #12]
}
 8013b70:	bf00      	nop
 8013b72:	e7fe      	b.n	8013b72 <vTaskStartScheduler+0x9e>
}
 8013b74:	bf00      	nop
 8013b76:	3718      	adds	r7, #24
 8013b78:	46bd      	mov	sp, r7
 8013b7a:	bd80      	pop	{r7, pc}
 8013b7c:	0801c11c 	.word	0x0801c11c
 8013b80:	08014125 	.word	0x08014125
 8013b84:	20001130 	.word	0x20001130
 8013b88:	2000112c 	.word	0x2000112c
 8013b8c:	20001118 	.word	0x20001118
 8013b90:	20001110 	.word	0x20001110

08013b94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013b94:	b480      	push	{r7}
 8013b96:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8013b98:	4b04      	ldr	r3, [pc, #16]	; (8013bac <vTaskSuspendAll+0x18>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	3301      	adds	r3, #1
 8013b9e:	4a03      	ldr	r2, [pc, #12]	; (8013bac <vTaskSuspendAll+0x18>)
 8013ba0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8013ba2:	bf00      	nop
 8013ba4:	46bd      	mov	sp, r7
 8013ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013baa:	4770      	bx	lr
 8013bac:	20001134 	.word	0x20001134

08013bb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013bb0:	b580      	push	{r7, lr}
 8013bb2:	b084      	sub	sp, #16
 8013bb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013bb6:	2300      	movs	r3, #0
 8013bb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013bba:	2300      	movs	r3, #0
 8013bbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013bbe:	4b41      	ldr	r3, [pc, #260]	; (8013cc4 <xTaskResumeAll+0x114>)
 8013bc0:	681b      	ldr	r3, [r3, #0]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d10a      	bne.n	8013bdc <xTaskResumeAll+0x2c>
	__asm volatile
 8013bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bca:	f383 8811 	msr	BASEPRI, r3
 8013bce:	f3bf 8f6f 	isb	sy
 8013bd2:	f3bf 8f4f 	dsb	sy
 8013bd6:	603b      	str	r3, [r7, #0]
}
 8013bd8:	bf00      	nop
 8013bda:	e7fe      	b.n	8013bda <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013bdc:	f000 ff9a 	bl	8014b14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8013be0:	4b38      	ldr	r3, [pc, #224]	; (8013cc4 <xTaskResumeAll+0x114>)
 8013be2:	681b      	ldr	r3, [r3, #0]
 8013be4:	3b01      	subs	r3, #1
 8013be6:	4a37      	ldr	r2, [pc, #220]	; (8013cc4 <xTaskResumeAll+0x114>)
 8013be8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013bea:	4b36      	ldr	r3, [pc, #216]	; (8013cc4 <xTaskResumeAll+0x114>)
 8013bec:	681b      	ldr	r3, [r3, #0]
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d161      	bne.n	8013cb6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8013bf2:	4b35      	ldr	r3, [pc, #212]	; (8013cc8 <xTaskResumeAll+0x118>)
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d05d      	beq.n	8013cb6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013bfa:	e02e      	b.n	8013c5a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013bfc:	4b33      	ldr	r3, [pc, #204]	; (8013ccc <xTaskResumeAll+0x11c>)
 8013bfe:	68db      	ldr	r3, [r3, #12]
 8013c00:	68db      	ldr	r3, [r3, #12]
 8013c02:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	3318      	adds	r3, #24
 8013c08:	4618      	mov	r0, r3
 8013c0a:	f7fe ffde 	bl	8012bca <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	3304      	adds	r3, #4
 8013c12:	4618      	mov	r0, r3
 8013c14:	f7fe ffd9 	bl	8012bca <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013c18:	68fb      	ldr	r3, [r7, #12]
 8013c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013c1c:	2201      	movs	r2, #1
 8013c1e:	409a      	lsls	r2, r3
 8013c20:	4b2b      	ldr	r3, [pc, #172]	; (8013cd0 <xTaskResumeAll+0x120>)
 8013c22:	681b      	ldr	r3, [r3, #0]
 8013c24:	4313      	orrs	r3, r2
 8013c26:	4a2a      	ldr	r2, [pc, #168]	; (8013cd0 <xTaskResumeAll+0x120>)
 8013c28:	6013      	str	r3, [r2, #0]
 8013c2a:	68fb      	ldr	r3, [r7, #12]
 8013c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013c2e:	4613      	mov	r3, r2
 8013c30:	009b      	lsls	r3, r3, #2
 8013c32:	4413      	add	r3, r2
 8013c34:	009b      	lsls	r3, r3, #2
 8013c36:	4a27      	ldr	r2, [pc, #156]	; (8013cd4 <xTaskResumeAll+0x124>)
 8013c38:	441a      	add	r2, r3
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	3304      	adds	r3, #4
 8013c3e:	4619      	mov	r1, r3
 8013c40:	4610      	mov	r0, r2
 8013c42:	f7fe ff65 	bl	8012b10 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013c46:	68fb      	ldr	r3, [r7, #12]
 8013c48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013c4a:	4b23      	ldr	r3, [pc, #140]	; (8013cd8 <xTaskResumeAll+0x128>)
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013c50:	429a      	cmp	r2, r3
 8013c52:	d302      	bcc.n	8013c5a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8013c54:	4b21      	ldr	r3, [pc, #132]	; (8013cdc <xTaskResumeAll+0x12c>)
 8013c56:	2201      	movs	r2, #1
 8013c58:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013c5a:	4b1c      	ldr	r3, [pc, #112]	; (8013ccc <xTaskResumeAll+0x11c>)
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d1cc      	bne.n	8013bfc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d001      	beq.n	8013c6c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013c68:	f000 fb12 	bl	8014290 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8013c6c:	4b1c      	ldr	r3, [pc, #112]	; (8013ce0 <xTaskResumeAll+0x130>)
 8013c6e:	681b      	ldr	r3, [r3, #0]
 8013c70:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d010      	beq.n	8013c9a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013c78:	f000 f836 	bl	8013ce8 <xTaskIncrementTick>
 8013c7c:	4603      	mov	r3, r0
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d002      	beq.n	8013c88 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8013c82:	4b16      	ldr	r3, [pc, #88]	; (8013cdc <xTaskResumeAll+0x12c>)
 8013c84:	2201      	movs	r2, #1
 8013c86:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	3b01      	subs	r3, #1
 8013c8c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	d1f1      	bne.n	8013c78 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8013c94:	4b12      	ldr	r3, [pc, #72]	; (8013ce0 <xTaskResumeAll+0x130>)
 8013c96:	2200      	movs	r2, #0
 8013c98:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013c9a:	4b10      	ldr	r3, [pc, #64]	; (8013cdc <xTaskResumeAll+0x12c>)
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d009      	beq.n	8013cb6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013ca2:	2301      	movs	r3, #1
 8013ca4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013ca6:	4b0f      	ldr	r3, [pc, #60]	; (8013ce4 <xTaskResumeAll+0x134>)
 8013ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013cac:	601a      	str	r2, [r3, #0]
 8013cae:	f3bf 8f4f 	dsb	sy
 8013cb2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013cb6:	f000 ff5d 	bl	8014b74 <vPortExitCritical>

	return xAlreadyYielded;
 8013cba:	68bb      	ldr	r3, [r7, #8]
}
 8013cbc:	4618      	mov	r0, r3
 8013cbe:	3710      	adds	r7, #16
 8013cc0:	46bd      	mov	sp, r7
 8013cc2:	bd80      	pop	{r7, pc}
 8013cc4:	20001134 	.word	0x20001134
 8013cc8:	2000110c 	.word	0x2000110c
 8013ccc:	200010cc 	.word	0x200010cc
 8013cd0:	20001114 	.word	0x20001114
 8013cd4:	20001010 	.word	0x20001010
 8013cd8:	2000100c 	.word	0x2000100c
 8013cdc:	20001120 	.word	0x20001120
 8013ce0:	2000111c 	.word	0x2000111c
 8013ce4:	e000ed04 	.word	0xe000ed04

08013ce8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013ce8:	b580      	push	{r7, lr}
 8013cea:	b086      	sub	sp, #24
 8013cec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013cee:	2300      	movs	r3, #0
 8013cf0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013cf2:	4b4e      	ldr	r3, [pc, #312]	; (8013e2c <xTaskIncrementTick+0x144>)
 8013cf4:	681b      	ldr	r3, [r3, #0]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	f040 8088 	bne.w	8013e0c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013cfc:	4b4c      	ldr	r3, [pc, #304]	; (8013e30 <xTaskIncrementTick+0x148>)
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	3301      	adds	r3, #1
 8013d02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013d04:	4a4a      	ldr	r2, [pc, #296]	; (8013e30 <xTaskIncrementTick+0x148>)
 8013d06:	693b      	ldr	r3, [r7, #16]
 8013d08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013d0a:	693b      	ldr	r3, [r7, #16]
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	d120      	bne.n	8013d52 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8013d10:	4b48      	ldr	r3, [pc, #288]	; (8013e34 <xTaskIncrementTick+0x14c>)
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d00a      	beq.n	8013d30 <xTaskIncrementTick+0x48>
	__asm volatile
 8013d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d1e:	f383 8811 	msr	BASEPRI, r3
 8013d22:	f3bf 8f6f 	isb	sy
 8013d26:	f3bf 8f4f 	dsb	sy
 8013d2a:	603b      	str	r3, [r7, #0]
}
 8013d2c:	bf00      	nop
 8013d2e:	e7fe      	b.n	8013d2e <xTaskIncrementTick+0x46>
 8013d30:	4b40      	ldr	r3, [pc, #256]	; (8013e34 <xTaskIncrementTick+0x14c>)
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	60fb      	str	r3, [r7, #12]
 8013d36:	4b40      	ldr	r3, [pc, #256]	; (8013e38 <xTaskIncrementTick+0x150>)
 8013d38:	681b      	ldr	r3, [r3, #0]
 8013d3a:	4a3e      	ldr	r2, [pc, #248]	; (8013e34 <xTaskIncrementTick+0x14c>)
 8013d3c:	6013      	str	r3, [r2, #0]
 8013d3e:	4a3e      	ldr	r2, [pc, #248]	; (8013e38 <xTaskIncrementTick+0x150>)
 8013d40:	68fb      	ldr	r3, [r7, #12]
 8013d42:	6013      	str	r3, [r2, #0]
 8013d44:	4b3d      	ldr	r3, [pc, #244]	; (8013e3c <xTaskIncrementTick+0x154>)
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	3301      	adds	r3, #1
 8013d4a:	4a3c      	ldr	r2, [pc, #240]	; (8013e3c <xTaskIncrementTick+0x154>)
 8013d4c:	6013      	str	r3, [r2, #0]
 8013d4e:	f000 fa9f 	bl	8014290 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013d52:	4b3b      	ldr	r3, [pc, #236]	; (8013e40 <xTaskIncrementTick+0x158>)
 8013d54:	681b      	ldr	r3, [r3, #0]
 8013d56:	693a      	ldr	r2, [r7, #16]
 8013d58:	429a      	cmp	r2, r3
 8013d5a:	d348      	bcc.n	8013dee <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013d5c:	4b35      	ldr	r3, [pc, #212]	; (8013e34 <xTaskIncrementTick+0x14c>)
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	681b      	ldr	r3, [r3, #0]
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	d104      	bne.n	8013d70 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013d66:	4b36      	ldr	r3, [pc, #216]	; (8013e40 <xTaskIncrementTick+0x158>)
 8013d68:	f04f 32ff 	mov.w	r2, #4294967295
 8013d6c:	601a      	str	r2, [r3, #0]
					break;
 8013d6e:	e03e      	b.n	8013dee <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d70:	4b30      	ldr	r3, [pc, #192]	; (8013e34 <xTaskIncrementTick+0x14c>)
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	68db      	ldr	r3, [r3, #12]
 8013d76:	68db      	ldr	r3, [r3, #12]
 8013d78:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013d7a:	68bb      	ldr	r3, [r7, #8]
 8013d7c:	685b      	ldr	r3, [r3, #4]
 8013d7e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013d80:	693a      	ldr	r2, [r7, #16]
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	429a      	cmp	r2, r3
 8013d86:	d203      	bcs.n	8013d90 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013d88:	4a2d      	ldr	r2, [pc, #180]	; (8013e40 <xTaskIncrementTick+0x158>)
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013d8e:	e02e      	b.n	8013dee <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013d90:	68bb      	ldr	r3, [r7, #8]
 8013d92:	3304      	adds	r3, #4
 8013d94:	4618      	mov	r0, r3
 8013d96:	f7fe ff18 	bl	8012bca <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013d9a:	68bb      	ldr	r3, [r7, #8]
 8013d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d004      	beq.n	8013dac <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013da2:	68bb      	ldr	r3, [r7, #8]
 8013da4:	3318      	adds	r3, #24
 8013da6:	4618      	mov	r0, r3
 8013da8:	f7fe ff0f 	bl	8012bca <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013dac:	68bb      	ldr	r3, [r7, #8]
 8013dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013db0:	2201      	movs	r2, #1
 8013db2:	409a      	lsls	r2, r3
 8013db4:	4b23      	ldr	r3, [pc, #140]	; (8013e44 <xTaskIncrementTick+0x15c>)
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	4313      	orrs	r3, r2
 8013dba:	4a22      	ldr	r2, [pc, #136]	; (8013e44 <xTaskIncrementTick+0x15c>)
 8013dbc:	6013      	str	r3, [r2, #0]
 8013dbe:	68bb      	ldr	r3, [r7, #8]
 8013dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013dc2:	4613      	mov	r3, r2
 8013dc4:	009b      	lsls	r3, r3, #2
 8013dc6:	4413      	add	r3, r2
 8013dc8:	009b      	lsls	r3, r3, #2
 8013dca:	4a1f      	ldr	r2, [pc, #124]	; (8013e48 <xTaskIncrementTick+0x160>)
 8013dcc:	441a      	add	r2, r3
 8013dce:	68bb      	ldr	r3, [r7, #8]
 8013dd0:	3304      	adds	r3, #4
 8013dd2:	4619      	mov	r1, r3
 8013dd4:	4610      	mov	r0, r2
 8013dd6:	f7fe fe9b 	bl	8012b10 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013dda:	68bb      	ldr	r3, [r7, #8]
 8013ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013dde:	4b1b      	ldr	r3, [pc, #108]	; (8013e4c <xTaskIncrementTick+0x164>)
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013de4:	429a      	cmp	r2, r3
 8013de6:	d3b9      	bcc.n	8013d5c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8013de8:	2301      	movs	r3, #1
 8013dea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013dec:	e7b6      	b.n	8013d5c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013dee:	4b17      	ldr	r3, [pc, #92]	; (8013e4c <xTaskIncrementTick+0x164>)
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013df4:	4914      	ldr	r1, [pc, #80]	; (8013e48 <xTaskIncrementTick+0x160>)
 8013df6:	4613      	mov	r3, r2
 8013df8:	009b      	lsls	r3, r3, #2
 8013dfa:	4413      	add	r3, r2
 8013dfc:	009b      	lsls	r3, r3, #2
 8013dfe:	440b      	add	r3, r1
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	2b01      	cmp	r3, #1
 8013e04:	d907      	bls.n	8013e16 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8013e06:	2301      	movs	r3, #1
 8013e08:	617b      	str	r3, [r7, #20]
 8013e0a:	e004      	b.n	8013e16 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8013e0c:	4b10      	ldr	r3, [pc, #64]	; (8013e50 <xTaskIncrementTick+0x168>)
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	3301      	adds	r3, #1
 8013e12:	4a0f      	ldr	r2, [pc, #60]	; (8013e50 <xTaskIncrementTick+0x168>)
 8013e14:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8013e16:	4b0f      	ldr	r3, [pc, #60]	; (8013e54 <xTaskIncrementTick+0x16c>)
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d001      	beq.n	8013e22 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8013e1e:	2301      	movs	r3, #1
 8013e20:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8013e22:	697b      	ldr	r3, [r7, #20]
}
 8013e24:	4618      	mov	r0, r3
 8013e26:	3718      	adds	r7, #24
 8013e28:	46bd      	mov	sp, r7
 8013e2a:	bd80      	pop	{r7, pc}
 8013e2c:	20001134 	.word	0x20001134
 8013e30:	20001110 	.word	0x20001110
 8013e34:	200010c4 	.word	0x200010c4
 8013e38:	200010c8 	.word	0x200010c8
 8013e3c:	20001124 	.word	0x20001124
 8013e40:	2000112c 	.word	0x2000112c
 8013e44:	20001114 	.word	0x20001114
 8013e48:	20001010 	.word	0x20001010
 8013e4c:	2000100c 	.word	0x2000100c
 8013e50:	2000111c 	.word	0x2000111c
 8013e54:	20001120 	.word	0x20001120

08013e58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013e58:	b480      	push	{r7}
 8013e5a:	b087      	sub	sp, #28
 8013e5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013e5e:	4b27      	ldr	r3, [pc, #156]	; (8013efc <vTaskSwitchContext+0xa4>)
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d003      	beq.n	8013e6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013e66:	4b26      	ldr	r3, [pc, #152]	; (8013f00 <vTaskSwitchContext+0xa8>)
 8013e68:	2201      	movs	r2, #1
 8013e6a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013e6c:	e03f      	b.n	8013eee <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8013e6e:	4b24      	ldr	r3, [pc, #144]	; (8013f00 <vTaskSwitchContext+0xa8>)
 8013e70:	2200      	movs	r2, #0
 8013e72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013e74:	4b23      	ldr	r3, [pc, #140]	; (8013f04 <vTaskSwitchContext+0xac>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8013e7a:	68fb      	ldr	r3, [r7, #12]
 8013e7c:	fab3 f383 	clz	r3, r3
 8013e80:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8013e82:	7afb      	ldrb	r3, [r7, #11]
 8013e84:	f1c3 031f 	rsb	r3, r3, #31
 8013e88:	617b      	str	r3, [r7, #20]
 8013e8a:	491f      	ldr	r1, [pc, #124]	; (8013f08 <vTaskSwitchContext+0xb0>)
 8013e8c:	697a      	ldr	r2, [r7, #20]
 8013e8e:	4613      	mov	r3, r2
 8013e90:	009b      	lsls	r3, r3, #2
 8013e92:	4413      	add	r3, r2
 8013e94:	009b      	lsls	r3, r3, #2
 8013e96:	440b      	add	r3, r1
 8013e98:	681b      	ldr	r3, [r3, #0]
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d10a      	bne.n	8013eb4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8013e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ea2:	f383 8811 	msr	BASEPRI, r3
 8013ea6:	f3bf 8f6f 	isb	sy
 8013eaa:	f3bf 8f4f 	dsb	sy
 8013eae:	607b      	str	r3, [r7, #4]
}
 8013eb0:	bf00      	nop
 8013eb2:	e7fe      	b.n	8013eb2 <vTaskSwitchContext+0x5a>
 8013eb4:	697a      	ldr	r2, [r7, #20]
 8013eb6:	4613      	mov	r3, r2
 8013eb8:	009b      	lsls	r3, r3, #2
 8013eba:	4413      	add	r3, r2
 8013ebc:	009b      	lsls	r3, r3, #2
 8013ebe:	4a12      	ldr	r2, [pc, #72]	; (8013f08 <vTaskSwitchContext+0xb0>)
 8013ec0:	4413      	add	r3, r2
 8013ec2:	613b      	str	r3, [r7, #16]
 8013ec4:	693b      	ldr	r3, [r7, #16]
 8013ec6:	685b      	ldr	r3, [r3, #4]
 8013ec8:	685a      	ldr	r2, [r3, #4]
 8013eca:	693b      	ldr	r3, [r7, #16]
 8013ecc:	605a      	str	r2, [r3, #4]
 8013ece:	693b      	ldr	r3, [r7, #16]
 8013ed0:	685a      	ldr	r2, [r3, #4]
 8013ed2:	693b      	ldr	r3, [r7, #16]
 8013ed4:	3308      	adds	r3, #8
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d104      	bne.n	8013ee4 <vTaskSwitchContext+0x8c>
 8013eda:	693b      	ldr	r3, [r7, #16]
 8013edc:	685b      	ldr	r3, [r3, #4]
 8013ede:	685a      	ldr	r2, [r3, #4]
 8013ee0:	693b      	ldr	r3, [r7, #16]
 8013ee2:	605a      	str	r2, [r3, #4]
 8013ee4:	693b      	ldr	r3, [r7, #16]
 8013ee6:	685b      	ldr	r3, [r3, #4]
 8013ee8:	68db      	ldr	r3, [r3, #12]
 8013eea:	4a08      	ldr	r2, [pc, #32]	; (8013f0c <vTaskSwitchContext+0xb4>)
 8013eec:	6013      	str	r3, [r2, #0]
}
 8013eee:	bf00      	nop
 8013ef0:	371c      	adds	r7, #28
 8013ef2:	46bd      	mov	sp, r7
 8013ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ef8:	4770      	bx	lr
 8013efa:	bf00      	nop
 8013efc:	20001134 	.word	0x20001134
 8013f00:	20001120 	.word	0x20001120
 8013f04:	20001114 	.word	0x20001114
 8013f08:	20001010 	.word	0x20001010
 8013f0c:	2000100c 	.word	0x2000100c

08013f10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013f10:	b580      	push	{r7, lr}
 8013f12:	b084      	sub	sp, #16
 8013f14:	af00      	add	r7, sp, #0
 8013f16:	6078      	str	r0, [r7, #4]
 8013f18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d10a      	bne.n	8013f36 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8013f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f24:	f383 8811 	msr	BASEPRI, r3
 8013f28:	f3bf 8f6f 	isb	sy
 8013f2c:	f3bf 8f4f 	dsb	sy
 8013f30:	60fb      	str	r3, [r7, #12]
}
 8013f32:	bf00      	nop
 8013f34:	e7fe      	b.n	8013f34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013f36:	4b07      	ldr	r3, [pc, #28]	; (8013f54 <vTaskPlaceOnEventList+0x44>)
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	3318      	adds	r3, #24
 8013f3c:	4619      	mov	r1, r3
 8013f3e:	6878      	ldr	r0, [r7, #4]
 8013f40:	f7fe fe0a 	bl	8012b58 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013f44:	2101      	movs	r1, #1
 8013f46:	6838      	ldr	r0, [r7, #0]
 8013f48:	f000 fc50 	bl	80147ec <prvAddCurrentTaskToDelayedList>
}
 8013f4c:	bf00      	nop
 8013f4e:	3710      	adds	r7, #16
 8013f50:	46bd      	mov	sp, r7
 8013f52:	bd80      	pop	{r7, pc}
 8013f54:	2000100c 	.word	0x2000100c

08013f58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b086      	sub	sp, #24
 8013f5c:	af00      	add	r7, sp, #0
 8013f5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	68db      	ldr	r3, [r3, #12]
 8013f64:	68db      	ldr	r3, [r3, #12]
 8013f66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013f68:	693b      	ldr	r3, [r7, #16]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d10a      	bne.n	8013f84 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8013f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f72:	f383 8811 	msr	BASEPRI, r3
 8013f76:	f3bf 8f6f 	isb	sy
 8013f7a:	f3bf 8f4f 	dsb	sy
 8013f7e:	60fb      	str	r3, [r7, #12]
}
 8013f80:	bf00      	nop
 8013f82:	e7fe      	b.n	8013f82 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013f84:	693b      	ldr	r3, [r7, #16]
 8013f86:	3318      	adds	r3, #24
 8013f88:	4618      	mov	r0, r3
 8013f8a:	f7fe fe1e 	bl	8012bca <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013f8e:	4b1d      	ldr	r3, [pc, #116]	; (8014004 <xTaskRemoveFromEventList+0xac>)
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d11c      	bne.n	8013fd0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013f96:	693b      	ldr	r3, [r7, #16]
 8013f98:	3304      	adds	r3, #4
 8013f9a:	4618      	mov	r0, r3
 8013f9c:	f7fe fe15 	bl	8012bca <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013fa0:	693b      	ldr	r3, [r7, #16]
 8013fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013fa4:	2201      	movs	r2, #1
 8013fa6:	409a      	lsls	r2, r3
 8013fa8:	4b17      	ldr	r3, [pc, #92]	; (8014008 <xTaskRemoveFromEventList+0xb0>)
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	4313      	orrs	r3, r2
 8013fae:	4a16      	ldr	r2, [pc, #88]	; (8014008 <xTaskRemoveFromEventList+0xb0>)
 8013fb0:	6013      	str	r3, [r2, #0]
 8013fb2:	693b      	ldr	r3, [r7, #16]
 8013fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013fb6:	4613      	mov	r3, r2
 8013fb8:	009b      	lsls	r3, r3, #2
 8013fba:	4413      	add	r3, r2
 8013fbc:	009b      	lsls	r3, r3, #2
 8013fbe:	4a13      	ldr	r2, [pc, #76]	; (801400c <xTaskRemoveFromEventList+0xb4>)
 8013fc0:	441a      	add	r2, r3
 8013fc2:	693b      	ldr	r3, [r7, #16]
 8013fc4:	3304      	adds	r3, #4
 8013fc6:	4619      	mov	r1, r3
 8013fc8:	4610      	mov	r0, r2
 8013fca:	f7fe fda1 	bl	8012b10 <vListInsertEnd>
 8013fce:	e005      	b.n	8013fdc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013fd0:	693b      	ldr	r3, [r7, #16]
 8013fd2:	3318      	adds	r3, #24
 8013fd4:	4619      	mov	r1, r3
 8013fd6:	480e      	ldr	r0, [pc, #56]	; (8014010 <xTaskRemoveFromEventList+0xb8>)
 8013fd8:	f7fe fd9a 	bl	8012b10 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013fdc:	693b      	ldr	r3, [r7, #16]
 8013fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013fe0:	4b0c      	ldr	r3, [pc, #48]	; (8014014 <xTaskRemoveFromEventList+0xbc>)
 8013fe2:	681b      	ldr	r3, [r3, #0]
 8013fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013fe6:	429a      	cmp	r2, r3
 8013fe8:	d905      	bls.n	8013ff6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013fea:	2301      	movs	r3, #1
 8013fec:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013fee:	4b0a      	ldr	r3, [pc, #40]	; (8014018 <xTaskRemoveFromEventList+0xc0>)
 8013ff0:	2201      	movs	r2, #1
 8013ff2:	601a      	str	r2, [r3, #0]
 8013ff4:	e001      	b.n	8013ffa <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8013ff6:	2300      	movs	r3, #0
 8013ff8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013ffa:	697b      	ldr	r3, [r7, #20]
}
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	3718      	adds	r7, #24
 8014000:	46bd      	mov	sp, r7
 8014002:	bd80      	pop	{r7, pc}
 8014004:	20001134 	.word	0x20001134
 8014008:	20001114 	.word	0x20001114
 801400c:	20001010 	.word	0x20001010
 8014010:	200010cc 	.word	0x200010cc
 8014014:	2000100c 	.word	0x2000100c
 8014018:	20001120 	.word	0x20001120

0801401c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801401c:	b480      	push	{r7}
 801401e:	b083      	sub	sp, #12
 8014020:	af00      	add	r7, sp, #0
 8014022:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014024:	4b06      	ldr	r3, [pc, #24]	; (8014040 <vTaskInternalSetTimeOutState+0x24>)
 8014026:	681a      	ldr	r2, [r3, #0]
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801402c:	4b05      	ldr	r3, [pc, #20]	; (8014044 <vTaskInternalSetTimeOutState+0x28>)
 801402e:	681a      	ldr	r2, [r3, #0]
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	605a      	str	r2, [r3, #4]
}
 8014034:	bf00      	nop
 8014036:	370c      	adds	r7, #12
 8014038:	46bd      	mov	sp, r7
 801403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801403e:	4770      	bx	lr
 8014040:	20001124 	.word	0x20001124
 8014044:	20001110 	.word	0x20001110

08014048 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014048:	b580      	push	{r7, lr}
 801404a:	b088      	sub	sp, #32
 801404c:	af00      	add	r7, sp, #0
 801404e:	6078      	str	r0, [r7, #4]
 8014050:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	2b00      	cmp	r3, #0
 8014056:	d10a      	bne.n	801406e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8014058:	f04f 0350 	mov.w	r3, #80	; 0x50
 801405c:	f383 8811 	msr	BASEPRI, r3
 8014060:	f3bf 8f6f 	isb	sy
 8014064:	f3bf 8f4f 	dsb	sy
 8014068:	613b      	str	r3, [r7, #16]
}
 801406a:	bf00      	nop
 801406c:	e7fe      	b.n	801406c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801406e:	683b      	ldr	r3, [r7, #0]
 8014070:	2b00      	cmp	r3, #0
 8014072:	d10a      	bne.n	801408a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8014074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014078:	f383 8811 	msr	BASEPRI, r3
 801407c:	f3bf 8f6f 	isb	sy
 8014080:	f3bf 8f4f 	dsb	sy
 8014084:	60fb      	str	r3, [r7, #12]
}
 8014086:	bf00      	nop
 8014088:	e7fe      	b.n	8014088 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801408a:	f000 fd43 	bl	8014b14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801408e:	4b1d      	ldr	r3, [pc, #116]	; (8014104 <xTaskCheckForTimeOut+0xbc>)
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	685b      	ldr	r3, [r3, #4]
 8014098:	69ba      	ldr	r2, [r7, #24]
 801409a:	1ad3      	subs	r3, r2, r3
 801409c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801409e:	683b      	ldr	r3, [r7, #0]
 80140a0:	681b      	ldr	r3, [r3, #0]
 80140a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80140a6:	d102      	bne.n	80140ae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80140a8:	2300      	movs	r3, #0
 80140aa:	61fb      	str	r3, [r7, #28]
 80140ac:	e023      	b.n	80140f6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	681a      	ldr	r2, [r3, #0]
 80140b2:	4b15      	ldr	r3, [pc, #84]	; (8014108 <xTaskCheckForTimeOut+0xc0>)
 80140b4:	681b      	ldr	r3, [r3, #0]
 80140b6:	429a      	cmp	r2, r3
 80140b8:	d007      	beq.n	80140ca <xTaskCheckForTimeOut+0x82>
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	685b      	ldr	r3, [r3, #4]
 80140be:	69ba      	ldr	r2, [r7, #24]
 80140c0:	429a      	cmp	r2, r3
 80140c2:	d302      	bcc.n	80140ca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80140c4:	2301      	movs	r3, #1
 80140c6:	61fb      	str	r3, [r7, #28]
 80140c8:	e015      	b.n	80140f6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80140ca:	683b      	ldr	r3, [r7, #0]
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	697a      	ldr	r2, [r7, #20]
 80140d0:	429a      	cmp	r2, r3
 80140d2:	d20b      	bcs.n	80140ec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80140d4:	683b      	ldr	r3, [r7, #0]
 80140d6:	681a      	ldr	r2, [r3, #0]
 80140d8:	697b      	ldr	r3, [r7, #20]
 80140da:	1ad2      	subs	r2, r2, r3
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80140e0:	6878      	ldr	r0, [r7, #4]
 80140e2:	f7ff ff9b 	bl	801401c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80140e6:	2300      	movs	r3, #0
 80140e8:	61fb      	str	r3, [r7, #28]
 80140ea:	e004      	b.n	80140f6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80140ec:	683b      	ldr	r3, [r7, #0]
 80140ee:	2200      	movs	r2, #0
 80140f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80140f2:	2301      	movs	r3, #1
 80140f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80140f6:	f000 fd3d 	bl	8014b74 <vPortExitCritical>

	return xReturn;
 80140fa:	69fb      	ldr	r3, [r7, #28]
}
 80140fc:	4618      	mov	r0, r3
 80140fe:	3720      	adds	r7, #32
 8014100:	46bd      	mov	sp, r7
 8014102:	bd80      	pop	{r7, pc}
 8014104:	20001110 	.word	0x20001110
 8014108:	20001124 	.word	0x20001124

0801410c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801410c:	b480      	push	{r7}
 801410e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014110:	4b03      	ldr	r3, [pc, #12]	; (8014120 <vTaskMissedYield+0x14>)
 8014112:	2201      	movs	r2, #1
 8014114:	601a      	str	r2, [r3, #0]
}
 8014116:	bf00      	nop
 8014118:	46bd      	mov	sp, r7
 801411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801411e:	4770      	bx	lr
 8014120:	20001120 	.word	0x20001120

08014124 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014124:	b580      	push	{r7, lr}
 8014126:	b082      	sub	sp, #8
 8014128:	af00      	add	r7, sp, #0
 801412a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801412c:	f000 f852 	bl	80141d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014130:	4b06      	ldr	r3, [pc, #24]	; (801414c <prvIdleTask+0x28>)
 8014132:	681b      	ldr	r3, [r3, #0]
 8014134:	2b01      	cmp	r3, #1
 8014136:	d9f9      	bls.n	801412c <prvIdleTask+0x8>
			{
				taskYIELD();
 8014138:	4b05      	ldr	r3, [pc, #20]	; (8014150 <prvIdleTask+0x2c>)
 801413a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801413e:	601a      	str	r2, [r3, #0]
 8014140:	f3bf 8f4f 	dsb	sy
 8014144:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014148:	e7f0      	b.n	801412c <prvIdleTask+0x8>
 801414a:	bf00      	nop
 801414c:	20001010 	.word	0x20001010
 8014150:	e000ed04 	.word	0xe000ed04

08014154 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014154:	b580      	push	{r7, lr}
 8014156:	b082      	sub	sp, #8
 8014158:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801415a:	2300      	movs	r3, #0
 801415c:	607b      	str	r3, [r7, #4]
 801415e:	e00c      	b.n	801417a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014160:	687a      	ldr	r2, [r7, #4]
 8014162:	4613      	mov	r3, r2
 8014164:	009b      	lsls	r3, r3, #2
 8014166:	4413      	add	r3, r2
 8014168:	009b      	lsls	r3, r3, #2
 801416a:	4a12      	ldr	r2, [pc, #72]	; (80141b4 <prvInitialiseTaskLists+0x60>)
 801416c:	4413      	add	r3, r2
 801416e:	4618      	mov	r0, r3
 8014170:	f7fe fca1 	bl	8012ab6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	3301      	adds	r3, #1
 8014178:	607b      	str	r3, [r7, #4]
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	2b06      	cmp	r3, #6
 801417e:	d9ef      	bls.n	8014160 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014180:	480d      	ldr	r0, [pc, #52]	; (80141b8 <prvInitialiseTaskLists+0x64>)
 8014182:	f7fe fc98 	bl	8012ab6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014186:	480d      	ldr	r0, [pc, #52]	; (80141bc <prvInitialiseTaskLists+0x68>)
 8014188:	f7fe fc95 	bl	8012ab6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801418c:	480c      	ldr	r0, [pc, #48]	; (80141c0 <prvInitialiseTaskLists+0x6c>)
 801418e:	f7fe fc92 	bl	8012ab6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014192:	480c      	ldr	r0, [pc, #48]	; (80141c4 <prvInitialiseTaskLists+0x70>)
 8014194:	f7fe fc8f 	bl	8012ab6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014198:	480b      	ldr	r0, [pc, #44]	; (80141c8 <prvInitialiseTaskLists+0x74>)
 801419a:	f7fe fc8c 	bl	8012ab6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801419e:	4b0b      	ldr	r3, [pc, #44]	; (80141cc <prvInitialiseTaskLists+0x78>)
 80141a0:	4a05      	ldr	r2, [pc, #20]	; (80141b8 <prvInitialiseTaskLists+0x64>)
 80141a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80141a4:	4b0a      	ldr	r3, [pc, #40]	; (80141d0 <prvInitialiseTaskLists+0x7c>)
 80141a6:	4a05      	ldr	r2, [pc, #20]	; (80141bc <prvInitialiseTaskLists+0x68>)
 80141a8:	601a      	str	r2, [r3, #0]
}
 80141aa:	bf00      	nop
 80141ac:	3708      	adds	r7, #8
 80141ae:	46bd      	mov	sp, r7
 80141b0:	bd80      	pop	{r7, pc}
 80141b2:	bf00      	nop
 80141b4:	20001010 	.word	0x20001010
 80141b8:	2000109c 	.word	0x2000109c
 80141bc:	200010b0 	.word	0x200010b0
 80141c0:	200010cc 	.word	0x200010cc
 80141c4:	200010e0 	.word	0x200010e0
 80141c8:	200010f8 	.word	0x200010f8
 80141cc:	200010c4 	.word	0x200010c4
 80141d0:	200010c8 	.word	0x200010c8

080141d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80141d4:	b580      	push	{r7, lr}
 80141d6:	b082      	sub	sp, #8
 80141d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80141da:	e019      	b.n	8014210 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80141dc:	f000 fc9a 	bl	8014b14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80141e0:	4b10      	ldr	r3, [pc, #64]	; (8014224 <prvCheckTasksWaitingTermination+0x50>)
 80141e2:	68db      	ldr	r3, [r3, #12]
 80141e4:	68db      	ldr	r3, [r3, #12]
 80141e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	3304      	adds	r3, #4
 80141ec:	4618      	mov	r0, r3
 80141ee:	f7fe fcec 	bl	8012bca <uxListRemove>
				--uxCurrentNumberOfTasks;
 80141f2:	4b0d      	ldr	r3, [pc, #52]	; (8014228 <prvCheckTasksWaitingTermination+0x54>)
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	3b01      	subs	r3, #1
 80141f8:	4a0b      	ldr	r2, [pc, #44]	; (8014228 <prvCheckTasksWaitingTermination+0x54>)
 80141fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80141fc:	4b0b      	ldr	r3, [pc, #44]	; (801422c <prvCheckTasksWaitingTermination+0x58>)
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	3b01      	subs	r3, #1
 8014202:	4a0a      	ldr	r2, [pc, #40]	; (801422c <prvCheckTasksWaitingTermination+0x58>)
 8014204:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014206:	f000 fcb5 	bl	8014b74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801420a:	6878      	ldr	r0, [r7, #4]
 801420c:	f000 f810 	bl	8014230 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014210:	4b06      	ldr	r3, [pc, #24]	; (801422c <prvCheckTasksWaitingTermination+0x58>)
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	2b00      	cmp	r3, #0
 8014216:	d1e1      	bne.n	80141dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014218:	bf00      	nop
 801421a:	bf00      	nop
 801421c:	3708      	adds	r7, #8
 801421e:	46bd      	mov	sp, r7
 8014220:	bd80      	pop	{r7, pc}
 8014222:	bf00      	nop
 8014224:	200010e0 	.word	0x200010e0
 8014228:	2000110c 	.word	0x2000110c
 801422c:	200010f4 	.word	0x200010f4

08014230 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014230:	b580      	push	{r7, lr}
 8014232:	b084      	sub	sp, #16
 8014234:	af00      	add	r7, sp, #0
 8014236:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801423e:	2b00      	cmp	r3, #0
 8014240:	d108      	bne.n	8014254 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014246:	4618      	mov	r0, r3
 8014248:	f000 fe4a 	bl	8014ee0 <vPortFree>
				vPortFree( pxTCB );
 801424c:	6878      	ldr	r0, [r7, #4]
 801424e:	f000 fe47 	bl	8014ee0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014252:	e018      	b.n	8014286 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801425a:	2b01      	cmp	r3, #1
 801425c:	d103      	bne.n	8014266 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801425e:	6878      	ldr	r0, [r7, #4]
 8014260:	f000 fe3e 	bl	8014ee0 <vPortFree>
	}
 8014264:	e00f      	b.n	8014286 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801426c:	2b02      	cmp	r3, #2
 801426e:	d00a      	beq.n	8014286 <prvDeleteTCB+0x56>
	__asm volatile
 8014270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014274:	f383 8811 	msr	BASEPRI, r3
 8014278:	f3bf 8f6f 	isb	sy
 801427c:	f3bf 8f4f 	dsb	sy
 8014280:	60fb      	str	r3, [r7, #12]
}
 8014282:	bf00      	nop
 8014284:	e7fe      	b.n	8014284 <prvDeleteTCB+0x54>
	}
 8014286:	bf00      	nop
 8014288:	3710      	adds	r7, #16
 801428a:	46bd      	mov	sp, r7
 801428c:	bd80      	pop	{r7, pc}
	...

08014290 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014290:	b480      	push	{r7}
 8014292:	b083      	sub	sp, #12
 8014294:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014296:	4b0c      	ldr	r3, [pc, #48]	; (80142c8 <prvResetNextTaskUnblockTime+0x38>)
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	681b      	ldr	r3, [r3, #0]
 801429c:	2b00      	cmp	r3, #0
 801429e:	d104      	bne.n	80142aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80142a0:	4b0a      	ldr	r3, [pc, #40]	; (80142cc <prvResetNextTaskUnblockTime+0x3c>)
 80142a2:	f04f 32ff 	mov.w	r2, #4294967295
 80142a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80142a8:	e008      	b.n	80142bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80142aa:	4b07      	ldr	r3, [pc, #28]	; (80142c8 <prvResetNextTaskUnblockTime+0x38>)
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	68db      	ldr	r3, [r3, #12]
 80142b0:	68db      	ldr	r3, [r3, #12]
 80142b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	685b      	ldr	r3, [r3, #4]
 80142b8:	4a04      	ldr	r2, [pc, #16]	; (80142cc <prvResetNextTaskUnblockTime+0x3c>)
 80142ba:	6013      	str	r3, [r2, #0]
}
 80142bc:	bf00      	nop
 80142be:	370c      	adds	r7, #12
 80142c0:	46bd      	mov	sp, r7
 80142c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142c6:	4770      	bx	lr
 80142c8:	200010c4 	.word	0x200010c4
 80142cc:	2000112c 	.word	0x2000112c

080142d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80142d0:	b480      	push	{r7}
 80142d2:	b083      	sub	sp, #12
 80142d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80142d6:	4b0b      	ldr	r3, [pc, #44]	; (8014304 <xTaskGetSchedulerState+0x34>)
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	2b00      	cmp	r3, #0
 80142dc:	d102      	bne.n	80142e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80142de:	2301      	movs	r3, #1
 80142e0:	607b      	str	r3, [r7, #4]
 80142e2:	e008      	b.n	80142f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80142e4:	4b08      	ldr	r3, [pc, #32]	; (8014308 <xTaskGetSchedulerState+0x38>)
 80142e6:	681b      	ldr	r3, [r3, #0]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d102      	bne.n	80142f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80142ec:	2302      	movs	r3, #2
 80142ee:	607b      	str	r3, [r7, #4]
 80142f0:	e001      	b.n	80142f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80142f2:	2300      	movs	r3, #0
 80142f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80142f6:	687b      	ldr	r3, [r7, #4]
	}
 80142f8:	4618      	mov	r0, r3
 80142fa:	370c      	adds	r7, #12
 80142fc:	46bd      	mov	sp, r7
 80142fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014302:	4770      	bx	lr
 8014304:	20001118 	.word	0x20001118
 8014308:	20001134 	.word	0x20001134

0801430c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801430c:	b580      	push	{r7, lr}
 801430e:	b086      	sub	sp, #24
 8014310:	af00      	add	r7, sp, #0
 8014312:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014318:	2300      	movs	r3, #0
 801431a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d06e      	beq.n	8014400 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014322:	4b3a      	ldr	r3, [pc, #232]	; (801440c <xTaskPriorityDisinherit+0x100>)
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	693a      	ldr	r2, [r7, #16]
 8014328:	429a      	cmp	r2, r3
 801432a:	d00a      	beq.n	8014342 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 801432c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014330:	f383 8811 	msr	BASEPRI, r3
 8014334:	f3bf 8f6f 	isb	sy
 8014338:	f3bf 8f4f 	dsb	sy
 801433c:	60fb      	str	r3, [r7, #12]
}
 801433e:	bf00      	nop
 8014340:	e7fe      	b.n	8014340 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014342:	693b      	ldr	r3, [r7, #16]
 8014344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014346:	2b00      	cmp	r3, #0
 8014348:	d10a      	bne.n	8014360 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801434a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801434e:	f383 8811 	msr	BASEPRI, r3
 8014352:	f3bf 8f6f 	isb	sy
 8014356:	f3bf 8f4f 	dsb	sy
 801435a:	60bb      	str	r3, [r7, #8]
}
 801435c:	bf00      	nop
 801435e:	e7fe      	b.n	801435e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8014360:	693b      	ldr	r3, [r7, #16]
 8014362:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8014364:	1e5a      	subs	r2, r3, #1
 8014366:	693b      	ldr	r3, [r7, #16]
 8014368:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801436a:	693b      	ldr	r3, [r7, #16]
 801436c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801436e:	693b      	ldr	r3, [r7, #16]
 8014370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014372:	429a      	cmp	r2, r3
 8014374:	d044      	beq.n	8014400 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8014376:	693b      	ldr	r3, [r7, #16]
 8014378:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801437a:	2b00      	cmp	r3, #0
 801437c:	d140      	bne.n	8014400 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801437e:	693b      	ldr	r3, [r7, #16]
 8014380:	3304      	adds	r3, #4
 8014382:	4618      	mov	r0, r3
 8014384:	f7fe fc21 	bl	8012bca <uxListRemove>
 8014388:	4603      	mov	r3, r0
 801438a:	2b00      	cmp	r3, #0
 801438c:	d115      	bne.n	80143ba <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801438e:	693b      	ldr	r3, [r7, #16]
 8014390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014392:	491f      	ldr	r1, [pc, #124]	; (8014410 <xTaskPriorityDisinherit+0x104>)
 8014394:	4613      	mov	r3, r2
 8014396:	009b      	lsls	r3, r3, #2
 8014398:	4413      	add	r3, r2
 801439a:	009b      	lsls	r3, r3, #2
 801439c:	440b      	add	r3, r1
 801439e:	681b      	ldr	r3, [r3, #0]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d10a      	bne.n	80143ba <xTaskPriorityDisinherit+0xae>
 80143a4:	693b      	ldr	r3, [r7, #16]
 80143a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143a8:	2201      	movs	r2, #1
 80143aa:	fa02 f303 	lsl.w	r3, r2, r3
 80143ae:	43da      	mvns	r2, r3
 80143b0:	4b18      	ldr	r3, [pc, #96]	; (8014414 <xTaskPriorityDisinherit+0x108>)
 80143b2:	681b      	ldr	r3, [r3, #0]
 80143b4:	4013      	ands	r3, r2
 80143b6:	4a17      	ldr	r2, [pc, #92]	; (8014414 <xTaskPriorityDisinherit+0x108>)
 80143b8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80143ba:	693b      	ldr	r3, [r7, #16]
 80143bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80143be:	693b      	ldr	r3, [r7, #16]
 80143c0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80143c2:	693b      	ldr	r3, [r7, #16]
 80143c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143c6:	f1c3 0207 	rsb	r2, r3, #7
 80143ca:	693b      	ldr	r3, [r7, #16]
 80143cc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80143ce:	693b      	ldr	r3, [r7, #16]
 80143d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143d2:	2201      	movs	r2, #1
 80143d4:	409a      	lsls	r2, r3
 80143d6:	4b0f      	ldr	r3, [pc, #60]	; (8014414 <xTaskPriorityDisinherit+0x108>)
 80143d8:	681b      	ldr	r3, [r3, #0]
 80143da:	4313      	orrs	r3, r2
 80143dc:	4a0d      	ldr	r2, [pc, #52]	; (8014414 <xTaskPriorityDisinherit+0x108>)
 80143de:	6013      	str	r3, [r2, #0]
 80143e0:	693b      	ldr	r3, [r7, #16]
 80143e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80143e4:	4613      	mov	r3, r2
 80143e6:	009b      	lsls	r3, r3, #2
 80143e8:	4413      	add	r3, r2
 80143ea:	009b      	lsls	r3, r3, #2
 80143ec:	4a08      	ldr	r2, [pc, #32]	; (8014410 <xTaskPriorityDisinherit+0x104>)
 80143ee:	441a      	add	r2, r3
 80143f0:	693b      	ldr	r3, [r7, #16]
 80143f2:	3304      	adds	r3, #4
 80143f4:	4619      	mov	r1, r3
 80143f6:	4610      	mov	r0, r2
 80143f8:	f7fe fb8a 	bl	8012b10 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80143fc:	2301      	movs	r3, #1
 80143fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014400:	697b      	ldr	r3, [r7, #20]
	}
 8014402:	4618      	mov	r0, r3
 8014404:	3718      	adds	r7, #24
 8014406:	46bd      	mov	sp, r7
 8014408:	bd80      	pop	{r7, pc}
 801440a:	bf00      	nop
 801440c:	2000100c 	.word	0x2000100c
 8014410:	20001010 	.word	0x20001010
 8014414:	20001114 	.word	0x20001114

08014418 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8014418:	b580      	push	{r7, lr}
 801441a:	b086      	sub	sp, #24
 801441c:	af00      	add	r7, sp, #0
 801441e:	60f8      	str	r0, [r7, #12]
 8014420:	60b9      	str	r1, [r7, #8]
 8014422:	607a      	str	r2, [r7, #4]
 8014424:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8014426:	f000 fb75 	bl	8014b14 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801442a:	4b26      	ldr	r3, [pc, #152]	; (80144c4 <xTaskNotifyWait+0xac>)
 801442c:	681b      	ldr	r3, [r3, #0]
 801442e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014432:	b2db      	uxtb	r3, r3
 8014434:	2b02      	cmp	r3, #2
 8014436:	d01a      	beq.n	801446e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8014438:	4b22      	ldr	r3, [pc, #136]	; (80144c4 <xTaskNotifyWait+0xac>)
 801443a:	681b      	ldr	r3, [r3, #0]
 801443c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 801443e:	68fa      	ldr	r2, [r7, #12]
 8014440:	43d2      	mvns	r2, r2
 8014442:	400a      	ands	r2, r1
 8014444:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8014446:	4b1f      	ldr	r3, [pc, #124]	; (80144c4 <xTaskNotifyWait+0xac>)
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	2201      	movs	r2, #1
 801444c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8014450:	683b      	ldr	r3, [r7, #0]
 8014452:	2b00      	cmp	r3, #0
 8014454:	d00b      	beq.n	801446e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014456:	2101      	movs	r1, #1
 8014458:	6838      	ldr	r0, [r7, #0]
 801445a:	f000 f9c7 	bl	80147ec <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801445e:	4b1a      	ldr	r3, [pc, #104]	; (80144c8 <xTaskNotifyWait+0xb0>)
 8014460:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014464:	601a      	str	r2, [r3, #0]
 8014466:	f3bf 8f4f 	dsb	sy
 801446a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801446e:	f000 fb81 	bl	8014b74 <vPortExitCritical>

		taskENTER_CRITICAL();
 8014472:	f000 fb4f 	bl	8014b14 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	2b00      	cmp	r3, #0
 801447a:	d004      	beq.n	8014486 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 801447c:	4b11      	ldr	r3, [pc, #68]	; (80144c4 <xTaskNotifyWait+0xac>)
 801447e:	681b      	ldr	r3, [r3, #0]
 8014480:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8014486:	4b0f      	ldr	r3, [pc, #60]	; (80144c4 <xTaskNotifyWait+0xac>)
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801448e:	b2db      	uxtb	r3, r3
 8014490:	2b02      	cmp	r3, #2
 8014492:	d002      	beq.n	801449a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8014494:	2300      	movs	r3, #0
 8014496:	617b      	str	r3, [r7, #20]
 8014498:	e008      	b.n	80144ac <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 801449a:	4b0a      	ldr	r3, [pc, #40]	; (80144c4 <xTaskNotifyWait+0xac>)
 801449c:	681b      	ldr	r3, [r3, #0]
 801449e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80144a0:	68ba      	ldr	r2, [r7, #8]
 80144a2:	43d2      	mvns	r2, r2
 80144a4:	400a      	ands	r2, r1
 80144a6:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 80144a8:	2301      	movs	r3, #1
 80144aa:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80144ac:	4b05      	ldr	r3, [pc, #20]	; (80144c4 <xTaskNotifyWait+0xac>)
 80144ae:	681b      	ldr	r3, [r3, #0]
 80144b0:	2200      	movs	r2, #0
 80144b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 80144b6:	f000 fb5d 	bl	8014b74 <vPortExitCritical>

		return xReturn;
 80144ba:	697b      	ldr	r3, [r7, #20]
	}
 80144bc:	4618      	mov	r0, r3
 80144be:	3718      	adds	r7, #24
 80144c0:	46bd      	mov	sp, r7
 80144c2:	bd80      	pop	{r7, pc}
 80144c4:	2000100c 	.word	0x2000100c
 80144c8:	e000ed04 	.word	0xe000ed04

080144cc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80144cc:	b580      	push	{r7, lr}
 80144ce:	b08a      	sub	sp, #40	; 0x28
 80144d0:	af00      	add	r7, sp, #0
 80144d2:	60f8      	str	r0, [r7, #12]
 80144d4:	60b9      	str	r1, [r7, #8]
 80144d6:	603b      	str	r3, [r7, #0]
 80144d8:	4613      	mov	r3, r2
 80144da:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80144dc:	2301      	movs	r3, #1
 80144de:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d10a      	bne.n	80144fc <xTaskGenericNotify+0x30>
	__asm volatile
 80144e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144ea:	f383 8811 	msr	BASEPRI, r3
 80144ee:	f3bf 8f6f 	isb	sy
 80144f2:	f3bf 8f4f 	dsb	sy
 80144f6:	61bb      	str	r3, [r7, #24]
}
 80144f8:	bf00      	nop
 80144fa:	e7fe      	b.n	80144fa <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8014500:	f000 fb08 	bl	8014b14 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8014504:	683b      	ldr	r3, [r7, #0]
 8014506:	2b00      	cmp	r3, #0
 8014508:	d003      	beq.n	8014512 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 801450a:	6a3b      	ldr	r3, [r7, #32]
 801450c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801450e:	683b      	ldr	r3, [r7, #0]
 8014510:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8014512:	6a3b      	ldr	r3, [r7, #32]
 8014514:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014518:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801451a:	6a3b      	ldr	r3, [r7, #32]
 801451c:	2202      	movs	r2, #2
 801451e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8014522:	79fb      	ldrb	r3, [r7, #7]
 8014524:	2b04      	cmp	r3, #4
 8014526:	d828      	bhi.n	801457a <xTaskGenericNotify+0xae>
 8014528:	a201      	add	r2, pc, #4	; (adr r2, 8014530 <xTaskGenericNotify+0x64>)
 801452a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801452e:	bf00      	nop
 8014530:	0801459b 	.word	0x0801459b
 8014534:	08014545 	.word	0x08014545
 8014538:	08014553 	.word	0x08014553
 801453c:	0801455f 	.word	0x0801455f
 8014540:	08014567 	.word	0x08014567
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8014544:	6a3b      	ldr	r3, [r7, #32]
 8014546:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014548:	68bb      	ldr	r3, [r7, #8]
 801454a:	431a      	orrs	r2, r3
 801454c:	6a3b      	ldr	r3, [r7, #32]
 801454e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014550:	e026      	b.n	80145a0 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8014552:	6a3b      	ldr	r3, [r7, #32]
 8014554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014556:	1c5a      	adds	r2, r3, #1
 8014558:	6a3b      	ldr	r3, [r7, #32]
 801455a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 801455c:	e020      	b.n	80145a0 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801455e:	6a3b      	ldr	r3, [r7, #32]
 8014560:	68ba      	ldr	r2, [r7, #8]
 8014562:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8014564:	e01c      	b.n	80145a0 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8014566:	7ffb      	ldrb	r3, [r7, #31]
 8014568:	2b02      	cmp	r3, #2
 801456a:	d003      	beq.n	8014574 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801456c:	6a3b      	ldr	r3, [r7, #32]
 801456e:	68ba      	ldr	r2, [r7, #8]
 8014570:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8014572:	e015      	b.n	80145a0 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 8014574:	2300      	movs	r3, #0
 8014576:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8014578:	e012      	b.n	80145a0 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 801457a:	6a3b      	ldr	r3, [r7, #32]
 801457c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801457e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014582:	d00c      	beq.n	801459e <xTaskGenericNotify+0xd2>
	__asm volatile
 8014584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014588:	f383 8811 	msr	BASEPRI, r3
 801458c:	f3bf 8f6f 	isb	sy
 8014590:	f3bf 8f4f 	dsb	sy
 8014594:	617b      	str	r3, [r7, #20]
}
 8014596:	bf00      	nop
 8014598:	e7fe      	b.n	8014598 <xTaskGenericNotify+0xcc>
					break;
 801459a:	bf00      	nop
 801459c:	e000      	b.n	80145a0 <xTaskGenericNotify+0xd4>

					break;
 801459e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80145a0:	7ffb      	ldrb	r3, [r7, #31]
 80145a2:	2b01      	cmp	r3, #1
 80145a4:	d139      	bne.n	801461a <xTaskGenericNotify+0x14e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80145a6:	6a3b      	ldr	r3, [r7, #32]
 80145a8:	3304      	adds	r3, #4
 80145aa:	4618      	mov	r0, r3
 80145ac:	f7fe fb0d 	bl	8012bca <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80145b0:	6a3b      	ldr	r3, [r7, #32]
 80145b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80145b4:	2201      	movs	r2, #1
 80145b6:	409a      	lsls	r2, r3
 80145b8:	4b1b      	ldr	r3, [pc, #108]	; (8014628 <xTaskGenericNotify+0x15c>)
 80145ba:	681b      	ldr	r3, [r3, #0]
 80145bc:	4313      	orrs	r3, r2
 80145be:	4a1a      	ldr	r2, [pc, #104]	; (8014628 <xTaskGenericNotify+0x15c>)
 80145c0:	6013      	str	r3, [r2, #0]
 80145c2:	6a3b      	ldr	r3, [r7, #32]
 80145c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80145c6:	4613      	mov	r3, r2
 80145c8:	009b      	lsls	r3, r3, #2
 80145ca:	4413      	add	r3, r2
 80145cc:	009b      	lsls	r3, r3, #2
 80145ce:	4a17      	ldr	r2, [pc, #92]	; (801462c <xTaskGenericNotify+0x160>)
 80145d0:	441a      	add	r2, r3
 80145d2:	6a3b      	ldr	r3, [r7, #32]
 80145d4:	3304      	adds	r3, #4
 80145d6:	4619      	mov	r1, r3
 80145d8:	4610      	mov	r0, r2
 80145da:	f7fe fa99 	bl	8012b10 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80145de:	6a3b      	ldr	r3, [r7, #32]
 80145e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d00a      	beq.n	80145fc <xTaskGenericNotify+0x130>
	__asm volatile
 80145e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145ea:	f383 8811 	msr	BASEPRI, r3
 80145ee:	f3bf 8f6f 	isb	sy
 80145f2:	f3bf 8f4f 	dsb	sy
 80145f6:	613b      	str	r3, [r7, #16]
}
 80145f8:	bf00      	nop
 80145fa:	e7fe      	b.n	80145fa <xTaskGenericNotify+0x12e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80145fc:	6a3b      	ldr	r3, [r7, #32]
 80145fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014600:	4b0b      	ldr	r3, [pc, #44]	; (8014630 <xTaskGenericNotify+0x164>)
 8014602:	681b      	ldr	r3, [r3, #0]
 8014604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014606:	429a      	cmp	r2, r3
 8014608:	d907      	bls.n	801461a <xTaskGenericNotify+0x14e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801460a:	4b0a      	ldr	r3, [pc, #40]	; (8014634 <xTaskGenericNotify+0x168>)
 801460c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014610:	601a      	str	r2, [r3, #0]
 8014612:	f3bf 8f4f 	dsb	sy
 8014616:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801461a:	f000 faab 	bl	8014b74 <vPortExitCritical>

		return xReturn;
 801461e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8014620:	4618      	mov	r0, r3
 8014622:	3728      	adds	r7, #40	; 0x28
 8014624:	46bd      	mov	sp, r7
 8014626:	bd80      	pop	{r7, pc}
 8014628:	20001114 	.word	0x20001114
 801462c:	20001010 	.word	0x20001010
 8014630:	2000100c 	.word	0x2000100c
 8014634:	e000ed04 	.word	0xe000ed04

08014638 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8014638:	b580      	push	{r7, lr}
 801463a:	b08e      	sub	sp, #56	; 0x38
 801463c:	af00      	add	r7, sp, #0
 801463e:	60f8      	str	r0, [r7, #12]
 8014640:	60b9      	str	r1, [r7, #8]
 8014642:	603b      	str	r3, [r7, #0]
 8014644:	4613      	mov	r3, r2
 8014646:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8014648:	2301      	movs	r3, #1
 801464a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	2b00      	cmp	r3, #0
 8014650:	d10a      	bne.n	8014668 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8014652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014656:	f383 8811 	msr	BASEPRI, r3
 801465a:	f3bf 8f6f 	isb	sy
 801465e:	f3bf 8f4f 	dsb	sy
 8014662:	627b      	str	r3, [r7, #36]	; 0x24
}
 8014664:	bf00      	nop
 8014666:	e7fe      	b.n	8014666 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014668:	f000 fb36 	bl	8014cd8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8014670:	f3ef 8211 	mrs	r2, BASEPRI
 8014674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014678:	f383 8811 	msr	BASEPRI, r3
 801467c:	f3bf 8f6f 	isb	sy
 8014680:	f3bf 8f4f 	dsb	sy
 8014684:	623a      	str	r2, [r7, #32]
 8014686:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8014688:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801468a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 801468c:	683b      	ldr	r3, [r7, #0]
 801468e:	2b00      	cmp	r3, #0
 8014690:	d003      	beq.n	801469a <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8014692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014694:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014696:	683b      	ldr	r3, [r7, #0]
 8014698:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801469a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801469c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80146a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80146a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146a6:	2202      	movs	r2, #2
 80146a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 80146ac:	79fb      	ldrb	r3, [r7, #7]
 80146ae:	2b04      	cmp	r3, #4
 80146b0:	d828      	bhi.n	8014704 <xTaskGenericNotifyFromISR+0xcc>
 80146b2:	a201      	add	r2, pc, #4	; (adr r2, 80146b8 <xTaskGenericNotifyFromISR+0x80>)
 80146b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146b8:	08014725 	.word	0x08014725
 80146bc:	080146cd 	.word	0x080146cd
 80146c0:	080146db 	.word	0x080146db
 80146c4:	080146e7 	.word	0x080146e7
 80146c8:	080146ef 	.word	0x080146ef
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80146cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80146d0:	68bb      	ldr	r3, [r7, #8]
 80146d2:	431a      	orrs	r2, r3
 80146d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146d6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80146d8:	e027      	b.n	801472a <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80146da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80146de:	1c5a      	adds	r2, r3, #1
 80146e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146e2:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80146e4:	e021      	b.n	801472a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80146e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146e8:	68ba      	ldr	r2, [r7, #8]
 80146ea:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80146ec:	e01d      	b.n	801472a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80146ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80146f2:	2b02      	cmp	r3, #2
 80146f4:	d003      	beq.n	80146fe <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80146f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146f8:	68ba      	ldr	r2, [r7, #8]
 80146fa:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80146fc:	e015      	b.n	801472a <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 80146fe:	2300      	movs	r3, #0
 8014700:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8014702:	e012      	b.n	801472a <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8014704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014706:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014708:	f1b3 3fff 	cmp.w	r3, #4294967295
 801470c:	d00c      	beq.n	8014728 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 801470e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014712:	f383 8811 	msr	BASEPRI, r3
 8014716:	f3bf 8f6f 	isb	sy
 801471a:	f3bf 8f4f 	dsb	sy
 801471e:	61bb      	str	r3, [r7, #24]
}
 8014720:	bf00      	nop
 8014722:	e7fe      	b.n	8014722 <xTaskGenericNotifyFromISR+0xea>
					break;
 8014724:	bf00      	nop
 8014726:	e000      	b.n	801472a <xTaskGenericNotifyFromISR+0xf2>
					break;
 8014728:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801472a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801472e:	2b01      	cmp	r3, #1
 8014730:	d145      	bne.n	80147be <xTaskGenericNotifyFromISR+0x186>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8014732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014736:	2b00      	cmp	r3, #0
 8014738:	d00a      	beq.n	8014750 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 801473a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801473e:	f383 8811 	msr	BASEPRI, r3
 8014742:	f3bf 8f6f 	isb	sy
 8014746:	f3bf 8f4f 	dsb	sy
 801474a:	617b      	str	r3, [r7, #20]
}
 801474c:	bf00      	nop
 801474e:	e7fe      	b.n	801474e <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014750:	4b20      	ldr	r3, [pc, #128]	; (80147d4 <xTaskGenericNotifyFromISR+0x19c>)
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	2b00      	cmp	r3, #0
 8014756:	d11c      	bne.n	8014792 <xTaskGenericNotifyFromISR+0x15a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801475a:	3304      	adds	r3, #4
 801475c:	4618      	mov	r0, r3
 801475e:	f7fe fa34 	bl	8012bca <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014766:	2201      	movs	r2, #1
 8014768:	409a      	lsls	r2, r3
 801476a:	4b1b      	ldr	r3, [pc, #108]	; (80147d8 <xTaskGenericNotifyFromISR+0x1a0>)
 801476c:	681b      	ldr	r3, [r3, #0]
 801476e:	4313      	orrs	r3, r2
 8014770:	4a19      	ldr	r2, [pc, #100]	; (80147d8 <xTaskGenericNotifyFromISR+0x1a0>)
 8014772:	6013      	str	r3, [r2, #0]
 8014774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014778:	4613      	mov	r3, r2
 801477a:	009b      	lsls	r3, r3, #2
 801477c:	4413      	add	r3, r2
 801477e:	009b      	lsls	r3, r3, #2
 8014780:	4a16      	ldr	r2, [pc, #88]	; (80147dc <xTaskGenericNotifyFromISR+0x1a4>)
 8014782:	441a      	add	r2, r3
 8014784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014786:	3304      	adds	r3, #4
 8014788:	4619      	mov	r1, r3
 801478a:	4610      	mov	r0, r2
 801478c:	f7fe f9c0 	bl	8012b10 <vListInsertEnd>
 8014790:	e005      	b.n	801479e <xTaskGenericNotifyFromISR+0x166>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8014792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014794:	3318      	adds	r3, #24
 8014796:	4619      	mov	r1, r3
 8014798:	4811      	ldr	r0, [pc, #68]	; (80147e0 <xTaskGenericNotifyFromISR+0x1a8>)
 801479a:	f7fe f9b9 	bl	8012b10 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801479e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147a2:	4b10      	ldr	r3, [pc, #64]	; (80147e4 <xTaskGenericNotifyFromISR+0x1ac>)
 80147a4:	681b      	ldr	r3, [r3, #0]
 80147a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147a8:	429a      	cmp	r2, r3
 80147aa:	d908      	bls.n	80147be <xTaskGenericNotifyFromISR+0x186>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80147ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d002      	beq.n	80147b8 <xTaskGenericNotifyFromISR+0x180>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80147b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80147b4:	2201      	movs	r2, #1
 80147b6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80147b8:	4b0b      	ldr	r3, [pc, #44]	; (80147e8 <xTaskGenericNotifyFromISR+0x1b0>)
 80147ba:	2201      	movs	r2, #1
 80147bc:	601a      	str	r2, [r3, #0]
 80147be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147c0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80147c2:	693b      	ldr	r3, [r7, #16]
 80147c4:	f383 8811 	msr	BASEPRI, r3
}
 80147c8:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80147ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80147cc:	4618      	mov	r0, r3
 80147ce:	3738      	adds	r7, #56	; 0x38
 80147d0:	46bd      	mov	sp, r7
 80147d2:	bd80      	pop	{r7, pc}
 80147d4:	20001134 	.word	0x20001134
 80147d8:	20001114 	.word	0x20001114
 80147dc:	20001010 	.word	0x20001010
 80147e0:	200010cc 	.word	0x200010cc
 80147e4:	2000100c 	.word	0x2000100c
 80147e8:	20001120 	.word	0x20001120

080147ec <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80147ec:	b580      	push	{r7, lr}
 80147ee:	b084      	sub	sp, #16
 80147f0:	af00      	add	r7, sp, #0
 80147f2:	6078      	str	r0, [r7, #4]
 80147f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80147f6:	4b29      	ldr	r3, [pc, #164]	; (801489c <prvAddCurrentTaskToDelayedList+0xb0>)
 80147f8:	681b      	ldr	r3, [r3, #0]
 80147fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80147fc:	4b28      	ldr	r3, [pc, #160]	; (80148a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80147fe:	681b      	ldr	r3, [r3, #0]
 8014800:	3304      	adds	r3, #4
 8014802:	4618      	mov	r0, r3
 8014804:	f7fe f9e1 	bl	8012bca <uxListRemove>
 8014808:	4603      	mov	r3, r0
 801480a:	2b00      	cmp	r3, #0
 801480c:	d10b      	bne.n	8014826 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801480e:	4b24      	ldr	r3, [pc, #144]	; (80148a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014810:	681b      	ldr	r3, [r3, #0]
 8014812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014814:	2201      	movs	r2, #1
 8014816:	fa02 f303 	lsl.w	r3, r2, r3
 801481a:	43da      	mvns	r2, r3
 801481c:	4b21      	ldr	r3, [pc, #132]	; (80148a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 801481e:	681b      	ldr	r3, [r3, #0]
 8014820:	4013      	ands	r3, r2
 8014822:	4a20      	ldr	r2, [pc, #128]	; (80148a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8014824:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	f1b3 3fff 	cmp.w	r3, #4294967295
 801482c:	d10a      	bne.n	8014844 <prvAddCurrentTaskToDelayedList+0x58>
 801482e:	683b      	ldr	r3, [r7, #0]
 8014830:	2b00      	cmp	r3, #0
 8014832:	d007      	beq.n	8014844 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014834:	4b1a      	ldr	r3, [pc, #104]	; (80148a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014836:	681b      	ldr	r3, [r3, #0]
 8014838:	3304      	adds	r3, #4
 801483a:	4619      	mov	r1, r3
 801483c:	481a      	ldr	r0, [pc, #104]	; (80148a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 801483e:	f7fe f967 	bl	8012b10 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014842:	e026      	b.n	8014892 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014844:	68fa      	ldr	r2, [r7, #12]
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	4413      	add	r3, r2
 801484a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801484c:	4b14      	ldr	r3, [pc, #80]	; (80148a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 801484e:	681b      	ldr	r3, [r3, #0]
 8014850:	68ba      	ldr	r2, [r7, #8]
 8014852:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014854:	68ba      	ldr	r2, [r7, #8]
 8014856:	68fb      	ldr	r3, [r7, #12]
 8014858:	429a      	cmp	r2, r3
 801485a:	d209      	bcs.n	8014870 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801485c:	4b13      	ldr	r3, [pc, #76]	; (80148ac <prvAddCurrentTaskToDelayedList+0xc0>)
 801485e:	681a      	ldr	r2, [r3, #0]
 8014860:	4b0f      	ldr	r3, [pc, #60]	; (80148a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014862:	681b      	ldr	r3, [r3, #0]
 8014864:	3304      	adds	r3, #4
 8014866:	4619      	mov	r1, r3
 8014868:	4610      	mov	r0, r2
 801486a:	f7fe f975 	bl	8012b58 <vListInsert>
}
 801486e:	e010      	b.n	8014892 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014870:	4b0f      	ldr	r3, [pc, #60]	; (80148b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8014872:	681a      	ldr	r2, [r3, #0]
 8014874:	4b0a      	ldr	r3, [pc, #40]	; (80148a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8014876:	681b      	ldr	r3, [r3, #0]
 8014878:	3304      	adds	r3, #4
 801487a:	4619      	mov	r1, r3
 801487c:	4610      	mov	r0, r2
 801487e:	f7fe f96b 	bl	8012b58 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014882:	4b0c      	ldr	r3, [pc, #48]	; (80148b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	68ba      	ldr	r2, [r7, #8]
 8014888:	429a      	cmp	r2, r3
 801488a:	d202      	bcs.n	8014892 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801488c:	4a09      	ldr	r2, [pc, #36]	; (80148b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 801488e:	68bb      	ldr	r3, [r7, #8]
 8014890:	6013      	str	r3, [r2, #0]
}
 8014892:	bf00      	nop
 8014894:	3710      	adds	r7, #16
 8014896:	46bd      	mov	sp, r7
 8014898:	bd80      	pop	{r7, pc}
 801489a:	bf00      	nop
 801489c:	20001110 	.word	0x20001110
 80148a0:	2000100c 	.word	0x2000100c
 80148a4:	20001114 	.word	0x20001114
 80148a8:	200010f8 	.word	0x200010f8
 80148ac:	200010c8 	.word	0x200010c8
 80148b0:	200010c4 	.word	0x200010c4
 80148b4:	2000112c 	.word	0x2000112c

080148b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80148b8:	b480      	push	{r7}
 80148ba:	b085      	sub	sp, #20
 80148bc:	af00      	add	r7, sp, #0
 80148be:	60f8      	str	r0, [r7, #12]
 80148c0:	60b9      	str	r1, [r7, #8]
 80148c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	3b04      	subs	r3, #4
 80148c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80148ca:	68fb      	ldr	r3, [r7, #12]
 80148cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80148d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80148d2:	68fb      	ldr	r3, [r7, #12]
 80148d4:	3b04      	subs	r3, #4
 80148d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80148d8:	68bb      	ldr	r3, [r7, #8]
 80148da:	f023 0201 	bic.w	r2, r3, #1
 80148de:	68fb      	ldr	r3, [r7, #12]
 80148e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80148e2:	68fb      	ldr	r3, [r7, #12]
 80148e4:	3b04      	subs	r3, #4
 80148e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80148e8:	4a0c      	ldr	r2, [pc, #48]	; (801491c <pxPortInitialiseStack+0x64>)
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80148ee:	68fb      	ldr	r3, [r7, #12]
 80148f0:	3b14      	subs	r3, #20
 80148f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80148f4:	687a      	ldr	r2, [r7, #4]
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80148fa:	68fb      	ldr	r3, [r7, #12]
 80148fc:	3b04      	subs	r3, #4
 80148fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014900:	68fb      	ldr	r3, [r7, #12]
 8014902:	f06f 0202 	mvn.w	r2, #2
 8014906:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014908:	68fb      	ldr	r3, [r7, #12]
 801490a:	3b20      	subs	r3, #32
 801490c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801490e:	68fb      	ldr	r3, [r7, #12]
}
 8014910:	4618      	mov	r0, r3
 8014912:	3714      	adds	r7, #20
 8014914:	46bd      	mov	sp, r7
 8014916:	f85d 7b04 	ldr.w	r7, [sp], #4
 801491a:	4770      	bx	lr
 801491c:	08014921 	.word	0x08014921

08014920 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014920:	b480      	push	{r7}
 8014922:	b085      	sub	sp, #20
 8014924:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014926:	2300      	movs	r3, #0
 8014928:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801492a:	4b12      	ldr	r3, [pc, #72]	; (8014974 <prvTaskExitError+0x54>)
 801492c:	681b      	ldr	r3, [r3, #0]
 801492e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014932:	d00a      	beq.n	801494a <prvTaskExitError+0x2a>
	__asm volatile
 8014934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014938:	f383 8811 	msr	BASEPRI, r3
 801493c:	f3bf 8f6f 	isb	sy
 8014940:	f3bf 8f4f 	dsb	sy
 8014944:	60fb      	str	r3, [r7, #12]
}
 8014946:	bf00      	nop
 8014948:	e7fe      	b.n	8014948 <prvTaskExitError+0x28>
	__asm volatile
 801494a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801494e:	f383 8811 	msr	BASEPRI, r3
 8014952:	f3bf 8f6f 	isb	sy
 8014956:	f3bf 8f4f 	dsb	sy
 801495a:	60bb      	str	r3, [r7, #8]
}
 801495c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801495e:	bf00      	nop
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	2b00      	cmp	r3, #0
 8014964:	d0fc      	beq.n	8014960 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014966:	bf00      	nop
 8014968:	bf00      	nop
 801496a:	3714      	adds	r7, #20
 801496c:	46bd      	mov	sp, r7
 801496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014972:	4770      	bx	lr
 8014974:	20000940 	.word	0x20000940
	...

08014980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014980:	4b07      	ldr	r3, [pc, #28]	; (80149a0 <pxCurrentTCBConst2>)
 8014982:	6819      	ldr	r1, [r3, #0]
 8014984:	6808      	ldr	r0, [r1, #0]
 8014986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801498a:	f380 8809 	msr	PSP, r0
 801498e:	f3bf 8f6f 	isb	sy
 8014992:	f04f 0000 	mov.w	r0, #0
 8014996:	f380 8811 	msr	BASEPRI, r0
 801499a:	4770      	bx	lr
 801499c:	f3af 8000 	nop.w

080149a0 <pxCurrentTCBConst2>:
 80149a0:	2000100c 	.word	0x2000100c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80149a4:	bf00      	nop
 80149a6:	bf00      	nop

080149a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80149a8:	4808      	ldr	r0, [pc, #32]	; (80149cc <prvPortStartFirstTask+0x24>)
 80149aa:	6800      	ldr	r0, [r0, #0]
 80149ac:	6800      	ldr	r0, [r0, #0]
 80149ae:	f380 8808 	msr	MSP, r0
 80149b2:	f04f 0000 	mov.w	r0, #0
 80149b6:	f380 8814 	msr	CONTROL, r0
 80149ba:	b662      	cpsie	i
 80149bc:	b661      	cpsie	f
 80149be:	f3bf 8f4f 	dsb	sy
 80149c2:	f3bf 8f6f 	isb	sy
 80149c6:	df00      	svc	0
 80149c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80149ca:	bf00      	nop
 80149cc:	e000ed08 	.word	0xe000ed08

080149d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80149d0:	b580      	push	{r7, lr}
 80149d2:	b086      	sub	sp, #24
 80149d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80149d6:	4b46      	ldr	r3, [pc, #280]	; (8014af0 <xPortStartScheduler+0x120>)
 80149d8:	681b      	ldr	r3, [r3, #0]
 80149da:	4a46      	ldr	r2, [pc, #280]	; (8014af4 <xPortStartScheduler+0x124>)
 80149dc:	4293      	cmp	r3, r2
 80149de:	d10a      	bne.n	80149f6 <xPortStartScheduler+0x26>
	__asm volatile
 80149e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149e4:	f383 8811 	msr	BASEPRI, r3
 80149e8:	f3bf 8f6f 	isb	sy
 80149ec:	f3bf 8f4f 	dsb	sy
 80149f0:	613b      	str	r3, [r7, #16]
}
 80149f2:	bf00      	nop
 80149f4:	e7fe      	b.n	80149f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80149f6:	4b3e      	ldr	r3, [pc, #248]	; (8014af0 <xPortStartScheduler+0x120>)
 80149f8:	681b      	ldr	r3, [r3, #0]
 80149fa:	4a3f      	ldr	r2, [pc, #252]	; (8014af8 <xPortStartScheduler+0x128>)
 80149fc:	4293      	cmp	r3, r2
 80149fe:	d10a      	bne.n	8014a16 <xPortStartScheduler+0x46>
	__asm volatile
 8014a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a04:	f383 8811 	msr	BASEPRI, r3
 8014a08:	f3bf 8f6f 	isb	sy
 8014a0c:	f3bf 8f4f 	dsb	sy
 8014a10:	60fb      	str	r3, [r7, #12]
}
 8014a12:	bf00      	nop
 8014a14:	e7fe      	b.n	8014a14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014a16:	4b39      	ldr	r3, [pc, #228]	; (8014afc <xPortStartScheduler+0x12c>)
 8014a18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014a1a:	697b      	ldr	r3, [r7, #20]
 8014a1c:	781b      	ldrb	r3, [r3, #0]
 8014a1e:	b2db      	uxtb	r3, r3
 8014a20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014a22:	697b      	ldr	r3, [r7, #20]
 8014a24:	22ff      	movs	r2, #255	; 0xff
 8014a26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014a28:	697b      	ldr	r3, [r7, #20]
 8014a2a:	781b      	ldrb	r3, [r3, #0]
 8014a2c:	b2db      	uxtb	r3, r3
 8014a2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014a30:	78fb      	ldrb	r3, [r7, #3]
 8014a32:	b2db      	uxtb	r3, r3
 8014a34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014a38:	b2da      	uxtb	r2, r3
 8014a3a:	4b31      	ldr	r3, [pc, #196]	; (8014b00 <xPortStartScheduler+0x130>)
 8014a3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014a3e:	4b31      	ldr	r3, [pc, #196]	; (8014b04 <xPortStartScheduler+0x134>)
 8014a40:	2207      	movs	r2, #7
 8014a42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014a44:	e009      	b.n	8014a5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8014a46:	4b2f      	ldr	r3, [pc, #188]	; (8014b04 <xPortStartScheduler+0x134>)
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	3b01      	subs	r3, #1
 8014a4c:	4a2d      	ldr	r2, [pc, #180]	; (8014b04 <xPortStartScheduler+0x134>)
 8014a4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014a50:	78fb      	ldrb	r3, [r7, #3]
 8014a52:	b2db      	uxtb	r3, r3
 8014a54:	005b      	lsls	r3, r3, #1
 8014a56:	b2db      	uxtb	r3, r3
 8014a58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014a5a:	78fb      	ldrb	r3, [r7, #3]
 8014a5c:	b2db      	uxtb	r3, r3
 8014a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014a62:	2b80      	cmp	r3, #128	; 0x80
 8014a64:	d0ef      	beq.n	8014a46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014a66:	4b27      	ldr	r3, [pc, #156]	; (8014b04 <xPortStartScheduler+0x134>)
 8014a68:	681b      	ldr	r3, [r3, #0]
 8014a6a:	f1c3 0307 	rsb	r3, r3, #7
 8014a6e:	2b04      	cmp	r3, #4
 8014a70:	d00a      	beq.n	8014a88 <xPortStartScheduler+0xb8>
	__asm volatile
 8014a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a76:	f383 8811 	msr	BASEPRI, r3
 8014a7a:	f3bf 8f6f 	isb	sy
 8014a7e:	f3bf 8f4f 	dsb	sy
 8014a82:	60bb      	str	r3, [r7, #8]
}
 8014a84:	bf00      	nop
 8014a86:	e7fe      	b.n	8014a86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014a88:	4b1e      	ldr	r3, [pc, #120]	; (8014b04 <xPortStartScheduler+0x134>)
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	021b      	lsls	r3, r3, #8
 8014a8e:	4a1d      	ldr	r2, [pc, #116]	; (8014b04 <xPortStartScheduler+0x134>)
 8014a90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014a92:	4b1c      	ldr	r3, [pc, #112]	; (8014b04 <xPortStartScheduler+0x134>)
 8014a94:	681b      	ldr	r3, [r3, #0]
 8014a96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8014a9a:	4a1a      	ldr	r2, [pc, #104]	; (8014b04 <xPortStartScheduler+0x134>)
 8014a9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	b2da      	uxtb	r2, r3
 8014aa2:	697b      	ldr	r3, [r7, #20]
 8014aa4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014aa6:	4b18      	ldr	r3, [pc, #96]	; (8014b08 <xPortStartScheduler+0x138>)
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	4a17      	ldr	r2, [pc, #92]	; (8014b08 <xPortStartScheduler+0x138>)
 8014aac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8014ab0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014ab2:	4b15      	ldr	r3, [pc, #84]	; (8014b08 <xPortStartScheduler+0x138>)
 8014ab4:	681b      	ldr	r3, [r3, #0]
 8014ab6:	4a14      	ldr	r2, [pc, #80]	; (8014b08 <xPortStartScheduler+0x138>)
 8014ab8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8014abc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014abe:	f000 f8dd 	bl	8014c7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014ac2:	4b12      	ldr	r3, [pc, #72]	; (8014b0c <xPortStartScheduler+0x13c>)
 8014ac4:	2200      	movs	r2, #0
 8014ac6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014ac8:	f000 f8fc 	bl	8014cc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014acc:	4b10      	ldr	r3, [pc, #64]	; (8014b10 <xPortStartScheduler+0x140>)
 8014ace:	681b      	ldr	r3, [r3, #0]
 8014ad0:	4a0f      	ldr	r2, [pc, #60]	; (8014b10 <xPortStartScheduler+0x140>)
 8014ad2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014ad6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014ad8:	f7ff ff66 	bl	80149a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014adc:	f7ff f9bc 	bl	8013e58 <vTaskSwitchContext>
	prvTaskExitError();
 8014ae0:	f7ff ff1e 	bl	8014920 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014ae4:	2300      	movs	r3, #0
}
 8014ae6:	4618      	mov	r0, r3
 8014ae8:	3718      	adds	r7, #24
 8014aea:	46bd      	mov	sp, r7
 8014aec:	bd80      	pop	{r7, pc}
 8014aee:	bf00      	nop
 8014af0:	e000ed00 	.word	0xe000ed00
 8014af4:	410fc271 	.word	0x410fc271
 8014af8:	410fc270 	.word	0x410fc270
 8014afc:	e000e400 	.word	0xe000e400
 8014b00:	20001138 	.word	0x20001138
 8014b04:	2000113c 	.word	0x2000113c
 8014b08:	e000ed20 	.word	0xe000ed20
 8014b0c:	20000940 	.word	0x20000940
 8014b10:	e000ef34 	.word	0xe000ef34

08014b14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014b14:	b480      	push	{r7}
 8014b16:	b083      	sub	sp, #12
 8014b18:	af00      	add	r7, sp, #0
	__asm volatile
 8014b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b1e:	f383 8811 	msr	BASEPRI, r3
 8014b22:	f3bf 8f6f 	isb	sy
 8014b26:	f3bf 8f4f 	dsb	sy
 8014b2a:	607b      	str	r3, [r7, #4]
}
 8014b2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014b2e:	4b0f      	ldr	r3, [pc, #60]	; (8014b6c <vPortEnterCritical+0x58>)
 8014b30:	681b      	ldr	r3, [r3, #0]
 8014b32:	3301      	adds	r3, #1
 8014b34:	4a0d      	ldr	r2, [pc, #52]	; (8014b6c <vPortEnterCritical+0x58>)
 8014b36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014b38:	4b0c      	ldr	r3, [pc, #48]	; (8014b6c <vPortEnterCritical+0x58>)
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	2b01      	cmp	r3, #1
 8014b3e:	d10f      	bne.n	8014b60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014b40:	4b0b      	ldr	r3, [pc, #44]	; (8014b70 <vPortEnterCritical+0x5c>)
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	b2db      	uxtb	r3, r3
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d00a      	beq.n	8014b60 <vPortEnterCritical+0x4c>
	__asm volatile
 8014b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b4e:	f383 8811 	msr	BASEPRI, r3
 8014b52:	f3bf 8f6f 	isb	sy
 8014b56:	f3bf 8f4f 	dsb	sy
 8014b5a:	603b      	str	r3, [r7, #0]
}
 8014b5c:	bf00      	nop
 8014b5e:	e7fe      	b.n	8014b5e <vPortEnterCritical+0x4a>
	}
}
 8014b60:	bf00      	nop
 8014b62:	370c      	adds	r7, #12
 8014b64:	46bd      	mov	sp, r7
 8014b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b6a:	4770      	bx	lr
 8014b6c:	20000940 	.word	0x20000940
 8014b70:	e000ed04 	.word	0xe000ed04

08014b74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014b74:	b480      	push	{r7}
 8014b76:	b083      	sub	sp, #12
 8014b78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014b7a:	4b12      	ldr	r3, [pc, #72]	; (8014bc4 <vPortExitCritical+0x50>)
 8014b7c:	681b      	ldr	r3, [r3, #0]
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	d10a      	bne.n	8014b98 <vPortExitCritical+0x24>
	__asm volatile
 8014b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b86:	f383 8811 	msr	BASEPRI, r3
 8014b8a:	f3bf 8f6f 	isb	sy
 8014b8e:	f3bf 8f4f 	dsb	sy
 8014b92:	607b      	str	r3, [r7, #4]
}
 8014b94:	bf00      	nop
 8014b96:	e7fe      	b.n	8014b96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014b98:	4b0a      	ldr	r3, [pc, #40]	; (8014bc4 <vPortExitCritical+0x50>)
 8014b9a:	681b      	ldr	r3, [r3, #0]
 8014b9c:	3b01      	subs	r3, #1
 8014b9e:	4a09      	ldr	r2, [pc, #36]	; (8014bc4 <vPortExitCritical+0x50>)
 8014ba0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8014ba2:	4b08      	ldr	r3, [pc, #32]	; (8014bc4 <vPortExitCritical+0x50>)
 8014ba4:	681b      	ldr	r3, [r3, #0]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d105      	bne.n	8014bb6 <vPortExitCritical+0x42>
 8014baa:	2300      	movs	r3, #0
 8014bac:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014bae:	683b      	ldr	r3, [r7, #0]
 8014bb0:	f383 8811 	msr	BASEPRI, r3
}
 8014bb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014bb6:	bf00      	nop
 8014bb8:	370c      	adds	r7, #12
 8014bba:	46bd      	mov	sp, r7
 8014bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bc0:	4770      	bx	lr
 8014bc2:	bf00      	nop
 8014bc4:	20000940 	.word	0x20000940
	...

08014bd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014bd0:	f3ef 8009 	mrs	r0, PSP
 8014bd4:	f3bf 8f6f 	isb	sy
 8014bd8:	4b15      	ldr	r3, [pc, #84]	; (8014c30 <pxCurrentTCBConst>)
 8014bda:	681a      	ldr	r2, [r3, #0]
 8014bdc:	f01e 0f10 	tst.w	lr, #16
 8014be0:	bf08      	it	eq
 8014be2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014be6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bea:	6010      	str	r0, [r2, #0]
 8014bec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014bf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014bf4:	f380 8811 	msr	BASEPRI, r0
 8014bf8:	f3bf 8f4f 	dsb	sy
 8014bfc:	f3bf 8f6f 	isb	sy
 8014c00:	f7ff f92a 	bl	8013e58 <vTaskSwitchContext>
 8014c04:	f04f 0000 	mov.w	r0, #0
 8014c08:	f380 8811 	msr	BASEPRI, r0
 8014c0c:	bc09      	pop	{r0, r3}
 8014c0e:	6819      	ldr	r1, [r3, #0]
 8014c10:	6808      	ldr	r0, [r1, #0]
 8014c12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c16:	f01e 0f10 	tst.w	lr, #16
 8014c1a:	bf08      	it	eq
 8014c1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014c20:	f380 8809 	msr	PSP, r0
 8014c24:	f3bf 8f6f 	isb	sy
 8014c28:	4770      	bx	lr
 8014c2a:	bf00      	nop
 8014c2c:	f3af 8000 	nop.w

08014c30 <pxCurrentTCBConst>:
 8014c30:	2000100c 	.word	0x2000100c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014c34:	bf00      	nop
 8014c36:	bf00      	nop

08014c38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014c38:	b580      	push	{r7, lr}
 8014c3a:	b082      	sub	sp, #8
 8014c3c:	af00      	add	r7, sp, #0
	__asm volatile
 8014c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c42:	f383 8811 	msr	BASEPRI, r3
 8014c46:	f3bf 8f6f 	isb	sy
 8014c4a:	f3bf 8f4f 	dsb	sy
 8014c4e:	607b      	str	r3, [r7, #4]
}
 8014c50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014c52:	f7ff f849 	bl	8013ce8 <xTaskIncrementTick>
 8014c56:	4603      	mov	r3, r0
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d003      	beq.n	8014c64 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014c5c:	4b06      	ldr	r3, [pc, #24]	; (8014c78 <SysTick_Handler+0x40>)
 8014c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014c62:	601a      	str	r2, [r3, #0]
 8014c64:	2300      	movs	r3, #0
 8014c66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014c68:	683b      	ldr	r3, [r7, #0]
 8014c6a:	f383 8811 	msr	BASEPRI, r3
}
 8014c6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014c70:	bf00      	nop
 8014c72:	3708      	adds	r7, #8
 8014c74:	46bd      	mov	sp, r7
 8014c76:	bd80      	pop	{r7, pc}
 8014c78:	e000ed04 	.word	0xe000ed04

08014c7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014c7c:	b480      	push	{r7}
 8014c7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014c80:	4b0b      	ldr	r3, [pc, #44]	; (8014cb0 <vPortSetupTimerInterrupt+0x34>)
 8014c82:	2200      	movs	r2, #0
 8014c84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014c86:	4b0b      	ldr	r3, [pc, #44]	; (8014cb4 <vPortSetupTimerInterrupt+0x38>)
 8014c88:	2200      	movs	r2, #0
 8014c8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014c8c:	4b0a      	ldr	r3, [pc, #40]	; (8014cb8 <vPortSetupTimerInterrupt+0x3c>)
 8014c8e:	681b      	ldr	r3, [r3, #0]
 8014c90:	4a0a      	ldr	r2, [pc, #40]	; (8014cbc <vPortSetupTimerInterrupt+0x40>)
 8014c92:	fba2 2303 	umull	r2, r3, r2, r3
 8014c96:	099b      	lsrs	r3, r3, #6
 8014c98:	4a09      	ldr	r2, [pc, #36]	; (8014cc0 <vPortSetupTimerInterrupt+0x44>)
 8014c9a:	3b01      	subs	r3, #1
 8014c9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014c9e:	4b04      	ldr	r3, [pc, #16]	; (8014cb0 <vPortSetupTimerInterrupt+0x34>)
 8014ca0:	2207      	movs	r2, #7
 8014ca2:	601a      	str	r2, [r3, #0]
}
 8014ca4:	bf00      	nop
 8014ca6:	46bd      	mov	sp, r7
 8014ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cac:	4770      	bx	lr
 8014cae:	bf00      	nop
 8014cb0:	e000e010 	.word	0xe000e010
 8014cb4:	e000e018 	.word	0xe000e018
 8014cb8:	20000824 	.word	0x20000824
 8014cbc:	10624dd3 	.word	0x10624dd3
 8014cc0:	e000e014 	.word	0xe000e014

08014cc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014cc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014cd4 <vPortEnableVFP+0x10>
 8014cc8:	6801      	ldr	r1, [r0, #0]
 8014cca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8014cce:	6001      	str	r1, [r0, #0]
 8014cd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014cd2:	bf00      	nop
 8014cd4:	e000ed88 	.word	0xe000ed88

08014cd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014cd8:	b480      	push	{r7}
 8014cda:	b085      	sub	sp, #20
 8014cdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8014cde:	f3ef 8305 	mrs	r3, IPSR
 8014ce2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014ce4:	68fb      	ldr	r3, [r7, #12]
 8014ce6:	2b0f      	cmp	r3, #15
 8014ce8:	d914      	bls.n	8014d14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8014cea:	4a17      	ldr	r2, [pc, #92]	; (8014d48 <vPortValidateInterruptPriority+0x70>)
 8014cec:	68fb      	ldr	r3, [r7, #12]
 8014cee:	4413      	add	r3, r2
 8014cf0:	781b      	ldrb	r3, [r3, #0]
 8014cf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014cf4:	4b15      	ldr	r3, [pc, #84]	; (8014d4c <vPortValidateInterruptPriority+0x74>)
 8014cf6:	781b      	ldrb	r3, [r3, #0]
 8014cf8:	7afa      	ldrb	r2, [r7, #11]
 8014cfa:	429a      	cmp	r2, r3
 8014cfc:	d20a      	bcs.n	8014d14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8014cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d02:	f383 8811 	msr	BASEPRI, r3
 8014d06:	f3bf 8f6f 	isb	sy
 8014d0a:	f3bf 8f4f 	dsb	sy
 8014d0e:	607b      	str	r3, [r7, #4]
}
 8014d10:	bf00      	nop
 8014d12:	e7fe      	b.n	8014d12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014d14:	4b0e      	ldr	r3, [pc, #56]	; (8014d50 <vPortValidateInterruptPriority+0x78>)
 8014d16:	681b      	ldr	r3, [r3, #0]
 8014d18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8014d1c:	4b0d      	ldr	r3, [pc, #52]	; (8014d54 <vPortValidateInterruptPriority+0x7c>)
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	429a      	cmp	r2, r3
 8014d22:	d90a      	bls.n	8014d3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8014d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d28:	f383 8811 	msr	BASEPRI, r3
 8014d2c:	f3bf 8f6f 	isb	sy
 8014d30:	f3bf 8f4f 	dsb	sy
 8014d34:	603b      	str	r3, [r7, #0]
}
 8014d36:	bf00      	nop
 8014d38:	e7fe      	b.n	8014d38 <vPortValidateInterruptPriority+0x60>
	}
 8014d3a:	bf00      	nop
 8014d3c:	3714      	adds	r7, #20
 8014d3e:	46bd      	mov	sp, r7
 8014d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d44:	4770      	bx	lr
 8014d46:	bf00      	nop
 8014d48:	e000e3f0 	.word	0xe000e3f0
 8014d4c:	20001138 	.word	0x20001138
 8014d50:	e000ed0c 	.word	0xe000ed0c
 8014d54:	2000113c 	.word	0x2000113c

08014d58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014d58:	b580      	push	{r7, lr}
 8014d5a:	b08a      	sub	sp, #40	; 0x28
 8014d5c:	af00      	add	r7, sp, #0
 8014d5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014d60:	2300      	movs	r3, #0
 8014d62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014d64:	f7fe ff16 	bl	8013b94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014d68:	4b58      	ldr	r3, [pc, #352]	; (8014ecc <pvPortMalloc+0x174>)
 8014d6a:	681b      	ldr	r3, [r3, #0]
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d101      	bne.n	8014d74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014d70:	f000 f910 	bl	8014f94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014d74:	4b56      	ldr	r3, [pc, #344]	; (8014ed0 <pvPortMalloc+0x178>)
 8014d76:	681a      	ldr	r2, [r3, #0]
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	4013      	ands	r3, r2
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	f040 808e 	bne.w	8014e9e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	d01d      	beq.n	8014dc4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8014d88:	2208      	movs	r2, #8
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	4413      	add	r3, r2
 8014d8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	f003 0307 	and.w	r3, r3, #7
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d014      	beq.n	8014dc4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	f023 0307 	bic.w	r3, r3, #7
 8014da0:	3308      	adds	r3, #8
 8014da2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	f003 0307 	and.w	r3, r3, #7
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d00a      	beq.n	8014dc4 <pvPortMalloc+0x6c>
	__asm volatile
 8014dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014db2:	f383 8811 	msr	BASEPRI, r3
 8014db6:	f3bf 8f6f 	isb	sy
 8014dba:	f3bf 8f4f 	dsb	sy
 8014dbe:	617b      	str	r3, [r7, #20]
}
 8014dc0:	bf00      	nop
 8014dc2:	e7fe      	b.n	8014dc2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d069      	beq.n	8014e9e <pvPortMalloc+0x146>
 8014dca:	4b42      	ldr	r3, [pc, #264]	; (8014ed4 <pvPortMalloc+0x17c>)
 8014dcc:	681b      	ldr	r3, [r3, #0]
 8014dce:	687a      	ldr	r2, [r7, #4]
 8014dd0:	429a      	cmp	r2, r3
 8014dd2:	d864      	bhi.n	8014e9e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014dd4:	4b40      	ldr	r3, [pc, #256]	; (8014ed8 <pvPortMalloc+0x180>)
 8014dd6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014dd8:	4b3f      	ldr	r3, [pc, #252]	; (8014ed8 <pvPortMalloc+0x180>)
 8014dda:	681b      	ldr	r3, [r3, #0]
 8014ddc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014dde:	e004      	b.n	8014dea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8014de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014de2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014de6:	681b      	ldr	r3, [r3, #0]
 8014de8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014dec:	685b      	ldr	r3, [r3, #4]
 8014dee:	687a      	ldr	r2, [r7, #4]
 8014df0:	429a      	cmp	r2, r3
 8014df2:	d903      	bls.n	8014dfc <pvPortMalloc+0xa4>
 8014df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014df6:	681b      	ldr	r3, [r3, #0]
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	d1f1      	bne.n	8014de0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014dfc:	4b33      	ldr	r3, [pc, #204]	; (8014ecc <pvPortMalloc+0x174>)
 8014dfe:	681b      	ldr	r3, [r3, #0]
 8014e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014e02:	429a      	cmp	r2, r3
 8014e04:	d04b      	beq.n	8014e9e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014e06:	6a3b      	ldr	r3, [r7, #32]
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	2208      	movs	r2, #8
 8014e0c:	4413      	add	r3, r2
 8014e0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e12:	681a      	ldr	r2, [r3, #0]
 8014e14:	6a3b      	ldr	r3, [r7, #32]
 8014e16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e1a:	685a      	ldr	r2, [r3, #4]
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	1ad2      	subs	r2, r2, r3
 8014e20:	2308      	movs	r3, #8
 8014e22:	005b      	lsls	r3, r3, #1
 8014e24:	429a      	cmp	r2, r3
 8014e26:	d91f      	bls.n	8014e68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	4413      	add	r3, r2
 8014e2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014e30:	69bb      	ldr	r3, [r7, #24]
 8014e32:	f003 0307 	and.w	r3, r3, #7
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	d00a      	beq.n	8014e50 <pvPortMalloc+0xf8>
	__asm volatile
 8014e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e3e:	f383 8811 	msr	BASEPRI, r3
 8014e42:	f3bf 8f6f 	isb	sy
 8014e46:	f3bf 8f4f 	dsb	sy
 8014e4a:	613b      	str	r3, [r7, #16]
}
 8014e4c:	bf00      	nop
 8014e4e:	e7fe      	b.n	8014e4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e52:	685a      	ldr	r2, [r3, #4]
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	1ad2      	subs	r2, r2, r3
 8014e58:	69bb      	ldr	r3, [r7, #24]
 8014e5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e5e:	687a      	ldr	r2, [r7, #4]
 8014e60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014e62:	69b8      	ldr	r0, [r7, #24]
 8014e64:	f000 f8f8 	bl	8015058 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014e68:	4b1a      	ldr	r3, [pc, #104]	; (8014ed4 <pvPortMalloc+0x17c>)
 8014e6a:	681a      	ldr	r2, [r3, #0]
 8014e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e6e:	685b      	ldr	r3, [r3, #4]
 8014e70:	1ad3      	subs	r3, r2, r3
 8014e72:	4a18      	ldr	r2, [pc, #96]	; (8014ed4 <pvPortMalloc+0x17c>)
 8014e74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014e76:	4b17      	ldr	r3, [pc, #92]	; (8014ed4 <pvPortMalloc+0x17c>)
 8014e78:	681a      	ldr	r2, [r3, #0]
 8014e7a:	4b18      	ldr	r3, [pc, #96]	; (8014edc <pvPortMalloc+0x184>)
 8014e7c:	681b      	ldr	r3, [r3, #0]
 8014e7e:	429a      	cmp	r2, r3
 8014e80:	d203      	bcs.n	8014e8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014e82:	4b14      	ldr	r3, [pc, #80]	; (8014ed4 <pvPortMalloc+0x17c>)
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	4a15      	ldr	r2, [pc, #84]	; (8014edc <pvPortMalloc+0x184>)
 8014e88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e8c:	685a      	ldr	r2, [r3, #4]
 8014e8e:	4b10      	ldr	r3, [pc, #64]	; (8014ed0 <pvPortMalloc+0x178>)
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	431a      	orrs	r2, r3
 8014e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e9a:	2200      	movs	r2, #0
 8014e9c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014e9e:	f7fe fe87 	bl	8013bb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014ea2:	69fb      	ldr	r3, [r7, #28]
 8014ea4:	f003 0307 	and.w	r3, r3, #7
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d00a      	beq.n	8014ec2 <pvPortMalloc+0x16a>
	__asm volatile
 8014eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eb0:	f383 8811 	msr	BASEPRI, r3
 8014eb4:	f3bf 8f6f 	isb	sy
 8014eb8:	f3bf 8f4f 	dsb	sy
 8014ebc:	60fb      	str	r3, [r7, #12]
}
 8014ebe:	bf00      	nop
 8014ec0:	e7fe      	b.n	8014ec0 <pvPortMalloc+0x168>
	return pvReturn;
 8014ec2:	69fb      	ldr	r3, [r7, #28]
}
 8014ec4:	4618      	mov	r0, r3
 8014ec6:	3728      	adds	r7, #40	; 0x28
 8014ec8:	46bd      	mov	sp, r7
 8014eca:	bd80      	pop	{r7, pc}
 8014ecc:	20004d48 	.word	0x20004d48
 8014ed0:	20004d54 	.word	0x20004d54
 8014ed4:	20004d4c 	.word	0x20004d4c
 8014ed8:	20004d40 	.word	0x20004d40
 8014edc:	20004d50 	.word	0x20004d50

08014ee0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014ee0:	b580      	push	{r7, lr}
 8014ee2:	b086      	sub	sp, #24
 8014ee4:	af00      	add	r7, sp, #0
 8014ee6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d048      	beq.n	8014f84 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014ef2:	2308      	movs	r3, #8
 8014ef4:	425b      	negs	r3, r3
 8014ef6:	697a      	ldr	r2, [r7, #20]
 8014ef8:	4413      	add	r3, r2
 8014efa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014efc:	697b      	ldr	r3, [r7, #20]
 8014efe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014f00:	693b      	ldr	r3, [r7, #16]
 8014f02:	685a      	ldr	r2, [r3, #4]
 8014f04:	4b21      	ldr	r3, [pc, #132]	; (8014f8c <vPortFree+0xac>)
 8014f06:	681b      	ldr	r3, [r3, #0]
 8014f08:	4013      	ands	r3, r2
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d10a      	bne.n	8014f24 <vPortFree+0x44>
	__asm volatile
 8014f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f12:	f383 8811 	msr	BASEPRI, r3
 8014f16:	f3bf 8f6f 	isb	sy
 8014f1a:	f3bf 8f4f 	dsb	sy
 8014f1e:	60fb      	str	r3, [r7, #12]
}
 8014f20:	bf00      	nop
 8014f22:	e7fe      	b.n	8014f22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014f24:	693b      	ldr	r3, [r7, #16]
 8014f26:	681b      	ldr	r3, [r3, #0]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d00a      	beq.n	8014f42 <vPortFree+0x62>
	__asm volatile
 8014f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f30:	f383 8811 	msr	BASEPRI, r3
 8014f34:	f3bf 8f6f 	isb	sy
 8014f38:	f3bf 8f4f 	dsb	sy
 8014f3c:	60bb      	str	r3, [r7, #8]
}
 8014f3e:	bf00      	nop
 8014f40:	e7fe      	b.n	8014f40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014f42:	693b      	ldr	r3, [r7, #16]
 8014f44:	685a      	ldr	r2, [r3, #4]
 8014f46:	4b11      	ldr	r3, [pc, #68]	; (8014f8c <vPortFree+0xac>)
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	4013      	ands	r3, r2
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d019      	beq.n	8014f84 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014f50:	693b      	ldr	r3, [r7, #16]
 8014f52:	681b      	ldr	r3, [r3, #0]
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d115      	bne.n	8014f84 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014f58:	693b      	ldr	r3, [r7, #16]
 8014f5a:	685a      	ldr	r2, [r3, #4]
 8014f5c:	4b0b      	ldr	r3, [pc, #44]	; (8014f8c <vPortFree+0xac>)
 8014f5e:	681b      	ldr	r3, [r3, #0]
 8014f60:	43db      	mvns	r3, r3
 8014f62:	401a      	ands	r2, r3
 8014f64:	693b      	ldr	r3, [r7, #16]
 8014f66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014f68:	f7fe fe14 	bl	8013b94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014f6c:	693b      	ldr	r3, [r7, #16]
 8014f6e:	685a      	ldr	r2, [r3, #4]
 8014f70:	4b07      	ldr	r3, [pc, #28]	; (8014f90 <vPortFree+0xb0>)
 8014f72:	681b      	ldr	r3, [r3, #0]
 8014f74:	4413      	add	r3, r2
 8014f76:	4a06      	ldr	r2, [pc, #24]	; (8014f90 <vPortFree+0xb0>)
 8014f78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014f7a:	6938      	ldr	r0, [r7, #16]
 8014f7c:	f000 f86c 	bl	8015058 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8014f80:	f7fe fe16 	bl	8013bb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014f84:	bf00      	nop
 8014f86:	3718      	adds	r7, #24
 8014f88:	46bd      	mov	sp, r7
 8014f8a:	bd80      	pop	{r7, pc}
 8014f8c:	20004d54 	.word	0x20004d54
 8014f90:	20004d4c 	.word	0x20004d4c

08014f94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014f94:	b480      	push	{r7}
 8014f96:	b085      	sub	sp, #20
 8014f98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014f9a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8014f9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014fa0:	4b27      	ldr	r3, [pc, #156]	; (8015040 <prvHeapInit+0xac>)
 8014fa2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	f003 0307 	and.w	r3, r3, #7
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d00c      	beq.n	8014fc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014fae:	68fb      	ldr	r3, [r7, #12]
 8014fb0:	3307      	adds	r3, #7
 8014fb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014fb4:	68fb      	ldr	r3, [r7, #12]
 8014fb6:	f023 0307 	bic.w	r3, r3, #7
 8014fba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014fbc:	68ba      	ldr	r2, [r7, #8]
 8014fbe:	68fb      	ldr	r3, [r7, #12]
 8014fc0:	1ad3      	subs	r3, r2, r3
 8014fc2:	4a1f      	ldr	r2, [pc, #124]	; (8015040 <prvHeapInit+0xac>)
 8014fc4:	4413      	add	r3, r2
 8014fc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014fcc:	4a1d      	ldr	r2, [pc, #116]	; (8015044 <prvHeapInit+0xb0>)
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014fd2:	4b1c      	ldr	r3, [pc, #112]	; (8015044 <prvHeapInit+0xb0>)
 8014fd4:	2200      	movs	r2, #0
 8014fd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	68ba      	ldr	r2, [r7, #8]
 8014fdc:	4413      	add	r3, r2
 8014fde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014fe0:	2208      	movs	r2, #8
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	1a9b      	subs	r3, r3, r2
 8014fe6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014fe8:	68fb      	ldr	r3, [r7, #12]
 8014fea:	f023 0307 	bic.w	r3, r3, #7
 8014fee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	4a15      	ldr	r2, [pc, #84]	; (8015048 <prvHeapInit+0xb4>)
 8014ff4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014ff6:	4b14      	ldr	r3, [pc, #80]	; (8015048 <prvHeapInit+0xb4>)
 8014ff8:	681b      	ldr	r3, [r3, #0]
 8014ffa:	2200      	movs	r2, #0
 8014ffc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014ffe:	4b12      	ldr	r3, [pc, #72]	; (8015048 <prvHeapInit+0xb4>)
 8015000:	681b      	ldr	r3, [r3, #0]
 8015002:	2200      	movs	r2, #0
 8015004:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801500a:	683b      	ldr	r3, [r7, #0]
 801500c:	68fa      	ldr	r2, [r7, #12]
 801500e:	1ad2      	subs	r2, r2, r3
 8015010:	683b      	ldr	r3, [r7, #0]
 8015012:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015014:	4b0c      	ldr	r3, [pc, #48]	; (8015048 <prvHeapInit+0xb4>)
 8015016:	681a      	ldr	r2, [r3, #0]
 8015018:	683b      	ldr	r3, [r7, #0]
 801501a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801501c:	683b      	ldr	r3, [r7, #0]
 801501e:	685b      	ldr	r3, [r3, #4]
 8015020:	4a0a      	ldr	r2, [pc, #40]	; (801504c <prvHeapInit+0xb8>)
 8015022:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015024:	683b      	ldr	r3, [r7, #0]
 8015026:	685b      	ldr	r3, [r3, #4]
 8015028:	4a09      	ldr	r2, [pc, #36]	; (8015050 <prvHeapInit+0xbc>)
 801502a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801502c:	4b09      	ldr	r3, [pc, #36]	; (8015054 <prvHeapInit+0xc0>)
 801502e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015032:	601a      	str	r2, [r3, #0]
}
 8015034:	bf00      	nop
 8015036:	3714      	adds	r7, #20
 8015038:	46bd      	mov	sp, r7
 801503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801503e:	4770      	bx	lr
 8015040:	20001140 	.word	0x20001140
 8015044:	20004d40 	.word	0x20004d40
 8015048:	20004d48 	.word	0x20004d48
 801504c:	20004d50 	.word	0x20004d50
 8015050:	20004d4c 	.word	0x20004d4c
 8015054:	20004d54 	.word	0x20004d54

08015058 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015058:	b480      	push	{r7}
 801505a:	b085      	sub	sp, #20
 801505c:	af00      	add	r7, sp, #0
 801505e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015060:	4b28      	ldr	r3, [pc, #160]	; (8015104 <prvInsertBlockIntoFreeList+0xac>)
 8015062:	60fb      	str	r3, [r7, #12]
 8015064:	e002      	b.n	801506c <prvInsertBlockIntoFreeList+0x14>
 8015066:	68fb      	ldr	r3, [r7, #12]
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	60fb      	str	r3, [r7, #12]
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	681b      	ldr	r3, [r3, #0]
 8015070:	687a      	ldr	r2, [r7, #4]
 8015072:	429a      	cmp	r2, r3
 8015074:	d8f7      	bhi.n	8015066 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015076:	68fb      	ldr	r3, [r7, #12]
 8015078:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801507a:	68fb      	ldr	r3, [r7, #12]
 801507c:	685b      	ldr	r3, [r3, #4]
 801507e:	68ba      	ldr	r2, [r7, #8]
 8015080:	4413      	add	r3, r2
 8015082:	687a      	ldr	r2, [r7, #4]
 8015084:	429a      	cmp	r2, r3
 8015086:	d108      	bne.n	801509a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015088:	68fb      	ldr	r3, [r7, #12]
 801508a:	685a      	ldr	r2, [r3, #4]
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	685b      	ldr	r3, [r3, #4]
 8015090:	441a      	add	r2, r3
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	685b      	ldr	r3, [r3, #4]
 80150a2:	68ba      	ldr	r2, [r7, #8]
 80150a4:	441a      	add	r2, r3
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	429a      	cmp	r2, r3
 80150ac:	d118      	bne.n	80150e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80150ae:	68fb      	ldr	r3, [r7, #12]
 80150b0:	681a      	ldr	r2, [r3, #0]
 80150b2:	4b15      	ldr	r3, [pc, #84]	; (8015108 <prvInsertBlockIntoFreeList+0xb0>)
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	429a      	cmp	r2, r3
 80150b8:	d00d      	beq.n	80150d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	685a      	ldr	r2, [r3, #4]
 80150be:	68fb      	ldr	r3, [r7, #12]
 80150c0:	681b      	ldr	r3, [r3, #0]
 80150c2:	685b      	ldr	r3, [r3, #4]
 80150c4:	441a      	add	r2, r3
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	681b      	ldr	r3, [r3, #0]
 80150ce:	681a      	ldr	r2, [r3, #0]
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	601a      	str	r2, [r3, #0]
 80150d4:	e008      	b.n	80150e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80150d6:	4b0c      	ldr	r3, [pc, #48]	; (8015108 <prvInsertBlockIntoFreeList+0xb0>)
 80150d8:	681a      	ldr	r2, [r3, #0]
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	601a      	str	r2, [r3, #0]
 80150de:	e003      	b.n	80150e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80150e0:	68fb      	ldr	r3, [r7, #12]
 80150e2:	681a      	ldr	r2, [r3, #0]
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80150e8:	68fa      	ldr	r2, [r7, #12]
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	429a      	cmp	r2, r3
 80150ee:	d002      	beq.n	80150f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80150f0:	68fb      	ldr	r3, [r7, #12]
 80150f2:	687a      	ldr	r2, [r7, #4]
 80150f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80150f6:	bf00      	nop
 80150f8:	3714      	adds	r7, #20
 80150fa:	46bd      	mov	sp, r7
 80150fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015100:	4770      	bx	lr
 8015102:	bf00      	nop
 8015104:	20004d40 	.word	0x20004d40
 8015108:	20004d48 	.word	0x20004d48

0801510c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801510c:	b580      	push	{r7, lr}
 801510e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8015110:	2200      	movs	r2, #0
 8015112:	4912      	ldr	r1, [pc, #72]	; (801515c <MX_USB_DEVICE_Init+0x50>)
 8015114:	4812      	ldr	r0, [pc, #72]	; (8015160 <MX_USB_DEVICE_Init+0x54>)
 8015116:	f7fc f84f 	bl	80111b8 <USBD_Init>
 801511a:	4603      	mov	r3, r0
 801511c:	2b00      	cmp	r3, #0
 801511e:	d001      	beq.n	8015124 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8015120:	f7ee fed8 	bl	8003ed4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8015124:	490f      	ldr	r1, [pc, #60]	; (8015164 <MX_USB_DEVICE_Init+0x58>)
 8015126:	480e      	ldr	r0, [pc, #56]	; (8015160 <MX_USB_DEVICE_Init+0x54>)
 8015128:	f7fc f87c 	bl	8011224 <USBD_RegisterClass>
 801512c:	4603      	mov	r3, r0
 801512e:	2b00      	cmp	r3, #0
 8015130:	d001      	beq.n	8015136 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8015132:	f7ee fecf 	bl	8003ed4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8015136:	490c      	ldr	r1, [pc, #48]	; (8015168 <MX_USB_DEVICE_Init+0x5c>)
 8015138:	4809      	ldr	r0, [pc, #36]	; (8015160 <MX_USB_DEVICE_Init+0x54>)
 801513a:	f7fb ffa1 	bl	8011080 <USBD_CDC_RegisterInterface>
 801513e:	4603      	mov	r3, r0
 8015140:	2b00      	cmp	r3, #0
 8015142:	d001      	beq.n	8015148 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8015144:	f7ee fec6 	bl	8003ed4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8015148:	4805      	ldr	r0, [pc, #20]	; (8015160 <MX_USB_DEVICE_Init+0x54>)
 801514a:	f7fc f88c 	bl	8011266 <USBD_Start>
 801514e:	4603      	mov	r3, r0
 8015150:	2b00      	cmp	r3, #0
 8015152:	d001      	beq.n	8015158 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8015154:	f7ee febe 	bl	8003ed4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8015158:	bf00      	nop
 801515a:	bd80      	pop	{r7, pc}
 801515c:	20000958 	.word	0x20000958
 8015160:	20005e8c 	.word	0x20005e8c
 8015164:	2000083c 	.word	0x2000083c
 8015168:	20000944 	.word	0x20000944

0801516c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801516c:	b580      	push	{r7, lr}
 801516e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8015170:	2200      	movs	r2, #0
 8015172:	4905      	ldr	r1, [pc, #20]	; (8015188 <CDC_Init_FS+0x1c>)
 8015174:	4805      	ldr	r0, [pc, #20]	; (801518c <CDC_Init_FS+0x20>)
 8015176:	f7fb ff98 	bl	80110aa <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801517a:	4905      	ldr	r1, [pc, #20]	; (8015190 <CDC_Init_FS+0x24>)
 801517c:	4803      	ldr	r0, [pc, #12]	; (801518c <CDC_Init_FS+0x20>)
 801517e:	f7fb ffad 	bl	80110dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8015182:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8015184:	4618      	mov	r0, r3
 8015186:	bd80      	pop	{r7, pc}
 8015188:	2000635c 	.word	0x2000635c
 801518c:	20005e8c 	.word	0x20005e8c
 8015190:	2000615c 	.word	0x2000615c

08015194 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8015194:	b480      	push	{r7}
 8015196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8015198:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801519a:	4618      	mov	r0, r3
 801519c:	46bd      	mov	sp, r7
 801519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151a2:	4770      	bx	lr

080151a4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80151a4:	b480      	push	{r7}
 80151a6:	b083      	sub	sp, #12
 80151a8:	af00      	add	r7, sp, #0
 80151aa:	4603      	mov	r3, r0
 80151ac:	6039      	str	r1, [r7, #0]
 80151ae:	71fb      	strb	r3, [r7, #7]
 80151b0:	4613      	mov	r3, r2
 80151b2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80151b4:	79fb      	ldrb	r3, [r7, #7]
 80151b6:	2b23      	cmp	r3, #35	; 0x23
 80151b8:	f200 808c 	bhi.w	80152d4 <CDC_Control_FS+0x130>
 80151bc:	a201      	add	r2, pc, #4	; (adr r2, 80151c4 <CDC_Control_FS+0x20>)
 80151be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80151c2:	bf00      	nop
 80151c4:	080152d5 	.word	0x080152d5
 80151c8:	080152d5 	.word	0x080152d5
 80151cc:	080152d5 	.word	0x080152d5
 80151d0:	080152d5 	.word	0x080152d5
 80151d4:	080152d5 	.word	0x080152d5
 80151d8:	080152d5 	.word	0x080152d5
 80151dc:	080152d5 	.word	0x080152d5
 80151e0:	080152d5 	.word	0x080152d5
 80151e4:	080152d5 	.word	0x080152d5
 80151e8:	080152d5 	.word	0x080152d5
 80151ec:	080152d5 	.word	0x080152d5
 80151f0:	080152d5 	.word	0x080152d5
 80151f4:	080152d5 	.word	0x080152d5
 80151f8:	080152d5 	.word	0x080152d5
 80151fc:	080152d5 	.word	0x080152d5
 8015200:	080152d5 	.word	0x080152d5
 8015204:	080152d5 	.word	0x080152d5
 8015208:	080152d5 	.word	0x080152d5
 801520c:	080152d5 	.word	0x080152d5
 8015210:	080152d5 	.word	0x080152d5
 8015214:	080152d5 	.word	0x080152d5
 8015218:	080152d5 	.word	0x080152d5
 801521c:	080152d5 	.word	0x080152d5
 8015220:	080152d5 	.word	0x080152d5
 8015224:	080152d5 	.word	0x080152d5
 8015228:	080152d5 	.word	0x080152d5
 801522c:	080152d5 	.word	0x080152d5
 8015230:	080152d5 	.word	0x080152d5
 8015234:	080152d5 	.word	0x080152d5
 8015238:	080152d5 	.word	0x080152d5
 801523c:	080152d5 	.word	0x080152d5
 8015240:	080152d5 	.word	0x080152d5
 8015244:	08015255 	.word	0x08015255
 8015248:	0801528f 	.word	0x0801528f
 801524c:	080152d5 	.word	0x080152d5
 8015250:	080152d5 	.word	0x080152d5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	TempBuf_USB[0]=pbuf[0];
 8015254:	683b      	ldr	r3, [r7, #0]
 8015256:	781a      	ldrb	r2, [r3, #0]
 8015258:	4b22      	ldr	r3, [pc, #136]	; (80152e4 <CDC_Control_FS+0x140>)
 801525a:	701a      	strb	r2, [r3, #0]
    	TempBuf_USB[1]=pbuf[1];
 801525c:	683b      	ldr	r3, [r7, #0]
 801525e:	785a      	ldrb	r2, [r3, #1]
 8015260:	4b20      	ldr	r3, [pc, #128]	; (80152e4 <CDC_Control_FS+0x140>)
 8015262:	705a      	strb	r2, [r3, #1]
    	TempBuf_USB[2]=pbuf[2];
 8015264:	683b      	ldr	r3, [r7, #0]
 8015266:	789a      	ldrb	r2, [r3, #2]
 8015268:	4b1e      	ldr	r3, [pc, #120]	; (80152e4 <CDC_Control_FS+0x140>)
 801526a:	709a      	strb	r2, [r3, #2]
    	TempBuf_USB[3]=pbuf[3];
 801526c:	683b      	ldr	r3, [r7, #0]
 801526e:	78da      	ldrb	r2, [r3, #3]
 8015270:	4b1c      	ldr	r3, [pc, #112]	; (80152e4 <CDC_Control_FS+0x140>)
 8015272:	70da      	strb	r2, [r3, #3]
    	TempBuf_USB[4]=pbuf[4];
 8015274:	683b      	ldr	r3, [r7, #0]
 8015276:	791a      	ldrb	r2, [r3, #4]
 8015278:	4b1a      	ldr	r3, [pc, #104]	; (80152e4 <CDC_Control_FS+0x140>)
 801527a:	711a      	strb	r2, [r3, #4]
    	TempBuf_USB[5]=pbuf[5];
 801527c:	683b      	ldr	r3, [r7, #0]
 801527e:	795a      	ldrb	r2, [r3, #5]
 8015280:	4b18      	ldr	r3, [pc, #96]	; (80152e4 <CDC_Control_FS+0x140>)
 8015282:	715a      	strb	r2, [r3, #5]
    	TempBuf_USB[6]=pbuf[6];
 8015284:	683b      	ldr	r3, [r7, #0]
 8015286:	799a      	ldrb	r2, [r3, #6]
 8015288:	4b16      	ldr	r3, [pc, #88]	; (80152e4 <CDC_Control_FS+0x140>)
 801528a:	719a      	strb	r2, [r3, #6]
    	break;
 801528c:	e023      	b.n	80152d6 <CDC_Control_FS+0x132>


    case CDC_GET_LINE_CODING:
        pbuf[0]=TempBuf_USB[0];
 801528e:	4b15      	ldr	r3, [pc, #84]	; (80152e4 <CDC_Control_FS+0x140>)
 8015290:	781a      	ldrb	r2, [r3, #0]
 8015292:	683b      	ldr	r3, [r7, #0]
 8015294:	701a      	strb	r2, [r3, #0]
        pbuf[1]=TempBuf_USB[1];
 8015296:	683b      	ldr	r3, [r7, #0]
 8015298:	3301      	adds	r3, #1
 801529a:	4a12      	ldr	r2, [pc, #72]	; (80152e4 <CDC_Control_FS+0x140>)
 801529c:	7852      	ldrb	r2, [r2, #1]
 801529e:	701a      	strb	r2, [r3, #0]
        pbuf[2]=TempBuf_USB[2];
 80152a0:	683b      	ldr	r3, [r7, #0]
 80152a2:	3302      	adds	r3, #2
 80152a4:	4a0f      	ldr	r2, [pc, #60]	; (80152e4 <CDC_Control_FS+0x140>)
 80152a6:	7892      	ldrb	r2, [r2, #2]
 80152a8:	701a      	strb	r2, [r3, #0]
        pbuf[3]=TempBuf_USB[3];
 80152aa:	683b      	ldr	r3, [r7, #0]
 80152ac:	3303      	adds	r3, #3
 80152ae:	4a0d      	ldr	r2, [pc, #52]	; (80152e4 <CDC_Control_FS+0x140>)
 80152b0:	78d2      	ldrb	r2, [r2, #3]
 80152b2:	701a      	strb	r2, [r3, #0]
        pbuf[4]=TempBuf_USB[4];
 80152b4:	683b      	ldr	r3, [r7, #0]
 80152b6:	3304      	adds	r3, #4
 80152b8:	4a0a      	ldr	r2, [pc, #40]	; (80152e4 <CDC_Control_FS+0x140>)
 80152ba:	7912      	ldrb	r2, [r2, #4]
 80152bc:	701a      	strb	r2, [r3, #0]
        pbuf[5]=TempBuf_USB[5];
 80152be:	683b      	ldr	r3, [r7, #0]
 80152c0:	3305      	adds	r3, #5
 80152c2:	4a08      	ldr	r2, [pc, #32]	; (80152e4 <CDC_Control_FS+0x140>)
 80152c4:	7952      	ldrb	r2, [r2, #5]
 80152c6:	701a      	strb	r2, [r3, #0]
        pbuf[6]=TempBuf_USB[6];
 80152c8:	683b      	ldr	r3, [r7, #0]
 80152ca:	3306      	adds	r3, #6
 80152cc:	4a05      	ldr	r2, [pc, #20]	; (80152e4 <CDC_Control_FS+0x140>)
 80152ce:	7992      	ldrb	r2, [r2, #6]
 80152d0:	701a      	strb	r2, [r3, #0]
    break;
 80152d2:	e000      	b.n	80152d6 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80152d4:	bf00      	nop
  }

  return (USBD_OK);
 80152d6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80152d8:	4618      	mov	r0, r3
 80152da:	370c      	adds	r7, #12
 80152dc:	46bd      	mov	sp, r7
 80152de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152e2:	4770      	bx	lr
 80152e4:	2000655c 	.word	0x2000655c

080152e8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80152e8:	b580      	push	{r7, lr}
 80152ea:	b082      	sub	sp, #8
 80152ec:	af00      	add	r7, sp, #0
 80152ee:	6078      	str	r0, [r7, #4]
 80152f0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	ringBuff_PushArray(&usb_rx_ringbuff, Buf, (uint16_t)*Len);
 80152f2:	683b      	ldr	r3, [r7, #0]
 80152f4:	681b      	ldr	r3, [r3, #0]
 80152f6:	b29b      	uxth	r3, r3
 80152f8:	461a      	mov	r2, r3
 80152fa:	6879      	ldr	r1, [r7, #4]
 80152fc:	4807      	ldr	r0, [pc, #28]	; (801531c <CDC_Receive_FS+0x34>)
 80152fe:	f7ee fe60 	bl	8003fc2 <ringBuff_PushArray>
//	if ( END_CHAR == Buf[*Len - 1]) {
//		osSignalSet(USB_RX_Check_Handle, 0x01);
//	}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8015302:	6879      	ldr	r1, [r7, #4]
 8015304:	4806      	ldr	r0, [pc, #24]	; (8015320 <CDC_Receive_FS+0x38>)
 8015306:	f7fb fee9 	bl	80110dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801530a:	4805      	ldr	r0, [pc, #20]	; (8015320 <CDC_Receive_FS+0x38>)
 801530c:	f7fb ff2a 	bl	8011164 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8015310:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8015312:	4618      	mov	r0, r3
 8015314:	3708      	adds	r7, #8
 8015316:	46bd      	mov	sp, r7
 8015318:	bd80      	pop	{r7, pc}
 801531a:	bf00      	nop
 801531c:	20000000 	.word	0x20000000
 8015320:	20005e8c 	.word	0x20005e8c

08015324 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8015324:	b580      	push	{r7, lr}
 8015326:	b084      	sub	sp, #16
 8015328:	af00      	add	r7, sp, #0
 801532a:	6078      	str	r0, [r7, #4]
 801532c:	460b      	mov	r3, r1
 801532e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8015330:	2300      	movs	r3, #0
 8015332:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8015334:	4b0d      	ldr	r3, [pc, #52]	; (801536c <CDC_Transmit_FS+0x48>)
 8015336:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801533a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801533c:	68bb      	ldr	r3, [r7, #8]
 801533e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015342:	2b00      	cmp	r3, #0
 8015344:	d001      	beq.n	801534a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8015346:	2301      	movs	r3, #1
 8015348:	e00b      	b.n	8015362 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801534a:	887b      	ldrh	r3, [r7, #2]
 801534c:	461a      	mov	r2, r3
 801534e:	6879      	ldr	r1, [r7, #4]
 8015350:	4806      	ldr	r0, [pc, #24]	; (801536c <CDC_Transmit_FS+0x48>)
 8015352:	f7fb feaa 	bl	80110aa <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8015356:	4805      	ldr	r0, [pc, #20]	; (801536c <CDC_Transmit_FS+0x48>)
 8015358:	f7fb fed4 	bl	8011104 <USBD_CDC_TransmitPacket>
 801535c:	4603      	mov	r3, r0
 801535e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8015360:	7bfb      	ldrb	r3, [r7, #15]
}
 8015362:	4618      	mov	r0, r3
 8015364:	3710      	adds	r7, #16
 8015366:	46bd      	mov	sp, r7
 8015368:	bd80      	pop	{r7, pc}
 801536a:	bf00      	nop
 801536c:	20005e8c 	.word	0x20005e8c

08015370 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8015370:	b480      	push	{r7}
 8015372:	b087      	sub	sp, #28
 8015374:	af00      	add	r7, sp, #0
 8015376:	60f8      	str	r0, [r7, #12]
 8015378:	60b9      	str	r1, [r7, #8]
 801537a:	4613      	mov	r3, r2
 801537c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801537e:	2300      	movs	r3, #0
 8015380:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8015382:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015386:	4618      	mov	r0, r3
 8015388:	371c      	adds	r7, #28
 801538a:	46bd      	mov	sp, r7
 801538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015390:	4770      	bx	lr
	...

08015394 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015394:	b480      	push	{r7}
 8015396:	b083      	sub	sp, #12
 8015398:	af00      	add	r7, sp, #0
 801539a:	4603      	mov	r3, r0
 801539c:	6039      	str	r1, [r7, #0]
 801539e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80153a0:	683b      	ldr	r3, [r7, #0]
 80153a2:	2212      	movs	r2, #18
 80153a4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80153a6:	4b03      	ldr	r3, [pc, #12]	; (80153b4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80153a8:	4618      	mov	r0, r3
 80153aa:	370c      	adds	r7, #12
 80153ac:	46bd      	mov	sp, r7
 80153ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b2:	4770      	bx	lr
 80153b4:	20000974 	.word	0x20000974

080153b8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80153b8:	b480      	push	{r7}
 80153ba:	b083      	sub	sp, #12
 80153bc:	af00      	add	r7, sp, #0
 80153be:	4603      	mov	r3, r0
 80153c0:	6039      	str	r1, [r7, #0]
 80153c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80153c4:	683b      	ldr	r3, [r7, #0]
 80153c6:	2204      	movs	r2, #4
 80153c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80153ca:	4b03      	ldr	r3, [pc, #12]	; (80153d8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80153cc:	4618      	mov	r0, r3
 80153ce:	370c      	adds	r7, #12
 80153d0:	46bd      	mov	sp, r7
 80153d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153d6:	4770      	bx	lr
 80153d8:	20000988 	.word	0x20000988

080153dc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80153dc:	b580      	push	{r7, lr}
 80153de:	b082      	sub	sp, #8
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	4603      	mov	r3, r0
 80153e4:	6039      	str	r1, [r7, #0]
 80153e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80153e8:	79fb      	ldrb	r3, [r7, #7]
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d105      	bne.n	80153fa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80153ee:	683a      	ldr	r2, [r7, #0]
 80153f0:	4907      	ldr	r1, [pc, #28]	; (8015410 <USBD_FS_ProductStrDescriptor+0x34>)
 80153f2:	4808      	ldr	r0, [pc, #32]	; (8015414 <USBD_FS_ProductStrDescriptor+0x38>)
 80153f4:	f7fc ff14 	bl	8012220 <USBD_GetString>
 80153f8:	e004      	b.n	8015404 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80153fa:	683a      	ldr	r2, [r7, #0]
 80153fc:	4904      	ldr	r1, [pc, #16]	; (8015410 <USBD_FS_ProductStrDescriptor+0x34>)
 80153fe:	4805      	ldr	r0, [pc, #20]	; (8015414 <USBD_FS_ProductStrDescriptor+0x38>)
 8015400:	f7fc ff0e 	bl	8012220 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015404:	4b02      	ldr	r3, [pc, #8]	; (8015410 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8015406:	4618      	mov	r0, r3
 8015408:	3708      	adds	r7, #8
 801540a:	46bd      	mov	sp, r7
 801540c:	bd80      	pop	{r7, pc}
 801540e:	bf00      	nop
 8015410:	20006564 	.word	0x20006564
 8015414:	0801c124 	.word	0x0801c124

08015418 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015418:	b580      	push	{r7, lr}
 801541a:	b082      	sub	sp, #8
 801541c:	af00      	add	r7, sp, #0
 801541e:	4603      	mov	r3, r0
 8015420:	6039      	str	r1, [r7, #0]
 8015422:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8015424:	683a      	ldr	r2, [r7, #0]
 8015426:	4904      	ldr	r1, [pc, #16]	; (8015438 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8015428:	4804      	ldr	r0, [pc, #16]	; (801543c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801542a:	f7fc fef9 	bl	8012220 <USBD_GetString>
  return USBD_StrDesc;
 801542e:	4b02      	ldr	r3, [pc, #8]	; (8015438 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8015430:	4618      	mov	r0, r3
 8015432:	3708      	adds	r7, #8
 8015434:	46bd      	mov	sp, r7
 8015436:	bd80      	pop	{r7, pc}
 8015438:	20006564 	.word	0x20006564
 801543c:	0801c13c 	.word	0x0801c13c

08015440 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015440:	b580      	push	{r7, lr}
 8015442:	b082      	sub	sp, #8
 8015444:	af00      	add	r7, sp, #0
 8015446:	4603      	mov	r3, r0
 8015448:	6039      	str	r1, [r7, #0]
 801544a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801544c:	683b      	ldr	r3, [r7, #0]
 801544e:	221a      	movs	r2, #26
 8015450:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8015452:	f000 f843 	bl	80154dc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8015456:	4b02      	ldr	r3, [pc, #8]	; (8015460 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8015458:	4618      	mov	r0, r3
 801545a:	3708      	adds	r7, #8
 801545c:	46bd      	mov	sp, r7
 801545e:	bd80      	pop	{r7, pc}
 8015460:	2000098c 	.word	0x2000098c

08015464 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015464:	b580      	push	{r7, lr}
 8015466:	b082      	sub	sp, #8
 8015468:	af00      	add	r7, sp, #0
 801546a:	4603      	mov	r3, r0
 801546c:	6039      	str	r1, [r7, #0]
 801546e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8015470:	79fb      	ldrb	r3, [r7, #7]
 8015472:	2b00      	cmp	r3, #0
 8015474:	d105      	bne.n	8015482 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015476:	683a      	ldr	r2, [r7, #0]
 8015478:	4907      	ldr	r1, [pc, #28]	; (8015498 <USBD_FS_ConfigStrDescriptor+0x34>)
 801547a:	4808      	ldr	r0, [pc, #32]	; (801549c <USBD_FS_ConfigStrDescriptor+0x38>)
 801547c:	f7fc fed0 	bl	8012220 <USBD_GetString>
 8015480:	e004      	b.n	801548c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8015482:	683a      	ldr	r2, [r7, #0]
 8015484:	4904      	ldr	r1, [pc, #16]	; (8015498 <USBD_FS_ConfigStrDescriptor+0x34>)
 8015486:	4805      	ldr	r0, [pc, #20]	; (801549c <USBD_FS_ConfigStrDescriptor+0x38>)
 8015488:	f7fc feca 	bl	8012220 <USBD_GetString>
  }
  return USBD_StrDesc;
 801548c:	4b02      	ldr	r3, [pc, #8]	; (8015498 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801548e:	4618      	mov	r0, r3
 8015490:	3708      	adds	r7, #8
 8015492:	46bd      	mov	sp, r7
 8015494:	bd80      	pop	{r7, pc}
 8015496:	bf00      	nop
 8015498:	20006564 	.word	0x20006564
 801549c:	0801c150 	.word	0x0801c150

080154a0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80154a0:	b580      	push	{r7, lr}
 80154a2:	b082      	sub	sp, #8
 80154a4:	af00      	add	r7, sp, #0
 80154a6:	4603      	mov	r3, r0
 80154a8:	6039      	str	r1, [r7, #0]
 80154aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80154ac:	79fb      	ldrb	r3, [r7, #7]
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d105      	bne.n	80154be <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80154b2:	683a      	ldr	r2, [r7, #0]
 80154b4:	4907      	ldr	r1, [pc, #28]	; (80154d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80154b6:	4808      	ldr	r0, [pc, #32]	; (80154d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80154b8:	f7fc feb2 	bl	8012220 <USBD_GetString>
 80154bc:	e004      	b.n	80154c8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80154be:	683a      	ldr	r2, [r7, #0]
 80154c0:	4904      	ldr	r1, [pc, #16]	; (80154d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80154c2:	4805      	ldr	r0, [pc, #20]	; (80154d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80154c4:	f7fc feac 	bl	8012220 <USBD_GetString>
  }
  return USBD_StrDesc;
 80154c8:	4b02      	ldr	r3, [pc, #8]	; (80154d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80154ca:	4618      	mov	r0, r3
 80154cc:	3708      	adds	r7, #8
 80154ce:	46bd      	mov	sp, r7
 80154d0:	bd80      	pop	{r7, pc}
 80154d2:	bf00      	nop
 80154d4:	20006564 	.word	0x20006564
 80154d8:	0801c15c 	.word	0x0801c15c

080154dc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80154dc:	b580      	push	{r7, lr}
 80154de:	b084      	sub	sp, #16
 80154e0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80154e2:	4b0f      	ldr	r3, [pc, #60]	; (8015520 <Get_SerialNum+0x44>)
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80154e8:	4b0e      	ldr	r3, [pc, #56]	; (8015524 <Get_SerialNum+0x48>)
 80154ea:	681b      	ldr	r3, [r3, #0]
 80154ec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80154ee:	4b0e      	ldr	r3, [pc, #56]	; (8015528 <Get_SerialNum+0x4c>)
 80154f0:	681b      	ldr	r3, [r3, #0]
 80154f2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80154f4:	68fa      	ldr	r2, [r7, #12]
 80154f6:	687b      	ldr	r3, [r7, #4]
 80154f8:	4413      	add	r3, r2
 80154fa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80154fc:	68fb      	ldr	r3, [r7, #12]
 80154fe:	2b00      	cmp	r3, #0
 8015500:	d009      	beq.n	8015516 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015502:	2208      	movs	r2, #8
 8015504:	4909      	ldr	r1, [pc, #36]	; (801552c <Get_SerialNum+0x50>)
 8015506:	68f8      	ldr	r0, [r7, #12]
 8015508:	f000 f814 	bl	8015534 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801550c:	2204      	movs	r2, #4
 801550e:	4908      	ldr	r1, [pc, #32]	; (8015530 <Get_SerialNum+0x54>)
 8015510:	68b8      	ldr	r0, [r7, #8]
 8015512:	f000 f80f 	bl	8015534 <IntToUnicode>
  }
}
 8015516:	bf00      	nop
 8015518:	3710      	adds	r7, #16
 801551a:	46bd      	mov	sp, r7
 801551c:	bd80      	pop	{r7, pc}
 801551e:	bf00      	nop
 8015520:	1fff7a10 	.word	0x1fff7a10
 8015524:	1fff7a14 	.word	0x1fff7a14
 8015528:	1fff7a18 	.word	0x1fff7a18
 801552c:	2000098e 	.word	0x2000098e
 8015530:	2000099e 	.word	0x2000099e

08015534 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015534:	b480      	push	{r7}
 8015536:	b087      	sub	sp, #28
 8015538:	af00      	add	r7, sp, #0
 801553a:	60f8      	str	r0, [r7, #12]
 801553c:	60b9      	str	r1, [r7, #8]
 801553e:	4613      	mov	r3, r2
 8015540:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8015542:	2300      	movs	r3, #0
 8015544:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8015546:	2300      	movs	r3, #0
 8015548:	75fb      	strb	r3, [r7, #23]
 801554a:	e027      	b.n	801559c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	0f1b      	lsrs	r3, r3, #28
 8015550:	2b09      	cmp	r3, #9
 8015552:	d80b      	bhi.n	801556c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	0f1b      	lsrs	r3, r3, #28
 8015558:	b2da      	uxtb	r2, r3
 801555a:	7dfb      	ldrb	r3, [r7, #23]
 801555c:	005b      	lsls	r3, r3, #1
 801555e:	4619      	mov	r1, r3
 8015560:	68bb      	ldr	r3, [r7, #8]
 8015562:	440b      	add	r3, r1
 8015564:	3230      	adds	r2, #48	; 0x30
 8015566:	b2d2      	uxtb	r2, r2
 8015568:	701a      	strb	r2, [r3, #0]
 801556a:	e00a      	b.n	8015582 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801556c:	68fb      	ldr	r3, [r7, #12]
 801556e:	0f1b      	lsrs	r3, r3, #28
 8015570:	b2da      	uxtb	r2, r3
 8015572:	7dfb      	ldrb	r3, [r7, #23]
 8015574:	005b      	lsls	r3, r3, #1
 8015576:	4619      	mov	r1, r3
 8015578:	68bb      	ldr	r3, [r7, #8]
 801557a:	440b      	add	r3, r1
 801557c:	3237      	adds	r2, #55	; 0x37
 801557e:	b2d2      	uxtb	r2, r2
 8015580:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	011b      	lsls	r3, r3, #4
 8015586:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015588:	7dfb      	ldrb	r3, [r7, #23]
 801558a:	005b      	lsls	r3, r3, #1
 801558c:	3301      	adds	r3, #1
 801558e:	68ba      	ldr	r2, [r7, #8]
 8015590:	4413      	add	r3, r2
 8015592:	2200      	movs	r2, #0
 8015594:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8015596:	7dfb      	ldrb	r3, [r7, #23]
 8015598:	3301      	adds	r3, #1
 801559a:	75fb      	strb	r3, [r7, #23]
 801559c:	7dfa      	ldrb	r2, [r7, #23]
 801559e:	79fb      	ldrb	r3, [r7, #7]
 80155a0:	429a      	cmp	r2, r3
 80155a2:	d3d3      	bcc.n	801554c <IntToUnicode+0x18>
  }
}
 80155a4:	bf00      	nop
 80155a6:	bf00      	nop
 80155a8:	371c      	adds	r7, #28
 80155aa:	46bd      	mov	sp, r7
 80155ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155b0:	4770      	bx	lr
	...

080155b4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80155b4:	b580      	push	{r7, lr}
 80155b6:	b08a      	sub	sp, #40	; 0x28
 80155b8:	af00      	add	r7, sp, #0
 80155ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80155bc:	f107 0314 	add.w	r3, r7, #20
 80155c0:	2200      	movs	r2, #0
 80155c2:	601a      	str	r2, [r3, #0]
 80155c4:	605a      	str	r2, [r3, #4]
 80155c6:	609a      	str	r2, [r3, #8]
 80155c8:	60da      	str	r2, [r3, #12]
 80155ca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	681b      	ldr	r3, [r3, #0]
 80155d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80155d4:	d13a      	bne.n	801564c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80155d6:	2300      	movs	r3, #0
 80155d8:	613b      	str	r3, [r7, #16]
 80155da:	4b1e      	ldr	r3, [pc, #120]	; (8015654 <HAL_PCD_MspInit+0xa0>)
 80155dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80155de:	4a1d      	ldr	r2, [pc, #116]	; (8015654 <HAL_PCD_MspInit+0xa0>)
 80155e0:	f043 0301 	orr.w	r3, r3, #1
 80155e4:	6313      	str	r3, [r2, #48]	; 0x30
 80155e6:	4b1b      	ldr	r3, [pc, #108]	; (8015654 <HAL_PCD_MspInit+0xa0>)
 80155e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80155ea:	f003 0301 	and.w	r3, r3, #1
 80155ee:	613b      	str	r3, [r7, #16]
 80155f0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80155f2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80155f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80155f8:	2302      	movs	r3, #2
 80155fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80155fc:	2300      	movs	r3, #0
 80155fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015600:	2303      	movs	r3, #3
 8015602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8015604:	230a      	movs	r3, #10
 8015606:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015608:	f107 0314 	add.w	r3, r7, #20
 801560c:	4619      	mov	r1, r3
 801560e:	4812      	ldr	r0, [pc, #72]	; (8015658 <HAL_PCD_MspInit+0xa4>)
 8015610:	f7f6 fb6e 	bl	800bcf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8015614:	4b0f      	ldr	r3, [pc, #60]	; (8015654 <HAL_PCD_MspInit+0xa0>)
 8015616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015618:	4a0e      	ldr	r2, [pc, #56]	; (8015654 <HAL_PCD_MspInit+0xa0>)
 801561a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801561e:	6353      	str	r3, [r2, #52]	; 0x34
 8015620:	2300      	movs	r3, #0
 8015622:	60fb      	str	r3, [r7, #12]
 8015624:	4b0b      	ldr	r3, [pc, #44]	; (8015654 <HAL_PCD_MspInit+0xa0>)
 8015626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015628:	4a0a      	ldr	r2, [pc, #40]	; (8015654 <HAL_PCD_MspInit+0xa0>)
 801562a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801562e:	6453      	str	r3, [r2, #68]	; 0x44
 8015630:	4b08      	ldr	r3, [pc, #32]	; (8015654 <HAL_PCD_MspInit+0xa0>)
 8015632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015634:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8015638:	60fb      	str	r3, [r7, #12]
 801563a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801563c:	2200      	movs	r2, #0
 801563e:	2105      	movs	r1, #5
 8015640:	2043      	movs	r0, #67	; 0x43
 8015642:	f7f5 ff8b 	bl	800b55c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8015646:	2043      	movs	r0, #67	; 0x43
 8015648:	f7f5 ffa4 	bl	800b594 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801564c:	bf00      	nop
 801564e:	3728      	adds	r7, #40	; 0x28
 8015650:	46bd      	mov	sp, r7
 8015652:	bd80      	pop	{r7, pc}
 8015654:	40023800 	.word	0x40023800
 8015658:	40020000 	.word	0x40020000

0801565c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801565c:	b580      	push	{r7, lr}
 801565e:	b082      	sub	sp, #8
 8015660:	af00      	add	r7, sp, #0
 8015662:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 801566a:	687b      	ldr	r3, [r7, #4]
 801566c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8015670:	4619      	mov	r1, r3
 8015672:	4610      	mov	r0, r2
 8015674:	f7fb fe42 	bl	80112fc <USBD_LL_SetupStage>
}
 8015678:	bf00      	nop
 801567a:	3708      	adds	r7, #8
 801567c:	46bd      	mov	sp, r7
 801567e:	bd80      	pop	{r7, pc}

08015680 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015680:	b580      	push	{r7, lr}
 8015682:	b082      	sub	sp, #8
 8015684:	af00      	add	r7, sp, #0
 8015686:	6078      	str	r0, [r7, #4]
 8015688:	460b      	mov	r3, r1
 801568a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8015692:	78fa      	ldrb	r2, [r7, #3]
 8015694:	6879      	ldr	r1, [r7, #4]
 8015696:	4613      	mov	r3, r2
 8015698:	00db      	lsls	r3, r3, #3
 801569a:	1a9b      	subs	r3, r3, r2
 801569c:	009b      	lsls	r3, r3, #2
 801569e:	440b      	add	r3, r1
 80156a0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80156a4:	681a      	ldr	r2, [r3, #0]
 80156a6:	78fb      	ldrb	r3, [r7, #3]
 80156a8:	4619      	mov	r1, r3
 80156aa:	f7fb fe7c 	bl	80113a6 <USBD_LL_DataOutStage>
}
 80156ae:	bf00      	nop
 80156b0:	3708      	adds	r7, #8
 80156b2:	46bd      	mov	sp, r7
 80156b4:	bd80      	pop	{r7, pc}

080156b6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80156b6:	b580      	push	{r7, lr}
 80156b8:	b082      	sub	sp, #8
 80156ba:	af00      	add	r7, sp, #0
 80156bc:	6078      	str	r0, [r7, #4]
 80156be:	460b      	mov	r3, r1
 80156c0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80156c8:	78fa      	ldrb	r2, [r7, #3]
 80156ca:	6879      	ldr	r1, [r7, #4]
 80156cc:	4613      	mov	r3, r2
 80156ce:	00db      	lsls	r3, r3, #3
 80156d0:	1a9b      	subs	r3, r3, r2
 80156d2:	009b      	lsls	r3, r3, #2
 80156d4:	440b      	add	r3, r1
 80156d6:	3348      	adds	r3, #72	; 0x48
 80156d8:	681a      	ldr	r2, [r3, #0]
 80156da:	78fb      	ldrb	r3, [r7, #3]
 80156dc:	4619      	mov	r1, r3
 80156de:	f7fb fec5 	bl	801146c <USBD_LL_DataInStage>
}
 80156e2:	bf00      	nop
 80156e4:	3708      	adds	r7, #8
 80156e6:	46bd      	mov	sp, r7
 80156e8:	bd80      	pop	{r7, pc}

080156ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80156ea:	b580      	push	{r7, lr}
 80156ec:	b082      	sub	sp, #8
 80156ee:	af00      	add	r7, sp, #0
 80156f0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80156f2:	687b      	ldr	r3, [r7, #4]
 80156f4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80156f8:	4618      	mov	r0, r3
 80156fa:	f7fb ffc9 	bl	8011690 <USBD_LL_SOF>
}
 80156fe:	bf00      	nop
 8015700:	3708      	adds	r7, #8
 8015702:	46bd      	mov	sp, r7
 8015704:	bd80      	pop	{r7, pc}

08015706 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015706:	b580      	push	{r7, lr}
 8015708:	b084      	sub	sp, #16
 801570a:	af00      	add	r7, sp, #0
 801570c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801570e:	2301      	movs	r3, #1
 8015710:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8015712:	687b      	ldr	r3, [r7, #4]
 8015714:	68db      	ldr	r3, [r3, #12]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d102      	bne.n	8015720 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801571a:	2300      	movs	r3, #0
 801571c:	73fb      	strb	r3, [r7, #15]
 801571e:	e008      	b.n	8015732 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	68db      	ldr	r3, [r3, #12]
 8015724:	2b02      	cmp	r3, #2
 8015726:	d102      	bne.n	801572e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8015728:	2301      	movs	r3, #1
 801572a:	73fb      	strb	r3, [r7, #15]
 801572c:	e001      	b.n	8015732 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801572e:	f7ee fbd1 	bl	8003ed4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015738:	7bfa      	ldrb	r2, [r7, #15]
 801573a:	4611      	mov	r1, r2
 801573c:	4618      	mov	r0, r3
 801573e:	f7fb ff6c 	bl	801161a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015748:	4618      	mov	r0, r3
 801574a:	f7fb ff25 	bl	8011598 <USBD_LL_Reset>
}
 801574e:	bf00      	nop
 8015750:	3710      	adds	r7, #16
 8015752:	46bd      	mov	sp, r7
 8015754:	bd80      	pop	{r7, pc}
	...

08015758 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015758:	b580      	push	{r7, lr}
 801575a:	b082      	sub	sp, #8
 801575c:	af00      	add	r7, sp, #0
 801575e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015766:	4618      	mov	r0, r3
 8015768:	f7fb ff67 	bl	801163a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	681b      	ldr	r3, [r3, #0]
 8015770:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8015774:	681b      	ldr	r3, [r3, #0]
 8015776:	687a      	ldr	r2, [r7, #4]
 8015778:	6812      	ldr	r2, [r2, #0]
 801577a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801577e:	f043 0301 	orr.w	r3, r3, #1
 8015782:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	6a1b      	ldr	r3, [r3, #32]
 8015788:	2b00      	cmp	r3, #0
 801578a:	d005      	beq.n	8015798 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801578c:	4b04      	ldr	r3, [pc, #16]	; (80157a0 <HAL_PCD_SuspendCallback+0x48>)
 801578e:	691b      	ldr	r3, [r3, #16]
 8015790:	4a03      	ldr	r2, [pc, #12]	; (80157a0 <HAL_PCD_SuspendCallback+0x48>)
 8015792:	f043 0306 	orr.w	r3, r3, #6
 8015796:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8015798:	bf00      	nop
 801579a:	3708      	adds	r7, #8
 801579c:	46bd      	mov	sp, r7
 801579e:	bd80      	pop	{r7, pc}
 80157a0:	e000ed00 	.word	0xe000ed00

080157a4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80157a4:	b580      	push	{r7, lr}
 80157a6:	b082      	sub	sp, #8
 80157a8:	af00      	add	r7, sp, #0
 80157aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80157ac:	687b      	ldr	r3, [r7, #4]
 80157ae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80157b2:	4618      	mov	r0, r3
 80157b4:	f7fb ff56 	bl	8011664 <USBD_LL_Resume>
}
 80157b8:	bf00      	nop
 80157ba:	3708      	adds	r7, #8
 80157bc:	46bd      	mov	sp, r7
 80157be:	bd80      	pop	{r7, pc}

080157c0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80157c0:	b580      	push	{r7, lr}
 80157c2:	b082      	sub	sp, #8
 80157c4:	af00      	add	r7, sp, #0
 80157c6:	6078      	str	r0, [r7, #4]
 80157c8:	460b      	mov	r3, r1
 80157ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80157d2:	78fa      	ldrb	r2, [r7, #3]
 80157d4:	4611      	mov	r1, r2
 80157d6:	4618      	mov	r0, r3
 80157d8:	f7fb ff81 	bl	80116de <USBD_LL_IsoOUTIncomplete>
}
 80157dc:	bf00      	nop
 80157de:	3708      	adds	r7, #8
 80157e0:	46bd      	mov	sp, r7
 80157e2:	bd80      	pop	{r7, pc}

080157e4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80157e4:	b580      	push	{r7, lr}
 80157e6:	b082      	sub	sp, #8
 80157e8:	af00      	add	r7, sp, #0
 80157ea:	6078      	str	r0, [r7, #4]
 80157ec:	460b      	mov	r3, r1
 80157ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80157f6:	78fa      	ldrb	r2, [r7, #3]
 80157f8:	4611      	mov	r1, r2
 80157fa:	4618      	mov	r0, r3
 80157fc:	f7fb ff62 	bl	80116c4 <USBD_LL_IsoINIncomplete>
}
 8015800:	bf00      	nop
 8015802:	3708      	adds	r7, #8
 8015804:	46bd      	mov	sp, r7
 8015806:	bd80      	pop	{r7, pc}

08015808 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015808:	b580      	push	{r7, lr}
 801580a:	b082      	sub	sp, #8
 801580c:	af00      	add	r7, sp, #0
 801580e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015816:	4618      	mov	r0, r3
 8015818:	f7fb ff6e 	bl	80116f8 <USBD_LL_DevConnected>
}
 801581c:	bf00      	nop
 801581e:	3708      	adds	r7, #8
 8015820:	46bd      	mov	sp, r7
 8015822:	bd80      	pop	{r7, pc}

08015824 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015824:	b580      	push	{r7, lr}
 8015826:	b082      	sub	sp, #8
 8015828:	af00      	add	r7, sp, #0
 801582a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8015832:	4618      	mov	r0, r3
 8015834:	f7fb ff6b 	bl	801170e <USBD_LL_DevDisconnected>
}
 8015838:	bf00      	nop
 801583a:	3708      	adds	r7, #8
 801583c:	46bd      	mov	sp, r7
 801583e:	bd80      	pop	{r7, pc}

08015840 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8015840:	b580      	push	{r7, lr}
 8015842:	b082      	sub	sp, #8
 8015844:	af00      	add	r7, sp, #0
 8015846:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	781b      	ldrb	r3, [r3, #0]
 801584c:	2b00      	cmp	r3, #0
 801584e:	d13c      	bne.n	80158ca <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8015850:	4a20      	ldr	r2, [pc, #128]	; (80158d4 <USBD_LL_Init+0x94>)
 8015852:	687b      	ldr	r3, [r7, #4]
 8015854:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	4a1e      	ldr	r2, [pc, #120]	; (80158d4 <USBD_LL_Init+0x94>)
 801585c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015860:	4b1c      	ldr	r3, [pc, #112]	; (80158d4 <USBD_LL_Init+0x94>)
 8015862:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8015866:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8015868:	4b1a      	ldr	r3, [pc, #104]	; (80158d4 <USBD_LL_Init+0x94>)
 801586a:	2204      	movs	r2, #4
 801586c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801586e:	4b19      	ldr	r3, [pc, #100]	; (80158d4 <USBD_LL_Init+0x94>)
 8015870:	2202      	movs	r2, #2
 8015872:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015874:	4b17      	ldr	r3, [pc, #92]	; (80158d4 <USBD_LL_Init+0x94>)
 8015876:	2200      	movs	r2, #0
 8015878:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801587a:	4b16      	ldr	r3, [pc, #88]	; (80158d4 <USBD_LL_Init+0x94>)
 801587c:	2202      	movs	r2, #2
 801587e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8015880:	4b14      	ldr	r3, [pc, #80]	; (80158d4 <USBD_LL_Init+0x94>)
 8015882:	2200      	movs	r2, #0
 8015884:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8015886:	4b13      	ldr	r3, [pc, #76]	; (80158d4 <USBD_LL_Init+0x94>)
 8015888:	2200      	movs	r2, #0
 801588a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801588c:	4b11      	ldr	r3, [pc, #68]	; (80158d4 <USBD_LL_Init+0x94>)
 801588e:	2200      	movs	r2, #0
 8015890:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8015892:	4b10      	ldr	r3, [pc, #64]	; (80158d4 <USBD_LL_Init+0x94>)
 8015894:	2200      	movs	r2, #0
 8015896:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8015898:	4b0e      	ldr	r3, [pc, #56]	; (80158d4 <USBD_LL_Init+0x94>)
 801589a:	2200      	movs	r2, #0
 801589c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801589e:	480d      	ldr	r0, [pc, #52]	; (80158d4 <USBD_LL_Init+0x94>)
 80158a0:	f7f6 fc32 	bl	800c108 <HAL_PCD_Init>
 80158a4:	4603      	mov	r3, r0
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	d001      	beq.n	80158ae <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80158aa:	f7ee fb13 	bl	8003ed4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80158ae:	2180      	movs	r1, #128	; 0x80
 80158b0:	4808      	ldr	r0, [pc, #32]	; (80158d4 <USBD_LL_Init+0x94>)
 80158b2:	f7f7 fd90 	bl	800d3d6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80158b6:	2240      	movs	r2, #64	; 0x40
 80158b8:	2100      	movs	r1, #0
 80158ba:	4806      	ldr	r0, [pc, #24]	; (80158d4 <USBD_LL_Init+0x94>)
 80158bc:	f7f7 fd44 	bl	800d348 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80158c0:	2280      	movs	r2, #128	; 0x80
 80158c2:	2101      	movs	r1, #1
 80158c4:	4803      	ldr	r0, [pc, #12]	; (80158d4 <USBD_LL_Init+0x94>)
 80158c6:	f7f7 fd3f 	bl	800d348 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80158ca:	2300      	movs	r3, #0
}
 80158cc:	4618      	mov	r0, r3
 80158ce:	3708      	adds	r7, #8
 80158d0:	46bd      	mov	sp, r7
 80158d2:	bd80      	pop	{r7, pc}
 80158d4:	20006764 	.word	0x20006764

080158d8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80158d8:	b580      	push	{r7, lr}
 80158da:	b084      	sub	sp, #16
 80158dc:	af00      	add	r7, sp, #0
 80158de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80158e0:	2300      	movs	r3, #0
 80158e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80158e4:	2300      	movs	r3, #0
 80158e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80158ee:	4618      	mov	r0, r3
 80158f0:	f7f6 fd27 	bl	800c342 <HAL_PCD_Start>
 80158f4:	4603      	mov	r3, r0
 80158f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80158f8:	7bfb      	ldrb	r3, [r7, #15]
 80158fa:	4618      	mov	r0, r3
 80158fc:	f000 f92a 	bl	8015b54 <USBD_Get_USB_Status>
 8015900:	4603      	mov	r3, r0
 8015902:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015904:	7bbb      	ldrb	r3, [r7, #14]
}
 8015906:	4618      	mov	r0, r3
 8015908:	3710      	adds	r7, #16
 801590a:	46bd      	mov	sp, r7
 801590c:	bd80      	pop	{r7, pc}

0801590e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801590e:	b580      	push	{r7, lr}
 8015910:	b084      	sub	sp, #16
 8015912:	af00      	add	r7, sp, #0
 8015914:	6078      	str	r0, [r7, #4]
 8015916:	4608      	mov	r0, r1
 8015918:	4611      	mov	r1, r2
 801591a:	461a      	mov	r2, r3
 801591c:	4603      	mov	r3, r0
 801591e:	70fb      	strb	r3, [r7, #3]
 8015920:	460b      	mov	r3, r1
 8015922:	70bb      	strb	r3, [r7, #2]
 8015924:	4613      	mov	r3, r2
 8015926:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015928:	2300      	movs	r3, #0
 801592a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801592c:	2300      	movs	r3, #0
 801592e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015936:	78bb      	ldrb	r3, [r7, #2]
 8015938:	883a      	ldrh	r2, [r7, #0]
 801593a:	78f9      	ldrb	r1, [r7, #3]
 801593c:	f7f7 f90b 	bl	800cb56 <HAL_PCD_EP_Open>
 8015940:	4603      	mov	r3, r0
 8015942:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015944:	7bfb      	ldrb	r3, [r7, #15]
 8015946:	4618      	mov	r0, r3
 8015948:	f000 f904 	bl	8015b54 <USBD_Get_USB_Status>
 801594c:	4603      	mov	r3, r0
 801594e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015950:	7bbb      	ldrb	r3, [r7, #14]
}
 8015952:	4618      	mov	r0, r3
 8015954:	3710      	adds	r7, #16
 8015956:	46bd      	mov	sp, r7
 8015958:	bd80      	pop	{r7, pc}

0801595a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801595a:	b580      	push	{r7, lr}
 801595c:	b084      	sub	sp, #16
 801595e:	af00      	add	r7, sp, #0
 8015960:	6078      	str	r0, [r7, #4]
 8015962:	460b      	mov	r3, r1
 8015964:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015966:	2300      	movs	r3, #0
 8015968:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801596a:	2300      	movs	r3, #0
 801596c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015974:	78fa      	ldrb	r2, [r7, #3]
 8015976:	4611      	mov	r1, r2
 8015978:	4618      	mov	r0, r3
 801597a:	f7f7 f954 	bl	800cc26 <HAL_PCD_EP_Close>
 801597e:	4603      	mov	r3, r0
 8015980:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015982:	7bfb      	ldrb	r3, [r7, #15]
 8015984:	4618      	mov	r0, r3
 8015986:	f000 f8e5 	bl	8015b54 <USBD_Get_USB_Status>
 801598a:	4603      	mov	r3, r0
 801598c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801598e:	7bbb      	ldrb	r3, [r7, #14]
}
 8015990:	4618      	mov	r0, r3
 8015992:	3710      	adds	r7, #16
 8015994:	46bd      	mov	sp, r7
 8015996:	bd80      	pop	{r7, pc}

08015998 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015998:	b580      	push	{r7, lr}
 801599a:	b084      	sub	sp, #16
 801599c:	af00      	add	r7, sp, #0
 801599e:	6078      	str	r0, [r7, #4]
 80159a0:	460b      	mov	r3, r1
 80159a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80159a4:	2300      	movs	r3, #0
 80159a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80159a8:	2300      	movs	r3, #0
 80159aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80159b2:	78fa      	ldrb	r2, [r7, #3]
 80159b4:	4611      	mov	r1, r2
 80159b6:	4618      	mov	r0, r3
 80159b8:	f7f7 fa2c 	bl	800ce14 <HAL_PCD_EP_SetStall>
 80159bc:	4603      	mov	r3, r0
 80159be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80159c0:	7bfb      	ldrb	r3, [r7, #15]
 80159c2:	4618      	mov	r0, r3
 80159c4:	f000 f8c6 	bl	8015b54 <USBD_Get_USB_Status>
 80159c8:	4603      	mov	r3, r0
 80159ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80159cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80159ce:	4618      	mov	r0, r3
 80159d0:	3710      	adds	r7, #16
 80159d2:	46bd      	mov	sp, r7
 80159d4:	bd80      	pop	{r7, pc}

080159d6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80159d6:	b580      	push	{r7, lr}
 80159d8:	b084      	sub	sp, #16
 80159da:	af00      	add	r7, sp, #0
 80159dc:	6078      	str	r0, [r7, #4]
 80159de:	460b      	mov	r3, r1
 80159e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80159e2:	2300      	movs	r3, #0
 80159e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80159e6:	2300      	movs	r3, #0
 80159e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80159f0:	78fa      	ldrb	r2, [r7, #3]
 80159f2:	4611      	mov	r1, r2
 80159f4:	4618      	mov	r0, r3
 80159f6:	f7f7 fa71 	bl	800cedc <HAL_PCD_EP_ClrStall>
 80159fa:	4603      	mov	r3, r0
 80159fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80159fe:	7bfb      	ldrb	r3, [r7, #15]
 8015a00:	4618      	mov	r0, r3
 8015a02:	f000 f8a7 	bl	8015b54 <USBD_Get_USB_Status>
 8015a06:	4603      	mov	r3, r0
 8015a08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015a0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8015a0c:	4618      	mov	r0, r3
 8015a0e:	3710      	adds	r7, #16
 8015a10:	46bd      	mov	sp, r7
 8015a12:	bd80      	pop	{r7, pc}

08015a14 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015a14:	b480      	push	{r7}
 8015a16:	b085      	sub	sp, #20
 8015a18:	af00      	add	r7, sp, #0
 8015a1a:	6078      	str	r0, [r7, #4]
 8015a1c:	460b      	mov	r3, r1
 8015a1e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015a26:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015a28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015a2c:	2b00      	cmp	r3, #0
 8015a2e:	da0b      	bge.n	8015a48 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015a30:	78fb      	ldrb	r3, [r7, #3]
 8015a32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015a36:	68f9      	ldr	r1, [r7, #12]
 8015a38:	4613      	mov	r3, r2
 8015a3a:	00db      	lsls	r3, r3, #3
 8015a3c:	1a9b      	subs	r3, r3, r2
 8015a3e:	009b      	lsls	r3, r3, #2
 8015a40:	440b      	add	r3, r1
 8015a42:	333e      	adds	r3, #62	; 0x3e
 8015a44:	781b      	ldrb	r3, [r3, #0]
 8015a46:	e00b      	b.n	8015a60 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8015a48:	78fb      	ldrb	r3, [r7, #3]
 8015a4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015a4e:	68f9      	ldr	r1, [r7, #12]
 8015a50:	4613      	mov	r3, r2
 8015a52:	00db      	lsls	r3, r3, #3
 8015a54:	1a9b      	subs	r3, r3, r2
 8015a56:	009b      	lsls	r3, r3, #2
 8015a58:	440b      	add	r3, r1
 8015a5a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8015a5e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015a60:	4618      	mov	r0, r3
 8015a62:	3714      	adds	r7, #20
 8015a64:	46bd      	mov	sp, r7
 8015a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a6a:	4770      	bx	lr

08015a6c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8015a6c:	b580      	push	{r7, lr}
 8015a6e:	b084      	sub	sp, #16
 8015a70:	af00      	add	r7, sp, #0
 8015a72:	6078      	str	r0, [r7, #4]
 8015a74:	460b      	mov	r3, r1
 8015a76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015a78:	2300      	movs	r3, #0
 8015a7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015a7c:	2300      	movs	r3, #0
 8015a7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015a86:	78fa      	ldrb	r2, [r7, #3]
 8015a88:	4611      	mov	r1, r2
 8015a8a:	4618      	mov	r0, r3
 8015a8c:	f7f7 f83e 	bl	800cb0c <HAL_PCD_SetAddress>
 8015a90:	4603      	mov	r3, r0
 8015a92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015a94:	7bfb      	ldrb	r3, [r7, #15]
 8015a96:	4618      	mov	r0, r3
 8015a98:	f000 f85c 	bl	8015b54 <USBD_Get_USB_Status>
 8015a9c:	4603      	mov	r3, r0
 8015a9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015aa0:	7bbb      	ldrb	r3, [r7, #14]
}
 8015aa2:	4618      	mov	r0, r3
 8015aa4:	3710      	adds	r7, #16
 8015aa6:	46bd      	mov	sp, r7
 8015aa8:	bd80      	pop	{r7, pc}

08015aaa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015aaa:	b580      	push	{r7, lr}
 8015aac:	b086      	sub	sp, #24
 8015aae:	af00      	add	r7, sp, #0
 8015ab0:	60f8      	str	r0, [r7, #12]
 8015ab2:	607a      	str	r2, [r7, #4]
 8015ab4:	603b      	str	r3, [r7, #0]
 8015ab6:	460b      	mov	r3, r1
 8015ab8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015aba:	2300      	movs	r3, #0
 8015abc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015abe:	2300      	movs	r3, #0
 8015ac0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8015ac2:	68fb      	ldr	r3, [r7, #12]
 8015ac4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015ac8:	7af9      	ldrb	r1, [r7, #11]
 8015aca:	683b      	ldr	r3, [r7, #0]
 8015acc:	687a      	ldr	r2, [r7, #4]
 8015ace:	f7f7 f957 	bl	800cd80 <HAL_PCD_EP_Transmit>
 8015ad2:	4603      	mov	r3, r0
 8015ad4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015ad6:	7dfb      	ldrb	r3, [r7, #23]
 8015ad8:	4618      	mov	r0, r3
 8015ada:	f000 f83b 	bl	8015b54 <USBD_Get_USB_Status>
 8015ade:	4603      	mov	r3, r0
 8015ae0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015ae2:	7dbb      	ldrb	r3, [r7, #22]
}
 8015ae4:	4618      	mov	r0, r3
 8015ae6:	3718      	adds	r7, #24
 8015ae8:	46bd      	mov	sp, r7
 8015aea:	bd80      	pop	{r7, pc}

08015aec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8015aec:	b580      	push	{r7, lr}
 8015aee:	b086      	sub	sp, #24
 8015af0:	af00      	add	r7, sp, #0
 8015af2:	60f8      	str	r0, [r7, #12]
 8015af4:	607a      	str	r2, [r7, #4]
 8015af6:	603b      	str	r3, [r7, #0]
 8015af8:	460b      	mov	r3, r1
 8015afa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015afc:	2300      	movs	r3, #0
 8015afe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015b00:	2300      	movs	r3, #0
 8015b02:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015b04:	68fb      	ldr	r3, [r7, #12]
 8015b06:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8015b0a:	7af9      	ldrb	r1, [r7, #11]
 8015b0c:	683b      	ldr	r3, [r7, #0]
 8015b0e:	687a      	ldr	r2, [r7, #4]
 8015b10:	f7f7 f8d3 	bl	800ccba <HAL_PCD_EP_Receive>
 8015b14:	4603      	mov	r3, r0
 8015b16:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015b18:	7dfb      	ldrb	r3, [r7, #23]
 8015b1a:	4618      	mov	r0, r3
 8015b1c:	f000 f81a 	bl	8015b54 <USBD_Get_USB_Status>
 8015b20:	4603      	mov	r3, r0
 8015b22:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015b24:	7dbb      	ldrb	r3, [r7, #22]
}
 8015b26:	4618      	mov	r0, r3
 8015b28:	3718      	adds	r7, #24
 8015b2a:	46bd      	mov	sp, r7
 8015b2c:	bd80      	pop	{r7, pc}

08015b2e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015b2e:	b580      	push	{r7, lr}
 8015b30:	b082      	sub	sp, #8
 8015b32:	af00      	add	r7, sp, #0
 8015b34:	6078      	str	r0, [r7, #4]
 8015b36:	460b      	mov	r3, r1
 8015b38:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8015b40:	78fa      	ldrb	r2, [r7, #3]
 8015b42:	4611      	mov	r1, r2
 8015b44:	4618      	mov	r0, r3
 8015b46:	f7f7 f903 	bl	800cd50 <HAL_PCD_EP_GetRxCount>
 8015b4a:	4603      	mov	r3, r0
}
 8015b4c:	4618      	mov	r0, r3
 8015b4e:	3708      	adds	r7, #8
 8015b50:	46bd      	mov	sp, r7
 8015b52:	bd80      	pop	{r7, pc}

08015b54 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8015b54:	b480      	push	{r7}
 8015b56:	b085      	sub	sp, #20
 8015b58:	af00      	add	r7, sp, #0
 8015b5a:	4603      	mov	r3, r0
 8015b5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015b5e:	2300      	movs	r3, #0
 8015b60:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8015b62:	79fb      	ldrb	r3, [r7, #7]
 8015b64:	2b03      	cmp	r3, #3
 8015b66:	d817      	bhi.n	8015b98 <USBD_Get_USB_Status+0x44>
 8015b68:	a201      	add	r2, pc, #4	; (adr r2, 8015b70 <USBD_Get_USB_Status+0x1c>)
 8015b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b6e:	bf00      	nop
 8015b70:	08015b81 	.word	0x08015b81
 8015b74:	08015b87 	.word	0x08015b87
 8015b78:	08015b8d 	.word	0x08015b8d
 8015b7c:	08015b93 	.word	0x08015b93
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8015b80:	2300      	movs	r3, #0
 8015b82:	73fb      	strb	r3, [r7, #15]
    break;
 8015b84:	e00b      	b.n	8015b9e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8015b86:	2303      	movs	r3, #3
 8015b88:	73fb      	strb	r3, [r7, #15]
    break;
 8015b8a:	e008      	b.n	8015b9e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8015b8c:	2301      	movs	r3, #1
 8015b8e:	73fb      	strb	r3, [r7, #15]
    break;
 8015b90:	e005      	b.n	8015b9e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015b92:	2303      	movs	r3, #3
 8015b94:	73fb      	strb	r3, [r7, #15]
    break;
 8015b96:	e002      	b.n	8015b9e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015b98:	2303      	movs	r3, #3
 8015b9a:	73fb      	strb	r3, [r7, #15]
    break;
 8015b9c:	bf00      	nop
  }
  return usb_status;
 8015b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ba0:	4618      	mov	r0, r3
 8015ba2:	3714      	adds	r7, #20
 8015ba4:	46bd      	mov	sp, r7
 8015ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015baa:	4770      	bx	lr

08015bac <calloc>:
 8015bac:	4b02      	ldr	r3, [pc, #8]	; (8015bb8 <calloc+0xc>)
 8015bae:	460a      	mov	r2, r1
 8015bb0:	4601      	mov	r1, r0
 8015bb2:	6818      	ldr	r0, [r3, #0]
 8015bb4:	f000 b86c 	b.w	8015c90 <_calloc_r>
 8015bb8:	200009a8 	.word	0x200009a8

08015bbc <__errno>:
 8015bbc:	4b01      	ldr	r3, [pc, #4]	; (8015bc4 <__errno+0x8>)
 8015bbe:	6818      	ldr	r0, [r3, #0]
 8015bc0:	4770      	bx	lr
 8015bc2:	bf00      	nop
 8015bc4:	200009a8 	.word	0x200009a8

08015bc8 <__libc_init_array>:
 8015bc8:	b570      	push	{r4, r5, r6, lr}
 8015bca:	4d0d      	ldr	r5, [pc, #52]	; (8015c00 <__libc_init_array+0x38>)
 8015bcc:	4c0d      	ldr	r4, [pc, #52]	; (8015c04 <__libc_init_array+0x3c>)
 8015bce:	1b64      	subs	r4, r4, r5
 8015bd0:	10a4      	asrs	r4, r4, #2
 8015bd2:	2600      	movs	r6, #0
 8015bd4:	42a6      	cmp	r6, r4
 8015bd6:	d109      	bne.n	8015bec <__libc_init_array+0x24>
 8015bd8:	4d0b      	ldr	r5, [pc, #44]	; (8015c08 <__libc_init_array+0x40>)
 8015bda:	4c0c      	ldr	r4, [pc, #48]	; (8015c0c <__libc_init_array+0x44>)
 8015bdc:	f006 f972 	bl	801bec4 <_init>
 8015be0:	1b64      	subs	r4, r4, r5
 8015be2:	10a4      	asrs	r4, r4, #2
 8015be4:	2600      	movs	r6, #0
 8015be6:	42a6      	cmp	r6, r4
 8015be8:	d105      	bne.n	8015bf6 <__libc_init_array+0x2e>
 8015bea:	bd70      	pop	{r4, r5, r6, pc}
 8015bec:	f855 3b04 	ldr.w	r3, [r5], #4
 8015bf0:	4798      	blx	r3
 8015bf2:	3601      	adds	r6, #1
 8015bf4:	e7ee      	b.n	8015bd4 <__libc_init_array+0xc>
 8015bf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8015bfa:	4798      	blx	r3
 8015bfc:	3601      	adds	r6, #1
 8015bfe:	e7f2      	b.n	8015be6 <__libc_init_array+0x1e>
 8015c00:	0801c898 	.word	0x0801c898
 8015c04:	0801c898 	.word	0x0801c898
 8015c08:	0801c898 	.word	0x0801c898
 8015c0c:	0801c89c 	.word	0x0801c89c

08015c10 <malloc>:
 8015c10:	4b02      	ldr	r3, [pc, #8]	; (8015c1c <malloc+0xc>)
 8015c12:	4601      	mov	r1, r0
 8015c14:	6818      	ldr	r0, [r3, #0]
 8015c16:	f000 b89b 	b.w	8015d50 <_malloc_r>
 8015c1a:	bf00      	nop
 8015c1c:	200009a8 	.word	0x200009a8

08015c20 <free>:
 8015c20:	4b02      	ldr	r3, [pc, #8]	; (8015c2c <free+0xc>)
 8015c22:	4601      	mov	r1, r0
 8015c24:	6818      	ldr	r0, [r3, #0]
 8015c26:	f000 b843 	b.w	8015cb0 <_free_r>
 8015c2a:	bf00      	nop
 8015c2c:	200009a8 	.word	0x200009a8

08015c30 <memcpy>:
 8015c30:	440a      	add	r2, r1
 8015c32:	4291      	cmp	r1, r2
 8015c34:	f100 33ff 	add.w	r3, r0, #4294967295
 8015c38:	d100      	bne.n	8015c3c <memcpy+0xc>
 8015c3a:	4770      	bx	lr
 8015c3c:	b510      	push	{r4, lr}
 8015c3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015c42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015c46:	4291      	cmp	r1, r2
 8015c48:	d1f9      	bne.n	8015c3e <memcpy+0xe>
 8015c4a:	bd10      	pop	{r4, pc}

08015c4c <memmove>:
 8015c4c:	4288      	cmp	r0, r1
 8015c4e:	b510      	push	{r4, lr}
 8015c50:	eb01 0402 	add.w	r4, r1, r2
 8015c54:	d902      	bls.n	8015c5c <memmove+0x10>
 8015c56:	4284      	cmp	r4, r0
 8015c58:	4623      	mov	r3, r4
 8015c5a:	d807      	bhi.n	8015c6c <memmove+0x20>
 8015c5c:	1e43      	subs	r3, r0, #1
 8015c5e:	42a1      	cmp	r1, r4
 8015c60:	d008      	beq.n	8015c74 <memmove+0x28>
 8015c62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015c66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015c6a:	e7f8      	b.n	8015c5e <memmove+0x12>
 8015c6c:	4402      	add	r2, r0
 8015c6e:	4601      	mov	r1, r0
 8015c70:	428a      	cmp	r2, r1
 8015c72:	d100      	bne.n	8015c76 <memmove+0x2a>
 8015c74:	bd10      	pop	{r4, pc}
 8015c76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015c7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015c7e:	e7f7      	b.n	8015c70 <memmove+0x24>

08015c80 <memset>:
 8015c80:	4402      	add	r2, r0
 8015c82:	4603      	mov	r3, r0
 8015c84:	4293      	cmp	r3, r2
 8015c86:	d100      	bne.n	8015c8a <memset+0xa>
 8015c88:	4770      	bx	lr
 8015c8a:	f803 1b01 	strb.w	r1, [r3], #1
 8015c8e:	e7f9      	b.n	8015c84 <memset+0x4>

08015c90 <_calloc_r>:
 8015c90:	b513      	push	{r0, r1, r4, lr}
 8015c92:	434a      	muls	r2, r1
 8015c94:	4611      	mov	r1, r2
 8015c96:	9201      	str	r2, [sp, #4]
 8015c98:	f000 f85a 	bl	8015d50 <_malloc_r>
 8015c9c:	4604      	mov	r4, r0
 8015c9e:	b118      	cbz	r0, 8015ca8 <_calloc_r+0x18>
 8015ca0:	9a01      	ldr	r2, [sp, #4]
 8015ca2:	2100      	movs	r1, #0
 8015ca4:	f7ff ffec 	bl	8015c80 <memset>
 8015ca8:	4620      	mov	r0, r4
 8015caa:	b002      	add	sp, #8
 8015cac:	bd10      	pop	{r4, pc}
	...

08015cb0 <_free_r>:
 8015cb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015cb2:	2900      	cmp	r1, #0
 8015cb4:	d048      	beq.n	8015d48 <_free_r+0x98>
 8015cb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015cba:	9001      	str	r0, [sp, #4]
 8015cbc:	2b00      	cmp	r3, #0
 8015cbe:	f1a1 0404 	sub.w	r4, r1, #4
 8015cc2:	bfb8      	it	lt
 8015cc4:	18e4      	addlt	r4, r4, r3
 8015cc6:	f003 f835 	bl	8018d34 <__malloc_lock>
 8015cca:	4a20      	ldr	r2, [pc, #128]	; (8015d4c <_free_r+0x9c>)
 8015ccc:	9801      	ldr	r0, [sp, #4]
 8015cce:	6813      	ldr	r3, [r2, #0]
 8015cd0:	4615      	mov	r5, r2
 8015cd2:	b933      	cbnz	r3, 8015ce2 <_free_r+0x32>
 8015cd4:	6063      	str	r3, [r4, #4]
 8015cd6:	6014      	str	r4, [r2, #0]
 8015cd8:	b003      	add	sp, #12
 8015cda:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015cde:	f003 b82f 	b.w	8018d40 <__malloc_unlock>
 8015ce2:	42a3      	cmp	r3, r4
 8015ce4:	d90b      	bls.n	8015cfe <_free_r+0x4e>
 8015ce6:	6821      	ldr	r1, [r4, #0]
 8015ce8:	1862      	adds	r2, r4, r1
 8015cea:	4293      	cmp	r3, r2
 8015cec:	bf04      	itt	eq
 8015cee:	681a      	ldreq	r2, [r3, #0]
 8015cf0:	685b      	ldreq	r3, [r3, #4]
 8015cf2:	6063      	str	r3, [r4, #4]
 8015cf4:	bf04      	itt	eq
 8015cf6:	1852      	addeq	r2, r2, r1
 8015cf8:	6022      	streq	r2, [r4, #0]
 8015cfa:	602c      	str	r4, [r5, #0]
 8015cfc:	e7ec      	b.n	8015cd8 <_free_r+0x28>
 8015cfe:	461a      	mov	r2, r3
 8015d00:	685b      	ldr	r3, [r3, #4]
 8015d02:	b10b      	cbz	r3, 8015d08 <_free_r+0x58>
 8015d04:	42a3      	cmp	r3, r4
 8015d06:	d9fa      	bls.n	8015cfe <_free_r+0x4e>
 8015d08:	6811      	ldr	r1, [r2, #0]
 8015d0a:	1855      	adds	r5, r2, r1
 8015d0c:	42a5      	cmp	r5, r4
 8015d0e:	d10b      	bne.n	8015d28 <_free_r+0x78>
 8015d10:	6824      	ldr	r4, [r4, #0]
 8015d12:	4421      	add	r1, r4
 8015d14:	1854      	adds	r4, r2, r1
 8015d16:	42a3      	cmp	r3, r4
 8015d18:	6011      	str	r1, [r2, #0]
 8015d1a:	d1dd      	bne.n	8015cd8 <_free_r+0x28>
 8015d1c:	681c      	ldr	r4, [r3, #0]
 8015d1e:	685b      	ldr	r3, [r3, #4]
 8015d20:	6053      	str	r3, [r2, #4]
 8015d22:	4421      	add	r1, r4
 8015d24:	6011      	str	r1, [r2, #0]
 8015d26:	e7d7      	b.n	8015cd8 <_free_r+0x28>
 8015d28:	d902      	bls.n	8015d30 <_free_r+0x80>
 8015d2a:	230c      	movs	r3, #12
 8015d2c:	6003      	str	r3, [r0, #0]
 8015d2e:	e7d3      	b.n	8015cd8 <_free_r+0x28>
 8015d30:	6825      	ldr	r5, [r4, #0]
 8015d32:	1961      	adds	r1, r4, r5
 8015d34:	428b      	cmp	r3, r1
 8015d36:	bf04      	itt	eq
 8015d38:	6819      	ldreq	r1, [r3, #0]
 8015d3a:	685b      	ldreq	r3, [r3, #4]
 8015d3c:	6063      	str	r3, [r4, #4]
 8015d3e:	bf04      	itt	eq
 8015d40:	1949      	addeq	r1, r1, r5
 8015d42:	6021      	streq	r1, [r4, #0]
 8015d44:	6054      	str	r4, [r2, #4]
 8015d46:	e7c7      	b.n	8015cd8 <_free_r+0x28>
 8015d48:	b003      	add	sp, #12
 8015d4a:	bd30      	pop	{r4, r5, pc}
 8015d4c:	20004d58 	.word	0x20004d58

08015d50 <_malloc_r>:
 8015d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d52:	1ccd      	adds	r5, r1, #3
 8015d54:	f025 0503 	bic.w	r5, r5, #3
 8015d58:	3508      	adds	r5, #8
 8015d5a:	2d0c      	cmp	r5, #12
 8015d5c:	bf38      	it	cc
 8015d5e:	250c      	movcc	r5, #12
 8015d60:	2d00      	cmp	r5, #0
 8015d62:	4606      	mov	r6, r0
 8015d64:	db01      	blt.n	8015d6a <_malloc_r+0x1a>
 8015d66:	42a9      	cmp	r1, r5
 8015d68:	d903      	bls.n	8015d72 <_malloc_r+0x22>
 8015d6a:	230c      	movs	r3, #12
 8015d6c:	6033      	str	r3, [r6, #0]
 8015d6e:	2000      	movs	r0, #0
 8015d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d72:	f002 ffdf 	bl	8018d34 <__malloc_lock>
 8015d76:	4921      	ldr	r1, [pc, #132]	; (8015dfc <_malloc_r+0xac>)
 8015d78:	680a      	ldr	r2, [r1, #0]
 8015d7a:	4614      	mov	r4, r2
 8015d7c:	b99c      	cbnz	r4, 8015da6 <_malloc_r+0x56>
 8015d7e:	4f20      	ldr	r7, [pc, #128]	; (8015e00 <_malloc_r+0xb0>)
 8015d80:	683b      	ldr	r3, [r7, #0]
 8015d82:	b923      	cbnz	r3, 8015d8e <_malloc_r+0x3e>
 8015d84:	4621      	mov	r1, r4
 8015d86:	4630      	mov	r0, r6
 8015d88:	f000 feb6 	bl	8016af8 <_sbrk_r>
 8015d8c:	6038      	str	r0, [r7, #0]
 8015d8e:	4629      	mov	r1, r5
 8015d90:	4630      	mov	r0, r6
 8015d92:	f000 feb1 	bl	8016af8 <_sbrk_r>
 8015d96:	1c43      	adds	r3, r0, #1
 8015d98:	d123      	bne.n	8015de2 <_malloc_r+0x92>
 8015d9a:	230c      	movs	r3, #12
 8015d9c:	6033      	str	r3, [r6, #0]
 8015d9e:	4630      	mov	r0, r6
 8015da0:	f002 ffce 	bl	8018d40 <__malloc_unlock>
 8015da4:	e7e3      	b.n	8015d6e <_malloc_r+0x1e>
 8015da6:	6823      	ldr	r3, [r4, #0]
 8015da8:	1b5b      	subs	r3, r3, r5
 8015daa:	d417      	bmi.n	8015ddc <_malloc_r+0x8c>
 8015dac:	2b0b      	cmp	r3, #11
 8015dae:	d903      	bls.n	8015db8 <_malloc_r+0x68>
 8015db0:	6023      	str	r3, [r4, #0]
 8015db2:	441c      	add	r4, r3
 8015db4:	6025      	str	r5, [r4, #0]
 8015db6:	e004      	b.n	8015dc2 <_malloc_r+0x72>
 8015db8:	6863      	ldr	r3, [r4, #4]
 8015dba:	42a2      	cmp	r2, r4
 8015dbc:	bf0c      	ite	eq
 8015dbe:	600b      	streq	r3, [r1, #0]
 8015dc0:	6053      	strne	r3, [r2, #4]
 8015dc2:	4630      	mov	r0, r6
 8015dc4:	f002 ffbc 	bl	8018d40 <__malloc_unlock>
 8015dc8:	f104 000b 	add.w	r0, r4, #11
 8015dcc:	1d23      	adds	r3, r4, #4
 8015dce:	f020 0007 	bic.w	r0, r0, #7
 8015dd2:	1ac2      	subs	r2, r0, r3
 8015dd4:	d0cc      	beq.n	8015d70 <_malloc_r+0x20>
 8015dd6:	1a1b      	subs	r3, r3, r0
 8015dd8:	50a3      	str	r3, [r4, r2]
 8015dda:	e7c9      	b.n	8015d70 <_malloc_r+0x20>
 8015ddc:	4622      	mov	r2, r4
 8015dde:	6864      	ldr	r4, [r4, #4]
 8015de0:	e7cc      	b.n	8015d7c <_malloc_r+0x2c>
 8015de2:	1cc4      	adds	r4, r0, #3
 8015de4:	f024 0403 	bic.w	r4, r4, #3
 8015de8:	42a0      	cmp	r0, r4
 8015dea:	d0e3      	beq.n	8015db4 <_malloc_r+0x64>
 8015dec:	1a21      	subs	r1, r4, r0
 8015dee:	4630      	mov	r0, r6
 8015df0:	f000 fe82 	bl	8016af8 <_sbrk_r>
 8015df4:	3001      	adds	r0, #1
 8015df6:	d1dd      	bne.n	8015db4 <_malloc_r+0x64>
 8015df8:	e7cf      	b.n	8015d9a <_malloc_r+0x4a>
 8015dfa:	bf00      	nop
 8015dfc:	20004d58 	.word	0x20004d58
 8015e00:	20004d5c 	.word	0x20004d5c

08015e04 <__cvt>:
 8015e04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015e08:	ec55 4b10 	vmov	r4, r5, d0
 8015e0c:	2d00      	cmp	r5, #0
 8015e0e:	460e      	mov	r6, r1
 8015e10:	4619      	mov	r1, r3
 8015e12:	462b      	mov	r3, r5
 8015e14:	bfbb      	ittet	lt
 8015e16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8015e1a:	461d      	movlt	r5, r3
 8015e1c:	2300      	movge	r3, #0
 8015e1e:	232d      	movlt	r3, #45	; 0x2d
 8015e20:	700b      	strb	r3, [r1, #0]
 8015e22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015e24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8015e28:	4691      	mov	r9, r2
 8015e2a:	f023 0820 	bic.w	r8, r3, #32
 8015e2e:	bfbc      	itt	lt
 8015e30:	4622      	movlt	r2, r4
 8015e32:	4614      	movlt	r4, r2
 8015e34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015e38:	d005      	beq.n	8015e46 <__cvt+0x42>
 8015e3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8015e3e:	d100      	bne.n	8015e42 <__cvt+0x3e>
 8015e40:	3601      	adds	r6, #1
 8015e42:	2102      	movs	r1, #2
 8015e44:	e000      	b.n	8015e48 <__cvt+0x44>
 8015e46:	2103      	movs	r1, #3
 8015e48:	ab03      	add	r3, sp, #12
 8015e4a:	9301      	str	r3, [sp, #4]
 8015e4c:	ab02      	add	r3, sp, #8
 8015e4e:	9300      	str	r3, [sp, #0]
 8015e50:	ec45 4b10 	vmov	d0, r4, r5
 8015e54:	4653      	mov	r3, sl
 8015e56:	4632      	mov	r2, r6
 8015e58:	f001 fdfa 	bl	8017a50 <_dtoa_r>
 8015e5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8015e60:	4607      	mov	r7, r0
 8015e62:	d102      	bne.n	8015e6a <__cvt+0x66>
 8015e64:	f019 0f01 	tst.w	r9, #1
 8015e68:	d022      	beq.n	8015eb0 <__cvt+0xac>
 8015e6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015e6e:	eb07 0906 	add.w	r9, r7, r6
 8015e72:	d110      	bne.n	8015e96 <__cvt+0x92>
 8015e74:	783b      	ldrb	r3, [r7, #0]
 8015e76:	2b30      	cmp	r3, #48	; 0x30
 8015e78:	d10a      	bne.n	8015e90 <__cvt+0x8c>
 8015e7a:	2200      	movs	r2, #0
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	4620      	mov	r0, r4
 8015e80:	4629      	mov	r1, r5
 8015e82:	f7ea fe21 	bl	8000ac8 <__aeabi_dcmpeq>
 8015e86:	b918      	cbnz	r0, 8015e90 <__cvt+0x8c>
 8015e88:	f1c6 0601 	rsb	r6, r6, #1
 8015e8c:	f8ca 6000 	str.w	r6, [sl]
 8015e90:	f8da 3000 	ldr.w	r3, [sl]
 8015e94:	4499      	add	r9, r3
 8015e96:	2200      	movs	r2, #0
 8015e98:	2300      	movs	r3, #0
 8015e9a:	4620      	mov	r0, r4
 8015e9c:	4629      	mov	r1, r5
 8015e9e:	f7ea fe13 	bl	8000ac8 <__aeabi_dcmpeq>
 8015ea2:	b108      	cbz	r0, 8015ea8 <__cvt+0xa4>
 8015ea4:	f8cd 900c 	str.w	r9, [sp, #12]
 8015ea8:	2230      	movs	r2, #48	; 0x30
 8015eaa:	9b03      	ldr	r3, [sp, #12]
 8015eac:	454b      	cmp	r3, r9
 8015eae:	d307      	bcc.n	8015ec0 <__cvt+0xbc>
 8015eb0:	9b03      	ldr	r3, [sp, #12]
 8015eb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015eb4:	1bdb      	subs	r3, r3, r7
 8015eb6:	4638      	mov	r0, r7
 8015eb8:	6013      	str	r3, [r2, #0]
 8015eba:	b004      	add	sp, #16
 8015ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ec0:	1c59      	adds	r1, r3, #1
 8015ec2:	9103      	str	r1, [sp, #12]
 8015ec4:	701a      	strb	r2, [r3, #0]
 8015ec6:	e7f0      	b.n	8015eaa <__cvt+0xa6>

08015ec8 <__exponent>:
 8015ec8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015eca:	4603      	mov	r3, r0
 8015ecc:	2900      	cmp	r1, #0
 8015ece:	bfb8      	it	lt
 8015ed0:	4249      	neglt	r1, r1
 8015ed2:	f803 2b02 	strb.w	r2, [r3], #2
 8015ed6:	bfb4      	ite	lt
 8015ed8:	222d      	movlt	r2, #45	; 0x2d
 8015eda:	222b      	movge	r2, #43	; 0x2b
 8015edc:	2909      	cmp	r1, #9
 8015ede:	7042      	strb	r2, [r0, #1]
 8015ee0:	dd2a      	ble.n	8015f38 <__exponent+0x70>
 8015ee2:	f10d 0407 	add.w	r4, sp, #7
 8015ee6:	46a4      	mov	ip, r4
 8015ee8:	270a      	movs	r7, #10
 8015eea:	46a6      	mov	lr, r4
 8015eec:	460a      	mov	r2, r1
 8015eee:	fb91 f6f7 	sdiv	r6, r1, r7
 8015ef2:	fb07 1516 	mls	r5, r7, r6, r1
 8015ef6:	3530      	adds	r5, #48	; 0x30
 8015ef8:	2a63      	cmp	r2, #99	; 0x63
 8015efa:	f104 34ff 	add.w	r4, r4, #4294967295
 8015efe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8015f02:	4631      	mov	r1, r6
 8015f04:	dcf1      	bgt.n	8015eea <__exponent+0x22>
 8015f06:	3130      	adds	r1, #48	; 0x30
 8015f08:	f1ae 0502 	sub.w	r5, lr, #2
 8015f0c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8015f10:	1c44      	adds	r4, r0, #1
 8015f12:	4629      	mov	r1, r5
 8015f14:	4561      	cmp	r1, ip
 8015f16:	d30a      	bcc.n	8015f2e <__exponent+0x66>
 8015f18:	f10d 0209 	add.w	r2, sp, #9
 8015f1c:	eba2 020e 	sub.w	r2, r2, lr
 8015f20:	4565      	cmp	r5, ip
 8015f22:	bf88      	it	hi
 8015f24:	2200      	movhi	r2, #0
 8015f26:	4413      	add	r3, r2
 8015f28:	1a18      	subs	r0, r3, r0
 8015f2a:	b003      	add	sp, #12
 8015f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015f2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015f32:	f804 2f01 	strb.w	r2, [r4, #1]!
 8015f36:	e7ed      	b.n	8015f14 <__exponent+0x4c>
 8015f38:	2330      	movs	r3, #48	; 0x30
 8015f3a:	3130      	adds	r1, #48	; 0x30
 8015f3c:	7083      	strb	r3, [r0, #2]
 8015f3e:	70c1      	strb	r1, [r0, #3]
 8015f40:	1d03      	adds	r3, r0, #4
 8015f42:	e7f1      	b.n	8015f28 <__exponent+0x60>

08015f44 <_printf_float>:
 8015f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f48:	ed2d 8b02 	vpush	{d8}
 8015f4c:	b08d      	sub	sp, #52	; 0x34
 8015f4e:	460c      	mov	r4, r1
 8015f50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8015f54:	4616      	mov	r6, r2
 8015f56:	461f      	mov	r7, r3
 8015f58:	4605      	mov	r5, r0
 8015f5a:	f002 fed5 	bl	8018d08 <_localeconv_r>
 8015f5e:	f8d0 a000 	ldr.w	sl, [r0]
 8015f62:	4650      	mov	r0, sl
 8015f64:	f7ea f934 	bl	80001d0 <strlen>
 8015f68:	2300      	movs	r3, #0
 8015f6a:	930a      	str	r3, [sp, #40]	; 0x28
 8015f6c:	6823      	ldr	r3, [r4, #0]
 8015f6e:	9305      	str	r3, [sp, #20]
 8015f70:	f8d8 3000 	ldr.w	r3, [r8]
 8015f74:	f894 b018 	ldrb.w	fp, [r4, #24]
 8015f78:	3307      	adds	r3, #7
 8015f7a:	f023 0307 	bic.w	r3, r3, #7
 8015f7e:	f103 0208 	add.w	r2, r3, #8
 8015f82:	f8c8 2000 	str.w	r2, [r8]
 8015f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f8a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015f8e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015f92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015f96:	9307      	str	r3, [sp, #28]
 8015f98:	f8cd 8018 	str.w	r8, [sp, #24]
 8015f9c:	ee08 0a10 	vmov	s16, r0
 8015fa0:	4b9f      	ldr	r3, [pc, #636]	; (8016220 <_printf_float+0x2dc>)
 8015fa2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8015faa:	f7ea fdbf 	bl	8000b2c <__aeabi_dcmpun>
 8015fae:	bb88      	cbnz	r0, 8016014 <_printf_float+0xd0>
 8015fb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015fb4:	4b9a      	ldr	r3, [pc, #616]	; (8016220 <_printf_float+0x2dc>)
 8015fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8015fba:	f7ea fd99 	bl	8000af0 <__aeabi_dcmple>
 8015fbe:	bb48      	cbnz	r0, 8016014 <_printf_float+0xd0>
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	2300      	movs	r3, #0
 8015fc4:	4640      	mov	r0, r8
 8015fc6:	4649      	mov	r1, r9
 8015fc8:	f7ea fd88 	bl	8000adc <__aeabi_dcmplt>
 8015fcc:	b110      	cbz	r0, 8015fd4 <_printf_float+0x90>
 8015fce:	232d      	movs	r3, #45	; 0x2d
 8015fd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015fd4:	4b93      	ldr	r3, [pc, #588]	; (8016224 <_printf_float+0x2e0>)
 8015fd6:	4894      	ldr	r0, [pc, #592]	; (8016228 <_printf_float+0x2e4>)
 8015fd8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8015fdc:	bf94      	ite	ls
 8015fde:	4698      	movls	r8, r3
 8015fe0:	4680      	movhi	r8, r0
 8015fe2:	2303      	movs	r3, #3
 8015fe4:	6123      	str	r3, [r4, #16]
 8015fe6:	9b05      	ldr	r3, [sp, #20]
 8015fe8:	f023 0204 	bic.w	r2, r3, #4
 8015fec:	6022      	str	r2, [r4, #0]
 8015fee:	f04f 0900 	mov.w	r9, #0
 8015ff2:	9700      	str	r7, [sp, #0]
 8015ff4:	4633      	mov	r3, r6
 8015ff6:	aa0b      	add	r2, sp, #44	; 0x2c
 8015ff8:	4621      	mov	r1, r4
 8015ffa:	4628      	mov	r0, r5
 8015ffc:	f000 f9d8 	bl	80163b0 <_printf_common>
 8016000:	3001      	adds	r0, #1
 8016002:	f040 8090 	bne.w	8016126 <_printf_float+0x1e2>
 8016006:	f04f 30ff 	mov.w	r0, #4294967295
 801600a:	b00d      	add	sp, #52	; 0x34
 801600c:	ecbd 8b02 	vpop	{d8}
 8016010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016014:	4642      	mov	r2, r8
 8016016:	464b      	mov	r3, r9
 8016018:	4640      	mov	r0, r8
 801601a:	4649      	mov	r1, r9
 801601c:	f7ea fd86 	bl	8000b2c <__aeabi_dcmpun>
 8016020:	b140      	cbz	r0, 8016034 <_printf_float+0xf0>
 8016022:	464b      	mov	r3, r9
 8016024:	2b00      	cmp	r3, #0
 8016026:	bfbc      	itt	lt
 8016028:	232d      	movlt	r3, #45	; 0x2d
 801602a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801602e:	487f      	ldr	r0, [pc, #508]	; (801622c <_printf_float+0x2e8>)
 8016030:	4b7f      	ldr	r3, [pc, #508]	; (8016230 <_printf_float+0x2ec>)
 8016032:	e7d1      	b.n	8015fd8 <_printf_float+0x94>
 8016034:	6863      	ldr	r3, [r4, #4]
 8016036:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801603a:	9206      	str	r2, [sp, #24]
 801603c:	1c5a      	adds	r2, r3, #1
 801603e:	d13f      	bne.n	80160c0 <_printf_float+0x17c>
 8016040:	2306      	movs	r3, #6
 8016042:	6063      	str	r3, [r4, #4]
 8016044:	9b05      	ldr	r3, [sp, #20]
 8016046:	6861      	ldr	r1, [r4, #4]
 8016048:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801604c:	2300      	movs	r3, #0
 801604e:	9303      	str	r3, [sp, #12]
 8016050:	ab0a      	add	r3, sp, #40	; 0x28
 8016052:	e9cd b301 	strd	fp, r3, [sp, #4]
 8016056:	ab09      	add	r3, sp, #36	; 0x24
 8016058:	ec49 8b10 	vmov	d0, r8, r9
 801605c:	9300      	str	r3, [sp, #0]
 801605e:	6022      	str	r2, [r4, #0]
 8016060:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8016064:	4628      	mov	r0, r5
 8016066:	f7ff fecd 	bl	8015e04 <__cvt>
 801606a:	9b06      	ldr	r3, [sp, #24]
 801606c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801606e:	2b47      	cmp	r3, #71	; 0x47
 8016070:	4680      	mov	r8, r0
 8016072:	d108      	bne.n	8016086 <_printf_float+0x142>
 8016074:	1cc8      	adds	r0, r1, #3
 8016076:	db02      	blt.n	801607e <_printf_float+0x13a>
 8016078:	6863      	ldr	r3, [r4, #4]
 801607a:	4299      	cmp	r1, r3
 801607c:	dd41      	ble.n	8016102 <_printf_float+0x1be>
 801607e:	f1ab 0b02 	sub.w	fp, fp, #2
 8016082:	fa5f fb8b 	uxtb.w	fp, fp
 8016086:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801608a:	d820      	bhi.n	80160ce <_printf_float+0x18a>
 801608c:	3901      	subs	r1, #1
 801608e:	465a      	mov	r2, fp
 8016090:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8016094:	9109      	str	r1, [sp, #36]	; 0x24
 8016096:	f7ff ff17 	bl	8015ec8 <__exponent>
 801609a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801609c:	1813      	adds	r3, r2, r0
 801609e:	2a01      	cmp	r2, #1
 80160a0:	4681      	mov	r9, r0
 80160a2:	6123      	str	r3, [r4, #16]
 80160a4:	dc02      	bgt.n	80160ac <_printf_float+0x168>
 80160a6:	6822      	ldr	r2, [r4, #0]
 80160a8:	07d2      	lsls	r2, r2, #31
 80160aa:	d501      	bpl.n	80160b0 <_printf_float+0x16c>
 80160ac:	3301      	adds	r3, #1
 80160ae:	6123      	str	r3, [r4, #16]
 80160b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80160b4:	2b00      	cmp	r3, #0
 80160b6:	d09c      	beq.n	8015ff2 <_printf_float+0xae>
 80160b8:	232d      	movs	r3, #45	; 0x2d
 80160ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80160be:	e798      	b.n	8015ff2 <_printf_float+0xae>
 80160c0:	9a06      	ldr	r2, [sp, #24]
 80160c2:	2a47      	cmp	r2, #71	; 0x47
 80160c4:	d1be      	bne.n	8016044 <_printf_float+0x100>
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d1bc      	bne.n	8016044 <_printf_float+0x100>
 80160ca:	2301      	movs	r3, #1
 80160cc:	e7b9      	b.n	8016042 <_printf_float+0xfe>
 80160ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80160d2:	d118      	bne.n	8016106 <_printf_float+0x1c2>
 80160d4:	2900      	cmp	r1, #0
 80160d6:	6863      	ldr	r3, [r4, #4]
 80160d8:	dd0b      	ble.n	80160f2 <_printf_float+0x1ae>
 80160da:	6121      	str	r1, [r4, #16]
 80160dc:	b913      	cbnz	r3, 80160e4 <_printf_float+0x1a0>
 80160de:	6822      	ldr	r2, [r4, #0]
 80160e0:	07d0      	lsls	r0, r2, #31
 80160e2:	d502      	bpl.n	80160ea <_printf_float+0x1a6>
 80160e4:	3301      	adds	r3, #1
 80160e6:	440b      	add	r3, r1
 80160e8:	6123      	str	r3, [r4, #16]
 80160ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80160ec:	f04f 0900 	mov.w	r9, #0
 80160f0:	e7de      	b.n	80160b0 <_printf_float+0x16c>
 80160f2:	b913      	cbnz	r3, 80160fa <_printf_float+0x1b6>
 80160f4:	6822      	ldr	r2, [r4, #0]
 80160f6:	07d2      	lsls	r2, r2, #31
 80160f8:	d501      	bpl.n	80160fe <_printf_float+0x1ba>
 80160fa:	3302      	adds	r3, #2
 80160fc:	e7f4      	b.n	80160e8 <_printf_float+0x1a4>
 80160fe:	2301      	movs	r3, #1
 8016100:	e7f2      	b.n	80160e8 <_printf_float+0x1a4>
 8016102:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8016106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016108:	4299      	cmp	r1, r3
 801610a:	db05      	blt.n	8016118 <_printf_float+0x1d4>
 801610c:	6823      	ldr	r3, [r4, #0]
 801610e:	6121      	str	r1, [r4, #16]
 8016110:	07d8      	lsls	r0, r3, #31
 8016112:	d5ea      	bpl.n	80160ea <_printf_float+0x1a6>
 8016114:	1c4b      	adds	r3, r1, #1
 8016116:	e7e7      	b.n	80160e8 <_printf_float+0x1a4>
 8016118:	2900      	cmp	r1, #0
 801611a:	bfd4      	ite	le
 801611c:	f1c1 0202 	rsble	r2, r1, #2
 8016120:	2201      	movgt	r2, #1
 8016122:	4413      	add	r3, r2
 8016124:	e7e0      	b.n	80160e8 <_printf_float+0x1a4>
 8016126:	6823      	ldr	r3, [r4, #0]
 8016128:	055a      	lsls	r2, r3, #21
 801612a:	d407      	bmi.n	801613c <_printf_float+0x1f8>
 801612c:	6923      	ldr	r3, [r4, #16]
 801612e:	4642      	mov	r2, r8
 8016130:	4631      	mov	r1, r6
 8016132:	4628      	mov	r0, r5
 8016134:	47b8      	blx	r7
 8016136:	3001      	adds	r0, #1
 8016138:	d12c      	bne.n	8016194 <_printf_float+0x250>
 801613a:	e764      	b.n	8016006 <_printf_float+0xc2>
 801613c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8016140:	f240 80e0 	bls.w	8016304 <_printf_float+0x3c0>
 8016144:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016148:	2200      	movs	r2, #0
 801614a:	2300      	movs	r3, #0
 801614c:	f7ea fcbc 	bl	8000ac8 <__aeabi_dcmpeq>
 8016150:	2800      	cmp	r0, #0
 8016152:	d034      	beq.n	80161be <_printf_float+0x27a>
 8016154:	4a37      	ldr	r2, [pc, #220]	; (8016234 <_printf_float+0x2f0>)
 8016156:	2301      	movs	r3, #1
 8016158:	4631      	mov	r1, r6
 801615a:	4628      	mov	r0, r5
 801615c:	47b8      	blx	r7
 801615e:	3001      	adds	r0, #1
 8016160:	f43f af51 	beq.w	8016006 <_printf_float+0xc2>
 8016164:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016168:	429a      	cmp	r2, r3
 801616a:	db02      	blt.n	8016172 <_printf_float+0x22e>
 801616c:	6823      	ldr	r3, [r4, #0]
 801616e:	07d8      	lsls	r0, r3, #31
 8016170:	d510      	bpl.n	8016194 <_printf_float+0x250>
 8016172:	ee18 3a10 	vmov	r3, s16
 8016176:	4652      	mov	r2, sl
 8016178:	4631      	mov	r1, r6
 801617a:	4628      	mov	r0, r5
 801617c:	47b8      	blx	r7
 801617e:	3001      	adds	r0, #1
 8016180:	f43f af41 	beq.w	8016006 <_printf_float+0xc2>
 8016184:	f04f 0800 	mov.w	r8, #0
 8016188:	f104 091a 	add.w	r9, r4, #26
 801618c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801618e:	3b01      	subs	r3, #1
 8016190:	4543      	cmp	r3, r8
 8016192:	dc09      	bgt.n	80161a8 <_printf_float+0x264>
 8016194:	6823      	ldr	r3, [r4, #0]
 8016196:	079b      	lsls	r3, r3, #30
 8016198:	f100 8105 	bmi.w	80163a6 <_printf_float+0x462>
 801619c:	68e0      	ldr	r0, [r4, #12]
 801619e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80161a0:	4298      	cmp	r0, r3
 80161a2:	bfb8      	it	lt
 80161a4:	4618      	movlt	r0, r3
 80161a6:	e730      	b.n	801600a <_printf_float+0xc6>
 80161a8:	2301      	movs	r3, #1
 80161aa:	464a      	mov	r2, r9
 80161ac:	4631      	mov	r1, r6
 80161ae:	4628      	mov	r0, r5
 80161b0:	47b8      	blx	r7
 80161b2:	3001      	adds	r0, #1
 80161b4:	f43f af27 	beq.w	8016006 <_printf_float+0xc2>
 80161b8:	f108 0801 	add.w	r8, r8, #1
 80161bc:	e7e6      	b.n	801618c <_printf_float+0x248>
 80161be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80161c0:	2b00      	cmp	r3, #0
 80161c2:	dc39      	bgt.n	8016238 <_printf_float+0x2f4>
 80161c4:	4a1b      	ldr	r2, [pc, #108]	; (8016234 <_printf_float+0x2f0>)
 80161c6:	2301      	movs	r3, #1
 80161c8:	4631      	mov	r1, r6
 80161ca:	4628      	mov	r0, r5
 80161cc:	47b8      	blx	r7
 80161ce:	3001      	adds	r0, #1
 80161d0:	f43f af19 	beq.w	8016006 <_printf_float+0xc2>
 80161d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80161d8:	4313      	orrs	r3, r2
 80161da:	d102      	bne.n	80161e2 <_printf_float+0x29e>
 80161dc:	6823      	ldr	r3, [r4, #0]
 80161de:	07d9      	lsls	r1, r3, #31
 80161e0:	d5d8      	bpl.n	8016194 <_printf_float+0x250>
 80161e2:	ee18 3a10 	vmov	r3, s16
 80161e6:	4652      	mov	r2, sl
 80161e8:	4631      	mov	r1, r6
 80161ea:	4628      	mov	r0, r5
 80161ec:	47b8      	blx	r7
 80161ee:	3001      	adds	r0, #1
 80161f0:	f43f af09 	beq.w	8016006 <_printf_float+0xc2>
 80161f4:	f04f 0900 	mov.w	r9, #0
 80161f8:	f104 0a1a 	add.w	sl, r4, #26
 80161fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80161fe:	425b      	negs	r3, r3
 8016200:	454b      	cmp	r3, r9
 8016202:	dc01      	bgt.n	8016208 <_printf_float+0x2c4>
 8016204:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016206:	e792      	b.n	801612e <_printf_float+0x1ea>
 8016208:	2301      	movs	r3, #1
 801620a:	4652      	mov	r2, sl
 801620c:	4631      	mov	r1, r6
 801620e:	4628      	mov	r0, r5
 8016210:	47b8      	blx	r7
 8016212:	3001      	adds	r0, #1
 8016214:	f43f aef7 	beq.w	8016006 <_printf_float+0xc2>
 8016218:	f109 0901 	add.w	r9, r9, #1
 801621c:	e7ee      	b.n	80161fc <_printf_float+0x2b8>
 801621e:	bf00      	nop
 8016220:	7fefffff 	.word	0x7fefffff
 8016224:	0801c194 	.word	0x0801c194
 8016228:	0801c198 	.word	0x0801c198
 801622c:	0801c1a0 	.word	0x0801c1a0
 8016230:	0801c19c 	.word	0x0801c19c
 8016234:	0801c1a4 	.word	0x0801c1a4
 8016238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801623a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801623c:	429a      	cmp	r2, r3
 801623e:	bfa8      	it	ge
 8016240:	461a      	movge	r2, r3
 8016242:	2a00      	cmp	r2, #0
 8016244:	4691      	mov	r9, r2
 8016246:	dc37      	bgt.n	80162b8 <_printf_float+0x374>
 8016248:	f04f 0b00 	mov.w	fp, #0
 801624c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016250:	f104 021a 	add.w	r2, r4, #26
 8016254:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8016256:	9305      	str	r3, [sp, #20]
 8016258:	eba3 0309 	sub.w	r3, r3, r9
 801625c:	455b      	cmp	r3, fp
 801625e:	dc33      	bgt.n	80162c8 <_printf_float+0x384>
 8016260:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016264:	429a      	cmp	r2, r3
 8016266:	db3b      	blt.n	80162e0 <_printf_float+0x39c>
 8016268:	6823      	ldr	r3, [r4, #0]
 801626a:	07da      	lsls	r2, r3, #31
 801626c:	d438      	bmi.n	80162e0 <_printf_float+0x39c>
 801626e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016270:	9b05      	ldr	r3, [sp, #20]
 8016272:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016274:	1ad3      	subs	r3, r2, r3
 8016276:	eba2 0901 	sub.w	r9, r2, r1
 801627a:	4599      	cmp	r9, r3
 801627c:	bfa8      	it	ge
 801627e:	4699      	movge	r9, r3
 8016280:	f1b9 0f00 	cmp.w	r9, #0
 8016284:	dc35      	bgt.n	80162f2 <_printf_float+0x3ae>
 8016286:	f04f 0800 	mov.w	r8, #0
 801628a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801628e:	f104 0a1a 	add.w	sl, r4, #26
 8016292:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8016296:	1a9b      	subs	r3, r3, r2
 8016298:	eba3 0309 	sub.w	r3, r3, r9
 801629c:	4543      	cmp	r3, r8
 801629e:	f77f af79 	ble.w	8016194 <_printf_float+0x250>
 80162a2:	2301      	movs	r3, #1
 80162a4:	4652      	mov	r2, sl
 80162a6:	4631      	mov	r1, r6
 80162a8:	4628      	mov	r0, r5
 80162aa:	47b8      	blx	r7
 80162ac:	3001      	adds	r0, #1
 80162ae:	f43f aeaa 	beq.w	8016006 <_printf_float+0xc2>
 80162b2:	f108 0801 	add.w	r8, r8, #1
 80162b6:	e7ec      	b.n	8016292 <_printf_float+0x34e>
 80162b8:	4613      	mov	r3, r2
 80162ba:	4631      	mov	r1, r6
 80162bc:	4642      	mov	r2, r8
 80162be:	4628      	mov	r0, r5
 80162c0:	47b8      	blx	r7
 80162c2:	3001      	adds	r0, #1
 80162c4:	d1c0      	bne.n	8016248 <_printf_float+0x304>
 80162c6:	e69e      	b.n	8016006 <_printf_float+0xc2>
 80162c8:	2301      	movs	r3, #1
 80162ca:	4631      	mov	r1, r6
 80162cc:	4628      	mov	r0, r5
 80162ce:	9205      	str	r2, [sp, #20]
 80162d0:	47b8      	blx	r7
 80162d2:	3001      	adds	r0, #1
 80162d4:	f43f ae97 	beq.w	8016006 <_printf_float+0xc2>
 80162d8:	9a05      	ldr	r2, [sp, #20]
 80162da:	f10b 0b01 	add.w	fp, fp, #1
 80162de:	e7b9      	b.n	8016254 <_printf_float+0x310>
 80162e0:	ee18 3a10 	vmov	r3, s16
 80162e4:	4652      	mov	r2, sl
 80162e6:	4631      	mov	r1, r6
 80162e8:	4628      	mov	r0, r5
 80162ea:	47b8      	blx	r7
 80162ec:	3001      	adds	r0, #1
 80162ee:	d1be      	bne.n	801626e <_printf_float+0x32a>
 80162f0:	e689      	b.n	8016006 <_printf_float+0xc2>
 80162f2:	9a05      	ldr	r2, [sp, #20]
 80162f4:	464b      	mov	r3, r9
 80162f6:	4442      	add	r2, r8
 80162f8:	4631      	mov	r1, r6
 80162fa:	4628      	mov	r0, r5
 80162fc:	47b8      	blx	r7
 80162fe:	3001      	adds	r0, #1
 8016300:	d1c1      	bne.n	8016286 <_printf_float+0x342>
 8016302:	e680      	b.n	8016006 <_printf_float+0xc2>
 8016304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016306:	2a01      	cmp	r2, #1
 8016308:	dc01      	bgt.n	801630e <_printf_float+0x3ca>
 801630a:	07db      	lsls	r3, r3, #31
 801630c:	d538      	bpl.n	8016380 <_printf_float+0x43c>
 801630e:	2301      	movs	r3, #1
 8016310:	4642      	mov	r2, r8
 8016312:	4631      	mov	r1, r6
 8016314:	4628      	mov	r0, r5
 8016316:	47b8      	blx	r7
 8016318:	3001      	adds	r0, #1
 801631a:	f43f ae74 	beq.w	8016006 <_printf_float+0xc2>
 801631e:	ee18 3a10 	vmov	r3, s16
 8016322:	4652      	mov	r2, sl
 8016324:	4631      	mov	r1, r6
 8016326:	4628      	mov	r0, r5
 8016328:	47b8      	blx	r7
 801632a:	3001      	adds	r0, #1
 801632c:	f43f ae6b 	beq.w	8016006 <_printf_float+0xc2>
 8016330:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016334:	2200      	movs	r2, #0
 8016336:	2300      	movs	r3, #0
 8016338:	f7ea fbc6 	bl	8000ac8 <__aeabi_dcmpeq>
 801633c:	b9d8      	cbnz	r0, 8016376 <_printf_float+0x432>
 801633e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016340:	f108 0201 	add.w	r2, r8, #1
 8016344:	3b01      	subs	r3, #1
 8016346:	4631      	mov	r1, r6
 8016348:	4628      	mov	r0, r5
 801634a:	47b8      	blx	r7
 801634c:	3001      	adds	r0, #1
 801634e:	d10e      	bne.n	801636e <_printf_float+0x42a>
 8016350:	e659      	b.n	8016006 <_printf_float+0xc2>
 8016352:	2301      	movs	r3, #1
 8016354:	4652      	mov	r2, sl
 8016356:	4631      	mov	r1, r6
 8016358:	4628      	mov	r0, r5
 801635a:	47b8      	blx	r7
 801635c:	3001      	adds	r0, #1
 801635e:	f43f ae52 	beq.w	8016006 <_printf_float+0xc2>
 8016362:	f108 0801 	add.w	r8, r8, #1
 8016366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016368:	3b01      	subs	r3, #1
 801636a:	4543      	cmp	r3, r8
 801636c:	dcf1      	bgt.n	8016352 <_printf_float+0x40e>
 801636e:	464b      	mov	r3, r9
 8016370:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8016374:	e6dc      	b.n	8016130 <_printf_float+0x1ec>
 8016376:	f04f 0800 	mov.w	r8, #0
 801637a:	f104 0a1a 	add.w	sl, r4, #26
 801637e:	e7f2      	b.n	8016366 <_printf_float+0x422>
 8016380:	2301      	movs	r3, #1
 8016382:	4642      	mov	r2, r8
 8016384:	e7df      	b.n	8016346 <_printf_float+0x402>
 8016386:	2301      	movs	r3, #1
 8016388:	464a      	mov	r2, r9
 801638a:	4631      	mov	r1, r6
 801638c:	4628      	mov	r0, r5
 801638e:	47b8      	blx	r7
 8016390:	3001      	adds	r0, #1
 8016392:	f43f ae38 	beq.w	8016006 <_printf_float+0xc2>
 8016396:	f108 0801 	add.w	r8, r8, #1
 801639a:	68e3      	ldr	r3, [r4, #12]
 801639c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801639e:	1a5b      	subs	r3, r3, r1
 80163a0:	4543      	cmp	r3, r8
 80163a2:	dcf0      	bgt.n	8016386 <_printf_float+0x442>
 80163a4:	e6fa      	b.n	801619c <_printf_float+0x258>
 80163a6:	f04f 0800 	mov.w	r8, #0
 80163aa:	f104 0919 	add.w	r9, r4, #25
 80163ae:	e7f4      	b.n	801639a <_printf_float+0x456>

080163b0 <_printf_common>:
 80163b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80163b4:	4616      	mov	r6, r2
 80163b6:	4699      	mov	r9, r3
 80163b8:	688a      	ldr	r2, [r1, #8]
 80163ba:	690b      	ldr	r3, [r1, #16]
 80163bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80163c0:	4293      	cmp	r3, r2
 80163c2:	bfb8      	it	lt
 80163c4:	4613      	movlt	r3, r2
 80163c6:	6033      	str	r3, [r6, #0]
 80163c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80163cc:	4607      	mov	r7, r0
 80163ce:	460c      	mov	r4, r1
 80163d0:	b10a      	cbz	r2, 80163d6 <_printf_common+0x26>
 80163d2:	3301      	adds	r3, #1
 80163d4:	6033      	str	r3, [r6, #0]
 80163d6:	6823      	ldr	r3, [r4, #0]
 80163d8:	0699      	lsls	r1, r3, #26
 80163da:	bf42      	ittt	mi
 80163dc:	6833      	ldrmi	r3, [r6, #0]
 80163de:	3302      	addmi	r3, #2
 80163e0:	6033      	strmi	r3, [r6, #0]
 80163e2:	6825      	ldr	r5, [r4, #0]
 80163e4:	f015 0506 	ands.w	r5, r5, #6
 80163e8:	d106      	bne.n	80163f8 <_printf_common+0x48>
 80163ea:	f104 0a19 	add.w	sl, r4, #25
 80163ee:	68e3      	ldr	r3, [r4, #12]
 80163f0:	6832      	ldr	r2, [r6, #0]
 80163f2:	1a9b      	subs	r3, r3, r2
 80163f4:	42ab      	cmp	r3, r5
 80163f6:	dc26      	bgt.n	8016446 <_printf_common+0x96>
 80163f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80163fc:	1e13      	subs	r3, r2, #0
 80163fe:	6822      	ldr	r2, [r4, #0]
 8016400:	bf18      	it	ne
 8016402:	2301      	movne	r3, #1
 8016404:	0692      	lsls	r2, r2, #26
 8016406:	d42b      	bmi.n	8016460 <_printf_common+0xb0>
 8016408:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801640c:	4649      	mov	r1, r9
 801640e:	4638      	mov	r0, r7
 8016410:	47c0      	blx	r8
 8016412:	3001      	adds	r0, #1
 8016414:	d01e      	beq.n	8016454 <_printf_common+0xa4>
 8016416:	6823      	ldr	r3, [r4, #0]
 8016418:	68e5      	ldr	r5, [r4, #12]
 801641a:	6832      	ldr	r2, [r6, #0]
 801641c:	f003 0306 	and.w	r3, r3, #6
 8016420:	2b04      	cmp	r3, #4
 8016422:	bf08      	it	eq
 8016424:	1aad      	subeq	r5, r5, r2
 8016426:	68a3      	ldr	r3, [r4, #8]
 8016428:	6922      	ldr	r2, [r4, #16]
 801642a:	bf0c      	ite	eq
 801642c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016430:	2500      	movne	r5, #0
 8016432:	4293      	cmp	r3, r2
 8016434:	bfc4      	itt	gt
 8016436:	1a9b      	subgt	r3, r3, r2
 8016438:	18ed      	addgt	r5, r5, r3
 801643a:	2600      	movs	r6, #0
 801643c:	341a      	adds	r4, #26
 801643e:	42b5      	cmp	r5, r6
 8016440:	d11a      	bne.n	8016478 <_printf_common+0xc8>
 8016442:	2000      	movs	r0, #0
 8016444:	e008      	b.n	8016458 <_printf_common+0xa8>
 8016446:	2301      	movs	r3, #1
 8016448:	4652      	mov	r2, sl
 801644a:	4649      	mov	r1, r9
 801644c:	4638      	mov	r0, r7
 801644e:	47c0      	blx	r8
 8016450:	3001      	adds	r0, #1
 8016452:	d103      	bne.n	801645c <_printf_common+0xac>
 8016454:	f04f 30ff 	mov.w	r0, #4294967295
 8016458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801645c:	3501      	adds	r5, #1
 801645e:	e7c6      	b.n	80163ee <_printf_common+0x3e>
 8016460:	18e1      	adds	r1, r4, r3
 8016462:	1c5a      	adds	r2, r3, #1
 8016464:	2030      	movs	r0, #48	; 0x30
 8016466:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801646a:	4422      	add	r2, r4
 801646c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8016470:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8016474:	3302      	adds	r3, #2
 8016476:	e7c7      	b.n	8016408 <_printf_common+0x58>
 8016478:	2301      	movs	r3, #1
 801647a:	4622      	mov	r2, r4
 801647c:	4649      	mov	r1, r9
 801647e:	4638      	mov	r0, r7
 8016480:	47c0      	blx	r8
 8016482:	3001      	adds	r0, #1
 8016484:	d0e6      	beq.n	8016454 <_printf_common+0xa4>
 8016486:	3601      	adds	r6, #1
 8016488:	e7d9      	b.n	801643e <_printf_common+0x8e>
	...

0801648c <_printf_i>:
 801648c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016490:	460c      	mov	r4, r1
 8016492:	4691      	mov	r9, r2
 8016494:	7e27      	ldrb	r7, [r4, #24]
 8016496:	990c      	ldr	r1, [sp, #48]	; 0x30
 8016498:	2f78      	cmp	r7, #120	; 0x78
 801649a:	4680      	mov	r8, r0
 801649c:	469a      	mov	sl, r3
 801649e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80164a2:	d807      	bhi.n	80164b4 <_printf_i+0x28>
 80164a4:	2f62      	cmp	r7, #98	; 0x62
 80164a6:	d80a      	bhi.n	80164be <_printf_i+0x32>
 80164a8:	2f00      	cmp	r7, #0
 80164aa:	f000 80d8 	beq.w	801665e <_printf_i+0x1d2>
 80164ae:	2f58      	cmp	r7, #88	; 0x58
 80164b0:	f000 80a3 	beq.w	80165fa <_printf_i+0x16e>
 80164b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80164b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80164bc:	e03a      	b.n	8016534 <_printf_i+0xa8>
 80164be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80164c2:	2b15      	cmp	r3, #21
 80164c4:	d8f6      	bhi.n	80164b4 <_printf_i+0x28>
 80164c6:	a001      	add	r0, pc, #4	; (adr r0, 80164cc <_printf_i+0x40>)
 80164c8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80164cc:	08016525 	.word	0x08016525
 80164d0:	08016539 	.word	0x08016539
 80164d4:	080164b5 	.word	0x080164b5
 80164d8:	080164b5 	.word	0x080164b5
 80164dc:	080164b5 	.word	0x080164b5
 80164e0:	080164b5 	.word	0x080164b5
 80164e4:	08016539 	.word	0x08016539
 80164e8:	080164b5 	.word	0x080164b5
 80164ec:	080164b5 	.word	0x080164b5
 80164f0:	080164b5 	.word	0x080164b5
 80164f4:	080164b5 	.word	0x080164b5
 80164f8:	08016645 	.word	0x08016645
 80164fc:	08016569 	.word	0x08016569
 8016500:	08016627 	.word	0x08016627
 8016504:	080164b5 	.word	0x080164b5
 8016508:	080164b5 	.word	0x080164b5
 801650c:	08016667 	.word	0x08016667
 8016510:	080164b5 	.word	0x080164b5
 8016514:	08016569 	.word	0x08016569
 8016518:	080164b5 	.word	0x080164b5
 801651c:	080164b5 	.word	0x080164b5
 8016520:	0801662f 	.word	0x0801662f
 8016524:	680b      	ldr	r3, [r1, #0]
 8016526:	1d1a      	adds	r2, r3, #4
 8016528:	681b      	ldr	r3, [r3, #0]
 801652a:	600a      	str	r2, [r1, #0]
 801652c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8016530:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016534:	2301      	movs	r3, #1
 8016536:	e0a3      	b.n	8016680 <_printf_i+0x1f4>
 8016538:	6825      	ldr	r5, [r4, #0]
 801653a:	6808      	ldr	r0, [r1, #0]
 801653c:	062e      	lsls	r6, r5, #24
 801653e:	f100 0304 	add.w	r3, r0, #4
 8016542:	d50a      	bpl.n	801655a <_printf_i+0xce>
 8016544:	6805      	ldr	r5, [r0, #0]
 8016546:	600b      	str	r3, [r1, #0]
 8016548:	2d00      	cmp	r5, #0
 801654a:	da03      	bge.n	8016554 <_printf_i+0xc8>
 801654c:	232d      	movs	r3, #45	; 0x2d
 801654e:	426d      	negs	r5, r5
 8016550:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016554:	485e      	ldr	r0, [pc, #376]	; (80166d0 <_printf_i+0x244>)
 8016556:	230a      	movs	r3, #10
 8016558:	e019      	b.n	801658e <_printf_i+0x102>
 801655a:	f015 0f40 	tst.w	r5, #64	; 0x40
 801655e:	6805      	ldr	r5, [r0, #0]
 8016560:	600b      	str	r3, [r1, #0]
 8016562:	bf18      	it	ne
 8016564:	b22d      	sxthne	r5, r5
 8016566:	e7ef      	b.n	8016548 <_printf_i+0xbc>
 8016568:	680b      	ldr	r3, [r1, #0]
 801656a:	6825      	ldr	r5, [r4, #0]
 801656c:	1d18      	adds	r0, r3, #4
 801656e:	6008      	str	r0, [r1, #0]
 8016570:	0628      	lsls	r0, r5, #24
 8016572:	d501      	bpl.n	8016578 <_printf_i+0xec>
 8016574:	681d      	ldr	r5, [r3, #0]
 8016576:	e002      	b.n	801657e <_printf_i+0xf2>
 8016578:	0669      	lsls	r1, r5, #25
 801657a:	d5fb      	bpl.n	8016574 <_printf_i+0xe8>
 801657c:	881d      	ldrh	r5, [r3, #0]
 801657e:	4854      	ldr	r0, [pc, #336]	; (80166d0 <_printf_i+0x244>)
 8016580:	2f6f      	cmp	r7, #111	; 0x6f
 8016582:	bf0c      	ite	eq
 8016584:	2308      	moveq	r3, #8
 8016586:	230a      	movne	r3, #10
 8016588:	2100      	movs	r1, #0
 801658a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801658e:	6866      	ldr	r6, [r4, #4]
 8016590:	60a6      	str	r6, [r4, #8]
 8016592:	2e00      	cmp	r6, #0
 8016594:	bfa2      	ittt	ge
 8016596:	6821      	ldrge	r1, [r4, #0]
 8016598:	f021 0104 	bicge.w	r1, r1, #4
 801659c:	6021      	strge	r1, [r4, #0]
 801659e:	b90d      	cbnz	r5, 80165a4 <_printf_i+0x118>
 80165a0:	2e00      	cmp	r6, #0
 80165a2:	d04d      	beq.n	8016640 <_printf_i+0x1b4>
 80165a4:	4616      	mov	r6, r2
 80165a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80165aa:	fb03 5711 	mls	r7, r3, r1, r5
 80165ae:	5dc7      	ldrb	r7, [r0, r7]
 80165b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80165b4:	462f      	mov	r7, r5
 80165b6:	42bb      	cmp	r3, r7
 80165b8:	460d      	mov	r5, r1
 80165ba:	d9f4      	bls.n	80165a6 <_printf_i+0x11a>
 80165bc:	2b08      	cmp	r3, #8
 80165be:	d10b      	bne.n	80165d8 <_printf_i+0x14c>
 80165c0:	6823      	ldr	r3, [r4, #0]
 80165c2:	07df      	lsls	r7, r3, #31
 80165c4:	d508      	bpl.n	80165d8 <_printf_i+0x14c>
 80165c6:	6923      	ldr	r3, [r4, #16]
 80165c8:	6861      	ldr	r1, [r4, #4]
 80165ca:	4299      	cmp	r1, r3
 80165cc:	bfde      	ittt	le
 80165ce:	2330      	movle	r3, #48	; 0x30
 80165d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80165d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80165d8:	1b92      	subs	r2, r2, r6
 80165da:	6122      	str	r2, [r4, #16]
 80165dc:	f8cd a000 	str.w	sl, [sp]
 80165e0:	464b      	mov	r3, r9
 80165e2:	aa03      	add	r2, sp, #12
 80165e4:	4621      	mov	r1, r4
 80165e6:	4640      	mov	r0, r8
 80165e8:	f7ff fee2 	bl	80163b0 <_printf_common>
 80165ec:	3001      	adds	r0, #1
 80165ee:	d14c      	bne.n	801668a <_printf_i+0x1fe>
 80165f0:	f04f 30ff 	mov.w	r0, #4294967295
 80165f4:	b004      	add	sp, #16
 80165f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80165fa:	4835      	ldr	r0, [pc, #212]	; (80166d0 <_printf_i+0x244>)
 80165fc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8016600:	6823      	ldr	r3, [r4, #0]
 8016602:	680e      	ldr	r6, [r1, #0]
 8016604:	061f      	lsls	r7, r3, #24
 8016606:	f856 5b04 	ldr.w	r5, [r6], #4
 801660a:	600e      	str	r6, [r1, #0]
 801660c:	d514      	bpl.n	8016638 <_printf_i+0x1ac>
 801660e:	07d9      	lsls	r1, r3, #31
 8016610:	bf44      	itt	mi
 8016612:	f043 0320 	orrmi.w	r3, r3, #32
 8016616:	6023      	strmi	r3, [r4, #0]
 8016618:	b91d      	cbnz	r5, 8016622 <_printf_i+0x196>
 801661a:	6823      	ldr	r3, [r4, #0]
 801661c:	f023 0320 	bic.w	r3, r3, #32
 8016620:	6023      	str	r3, [r4, #0]
 8016622:	2310      	movs	r3, #16
 8016624:	e7b0      	b.n	8016588 <_printf_i+0xfc>
 8016626:	6823      	ldr	r3, [r4, #0]
 8016628:	f043 0320 	orr.w	r3, r3, #32
 801662c:	6023      	str	r3, [r4, #0]
 801662e:	2378      	movs	r3, #120	; 0x78
 8016630:	4828      	ldr	r0, [pc, #160]	; (80166d4 <_printf_i+0x248>)
 8016632:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016636:	e7e3      	b.n	8016600 <_printf_i+0x174>
 8016638:	065e      	lsls	r6, r3, #25
 801663a:	bf48      	it	mi
 801663c:	b2ad      	uxthmi	r5, r5
 801663e:	e7e6      	b.n	801660e <_printf_i+0x182>
 8016640:	4616      	mov	r6, r2
 8016642:	e7bb      	b.n	80165bc <_printf_i+0x130>
 8016644:	680b      	ldr	r3, [r1, #0]
 8016646:	6826      	ldr	r6, [r4, #0]
 8016648:	6960      	ldr	r0, [r4, #20]
 801664a:	1d1d      	adds	r5, r3, #4
 801664c:	600d      	str	r5, [r1, #0]
 801664e:	0635      	lsls	r5, r6, #24
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	d501      	bpl.n	8016658 <_printf_i+0x1cc>
 8016654:	6018      	str	r0, [r3, #0]
 8016656:	e002      	b.n	801665e <_printf_i+0x1d2>
 8016658:	0671      	lsls	r1, r6, #25
 801665a:	d5fb      	bpl.n	8016654 <_printf_i+0x1c8>
 801665c:	8018      	strh	r0, [r3, #0]
 801665e:	2300      	movs	r3, #0
 8016660:	6123      	str	r3, [r4, #16]
 8016662:	4616      	mov	r6, r2
 8016664:	e7ba      	b.n	80165dc <_printf_i+0x150>
 8016666:	680b      	ldr	r3, [r1, #0]
 8016668:	1d1a      	adds	r2, r3, #4
 801666a:	600a      	str	r2, [r1, #0]
 801666c:	681e      	ldr	r6, [r3, #0]
 801666e:	6862      	ldr	r2, [r4, #4]
 8016670:	2100      	movs	r1, #0
 8016672:	4630      	mov	r0, r6
 8016674:	f7e9 fdb4 	bl	80001e0 <memchr>
 8016678:	b108      	cbz	r0, 801667e <_printf_i+0x1f2>
 801667a:	1b80      	subs	r0, r0, r6
 801667c:	6060      	str	r0, [r4, #4]
 801667e:	6863      	ldr	r3, [r4, #4]
 8016680:	6123      	str	r3, [r4, #16]
 8016682:	2300      	movs	r3, #0
 8016684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016688:	e7a8      	b.n	80165dc <_printf_i+0x150>
 801668a:	6923      	ldr	r3, [r4, #16]
 801668c:	4632      	mov	r2, r6
 801668e:	4649      	mov	r1, r9
 8016690:	4640      	mov	r0, r8
 8016692:	47d0      	blx	sl
 8016694:	3001      	adds	r0, #1
 8016696:	d0ab      	beq.n	80165f0 <_printf_i+0x164>
 8016698:	6823      	ldr	r3, [r4, #0]
 801669a:	079b      	lsls	r3, r3, #30
 801669c:	d413      	bmi.n	80166c6 <_printf_i+0x23a>
 801669e:	68e0      	ldr	r0, [r4, #12]
 80166a0:	9b03      	ldr	r3, [sp, #12]
 80166a2:	4298      	cmp	r0, r3
 80166a4:	bfb8      	it	lt
 80166a6:	4618      	movlt	r0, r3
 80166a8:	e7a4      	b.n	80165f4 <_printf_i+0x168>
 80166aa:	2301      	movs	r3, #1
 80166ac:	4632      	mov	r2, r6
 80166ae:	4649      	mov	r1, r9
 80166b0:	4640      	mov	r0, r8
 80166b2:	47d0      	blx	sl
 80166b4:	3001      	adds	r0, #1
 80166b6:	d09b      	beq.n	80165f0 <_printf_i+0x164>
 80166b8:	3501      	adds	r5, #1
 80166ba:	68e3      	ldr	r3, [r4, #12]
 80166bc:	9903      	ldr	r1, [sp, #12]
 80166be:	1a5b      	subs	r3, r3, r1
 80166c0:	42ab      	cmp	r3, r5
 80166c2:	dcf2      	bgt.n	80166aa <_printf_i+0x21e>
 80166c4:	e7eb      	b.n	801669e <_printf_i+0x212>
 80166c6:	2500      	movs	r5, #0
 80166c8:	f104 0619 	add.w	r6, r4, #25
 80166cc:	e7f5      	b.n	80166ba <_printf_i+0x22e>
 80166ce:	bf00      	nop
 80166d0:	0801c1a6 	.word	0x0801c1a6
 80166d4:	0801c1b7 	.word	0x0801c1b7

080166d8 <_scanf_float>:
 80166d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166dc:	b087      	sub	sp, #28
 80166de:	4617      	mov	r7, r2
 80166e0:	9303      	str	r3, [sp, #12]
 80166e2:	688b      	ldr	r3, [r1, #8]
 80166e4:	1e5a      	subs	r2, r3, #1
 80166e6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80166ea:	bf83      	ittte	hi
 80166ec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80166f0:	195b      	addhi	r3, r3, r5
 80166f2:	9302      	strhi	r3, [sp, #8]
 80166f4:	2300      	movls	r3, #0
 80166f6:	bf86      	itte	hi
 80166f8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80166fc:	608b      	strhi	r3, [r1, #8]
 80166fe:	9302      	strls	r3, [sp, #8]
 8016700:	680b      	ldr	r3, [r1, #0]
 8016702:	468b      	mov	fp, r1
 8016704:	2500      	movs	r5, #0
 8016706:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801670a:	f84b 3b1c 	str.w	r3, [fp], #28
 801670e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8016712:	4680      	mov	r8, r0
 8016714:	460c      	mov	r4, r1
 8016716:	465e      	mov	r6, fp
 8016718:	46aa      	mov	sl, r5
 801671a:	46a9      	mov	r9, r5
 801671c:	9501      	str	r5, [sp, #4]
 801671e:	68a2      	ldr	r2, [r4, #8]
 8016720:	b152      	cbz	r2, 8016738 <_scanf_float+0x60>
 8016722:	683b      	ldr	r3, [r7, #0]
 8016724:	781b      	ldrb	r3, [r3, #0]
 8016726:	2b4e      	cmp	r3, #78	; 0x4e
 8016728:	d864      	bhi.n	80167f4 <_scanf_float+0x11c>
 801672a:	2b40      	cmp	r3, #64	; 0x40
 801672c:	d83c      	bhi.n	80167a8 <_scanf_float+0xd0>
 801672e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8016732:	b2c8      	uxtb	r0, r1
 8016734:	280e      	cmp	r0, #14
 8016736:	d93a      	bls.n	80167ae <_scanf_float+0xd6>
 8016738:	f1b9 0f00 	cmp.w	r9, #0
 801673c:	d003      	beq.n	8016746 <_scanf_float+0x6e>
 801673e:	6823      	ldr	r3, [r4, #0]
 8016740:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016744:	6023      	str	r3, [r4, #0]
 8016746:	f10a 3aff 	add.w	sl, sl, #4294967295
 801674a:	f1ba 0f01 	cmp.w	sl, #1
 801674e:	f200 8113 	bhi.w	8016978 <_scanf_float+0x2a0>
 8016752:	455e      	cmp	r6, fp
 8016754:	f200 8105 	bhi.w	8016962 <_scanf_float+0x28a>
 8016758:	2501      	movs	r5, #1
 801675a:	4628      	mov	r0, r5
 801675c:	b007      	add	sp, #28
 801675e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016762:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8016766:	2a0d      	cmp	r2, #13
 8016768:	d8e6      	bhi.n	8016738 <_scanf_float+0x60>
 801676a:	a101      	add	r1, pc, #4	; (adr r1, 8016770 <_scanf_float+0x98>)
 801676c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016770:	080168af 	.word	0x080168af
 8016774:	08016739 	.word	0x08016739
 8016778:	08016739 	.word	0x08016739
 801677c:	08016739 	.word	0x08016739
 8016780:	0801690f 	.word	0x0801690f
 8016784:	080168e7 	.word	0x080168e7
 8016788:	08016739 	.word	0x08016739
 801678c:	08016739 	.word	0x08016739
 8016790:	080168bd 	.word	0x080168bd
 8016794:	08016739 	.word	0x08016739
 8016798:	08016739 	.word	0x08016739
 801679c:	08016739 	.word	0x08016739
 80167a0:	08016739 	.word	0x08016739
 80167a4:	08016875 	.word	0x08016875
 80167a8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80167ac:	e7db      	b.n	8016766 <_scanf_float+0x8e>
 80167ae:	290e      	cmp	r1, #14
 80167b0:	d8c2      	bhi.n	8016738 <_scanf_float+0x60>
 80167b2:	a001      	add	r0, pc, #4	; (adr r0, 80167b8 <_scanf_float+0xe0>)
 80167b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80167b8:	08016867 	.word	0x08016867
 80167bc:	08016739 	.word	0x08016739
 80167c0:	08016867 	.word	0x08016867
 80167c4:	080168fb 	.word	0x080168fb
 80167c8:	08016739 	.word	0x08016739
 80167cc:	08016815 	.word	0x08016815
 80167d0:	08016851 	.word	0x08016851
 80167d4:	08016851 	.word	0x08016851
 80167d8:	08016851 	.word	0x08016851
 80167dc:	08016851 	.word	0x08016851
 80167e0:	08016851 	.word	0x08016851
 80167e4:	08016851 	.word	0x08016851
 80167e8:	08016851 	.word	0x08016851
 80167ec:	08016851 	.word	0x08016851
 80167f0:	08016851 	.word	0x08016851
 80167f4:	2b6e      	cmp	r3, #110	; 0x6e
 80167f6:	d809      	bhi.n	801680c <_scanf_float+0x134>
 80167f8:	2b60      	cmp	r3, #96	; 0x60
 80167fa:	d8b2      	bhi.n	8016762 <_scanf_float+0x8a>
 80167fc:	2b54      	cmp	r3, #84	; 0x54
 80167fe:	d077      	beq.n	80168f0 <_scanf_float+0x218>
 8016800:	2b59      	cmp	r3, #89	; 0x59
 8016802:	d199      	bne.n	8016738 <_scanf_float+0x60>
 8016804:	2d07      	cmp	r5, #7
 8016806:	d197      	bne.n	8016738 <_scanf_float+0x60>
 8016808:	2508      	movs	r5, #8
 801680a:	e029      	b.n	8016860 <_scanf_float+0x188>
 801680c:	2b74      	cmp	r3, #116	; 0x74
 801680e:	d06f      	beq.n	80168f0 <_scanf_float+0x218>
 8016810:	2b79      	cmp	r3, #121	; 0x79
 8016812:	e7f6      	b.n	8016802 <_scanf_float+0x12a>
 8016814:	6821      	ldr	r1, [r4, #0]
 8016816:	05c8      	lsls	r0, r1, #23
 8016818:	d51a      	bpl.n	8016850 <_scanf_float+0x178>
 801681a:	9b02      	ldr	r3, [sp, #8]
 801681c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8016820:	6021      	str	r1, [r4, #0]
 8016822:	f109 0901 	add.w	r9, r9, #1
 8016826:	b11b      	cbz	r3, 8016830 <_scanf_float+0x158>
 8016828:	3b01      	subs	r3, #1
 801682a:	3201      	adds	r2, #1
 801682c:	9302      	str	r3, [sp, #8]
 801682e:	60a2      	str	r2, [r4, #8]
 8016830:	68a3      	ldr	r3, [r4, #8]
 8016832:	3b01      	subs	r3, #1
 8016834:	60a3      	str	r3, [r4, #8]
 8016836:	6923      	ldr	r3, [r4, #16]
 8016838:	3301      	adds	r3, #1
 801683a:	6123      	str	r3, [r4, #16]
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	3b01      	subs	r3, #1
 8016840:	2b00      	cmp	r3, #0
 8016842:	607b      	str	r3, [r7, #4]
 8016844:	f340 8084 	ble.w	8016950 <_scanf_float+0x278>
 8016848:	683b      	ldr	r3, [r7, #0]
 801684a:	3301      	adds	r3, #1
 801684c:	603b      	str	r3, [r7, #0]
 801684e:	e766      	b.n	801671e <_scanf_float+0x46>
 8016850:	eb1a 0f05 	cmn.w	sl, r5
 8016854:	f47f af70 	bne.w	8016738 <_scanf_float+0x60>
 8016858:	6822      	ldr	r2, [r4, #0]
 801685a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801685e:	6022      	str	r2, [r4, #0]
 8016860:	f806 3b01 	strb.w	r3, [r6], #1
 8016864:	e7e4      	b.n	8016830 <_scanf_float+0x158>
 8016866:	6822      	ldr	r2, [r4, #0]
 8016868:	0610      	lsls	r0, r2, #24
 801686a:	f57f af65 	bpl.w	8016738 <_scanf_float+0x60>
 801686e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8016872:	e7f4      	b.n	801685e <_scanf_float+0x186>
 8016874:	f1ba 0f00 	cmp.w	sl, #0
 8016878:	d10e      	bne.n	8016898 <_scanf_float+0x1c0>
 801687a:	f1b9 0f00 	cmp.w	r9, #0
 801687e:	d10e      	bne.n	801689e <_scanf_float+0x1c6>
 8016880:	6822      	ldr	r2, [r4, #0]
 8016882:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016886:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801688a:	d108      	bne.n	801689e <_scanf_float+0x1c6>
 801688c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016890:	6022      	str	r2, [r4, #0]
 8016892:	f04f 0a01 	mov.w	sl, #1
 8016896:	e7e3      	b.n	8016860 <_scanf_float+0x188>
 8016898:	f1ba 0f02 	cmp.w	sl, #2
 801689c:	d055      	beq.n	801694a <_scanf_float+0x272>
 801689e:	2d01      	cmp	r5, #1
 80168a0:	d002      	beq.n	80168a8 <_scanf_float+0x1d0>
 80168a2:	2d04      	cmp	r5, #4
 80168a4:	f47f af48 	bne.w	8016738 <_scanf_float+0x60>
 80168a8:	3501      	adds	r5, #1
 80168aa:	b2ed      	uxtb	r5, r5
 80168ac:	e7d8      	b.n	8016860 <_scanf_float+0x188>
 80168ae:	f1ba 0f01 	cmp.w	sl, #1
 80168b2:	f47f af41 	bne.w	8016738 <_scanf_float+0x60>
 80168b6:	f04f 0a02 	mov.w	sl, #2
 80168ba:	e7d1      	b.n	8016860 <_scanf_float+0x188>
 80168bc:	b97d      	cbnz	r5, 80168de <_scanf_float+0x206>
 80168be:	f1b9 0f00 	cmp.w	r9, #0
 80168c2:	f47f af3c 	bne.w	801673e <_scanf_float+0x66>
 80168c6:	6822      	ldr	r2, [r4, #0]
 80168c8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80168cc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80168d0:	f47f af39 	bne.w	8016746 <_scanf_float+0x6e>
 80168d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80168d8:	6022      	str	r2, [r4, #0]
 80168da:	2501      	movs	r5, #1
 80168dc:	e7c0      	b.n	8016860 <_scanf_float+0x188>
 80168de:	2d03      	cmp	r5, #3
 80168e0:	d0e2      	beq.n	80168a8 <_scanf_float+0x1d0>
 80168e2:	2d05      	cmp	r5, #5
 80168e4:	e7de      	b.n	80168a4 <_scanf_float+0x1cc>
 80168e6:	2d02      	cmp	r5, #2
 80168e8:	f47f af26 	bne.w	8016738 <_scanf_float+0x60>
 80168ec:	2503      	movs	r5, #3
 80168ee:	e7b7      	b.n	8016860 <_scanf_float+0x188>
 80168f0:	2d06      	cmp	r5, #6
 80168f2:	f47f af21 	bne.w	8016738 <_scanf_float+0x60>
 80168f6:	2507      	movs	r5, #7
 80168f8:	e7b2      	b.n	8016860 <_scanf_float+0x188>
 80168fa:	6822      	ldr	r2, [r4, #0]
 80168fc:	0591      	lsls	r1, r2, #22
 80168fe:	f57f af1b 	bpl.w	8016738 <_scanf_float+0x60>
 8016902:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8016906:	6022      	str	r2, [r4, #0]
 8016908:	f8cd 9004 	str.w	r9, [sp, #4]
 801690c:	e7a8      	b.n	8016860 <_scanf_float+0x188>
 801690e:	6822      	ldr	r2, [r4, #0]
 8016910:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016914:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016918:	d006      	beq.n	8016928 <_scanf_float+0x250>
 801691a:	0550      	lsls	r0, r2, #21
 801691c:	f57f af0c 	bpl.w	8016738 <_scanf_float+0x60>
 8016920:	f1b9 0f00 	cmp.w	r9, #0
 8016924:	f43f af0f 	beq.w	8016746 <_scanf_float+0x6e>
 8016928:	0591      	lsls	r1, r2, #22
 801692a:	bf58      	it	pl
 801692c:	9901      	ldrpl	r1, [sp, #4]
 801692e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016932:	bf58      	it	pl
 8016934:	eba9 0101 	subpl.w	r1, r9, r1
 8016938:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801693c:	bf58      	it	pl
 801693e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8016942:	6022      	str	r2, [r4, #0]
 8016944:	f04f 0900 	mov.w	r9, #0
 8016948:	e78a      	b.n	8016860 <_scanf_float+0x188>
 801694a:	f04f 0a03 	mov.w	sl, #3
 801694e:	e787      	b.n	8016860 <_scanf_float+0x188>
 8016950:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016954:	4639      	mov	r1, r7
 8016956:	4640      	mov	r0, r8
 8016958:	4798      	blx	r3
 801695a:	2800      	cmp	r0, #0
 801695c:	f43f aedf 	beq.w	801671e <_scanf_float+0x46>
 8016960:	e6ea      	b.n	8016738 <_scanf_float+0x60>
 8016962:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016966:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801696a:	463a      	mov	r2, r7
 801696c:	4640      	mov	r0, r8
 801696e:	4798      	blx	r3
 8016970:	6923      	ldr	r3, [r4, #16]
 8016972:	3b01      	subs	r3, #1
 8016974:	6123      	str	r3, [r4, #16]
 8016976:	e6ec      	b.n	8016752 <_scanf_float+0x7a>
 8016978:	1e6b      	subs	r3, r5, #1
 801697a:	2b06      	cmp	r3, #6
 801697c:	d825      	bhi.n	80169ca <_scanf_float+0x2f2>
 801697e:	2d02      	cmp	r5, #2
 8016980:	d836      	bhi.n	80169f0 <_scanf_float+0x318>
 8016982:	455e      	cmp	r6, fp
 8016984:	f67f aee8 	bls.w	8016758 <_scanf_float+0x80>
 8016988:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801698c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016990:	463a      	mov	r2, r7
 8016992:	4640      	mov	r0, r8
 8016994:	4798      	blx	r3
 8016996:	6923      	ldr	r3, [r4, #16]
 8016998:	3b01      	subs	r3, #1
 801699a:	6123      	str	r3, [r4, #16]
 801699c:	e7f1      	b.n	8016982 <_scanf_float+0x2aa>
 801699e:	9802      	ldr	r0, [sp, #8]
 80169a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80169a4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80169a8:	9002      	str	r0, [sp, #8]
 80169aa:	463a      	mov	r2, r7
 80169ac:	4640      	mov	r0, r8
 80169ae:	4798      	blx	r3
 80169b0:	6923      	ldr	r3, [r4, #16]
 80169b2:	3b01      	subs	r3, #1
 80169b4:	6123      	str	r3, [r4, #16]
 80169b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80169ba:	fa5f fa8a 	uxtb.w	sl, sl
 80169be:	f1ba 0f02 	cmp.w	sl, #2
 80169c2:	d1ec      	bne.n	801699e <_scanf_float+0x2c6>
 80169c4:	3d03      	subs	r5, #3
 80169c6:	b2ed      	uxtb	r5, r5
 80169c8:	1b76      	subs	r6, r6, r5
 80169ca:	6823      	ldr	r3, [r4, #0]
 80169cc:	05da      	lsls	r2, r3, #23
 80169ce:	d52f      	bpl.n	8016a30 <_scanf_float+0x358>
 80169d0:	055b      	lsls	r3, r3, #21
 80169d2:	d510      	bpl.n	80169f6 <_scanf_float+0x31e>
 80169d4:	455e      	cmp	r6, fp
 80169d6:	f67f aebf 	bls.w	8016758 <_scanf_float+0x80>
 80169da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80169de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80169e2:	463a      	mov	r2, r7
 80169e4:	4640      	mov	r0, r8
 80169e6:	4798      	blx	r3
 80169e8:	6923      	ldr	r3, [r4, #16]
 80169ea:	3b01      	subs	r3, #1
 80169ec:	6123      	str	r3, [r4, #16]
 80169ee:	e7f1      	b.n	80169d4 <_scanf_float+0x2fc>
 80169f0:	46aa      	mov	sl, r5
 80169f2:	9602      	str	r6, [sp, #8]
 80169f4:	e7df      	b.n	80169b6 <_scanf_float+0x2de>
 80169f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80169fa:	6923      	ldr	r3, [r4, #16]
 80169fc:	2965      	cmp	r1, #101	; 0x65
 80169fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8016a02:	f106 35ff 	add.w	r5, r6, #4294967295
 8016a06:	6123      	str	r3, [r4, #16]
 8016a08:	d00c      	beq.n	8016a24 <_scanf_float+0x34c>
 8016a0a:	2945      	cmp	r1, #69	; 0x45
 8016a0c:	d00a      	beq.n	8016a24 <_scanf_float+0x34c>
 8016a0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016a12:	463a      	mov	r2, r7
 8016a14:	4640      	mov	r0, r8
 8016a16:	4798      	blx	r3
 8016a18:	6923      	ldr	r3, [r4, #16]
 8016a1a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8016a1e:	3b01      	subs	r3, #1
 8016a20:	1eb5      	subs	r5, r6, #2
 8016a22:	6123      	str	r3, [r4, #16]
 8016a24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016a28:	463a      	mov	r2, r7
 8016a2a:	4640      	mov	r0, r8
 8016a2c:	4798      	blx	r3
 8016a2e:	462e      	mov	r6, r5
 8016a30:	6825      	ldr	r5, [r4, #0]
 8016a32:	f015 0510 	ands.w	r5, r5, #16
 8016a36:	d158      	bne.n	8016aea <_scanf_float+0x412>
 8016a38:	7035      	strb	r5, [r6, #0]
 8016a3a:	6823      	ldr	r3, [r4, #0]
 8016a3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8016a40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016a44:	d11c      	bne.n	8016a80 <_scanf_float+0x3a8>
 8016a46:	9b01      	ldr	r3, [sp, #4]
 8016a48:	454b      	cmp	r3, r9
 8016a4a:	eba3 0209 	sub.w	r2, r3, r9
 8016a4e:	d124      	bne.n	8016a9a <_scanf_float+0x3c2>
 8016a50:	2200      	movs	r2, #0
 8016a52:	4659      	mov	r1, fp
 8016a54:	4640      	mov	r0, r8
 8016a56:	f000 fee1 	bl	801781c <_strtod_r>
 8016a5a:	9b03      	ldr	r3, [sp, #12]
 8016a5c:	6821      	ldr	r1, [r4, #0]
 8016a5e:	681b      	ldr	r3, [r3, #0]
 8016a60:	f011 0f02 	tst.w	r1, #2
 8016a64:	ec57 6b10 	vmov	r6, r7, d0
 8016a68:	f103 0204 	add.w	r2, r3, #4
 8016a6c:	d020      	beq.n	8016ab0 <_scanf_float+0x3d8>
 8016a6e:	9903      	ldr	r1, [sp, #12]
 8016a70:	600a      	str	r2, [r1, #0]
 8016a72:	681b      	ldr	r3, [r3, #0]
 8016a74:	e9c3 6700 	strd	r6, r7, [r3]
 8016a78:	68e3      	ldr	r3, [r4, #12]
 8016a7a:	3301      	adds	r3, #1
 8016a7c:	60e3      	str	r3, [r4, #12]
 8016a7e:	e66c      	b.n	801675a <_scanf_float+0x82>
 8016a80:	9b04      	ldr	r3, [sp, #16]
 8016a82:	2b00      	cmp	r3, #0
 8016a84:	d0e4      	beq.n	8016a50 <_scanf_float+0x378>
 8016a86:	9905      	ldr	r1, [sp, #20]
 8016a88:	230a      	movs	r3, #10
 8016a8a:	462a      	mov	r2, r5
 8016a8c:	3101      	adds	r1, #1
 8016a8e:	4640      	mov	r0, r8
 8016a90:	f000 ff4e 	bl	8017930 <_strtol_r>
 8016a94:	9b04      	ldr	r3, [sp, #16]
 8016a96:	9e05      	ldr	r6, [sp, #20]
 8016a98:	1ac2      	subs	r2, r0, r3
 8016a9a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8016a9e:	429e      	cmp	r6, r3
 8016aa0:	bf28      	it	cs
 8016aa2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8016aa6:	4912      	ldr	r1, [pc, #72]	; (8016af0 <_scanf_float+0x418>)
 8016aa8:	4630      	mov	r0, r6
 8016aaa:	f000 f86f 	bl	8016b8c <siprintf>
 8016aae:	e7cf      	b.n	8016a50 <_scanf_float+0x378>
 8016ab0:	f011 0f04 	tst.w	r1, #4
 8016ab4:	9903      	ldr	r1, [sp, #12]
 8016ab6:	600a      	str	r2, [r1, #0]
 8016ab8:	d1db      	bne.n	8016a72 <_scanf_float+0x39a>
 8016aba:	f8d3 8000 	ldr.w	r8, [r3]
 8016abe:	ee10 2a10 	vmov	r2, s0
 8016ac2:	ee10 0a10 	vmov	r0, s0
 8016ac6:	463b      	mov	r3, r7
 8016ac8:	4639      	mov	r1, r7
 8016aca:	f7ea f82f 	bl	8000b2c <__aeabi_dcmpun>
 8016ace:	b128      	cbz	r0, 8016adc <_scanf_float+0x404>
 8016ad0:	4808      	ldr	r0, [pc, #32]	; (8016af4 <_scanf_float+0x41c>)
 8016ad2:	f000 f821 	bl	8016b18 <nanf>
 8016ad6:	ed88 0a00 	vstr	s0, [r8]
 8016ada:	e7cd      	b.n	8016a78 <_scanf_float+0x3a0>
 8016adc:	4630      	mov	r0, r6
 8016ade:	4639      	mov	r1, r7
 8016ae0:	f7ea f882 	bl	8000be8 <__aeabi_d2f>
 8016ae4:	f8c8 0000 	str.w	r0, [r8]
 8016ae8:	e7c6      	b.n	8016a78 <_scanf_float+0x3a0>
 8016aea:	2500      	movs	r5, #0
 8016aec:	e635      	b.n	801675a <_scanf_float+0x82>
 8016aee:	bf00      	nop
 8016af0:	0801c1c8 	.word	0x0801c1c8
 8016af4:	0801c5e0 	.word	0x0801c5e0

08016af8 <_sbrk_r>:
 8016af8:	b538      	push	{r3, r4, r5, lr}
 8016afa:	4d06      	ldr	r5, [pc, #24]	; (8016b14 <_sbrk_r+0x1c>)
 8016afc:	2300      	movs	r3, #0
 8016afe:	4604      	mov	r4, r0
 8016b00:	4608      	mov	r0, r1
 8016b02:	602b      	str	r3, [r5, #0]
 8016b04:	f7f4 fa0c 	bl	800af20 <_sbrk>
 8016b08:	1c43      	adds	r3, r0, #1
 8016b0a:	d102      	bne.n	8016b12 <_sbrk_r+0x1a>
 8016b0c:	682b      	ldr	r3, [r5, #0]
 8016b0e:	b103      	cbz	r3, 8016b12 <_sbrk_r+0x1a>
 8016b10:	6023      	str	r3, [r4, #0]
 8016b12:	bd38      	pop	{r3, r4, r5, pc}
 8016b14:	20006b6c 	.word	0x20006b6c

08016b18 <nanf>:
 8016b18:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016b20 <nanf+0x8>
 8016b1c:	4770      	bx	lr
 8016b1e:	bf00      	nop
 8016b20:	7fc00000 	.word	0x7fc00000

08016b24 <sniprintf>:
 8016b24:	b40c      	push	{r2, r3}
 8016b26:	b530      	push	{r4, r5, lr}
 8016b28:	4b17      	ldr	r3, [pc, #92]	; (8016b88 <sniprintf+0x64>)
 8016b2a:	1e0c      	subs	r4, r1, #0
 8016b2c:	681d      	ldr	r5, [r3, #0]
 8016b2e:	b09d      	sub	sp, #116	; 0x74
 8016b30:	da08      	bge.n	8016b44 <sniprintf+0x20>
 8016b32:	238b      	movs	r3, #139	; 0x8b
 8016b34:	602b      	str	r3, [r5, #0]
 8016b36:	f04f 30ff 	mov.w	r0, #4294967295
 8016b3a:	b01d      	add	sp, #116	; 0x74
 8016b3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b40:	b002      	add	sp, #8
 8016b42:	4770      	bx	lr
 8016b44:	f44f 7302 	mov.w	r3, #520	; 0x208
 8016b48:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016b4c:	bf14      	ite	ne
 8016b4e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016b52:	4623      	moveq	r3, r4
 8016b54:	9304      	str	r3, [sp, #16]
 8016b56:	9307      	str	r3, [sp, #28]
 8016b58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016b5c:	9002      	str	r0, [sp, #8]
 8016b5e:	9006      	str	r0, [sp, #24]
 8016b60:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016b64:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016b66:	ab21      	add	r3, sp, #132	; 0x84
 8016b68:	a902      	add	r1, sp, #8
 8016b6a:	4628      	mov	r0, r5
 8016b6c:	9301      	str	r3, [sp, #4]
 8016b6e:	f002 fe03 	bl	8019778 <_svfiprintf_r>
 8016b72:	1c43      	adds	r3, r0, #1
 8016b74:	bfbc      	itt	lt
 8016b76:	238b      	movlt	r3, #139	; 0x8b
 8016b78:	602b      	strlt	r3, [r5, #0]
 8016b7a:	2c00      	cmp	r4, #0
 8016b7c:	d0dd      	beq.n	8016b3a <sniprintf+0x16>
 8016b7e:	9b02      	ldr	r3, [sp, #8]
 8016b80:	2200      	movs	r2, #0
 8016b82:	701a      	strb	r2, [r3, #0]
 8016b84:	e7d9      	b.n	8016b3a <sniprintf+0x16>
 8016b86:	bf00      	nop
 8016b88:	200009a8 	.word	0x200009a8

08016b8c <siprintf>:
 8016b8c:	b40e      	push	{r1, r2, r3}
 8016b8e:	b500      	push	{lr}
 8016b90:	b09c      	sub	sp, #112	; 0x70
 8016b92:	ab1d      	add	r3, sp, #116	; 0x74
 8016b94:	9002      	str	r0, [sp, #8]
 8016b96:	9006      	str	r0, [sp, #24]
 8016b98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016b9c:	4809      	ldr	r0, [pc, #36]	; (8016bc4 <siprintf+0x38>)
 8016b9e:	9107      	str	r1, [sp, #28]
 8016ba0:	9104      	str	r1, [sp, #16]
 8016ba2:	4909      	ldr	r1, [pc, #36]	; (8016bc8 <siprintf+0x3c>)
 8016ba4:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ba8:	9105      	str	r1, [sp, #20]
 8016baa:	6800      	ldr	r0, [r0, #0]
 8016bac:	9301      	str	r3, [sp, #4]
 8016bae:	a902      	add	r1, sp, #8
 8016bb0:	f002 fde2 	bl	8019778 <_svfiprintf_r>
 8016bb4:	9b02      	ldr	r3, [sp, #8]
 8016bb6:	2200      	movs	r2, #0
 8016bb8:	701a      	strb	r2, [r3, #0]
 8016bba:	b01c      	add	sp, #112	; 0x70
 8016bbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8016bc0:	b003      	add	sp, #12
 8016bc2:	4770      	bx	lr
 8016bc4:	200009a8 	.word	0x200009a8
 8016bc8:	ffff0208 	.word	0xffff0208

08016bcc <sulp>:
 8016bcc:	b570      	push	{r4, r5, r6, lr}
 8016bce:	4604      	mov	r4, r0
 8016bd0:	460d      	mov	r5, r1
 8016bd2:	ec45 4b10 	vmov	d0, r4, r5
 8016bd6:	4616      	mov	r6, r2
 8016bd8:	f002 fc24 	bl	8019424 <__ulp>
 8016bdc:	ec51 0b10 	vmov	r0, r1, d0
 8016be0:	b17e      	cbz	r6, 8016c02 <sulp+0x36>
 8016be2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016be6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	dd09      	ble.n	8016c02 <sulp+0x36>
 8016bee:	051b      	lsls	r3, r3, #20
 8016bf0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8016bf4:	2400      	movs	r4, #0
 8016bf6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8016bfa:	4622      	mov	r2, r4
 8016bfc:	462b      	mov	r3, r5
 8016bfe:	f7e9 fcfb 	bl	80005f8 <__aeabi_dmul>
 8016c02:	bd70      	pop	{r4, r5, r6, pc}
 8016c04:	0000      	movs	r0, r0
	...

08016c08 <_strtod_l>:
 8016c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c0c:	b0a3      	sub	sp, #140	; 0x8c
 8016c0e:	461f      	mov	r7, r3
 8016c10:	2300      	movs	r3, #0
 8016c12:	931e      	str	r3, [sp, #120]	; 0x78
 8016c14:	4ba4      	ldr	r3, [pc, #656]	; (8016ea8 <_strtod_l+0x2a0>)
 8016c16:	9219      	str	r2, [sp, #100]	; 0x64
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	9307      	str	r3, [sp, #28]
 8016c1c:	4604      	mov	r4, r0
 8016c1e:	4618      	mov	r0, r3
 8016c20:	4688      	mov	r8, r1
 8016c22:	f7e9 fad5 	bl	80001d0 <strlen>
 8016c26:	f04f 0a00 	mov.w	sl, #0
 8016c2a:	4605      	mov	r5, r0
 8016c2c:	f04f 0b00 	mov.w	fp, #0
 8016c30:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016c34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016c36:	781a      	ldrb	r2, [r3, #0]
 8016c38:	2a2b      	cmp	r2, #43	; 0x2b
 8016c3a:	d04c      	beq.n	8016cd6 <_strtod_l+0xce>
 8016c3c:	d839      	bhi.n	8016cb2 <_strtod_l+0xaa>
 8016c3e:	2a0d      	cmp	r2, #13
 8016c40:	d832      	bhi.n	8016ca8 <_strtod_l+0xa0>
 8016c42:	2a08      	cmp	r2, #8
 8016c44:	d832      	bhi.n	8016cac <_strtod_l+0xa4>
 8016c46:	2a00      	cmp	r2, #0
 8016c48:	d03c      	beq.n	8016cc4 <_strtod_l+0xbc>
 8016c4a:	2300      	movs	r3, #0
 8016c4c:	930e      	str	r3, [sp, #56]	; 0x38
 8016c4e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8016c50:	7833      	ldrb	r3, [r6, #0]
 8016c52:	2b30      	cmp	r3, #48	; 0x30
 8016c54:	f040 80b4 	bne.w	8016dc0 <_strtod_l+0x1b8>
 8016c58:	7873      	ldrb	r3, [r6, #1]
 8016c5a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016c5e:	2b58      	cmp	r3, #88	; 0x58
 8016c60:	d16c      	bne.n	8016d3c <_strtod_l+0x134>
 8016c62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016c64:	9301      	str	r3, [sp, #4]
 8016c66:	ab1e      	add	r3, sp, #120	; 0x78
 8016c68:	9702      	str	r7, [sp, #8]
 8016c6a:	9300      	str	r3, [sp, #0]
 8016c6c:	4a8f      	ldr	r2, [pc, #572]	; (8016eac <_strtod_l+0x2a4>)
 8016c6e:	ab1f      	add	r3, sp, #124	; 0x7c
 8016c70:	a91d      	add	r1, sp, #116	; 0x74
 8016c72:	4620      	mov	r0, r4
 8016c74:	f001 fd40 	bl	80186f8 <__gethex>
 8016c78:	f010 0707 	ands.w	r7, r0, #7
 8016c7c:	4605      	mov	r5, r0
 8016c7e:	d005      	beq.n	8016c8c <_strtod_l+0x84>
 8016c80:	2f06      	cmp	r7, #6
 8016c82:	d12a      	bne.n	8016cda <_strtod_l+0xd2>
 8016c84:	3601      	adds	r6, #1
 8016c86:	2300      	movs	r3, #0
 8016c88:	961d      	str	r6, [sp, #116]	; 0x74
 8016c8a:	930e      	str	r3, [sp, #56]	; 0x38
 8016c8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	f040 8596 	bne.w	80177c0 <_strtod_l+0xbb8>
 8016c94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016c96:	b1db      	cbz	r3, 8016cd0 <_strtod_l+0xc8>
 8016c98:	4652      	mov	r2, sl
 8016c9a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016c9e:	ec43 2b10 	vmov	d0, r2, r3
 8016ca2:	b023      	add	sp, #140	; 0x8c
 8016ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ca8:	2a20      	cmp	r2, #32
 8016caa:	d1ce      	bne.n	8016c4a <_strtod_l+0x42>
 8016cac:	3301      	adds	r3, #1
 8016cae:	931d      	str	r3, [sp, #116]	; 0x74
 8016cb0:	e7c0      	b.n	8016c34 <_strtod_l+0x2c>
 8016cb2:	2a2d      	cmp	r2, #45	; 0x2d
 8016cb4:	d1c9      	bne.n	8016c4a <_strtod_l+0x42>
 8016cb6:	2201      	movs	r2, #1
 8016cb8:	920e      	str	r2, [sp, #56]	; 0x38
 8016cba:	1c5a      	adds	r2, r3, #1
 8016cbc:	921d      	str	r2, [sp, #116]	; 0x74
 8016cbe:	785b      	ldrb	r3, [r3, #1]
 8016cc0:	2b00      	cmp	r3, #0
 8016cc2:	d1c4      	bne.n	8016c4e <_strtod_l+0x46>
 8016cc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016cc6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	f040 8576 	bne.w	80177bc <_strtod_l+0xbb4>
 8016cd0:	4652      	mov	r2, sl
 8016cd2:	465b      	mov	r3, fp
 8016cd4:	e7e3      	b.n	8016c9e <_strtod_l+0x96>
 8016cd6:	2200      	movs	r2, #0
 8016cd8:	e7ee      	b.n	8016cb8 <_strtod_l+0xb0>
 8016cda:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016cdc:	b13a      	cbz	r2, 8016cee <_strtod_l+0xe6>
 8016cde:	2135      	movs	r1, #53	; 0x35
 8016ce0:	a820      	add	r0, sp, #128	; 0x80
 8016ce2:	f002 fcaa 	bl	801963a <__copybits>
 8016ce6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8016ce8:	4620      	mov	r0, r4
 8016cea:	f002 f86f 	bl	8018dcc <_Bfree>
 8016cee:	3f01      	subs	r7, #1
 8016cf0:	2f05      	cmp	r7, #5
 8016cf2:	d807      	bhi.n	8016d04 <_strtod_l+0xfc>
 8016cf4:	e8df f007 	tbb	[pc, r7]
 8016cf8:	1d180b0e 	.word	0x1d180b0e
 8016cfc:	030e      	.short	0x030e
 8016cfe:	f04f 0b00 	mov.w	fp, #0
 8016d02:	46da      	mov	sl, fp
 8016d04:	0728      	lsls	r0, r5, #28
 8016d06:	d5c1      	bpl.n	8016c8c <_strtod_l+0x84>
 8016d08:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8016d0c:	e7be      	b.n	8016c8c <_strtod_l+0x84>
 8016d0e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8016d12:	e7f7      	b.n	8016d04 <_strtod_l+0xfc>
 8016d14:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8016d18:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8016d1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016d1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016d22:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016d26:	e7ed      	b.n	8016d04 <_strtod_l+0xfc>
 8016d28:	f8df b184 	ldr.w	fp, [pc, #388]	; 8016eb0 <_strtod_l+0x2a8>
 8016d2c:	f04f 0a00 	mov.w	sl, #0
 8016d30:	e7e8      	b.n	8016d04 <_strtod_l+0xfc>
 8016d32:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8016d36:	f04f 3aff 	mov.w	sl, #4294967295
 8016d3a:	e7e3      	b.n	8016d04 <_strtod_l+0xfc>
 8016d3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016d3e:	1c5a      	adds	r2, r3, #1
 8016d40:	921d      	str	r2, [sp, #116]	; 0x74
 8016d42:	785b      	ldrb	r3, [r3, #1]
 8016d44:	2b30      	cmp	r3, #48	; 0x30
 8016d46:	d0f9      	beq.n	8016d3c <_strtod_l+0x134>
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d09f      	beq.n	8016c8c <_strtod_l+0x84>
 8016d4c:	2301      	movs	r3, #1
 8016d4e:	f04f 0900 	mov.w	r9, #0
 8016d52:	9304      	str	r3, [sp, #16]
 8016d54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016d56:	930a      	str	r3, [sp, #40]	; 0x28
 8016d58:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8016d5c:	464f      	mov	r7, r9
 8016d5e:	220a      	movs	r2, #10
 8016d60:	981d      	ldr	r0, [sp, #116]	; 0x74
 8016d62:	7806      	ldrb	r6, [r0, #0]
 8016d64:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8016d68:	b2d9      	uxtb	r1, r3
 8016d6a:	2909      	cmp	r1, #9
 8016d6c:	d92a      	bls.n	8016dc4 <_strtod_l+0x1bc>
 8016d6e:	9907      	ldr	r1, [sp, #28]
 8016d70:	462a      	mov	r2, r5
 8016d72:	f002 fe09 	bl	8019988 <strncmp>
 8016d76:	b398      	cbz	r0, 8016de0 <_strtod_l+0x1d8>
 8016d78:	2000      	movs	r0, #0
 8016d7a:	4633      	mov	r3, r6
 8016d7c:	463d      	mov	r5, r7
 8016d7e:	9007      	str	r0, [sp, #28]
 8016d80:	4602      	mov	r2, r0
 8016d82:	2b65      	cmp	r3, #101	; 0x65
 8016d84:	d001      	beq.n	8016d8a <_strtod_l+0x182>
 8016d86:	2b45      	cmp	r3, #69	; 0x45
 8016d88:	d118      	bne.n	8016dbc <_strtod_l+0x1b4>
 8016d8a:	b91d      	cbnz	r5, 8016d94 <_strtod_l+0x18c>
 8016d8c:	9b04      	ldr	r3, [sp, #16]
 8016d8e:	4303      	orrs	r3, r0
 8016d90:	d098      	beq.n	8016cc4 <_strtod_l+0xbc>
 8016d92:	2500      	movs	r5, #0
 8016d94:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8016d98:	f108 0301 	add.w	r3, r8, #1
 8016d9c:	931d      	str	r3, [sp, #116]	; 0x74
 8016d9e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8016da2:	2b2b      	cmp	r3, #43	; 0x2b
 8016da4:	d075      	beq.n	8016e92 <_strtod_l+0x28a>
 8016da6:	2b2d      	cmp	r3, #45	; 0x2d
 8016da8:	d07b      	beq.n	8016ea2 <_strtod_l+0x29a>
 8016daa:	f04f 0c00 	mov.w	ip, #0
 8016dae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8016db2:	2909      	cmp	r1, #9
 8016db4:	f240 8082 	bls.w	8016ebc <_strtod_l+0x2b4>
 8016db8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016dbc:	2600      	movs	r6, #0
 8016dbe:	e09d      	b.n	8016efc <_strtod_l+0x2f4>
 8016dc0:	2300      	movs	r3, #0
 8016dc2:	e7c4      	b.n	8016d4e <_strtod_l+0x146>
 8016dc4:	2f08      	cmp	r7, #8
 8016dc6:	bfd8      	it	le
 8016dc8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8016dca:	f100 0001 	add.w	r0, r0, #1
 8016dce:	bfda      	itte	le
 8016dd0:	fb02 3301 	mlale	r3, r2, r1, r3
 8016dd4:	9309      	strle	r3, [sp, #36]	; 0x24
 8016dd6:	fb02 3909 	mlagt	r9, r2, r9, r3
 8016dda:	3701      	adds	r7, #1
 8016ddc:	901d      	str	r0, [sp, #116]	; 0x74
 8016dde:	e7bf      	b.n	8016d60 <_strtod_l+0x158>
 8016de0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016de2:	195a      	adds	r2, r3, r5
 8016de4:	921d      	str	r2, [sp, #116]	; 0x74
 8016de6:	5d5b      	ldrb	r3, [r3, r5]
 8016de8:	2f00      	cmp	r7, #0
 8016dea:	d037      	beq.n	8016e5c <_strtod_l+0x254>
 8016dec:	9007      	str	r0, [sp, #28]
 8016dee:	463d      	mov	r5, r7
 8016df0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8016df4:	2a09      	cmp	r2, #9
 8016df6:	d912      	bls.n	8016e1e <_strtod_l+0x216>
 8016df8:	2201      	movs	r2, #1
 8016dfa:	e7c2      	b.n	8016d82 <_strtod_l+0x17a>
 8016dfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016dfe:	1c5a      	adds	r2, r3, #1
 8016e00:	921d      	str	r2, [sp, #116]	; 0x74
 8016e02:	785b      	ldrb	r3, [r3, #1]
 8016e04:	3001      	adds	r0, #1
 8016e06:	2b30      	cmp	r3, #48	; 0x30
 8016e08:	d0f8      	beq.n	8016dfc <_strtod_l+0x1f4>
 8016e0a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8016e0e:	2a08      	cmp	r2, #8
 8016e10:	f200 84db 	bhi.w	80177ca <_strtod_l+0xbc2>
 8016e14:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8016e16:	9007      	str	r0, [sp, #28]
 8016e18:	2000      	movs	r0, #0
 8016e1a:	920a      	str	r2, [sp, #40]	; 0x28
 8016e1c:	4605      	mov	r5, r0
 8016e1e:	3b30      	subs	r3, #48	; 0x30
 8016e20:	f100 0201 	add.w	r2, r0, #1
 8016e24:	d014      	beq.n	8016e50 <_strtod_l+0x248>
 8016e26:	9907      	ldr	r1, [sp, #28]
 8016e28:	4411      	add	r1, r2
 8016e2a:	9107      	str	r1, [sp, #28]
 8016e2c:	462a      	mov	r2, r5
 8016e2e:	eb00 0e05 	add.w	lr, r0, r5
 8016e32:	210a      	movs	r1, #10
 8016e34:	4572      	cmp	r2, lr
 8016e36:	d113      	bne.n	8016e60 <_strtod_l+0x258>
 8016e38:	182a      	adds	r2, r5, r0
 8016e3a:	2a08      	cmp	r2, #8
 8016e3c:	f105 0501 	add.w	r5, r5, #1
 8016e40:	4405      	add	r5, r0
 8016e42:	dc1c      	bgt.n	8016e7e <_strtod_l+0x276>
 8016e44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016e46:	220a      	movs	r2, #10
 8016e48:	fb02 3301 	mla	r3, r2, r1, r3
 8016e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8016e4e:	2200      	movs	r2, #0
 8016e50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016e52:	1c59      	adds	r1, r3, #1
 8016e54:	911d      	str	r1, [sp, #116]	; 0x74
 8016e56:	785b      	ldrb	r3, [r3, #1]
 8016e58:	4610      	mov	r0, r2
 8016e5a:	e7c9      	b.n	8016df0 <_strtod_l+0x1e8>
 8016e5c:	4638      	mov	r0, r7
 8016e5e:	e7d2      	b.n	8016e06 <_strtod_l+0x1fe>
 8016e60:	2a08      	cmp	r2, #8
 8016e62:	dc04      	bgt.n	8016e6e <_strtod_l+0x266>
 8016e64:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8016e66:	434e      	muls	r6, r1
 8016e68:	9609      	str	r6, [sp, #36]	; 0x24
 8016e6a:	3201      	adds	r2, #1
 8016e6c:	e7e2      	b.n	8016e34 <_strtod_l+0x22c>
 8016e6e:	f102 0c01 	add.w	ip, r2, #1
 8016e72:	f1bc 0f10 	cmp.w	ip, #16
 8016e76:	bfd8      	it	le
 8016e78:	fb01 f909 	mulle.w	r9, r1, r9
 8016e7c:	e7f5      	b.n	8016e6a <_strtod_l+0x262>
 8016e7e:	2d10      	cmp	r5, #16
 8016e80:	bfdc      	itt	le
 8016e82:	220a      	movle	r2, #10
 8016e84:	fb02 3909 	mlale	r9, r2, r9, r3
 8016e88:	e7e1      	b.n	8016e4e <_strtod_l+0x246>
 8016e8a:	2300      	movs	r3, #0
 8016e8c:	9307      	str	r3, [sp, #28]
 8016e8e:	2201      	movs	r2, #1
 8016e90:	e77c      	b.n	8016d8c <_strtod_l+0x184>
 8016e92:	f04f 0c00 	mov.w	ip, #0
 8016e96:	f108 0302 	add.w	r3, r8, #2
 8016e9a:	931d      	str	r3, [sp, #116]	; 0x74
 8016e9c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8016ea0:	e785      	b.n	8016dae <_strtod_l+0x1a6>
 8016ea2:	f04f 0c01 	mov.w	ip, #1
 8016ea6:	e7f6      	b.n	8016e96 <_strtod_l+0x28e>
 8016ea8:	0801c420 	.word	0x0801c420
 8016eac:	0801c1d0 	.word	0x0801c1d0
 8016eb0:	7ff00000 	.word	0x7ff00000
 8016eb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016eb6:	1c59      	adds	r1, r3, #1
 8016eb8:	911d      	str	r1, [sp, #116]	; 0x74
 8016eba:	785b      	ldrb	r3, [r3, #1]
 8016ebc:	2b30      	cmp	r3, #48	; 0x30
 8016ebe:	d0f9      	beq.n	8016eb4 <_strtod_l+0x2ac>
 8016ec0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8016ec4:	2908      	cmp	r1, #8
 8016ec6:	f63f af79 	bhi.w	8016dbc <_strtod_l+0x1b4>
 8016eca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8016ece:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016ed0:	9308      	str	r3, [sp, #32]
 8016ed2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016ed4:	1c59      	adds	r1, r3, #1
 8016ed6:	911d      	str	r1, [sp, #116]	; 0x74
 8016ed8:	785b      	ldrb	r3, [r3, #1]
 8016eda:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8016ede:	2e09      	cmp	r6, #9
 8016ee0:	d937      	bls.n	8016f52 <_strtod_l+0x34a>
 8016ee2:	9e08      	ldr	r6, [sp, #32]
 8016ee4:	1b89      	subs	r1, r1, r6
 8016ee6:	2908      	cmp	r1, #8
 8016ee8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8016eec:	dc02      	bgt.n	8016ef4 <_strtod_l+0x2ec>
 8016eee:	4576      	cmp	r6, lr
 8016ef0:	bfa8      	it	ge
 8016ef2:	4676      	movge	r6, lr
 8016ef4:	f1bc 0f00 	cmp.w	ip, #0
 8016ef8:	d000      	beq.n	8016efc <_strtod_l+0x2f4>
 8016efa:	4276      	negs	r6, r6
 8016efc:	2d00      	cmp	r5, #0
 8016efe:	d14f      	bne.n	8016fa0 <_strtod_l+0x398>
 8016f00:	9904      	ldr	r1, [sp, #16]
 8016f02:	4301      	orrs	r1, r0
 8016f04:	f47f aec2 	bne.w	8016c8c <_strtod_l+0x84>
 8016f08:	2a00      	cmp	r2, #0
 8016f0a:	f47f aedb 	bne.w	8016cc4 <_strtod_l+0xbc>
 8016f0e:	2b69      	cmp	r3, #105	; 0x69
 8016f10:	d027      	beq.n	8016f62 <_strtod_l+0x35a>
 8016f12:	dc24      	bgt.n	8016f5e <_strtod_l+0x356>
 8016f14:	2b49      	cmp	r3, #73	; 0x49
 8016f16:	d024      	beq.n	8016f62 <_strtod_l+0x35a>
 8016f18:	2b4e      	cmp	r3, #78	; 0x4e
 8016f1a:	f47f aed3 	bne.w	8016cc4 <_strtod_l+0xbc>
 8016f1e:	499e      	ldr	r1, [pc, #632]	; (8017198 <_strtod_l+0x590>)
 8016f20:	a81d      	add	r0, sp, #116	; 0x74
 8016f22:	f001 fe41 	bl	8018ba8 <__match>
 8016f26:	2800      	cmp	r0, #0
 8016f28:	f43f aecc 	beq.w	8016cc4 <_strtod_l+0xbc>
 8016f2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016f2e:	781b      	ldrb	r3, [r3, #0]
 8016f30:	2b28      	cmp	r3, #40	; 0x28
 8016f32:	d12d      	bne.n	8016f90 <_strtod_l+0x388>
 8016f34:	4999      	ldr	r1, [pc, #612]	; (801719c <_strtod_l+0x594>)
 8016f36:	aa20      	add	r2, sp, #128	; 0x80
 8016f38:	a81d      	add	r0, sp, #116	; 0x74
 8016f3a:	f001 fe49 	bl	8018bd0 <__hexnan>
 8016f3e:	2805      	cmp	r0, #5
 8016f40:	d126      	bne.n	8016f90 <_strtod_l+0x388>
 8016f42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016f44:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8016f48:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8016f4c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8016f50:	e69c      	b.n	8016c8c <_strtod_l+0x84>
 8016f52:	210a      	movs	r1, #10
 8016f54:	fb01 3e0e 	mla	lr, r1, lr, r3
 8016f58:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8016f5c:	e7b9      	b.n	8016ed2 <_strtod_l+0x2ca>
 8016f5e:	2b6e      	cmp	r3, #110	; 0x6e
 8016f60:	e7db      	b.n	8016f1a <_strtod_l+0x312>
 8016f62:	498f      	ldr	r1, [pc, #572]	; (80171a0 <_strtod_l+0x598>)
 8016f64:	a81d      	add	r0, sp, #116	; 0x74
 8016f66:	f001 fe1f 	bl	8018ba8 <__match>
 8016f6a:	2800      	cmp	r0, #0
 8016f6c:	f43f aeaa 	beq.w	8016cc4 <_strtod_l+0xbc>
 8016f70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016f72:	498c      	ldr	r1, [pc, #560]	; (80171a4 <_strtod_l+0x59c>)
 8016f74:	3b01      	subs	r3, #1
 8016f76:	a81d      	add	r0, sp, #116	; 0x74
 8016f78:	931d      	str	r3, [sp, #116]	; 0x74
 8016f7a:	f001 fe15 	bl	8018ba8 <__match>
 8016f7e:	b910      	cbnz	r0, 8016f86 <_strtod_l+0x37e>
 8016f80:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016f82:	3301      	adds	r3, #1
 8016f84:	931d      	str	r3, [sp, #116]	; 0x74
 8016f86:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80171b4 <_strtod_l+0x5ac>
 8016f8a:	f04f 0a00 	mov.w	sl, #0
 8016f8e:	e67d      	b.n	8016c8c <_strtod_l+0x84>
 8016f90:	4885      	ldr	r0, [pc, #532]	; (80171a8 <_strtod_l+0x5a0>)
 8016f92:	f002 fcf1 	bl	8019978 <nan>
 8016f96:	ed8d 0b04 	vstr	d0, [sp, #16]
 8016f9a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8016f9e:	e675      	b.n	8016c8c <_strtod_l+0x84>
 8016fa0:	9b07      	ldr	r3, [sp, #28]
 8016fa2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016fa4:	1af3      	subs	r3, r6, r3
 8016fa6:	2f00      	cmp	r7, #0
 8016fa8:	bf08      	it	eq
 8016faa:	462f      	moveq	r7, r5
 8016fac:	2d10      	cmp	r5, #16
 8016fae:	9308      	str	r3, [sp, #32]
 8016fb0:	46a8      	mov	r8, r5
 8016fb2:	bfa8      	it	ge
 8016fb4:	f04f 0810 	movge.w	r8, #16
 8016fb8:	f7e9 faa4 	bl	8000504 <__aeabi_ui2d>
 8016fbc:	2d09      	cmp	r5, #9
 8016fbe:	4682      	mov	sl, r0
 8016fc0:	468b      	mov	fp, r1
 8016fc2:	dd13      	ble.n	8016fec <_strtod_l+0x3e4>
 8016fc4:	4b79      	ldr	r3, [pc, #484]	; (80171ac <_strtod_l+0x5a4>)
 8016fc6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016fca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8016fce:	f7e9 fb13 	bl	80005f8 <__aeabi_dmul>
 8016fd2:	4682      	mov	sl, r0
 8016fd4:	4648      	mov	r0, r9
 8016fd6:	468b      	mov	fp, r1
 8016fd8:	f7e9 fa94 	bl	8000504 <__aeabi_ui2d>
 8016fdc:	4602      	mov	r2, r0
 8016fde:	460b      	mov	r3, r1
 8016fe0:	4650      	mov	r0, sl
 8016fe2:	4659      	mov	r1, fp
 8016fe4:	f7e9 f952 	bl	800028c <__adddf3>
 8016fe8:	4682      	mov	sl, r0
 8016fea:	468b      	mov	fp, r1
 8016fec:	2d0f      	cmp	r5, #15
 8016fee:	dc38      	bgt.n	8017062 <_strtod_l+0x45a>
 8016ff0:	9b08      	ldr	r3, [sp, #32]
 8016ff2:	2b00      	cmp	r3, #0
 8016ff4:	f43f ae4a 	beq.w	8016c8c <_strtod_l+0x84>
 8016ff8:	dd24      	ble.n	8017044 <_strtod_l+0x43c>
 8016ffa:	2b16      	cmp	r3, #22
 8016ffc:	dc0b      	bgt.n	8017016 <_strtod_l+0x40e>
 8016ffe:	4d6b      	ldr	r5, [pc, #428]	; (80171ac <_strtod_l+0x5a4>)
 8017000:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8017004:	e9d5 0100 	ldrd	r0, r1, [r5]
 8017008:	4652      	mov	r2, sl
 801700a:	465b      	mov	r3, fp
 801700c:	f7e9 faf4 	bl	80005f8 <__aeabi_dmul>
 8017010:	4682      	mov	sl, r0
 8017012:	468b      	mov	fp, r1
 8017014:	e63a      	b.n	8016c8c <_strtod_l+0x84>
 8017016:	9a08      	ldr	r2, [sp, #32]
 8017018:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801701c:	4293      	cmp	r3, r2
 801701e:	db20      	blt.n	8017062 <_strtod_l+0x45a>
 8017020:	4c62      	ldr	r4, [pc, #392]	; (80171ac <_strtod_l+0x5a4>)
 8017022:	f1c5 050f 	rsb	r5, r5, #15
 8017026:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801702a:	4652      	mov	r2, sl
 801702c:	465b      	mov	r3, fp
 801702e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017032:	f7e9 fae1 	bl	80005f8 <__aeabi_dmul>
 8017036:	9b08      	ldr	r3, [sp, #32]
 8017038:	1b5d      	subs	r5, r3, r5
 801703a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801703e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017042:	e7e3      	b.n	801700c <_strtod_l+0x404>
 8017044:	9b08      	ldr	r3, [sp, #32]
 8017046:	3316      	adds	r3, #22
 8017048:	db0b      	blt.n	8017062 <_strtod_l+0x45a>
 801704a:	9b07      	ldr	r3, [sp, #28]
 801704c:	4a57      	ldr	r2, [pc, #348]	; (80171ac <_strtod_l+0x5a4>)
 801704e:	1b9e      	subs	r6, r3, r6
 8017050:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8017054:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017058:	4650      	mov	r0, sl
 801705a:	4659      	mov	r1, fp
 801705c:	f7e9 fbf6 	bl	800084c <__aeabi_ddiv>
 8017060:	e7d6      	b.n	8017010 <_strtod_l+0x408>
 8017062:	9b08      	ldr	r3, [sp, #32]
 8017064:	eba5 0808 	sub.w	r8, r5, r8
 8017068:	4498      	add	r8, r3
 801706a:	f1b8 0f00 	cmp.w	r8, #0
 801706e:	dd71      	ble.n	8017154 <_strtod_l+0x54c>
 8017070:	f018 030f 	ands.w	r3, r8, #15
 8017074:	d00a      	beq.n	801708c <_strtod_l+0x484>
 8017076:	494d      	ldr	r1, [pc, #308]	; (80171ac <_strtod_l+0x5a4>)
 8017078:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801707c:	4652      	mov	r2, sl
 801707e:	465b      	mov	r3, fp
 8017080:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017084:	f7e9 fab8 	bl	80005f8 <__aeabi_dmul>
 8017088:	4682      	mov	sl, r0
 801708a:	468b      	mov	fp, r1
 801708c:	f038 080f 	bics.w	r8, r8, #15
 8017090:	d04d      	beq.n	801712e <_strtod_l+0x526>
 8017092:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8017096:	dd22      	ble.n	80170de <_strtod_l+0x4d6>
 8017098:	2500      	movs	r5, #0
 801709a:	462e      	mov	r6, r5
 801709c:	9509      	str	r5, [sp, #36]	; 0x24
 801709e:	9507      	str	r5, [sp, #28]
 80170a0:	2322      	movs	r3, #34	; 0x22
 80170a2:	f8df b110 	ldr.w	fp, [pc, #272]	; 80171b4 <_strtod_l+0x5ac>
 80170a6:	6023      	str	r3, [r4, #0]
 80170a8:	f04f 0a00 	mov.w	sl, #0
 80170ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	f43f adec 	beq.w	8016c8c <_strtod_l+0x84>
 80170b4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80170b6:	4620      	mov	r0, r4
 80170b8:	f001 fe88 	bl	8018dcc <_Bfree>
 80170bc:	9907      	ldr	r1, [sp, #28]
 80170be:	4620      	mov	r0, r4
 80170c0:	f001 fe84 	bl	8018dcc <_Bfree>
 80170c4:	4631      	mov	r1, r6
 80170c6:	4620      	mov	r0, r4
 80170c8:	f001 fe80 	bl	8018dcc <_Bfree>
 80170cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80170ce:	4620      	mov	r0, r4
 80170d0:	f001 fe7c 	bl	8018dcc <_Bfree>
 80170d4:	4629      	mov	r1, r5
 80170d6:	4620      	mov	r0, r4
 80170d8:	f001 fe78 	bl	8018dcc <_Bfree>
 80170dc:	e5d6      	b.n	8016c8c <_strtod_l+0x84>
 80170de:	2300      	movs	r3, #0
 80170e0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80170e4:	4650      	mov	r0, sl
 80170e6:	4659      	mov	r1, fp
 80170e8:	4699      	mov	r9, r3
 80170ea:	f1b8 0f01 	cmp.w	r8, #1
 80170ee:	dc21      	bgt.n	8017134 <_strtod_l+0x52c>
 80170f0:	b10b      	cbz	r3, 80170f6 <_strtod_l+0x4ee>
 80170f2:	4682      	mov	sl, r0
 80170f4:	468b      	mov	fp, r1
 80170f6:	4b2e      	ldr	r3, [pc, #184]	; (80171b0 <_strtod_l+0x5a8>)
 80170f8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80170fc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8017100:	4652      	mov	r2, sl
 8017102:	465b      	mov	r3, fp
 8017104:	e9d9 0100 	ldrd	r0, r1, [r9]
 8017108:	f7e9 fa76 	bl	80005f8 <__aeabi_dmul>
 801710c:	4b29      	ldr	r3, [pc, #164]	; (80171b4 <_strtod_l+0x5ac>)
 801710e:	460a      	mov	r2, r1
 8017110:	400b      	ands	r3, r1
 8017112:	4929      	ldr	r1, [pc, #164]	; (80171b8 <_strtod_l+0x5b0>)
 8017114:	428b      	cmp	r3, r1
 8017116:	4682      	mov	sl, r0
 8017118:	d8be      	bhi.n	8017098 <_strtod_l+0x490>
 801711a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801711e:	428b      	cmp	r3, r1
 8017120:	bf86      	itte	hi
 8017122:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80171bc <_strtod_l+0x5b4>
 8017126:	f04f 3aff 	movhi.w	sl, #4294967295
 801712a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801712e:	2300      	movs	r3, #0
 8017130:	9304      	str	r3, [sp, #16]
 8017132:	e081      	b.n	8017238 <_strtod_l+0x630>
 8017134:	f018 0f01 	tst.w	r8, #1
 8017138:	d007      	beq.n	801714a <_strtod_l+0x542>
 801713a:	4b1d      	ldr	r3, [pc, #116]	; (80171b0 <_strtod_l+0x5a8>)
 801713c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8017140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017144:	f7e9 fa58 	bl	80005f8 <__aeabi_dmul>
 8017148:	2301      	movs	r3, #1
 801714a:	f109 0901 	add.w	r9, r9, #1
 801714e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8017152:	e7ca      	b.n	80170ea <_strtod_l+0x4e2>
 8017154:	d0eb      	beq.n	801712e <_strtod_l+0x526>
 8017156:	f1c8 0800 	rsb	r8, r8, #0
 801715a:	f018 020f 	ands.w	r2, r8, #15
 801715e:	d00a      	beq.n	8017176 <_strtod_l+0x56e>
 8017160:	4b12      	ldr	r3, [pc, #72]	; (80171ac <_strtod_l+0x5a4>)
 8017162:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017166:	4650      	mov	r0, sl
 8017168:	4659      	mov	r1, fp
 801716a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801716e:	f7e9 fb6d 	bl	800084c <__aeabi_ddiv>
 8017172:	4682      	mov	sl, r0
 8017174:	468b      	mov	fp, r1
 8017176:	ea5f 1828 	movs.w	r8, r8, asr #4
 801717a:	d0d8      	beq.n	801712e <_strtod_l+0x526>
 801717c:	f1b8 0f1f 	cmp.w	r8, #31
 8017180:	dd1e      	ble.n	80171c0 <_strtod_l+0x5b8>
 8017182:	2500      	movs	r5, #0
 8017184:	462e      	mov	r6, r5
 8017186:	9509      	str	r5, [sp, #36]	; 0x24
 8017188:	9507      	str	r5, [sp, #28]
 801718a:	2322      	movs	r3, #34	; 0x22
 801718c:	f04f 0a00 	mov.w	sl, #0
 8017190:	f04f 0b00 	mov.w	fp, #0
 8017194:	6023      	str	r3, [r4, #0]
 8017196:	e789      	b.n	80170ac <_strtod_l+0x4a4>
 8017198:	0801c1a1 	.word	0x0801c1a1
 801719c:	0801c1e4 	.word	0x0801c1e4
 80171a0:	0801c199 	.word	0x0801c199
 80171a4:	0801c324 	.word	0x0801c324
 80171a8:	0801c5e0 	.word	0x0801c5e0
 80171ac:	0801c4c0 	.word	0x0801c4c0
 80171b0:	0801c498 	.word	0x0801c498
 80171b4:	7ff00000 	.word	0x7ff00000
 80171b8:	7ca00000 	.word	0x7ca00000
 80171bc:	7fefffff 	.word	0x7fefffff
 80171c0:	f018 0310 	ands.w	r3, r8, #16
 80171c4:	bf18      	it	ne
 80171c6:	236a      	movne	r3, #106	; 0x6a
 80171c8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8017580 <_strtod_l+0x978>
 80171cc:	9304      	str	r3, [sp, #16]
 80171ce:	4650      	mov	r0, sl
 80171d0:	4659      	mov	r1, fp
 80171d2:	2300      	movs	r3, #0
 80171d4:	f018 0f01 	tst.w	r8, #1
 80171d8:	d004      	beq.n	80171e4 <_strtod_l+0x5dc>
 80171da:	e9d9 2300 	ldrd	r2, r3, [r9]
 80171de:	f7e9 fa0b 	bl	80005f8 <__aeabi_dmul>
 80171e2:	2301      	movs	r3, #1
 80171e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80171e8:	f109 0908 	add.w	r9, r9, #8
 80171ec:	d1f2      	bne.n	80171d4 <_strtod_l+0x5cc>
 80171ee:	b10b      	cbz	r3, 80171f4 <_strtod_l+0x5ec>
 80171f0:	4682      	mov	sl, r0
 80171f2:	468b      	mov	fp, r1
 80171f4:	9b04      	ldr	r3, [sp, #16]
 80171f6:	b1bb      	cbz	r3, 8017228 <_strtod_l+0x620>
 80171f8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80171fc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017200:	2b00      	cmp	r3, #0
 8017202:	4659      	mov	r1, fp
 8017204:	dd10      	ble.n	8017228 <_strtod_l+0x620>
 8017206:	2b1f      	cmp	r3, #31
 8017208:	f340 8128 	ble.w	801745c <_strtod_l+0x854>
 801720c:	2b34      	cmp	r3, #52	; 0x34
 801720e:	bfde      	ittt	le
 8017210:	3b20      	suble	r3, #32
 8017212:	f04f 32ff 	movle.w	r2, #4294967295
 8017216:	fa02 f303 	lslle.w	r3, r2, r3
 801721a:	f04f 0a00 	mov.w	sl, #0
 801721e:	bfcc      	ite	gt
 8017220:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8017224:	ea03 0b01 	andle.w	fp, r3, r1
 8017228:	2200      	movs	r2, #0
 801722a:	2300      	movs	r3, #0
 801722c:	4650      	mov	r0, sl
 801722e:	4659      	mov	r1, fp
 8017230:	f7e9 fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8017234:	2800      	cmp	r0, #0
 8017236:	d1a4      	bne.n	8017182 <_strtod_l+0x57a>
 8017238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801723a:	9300      	str	r3, [sp, #0]
 801723c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801723e:	462b      	mov	r3, r5
 8017240:	463a      	mov	r2, r7
 8017242:	4620      	mov	r0, r4
 8017244:	f001 fe2e 	bl	8018ea4 <__s2b>
 8017248:	9009      	str	r0, [sp, #36]	; 0x24
 801724a:	2800      	cmp	r0, #0
 801724c:	f43f af24 	beq.w	8017098 <_strtod_l+0x490>
 8017250:	9b07      	ldr	r3, [sp, #28]
 8017252:	1b9e      	subs	r6, r3, r6
 8017254:	9b08      	ldr	r3, [sp, #32]
 8017256:	2b00      	cmp	r3, #0
 8017258:	bfb4      	ite	lt
 801725a:	4633      	movlt	r3, r6
 801725c:	2300      	movge	r3, #0
 801725e:	9310      	str	r3, [sp, #64]	; 0x40
 8017260:	9b08      	ldr	r3, [sp, #32]
 8017262:	2500      	movs	r5, #0
 8017264:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8017268:	9318      	str	r3, [sp, #96]	; 0x60
 801726a:	462e      	mov	r6, r5
 801726c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801726e:	4620      	mov	r0, r4
 8017270:	6859      	ldr	r1, [r3, #4]
 8017272:	f001 fd6b 	bl	8018d4c <_Balloc>
 8017276:	9007      	str	r0, [sp, #28]
 8017278:	2800      	cmp	r0, #0
 801727a:	f43f af11 	beq.w	80170a0 <_strtod_l+0x498>
 801727e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017280:	691a      	ldr	r2, [r3, #16]
 8017282:	3202      	adds	r2, #2
 8017284:	f103 010c 	add.w	r1, r3, #12
 8017288:	0092      	lsls	r2, r2, #2
 801728a:	300c      	adds	r0, #12
 801728c:	f7fe fcd0 	bl	8015c30 <memcpy>
 8017290:	ec4b ab10 	vmov	d0, sl, fp
 8017294:	aa20      	add	r2, sp, #128	; 0x80
 8017296:	a91f      	add	r1, sp, #124	; 0x7c
 8017298:	4620      	mov	r0, r4
 801729a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801729e:	f002 f93d 	bl	801951c <__d2b>
 80172a2:	901e      	str	r0, [sp, #120]	; 0x78
 80172a4:	2800      	cmp	r0, #0
 80172a6:	f43f aefb 	beq.w	80170a0 <_strtod_l+0x498>
 80172aa:	2101      	movs	r1, #1
 80172ac:	4620      	mov	r0, r4
 80172ae:	f001 fe93 	bl	8018fd8 <__i2b>
 80172b2:	4606      	mov	r6, r0
 80172b4:	2800      	cmp	r0, #0
 80172b6:	f43f aef3 	beq.w	80170a0 <_strtod_l+0x498>
 80172ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80172bc:	9904      	ldr	r1, [sp, #16]
 80172be:	2b00      	cmp	r3, #0
 80172c0:	bfab      	itete	ge
 80172c2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80172c4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80172c6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80172c8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80172cc:	bfac      	ite	ge
 80172ce:	eb03 0902 	addge.w	r9, r3, r2
 80172d2:	1ad7      	sublt	r7, r2, r3
 80172d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80172d6:	eba3 0801 	sub.w	r8, r3, r1
 80172da:	4490      	add	r8, r2
 80172dc:	4ba3      	ldr	r3, [pc, #652]	; (801756c <_strtod_l+0x964>)
 80172de:	f108 38ff 	add.w	r8, r8, #4294967295
 80172e2:	4598      	cmp	r8, r3
 80172e4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80172e8:	f280 80cc 	bge.w	8017484 <_strtod_l+0x87c>
 80172ec:	eba3 0308 	sub.w	r3, r3, r8
 80172f0:	2b1f      	cmp	r3, #31
 80172f2:	eba2 0203 	sub.w	r2, r2, r3
 80172f6:	f04f 0101 	mov.w	r1, #1
 80172fa:	f300 80b6 	bgt.w	801746a <_strtod_l+0x862>
 80172fe:	fa01 f303 	lsl.w	r3, r1, r3
 8017302:	9311      	str	r3, [sp, #68]	; 0x44
 8017304:	2300      	movs	r3, #0
 8017306:	930c      	str	r3, [sp, #48]	; 0x30
 8017308:	eb09 0802 	add.w	r8, r9, r2
 801730c:	9b04      	ldr	r3, [sp, #16]
 801730e:	45c1      	cmp	r9, r8
 8017310:	4417      	add	r7, r2
 8017312:	441f      	add	r7, r3
 8017314:	464b      	mov	r3, r9
 8017316:	bfa8      	it	ge
 8017318:	4643      	movge	r3, r8
 801731a:	42bb      	cmp	r3, r7
 801731c:	bfa8      	it	ge
 801731e:	463b      	movge	r3, r7
 8017320:	2b00      	cmp	r3, #0
 8017322:	bfc2      	ittt	gt
 8017324:	eba8 0803 	subgt.w	r8, r8, r3
 8017328:	1aff      	subgt	r7, r7, r3
 801732a:	eba9 0903 	subgt.w	r9, r9, r3
 801732e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017330:	2b00      	cmp	r3, #0
 8017332:	dd17      	ble.n	8017364 <_strtod_l+0x75c>
 8017334:	4631      	mov	r1, r6
 8017336:	461a      	mov	r2, r3
 8017338:	4620      	mov	r0, r4
 801733a:	f001 ff09 	bl	8019150 <__pow5mult>
 801733e:	4606      	mov	r6, r0
 8017340:	2800      	cmp	r0, #0
 8017342:	f43f aead 	beq.w	80170a0 <_strtod_l+0x498>
 8017346:	4601      	mov	r1, r0
 8017348:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801734a:	4620      	mov	r0, r4
 801734c:	f001 fe5a 	bl	8019004 <__multiply>
 8017350:	900f      	str	r0, [sp, #60]	; 0x3c
 8017352:	2800      	cmp	r0, #0
 8017354:	f43f aea4 	beq.w	80170a0 <_strtod_l+0x498>
 8017358:	991e      	ldr	r1, [sp, #120]	; 0x78
 801735a:	4620      	mov	r0, r4
 801735c:	f001 fd36 	bl	8018dcc <_Bfree>
 8017360:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017362:	931e      	str	r3, [sp, #120]	; 0x78
 8017364:	f1b8 0f00 	cmp.w	r8, #0
 8017368:	f300 8091 	bgt.w	801748e <_strtod_l+0x886>
 801736c:	9b08      	ldr	r3, [sp, #32]
 801736e:	2b00      	cmp	r3, #0
 8017370:	dd08      	ble.n	8017384 <_strtod_l+0x77c>
 8017372:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8017374:	9907      	ldr	r1, [sp, #28]
 8017376:	4620      	mov	r0, r4
 8017378:	f001 feea 	bl	8019150 <__pow5mult>
 801737c:	9007      	str	r0, [sp, #28]
 801737e:	2800      	cmp	r0, #0
 8017380:	f43f ae8e 	beq.w	80170a0 <_strtod_l+0x498>
 8017384:	2f00      	cmp	r7, #0
 8017386:	dd08      	ble.n	801739a <_strtod_l+0x792>
 8017388:	9907      	ldr	r1, [sp, #28]
 801738a:	463a      	mov	r2, r7
 801738c:	4620      	mov	r0, r4
 801738e:	f001 ff39 	bl	8019204 <__lshift>
 8017392:	9007      	str	r0, [sp, #28]
 8017394:	2800      	cmp	r0, #0
 8017396:	f43f ae83 	beq.w	80170a0 <_strtod_l+0x498>
 801739a:	f1b9 0f00 	cmp.w	r9, #0
 801739e:	dd08      	ble.n	80173b2 <_strtod_l+0x7aa>
 80173a0:	4631      	mov	r1, r6
 80173a2:	464a      	mov	r2, r9
 80173a4:	4620      	mov	r0, r4
 80173a6:	f001 ff2d 	bl	8019204 <__lshift>
 80173aa:	4606      	mov	r6, r0
 80173ac:	2800      	cmp	r0, #0
 80173ae:	f43f ae77 	beq.w	80170a0 <_strtod_l+0x498>
 80173b2:	9a07      	ldr	r2, [sp, #28]
 80173b4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80173b6:	4620      	mov	r0, r4
 80173b8:	f001 ffac 	bl	8019314 <__mdiff>
 80173bc:	4605      	mov	r5, r0
 80173be:	2800      	cmp	r0, #0
 80173c0:	f43f ae6e 	beq.w	80170a0 <_strtod_l+0x498>
 80173c4:	68c3      	ldr	r3, [r0, #12]
 80173c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80173c8:	2300      	movs	r3, #0
 80173ca:	60c3      	str	r3, [r0, #12]
 80173cc:	4631      	mov	r1, r6
 80173ce:	f001 ff85 	bl	80192dc <__mcmp>
 80173d2:	2800      	cmp	r0, #0
 80173d4:	da65      	bge.n	80174a2 <_strtod_l+0x89a>
 80173d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80173d8:	ea53 030a 	orrs.w	r3, r3, sl
 80173dc:	f040 8087 	bne.w	80174ee <_strtod_l+0x8e6>
 80173e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	f040 8082 	bne.w	80174ee <_strtod_l+0x8e6>
 80173ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80173ee:	0d1b      	lsrs	r3, r3, #20
 80173f0:	051b      	lsls	r3, r3, #20
 80173f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80173f6:	d97a      	bls.n	80174ee <_strtod_l+0x8e6>
 80173f8:	696b      	ldr	r3, [r5, #20]
 80173fa:	b913      	cbnz	r3, 8017402 <_strtod_l+0x7fa>
 80173fc:	692b      	ldr	r3, [r5, #16]
 80173fe:	2b01      	cmp	r3, #1
 8017400:	dd75      	ble.n	80174ee <_strtod_l+0x8e6>
 8017402:	4629      	mov	r1, r5
 8017404:	2201      	movs	r2, #1
 8017406:	4620      	mov	r0, r4
 8017408:	f001 fefc 	bl	8019204 <__lshift>
 801740c:	4631      	mov	r1, r6
 801740e:	4605      	mov	r5, r0
 8017410:	f001 ff64 	bl	80192dc <__mcmp>
 8017414:	2800      	cmp	r0, #0
 8017416:	dd6a      	ble.n	80174ee <_strtod_l+0x8e6>
 8017418:	9904      	ldr	r1, [sp, #16]
 801741a:	4a55      	ldr	r2, [pc, #340]	; (8017570 <_strtod_l+0x968>)
 801741c:	465b      	mov	r3, fp
 801741e:	2900      	cmp	r1, #0
 8017420:	f000 8085 	beq.w	801752e <_strtod_l+0x926>
 8017424:	ea02 010b 	and.w	r1, r2, fp
 8017428:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801742c:	dc7f      	bgt.n	801752e <_strtod_l+0x926>
 801742e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8017432:	f77f aeaa 	ble.w	801718a <_strtod_l+0x582>
 8017436:	4a4f      	ldr	r2, [pc, #316]	; (8017574 <_strtod_l+0x96c>)
 8017438:	2300      	movs	r3, #0
 801743a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801743e:	4650      	mov	r0, sl
 8017440:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8017444:	4659      	mov	r1, fp
 8017446:	f7e9 f8d7 	bl	80005f8 <__aeabi_dmul>
 801744a:	460b      	mov	r3, r1
 801744c:	4303      	orrs	r3, r0
 801744e:	bf08      	it	eq
 8017450:	2322      	moveq	r3, #34	; 0x22
 8017452:	4682      	mov	sl, r0
 8017454:	468b      	mov	fp, r1
 8017456:	bf08      	it	eq
 8017458:	6023      	streq	r3, [r4, #0]
 801745a:	e62b      	b.n	80170b4 <_strtod_l+0x4ac>
 801745c:	f04f 32ff 	mov.w	r2, #4294967295
 8017460:	fa02 f303 	lsl.w	r3, r2, r3
 8017464:	ea03 0a0a 	and.w	sl, r3, sl
 8017468:	e6de      	b.n	8017228 <_strtod_l+0x620>
 801746a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801746e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8017472:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8017476:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801747a:	fa01 f308 	lsl.w	r3, r1, r8
 801747e:	930c      	str	r3, [sp, #48]	; 0x30
 8017480:	9111      	str	r1, [sp, #68]	; 0x44
 8017482:	e741      	b.n	8017308 <_strtod_l+0x700>
 8017484:	2300      	movs	r3, #0
 8017486:	930c      	str	r3, [sp, #48]	; 0x30
 8017488:	2301      	movs	r3, #1
 801748a:	9311      	str	r3, [sp, #68]	; 0x44
 801748c:	e73c      	b.n	8017308 <_strtod_l+0x700>
 801748e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017490:	4642      	mov	r2, r8
 8017492:	4620      	mov	r0, r4
 8017494:	f001 feb6 	bl	8019204 <__lshift>
 8017498:	901e      	str	r0, [sp, #120]	; 0x78
 801749a:	2800      	cmp	r0, #0
 801749c:	f47f af66 	bne.w	801736c <_strtod_l+0x764>
 80174a0:	e5fe      	b.n	80170a0 <_strtod_l+0x498>
 80174a2:	465f      	mov	r7, fp
 80174a4:	d16e      	bne.n	8017584 <_strtod_l+0x97c>
 80174a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80174a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80174ac:	b342      	cbz	r2, 8017500 <_strtod_l+0x8f8>
 80174ae:	4a32      	ldr	r2, [pc, #200]	; (8017578 <_strtod_l+0x970>)
 80174b0:	4293      	cmp	r3, r2
 80174b2:	d128      	bne.n	8017506 <_strtod_l+0x8fe>
 80174b4:	9b04      	ldr	r3, [sp, #16]
 80174b6:	4650      	mov	r0, sl
 80174b8:	b1eb      	cbz	r3, 80174f6 <_strtod_l+0x8ee>
 80174ba:	4a2d      	ldr	r2, [pc, #180]	; (8017570 <_strtod_l+0x968>)
 80174bc:	403a      	ands	r2, r7
 80174be:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80174c2:	f04f 31ff 	mov.w	r1, #4294967295
 80174c6:	d819      	bhi.n	80174fc <_strtod_l+0x8f4>
 80174c8:	0d12      	lsrs	r2, r2, #20
 80174ca:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80174ce:	fa01 f303 	lsl.w	r3, r1, r3
 80174d2:	4298      	cmp	r0, r3
 80174d4:	d117      	bne.n	8017506 <_strtod_l+0x8fe>
 80174d6:	4b29      	ldr	r3, [pc, #164]	; (801757c <_strtod_l+0x974>)
 80174d8:	429f      	cmp	r7, r3
 80174da:	d102      	bne.n	80174e2 <_strtod_l+0x8da>
 80174dc:	3001      	adds	r0, #1
 80174de:	f43f addf 	beq.w	80170a0 <_strtod_l+0x498>
 80174e2:	4b23      	ldr	r3, [pc, #140]	; (8017570 <_strtod_l+0x968>)
 80174e4:	403b      	ands	r3, r7
 80174e6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80174ea:	f04f 0a00 	mov.w	sl, #0
 80174ee:	9b04      	ldr	r3, [sp, #16]
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d1a0      	bne.n	8017436 <_strtod_l+0x82e>
 80174f4:	e5de      	b.n	80170b4 <_strtod_l+0x4ac>
 80174f6:	f04f 33ff 	mov.w	r3, #4294967295
 80174fa:	e7ea      	b.n	80174d2 <_strtod_l+0x8ca>
 80174fc:	460b      	mov	r3, r1
 80174fe:	e7e8      	b.n	80174d2 <_strtod_l+0x8ca>
 8017500:	ea53 030a 	orrs.w	r3, r3, sl
 8017504:	d088      	beq.n	8017418 <_strtod_l+0x810>
 8017506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017508:	b1db      	cbz	r3, 8017542 <_strtod_l+0x93a>
 801750a:	423b      	tst	r3, r7
 801750c:	d0ef      	beq.n	80174ee <_strtod_l+0x8e6>
 801750e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017510:	9a04      	ldr	r2, [sp, #16]
 8017512:	4650      	mov	r0, sl
 8017514:	4659      	mov	r1, fp
 8017516:	b1c3      	cbz	r3, 801754a <_strtod_l+0x942>
 8017518:	f7ff fb58 	bl	8016bcc <sulp>
 801751c:	4602      	mov	r2, r0
 801751e:	460b      	mov	r3, r1
 8017520:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017524:	f7e8 feb2 	bl	800028c <__adddf3>
 8017528:	4682      	mov	sl, r0
 801752a:	468b      	mov	fp, r1
 801752c:	e7df      	b.n	80174ee <_strtod_l+0x8e6>
 801752e:	4013      	ands	r3, r2
 8017530:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8017534:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8017538:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801753c:	f04f 3aff 	mov.w	sl, #4294967295
 8017540:	e7d5      	b.n	80174ee <_strtod_l+0x8e6>
 8017542:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017544:	ea13 0f0a 	tst.w	r3, sl
 8017548:	e7e0      	b.n	801750c <_strtod_l+0x904>
 801754a:	f7ff fb3f 	bl	8016bcc <sulp>
 801754e:	4602      	mov	r2, r0
 8017550:	460b      	mov	r3, r1
 8017552:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017556:	f7e8 fe97 	bl	8000288 <__aeabi_dsub>
 801755a:	2200      	movs	r2, #0
 801755c:	2300      	movs	r3, #0
 801755e:	4682      	mov	sl, r0
 8017560:	468b      	mov	fp, r1
 8017562:	f7e9 fab1 	bl	8000ac8 <__aeabi_dcmpeq>
 8017566:	2800      	cmp	r0, #0
 8017568:	d0c1      	beq.n	80174ee <_strtod_l+0x8e6>
 801756a:	e60e      	b.n	801718a <_strtod_l+0x582>
 801756c:	fffffc02 	.word	0xfffffc02
 8017570:	7ff00000 	.word	0x7ff00000
 8017574:	39500000 	.word	0x39500000
 8017578:	000fffff 	.word	0x000fffff
 801757c:	7fefffff 	.word	0x7fefffff
 8017580:	0801c1f8 	.word	0x0801c1f8
 8017584:	4631      	mov	r1, r6
 8017586:	4628      	mov	r0, r5
 8017588:	f002 f824 	bl	80195d4 <__ratio>
 801758c:	ec59 8b10 	vmov	r8, r9, d0
 8017590:	ee10 0a10 	vmov	r0, s0
 8017594:	2200      	movs	r2, #0
 8017596:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801759a:	4649      	mov	r1, r9
 801759c:	f7e9 faa8 	bl	8000af0 <__aeabi_dcmple>
 80175a0:	2800      	cmp	r0, #0
 80175a2:	d07c      	beq.n	801769e <_strtod_l+0xa96>
 80175a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80175a6:	2b00      	cmp	r3, #0
 80175a8:	d04c      	beq.n	8017644 <_strtod_l+0xa3c>
 80175aa:	4b95      	ldr	r3, [pc, #596]	; (8017800 <_strtod_l+0xbf8>)
 80175ac:	2200      	movs	r2, #0
 80175ae:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80175b2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8017800 <_strtod_l+0xbf8>
 80175b6:	f04f 0800 	mov.w	r8, #0
 80175ba:	4b92      	ldr	r3, [pc, #584]	; (8017804 <_strtod_l+0xbfc>)
 80175bc:	403b      	ands	r3, r7
 80175be:	9311      	str	r3, [sp, #68]	; 0x44
 80175c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80175c2:	4b91      	ldr	r3, [pc, #580]	; (8017808 <_strtod_l+0xc00>)
 80175c4:	429a      	cmp	r2, r3
 80175c6:	f040 80b2 	bne.w	801772e <_strtod_l+0xb26>
 80175ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80175ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80175d2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80175d6:	ec4b ab10 	vmov	d0, sl, fp
 80175da:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80175de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80175e2:	f001 ff1f 	bl	8019424 <__ulp>
 80175e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80175ea:	ec53 2b10 	vmov	r2, r3, d0
 80175ee:	f7e9 f803 	bl	80005f8 <__aeabi_dmul>
 80175f2:	4652      	mov	r2, sl
 80175f4:	465b      	mov	r3, fp
 80175f6:	f7e8 fe49 	bl	800028c <__adddf3>
 80175fa:	460b      	mov	r3, r1
 80175fc:	4981      	ldr	r1, [pc, #516]	; (8017804 <_strtod_l+0xbfc>)
 80175fe:	4a83      	ldr	r2, [pc, #524]	; (801780c <_strtod_l+0xc04>)
 8017600:	4019      	ands	r1, r3
 8017602:	4291      	cmp	r1, r2
 8017604:	4682      	mov	sl, r0
 8017606:	d95e      	bls.n	80176c6 <_strtod_l+0xabe>
 8017608:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801760a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801760e:	4293      	cmp	r3, r2
 8017610:	d103      	bne.n	801761a <_strtod_l+0xa12>
 8017612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017614:	3301      	adds	r3, #1
 8017616:	f43f ad43 	beq.w	80170a0 <_strtod_l+0x498>
 801761a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8017818 <_strtod_l+0xc10>
 801761e:	f04f 3aff 	mov.w	sl, #4294967295
 8017622:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017624:	4620      	mov	r0, r4
 8017626:	f001 fbd1 	bl	8018dcc <_Bfree>
 801762a:	9907      	ldr	r1, [sp, #28]
 801762c:	4620      	mov	r0, r4
 801762e:	f001 fbcd 	bl	8018dcc <_Bfree>
 8017632:	4631      	mov	r1, r6
 8017634:	4620      	mov	r0, r4
 8017636:	f001 fbc9 	bl	8018dcc <_Bfree>
 801763a:	4629      	mov	r1, r5
 801763c:	4620      	mov	r0, r4
 801763e:	f001 fbc5 	bl	8018dcc <_Bfree>
 8017642:	e613      	b.n	801726c <_strtod_l+0x664>
 8017644:	f1ba 0f00 	cmp.w	sl, #0
 8017648:	d11b      	bne.n	8017682 <_strtod_l+0xa7a>
 801764a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801764e:	b9f3      	cbnz	r3, 801768e <_strtod_l+0xa86>
 8017650:	4b6b      	ldr	r3, [pc, #428]	; (8017800 <_strtod_l+0xbf8>)
 8017652:	2200      	movs	r2, #0
 8017654:	4640      	mov	r0, r8
 8017656:	4649      	mov	r1, r9
 8017658:	f7e9 fa40 	bl	8000adc <__aeabi_dcmplt>
 801765c:	b9d0      	cbnz	r0, 8017694 <_strtod_l+0xa8c>
 801765e:	4640      	mov	r0, r8
 8017660:	4649      	mov	r1, r9
 8017662:	4b6b      	ldr	r3, [pc, #428]	; (8017810 <_strtod_l+0xc08>)
 8017664:	2200      	movs	r2, #0
 8017666:	f7e8 ffc7 	bl	80005f8 <__aeabi_dmul>
 801766a:	4680      	mov	r8, r0
 801766c:	4689      	mov	r9, r1
 801766e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8017672:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8017676:	931b      	str	r3, [sp, #108]	; 0x6c
 8017678:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801767c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8017680:	e79b      	b.n	80175ba <_strtod_l+0x9b2>
 8017682:	f1ba 0f01 	cmp.w	sl, #1
 8017686:	d102      	bne.n	801768e <_strtod_l+0xa86>
 8017688:	2f00      	cmp	r7, #0
 801768a:	f43f ad7e 	beq.w	801718a <_strtod_l+0x582>
 801768e:	4b61      	ldr	r3, [pc, #388]	; (8017814 <_strtod_l+0xc0c>)
 8017690:	2200      	movs	r2, #0
 8017692:	e78c      	b.n	80175ae <_strtod_l+0x9a6>
 8017694:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8017810 <_strtod_l+0xc08>
 8017698:	f04f 0800 	mov.w	r8, #0
 801769c:	e7e7      	b.n	801766e <_strtod_l+0xa66>
 801769e:	4b5c      	ldr	r3, [pc, #368]	; (8017810 <_strtod_l+0xc08>)
 80176a0:	4640      	mov	r0, r8
 80176a2:	4649      	mov	r1, r9
 80176a4:	2200      	movs	r2, #0
 80176a6:	f7e8 ffa7 	bl	80005f8 <__aeabi_dmul>
 80176aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80176ac:	4680      	mov	r8, r0
 80176ae:	4689      	mov	r9, r1
 80176b0:	b933      	cbnz	r3, 80176c0 <_strtod_l+0xab8>
 80176b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80176b6:	9012      	str	r0, [sp, #72]	; 0x48
 80176b8:	9313      	str	r3, [sp, #76]	; 0x4c
 80176ba:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80176be:	e7dd      	b.n	801767c <_strtod_l+0xa74>
 80176c0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80176c4:	e7f9      	b.n	80176ba <_strtod_l+0xab2>
 80176c6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80176ca:	9b04      	ldr	r3, [sp, #16]
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d1a8      	bne.n	8017622 <_strtod_l+0xa1a>
 80176d0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80176d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80176d6:	0d1b      	lsrs	r3, r3, #20
 80176d8:	051b      	lsls	r3, r3, #20
 80176da:	429a      	cmp	r2, r3
 80176dc:	d1a1      	bne.n	8017622 <_strtod_l+0xa1a>
 80176de:	4640      	mov	r0, r8
 80176e0:	4649      	mov	r1, r9
 80176e2:	f7e9 fae9 	bl	8000cb8 <__aeabi_d2lz>
 80176e6:	f7e8 ff59 	bl	800059c <__aeabi_l2d>
 80176ea:	4602      	mov	r2, r0
 80176ec:	460b      	mov	r3, r1
 80176ee:	4640      	mov	r0, r8
 80176f0:	4649      	mov	r1, r9
 80176f2:	f7e8 fdc9 	bl	8000288 <__aeabi_dsub>
 80176f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80176f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80176fc:	ea43 030a 	orr.w	r3, r3, sl
 8017700:	4313      	orrs	r3, r2
 8017702:	4680      	mov	r8, r0
 8017704:	4689      	mov	r9, r1
 8017706:	d053      	beq.n	80177b0 <_strtod_l+0xba8>
 8017708:	a335      	add	r3, pc, #212	; (adr r3, 80177e0 <_strtod_l+0xbd8>)
 801770a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801770e:	f7e9 f9e5 	bl	8000adc <__aeabi_dcmplt>
 8017712:	2800      	cmp	r0, #0
 8017714:	f47f acce 	bne.w	80170b4 <_strtod_l+0x4ac>
 8017718:	a333      	add	r3, pc, #204	; (adr r3, 80177e8 <_strtod_l+0xbe0>)
 801771a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801771e:	4640      	mov	r0, r8
 8017720:	4649      	mov	r1, r9
 8017722:	f7e9 f9f9 	bl	8000b18 <__aeabi_dcmpgt>
 8017726:	2800      	cmp	r0, #0
 8017728:	f43f af7b 	beq.w	8017622 <_strtod_l+0xa1a>
 801772c:	e4c2      	b.n	80170b4 <_strtod_l+0x4ac>
 801772e:	9b04      	ldr	r3, [sp, #16]
 8017730:	b333      	cbz	r3, 8017780 <_strtod_l+0xb78>
 8017732:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017734:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8017738:	d822      	bhi.n	8017780 <_strtod_l+0xb78>
 801773a:	a32d      	add	r3, pc, #180	; (adr r3, 80177f0 <_strtod_l+0xbe8>)
 801773c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017740:	4640      	mov	r0, r8
 8017742:	4649      	mov	r1, r9
 8017744:	f7e9 f9d4 	bl	8000af0 <__aeabi_dcmple>
 8017748:	b1a0      	cbz	r0, 8017774 <_strtod_l+0xb6c>
 801774a:	4649      	mov	r1, r9
 801774c:	4640      	mov	r0, r8
 801774e:	f7e9 fa2b 	bl	8000ba8 <__aeabi_d2uiz>
 8017752:	2801      	cmp	r0, #1
 8017754:	bf38      	it	cc
 8017756:	2001      	movcc	r0, #1
 8017758:	f7e8 fed4 	bl	8000504 <__aeabi_ui2d>
 801775c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801775e:	4680      	mov	r8, r0
 8017760:	4689      	mov	r9, r1
 8017762:	bb13      	cbnz	r3, 80177aa <_strtod_l+0xba2>
 8017764:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017768:	9014      	str	r0, [sp, #80]	; 0x50
 801776a:	9315      	str	r3, [sp, #84]	; 0x54
 801776c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8017770:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8017774:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017776:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8017778:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801777c:	1a9b      	subs	r3, r3, r2
 801777e:	930d      	str	r3, [sp, #52]	; 0x34
 8017780:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017784:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8017788:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801778c:	f001 fe4a 	bl	8019424 <__ulp>
 8017790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017794:	ec53 2b10 	vmov	r2, r3, d0
 8017798:	f7e8 ff2e 	bl	80005f8 <__aeabi_dmul>
 801779c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80177a0:	f7e8 fd74 	bl	800028c <__adddf3>
 80177a4:	4682      	mov	sl, r0
 80177a6:	468b      	mov	fp, r1
 80177a8:	e78f      	b.n	80176ca <_strtod_l+0xac2>
 80177aa:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80177ae:	e7dd      	b.n	801776c <_strtod_l+0xb64>
 80177b0:	a311      	add	r3, pc, #68	; (adr r3, 80177f8 <_strtod_l+0xbf0>)
 80177b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177b6:	f7e9 f991 	bl	8000adc <__aeabi_dcmplt>
 80177ba:	e7b4      	b.n	8017726 <_strtod_l+0xb1e>
 80177bc:	2300      	movs	r3, #0
 80177be:	930e      	str	r3, [sp, #56]	; 0x38
 80177c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80177c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80177c4:	6013      	str	r3, [r2, #0]
 80177c6:	f7ff ba65 	b.w	8016c94 <_strtod_l+0x8c>
 80177ca:	2b65      	cmp	r3, #101	; 0x65
 80177cc:	f43f ab5d 	beq.w	8016e8a <_strtod_l+0x282>
 80177d0:	2b45      	cmp	r3, #69	; 0x45
 80177d2:	f43f ab5a 	beq.w	8016e8a <_strtod_l+0x282>
 80177d6:	2201      	movs	r2, #1
 80177d8:	f7ff bb92 	b.w	8016f00 <_strtod_l+0x2f8>
 80177dc:	f3af 8000 	nop.w
 80177e0:	94a03595 	.word	0x94a03595
 80177e4:	3fdfffff 	.word	0x3fdfffff
 80177e8:	35afe535 	.word	0x35afe535
 80177ec:	3fe00000 	.word	0x3fe00000
 80177f0:	ffc00000 	.word	0xffc00000
 80177f4:	41dfffff 	.word	0x41dfffff
 80177f8:	94a03595 	.word	0x94a03595
 80177fc:	3fcfffff 	.word	0x3fcfffff
 8017800:	3ff00000 	.word	0x3ff00000
 8017804:	7ff00000 	.word	0x7ff00000
 8017808:	7fe00000 	.word	0x7fe00000
 801780c:	7c9fffff 	.word	0x7c9fffff
 8017810:	3fe00000 	.word	0x3fe00000
 8017814:	bff00000 	.word	0xbff00000
 8017818:	7fefffff 	.word	0x7fefffff

0801781c <_strtod_r>:
 801781c:	4b01      	ldr	r3, [pc, #4]	; (8017824 <_strtod_r+0x8>)
 801781e:	f7ff b9f3 	b.w	8016c08 <_strtod_l>
 8017822:	bf00      	nop
 8017824:	20000a10 	.word	0x20000a10

08017828 <_strtol_l.isra.0>:
 8017828:	2b01      	cmp	r3, #1
 801782a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801782e:	d001      	beq.n	8017834 <_strtol_l.isra.0+0xc>
 8017830:	2b24      	cmp	r3, #36	; 0x24
 8017832:	d906      	bls.n	8017842 <_strtol_l.isra.0+0x1a>
 8017834:	f7fe f9c2 	bl	8015bbc <__errno>
 8017838:	2316      	movs	r3, #22
 801783a:	6003      	str	r3, [r0, #0]
 801783c:	2000      	movs	r0, #0
 801783e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017842:	4f3a      	ldr	r7, [pc, #232]	; (801792c <_strtol_l.isra.0+0x104>)
 8017844:	468e      	mov	lr, r1
 8017846:	4676      	mov	r6, lr
 8017848:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801784c:	5de5      	ldrb	r5, [r4, r7]
 801784e:	f015 0508 	ands.w	r5, r5, #8
 8017852:	d1f8      	bne.n	8017846 <_strtol_l.isra.0+0x1e>
 8017854:	2c2d      	cmp	r4, #45	; 0x2d
 8017856:	d134      	bne.n	80178c2 <_strtol_l.isra.0+0x9a>
 8017858:	f89e 4000 	ldrb.w	r4, [lr]
 801785c:	f04f 0801 	mov.w	r8, #1
 8017860:	f106 0e02 	add.w	lr, r6, #2
 8017864:	2b00      	cmp	r3, #0
 8017866:	d05c      	beq.n	8017922 <_strtol_l.isra.0+0xfa>
 8017868:	2b10      	cmp	r3, #16
 801786a:	d10c      	bne.n	8017886 <_strtol_l.isra.0+0x5e>
 801786c:	2c30      	cmp	r4, #48	; 0x30
 801786e:	d10a      	bne.n	8017886 <_strtol_l.isra.0+0x5e>
 8017870:	f89e 4000 	ldrb.w	r4, [lr]
 8017874:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8017878:	2c58      	cmp	r4, #88	; 0x58
 801787a:	d14d      	bne.n	8017918 <_strtol_l.isra.0+0xf0>
 801787c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8017880:	2310      	movs	r3, #16
 8017882:	f10e 0e02 	add.w	lr, lr, #2
 8017886:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801788a:	f10c 3cff 	add.w	ip, ip, #4294967295
 801788e:	2600      	movs	r6, #0
 8017890:	fbbc f9f3 	udiv	r9, ip, r3
 8017894:	4635      	mov	r5, r6
 8017896:	fb03 ca19 	mls	sl, r3, r9, ip
 801789a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801789e:	2f09      	cmp	r7, #9
 80178a0:	d818      	bhi.n	80178d4 <_strtol_l.isra.0+0xac>
 80178a2:	463c      	mov	r4, r7
 80178a4:	42a3      	cmp	r3, r4
 80178a6:	dd24      	ble.n	80178f2 <_strtol_l.isra.0+0xca>
 80178a8:	2e00      	cmp	r6, #0
 80178aa:	db1f      	blt.n	80178ec <_strtol_l.isra.0+0xc4>
 80178ac:	45a9      	cmp	r9, r5
 80178ae:	d31d      	bcc.n	80178ec <_strtol_l.isra.0+0xc4>
 80178b0:	d101      	bne.n	80178b6 <_strtol_l.isra.0+0x8e>
 80178b2:	45a2      	cmp	sl, r4
 80178b4:	db1a      	blt.n	80178ec <_strtol_l.isra.0+0xc4>
 80178b6:	fb05 4503 	mla	r5, r5, r3, r4
 80178ba:	2601      	movs	r6, #1
 80178bc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80178c0:	e7eb      	b.n	801789a <_strtol_l.isra.0+0x72>
 80178c2:	2c2b      	cmp	r4, #43	; 0x2b
 80178c4:	bf08      	it	eq
 80178c6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80178ca:	46a8      	mov	r8, r5
 80178cc:	bf08      	it	eq
 80178ce:	f106 0e02 	addeq.w	lr, r6, #2
 80178d2:	e7c7      	b.n	8017864 <_strtol_l.isra.0+0x3c>
 80178d4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80178d8:	2f19      	cmp	r7, #25
 80178da:	d801      	bhi.n	80178e0 <_strtol_l.isra.0+0xb8>
 80178dc:	3c37      	subs	r4, #55	; 0x37
 80178de:	e7e1      	b.n	80178a4 <_strtol_l.isra.0+0x7c>
 80178e0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80178e4:	2f19      	cmp	r7, #25
 80178e6:	d804      	bhi.n	80178f2 <_strtol_l.isra.0+0xca>
 80178e8:	3c57      	subs	r4, #87	; 0x57
 80178ea:	e7db      	b.n	80178a4 <_strtol_l.isra.0+0x7c>
 80178ec:	f04f 36ff 	mov.w	r6, #4294967295
 80178f0:	e7e4      	b.n	80178bc <_strtol_l.isra.0+0x94>
 80178f2:	2e00      	cmp	r6, #0
 80178f4:	da05      	bge.n	8017902 <_strtol_l.isra.0+0xda>
 80178f6:	2322      	movs	r3, #34	; 0x22
 80178f8:	6003      	str	r3, [r0, #0]
 80178fa:	4665      	mov	r5, ip
 80178fc:	b942      	cbnz	r2, 8017910 <_strtol_l.isra.0+0xe8>
 80178fe:	4628      	mov	r0, r5
 8017900:	e79d      	b.n	801783e <_strtol_l.isra.0+0x16>
 8017902:	f1b8 0f00 	cmp.w	r8, #0
 8017906:	d000      	beq.n	801790a <_strtol_l.isra.0+0xe2>
 8017908:	426d      	negs	r5, r5
 801790a:	2a00      	cmp	r2, #0
 801790c:	d0f7      	beq.n	80178fe <_strtol_l.isra.0+0xd6>
 801790e:	b10e      	cbz	r6, 8017914 <_strtol_l.isra.0+0xec>
 8017910:	f10e 31ff 	add.w	r1, lr, #4294967295
 8017914:	6011      	str	r1, [r2, #0]
 8017916:	e7f2      	b.n	80178fe <_strtol_l.isra.0+0xd6>
 8017918:	2430      	movs	r4, #48	; 0x30
 801791a:	2b00      	cmp	r3, #0
 801791c:	d1b3      	bne.n	8017886 <_strtol_l.isra.0+0x5e>
 801791e:	2308      	movs	r3, #8
 8017920:	e7b1      	b.n	8017886 <_strtol_l.isra.0+0x5e>
 8017922:	2c30      	cmp	r4, #48	; 0x30
 8017924:	d0a4      	beq.n	8017870 <_strtol_l.isra.0+0x48>
 8017926:	230a      	movs	r3, #10
 8017928:	e7ad      	b.n	8017886 <_strtol_l.isra.0+0x5e>
 801792a:	bf00      	nop
 801792c:	0801c221 	.word	0x0801c221

08017930 <_strtol_r>:
 8017930:	f7ff bf7a 	b.w	8017828 <_strtol_l.isra.0>

08017934 <quorem>:
 8017934:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017938:	6903      	ldr	r3, [r0, #16]
 801793a:	690c      	ldr	r4, [r1, #16]
 801793c:	42a3      	cmp	r3, r4
 801793e:	4607      	mov	r7, r0
 8017940:	f2c0 8081 	blt.w	8017a46 <quorem+0x112>
 8017944:	3c01      	subs	r4, #1
 8017946:	f101 0814 	add.w	r8, r1, #20
 801794a:	f100 0514 	add.w	r5, r0, #20
 801794e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017952:	9301      	str	r3, [sp, #4]
 8017954:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8017958:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801795c:	3301      	adds	r3, #1
 801795e:	429a      	cmp	r2, r3
 8017960:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8017964:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017968:	fbb2 f6f3 	udiv	r6, r2, r3
 801796c:	d331      	bcc.n	80179d2 <quorem+0x9e>
 801796e:	f04f 0e00 	mov.w	lr, #0
 8017972:	4640      	mov	r0, r8
 8017974:	46ac      	mov	ip, r5
 8017976:	46f2      	mov	sl, lr
 8017978:	f850 2b04 	ldr.w	r2, [r0], #4
 801797c:	b293      	uxth	r3, r2
 801797e:	fb06 e303 	mla	r3, r6, r3, lr
 8017982:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8017986:	b29b      	uxth	r3, r3
 8017988:	ebaa 0303 	sub.w	r3, sl, r3
 801798c:	0c12      	lsrs	r2, r2, #16
 801798e:	f8dc a000 	ldr.w	sl, [ip]
 8017992:	fb06 e202 	mla	r2, r6, r2, lr
 8017996:	fa13 f38a 	uxtah	r3, r3, sl
 801799a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801799e:	fa1f fa82 	uxth.w	sl, r2
 80179a2:	f8dc 2000 	ldr.w	r2, [ip]
 80179a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80179aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80179ae:	b29b      	uxth	r3, r3
 80179b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80179b4:	4581      	cmp	r9, r0
 80179b6:	f84c 3b04 	str.w	r3, [ip], #4
 80179ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80179be:	d2db      	bcs.n	8017978 <quorem+0x44>
 80179c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80179c4:	b92b      	cbnz	r3, 80179d2 <quorem+0x9e>
 80179c6:	9b01      	ldr	r3, [sp, #4]
 80179c8:	3b04      	subs	r3, #4
 80179ca:	429d      	cmp	r5, r3
 80179cc:	461a      	mov	r2, r3
 80179ce:	d32e      	bcc.n	8017a2e <quorem+0xfa>
 80179d0:	613c      	str	r4, [r7, #16]
 80179d2:	4638      	mov	r0, r7
 80179d4:	f001 fc82 	bl	80192dc <__mcmp>
 80179d8:	2800      	cmp	r0, #0
 80179da:	db24      	blt.n	8017a26 <quorem+0xf2>
 80179dc:	3601      	adds	r6, #1
 80179de:	4628      	mov	r0, r5
 80179e0:	f04f 0c00 	mov.w	ip, #0
 80179e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80179e8:	f8d0 e000 	ldr.w	lr, [r0]
 80179ec:	b293      	uxth	r3, r2
 80179ee:	ebac 0303 	sub.w	r3, ip, r3
 80179f2:	0c12      	lsrs	r2, r2, #16
 80179f4:	fa13 f38e 	uxtah	r3, r3, lr
 80179f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80179fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017a00:	b29b      	uxth	r3, r3
 8017a02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017a06:	45c1      	cmp	r9, r8
 8017a08:	f840 3b04 	str.w	r3, [r0], #4
 8017a0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017a10:	d2e8      	bcs.n	80179e4 <quorem+0xb0>
 8017a12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017a16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017a1a:	b922      	cbnz	r2, 8017a26 <quorem+0xf2>
 8017a1c:	3b04      	subs	r3, #4
 8017a1e:	429d      	cmp	r5, r3
 8017a20:	461a      	mov	r2, r3
 8017a22:	d30a      	bcc.n	8017a3a <quorem+0x106>
 8017a24:	613c      	str	r4, [r7, #16]
 8017a26:	4630      	mov	r0, r6
 8017a28:	b003      	add	sp, #12
 8017a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a2e:	6812      	ldr	r2, [r2, #0]
 8017a30:	3b04      	subs	r3, #4
 8017a32:	2a00      	cmp	r2, #0
 8017a34:	d1cc      	bne.n	80179d0 <quorem+0x9c>
 8017a36:	3c01      	subs	r4, #1
 8017a38:	e7c7      	b.n	80179ca <quorem+0x96>
 8017a3a:	6812      	ldr	r2, [r2, #0]
 8017a3c:	3b04      	subs	r3, #4
 8017a3e:	2a00      	cmp	r2, #0
 8017a40:	d1f0      	bne.n	8017a24 <quorem+0xf0>
 8017a42:	3c01      	subs	r4, #1
 8017a44:	e7eb      	b.n	8017a1e <quorem+0xea>
 8017a46:	2000      	movs	r0, #0
 8017a48:	e7ee      	b.n	8017a28 <quorem+0xf4>
 8017a4a:	0000      	movs	r0, r0
 8017a4c:	0000      	movs	r0, r0
	...

08017a50 <_dtoa_r>:
 8017a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a54:	ed2d 8b02 	vpush	{d8}
 8017a58:	ec57 6b10 	vmov	r6, r7, d0
 8017a5c:	b095      	sub	sp, #84	; 0x54
 8017a5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017a60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017a64:	9105      	str	r1, [sp, #20]
 8017a66:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8017a6a:	4604      	mov	r4, r0
 8017a6c:	9209      	str	r2, [sp, #36]	; 0x24
 8017a6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8017a70:	b975      	cbnz	r5, 8017a90 <_dtoa_r+0x40>
 8017a72:	2010      	movs	r0, #16
 8017a74:	f7fe f8cc 	bl	8015c10 <malloc>
 8017a78:	4602      	mov	r2, r0
 8017a7a:	6260      	str	r0, [r4, #36]	; 0x24
 8017a7c:	b920      	cbnz	r0, 8017a88 <_dtoa_r+0x38>
 8017a7e:	4bb2      	ldr	r3, [pc, #712]	; (8017d48 <_dtoa_r+0x2f8>)
 8017a80:	21ea      	movs	r1, #234	; 0xea
 8017a82:	48b2      	ldr	r0, [pc, #712]	; (8017d4c <_dtoa_r+0x2fc>)
 8017a84:	f001 ffa0 	bl	80199c8 <__assert_func>
 8017a88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017a8c:	6005      	str	r5, [r0, #0]
 8017a8e:	60c5      	str	r5, [r0, #12]
 8017a90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017a92:	6819      	ldr	r1, [r3, #0]
 8017a94:	b151      	cbz	r1, 8017aac <_dtoa_r+0x5c>
 8017a96:	685a      	ldr	r2, [r3, #4]
 8017a98:	604a      	str	r2, [r1, #4]
 8017a9a:	2301      	movs	r3, #1
 8017a9c:	4093      	lsls	r3, r2
 8017a9e:	608b      	str	r3, [r1, #8]
 8017aa0:	4620      	mov	r0, r4
 8017aa2:	f001 f993 	bl	8018dcc <_Bfree>
 8017aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017aa8:	2200      	movs	r2, #0
 8017aaa:	601a      	str	r2, [r3, #0]
 8017aac:	1e3b      	subs	r3, r7, #0
 8017aae:	bfb9      	ittee	lt
 8017ab0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017ab4:	9303      	strlt	r3, [sp, #12]
 8017ab6:	2300      	movge	r3, #0
 8017ab8:	f8c8 3000 	strge.w	r3, [r8]
 8017abc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8017ac0:	4ba3      	ldr	r3, [pc, #652]	; (8017d50 <_dtoa_r+0x300>)
 8017ac2:	bfbc      	itt	lt
 8017ac4:	2201      	movlt	r2, #1
 8017ac6:	f8c8 2000 	strlt.w	r2, [r8]
 8017aca:	ea33 0309 	bics.w	r3, r3, r9
 8017ace:	d11b      	bne.n	8017b08 <_dtoa_r+0xb8>
 8017ad0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017ad2:	f242 730f 	movw	r3, #9999	; 0x270f
 8017ad6:	6013      	str	r3, [r2, #0]
 8017ad8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017adc:	4333      	orrs	r3, r6
 8017ade:	f000 857a 	beq.w	80185d6 <_dtoa_r+0xb86>
 8017ae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017ae4:	b963      	cbnz	r3, 8017b00 <_dtoa_r+0xb0>
 8017ae6:	4b9b      	ldr	r3, [pc, #620]	; (8017d54 <_dtoa_r+0x304>)
 8017ae8:	e024      	b.n	8017b34 <_dtoa_r+0xe4>
 8017aea:	4b9b      	ldr	r3, [pc, #620]	; (8017d58 <_dtoa_r+0x308>)
 8017aec:	9300      	str	r3, [sp, #0]
 8017aee:	3308      	adds	r3, #8
 8017af0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017af2:	6013      	str	r3, [r2, #0]
 8017af4:	9800      	ldr	r0, [sp, #0]
 8017af6:	b015      	add	sp, #84	; 0x54
 8017af8:	ecbd 8b02 	vpop	{d8}
 8017afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b00:	4b94      	ldr	r3, [pc, #592]	; (8017d54 <_dtoa_r+0x304>)
 8017b02:	9300      	str	r3, [sp, #0]
 8017b04:	3303      	adds	r3, #3
 8017b06:	e7f3      	b.n	8017af0 <_dtoa_r+0xa0>
 8017b08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017b0c:	2200      	movs	r2, #0
 8017b0e:	ec51 0b17 	vmov	r0, r1, d7
 8017b12:	2300      	movs	r3, #0
 8017b14:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8017b18:	f7e8 ffd6 	bl	8000ac8 <__aeabi_dcmpeq>
 8017b1c:	4680      	mov	r8, r0
 8017b1e:	b158      	cbz	r0, 8017b38 <_dtoa_r+0xe8>
 8017b20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017b22:	2301      	movs	r3, #1
 8017b24:	6013      	str	r3, [r2, #0]
 8017b26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	f000 8551 	beq.w	80185d0 <_dtoa_r+0xb80>
 8017b2e:	488b      	ldr	r0, [pc, #556]	; (8017d5c <_dtoa_r+0x30c>)
 8017b30:	6018      	str	r0, [r3, #0]
 8017b32:	1e43      	subs	r3, r0, #1
 8017b34:	9300      	str	r3, [sp, #0]
 8017b36:	e7dd      	b.n	8017af4 <_dtoa_r+0xa4>
 8017b38:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8017b3c:	aa12      	add	r2, sp, #72	; 0x48
 8017b3e:	a913      	add	r1, sp, #76	; 0x4c
 8017b40:	4620      	mov	r0, r4
 8017b42:	f001 fceb 	bl	801951c <__d2b>
 8017b46:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017b4a:	4683      	mov	fp, r0
 8017b4c:	2d00      	cmp	r5, #0
 8017b4e:	d07c      	beq.n	8017c4a <_dtoa_r+0x1fa>
 8017b50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017b52:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8017b56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017b5a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8017b5e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8017b62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8017b66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017b6a:	4b7d      	ldr	r3, [pc, #500]	; (8017d60 <_dtoa_r+0x310>)
 8017b6c:	2200      	movs	r2, #0
 8017b6e:	4630      	mov	r0, r6
 8017b70:	4639      	mov	r1, r7
 8017b72:	f7e8 fb89 	bl	8000288 <__aeabi_dsub>
 8017b76:	a36e      	add	r3, pc, #440	; (adr r3, 8017d30 <_dtoa_r+0x2e0>)
 8017b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b7c:	f7e8 fd3c 	bl	80005f8 <__aeabi_dmul>
 8017b80:	a36d      	add	r3, pc, #436	; (adr r3, 8017d38 <_dtoa_r+0x2e8>)
 8017b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b86:	f7e8 fb81 	bl	800028c <__adddf3>
 8017b8a:	4606      	mov	r6, r0
 8017b8c:	4628      	mov	r0, r5
 8017b8e:	460f      	mov	r7, r1
 8017b90:	f7e8 fcc8 	bl	8000524 <__aeabi_i2d>
 8017b94:	a36a      	add	r3, pc, #424	; (adr r3, 8017d40 <_dtoa_r+0x2f0>)
 8017b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b9a:	f7e8 fd2d 	bl	80005f8 <__aeabi_dmul>
 8017b9e:	4602      	mov	r2, r0
 8017ba0:	460b      	mov	r3, r1
 8017ba2:	4630      	mov	r0, r6
 8017ba4:	4639      	mov	r1, r7
 8017ba6:	f7e8 fb71 	bl	800028c <__adddf3>
 8017baa:	4606      	mov	r6, r0
 8017bac:	460f      	mov	r7, r1
 8017bae:	f7e8 ffd3 	bl	8000b58 <__aeabi_d2iz>
 8017bb2:	2200      	movs	r2, #0
 8017bb4:	4682      	mov	sl, r0
 8017bb6:	2300      	movs	r3, #0
 8017bb8:	4630      	mov	r0, r6
 8017bba:	4639      	mov	r1, r7
 8017bbc:	f7e8 ff8e 	bl	8000adc <__aeabi_dcmplt>
 8017bc0:	b148      	cbz	r0, 8017bd6 <_dtoa_r+0x186>
 8017bc2:	4650      	mov	r0, sl
 8017bc4:	f7e8 fcae 	bl	8000524 <__aeabi_i2d>
 8017bc8:	4632      	mov	r2, r6
 8017bca:	463b      	mov	r3, r7
 8017bcc:	f7e8 ff7c 	bl	8000ac8 <__aeabi_dcmpeq>
 8017bd0:	b908      	cbnz	r0, 8017bd6 <_dtoa_r+0x186>
 8017bd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017bd6:	f1ba 0f16 	cmp.w	sl, #22
 8017bda:	d854      	bhi.n	8017c86 <_dtoa_r+0x236>
 8017bdc:	4b61      	ldr	r3, [pc, #388]	; (8017d64 <_dtoa_r+0x314>)
 8017bde:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017be6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017bea:	f7e8 ff77 	bl	8000adc <__aeabi_dcmplt>
 8017bee:	2800      	cmp	r0, #0
 8017bf0:	d04b      	beq.n	8017c8a <_dtoa_r+0x23a>
 8017bf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017bf6:	2300      	movs	r3, #0
 8017bf8:	930e      	str	r3, [sp, #56]	; 0x38
 8017bfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8017bfc:	1b5d      	subs	r5, r3, r5
 8017bfe:	1e6b      	subs	r3, r5, #1
 8017c00:	9304      	str	r3, [sp, #16]
 8017c02:	bf43      	ittte	mi
 8017c04:	2300      	movmi	r3, #0
 8017c06:	f1c5 0801 	rsbmi	r8, r5, #1
 8017c0a:	9304      	strmi	r3, [sp, #16]
 8017c0c:	f04f 0800 	movpl.w	r8, #0
 8017c10:	f1ba 0f00 	cmp.w	sl, #0
 8017c14:	db3b      	blt.n	8017c8e <_dtoa_r+0x23e>
 8017c16:	9b04      	ldr	r3, [sp, #16]
 8017c18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8017c1c:	4453      	add	r3, sl
 8017c1e:	9304      	str	r3, [sp, #16]
 8017c20:	2300      	movs	r3, #0
 8017c22:	9306      	str	r3, [sp, #24]
 8017c24:	9b05      	ldr	r3, [sp, #20]
 8017c26:	2b09      	cmp	r3, #9
 8017c28:	d869      	bhi.n	8017cfe <_dtoa_r+0x2ae>
 8017c2a:	2b05      	cmp	r3, #5
 8017c2c:	bfc4      	itt	gt
 8017c2e:	3b04      	subgt	r3, #4
 8017c30:	9305      	strgt	r3, [sp, #20]
 8017c32:	9b05      	ldr	r3, [sp, #20]
 8017c34:	f1a3 0302 	sub.w	r3, r3, #2
 8017c38:	bfcc      	ite	gt
 8017c3a:	2500      	movgt	r5, #0
 8017c3c:	2501      	movle	r5, #1
 8017c3e:	2b03      	cmp	r3, #3
 8017c40:	d869      	bhi.n	8017d16 <_dtoa_r+0x2c6>
 8017c42:	e8df f003 	tbb	[pc, r3]
 8017c46:	4e2c      	.short	0x4e2c
 8017c48:	5a4c      	.short	0x5a4c
 8017c4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8017c4e:	441d      	add	r5, r3
 8017c50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8017c54:	2b20      	cmp	r3, #32
 8017c56:	bfc1      	itttt	gt
 8017c58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8017c5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8017c60:	fa09 f303 	lslgt.w	r3, r9, r3
 8017c64:	fa26 f000 	lsrgt.w	r0, r6, r0
 8017c68:	bfda      	itte	le
 8017c6a:	f1c3 0320 	rsble	r3, r3, #32
 8017c6e:	fa06 f003 	lslle.w	r0, r6, r3
 8017c72:	4318      	orrgt	r0, r3
 8017c74:	f7e8 fc46 	bl	8000504 <__aeabi_ui2d>
 8017c78:	2301      	movs	r3, #1
 8017c7a:	4606      	mov	r6, r0
 8017c7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8017c80:	3d01      	subs	r5, #1
 8017c82:	9310      	str	r3, [sp, #64]	; 0x40
 8017c84:	e771      	b.n	8017b6a <_dtoa_r+0x11a>
 8017c86:	2301      	movs	r3, #1
 8017c88:	e7b6      	b.n	8017bf8 <_dtoa_r+0x1a8>
 8017c8a:	900e      	str	r0, [sp, #56]	; 0x38
 8017c8c:	e7b5      	b.n	8017bfa <_dtoa_r+0x1aa>
 8017c8e:	f1ca 0300 	rsb	r3, sl, #0
 8017c92:	9306      	str	r3, [sp, #24]
 8017c94:	2300      	movs	r3, #0
 8017c96:	eba8 080a 	sub.w	r8, r8, sl
 8017c9a:	930d      	str	r3, [sp, #52]	; 0x34
 8017c9c:	e7c2      	b.n	8017c24 <_dtoa_r+0x1d4>
 8017c9e:	2300      	movs	r3, #0
 8017ca0:	9308      	str	r3, [sp, #32]
 8017ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017ca4:	2b00      	cmp	r3, #0
 8017ca6:	dc39      	bgt.n	8017d1c <_dtoa_r+0x2cc>
 8017ca8:	f04f 0901 	mov.w	r9, #1
 8017cac:	f8cd 9004 	str.w	r9, [sp, #4]
 8017cb0:	464b      	mov	r3, r9
 8017cb2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8017cb6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8017cb8:	2200      	movs	r2, #0
 8017cba:	6042      	str	r2, [r0, #4]
 8017cbc:	2204      	movs	r2, #4
 8017cbe:	f102 0614 	add.w	r6, r2, #20
 8017cc2:	429e      	cmp	r6, r3
 8017cc4:	6841      	ldr	r1, [r0, #4]
 8017cc6:	d92f      	bls.n	8017d28 <_dtoa_r+0x2d8>
 8017cc8:	4620      	mov	r0, r4
 8017cca:	f001 f83f 	bl	8018d4c <_Balloc>
 8017cce:	9000      	str	r0, [sp, #0]
 8017cd0:	2800      	cmp	r0, #0
 8017cd2:	d14b      	bne.n	8017d6c <_dtoa_r+0x31c>
 8017cd4:	4b24      	ldr	r3, [pc, #144]	; (8017d68 <_dtoa_r+0x318>)
 8017cd6:	4602      	mov	r2, r0
 8017cd8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8017cdc:	e6d1      	b.n	8017a82 <_dtoa_r+0x32>
 8017cde:	2301      	movs	r3, #1
 8017ce0:	e7de      	b.n	8017ca0 <_dtoa_r+0x250>
 8017ce2:	2300      	movs	r3, #0
 8017ce4:	9308      	str	r3, [sp, #32]
 8017ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017ce8:	eb0a 0903 	add.w	r9, sl, r3
 8017cec:	f109 0301 	add.w	r3, r9, #1
 8017cf0:	2b01      	cmp	r3, #1
 8017cf2:	9301      	str	r3, [sp, #4]
 8017cf4:	bfb8      	it	lt
 8017cf6:	2301      	movlt	r3, #1
 8017cf8:	e7dd      	b.n	8017cb6 <_dtoa_r+0x266>
 8017cfa:	2301      	movs	r3, #1
 8017cfc:	e7f2      	b.n	8017ce4 <_dtoa_r+0x294>
 8017cfe:	2501      	movs	r5, #1
 8017d00:	2300      	movs	r3, #0
 8017d02:	9305      	str	r3, [sp, #20]
 8017d04:	9508      	str	r5, [sp, #32]
 8017d06:	f04f 39ff 	mov.w	r9, #4294967295
 8017d0a:	2200      	movs	r2, #0
 8017d0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8017d10:	2312      	movs	r3, #18
 8017d12:	9209      	str	r2, [sp, #36]	; 0x24
 8017d14:	e7cf      	b.n	8017cb6 <_dtoa_r+0x266>
 8017d16:	2301      	movs	r3, #1
 8017d18:	9308      	str	r3, [sp, #32]
 8017d1a:	e7f4      	b.n	8017d06 <_dtoa_r+0x2b6>
 8017d1c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8017d20:	f8cd 9004 	str.w	r9, [sp, #4]
 8017d24:	464b      	mov	r3, r9
 8017d26:	e7c6      	b.n	8017cb6 <_dtoa_r+0x266>
 8017d28:	3101      	adds	r1, #1
 8017d2a:	6041      	str	r1, [r0, #4]
 8017d2c:	0052      	lsls	r2, r2, #1
 8017d2e:	e7c6      	b.n	8017cbe <_dtoa_r+0x26e>
 8017d30:	636f4361 	.word	0x636f4361
 8017d34:	3fd287a7 	.word	0x3fd287a7
 8017d38:	8b60c8b3 	.word	0x8b60c8b3
 8017d3c:	3fc68a28 	.word	0x3fc68a28
 8017d40:	509f79fb 	.word	0x509f79fb
 8017d44:	3fd34413 	.word	0x3fd34413
 8017d48:	0801c32e 	.word	0x0801c32e
 8017d4c:	0801c345 	.word	0x0801c345
 8017d50:	7ff00000 	.word	0x7ff00000
 8017d54:	0801c32a 	.word	0x0801c32a
 8017d58:	0801c321 	.word	0x0801c321
 8017d5c:	0801c1a5 	.word	0x0801c1a5
 8017d60:	3ff80000 	.word	0x3ff80000
 8017d64:	0801c4c0 	.word	0x0801c4c0
 8017d68:	0801c3a4 	.word	0x0801c3a4
 8017d6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017d6e:	9a00      	ldr	r2, [sp, #0]
 8017d70:	601a      	str	r2, [r3, #0]
 8017d72:	9b01      	ldr	r3, [sp, #4]
 8017d74:	2b0e      	cmp	r3, #14
 8017d76:	f200 80ad 	bhi.w	8017ed4 <_dtoa_r+0x484>
 8017d7a:	2d00      	cmp	r5, #0
 8017d7c:	f000 80aa 	beq.w	8017ed4 <_dtoa_r+0x484>
 8017d80:	f1ba 0f00 	cmp.w	sl, #0
 8017d84:	dd36      	ble.n	8017df4 <_dtoa_r+0x3a4>
 8017d86:	4ac3      	ldr	r2, [pc, #780]	; (8018094 <_dtoa_r+0x644>)
 8017d88:	f00a 030f 	and.w	r3, sl, #15
 8017d8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8017d90:	ed93 7b00 	vldr	d7, [r3]
 8017d94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8017d98:	ea4f 172a 	mov.w	r7, sl, asr #4
 8017d9c:	eeb0 8a47 	vmov.f32	s16, s14
 8017da0:	eef0 8a67 	vmov.f32	s17, s15
 8017da4:	d016      	beq.n	8017dd4 <_dtoa_r+0x384>
 8017da6:	4bbc      	ldr	r3, [pc, #752]	; (8018098 <_dtoa_r+0x648>)
 8017da8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017dac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017db0:	f7e8 fd4c 	bl	800084c <__aeabi_ddiv>
 8017db4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017db8:	f007 070f 	and.w	r7, r7, #15
 8017dbc:	2503      	movs	r5, #3
 8017dbe:	4eb6      	ldr	r6, [pc, #728]	; (8018098 <_dtoa_r+0x648>)
 8017dc0:	b957      	cbnz	r7, 8017dd8 <_dtoa_r+0x388>
 8017dc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017dc6:	ec53 2b18 	vmov	r2, r3, d8
 8017dca:	f7e8 fd3f 	bl	800084c <__aeabi_ddiv>
 8017dce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017dd2:	e029      	b.n	8017e28 <_dtoa_r+0x3d8>
 8017dd4:	2502      	movs	r5, #2
 8017dd6:	e7f2      	b.n	8017dbe <_dtoa_r+0x36e>
 8017dd8:	07f9      	lsls	r1, r7, #31
 8017dda:	d508      	bpl.n	8017dee <_dtoa_r+0x39e>
 8017ddc:	ec51 0b18 	vmov	r0, r1, d8
 8017de0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017de4:	f7e8 fc08 	bl	80005f8 <__aeabi_dmul>
 8017de8:	ec41 0b18 	vmov	d8, r0, r1
 8017dec:	3501      	adds	r5, #1
 8017dee:	107f      	asrs	r7, r7, #1
 8017df0:	3608      	adds	r6, #8
 8017df2:	e7e5      	b.n	8017dc0 <_dtoa_r+0x370>
 8017df4:	f000 80a6 	beq.w	8017f44 <_dtoa_r+0x4f4>
 8017df8:	f1ca 0600 	rsb	r6, sl, #0
 8017dfc:	4ba5      	ldr	r3, [pc, #660]	; (8018094 <_dtoa_r+0x644>)
 8017dfe:	4fa6      	ldr	r7, [pc, #664]	; (8018098 <_dtoa_r+0x648>)
 8017e00:	f006 020f 	and.w	r2, r6, #15
 8017e04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017e10:	f7e8 fbf2 	bl	80005f8 <__aeabi_dmul>
 8017e14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017e18:	1136      	asrs	r6, r6, #4
 8017e1a:	2300      	movs	r3, #0
 8017e1c:	2502      	movs	r5, #2
 8017e1e:	2e00      	cmp	r6, #0
 8017e20:	f040 8085 	bne.w	8017f2e <_dtoa_r+0x4de>
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	d1d2      	bne.n	8017dce <_dtoa_r+0x37e>
 8017e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017e2a:	2b00      	cmp	r3, #0
 8017e2c:	f000 808c 	beq.w	8017f48 <_dtoa_r+0x4f8>
 8017e30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017e34:	4b99      	ldr	r3, [pc, #612]	; (801809c <_dtoa_r+0x64c>)
 8017e36:	2200      	movs	r2, #0
 8017e38:	4630      	mov	r0, r6
 8017e3a:	4639      	mov	r1, r7
 8017e3c:	f7e8 fe4e 	bl	8000adc <__aeabi_dcmplt>
 8017e40:	2800      	cmp	r0, #0
 8017e42:	f000 8081 	beq.w	8017f48 <_dtoa_r+0x4f8>
 8017e46:	9b01      	ldr	r3, [sp, #4]
 8017e48:	2b00      	cmp	r3, #0
 8017e4a:	d07d      	beq.n	8017f48 <_dtoa_r+0x4f8>
 8017e4c:	f1b9 0f00 	cmp.w	r9, #0
 8017e50:	dd3c      	ble.n	8017ecc <_dtoa_r+0x47c>
 8017e52:	f10a 33ff 	add.w	r3, sl, #4294967295
 8017e56:	9307      	str	r3, [sp, #28]
 8017e58:	2200      	movs	r2, #0
 8017e5a:	4b91      	ldr	r3, [pc, #580]	; (80180a0 <_dtoa_r+0x650>)
 8017e5c:	4630      	mov	r0, r6
 8017e5e:	4639      	mov	r1, r7
 8017e60:	f7e8 fbca 	bl	80005f8 <__aeabi_dmul>
 8017e64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017e68:	3501      	adds	r5, #1
 8017e6a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8017e6e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017e72:	4628      	mov	r0, r5
 8017e74:	f7e8 fb56 	bl	8000524 <__aeabi_i2d>
 8017e78:	4632      	mov	r2, r6
 8017e7a:	463b      	mov	r3, r7
 8017e7c:	f7e8 fbbc 	bl	80005f8 <__aeabi_dmul>
 8017e80:	4b88      	ldr	r3, [pc, #544]	; (80180a4 <_dtoa_r+0x654>)
 8017e82:	2200      	movs	r2, #0
 8017e84:	f7e8 fa02 	bl	800028c <__adddf3>
 8017e88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8017e8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017e90:	9303      	str	r3, [sp, #12]
 8017e92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	d15c      	bne.n	8017f52 <_dtoa_r+0x502>
 8017e98:	4b83      	ldr	r3, [pc, #524]	; (80180a8 <_dtoa_r+0x658>)
 8017e9a:	2200      	movs	r2, #0
 8017e9c:	4630      	mov	r0, r6
 8017e9e:	4639      	mov	r1, r7
 8017ea0:	f7e8 f9f2 	bl	8000288 <__aeabi_dsub>
 8017ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017ea8:	4606      	mov	r6, r0
 8017eaa:	460f      	mov	r7, r1
 8017eac:	f7e8 fe34 	bl	8000b18 <__aeabi_dcmpgt>
 8017eb0:	2800      	cmp	r0, #0
 8017eb2:	f040 8296 	bne.w	80183e2 <_dtoa_r+0x992>
 8017eb6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8017eba:	4630      	mov	r0, r6
 8017ebc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017ec0:	4639      	mov	r1, r7
 8017ec2:	f7e8 fe0b 	bl	8000adc <__aeabi_dcmplt>
 8017ec6:	2800      	cmp	r0, #0
 8017ec8:	f040 8288 	bne.w	80183dc <_dtoa_r+0x98c>
 8017ecc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017ed0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017ed4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017ed6:	2b00      	cmp	r3, #0
 8017ed8:	f2c0 8158 	blt.w	801818c <_dtoa_r+0x73c>
 8017edc:	f1ba 0f0e 	cmp.w	sl, #14
 8017ee0:	f300 8154 	bgt.w	801818c <_dtoa_r+0x73c>
 8017ee4:	4b6b      	ldr	r3, [pc, #428]	; (8018094 <_dtoa_r+0x644>)
 8017ee6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017eea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	f280 80e3 	bge.w	80180bc <_dtoa_r+0x66c>
 8017ef6:	9b01      	ldr	r3, [sp, #4]
 8017ef8:	2b00      	cmp	r3, #0
 8017efa:	f300 80df 	bgt.w	80180bc <_dtoa_r+0x66c>
 8017efe:	f040 826d 	bne.w	80183dc <_dtoa_r+0x98c>
 8017f02:	4b69      	ldr	r3, [pc, #420]	; (80180a8 <_dtoa_r+0x658>)
 8017f04:	2200      	movs	r2, #0
 8017f06:	4640      	mov	r0, r8
 8017f08:	4649      	mov	r1, r9
 8017f0a:	f7e8 fb75 	bl	80005f8 <__aeabi_dmul>
 8017f0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017f12:	f7e8 fdf7 	bl	8000b04 <__aeabi_dcmpge>
 8017f16:	9e01      	ldr	r6, [sp, #4]
 8017f18:	4637      	mov	r7, r6
 8017f1a:	2800      	cmp	r0, #0
 8017f1c:	f040 8243 	bne.w	80183a6 <_dtoa_r+0x956>
 8017f20:	9d00      	ldr	r5, [sp, #0]
 8017f22:	2331      	movs	r3, #49	; 0x31
 8017f24:	f805 3b01 	strb.w	r3, [r5], #1
 8017f28:	f10a 0a01 	add.w	sl, sl, #1
 8017f2c:	e23f      	b.n	80183ae <_dtoa_r+0x95e>
 8017f2e:	07f2      	lsls	r2, r6, #31
 8017f30:	d505      	bpl.n	8017f3e <_dtoa_r+0x4ee>
 8017f32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017f36:	f7e8 fb5f 	bl	80005f8 <__aeabi_dmul>
 8017f3a:	3501      	adds	r5, #1
 8017f3c:	2301      	movs	r3, #1
 8017f3e:	1076      	asrs	r6, r6, #1
 8017f40:	3708      	adds	r7, #8
 8017f42:	e76c      	b.n	8017e1e <_dtoa_r+0x3ce>
 8017f44:	2502      	movs	r5, #2
 8017f46:	e76f      	b.n	8017e28 <_dtoa_r+0x3d8>
 8017f48:	9b01      	ldr	r3, [sp, #4]
 8017f4a:	f8cd a01c 	str.w	sl, [sp, #28]
 8017f4e:	930c      	str	r3, [sp, #48]	; 0x30
 8017f50:	e78d      	b.n	8017e6e <_dtoa_r+0x41e>
 8017f52:	9900      	ldr	r1, [sp, #0]
 8017f54:	980c      	ldr	r0, [sp, #48]	; 0x30
 8017f56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017f58:	4b4e      	ldr	r3, [pc, #312]	; (8018094 <_dtoa_r+0x644>)
 8017f5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017f5e:	4401      	add	r1, r0
 8017f60:	9102      	str	r1, [sp, #8]
 8017f62:	9908      	ldr	r1, [sp, #32]
 8017f64:	eeb0 8a47 	vmov.f32	s16, s14
 8017f68:	eef0 8a67 	vmov.f32	s17, s15
 8017f6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017f70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017f74:	2900      	cmp	r1, #0
 8017f76:	d045      	beq.n	8018004 <_dtoa_r+0x5b4>
 8017f78:	494c      	ldr	r1, [pc, #304]	; (80180ac <_dtoa_r+0x65c>)
 8017f7a:	2000      	movs	r0, #0
 8017f7c:	f7e8 fc66 	bl	800084c <__aeabi_ddiv>
 8017f80:	ec53 2b18 	vmov	r2, r3, d8
 8017f84:	f7e8 f980 	bl	8000288 <__aeabi_dsub>
 8017f88:	9d00      	ldr	r5, [sp, #0]
 8017f8a:	ec41 0b18 	vmov	d8, r0, r1
 8017f8e:	4639      	mov	r1, r7
 8017f90:	4630      	mov	r0, r6
 8017f92:	f7e8 fde1 	bl	8000b58 <__aeabi_d2iz>
 8017f96:	900c      	str	r0, [sp, #48]	; 0x30
 8017f98:	f7e8 fac4 	bl	8000524 <__aeabi_i2d>
 8017f9c:	4602      	mov	r2, r0
 8017f9e:	460b      	mov	r3, r1
 8017fa0:	4630      	mov	r0, r6
 8017fa2:	4639      	mov	r1, r7
 8017fa4:	f7e8 f970 	bl	8000288 <__aeabi_dsub>
 8017fa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017faa:	3330      	adds	r3, #48	; 0x30
 8017fac:	f805 3b01 	strb.w	r3, [r5], #1
 8017fb0:	ec53 2b18 	vmov	r2, r3, d8
 8017fb4:	4606      	mov	r6, r0
 8017fb6:	460f      	mov	r7, r1
 8017fb8:	f7e8 fd90 	bl	8000adc <__aeabi_dcmplt>
 8017fbc:	2800      	cmp	r0, #0
 8017fbe:	d165      	bne.n	801808c <_dtoa_r+0x63c>
 8017fc0:	4632      	mov	r2, r6
 8017fc2:	463b      	mov	r3, r7
 8017fc4:	4935      	ldr	r1, [pc, #212]	; (801809c <_dtoa_r+0x64c>)
 8017fc6:	2000      	movs	r0, #0
 8017fc8:	f7e8 f95e 	bl	8000288 <__aeabi_dsub>
 8017fcc:	ec53 2b18 	vmov	r2, r3, d8
 8017fd0:	f7e8 fd84 	bl	8000adc <__aeabi_dcmplt>
 8017fd4:	2800      	cmp	r0, #0
 8017fd6:	f040 80b9 	bne.w	801814c <_dtoa_r+0x6fc>
 8017fda:	9b02      	ldr	r3, [sp, #8]
 8017fdc:	429d      	cmp	r5, r3
 8017fde:	f43f af75 	beq.w	8017ecc <_dtoa_r+0x47c>
 8017fe2:	4b2f      	ldr	r3, [pc, #188]	; (80180a0 <_dtoa_r+0x650>)
 8017fe4:	ec51 0b18 	vmov	r0, r1, d8
 8017fe8:	2200      	movs	r2, #0
 8017fea:	f7e8 fb05 	bl	80005f8 <__aeabi_dmul>
 8017fee:	4b2c      	ldr	r3, [pc, #176]	; (80180a0 <_dtoa_r+0x650>)
 8017ff0:	ec41 0b18 	vmov	d8, r0, r1
 8017ff4:	2200      	movs	r2, #0
 8017ff6:	4630      	mov	r0, r6
 8017ff8:	4639      	mov	r1, r7
 8017ffa:	f7e8 fafd 	bl	80005f8 <__aeabi_dmul>
 8017ffe:	4606      	mov	r6, r0
 8018000:	460f      	mov	r7, r1
 8018002:	e7c4      	b.n	8017f8e <_dtoa_r+0x53e>
 8018004:	ec51 0b17 	vmov	r0, r1, d7
 8018008:	f7e8 faf6 	bl	80005f8 <__aeabi_dmul>
 801800c:	9b02      	ldr	r3, [sp, #8]
 801800e:	9d00      	ldr	r5, [sp, #0]
 8018010:	930c      	str	r3, [sp, #48]	; 0x30
 8018012:	ec41 0b18 	vmov	d8, r0, r1
 8018016:	4639      	mov	r1, r7
 8018018:	4630      	mov	r0, r6
 801801a:	f7e8 fd9d 	bl	8000b58 <__aeabi_d2iz>
 801801e:	9011      	str	r0, [sp, #68]	; 0x44
 8018020:	f7e8 fa80 	bl	8000524 <__aeabi_i2d>
 8018024:	4602      	mov	r2, r0
 8018026:	460b      	mov	r3, r1
 8018028:	4630      	mov	r0, r6
 801802a:	4639      	mov	r1, r7
 801802c:	f7e8 f92c 	bl	8000288 <__aeabi_dsub>
 8018030:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018032:	3330      	adds	r3, #48	; 0x30
 8018034:	f805 3b01 	strb.w	r3, [r5], #1
 8018038:	9b02      	ldr	r3, [sp, #8]
 801803a:	429d      	cmp	r5, r3
 801803c:	4606      	mov	r6, r0
 801803e:	460f      	mov	r7, r1
 8018040:	f04f 0200 	mov.w	r2, #0
 8018044:	d134      	bne.n	80180b0 <_dtoa_r+0x660>
 8018046:	4b19      	ldr	r3, [pc, #100]	; (80180ac <_dtoa_r+0x65c>)
 8018048:	ec51 0b18 	vmov	r0, r1, d8
 801804c:	f7e8 f91e 	bl	800028c <__adddf3>
 8018050:	4602      	mov	r2, r0
 8018052:	460b      	mov	r3, r1
 8018054:	4630      	mov	r0, r6
 8018056:	4639      	mov	r1, r7
 8018058:	f7e8 fd5e 	bl	8000b18 <__aeabi_dcmpgt>
 801805c:	2800      	cmp	r0, #0
 801805e:	d175      	bne.n	801814c <_dtoa_r+0x6fc>
 8018060:	ec53 2b18 	vmov	r2, r3, d8
 8018064:	4911      	ldr	r1, [pc, #68]	; (80180ac <_dtoa_r+0x65c>)
 8018066:	2000      	movs	r0, #0
 8018068:	f7e8 f90e 	bl	8000288 <__aeabi_dsub>
 801806c:	4602      	mov	r2, r0
 801806e:	460b      	mov	r3, r1
 8018070:	4630      	mov	r0, r6
 8018072:	4639      	mov	r1, r7
 8018074:	f7e8 fd32 	bl	8000adc <__aeabi_dcmplt>
 8018078:	2800      	cmp	r0, #0
 801807a:	f43f af27 	beq.w	8017ecc <_dtoa_r+0x47c>
 801807e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8018080:	1e6b      	subs	r3, r5, #1
 8018082:	930c      	str	r3, [sp, #48]	; 0x30
 8018084:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8018088:	2b30      	cmp	r3, #48	; 0x30
 801808a:	d0f8      	beq.n	801807e <_dtoa_r+0x62e>
 801808c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8018090:	e04a      	b.n	8018128 <_dtoa_r+0x6d8>
 8018092:	bf00      	nop
 8018094:	0801c4c0 	.word	0x0801c4c0
 8018098:	0801c498 	.word	0x0801c498
 801809c:	3ff00000 	.word	0x3ff00000
 80180a0:	40240000 	.word	0x40240000
 80180a4:	401c0000 	.word	0x401c0000
 80180a8:	40140000 	.word	0x40140000
 80180ac:	3fe00000 	.word	0x3fe00000
 80180b0:	4baf      	ldr	r3, [pc, #700]	; (8018370 <_dtoa_r+0x920>)
 80180b2:	f7e8 faa1 	bl	80005f8 <__aeabi_dmul>
 80180b6:	4606      	mov	r6, r0
 80180b8:	460f      	mov	r7, r1
 80180ba:	e7ac      	b.n	8018016 <_dtoa_r+0x5c6>
 80180bc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80180c0:	9d00      	ldr	r5, [sp, #0]
 80180c2:	4642      	mov	r2, r8
 80180c4:	464b      	mov	r3, r9
 80180c6:	4630      	mov	r0, r6
 80180c8:	4639      	mov	r1, r7
 80180ca:	f7e8 fbbf 	bl	800084c <__aeabi_ddiv>
 80180ce:	f7e8 fd43 	bl	8000b58 <__aeabi_d2iz>
 80180d2:	9002      	str	r0, [sp, #8]
 80180d4:	f7e8 fa26 	bl	8000524 <__aeabi_i2d>
 80180d8:	4642      	mov	r2, r8
 80180da:	464b      	mov	r3, r9
 80180dc:	f7e8 fa8c 	bl	80005f8 <__aeabi_dmul>
 80180e0:	4602      	mov	r2, r0
 80180e2:	460b      	mov	r3, r1
 80180e4:	4630      	mov	r0, r6
 80180e6:	4639      	mov	r1, r7
 80180e8:	f7e8 f8ce 	bl	8000288 <__aeabi_dsub>
 80180ec:	9e02      	ldr	r6, [sp, #8]
 80180ee:	9f01      	ldr	r7, [sp, #4]
 80180f0:	3630      	adds	r6, #48	; 0x30
 80180f2:	f805 6b01 	strb.w	r6, [r5], #1
 80180f6:	9e00      	ldr	r6, [sp, #0]
 80180f8:	1bae      	subs	r6, r5, r6
 80180fa:	42b7      	cmp	r7, r6
 80180fc:	4602      	mov	r2, r0
 80180fe:	460b      	mov	r3, r1
 8018100:	d137      	bne.n	8018172 <_dtoa_r+0x722>
 8018102:	f7e8 f8c3 	bl	800028c <__adddf3>
 8018106:	4642      	mov	r2, r8
 8018108:	464b      	mov	r3, r9
 801810a:	4606      	mov	r6, r0
 801810c:	460f      	mov	r7, r1
 801810e:	f7e8 fd03 	bl	8000b18 <__aeabi_dcmpgt>
 8018112:	b9c8      	cbnz	r0, 8018148 <_dtoa_r+0x6f8>
 8018114:	4642      	mov	r2, r8
 8018116:	464b      	mov	r3, r9
 8018118:	4630      	mov	r0, r6
 801811a:	4639      	mov	r1, r7
 801811c:	f7e8 fcd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8018120:	b110      	cbz	r0, 8018128 <_dtoa_r+0x6d8>
 8018122:	9b02      	ldr	r3, [sp, #8]
 8018124:	07d9      	lsls	r1, r3, #31
 8018126:	d40f      	bmi.n	8018148 <_dtoa_r+0x6f8>
 8018128:	4620      	mov	r0, r4
 801812a:	4659      	mov	r1, fp
 801812c:	f000 fe4e 	bl	8018dcc <_Bfree>
 8018130:	2300      	movs	r3, #0
 8018132:	702b      	strb	r3, [r5, #0]
 8018134:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018136:	f10a 0001 	add.w	r0, sl, #1
 801813a:	6018      	str	r0, [r3, #0]
 801813c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801813e:	2b00      	cmp	r3, #0
 8018140:	f43f acd8 	beq.w	8017af4 <_dtoa_r+0xa4>
 8018144:	601d      	str	r5, [r3, #0]
 8018146:	e4d5      	b.n	8017af4 <_dtoa_r+0xa4>
 8018148:	f8cd a01c 	str.w	sl, [sp, #28]
 801814c:	462b      	mov	r3, r5
 801814e:	461d      	mov	r5, r3
 8018150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018154:	2a39      	cmp	r2, #57	; 0x39
 8018156:	d108      	bne.n	801816a <_dtoa_r+0x71a>
 8018158:	9a00      	ldr	r2, [sp, #0]
 801815a:	429a      	cmp	r2, r3
 801815c:	d1f7      	bne.n	801814e <_dtoa_r+0x6fe>
 801815e:	9a07      	ldr	r2, [sp, #28]
 8018160:	9900      	ldr	r1, [sp, #0]
 8018162:	3201      	adds	r2, #1
 8018164:	9207      	str	r2, [sp, #28]
 8018166:	2230      	movs	r2, #48	; 0x30
 8018168:	700a      	strb	r2, [r1, #0]
 801816a:	781a      	ldrb	r2, [r3, #0]
 801816c:	3201      	adds	r2, #1
 801816e:	701a      	strb	r2, [r3, #0]
 8018170:	e78c      	b.n	801808c <_dtoa_r+0x63c>
 8018172:	4b7f      	ldr	r3, [pc, #508]	; (8018370 <_dtoa_r+0x920>)
 8018174:	2200      	movs	r2, #0
 8018176:	f7e8 fa3f 	bl	80005f8 <__aeabi_dmul>
 801817a:	2200      	movs	r2, #0
 801817c:	2300      	movs	r3, #0
 801817e:	4606      	mov	r6, r0
 8018180:	460f      	mov	r7, r1
 8018182:	f7e8 fca1 	bl	8000ac8 <__aeabi_dcmpeq>
 8018186:	2800      	cmp	r0, #0
 8018188:	d09b      	beq.n	80180c2 <_dtoa_r+0x672>
 801818a:	e7cd      	b.n	8018128 <_dtoa_r+0x6d8>
 801818c:	9a08      	ldr	r2, [sp, #32]
 801818e:	2a00      	cmp	r2, #0
 8018190:	f000 80c4 	beq.w	801831c <_dtoa_r+0x8cc>
 8018194:	9a05      	ldr	r2, [sp, #20]
 8018196:	2a01      	cmp	r2, #1
 8018198:	f300 80a8 	bgt.w	80182ec <_dtoa_r+0x89c>
 801819c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801819e:	2a00      	cmp	r2, #0
 80181a0:	f000 80a0 	beq.w	80182e4 <_dtoa_r+0x894>
 80181a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80181a8:	9e06      	ldr	r6, [sp, #24]
 80181aa:	4645      	mov	r5, r8
 80181ac:	9a04      	ldr	r2, [sp, #16]
 80181ae:	2101      	movs	r1, #1
 80181b0:	441a      	add	r2, r3
 80181b2:	4620      	mov	r0, r4
 80181b4:	4498      	add	r8, r3
 80181b6:	9204      	str	r2, [sp, #16]
 80181b8:	f000 ff0e 	bl	8018fd8 <__i2b>
 80181bc:	4607      	mov	r7, r0
 80181be:	2d00      	cmp	r5, #0
 80181c0:	dd0b      	ble.n	80181da <_dtoa_r+0x78a>
 80181c2:	9b04      	ldr	r3, [sp, #16]
 80181c4:	2b00      	cmp	r3, #0
 80181c6:	dd08      	ble.n	80181da <_dtoa_r+0x78a>
 80181c8:	42ab      	cmp	r3, r5
 80181ca:	9a04      	ldr	r2, [sp, #16]
 80181cc:	bfa8      	it	ge
 80181ce:	462b      	movge	r3, r5
 80181d0:	eba8 0803 	sub.w	r8, r8, r3
 80181d4:	1aed      	subs	r5, r5, r3
 80181d6:	1ad3      	subs	r3, r2, r3
 80181d8:	9304      	str	r3, [sp, #16]
 80181da:	9b06      	ldr	r3, [sp, #24]
 80181dc:	b1fb      	cbz	r3, 801821e <_dtoa_r+0x7ce>
 80181de:	9b08      	ldr	r3, [sp, #32]
 80181e0:	2b00      	cmp	r3, #0
 80181e2:	f000 809f 	beq.w	8018324 <_dtoa_r+0x8d4>
 80181e6:	2e00      	cmp	r6, #0
 80181e8:	dd11      	ble.n	801820e <_dtoa_r+0x7be>
 80181ea:	4639      	mov	r1, r7
 80181ec:	4632      	mov	r2, r6
 80181ee:	4620      	mov	r0, r4
 80181f0:	f000 ffae 	bl	8019150 <__pow5mult>
 80181f4:	465a      	mov	r2, fp
 80181f6:	4601      	mov	r1, r0
 80181f8:	4607      	mov	r7, r0
 80181fa:	4620      	mov	r0, r4
 80181fc:	f000 ff02 	bl	8019004 <__multiply>
 8018200:	4659      	mov	r1, fp
 8018202:	9007      	str	r0, [sp, #28]
 8018204:	4620      	mov	r0, r4
 8018206:	f000 fde1 	bl	8018dcc <_Bfree>
 801820a:	9b07      	ldr	r3, [sp, #28]
 801820c:	469b      	mov	fp, r3
 801820e:	9b06      	ldr	r3, [sp, #24]
 8018210:	1b9a      	subs	r2, r3, r6
 8018212:	d004      	beq.n	801821e <_dtoa_r+0x7ce>
 8018214:	4659      	mov	r1, fp
 8018216:	4620      	mov	r0, r4
 8018218:	f000 ff9a 	bl	8019150 <__pow5mult>
 801821c:	4683      	mov	fp, r0
 801821e:	2101      	movs	r1, #1
 8018220:	4620      	mov	r0, r4
 8018222:	f000 fed9 	bl	8018fd8 <__i2b>
 8018226:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018228:	2b00      	cmp	r3, #0
 801822a:	4606      	mov	r6, r0
 801822c:	dd7c      	ble.n	8018328 <_dtoa_r+0x8d8>
 801822e:	461a      	mov	r2, r3
 8018230:	4601      	mov	r1, r0
 8018232:	4620      	mov	r0, r4
 8018234:	f000 ff8c 	bl	8019150 <__pow5mult>
 8018238:	9b05      	ldr	r3, [sp, #20]
 801823a:	2b01      	cmp	r3, #1
 801823c:	4606      	mov	r6, r0
 801823e:	dd76      	ble.n	801832e <_dtoa_r+0x8de>
 8018240:	2300      	movs	r3, #0
 8018242:	9306      	str	r3, [sp, #24]
 8018244:	6933      	ldr	r3, [r6, #16]
 8018246:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801824a:	6918      	ldr	r0, [r3, #16]
 801824c:	f000 fe74 	bl	8018f38 <__hi0bits>
 8018250:	f1c0 0020 	rsb	r0, r0, #32
 8018254:	9b04      	ldr	r3, [sp, #16]
 8018256:	4418      	add	r0, r3
 8018258:	f010 001f 	ands.w	r0, r0, #31
 801825c:	f000 8086 	beq.w	801836c <_dtoa_r+0x91c>
 8018260:	f1c0 0320 	rsb	r3, r0, #32
 8018264:	2b04      	cmp	r3, #4
 8018266:	dd7f      	ble.n	8018368 <_dtoa_r+0x918>
 8018268:	f1c0 001c 	rsb	r0, r0, #28
 801826c:	9b04      	ldr	r3, [sp, #16]
 801826e:	4403      	add	r3, r0
 8018270:	4480      	add	r8, r0
 8018272:	4405      	add	r5, r0
 8018274:	9304      	str	r3, [sp, #16]
 8018276:	f1b8 0f00 	cmp.w	r8, #0
 801827a:	dd05      	ble.n	8018288 <_dtoa_r+0x838>
 801827c:	4659      	mov	r1, fp
 801827e:	4642      	mov	r2, r8
 8018280:	4620      	mov	r0, r4
 8018282:	f000 ffbf 	bl	8019204 <__lshift>
 8018286:	4683      	mov	fp, r0
 8018288:	9b04      	ldr	r3, [sp, #16]
 801828a:	2b00      	cmp	r3, #0
 801828c:	dd05      	ble.n	801829a <_dtoa_r+0x84a>
 801828e:	4631      	mov	r1, r6
 8018290:	461a      	mov	r2, r3
 8018292:	4620      	mov	r0, r4
 8018294:	f000 ffb6 	bl	8019204 <__lshift>
 8018298:	4606      	mov	r6, r0
 801829a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801829c:	2b00      	cmp	r3, #0
 801829e:	d069      	beq.n	8018374 <_dtoa_r+0x924>
 80182a0:	4631      	mov	r1, r6
 80182a2:	4658      	mov	r0, fp
 80182a4:	f001 f81a 	bl	80192dc <__mcmp>
 80182a8:	2800      	cmp	r0, #0
 80182aa:	da63      	bge.n	8018374 <_dtoa_r+0x924>
 80182ac:	2300      	movs	r3, #0
 80182ae:	4659      	mov	r1, fp
 80182b0:	220a      	movs	r2, #10
 80182b2:	4620      	mov	r0, r4
 80182b4:	f000 fdac 	bl	8018e10 <__multadd>
 80182b8:	9b08      	ldr	r3, [sp, #32]
 80182ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80182be:	4683      	mov	fp, r0
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	f000 818f 	beq.w	80185e4 <_dtoa_r+0xb94>
 80182c6:	4639      	mov	r1, r7
 80182c8:	2300      	movs	r3, #0
 80182ca:	220a      	movs	r2, #10
 80182cc:	4620      	mov	r0, r4
 80182ce:	f000 fd9f 	bl	8018e10 <__multadd>
 80182d2:	f1b9 0f00 	cmp.w	r9, #0
 80182d6:	4607      	mov	r7, r0
 80182d8:	f300 808e 	bgt.w	80183f8 <_dtoa_r+0x9a8>
 80182dc:	9b05      	ldr	r3, [sp, #20]
 80182de:	2b02      	cmp	r3, #2
 80182e0:	dc50      	bgt.n	8018384 <_dtoa_r+0x934>
 80182e2:	e089      	b.n	80183f8 <_dtoa_r+0x9a8>
 80182e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80182e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80182ea:	e75d      	b.n	80181a8 <_dtoa_r+0x758>
 80182ec:	9b01      	ldr	r3, [sp, #4]
 80182ee:	1e5e      	subs	r6, r3, #1
 80182f0:	9b06      	ldr	r3, [sp, #24]
 80182f2:	42b3      	cmp	r3, r6
 80182f4:	bfbf      	itttt	lt
 80182f6:	9b06      	ldrlt	r3, [sp, #24]
 80182f8:	9606      	strlt	r6, [sp, #24]
 80182fa:	1af2      	sublt	r2, r6, r3
 80182fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80182fe:	bfb6      	itet	lt
 8018300:	189b      	addlt	r3, r3, r2
 8018302:	1b9e      	subge	r6, r3, r6
 8018304:	930d      	strlt	r3, [sp, #52]	; 0x34
 8018306:	9b01      	ldr	r3, [sp, #4]
 8018308:	bfb8      	it	lt
 801830a:	2600      	movlt	r6, #0
 801830c:	2b00      	cmp	r3, #0
 801830e:	bfb5      	itete	lt
 8018310:	eba8 0503 	sublt.w	r5, r8, r3
 8018314:	9b01      	ldrge	r3, [sp, #4]
 8018316:	2300      	movlt	r3, #0
 8018318:	4645      	movge	r5, r8
 801831a:	e747      	b.n	80181ac <_dtoa_r+0x75c>
 801831c:	9e06      	ldr	r6, [sp, #24]
 801831e:	9f08      	ldr	r7, [sp, #32]
 8018320:	4645      	mov	r5, r8
 8018322:	e74c      	b.n	80181be <_dtoa_r+0x76e>
 8018324:	9a06      	ldr	r2, [sp, #24]
 8018326:	e775      	b.n	8018214 <_dtoa_r+0x7c4>
 8018328:	9b05      	ldr	r3, [sp, #20]
 801832a:	2b01      	cmp	r3, #1
 801832c:	dc18      	bgt.n	8018360 <_dtoa_r+0x910>
 801832e:	9b02      	ldr	r3, [sp, #8]
 8018330:	b9b3      	cbnz	r3, 8018360 <_dtoa_r+0x910>
 8018332:	9b03      	ldr	r3, [sp, #12]
 8018334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018338:	b9a3      	cbnz	r3, 8018364 <_dtoa_r+0x914>
 801833a:	9b03      	ldr	r3, [sp, #12]
 801833c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018340:	0d1b      	lsrs	r3, r3, #20
 8018342:	051b      	lsls	r3, r3, #20
 8018344:	b12b      	cbz	r3, 8018352 <_dtoa_r+0x902>
 8018346:	9b04      	ldr	r3, [sp, #16]
 8018348:	3301      	adds	r3, #1
 801834a:	9304      	str	r3, [sp, #16]
 801834c:	f108 0801 	add.w	r8, r8, #1
 8018350:	2301      	movs	r3, #1
 8018352:	9306      	str	r3, [sp, #24]
 8018354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018356:	2b00      	cmp	r3, #0
 8018358:	f47f af74 	bne.w	8018244 <_dtoa_r+0x7f4>
 801835c:	2001      	movs	r0, #1
 801835e:	e779      	b.n	8018254 <_dtoa_r+0x804>
 8018360:	2300      	movs	r3, #0
 8018362:	e7f6      	b.n	8018352 <_dtoa_r+0x902>
 8018364:	9b02      	ldr	r3, [sp, #8]
 8018366:	e7f4      	b.n	8018352 <_dtoa_r+0x902>
 8018368:	d085      	beq.n	8018276 <_dtoa_r+0x826>
 801836a:	4618      	mov	r0, r3
 801836c:	301c      	adds	r0, #28
 801836e:	e77d      	b.n	801826c <_dtoa_r+0x81c>
 8018370:	40240000 	.word	0x40240000
 8018374:	9b01      	ldr	r3, [sp, #4]
 8018376:	2b00      	cmp	r3, #0
 8018378:	dc38      	bgt.n	80183ec <_dtoa_r+0x99c>
 801837a:	9b05      	ldr	r3, [sp, #20]
 801837c:	2b02      	cmp	r3, #2
 801837e:	dd35      	ble.n	80183ec <_dtoa_r+0x99c>
 8018380:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8018384:	f1b9 0f00 	cmp.w	r9, #0
 8018388:	d10d      	bne.n	80183a6 <_dtoa_r+0x956>
 801838a:	4631      	mov	r1, r6
 801838c:	464b      	mov	r3, r9
 801838e:	2205      	movs	r2, #5
 8018390:	4620      	mov	r0, r4
 8018392:	f000 fd3d 	bl	8018e10 <__multadd>
 8018396:	4601      	mov	r1, r0
 8018398:	4606      	mov	r6, r0
 801839a:	4658      	mov	r0, fp
 801839c:	f000 ff9e 	bl	80192dc <__mcmp>
 80183a0:	2800      	cmp	r0, #0
 80183a2:	f73f adbd 	bgt.w	8017f20 <_dtoa_r+0x4d0>
 80183a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80183a8:	9d00      	ldr	r5, [sp, #0]
 80183aa:	ea6f 0a03 	mvn.w	sl, r3
 80183ae:	f04f 0800 	mov.w	r8, #0
 80183b2:	4631      	mov	r1, r6
 80183b4:	4620      	mov	r0, r4
 80183b6:	f000 fd09 	bl	8018dcc <_Bfree>
 80183ba:	2f00      	cmp	r7, #0
 80183bc:	f43f aeb4 	beq.w	8018128 <_dtoa_r+0x6d8>
 80183c0:	f1b8 0f00 	cmp.w	r8, #0
 80183c4:	d005      	beq.n	80183d2 <_dtoa_r+0x982>
 80183c6:	45b8      	cmp	r8, r7
 80183c8:	d003      	beq.n	80183d2 <_dtoa_r+0x982>
 80183ca:	4641      	mov	r1, r8
 80183cc:	4620      	mov	r0, r4
 80183ce:	f000 fcfd 	bl	8018dcc <_Bfree>
 80183d2:	4639      	mov	r1, r7
 80183d4:	4620      	mov	r0, r4
 80183d6:	f000 fcf9 	bl	8018dcc <_Bfree>
 80183da:	e6a5      	b.n	8018128 <_dtoa_r+0x6d8>
 80183dc:	2600      	movs	r6, #0
 80183de:	4637      	mov	r7, r6
 80183e0:	e7e1      	b.n	80183a6 <_dtoa_r+0x956>
 80183e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80183e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80183e8:	4637      	mov	r7, r6
 80183ea:	e599      	b.n	8017f20 <_dtoa_r+0x4d0>
 80183ec:	9b08      	ldr	r3, [sp, #32]
 80183ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80183f2:	2b00      	cmp	r3, #0
 80183f4:	f000 80fd 	beq.w	80185f2 <_dtoa_r+0xba2>
 80183f8:	2d00      	cmp	r5, #0
 80183fa:	dd05      	ble.n	8018408 <_dtoa_r+0x9b8>
 80183fc:	4639      	mov	r1, r7
 80183fe:	462a      	mov	r2, r5
 8018400:	4620      	mov	r0, r4
 8018402:	f000 feff 	bl	8019204 <__lshift>
 8018406:	4607      	mov	r7, r0
 8018408:	9b06      	ldr	r3, [sp, #24]
 801840a:	2b00      	cmp	r3, #0
 801840c:	d05c      	beq.n	80184c8 <_dtoa_r+0xa78>
 801840e:	6879      	ldr	r1, [r7, #4]
 8018410:	4620      	mov	r0, r4
 8018412:	f000 fc9b 	bl	8018d4c <_Balloc>
 8018416:	4605      	mov	r5, r0
 8018418:	b928      	cbnz	r0, 8018426 <_dtoa_r+0x9d6>
 801841a:	4b80      	ldr	r3, [pc, #512]	; (801861c <_dtoa_r+0xbcc>)
 801841c:	4602      	mov	r2, r0
 801841e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8018422:	f7ff bb2e 	b.w	8017a82 <_dtoa_r+0x32>
 8018426:	693a      	ldr	r2, [r7, #16]
 8018428:	3202      	adds	r2, #2
 801842a:	0092      	lsls	r2, r2, #2
 801842c:	f107 010c 	add.w	r1, r7, #12
 8018430:	300c      	adds	r0, #12
 8018432:	f7fd fbfd 	bl	8015c30 <memcpy>
 8018436:	2201      	movs	r2, #1
 8018438:	4629      	mov	r1, r5
 801843a:	4620      	mov	r0, r4
 801843c:	f000 fee2 	bl	8019204 <__lshift>
 8018440:	9b00      	ldr	r3, [sp, #0]
 8018442:	3301      	adds	r3, #1
 8018444:	9301      	str	r3, [sp, #4]
 8018446:	9b00      	ldr	r3, [sp, #0]
 8018448:	444b      	add	r3, r9
 801844a:	9307      	str	r3, [sp, #28]
 801844c:	9b02      	ldr	r3, [sp, #8]
 801844e:	f003 0301 	and.w	r3, r3, #1
 8018452:	46b8      	mov	r8, r7
 8018454:	9306      	str	r3, [sp, #24]
 8018456:	4607      	mov	r7, r0
 8018458:	9b01      	ldr	r3, [sp, #4]
 801845a:	4631      	mov	r1, r6
 801845c:	3b01      	subs	r3, #1
 801845e:	4658      	mov	r0, fp
 8018460:	9302      	str	r3, [sp, #8]
 8018462:	f7ff fa67 	bl	8017934 <quorem>
 8018466:	4603      	mov	r3, r0
 8018468:	3330      	adds	r3, #48	; 0x30
 801846a:	9004      	str	r0, [sp, #16]
 801846c:	4641      	mov	r1, r8
 801846e:	4658      	mov	r0, fp
 8018470:	9308      	str	r3, [sp, #32]
 8018472:	f000 ff33 	bl	80192dc <__mcmp>
 8018476:	463a      	mov	r2, r7
 8018478:	4681      	mov	r9, r0
 801847a:	4631      	mov	r1, r6
 801847c:	4620      	mov	r0, r4
 801847e:	f000 ff49 	bl	8019314 <__mdiff>
 8018482:	68c2      	ldr	r2, [r0, #12]
 8018484:	9b08      	ldr	r3, [sp, #32]
 8018486:	4605      	mov	r5, r0
 8018488:	bb02      	cbnz	r2, 80184cc <_dtoa_r+0xa7c>
 801848a:	4601      	mov	r1, r0
 801848c:	4658      	mov	r0, fp
 801848e:	f000 ff25 	bl	80192dc <__mcmp>
 8018492:	9b08      	ldr	r3, [sp, #32]
 8018494:	4602      	mov	r2, r0
 8018496:	4629      	mov	r1, r5
 8018498:	4620      	mov	r0, r4
 801849a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801849e:	f000 fc95 	bl	8018dcc <_Bfree>
 80184a2:	9b05      	ldr	r3, [sp, #20]
 80184a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80184a6:	9d01      	ldr	r5, [sp, #4]
 80184a8:	ea43 0102 	orr.w	r1, r3, r2
 80184ac:	9b06      	ldr	r3, [sp, #24]
 80184ae:	430b      	orrs	r3, r1
 80184b0:	9b08      	ldr	r3, [sp, #32]
 80184b2:	d10d      	bne.n	80184d0 <_dtoa_r+0xa80>
 80184b4:	2b39      	cmp	r3, #57	; 0x39
 80184b6:	d029      	beq.n	801850c <_dtoa_r+0xabc>
 80184b8:	f1b9 0f00 	cmp.w	r9, #0
 80184bc:	dd01      	ble.n	80184c2 <_dtoa_r+0xa72>
 80184be:	9b04      	ldr	r3, [sp, #16]
 80184c0:	3331      	adds	r3, #49	; 0x31
 80184c2:	9a02      	ldr	r2, [sp, #8]
 80184c4:	7013      	strb	r3, [r2, #0]
 80184c6:	e774      	b.n	80183b2 <_dtoa_r+0x962>
 80184c8:	4638      	mov	r0, r7
 80184ca:	e7b9      	b.n	8018440 <_dtoa_r+0x9f0>
 80184cc:	2201      	movs	r2, #1
 80184ce:	e7e2      	b.n	8018496 <_dtoa_r+0xa46>
 80184d0:	f1b9 0f00 	cmp.w	r9, #0
 80184d4:	db06      	blt.n	80184e4 <_dtoa_r+0xa94>
 80184d6:	9905      	ldr	r1, [sp, #20]
 80184d8:	ea41 0909 	orr.w	r9, r1, r9
 80184dc:	9906      	ldr	r1, [sp, #24]
 80184de:	ea59 0101 	orrs.w	r1, r9, r1
 80184e2:	d120      	bne.n	8018526 <_dtoa_r+0xad6>
 80184e4:	2a00      	cmp	r2, #0
 80184e6:	ddec      	ble.n	80184c2 <_dtoa_r+0xa72>
 80184e8:	4659      	mov	r1, fp
 80184ea:	2201      	movs	r2, #1
 80184ec:	4620      	mov	r0, r4
 80184ee:	9301      	str	r3, [sp, #4]
 80184f0:	f000 fe88 	bl	8019204 <__lshift>
 80184f4:	4631      	mov	r1, r6
 80184f6:	4683      	mov	fp, r0
 80184f8:	f000 fef0 	bl	80192dc <__mcmp>
 80184fc:	2800      	cmp	r0, #0
 80184fe:	9b01      	ldr	r3, [sp, #4]
 8018500:	dc02      	bgt.n	8018508 <_dtoa_r+0xab8>
 8018502:	d1de      	bne.n	80184c2 <_dtoa_r+0xa72>
 8018504:	07da      	lsls	r2, r3, #31
 8018506:	d5dc      	bpl.n	80184c2 <_dtoa_r+0xa72>
 8018508:	2b39      	cmp	r3, #57	; 0x39
 801850a:	d1d8      	bne.n	80184be <_dtoa_r+0xa6e>
 801850c:	9a02      	ldr	r2, [sp, #8]
 801850e:	2339      	movs	r3, #57	; 0x39
 8018510:	7013      	strb	r3, [r2, #0]
 8018512:	462b      	mov	r3, r5
 8018514:	461d      	mov	r5, r3
 8018516:	3b01      	subs	r3, #1
 8018518:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801851c:	2a39      	cmp	r2, #57	; 0x39
 801851e:	d050      	beq.n	80185c2 <_dtoa_r+0xb72>
 8018520:	3201      	adds	r2, #1
 8018522:	701a      	strb	r2, [r3, #0]
 8018524:	e745      	b.n	80183b2 <_dtoa_r+0x962>
 8018526:	2a00      	cmp	r2, #0
 8018528:	dd03      	ble.n	8018532 <_dtoa_r+0xae2>
 801852a:	2b39      	cmp	r3, #57	; 0x39
 801852c:	d0ee      	beq.n	801850c <_dtoa_r+0xabc>
 801852e:	3301      	adds	r3, #1
 8018530:	e7c7      	b.n	80184c2 <_dtoa_r+0xa72>
 8018532:	9a01      	ldr	r2, [sp, #4]
 8018534:	9907      	ldr	r1, [sp, #28]
 8018536:	f802 3c01 	strb.w	r3, [r2, #-1]
 801853a:	428a      	cmp	r2, r1
 801853c:	d02a      	beq.n	8018594 <_dtoa_r+0xb44>
 801853e:	4659      	mov	r1, fp
 8018540:	2300      	movs	r3, #0
 8018542:	220a      	movs	r2, #10
 8018544:	4620      	mov	r0, r4
 8018546:	f000 fc63 	bl	8018e10 <__multadd>
 801854a:	45b8      	cmp	r8, r7
 801854c:	4683      	mov	fp, r0
 801854e:	f04f 0300 	mov.w	r3, #0
 8018552:	f04f 020a 	mov.w	r2, #10
 8018556:	4641      	mov	r1, r8
 8018558:	4620      	mov	r0, r4
 801855a:	d107      	bne.n	801856c <_dtoa_r+0xb1c>
 801855c:	f000 fc58 	bl	8018e10 <__multadd>
 8018560:	4680      	mov	r8, r0
 8018562:	4607      	mov	r7, r0
 8018564:	9b01      	ldr	r3, [sp, #4]
 8018566:	3301      	adds	r3, #1
 8018568:	9301      	str	r3, [sp, #4]
 801856a:	e775      	b.n	8018458 <_dtoa_r+0xa08>
 801856c:	f000 fc50 	bl	8018e10 <__multadd>
 8018570:	4639      	mov	r1, r7
 8018572:	4680      	mov	r8, r0
 8018574:	2300      	movs	r3, #0
 8018576:	220a      	movs	r2, #10
 8018578:	4620      	mov	r0, r4
 801857a:	f000 fc49 	bl	8018e10 <__multadd>
 801857e:	4607      	mov	r7, r0
 8018580:	e7f0      	b.n	8018564 <_dtoa_r+0xb14>
 8018582:	f1b9 0f00 	cmp.w	r9, #0
 8018586:	9a00      	ldr	r2, [sp, #0]
 8018588:	bfcc      	ite	gt
 801858a:	464d      	movgt	r5, r9
 801858c:	2501      	movle	r5, #1
 801858e:	4415      	add	r5, r2
 8018590:	f04f 0800 	mov.w	r8, #0
 8018594:	4659      	mov	r1, fp
 8018596:	2201      	movs	r2, #1
 8018598:	4620      	mov	r0, r4
 801859a:	9301      	str	r3, [sp, #4]
 801859c:	f000 fe32 	bl	8019204 <__lshift>
 80185a0:	4631      	mov	r1, r6
 80185a2:	4683      	mov	fp, r0
 80185a4:	f000 fe9a 	bl	80192dc <__mcmp>
 80185a8:	2800      	cmp	r0, #0
 80185aa:	dcb2      	bgt.n	8018512 <_dtoa_r+0xac2>
 80185ac:	d102      	bne.n	80185b4 <_dtoa_r+0xb64>
 80185ae:	9b01      	ldr	r3, [sp, #4]
 80185b0:	07db      	lsls	r3, r3, #31
 80185b2:	d4ae      	bmi.n	8018512 <_dtoa_r+0xac2>
 80185b4:	462b      	mov	r3, r5
 80185b6:	461d      	mov	r5, r3
 80185b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80185bc:	2a30      	cmp	r2, #48	; 0x30
 80185be:	d0fa      	beq.n	80185b6 <_dtoa_r+0xb66>
 80185c0:	e6f7      	b.n	80183b2 <_dtoa_r+0x962>
 80185c2:	9a00      	ldr	r2, [sp, #0]
 80185c4:	429a      	cmp	r2, r3
 80185c6:	d1a5      	bne.n	8018514 <_dtoa_r+0xac4>
 80185c8:	f10a 0a01 	add.w	sl, sl, #1
 80185cc:	2331      	movs	r3, #49	; 0x31
 80185ce:	e779      	b.n	80184c4 <_dtoa_r+0xa74>
 80185d0:	4b13      	ldr	r3, [pc, #76]	; (8018620 <_dtoa_r+0xbd0>)
 80185d2:	f7ff baaf 	b.w	8017b34 <_dtoa_r+0xe4>
 80185d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80185d8:	2b00      	cmp	r3, #0
 80185da:	f47f aa86 	bne.w	8017aea <_dtoa_r+0x9a>
 80185de:	4b11      	ldr	r3, [pc, #68]	; (8018624 <_dtoa_r+0xbd4>)
 80185e0:	f7ff baa8 	b.w	8017b34 <_dtoa_r+0xe4>
 80185e4:	f1b9 0f00 	cmp.w	r9, #0
 80185e8:	dc03      	bgt.n	80185f2 <_dtoa_r+0xba2>
 80185ea:	9b05      	ldr	r3, [sp, #20]
 80185ec:	2b02      	cmp	r3, #2
 80185ee:	f73f aec9 	bgt.w	8018384 <_dtoa_r+0x934>
 80185f2:	9d00      	ldr	r5, [sp, #0]
 80185f4:	4631      	mov	r1, r6
 80185f6:	4658      	mov	r0, fp
 80185f8:	f7ff f99c 	bl	8017934 <quorem>
 80185fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8018600:	f805 3b01 	strb.w	r3, [r5], #1
 8018604:	9a00      	ldr	r2, [sp, #0]
 8018606:	1aaa      	subs	r2, r5, r2
 8018608:	4591      	cmp	r9, r2
 801860a:	ddba      	ble.n	8018582 <_dtoa_r+0xb32>
 801860c:	4659      	mov	r1, fp
 801860e:	2300      	movs	r3, #0
 8018610:	220a      	movs	r2, #10
 8018612:	4620      	mov	r0, r4
 8018614:	f000 fbfc 	bl	8018e10 <__multadd>
 8018618:	4683      	mov	fp, r0
 801861a:	e7eb      	b.n	80185f4 <_dtoa_r+0xba4>
 801861c:	0801c3a4 	.word	0x0801c3a4
 8018620:	0801c1a4 	.word	0x0801c1a4
 8018624:	0801c321 	.word	0x0801c321

08018628 <rshift>:
 8018628:	6903      	ldr	r3, [r0, #16]
 801862a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801862e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018632:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018636:	f100 0414 	add.w	r4, r0, #20
 801863a:	dd45      	ble.n	80186c8 <rshift+0xa0>
 801863c:	f011 011f 	ands.w	r1, r1, #31
 8018640:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018644:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8018648:	d10c      	bne.n	8018664 <rshift+0x3c>
 801864a:	f100 0710 	add.w	r7, r0, #16
 801864e:	4629      	mov	r1, r5
 8018650:	42b1      	cmp	r1, r6
 8018652:	d334      	bcc.n	80186be <rshift+0x96>
 8018654:	1a9b      	subs	r3, r3, r2
 8018656:	009b      	lsls	r3, r3, #2
 8018658:	1eea      	subs	r2, r5, #3
 801865a:	4296      	cmp	r6, r2
 801865c:	bf38      	it	cc
 801865e:	2300      	movcc	r3, #0
 8018660:	4423      	add	r3, r4
 8018662:	e015      	b.n	8018690 <rshift+0x68>
 8018664:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8018668:	f1c1 0820 	rsb	r8, r1, #32
 801866c:	40cf      	lsrs	r7, r1
 801866e:	f105 0e04 	add.w	lr, r5, #4
 8018672:	46a1      	mov	r9, r4
 8018674:	4576      	cmp	r6, lr
 8018676:	46f4      	mov	ip, lr
 8018678:	d815      	bhi.n	80186a6 <rshift+0x7e>
 801867a:	1a9b      	subs	r3, r3, r2
 801867c:	009a      	lsls	r2, r3, #2
 801867e:	3a04      	subs	r2, #4
 8018680:	3501      	adds	r5, #1
 8018682:	42ae      	cmp	r6, r5
 8018684:	bf38      	it	cc
 8018686:	2200      	movcc	r2, #0
 8018688:	18a3      	adds	r3, r4, r2
 801868a:	50a7      	str	r7, [r4, r2]
 801868c:	b107      	cbz	r7, 8018690 <rshift+0x68>
 801868e:	3304      	adds	r3, #4
 8018690:	1b1a      	subs	r2, r3, r4
 8018692:	42a3      	cmp	r3, r4
 8018694:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018698:	bf08      	it	eq
 801869a:	2300      	moveq	r3, #0
 801869c:	6102      	str	r2, [r0, #16]
 801869e:	bf08      	it	eq
 80186a0:	6143      	streq	r3, [r0, #20]
 80186a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80186a6:	f8dc c000 	ldr.w	ip, [ip]
 80186aa:	fa0c fc08 	lsl.w	ip, ip, r8
 80186ae:	ea4c 0707 	orr.w	r7, ip, r7
 80186b2:	f849 7b04 	str.w	r7, [r9], #4
 80186b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80186ba:	40cf      	lsrs	r7, r1
 80186bc:	e7da      	b.n	8018674 <rshift+0x4c>
 80186be:	f851 cb04 	ldr.w	ip, [r1], #4
 80186c2:	f847 cf04 	str.w	ip, [r7, #4]!
 80186c6:	e7c3      	b.n	8018650 <rshift+0x28>
 80186c8:	4623      	mov	r3, r4
 80186ca:	e7e1      	b.n	8018690 <rshift+0x68>

080186cc <__hexdig_fun>:
 80186cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80186d0:	2b09      	cmp	r3, #9
 80186d2:	d802      	bhi.n	80186da <__hexdig_fun+0xe>
 80186d4:	3820      	subs	r0, #32
 80186d6:	b2c0      	uxtb	r0, r0
 80186d8:	4770      	bx	lr
 80186da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80186de:	2b05      	cmp	r3, #5
 80186e0:	d801      	bhi.n	80186e6 <__hexdig_fun+0x1a>
 80186e2:	3847      	subs	r0, #71	; 0x47
 80186e4:	e7f7      	b.n	80186d6 <__hexdig_fun+0xa>
 80186e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80186ea:	2b05      	cmp	r3, #5
 80186ec:	d801      	bhi.n	80186f2 <__hexdig_fun+0x26>
 80186ee:	3827      	subs	r0, #39	; 0x27
 80186f0:	e7f1      	b.n	80186d6 <__hexdig_fun+0xa>
 80186f2:	2000      	movs	r0, #0
 80186f4:	4770      	bx	lr
	...

080186f8 <__gethex>:
 80186f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186fc:	ed2d 8b02 	vpush	{d8}
 8018700:	b089      	sub	sp, #36	; 0x24
 8018702:	ee08 0a10 	vmov	s16, r0
 8018706:	9304      	str	r3, [sp, #16]
 8018708:	4bbc      	ldr	r3, [pc, #752]	; (80189fc <__gethex+0x304>)
 801870a:	681b      	ldr	r3, [r3, #0]
 801870c:	9301      	str	r3, [sp, #4]
 801870e:	4618      	mov	r0, r3
 8018710:	468b      	mov	fp, r1
 8018712:	4690      	mov	r8, r2
 8018714:	f7e7 fd5c 	bl	80001d0 <strlen>
 8018718:	9b01      	ldr	r3, [sp, #4]
 801871a:	f8db 2000 	ldr.w	r2, [fp]
 801871e:	4403      	add	r3, r0
 8018720:	4682      	mov	sl, r0
 8018722:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018726:	9305      	str	r3, [sp, #20]
 8018728:	1c93      	adds	r3, r2, #2
 801872a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801872e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8018732:	32fe      	adds	r2, #254	; 0xfe
 8018734:	18d1      	adds	r1, r2, r3
 8018736:	461f      	mov	r7, r3
 8018738:	f813 0b01 	ldrb.w	r0, [r3], #1
 801873c:	9100      	str	r1, [sp, #0]
 801873e:	2830      	cmp	r0, #48	; 0x30
 8018740:	d0f8      	beq.n	8018734 <__gethex+0x3c>
 8018742:	f7ff ffc3 	bl	80186cc <__hexdig_fun>
 8018746:	4604      	mov	r4, r0
 8018748:	2800      	cmp	r0, #0
 801874a:	d13a      	bne.n	80187c2 <__gethex+0xca>
 801874c:	9901      	ldr	r1, [sp, #4]
 801874e:	4652      	mov	r2, sl
 8018750:	4638      	mov	r0, r7
 8018752:	f001 f919 	bl	8019988 <strncmp>
 8018756:	4605      	mov	r5, r0
 8018758:	2800      	cmp	r0, #0
 801875a:	d168      	bne.n	801882e <__gethex+0x136>
 801875c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8018760:	eb07 060a 	add.w	r6, r7, sl
 8018764:	f7ff ffb2 	bl	80186cc <__hexdig_fun>
 8018768:	2800      	cmp	r0, #0
 801876a:	d062      	beq.n	8018832 <__gethex+0x13a>
 801876c:	4633      	mov	r3, r6
 801876e:	7818      	ldrb	r0, [r3, #0]
 8018770:	2830      	cmp	r0, #48	; 0x30
 8018772:	461f      	mov	r7, r3
 8018774:	f103 0301 	add.w	r3, r3, #1
 8018778:	d0f9      	beq.n	801876e <__gethex+0x76>
 801877a:	f7ff ffa7 	bl	80186cc <__hexdig_fun>
 801877e:	2301      	movs	r3, #1
 8018780:	fab0 f480 	clz	r4, r0
 8018784:	0964      	lsrs	r4, r4, #5
 8018786:	4635      	mov	r5, r6
 8018788:	9300      	str	r3, [sp, #0]
 801878a:	463a      	mov	r2, r7
 801878c:	4616      	mov	r6, r2
 801878e:	3201      	adds	r2, #1
 8018790:	7830      	ldrb	r0, [r6, #0]
 8018792:	f7ff ff9b 	bl	80186cc <__hexdig_fun>
 8018796:	2800      	cmp	r0, #0
 8018798:	d1f8      	bne.n	801878c <__gethex+0x94>
 801879a:	9901      	ldr	r1, [sp, #4]
 801879c:	4652      	mov	r2, sl
 801879e:	4630      	mov	r0, r6
 80187a0:	f001 f8f2 	bl	8019988 <strncmp>
 80187a4:	b980      	cbnz	r0, 80187c8 <__gethex+0xd0>
 80187a6:	b94d      	cbnz	r5, 80187bc <__gethex+0xc4>
 80187a8:	eb06 050a 	add.w	r5, r6, sl
 80187ac:	462a      	mov	r2, r5
 80187ae:	4616      	mov	r6, r2
 80187b0:	3201      	adds	r2, #1
 80187b2:	7830      	ldrb	r0, [r6, #0]
 80187b4:	f7ff ff8a 	bl	80186cc <__hexdig_fun>
 80187b8:	2800      	cmp	r0, #0
 80187ba:	d1f8      	bne.n	80187ae <__gethex+0xb6>
 80187bc:	1bad      	subs	r5, r5, r6
 80187be:	00ad      	lsls	r5, r5, #2
 80187c0:	e004      	b.n	80187cc <__gethex+0xd4>
 80187c2:	2400      	movs	r4, #0
 80187c4:	4625      	mov	r5, r4
 80187c6:	e7e0      	b.n	801878a <__gethex+0x92>
 80187c8:	2d00      	cmp	r5, #0
 80187ca:	d1f7      	bne.n	80187bc <__gethex+0xc4>
 80187cc:	7833      	ldrb	r3, [r6, #0]
 80187ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80187d2:	2b50      	cmp	r3, #80	; 0x50
 80187d4:	d13b      	bne.n	801884e <__gethex+0x156>
 80187d6:	7873      	ldrb	r3, [r6, #1]
 80187d8:	2b2b      	cmp	r3, #43	; 0x2b
 80187da:	d02c      	beq.n	8018836 <__gethex+0x13e>
 80187dc:	2b2d      	cmp	r3, #45	; 0x2d
 80187de:	d02e      	beq.n	801883e <__gethex+0x146>
 80187e0:	1c71      	adds	r1, r6, #1
 80187e2:	f04f 0900 	mov.w	r9, #0
 80187e6:	7808      	ldrb	r0, [r1, #0]
 80187e8:	f7ff ff70 	bl	80186cc <__hexdig_fun>
 80187ec:	1e43      	subs	r3, r0, #1
 80187ee:	b2db      	uxtb	r3, r3
 80187f0:	2b18      	cmp	r3, #24
 80187f2:	d82c      	bhi.n	801884e <__gethex+0x156>
 80187f4:	f1a0 0210 	sub.w	r2, r0, #16
 80187f8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80187fc:	f7ff ff66 	bl	80186cc <__hexdig_fun>
 8018800:	1e43      	subs	r3, r0, #1
 8018802:	b2db      	uxtb	r3, r3
 8018804:	2b18      	cmp	r3, #24
 8018806:	d91d      	bls.n	8018844 <__gethex+0x14c>
 8018808:	f1b9 0f00 	cmp.w	r9, #0
 801880c:	d000      	beq.n	8018810 <__gethex+0x118>
 801880e:	4252      	negs	r2, r2
 8018810:	4415      	add	r5, r2
 8018812:	f8cb 1000 	str.w	r1, [fp]
 8018816:	b1e4      	cbz	r4, 8018852 <__gethex+0x15a>
 8018818:	9b00      	ldr	r3, [sp, #0]
 801881a:	2b00      	cmp	r3, #0
 801881c:	bf14      	ite	ne
 801881e:	2700      	movne	r7, #0
 8018820:	2706      	moveq	r7, #6
 8018822:	4638      	mov	r0, r7
 8018824:	b009      	add	sp, #36	; 0x24
 8018826:	ecbd 8b02 	vpop	{d8}
 801882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801882e:	463e      	mov	r6, r7
 8018830:	4625      	mov	r5, r4
 8018832:	2401      	movs	r4, #1
 8018834:	e7ca      	b.n	80187cc <__gethex+0xd4>
 8018836:	f04f 0900 	mov.w	r9, #0
 801883a:	1cb1      	adds	r1, r6, #2
 801883c:	e7d3      	b.n	80187e6 <__gethex+0xee>
 801883e:	f04f 0901 	mov.w	r9, #1
 8018842:	e7fa      	b.n	801883a <__gethex+0x142>
 8018844:	230a      	movs	r3, #10
 8018846:	fb03 0202 	mla	r2, r3, r2, r0
 801884a:	3a10      	subs	r2, #16
 801884c:	e7d4      	b.n	80187f8 <__gethex+0x100>
 801884e:	4631      	mov	r1, r6
 8018850:	e7df      	b.n	8018812 <__gethex+0x11a>
 8018852:	1bf3      	subs	r3, r6, r7
 8018854:	3b01      	subs	r3, #1
 8018856:	4621      	mov	r1, r4
 8018858:	2b07      	cmp	r3, #7
 801885a:	dc0b      	bgt.n	8018874 <__gethex+0x17c>
 801885c:	ee18 0a10 	vmov	r0, s16
 8018860:	f000 fa74 	bl	8018d4c <_Balloc>
 8018864:	4604      	mov	r4, r0
 8018866:	b940      	cbnz	r0, 801887a <__gethex+0x182>
 8018868:	4b65      	ldr	r3, [pc, #404]	; (8018a00 <__gethex+0x308>)
 801886a:	4602      	mov	r2, r0
 801886c:	21de      	movs	r1, #222	; 0xde
 801886e:	4865      	ldr	r0, [pc, #404]	; (8018a04 <__gethex+0x30c>)
 8018870:	f001 f8aa 	bl	80199c8 <__assert_func>
 8018874:	3101      	adds	r1, #1
 8018876:	105b      	asrs	r3, r3, #1
 8018878:	e7ee      	b.n	8018858 <__gethex+0x160>
 801887a:	f100 0914 	add.w	r9, r0, #20
 801887e:	f04f 0b00 	mov.w	fp, #0
 8018882:	f1ca 0301 	rsb	r3, sl, #1
 8018886:	f8cd 9008 	str.w	r9, [sp, #8]
 801888a:	f8cd b000 	str.w	fp, [sp]
 801888e:	9306      	str	r3, [sp, #24]
 8018890:	42b7      	cmp	r7, r6
 8018892:	d340      	bcc.n	8018916 <__gethex+0x21e>
 8018894:	9802      	ldr	r0, [sp, #8]
 8018896:	9b00      	ldr	r3, [sp, #0]
 8018898:	f840 3b04 	str.w	r3, [r0], #4
 801889c:	eba0 0009 	sub.w	r0, r0, r9
 80188a0:	1080      	asrs	r0, r0, #2
 80188a2:	0146      	lsls	r6, r0, #5
 80188a4:	6120      	str	r0, [r4, #16]
 80188a6:	4618      	mov	r0, r3
 80188a8:	f000 fb46 	bl	8018f38 <__hi0bits>
 80188ac:	1a30      	subs	r0, r6, r0
 80188ae:	f8d8 6000 	ldr.w	r6, [r8]
 80188b2:	42b0      	cmp	r0, r6
 80188b4:	dd63      	ble.n	801897e <__gethex+0x286>
 80188b6:	1b87      	subs	r7, r0, r6
 80188b8:	4639      	mov	r1, r7
 80188ba:	4620      	mov	r0, r4
 80188bc:	f000 fee0 	bl	8019680 <__any_on>
 80188c0:	4682      	mov	sl, r0
 80188c2:	b1a8      	cbz	r0, 80188f0 <__gethex+0x1f8>
 80188c4:	1e7b      	subs	r3, r7, #1
 80188c6:	1159      	asrs	r1, r3, #5
 80188c8:	f003 021f 	and.w	r2, r3, #31
 80188cc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80188d0:	f04f 0a01 	mov.w	sl, #1
 80188d4:	fa0a f202 	lsl.w	r2, sl, r2
 80188d8:	420a      	tst	r2, r1
 80188da:	d009      	beq.n	80188f0 <__gethex+0x1f8>
 80188dc:	4553      	cmp	r3, sl
 80188de:	dd05      	ble.n	80188ec <__gethex+0x1f4>
 80188e0:	1eb9      	subs	r1, r7, #2
 80188e2:	4620      	mov	r0, r4
 80188e4:	f000 fecc 	bl	8019680 <__any_on>
 80188e8:	2800      	cmp	r0, #0
 80188ea:	d145      	bne.n	8018978 <__gethex+0x280>
 80188ec:	f04f 0a02 	mov.w	sl, #2
 80188f0:	4639      	mov	r1, r7
 80188f2:	4620      	mov	r0, r4
 80188f4:	f7ff fe98 	bl	8018628 <rshift>
 80188f8:	443d      	add	r5, r7
 80188fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80188fe:	42ab      	cmp	r3, r5
 8018900:	da4c      	bge.n	801899c <__gethex+0x2a4>
 8018902:	ee18 0a10 	vmov	r0, s16
 8018906:	4621      	mov	r1, r4
 8018908:	f000 fa60 	bl	8018dcc <_Bfree>
 801890c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801890e:	2300      	movs	r3, #0
 8018910:	6013      	str	r3, [r2, #0]
 8018912:	27a3      	movs	r7, #163	; 0xa3
 8018914:	e785      	b.n	8018822 <__gethex+0x12a>
 8018916:	1e73      	subs	r3, r6, #1
 8018918:	9a05      	ldr	r2, [sp, #20]
 801891a:	9303      	str	r3, [sp, #12]
 801891c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018920:	4293      	cmp	r3, r2
 8018922:	d019      	beq.n	8018958 <__gethex+0x260>
 8018924:	f1bb 0f20 	cmp.w	fp, #32
 8018928:	d107      	bne.n	801893a <__gethex+0x242>
 801892a:	9b02      	ldr	r3, [sp, #8]
 801892c:	9a00      	ldr	r2, [sp, #0]
 801892e:	f843 2b04 	str.w	r2, [r3], #4
 8018932:	9302      	str	r3, [sp, #8]
 8018934:	2300      	movs	r3, #0
 8018936:	9300      	str	r3, [sp, #0]
 8018938:	469b      	mov	fp, r3
 801893a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801893e:	f7ff fec5 	bl	80186cc <__hexdig_fun>
 8018942:	9b00      	ldr	r3, [sp, #0]
 8018944:	f000 000f 	and.w	r0, r0, #15
 8018948:	fa00 f00b 	lsl.w	r0, r0, fp
 801894c:	4303      	orrs	r3, r0
 801894e:	9300      	str	r3, [sp, #0]
 8018950:	f10b 0b04 	add.w	fp, fp, #4
 8018954:	9b03      	ldr	r3, [sp, #12]
 8018956:	e00d      	b.n	8018974 <__gethex+0x27c>
 8018958:	9b03      	ldr	r3, [sp, #12]
 801895a:	9a06      	ldr	r2, [sp, #24]
 801895c:	4413      	add	r3, r2
 801895e:	42bb      	cmp	r3, r7
 8018960:	d3e0      	bcc.n	8018924 <__gethex+0x22c>
 8018962:	4618      	mov	r0, r3
 8018964:	9901      	ldr	r1, [sp, #4]
 8018966:	9307      	str	r3, [sp, #28]
 8018968:	4652      	mov	r2, sl
 801896a:	f001 f80d 	bl	8019988 <strncmp>
 801896e:	9b07      	ldr	r3, [sp, #28]
 8018970:	2800      	cmp	r0, #0
 8018972:	d1d7      	bne.n	8018924 <__gethex+0x22c>
 8018974:	461e      	mov	r6, r3
 8018976:	e78b      	b.n	8018890 <__gethex+0x198>
 8018978:	f04f 0a03 	mov.w	sl, #3
 801897c:	e7b8      	b.n	80188f0 <__gethex+0x1f8>
 801897e:	da0a      	bge.n	8018996 <__gethex+0x29e>
 8018980:	1a37      	subs	r7, r6, r0
 8018982:	4621      	mov	r1, r4
 8018984:	ee18 0a10 	vmov	r0, s16
 8018988:	463a      	mov	r2, r7
 801898a:	f000 fc3b 	bl	8019204 <__lshift>
 801898e:	1bed      	subs	r5, r5, r7
 8018990:	4604      	mov	r4, r0
 8018992:	f100 0914 	add.w	r9, r0, #20
 8018996:	f04f 0a00 	mov.w	sl, #0
 801899a:	e7ae      	b.n	80188fa <__gethex+0x202>
 801899c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80189a0:	42a8      	cmp	r0, r5
 80189a2:	dd72      	ble.n	8018a8a <__gethex+0x392>
 80189a4:	1b45      	subs	r5, r0, r5
 80189a6:	42ae      	cmp	r6, r5
 80189a8:	dc36      	bgt.n	8018a18 <__gethex+0x320>
 80189aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80189ae:	2b02      	cmp	r3, #2
 80189b0:	d02a      	beq.n	8018a08 <__gethex+0x310>
 80189b2:	2b03      	cmp	r3, #3
 80189b4:	d02c      	beq.n	8018a10 <__gethex+0x318>
 80189b6:	2b01      	cmp	r3, #1
 80189b8:	d115      	bne.n	80189e6 <__gethex+0x2ee>
 80189ba:	42ae      	cmp	r6, r5
 80189bc:	d113      	bne.n	80189e6 <__gethex+0x2ee>
 80189be:	2e01      	cmp	r6, #1
 80189c0:	d10b      	bne.n	80189da <__gethex+0x2e2>
 80189c2:	9a04      	ldr	r2, [sp, #16]
 80189c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80189c8:	6013      	str	r3, [r2, #0]
 80189ca:	2301      	movs	r3, #1
 80189cc:	6123      	str	r3, [r4, #16]
 80189ce:	f8c9 3000 	str.w	r3, [r9]
 80189d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80189d4:	2762      	movs	r7, #98	; 0x62
 80189d6:	601c      	str	r4, [r3, #0]
 80189d8:	e723      	b.n	8018822 <__gethex+0x12a>
 80189da:	1e71      	subs	r1, r6, #1
 80189dc:	4620      	mov	r0, r4
 80189de:	f000 fe4f 	bl	8019680 <__any_on>
 80189e2:	2800      	cmp	r0, #0
 80189e4:	d1ed      	bne.n	80189c2 <__gethex+0x2ca>
 80189e6:	ee18 0a10 	vmov	r0, s16
 80189ea:	4621      	mov	r1, r4
 80189ec:	f000 f9ee 	bl	8018dcc <_Bfree>
 80189f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80189f2:	2300      	movs	r3, #0
 80189f4:	6013      	str	r3, [r2, #0]
 80189f6:	2750      	movs	r7, #80	; 0x50
 80189f8:	e713      	b.n	8018822 <__gethex+0x12a>
 80189fa:	bf00      	nop
 80189fc:	0801c420 	.word	0x0801c420
 8018a00:	0801c3a4 	.word	0x0801c3a4
 8018a04:	0801c3b5 	.word	0x0801c3b5
 8018a08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018a0a:	2b00      	cmp	r3, #0
 8018a0c:	d1eb      	bne.n	80189e6 <__gethex+0x2ee>
 8018a0e:	e7d8      	b.n	80189c2 <__gethex+0x2ca>
 8018a10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018a12:	2b00      	cmp	r3, #0
 8018a14:	d1d5      	bne.n	80189c2 <__gethex+0x2ca>
 8018a16:	e7e6      	b.n	80189e6 <__gethex+0x2ee>
 8018a18:	1e6f      	subs	r7, r5, #1
 8018a1a:	f1ba 0f00 	cmp.w	sl, #0
 8018a1e:	d131      	bne.n	8018a84 <__gethex+0x38c>
 8018a20:	b127      	cbz	r7, 8018a2c <__gethex+0x334>
 8018a22:	4639      	mov	r1, r7
 8018a24:	4620      	mov	r0, r4
 8018a26:	f000 fe2b 	bl	8019680 <__any_on>
 8018a2a:	4682      	mov	sl, r0
 8018a2c:	117b      	asrs	r3, r7, #5
 8018a2e:	2101      	movs	r1, #1
 8018a30:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8018a34:	f007 071f 	and.w	r7, r7, #31
 8018a38:	fa01 f707 	lsl.w	r7, r1, r7
 8018a3c:	421f      	tst	r7, r3
 8018a3e:	4629      	mov	r1, r5
 8018a40:	4620      	mov	r0, r4
 8018a42:	bf18      	it	ne
 8018a44:	f04a 0a02 	orrne.w	sl, sl, #2
 8018a48:	1b76      	subs	r6, r6, r5
 8018a4a:	f7ff fded 	bl	8018628 <rshift>
 8018a4e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018a52:	2702      	movs	r7, #2
 8018a54:	f1ba 0f00 	cmp.w	sl, #0
 8018a58:	d048      	beq.n	8018aec <__gethex+0x3f4>
 8018a5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018a5e:	2b02      	cmp	r3, #2
 8018a60:	d015      	beq.n	8018a8e <__gethex+0x396>
 8018a62:	2b03      	cmp	r3, #3
 8018a64:	d017      	beq.n	8018a96 <__gethex+0x39e>
 8018a66:	2b01      	cmp	r3, #1
 8018a68:	d109      	bne.n	8018a7e <__gethex+0x386>
 8018a6a:	f01a 0f02 	tst.w	sl, #2
 8018a6e:	d006      	beq.n	8018a7e <__gethex+0x386>
 8018a70:	f8d9 0000 	ldr.w	r0, [r9]
 8018a74:	ea4a 0a00 	orr.w	sl, sl, r0
 8018a78:	f01a 0f01 	tst.w	sl, #1
 8018a7c:	d10e      	bne.n	8018a9c <__gethex+0x3a4>
 8018a7e:	f047 0710 	orr.w	r7, r7, #16
 8018a82:	e033      	b.n	8018aec <__gethex+0x3f4>
 8018a84:	f04f 0a01 	mov.w	sl, #1
 8018a88:	e7d0      	b.n	8018a2c <__gethex+0x334>
 8018a8a:	2701      	movs	r7, #1
 8018a8c:	e7e2      	b.n	8018a54 <__gethex+0x35c>
 8018a8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018a90:	f1c3 0301 	rsb	r3, r3, #1
 8018a94:	9315      	str	r3, [sp, #84]	; 0x54
 8018a96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018a98:	2b00      	cmp	r3, #0
 8018a9a:	d0f0      	beq.n	8018a7e <__gethex+0x386>
 8018a9c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018aa0:	f104 0314 	add.w	r3, r4, #20
 8018aa4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018aa8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018aac:	f04f 0c00 	mov.w	ip, #0
 8018ab0:	4618      	mov	r0, r3
 8018ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8018ab6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018aba:	d01c      	beq.n	8018af6 <__gethex+0x3fe>
 8018abc:	3201      	adds	r2, #1
 8018abe:	6002      	str	r2, [r0, #0]
 8018ac0:	2f02      	cmp	r7, #2
 8018ac2:	f104 0314 	add.w	r3, r4, #20
 8018ac6:	d13f      	bne.n	8018b48 <__gethex+0x450>
 8018ac8:	f8d8 2000 	ldr.w	r2, [r8]
 8018acc:	3a01      	subs	r2, #1
 8018ace:	42b2      	cmp	r2, r6
 8018ad0:	d10a      	bne.n	8018ae8 <__gethex+0x3f0>
 8018ad2:	1171      	asrs	r1, r6, #5
 8018ad4:	2201      	movs	r2, #1
 8018ad6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018ada:	f006 061f 	and.w	r6, r6, #31
 8018ade:	fa02 f606 	lsl.w	r6, r2, r6
 8018ae2:	421e      	tst	r6, r3
 8018ae4:	bf18      	it	ne
 8018ae6:	4617      	movne	r7, r2
 8018ae8:	f047 0720 	orr.w	r7, r7, #32
 8018aec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018aee:	601c      	str	r4, [r3, #0]
 8018af0:	9b04      	ldr	r3, [sp, #16]
 8018af2:	601d      	str	r5, [r3, #0]
 8018af4:	e695      	b.n	8018822 <__gethex+0x12a>
 8018af6:	4299      	cmp	r1, r3
 8018af8:	f843 cc04 	str.w	ip, [r3, #-4]
 8018afc:	d8d8      	bhi.n	8018ab0 <__gethex+0x3b8>
 8018afe:	68a3      	ldr	r3, [r4, #8]
 8018b00:	459b      	cmp	fp, r3
 8018b02:	db19      	blt.n	8018b38 <__gethex+0x440>
 8018b04:	6861      	ldr	r1, [r4, #4]
 8018b06:	ee18 0a10 	vmov	r0, s16
 8018b0a:	3101      	adds	r1, #1
 8018b0c:	f000 f91e 	bl	8018d4c <_Balloc>
 8018b10:	4681      	mov	r9, r0
 8018b12:	b918      	cbnz	r0, 8018b1c <__gethex+0x424>
 8018b14:	4b1a      	ldr	r3, [pc, #104]	; (8018b80 <__gethex+0x488>)
 8018b16:	4602      	mov	r2, r0
 8018b18:	2184      	movs	r1, #132	; 0x84
 8018b1a:	e6a8      	b.n	801886e <__gethex+0x176>
 8018b1c:	6922      	ldr	r2, [r4, #16]
 8018b1e:	3202      	adds	r2, #2
 8018b20:	f104 010c 	add.w	r1, r4, #12
 8018b24:	0092      	lsls	r2, r2, #2
 8018b26:	300c      	adds	r0, #12
 8018b28:	f7fd f882 	bl	8015c30 <memcpy>
 8018b2c:	4621      	mov	r1, r4
 8018b2e:	ee18 0a10 	vmov	r0, s16
 8018b32:	f000 f94b 	bl	8018dcc <_Bfree>
 8018b36:	464c      	mov	r4, r9
 8018b38:	6923      	ldr	r3, [r4, #16]
 8018b3a:	1c5a      	adds	r2, r3, #1
 8018b3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018b40:	6122      	str	r2, [r4, #16]
 8018b42:	2201      	movs	r2, #1
 8018b44:	615a      	str	r2, [r3, #20]
 8018b46:	e7bb      	b.n	8018ac0 <__gethex+0x3c8>
 8018b48:	6922      	ldr	r2, [r4, #16]
 8018b4a:	455a      	cmp	r2, fp
 8018b4c:	dd0b      	ble.n	8018b66 <__gethex+0x46e>
 8018b4e:	2101      	movs	r1, #1
 8018b50:	4620      	mov	r0, r4
 8018b52:	f7ff fd69 	bl	8018628 <rshift>
 8018b56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018b5a:	3501      	adds	r5, #1
 8018b5c:	42ab      	cmp	r3, r5
 8018b5e:	f6ff aed0 	blt.w	8018902 <__gethex+0x20a>
 8018b62:	2701      	movs	r7, #1
 8018b64:	e7c0      	b.n	8018ae8 <__gethex+0x3f0>
 8018b66:	f016 061f 	ands.w	r6, r6, #31
 8018b6a:	d0fa      	beq.n	8018b62 <__gethex+0x46a>
 8018b6c:	449a      	add	sl, r3
 8018b6e:	f1c6 0620 	rsb	r6, r6, #32
 8018b72:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8018b76:	f000 f9df 	bl	8018f38 <__hi0bits>
 8018b7a:	42b0      	cmp	r0, r6
 8018b7c:	dbe7      	blt.n	8018b4e <__gethex+0x456>
 8018b7e:	e7f0      	b.n	8018b62 <__gethex+0x46a>
 8018b80:	0801c3a4 	.word	0x0801c3a4

08018b84 <L_shift>:
 8018b84:	f1c2 0208 	rsb	r2, r2, #8
 8018b88:	0092      	lsls	r2, r2, #2
 8018b8a:	b570      	push	{r4, r5, r6, lr}
 8018b8c:	f1c2 0620 	rsb	r6, r2, #32
 8018b90:	6843      	ldr	r3, [r0, #4]
 8018b92:	6804      	ldr	r4, [r0, #0]
 8018b94:	fa03 f506 	lsl.w	r5, r3, r6
 8018b98:	432c      	orrs	r4, r5
 8018b9a:	40d3      	lsrs	r3, r2
 8018b9c:	6004      	str	r4, [r0, #0]
 8018b9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8018ba2:	4288      	cmp	r0, r1
 8018ba4:	d3f4      	bcc.n	8018b90 <L_shift+0xc>
 8018ba6:	bd70      	pop	{r4, r5, r6, pc}

08018ba8 <__match>:
 8018ba8:	b530      	push	{r4, r5, lr}
 8018baa:	6803      	ldr	r3, [r0, #0]
 8018bac:	3301      	adds	r3, #1
 8018bae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018bb2:	b914      	cbnz	r4, 8018bba <__match+0x12>
 8018bb4:	6003      	str	r3, [r0, #0]
 8018bb6:	2001      	movs	r0, #1
 8018bb8:	bd30      	pop	{r4, r5, pc}
 8018bba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018bbe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8018bc2:	2d19      	cmp	r5, #25
 8018bc4:	bf98      	it	ls
 8018bc6:	3220      	addls	r2, #32
 8018bc8:	42a2      	cmp	r2, r4
 8018bca:	d0f0      	beq.n	8018bae <__match+0x6>
 8018bcc:	2000      	movs	r0, #0
 8018bce:	e7f3      	b.n	8018bb8 <__match+0x10>

08018bd0 <__hexnan>:
 8018bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018bd4:	680b      	ldr	r3, [r1, #0]
 8018bd6:	6801      	ldr	r1, [r0, #0]
 8018bd8:	115e      	asrs	r6, r3, #5
 8018bda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8018bde:	f013 031f 	ands.w	r3, r3, #31
 8018be2:	b087      	sub	sp, #28
 8018be4:	bf18      	it	ne
 8018be6:	3604      	addne	r6, #4
 8018be8:	2500      	movs	r5, #0
 8018bea:	1f37      	subs	r7, r6, #4
 8018bec:	4682      	mov	sl, r0
 8018bee:	4690      	mov	r8, r2
 8018bf0:	9301      	str	r3, [sp, #4]
 8018bf2:	f846 5c04 	str.w	r5, [r6, #-4]
 8018bf6:	46b9      	mov	r9, r7
 8018bf8:	463c      	mov	r4, r7
 8018bfa:	9502      	str	r5, [sp, #8]
 8018bfc:	46ab      	mov	fp, r5
 8018bfe:	784a      	ldrb	r2, [r1, #1]
 8018c00:	1c4b      	adds	r3, r1, #1
 8018c02:	9303      	str	r3, [sp, #12]
 8018c04:	b342      	cbz	r2, 8018c58 <__hexnan+0x88>
 8018c06:	4610      	mov	r0, r2
 8018c08:	9105      	str	r1, [sp, #20]
 8018c0a:	9204      	str	r2, [sp, #16]
 8018c0c:	f7ff fd5e 	bl	80186cc <__hexdig_fun>
 8018c10:	2800      	cmp	r0, #0
 8018c12:	d14f      	bne.n	8018cb4 <__hexnan+0xe4>
 8018c14:	9a04      	ldr	r2, [sp, #16]
 8018c16:	9905      	ldr	r1, [sp, #20]
 8018c18:	2a20      	cmp	r2, #32
 8018c1a:	d818      	bhi.n	8018c4e <__hexnan+0x7e>
 8018c1c:	9b02      	ldr	r3, [sp, #8]
 8018c1e:	459b      	cmp	fp, r3
 8018c20:	dd13      	ble.n	8018c4a <__hexnan+0x7a>
 8018c22:	454c      	cmp	r4, r9
 8018c24:	d206      	bcs.n	8018c34 <__hexnan+0x64>
 8018c26:	2d07      	cmp	r5, #7
 8018c28:	dc04      	bgt.n	8018c34 <__hexnan+0x64>
 8018c2a:	462a      	mov	r2, r5
 8018c2c:	4649      	mov	r1, r9
 8018c2e:	4620      	mov	r0, r4
 8018c30:	f7ff ffa8 	bl	8018b84 <L_shift>
 8018c34:	4544      	cmp	r4, r8
 8018c36:	d950      	bls.n	8018cda <__hexnan+0x10a>
 8018c38:	2300      	movs	r3, #0
 8018c3a:	f1a4 0904 	sub.w	r9, r4, #4
 8018c3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8018c42:	f8cd b008 	str.w	fp, [sp, #8]
 8018c46:	464c      	mov	r4, r9
 8018c48:	461d      	mov	r5, r3
 8018c4a:	9903      	ldr	r1, [sp, #12]
 8018c4c:	e7d7      	b.n	8018bfe <__hexnan+0x2e>
 8018c4e:	2a29      	cmp	r2, #41	; 0x29
 8018c50:	d156      	bne.n	8018d00 <__hexnan+0x130>
 8018c52:	3102      	adds	r1, #2
 8018c54:	f8ca 1000 	str.w	r1, [sl]
 8018c58:	f1bb 0f00 	cmp.w	fp, #0
 8018c5c:	d050      	beq.n	8018d00 <__hexnan+0x130>
 8018c5e:	454c      	cmp	r4, r9
 8018c60:	d206      	bcs.n	8018c70 <__hexnan+0xa0>
 8018c62:	2d07      	cmp	r5, #7
 8018c64:	dc04      	bgt.n	8018c70 <__hexnan+0xa0>
 8018c66:	462a      	mov	r2, r5
 8018c68:	4649      	mov	r1, r9
 8018c6a:	4620      	mov	r0, r4
 8018c6c:	f7ff ff8a 	bl	8018b84 <L_shift>
 8018c70:	4544      	cmp	r4, r8
 8018c72:	d934      	bls.n	8018cde <__hexnan+0x10e>
 8018c74:	f1a8 0204 	sub.w	r2, r8, #4
 8018c78:	4623      	mov	r3, r4
 8018c7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8018c7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8018c82:	429f      	cmp	r7, r3
 8018c84:	d2f9      	bcs.n	8018c7a <__hexnan+0xaa>
 8018c86:	1b3b      	subs	r3, r7, r4
 8018c88:	f023 0303 	bic.w	r3, r3, #3
 8018c8c:	3304      	adds	r3, #4
 8018c8e:	3401      	adds	r4, #1
 8018c90:	3e03      	subs	r6, #3
 8018c92:	42b4      	cmp	r4, r6
 8018c94:	bf88      	it	hi
 8018c96:	2304      	movhi	r3, #4
 8018c98:	4443      	add	r3, r8
 8018c9a:	2200      	movs	r2, #0
 8018c9c:	f843 2b04 	str.w	r2, [r3], #4
 8018ca0:	429f      	cmp	r7, r3
 8018ca2:	d2fb      	bcs.n	8018c9c <__hexnan+0xcc>
 8018ca4:	683b      	ldr	r3, [r7, #0]
 8018ca6:	b91b      	cbnz	r3, 8018cb0 <__hexnan+0xe0>
 8018ca8:	4547      	cmp	r7, r8
 8018caa:	d127      	bne.n	8018cfc <__hexnan+0x12c>
 8018cac:	2301      	movs	r3, #1
 8018cae:	603b      	str	r3, [r7, #0]
 8018cb0:	2005      	movs	r0, #5
 8018cb2:	e026      	b.n	8018d02 <__hexnan+0x132>
 8018cb4:	3501      	adds	r5, #1
 8018cb6:	2d08      	cmp	r5, #8
 8018cb8:	f10b 0b01 	add.w	fp, fp, #1
 8018cbc:	dd06      	ble.n	8018ccc <__hexnan+0xfc>
 8018cbe:	4544      	cmp	r4, r8
 8018cc0:	d9c3      	bls.n	8018c4a <__hexnan+0x7a>
 8018cc2:	2300      	movs	r3, #0
 8018cc4:	f844 3c04 	str.w	r3, [r4, #-4]
 8018cc8:	2501      	movs	r5, #1
 8018cca:	3c04      	subs	r4, #4
 8018ccc:	6822      	ldr	r2, [r4, #0]
 8018cce:	f000 000f 	and.w	r0, r0, #15
 8018cd2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8018cd6:	6022      	str	r2, [r4, #0]
 8018cd8:	e7b7      	b.n	8018c4a <__hexnan+0x7a>
 8018cda:	2508      	movs	r5, #8
 8018cdc:	e7b5      	b.n	8018c4a <__hexnan+0x7a>
 8018cde:	9b01      	ldr	r3, [sp, #4]
 8018ce0:	2b00      	cmp	r3, #0
 8018ce2:	d0df      	beq.n	8018ca4 <__hexnan+0xd4>
 8018ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8018ce8:	f1c3 0320 	rsb	r3, r3, #32
 8018cec:	fa22 f303 	lsr.w	r3, r2, r3
 8018cf0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8018cf4:	401a      	ands	r2, r3
 8018cf6:	f846 2c04 	str.w	r2, [r6, #-4]
 8018cfa:	e7d3      	b.n	8018ca4 <__hexnan+0xd4>
 8018cfc:	3f04      	subs	r7, #4
 8018cfe:	e7d1      	b.n	8018ca4 <__hexnan+0xd4>
 8018d00:	2004      	movs	r0, #4
 8018d02:	b007      	add	sp, #28
 8018d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018d08 <_localeconv_r>:
 8018d08:	4800      	ldr	r0, [pc, #0]	; (8018d0c <_localeconv_r+0x4>)
 8018d0a:	4770      	bx	lr
 8018d0c:	20000b00 	.word	0x20000b00

08018d10 <__ascii_mbtowc>:
 8018d10:	b082      	sub	sp, #8
 8018d12:	b901      	cbnz	r1, 8018d16 <__ascii_mbtowc+0x6>
 8018d14:	a901      	add	r1, sp, #4
 8018d16:	b142      	cbz	r2, 8018d2a <__ascii_mbtowc+0x1a>
 8018d18:	b14b      	cbz	r3, 8018d2e <__ascii_mbtowc+0x1e>
 8018d1a:	7813      	ldrb	r3, [r2, #0]
 8018d1c:	600b      	str	r3, [r1, #0]
 8018d1e:	7812      	ldrb	r2, [r2, #0]
 8018d20:	1e10      	subs	r0, r2, #0
 8018d22:	bf18      	it	ne
 8018d24:	2001      	movne	r0, #1
 8018d26:	b002      	add	sp, #8
 8018d28:	4770      	bx	lr
 8018d2a:	4610      	mov	r0, r2
 8018d2c:	e7fb      	b.n	8018d26 <__ascii_mbtowc+0x16>
 8018d2e:	f06f 0001 	mvn.w	r0, #1
 8018d32:	e7f8      	b.n	8018d26 <__ascii_mbtowc+0x16>

08018d34 <__malloc_lock>:
 8018d34:	4801      	ldr	r0, [pc, #4]	; (8018d3c <__malloc_lock+0x8>)
 8018d36:	f000 be78 	b.w	8019a2a <__retarget_lock_acquire_recursive>
 8018d3a:	bf00      	nop
 8018d3c:	20006b74 	.word	0x20006b74

08018d40 <__malloc_unlock>:
 8018d40:	4801      	ldr	r0, [pc, #4]	; (8018d48 <__malloc_unlock+0x8>)
 8018d42:	f000 be73 	b.w	8019a2c <__retarget_lock_release_recursive>
 8018d46:	bf00      	nop
 8018d48:	20006b74 	.word	0x20006b74

08018d4c <_Balloc>:
 8018d4c:	b570      	push	{r4, r5, r6, lr}
 8018d4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8018d50:	4604      	mov	r4, r0
 8018d52:	460d      	mov	r5, r1
 8018d54:	b976      	cbnz	r6, 8018d74 <_Balloc+0x28>
 8018d56:	2010      	movs	r0, #16
 8018d58:	f7fc ff5a 	bl	8015c10 <malloc>
 8018d5c:	4602      	mov	r2, r0
 8018d5e:	6260      	str	r0, [r4, #36]	; 0x24
 8018d60:	b920      	cbnz	r0, 8018d6c <_Balloc+0x20>
 8018d62:	4b18      	ldr	r3, [pc, #96]	; (8018dc4 <_Balloc+0x78>)
 8018d64:	4818      	ldr	r0, [pc, #96]	; (8018dc8 <_Balloc+0x7c>)
 8018d66:	2166      	movs	r1, #102	; 0x66
 8018d68:	f000 fe2e 	bl	80199c8 <__assert_func>
 8018d6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018d70:	6006      	str	r6, [r0, #0]
 8018d72:	60c6      	str	r6, [r0, #12]
 8018d74:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8018d76:	68f3      	ldr	r3, [r6, #12]
 8018d78:	b183      	cbz	r3, 8018d9c <_Balloc+0x50>
 8018d7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018d7c:	68db      	ldr	r3, [r3, #12]
 8018d7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018d82:	b9b8      	cbnz	r0, 8018db4 <_Balloc+0x68>
 8018d84:	2101      	movs	r1, #1
 8018d86:	fa01 f605 	lsl.w	r6, r1, r5
 8018d8a:	1d72      	adds	r2, r6, #5
 8018d8c:	0092      	lsls	r2, r2, #2
 8018d8e:	4620      	mov	r0, r4
 8018d90:	f7fc ff7e 	bl	8015c90 <_calloc_r>
 8018d94:	b160      	cbz	r0, 8018db0 <_Balloc+0x64>
 8018d96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018d9a:	e00e      	b.n	8018dba <_Balloc+0x6e>
 8018d9c:	2221      	movs	r2, #33	; 0x21
 8018d9e:	2104      	movs	r1, #4
 8018da0:	4620      	mov	r0, r4
 8018da2:	f7fc ff75 	bl	8015c90 <_calloc_r>
 8018da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018da8:	60f0      	str	r0, [r6, #12]
 8018daa:	68db      	ldr	r3, [r3, #12]
 8018dac:	2b00      	cmp	r3, #0
 8018dae:	d1e4      	bne.n	8018d7a <_Balloc+0x2e>
 8018db0:	2000      	movs	r0, #0
 8018db2:	bd70      	pop	{r4, r5, r6, pc}
 8018db4:	6802      	ldr	r2, [r0, #0]
 8018db6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8018dba:	2300      	movs	r3, #0
 8018dbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018dc0:	e7f7      	b.n	8018db2 <_Balloc+0x66>
 8018dc2:	bf00      	nop
 8018dc4:	0801c32e 	.word	0x0801c32e
 8018dc8:	0801c434 	.word	0x0801c434

08018dcc <_Bfree>:
 8018dcc:	b570      	push	{r4, r5, r6, lr}
 8018dce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8018dd0:	4605      	mov	r5, r0
 8018dd2:	460c      	mov	r4, r1
 8018dd4:	b976      	cbnz	r6, 8018df4 <_Bfree+0x28>
 8018dd6:	2010      	movs	r0, #16
 8018dd8:	f7fc ff1a 	bl	8015c10 <malloc>
 8018ddc:	4602      	mov	r2, r0
 8018dde:	6268      	str	r0, [r5, #36]	; 0x24
 8018de0:	b920      	cbnz	r0, 8018dec <_Bfree+0x20>
 8018de2:	4b09      	ldr	r3, [pc, #36]	; (8018e08 <_Bfree+0x3c>)
 8018de4:	4809      	ldr	r0, [pc, #36]	; (8018e0c <_Bfree+0x40>)
 8018de6:	218a      	movs	r1, #138	; 0x8a
 8018de8:	f000 fdee 	bl	80199c8 <__assert_func>
 8018dec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018df0:	6006      	str	r6, [r0, #0]
 8018df2:	60c6      	str	r6, [r0, #12]
 8018df4:	b13c      	cbz	r4, 8018e06 <_Bfree+0x3a>
 8018df6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8018df8:	6862      	ldr	r2, [r4, #4]
 8018dfa:	68db      	ldr	r3, [r3, #12]
 8018dfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018e00:	6021      	str	r1, [r4, #0]
 8018e02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8018e06:	bd70      	pop	{r4, r5, r6, pc}
 8018e08:	0801c32e 	.word	0x0801c32e
 8018e0c:	0801c434 	.word	0x0801c434

08018e10 <__multadd>:
 8018e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e14:	690e      	ldr	r6, [r1, #16]
 8018e16:	4607      	mov	r7, r0
 8018e18:	4698      	mov	r8, r3
 8018e1a:	460c      	mov	r4, r1
 8018e1c:	f101 0014 	add.w	r0, r1, #20
 8018e20:	2300      	movs	r3, #0
 8018e22:	6805      	ldr	r5, [r0, #0]
 8018e24:	b2a9      	uxth	r1, r5
 8018e26:	fb02 8101 	mla	r1, r2, r1, r8
 8018e2a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8018e2e:	0c2d      	lsrs	r5, r5, #16
 8018e30:	fb02 c505 	mla	r5, r2, r5, ip
 8018e34:	b289      	uxth	r1, r1
 8018e36:	3301      	adds	r3, #1
 8018e38:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8018e3c:	429e      	cmp	r6, r3
 8018e3e:	f840 1b04 	str.w	r1, [r0], #4
 8018e42:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8018e46:	dcec      	bgt.n	8018e22 <__multadd+0x12>
 8018e48:	f1b8 0f00 	cmp.w	r8, #0
 8018e4c:	d022      	beq.n	8018e94 <__multadd+0x84>
 8018e4e:	68a3      	ldr	r3, [r4, #8]
 8018e50:	42b3      	cmp	r3, r6
 8018e52:	dc19      	bgt.n	8018e88 <__multadd+0x78>
 8018e54:	6861      	ldr	r1, [r4, #4]
 8018e56:	4638      	mov	r0, r7
 8018e58:	3101      	adds	r1, #1
 8018e5a:	f7ff ff77 	bl	8018d4c <_Balloc>
 8018e5e:	4605      	mov	r5, r0
 8018e60:	b928      	cbnz	r0, 8018e6e <__multadd+0x5e>
 8018e62:	4602      	mov	r2, r0
 8018e64:	4b0d      	ldr	r3, [pc, #52]	; (8018e9c <__multadd+0x8c>)
 8018e66:	480e      	ldr	r0, [pc, #56]	; (8018ea0 <__multadd+0x90>)
 8018e68:	21b5      	movs	r1, #181	; 0xb5
 8018e6a:	f000 fdad 	bl	80199c8 <__assert_func>
 8018e6e:	6922      	ldr	r2, [r4, #16]
 8018e70:	3202      	adds	r2, #2
 8018e72:	f104 010c 	add.w	r1, r4, #12
 8018e76:	0092      	lsls	r2, r2, #2
 8018e78:	300c      	adds	r0, #12
 8018e7a:	f7fc fed9 	bl	8015c30 <memcpy>
 8018e7e:	4621      	mov	r1, r4
 8018e80:	4638      	mov	r0, r7
 8018e82:	f7ff ffa3 	bl	8018dcc <_Bfree>
 8018e86:	462c      	mov	r4, r5
 8018e88:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8018e8c:	3601      	adds	r6, #1
 8018e8e:	f8c3 8014 	str.w	r8, [r3, #20]
 8018e92:	6126      	str	r6, [r4, #16]
 8018e94:	4620      	mov	r0, r4
 8018e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018e9a:	bf00      	nop
 8018e9c:	0801c3a4 	.word	0x0801c3a4
 8018ea0:	0801c434 	.word	0x0801c434

08018ea4 <__s2b>:
 8018ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ea8:	460c      	mov	r4, r1
 8018eaa:	4615      	mov	r5, r2
 8018eac:	461f      	mov	r7, r3
 8018eae:	2209      	movs	r2, #9
 8018eb0:	3308      	adds	r3, #8
 8018eb2:	4606      	mov	r6, r0
 8018eb4:	fb93 f3f2 	sdiv	r3, r3, r2
 8018eb8:	2100      	movs	r1, #0
 8018eba:	2201      	movs	r2, #1
 8018ebc:	429a      	cmp	r2, r3
 8018ebe:	db09      	blt.n	8018ed4 <__s2b+0x30>
 8018ec0:	4630      	mov	r0, r6
 8018ec2:	f7ff ff43 	bl	8018d4c <_Balloc>
 8018ec6:	b940      	cbnz	r0, 8018eda <__s2b+0x36>
 8018ec8:	4602      	mov	r2, r0
 8018eca:	4b19      	ldr	r3, [pc, #100]	; (8018f30 <__s2b+0x8c>)
 8018ecc:	4819      	ldr	r0, [pc, #100]	; (8018f34 <__s2b+0x90>)
 8018ece:	21ce      	movs	r1, #206	; 0xce
 8018ed0:	f000 fd7a 	bl	80199c8 <__assert_func>
 8018ed4:	0052      	lsls	r2, r2, #1
 8018ed6:	3101      	adds	r1, #1
 8018ed8:	e7f0      	b.n	8018ebc <__s2b+0x18>
 8018eda:	9b08      	ldr	r3, [sp, #32]
 8018edc:	6143      	str	r3, [r0, #20]
 8018ede:	2d09      	cmp	r5, #9
 8018ee0:	f04f 0301 	mov.w	r3, #1
 8018ee4:	6103      	str	r3, [r0, #16]
 8018ee6:	dd16      	ble.n	8018f16 <__s2b+0x72>
 8018ee8:	f104 0909 	add.w	r9, r4, #9
 8018eec:	46c8      	mov	r8, r9
 8018eee:	442c      	add	r4, r5
 8018ef0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8018ef4:	4601      	mov	r1, r0
 8018ef6:	3b30      	subs	r3, #48	; 0x30
 8018ef8:	220a      	movs	r2, #10
 8018efa:	4630      	mov	r0, r6
 8018efc:	f7ff ff88 	bl	8018e10 <__multadd>
 8018f00:	45a0      	cmp	r8, r4
 8018f02:	d1f5      	bne.n	8018ef0 <__s2b+0x4c>
 8018f04:	f1a5 0408 	sub.w	r4, r5, #8
 8018f08:	444c      	add	r4, r9
 8018f0a:	1b2d      	subs	r5, r5, r4
 8018f0c:	1963      	adds	r3, r4, r5
 8018f0e:	42bb      	cmp	r3, r7
 8018f10:	db04      	blt.n	8018f1c <__s2b+0x78>
 8018f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018f16:	340a      	adds	r4, #10
 8018f18:	2509      	movs	r5, #9
 8018f1a:	e7f6      	b.n	8018f0a <__s2b+0x66>
 8018f1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018f20:	4601      	mov	r1, r0
 8018f22:	3b30      	subs	r3, #48	; 0x30
 8018f24:	220a      	movs	r2, #10
 8018f26:	4630      	mov	r0, r6
 8018f28:	f7ff ff72 	bl	8018e10 <__multadd>
 8018f2c:	e7ee      	b.n	8018f0c <__s2b+0x68>
 8018f2e:	bf00      	nop
 8018f30:	0801c3a4 	.word	0x0801c3a4
 8018f34:	0801c434 	.word	0x0801c434

08018f38 <__hi0bits>:
 8018f38:	0c03      	lsrs	r3, r0, #16
 8018f3a:	041b      	lsls	r3, r3, #16
 8018f3c:	b9d3      	cbnz	r3, 8018f74 <__hi0bits+0x3c>
 8018f3e:	0400      	lsls	r0, r0, #16
 8018f40:	2310      	movs	r3, #16
 8018f42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8018f46:	bf04      	itt	eq
 8018f48:	0200      	lsleq	r0, r0, #8
 8018f4a:	3308      	addeq	r3, #8
 8018f4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8018f50:	bf04      	itt	eq
 8018f52:	0100      	lsleq	r0, r0, #4
 8018f54:	3304      	addeq	r3, #4
 8018f56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8018f5a:	bf04      	itt	eq
 8018f5c:	0080      	lsleq	r0, r0, #2
 8018f5e:	3302      	addeq	r3, #2
 8018f60:	2800      	cmp	r0, #0
 8018f62:	db05      	blt.n	8018f70 <__hi0bits+0x38>
 8018f64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8018f68:	f103 0301 	add.w	r3, r3, #1
 8018f6c:	bf08      	it	eq
 8018f6e:	2320      	moveq	r3, #32
 8018f70:	4618      	mov	r0, r3
 8018f72:	4770      	bx	lr
 8018f74:	2300      	movs	r3, #0
 8018f76:	e7e4      	b.n	8018f42 <__hi0bits+0xa>

08018f78 <__lo0bits>:
 8018f78:	6803      	ldr	r3, [r0, #0]
 8018f7a:	f013 0207 	ands.w	r2, r3, #7
 8018f7e:	4601      	mov	r1, r0
 8018f80:	d00b      	beq.n	8018f9a <__lo0bits+0x22>
 8018f82:	07da      	lsls	r2, r3, #31
 8018f84:	d424      	bmi.n	8018fd0 <__lo0bits+0x58>
 8018f86:	0798      	lsls	r0, r3, #30
 8018f88:	bf49      	itett	mi
 8018f8a:	085b      	lsrmi	r3, r3, #1
 8018f8c:	089b      	lsrpl	r3, r3, #2
 8018f8e:	2001      	movmi	r0, #1
 8018f90:	600b      	strmi	r3, [r1, #0]
 8018f92:	bf5c      	itt	pl
 8018f94:	600b      	strpl	r3, [r1, #0]
 8018f96:	2002      	movpl	r0, #2
 8018f98:	4770      	bx	lr
 8018f9a:	b298      	uxth	r0, r3
 8018f9c:	b9b0      	cbnz	r0, 8018fcc <__lo0bits+0x54>
 8018f9e:	0c1b      	lsrs	r3, r3, #16
 8018fa0:	2010      	movs	r0, #16
 8018fa2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8018fa6:	bf04      	itt	eq
 8018fa8:	0a1b      	lsreq	r3, r3, #8
 8018faa:	3008      	addeq	r0, #8
 8018fac:	071a      	lsls	r2, r3, #28
 8018fae:	bf04      	itt	eq
 8018fb0:	091b      	lsreq	r3, r3, #4
 8018fb2:	3004      	addeq	r0, #4
 8018fb4:	079a      	lsls	r2, r3, #30
 8018fb6:	bf04      	itt	eq
 8018fb8:	089b      	lsreq	r3, r3, #2
 8018fba:	3002      	addeq	r0, #2
 8018fbc:	07da      	lsls	r2, r3, #31
 8018fbe:	d403      	bmi.n	8018fc8 <__lo0bits+0x50>
 8018fc0:	085b      	lsrs	r3, r3, #1
 8018fc2:	f100 0001 	add.w	r0, r0, #1
 8018fc6:	d005      	beq.n	8018fd4 <__lo0bits+0x5c>
 8018fc8:	600b      	str	r3, [r1, #0]
 8018fca:	4770      	bx	lr
 8018fcc:	4610      	mov	r0, r2
 8018fce:	e7e8      	b.n	8018fa2 <__lo0bits+0x2a>
 8018fd0:	2000      	movs	r0, #0
 8018fd2:	4770      	bx	lr
 8018fd4:	2020      	movs	r0, #32
 8018fd6:	4770      	bx	lr

08018fd8 <__i2b>:
 8018fd8:	b510      	push	{r4, lr}
 8018fda:	460c      	mov	r4, r1
 8018fdc:	2101      	movs	r1, #1
 8018fde:	f7ff feb5 	bl	8018d4c <_Balloc>
 8018fe2:	4602      	mov	r2, r0
 8018fe4:	b928      	cbnz	r0, 8018ff2 <__i2b+0x1a>
 8018fe6:	4b05      	ldr	r3, [pc, #20]	; (8018ffc <__i2b+0x24>)
 8018fe8:	4805      	ldr	r0, [pc, #20]	; (8019000 <__i2b+0x28>)
 8018fea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8018fee:	f000 fceb 	bl	80199c8 <__assert_func>
 8018ff2:	2301      	movs	r3, #1
 8018ff4:	6144      	str	r4, [r0, #20]
 8018ff6:	6103      	str	r3, [r0, #16]
 8018ff8:	bd10      	pop	{r4, pc}
 8018ffa:	bf00      	nop
 8018ffc:	0801c3a4 	.word	0x0801c3a4
 8019000:	0801c434 	.word	0x0801c434

08019004 <__multiply>:
 8019004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019008:	4614      	mov	r4, r2
 801900a:	690a      	ldr	r2, [r1, #16]
 801900c:	6923      	ldr	r3, [r4, #16]
 801900e:	429a      	cmp	r2, r3
 8019010:	bfb8      	it	lt
 8019012:	460b      	movlt	r3, r1
 8019014:	460d      	mov	r5, r1
 8019016:	bfbc      	itt	lt
 8019018:	4625      	movlt	r5, r4
 801901a:	461c      	movlt	r4, r3
 801901c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8019020:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8019024:	68ab      	ldr	r3, [r5, #8]
 8019026:	6869      	ldr	r1, [r5, #4]
 8019028:	eb0a 0709 	add.w	r7, sl, r9
 801902c:	42bb      	cmp	r3, r7
 801902e:	b085      	sub	sp, #20
 8019030:	bfb8      	it	lt
 8019032:	3101      	addlt	r1, #1
 8019034:	f7ff fe8a 	bl	8018d4c <_Balloc>
 8019038:	b930      	cbnz	r0, 8019048 <__multiply+0x44>
 801903a:	4602      	mov	r2, r0
 801903c:	4b42      	ldr	r3, [pc, #264]	; (8019148 <__multiply+0x144>)
 801903e:	4843      	ldr	r0, [pc, #268]	; (801914c <__multiply+0x148>)
 8019040:	f240 115d 	movw	r1, #349	; 0x15d
 8019044:	f000 fcc0 	bl	80199c8 <__assert_func>
 8019048:	f100 0614 	add.w	r6, r0, #20
 801904c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8019050:	4633      	mov	r3, r6
 8019052:	2200      	movs	r2, #0
 8019054:	4543      	cmp	r3, r8
 8019056:	d31e      	bcc.n	8019096 <__multiply+0x92>
 8019058:	f105 0c14 	add.w	ip, r5, #20
 801905c:	f104 0314 	add.w	r3, r4, #20
 8019060:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8019064:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8019068:	9202      	str	r2, [sp, #8]
 801906a:	ebac 0205 	sub.w	r2, ip, r5
 801906e:	3a15      	subs	r2, #21
 8019070:	f022 0203 	bic.w	r2, r2, #3
 8019074:	3204      	adds	r2, #4
 8019076:	f105 0115 	add.w	r1, r5, #21
 801907a:	458c      	cmp	ip, r1
 801907c:	bf38      	it	cc
 801907e:	2204      	movcc	r2, #4
 8019080:	9201      	str	r2, [sp, #4]
 8019082:	9a02      	ldr	r2, [sp, #8]
 8019084:	9303      	str	r3, [sp, #12]
 8019086:	429a      	cmp	r2, r3
 8019088:	d808      	bhi.n	801909c <__multiply+0x98>
 801908a:	2f00      	cmp	r7, #0
 801908c:	dc55      	bgt.n	801913a <__multiply+0x136>
 801908e:	6107      	str	r7, [r0, #16]
 8019090:	b005      	add	sp, #20
 8019092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019096:	f843 2b04 	str.w	r2, [r3], #4
 801909a:	e7db      	b.n	8019054 <__multiply+0x50>
 801909c:	f8b3 a000 	ldrh.w	sl, [r3]
 80190a0:	f1ba 0f00 	cmp.w	sl, #0
 80190a4:	d020      	beq.n	80190e8 <__multiply+0xe4>
 80190a6:	f105 0e14 	add.w	lr, r5, #20
 80190aa:	46b1      	mov	r9, r6
 80190ac:	2200      	movs	r2, #0
 80190ae:	f85e 4b04 	ldr.w	r4, [lr], #4
 80190b2:	f8d9 b000 	ldr.w	fp, [r9]
 80190b6:	b2a1      	uxth	r1, r4
 80190b8:	fa1f fb8b 	uxth.w	fp, fp
 80190bc:	fb0a b101 	mla	r1, sl, r1, fp
 80190c0:	4411      	add	r1, r2
 80190c2:	f8d9 2000 	ldr.w	r2, [r9]
 80190c6:	0c24      	lsrs	r4, r4, #16
 80190c8:	0c12      	lsrs	r2, r2, #16
 80190ca:	fb0a 2404 	mla	r4, sl, r4, r2
 80190ce:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80190d2:	b289      	uxth	r1, r1
 80190d4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80190d8:	45f4      	cmp	ip, lr
 80190da:	f849 1b04 	str.w	r1, [r9], #4
 80190de:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80190e2:	d8e4      	bhi.n	80190ae <__multiply+0xaa>
 80190e4:	9901      	ldr	r1, [sp, #4]
 80190e6:	5072      	str	r2, [r6, r1]
 80190e8:	9a03      	ldr	r2, [sp, #12]
 80190ea:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80190ee:	3304      	adds	r3, #4
 80190f0:	f1b9 0f00 	cmp.w	r9, #0
 80190f4:	d01f      	beq.n	8019136 <__multiply+0x132>
 80190f6:	6834      	ldr	r4, [r6, #0]
 80190f8:	f105 0114 	add.w	r1, r5, #20
 80190fc:	46b6      	mov	lr, r6
 80190fe:	f04f 0a00 	mov.w	sl, #0
 8019102:	880a      	ldrh	r2, [r1, #0]
 8019104:	f8be b002 	ldrh.w	fp, [lr, #2]
 8019108:	fb09 b202 	mla	r2, r9, r2, fp
 801910c:	4492      	add	sl, r2
 801910e:	b2a4      	uxth	r4, r4
 8019110:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8019114:	f84e 4b04 	str.w	r4, [lr], #4
 8019118:	f851 4b04 	ldr.w	r4, [r1], #4
 801911c:	f8be 2000 	ldrh.w	r2, [lr]
 8019120:	0c24      	lsrs	r4, r4, #16
 8019122:	fb09 2404 	mla	r4, r9, r4, r2
 8019126:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801912a:	458c      	cmp	ip, r1
 801912c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8019130:	d8e7      	bhi.n	8019102 <__multiply+0xfe>
 8019132:	9a01      	ldr	r2, [sp, #4]
 8019134:	50b4      	str	r4, [r6, r2]
 8019136:	3604      	adds	r6, #4
 8019138:	e7a3      	b.n	8019082 <__multiply+0x7e>
 801913a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801913e:	2b00      	cmp	r3, #0
 8019140:	d1a5      	bne.n	801908e <__multiply+0x8a>
 8019142:	3f01      	subs	r7, #1
 8019144:	e7a1      	b.n	801908a <__multiply+0x86>
 8019146:	bf00      	nop
 8019148:	0801c3a4 	.word	0x0801c3a4
 801914c:	0801c434 	.word	0x0801c434

08019150 <__pow5mult>:
 8019150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019154:	4615      	mov	r5, r2
 8019156:	f012 0203 	ands.w	r2, r2, #3
 801915a:	4606      	mov	r6, r0
 801915c:	460f      	mov	r7, r1
 801915e:	d007      	beq.n	8019170 <__pow5mult+0x20>
 8019160:	4c25      	ldr	r4, [pc, #148]	; (80191f8 <__pow5mult+0xa8>)
 8019162:	3a01      	subs	r2, #1
 8019164:	2300      	movs	r3, #0
 8019166:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801916a:	f7ff fe51 	bl	8018e10 <__multadd>
 801916e:	4607      	mov	r7, r0
 8019170:	10ad      	asrs	r5, r5, #2
 8019172:	d03d      	beq.n	80191f0 <__pow5mult+0xa0>
 8019174:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8019176:	b97c      	cbnz	r4, 8019198 <__pow5mult+0x48>
 8019178:	2010      	movs	r0, #16
 801917a:	f7fc fd49 	bl	8015c10 <malloc>
 801917e:	4602      	mov	r2, r0
 8019180:	6270      	str	r0, [r6, #36]	; 0x24
 8019182:	b928      	cbnz	r0, 8019190 <__pow5mult+0x40>
 8019184:	4b1d      	ldr	r3, [pc, #116]	; (80191fc <__pow5mult+0xac>)
 8019186:	481e      	ldr	r0, [pc, #120]	; (8019200 <__pow5mult+0xb0>)
 8019188:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801918c:	f000 fc1c 	bl	80199c8 <__assert_func>
 8019190:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019194:	6004      	str	r4, [r0, #0]
 8019196:	60c4      	str	r4, [r0, #12]
 8019198:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801919c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80191a0:	b94c      	cbnz	r4, 80191b6 <__pow5mult+0x66>
 80191a2:	f240 2171 	movw	r1, #625	; 0x271
 80191a6:	4630      	mov	r0, r6
 80191a8:	f7ff ff16 	bl	8018fd8 <__i2b>
 80191ac:	2300      	movs	r3, #0
 80191ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80191b2:	4604      	mov	r4, r0
 80191b4:	6003      	str	r3, [r0, #0]
 80191b6:	f04f 0900 	mov.w	r9, #0
 80191ba:	07eb      	lsls	r3, r5, #31
 80191bc:	d50a      	bpl.n	80191d4 <__pow5mult+0x84>
 80191be:	4639      	mov	r1, r7
 80191c0:	4622      	mov	r2, r4
 80191c2:	4630      	mov	r0, r6
 80191c4:	f7ff ff1e 	bl	8019004 <__multiply>
 80191c8:	4639      	mov	r1, r7
 80191ca:	4680      	mov	r8, r0
 80191cc:	4630      	mov	r0, r6
 80191ce:	f7ff fdfd 	bl	8018dcc <_Bfree>
 80191d2:	4647      	mov	r7, r8
 80191d4:	106d      	asrs	r5, r5, #1
 80191d6:	d00b      	beq.n	80191f0 <__pow5mult+0xa0>
 80191d8:	6820      	ldr	r0, [r4, #0]
 80191da:	b938      	cbnz	r0, 80191ec <__pow5mult+0x9c>
 80191dc:	4622      	mov	r2, r4
 80191de:	4621      	mov	r1, r4
 80191e0:	4630      	mov	r0, r6
 80191e2:	f7ff ff0f 	bl	8019004 <__multiply>
 80191e6:	6020      	str	r0, [r4, #0]
 80191e8:	f8c0 9000 	str.w	r9, [r0]
 80191ec:	4604      	mov	r4, r0
 80191ee:	e7e4      	b.n	80191ba <__pow5mult+0x6a>
 80191f0:	4638      	mov	r0, r7
 80191f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80191f6:	bf00      	nop
 80191f8:	0801c588 	.word	0x0801c588
 80191fc:	0801c32e 	.word	0x0801c32e
 8019200:	0801c434 	.word	0x0801c434

08019204 <__lshift>:
 8019204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019208:	460c      	mov	r4, r1
 801920a:	6849      	ldr	r1, [r1, #4]
 801920c:	6923      	ldr	r3, [r4, #16]
 801920e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019212:	68a3      	ldr	r3, [r4, #8]
 8019214:	4607      	mov	r7, r0
 8019216:	4691      	mov	r9, r2
 8019218:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801921c:	f108 0601 	add.w	r6, r8, #1
 8019220:	42b3      	cmp	r3, r6
 8019222:	db0b      	blt.n	801923c <__lshift+0x38>
 8019224:	4638      	mov	r0, r7
 8019226:	f7ff fd91 	bl	8018d4c <_Balloc>
 801922a:	4605      	mov	r5, r0
 801922c:	b948      	cbnz	r0, 8019242 <__lshift+0x3e>
 801922e:	4602      	mov	r2, r0
 8019230:	4b28      	ldr	r3, [pc, #160]	; (80192d4 <__lshift+0xd0>)
 8019232:	4829      	ldr	r0, [pc, #164]	; (80192d8 <__lshift+0xd4>)
 8019234:	f240 11d9 	movw	r1, #473	; 0x1d9
 8019238:	f000 fbc6 	bl	80199c8 <__assert_func>
 801923c:	3101      	adds	r1, #1
 801923e:	005b      	lsls	r3, r3, #1
 8019240:	e7ee      	b.n	8019220 <__lshift+0x1c>
 8019242:	2300      	movs	r3, #0
 8019244:	f100 0114 	add.w	r1, r0, #20
 8019248:	f100 0210 	add.w	r2, r0, #16
 801924c:	4618      	mov	r0, r3
 801924e:	4553      	cmp	r3, sl
 8019250:	db33      	blt.n	80192ba <__lshift+0xb6>
 8019252:	6920      	ldr	r0, [r4, #16]
 8019254:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019258:	f104 0314 	add.w	r3, r4, #20
 801925c:	f019 091f 	ands.w	r9, r9, #31
 8019260:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019264:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019268:	d02b      	beq.n	80192c2 <__lshift+0xbe>
 801926a:	f1c9 0e20 	rsb	lr, r9, #32
 801926e:	468a      	mov	sl, r1
 8019270:	2200      	movs	r2, #0
 8019272:	6818      	ldr	r0, [r3, #0]
 8019274:	fa00 f009 	lsl.w	r0, r0, r9
 8019278:	4302      	orrs	r2, r0
 801927a:	f84a 2b04 	str.w	r2, [sl], #4
 801927e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019282:	459c      	cmp	ip, r3
 8019284:	fa22 f20e 	lsr.w	r2, r2, lr
 8019288:	d8f3      	bhi.n	8019272 <__lshift+0x6e>
 801928a:	ebac 0304 	sub.w	r3, ip, r4
 801928e:	3b15      	subs	r3, #21
 8019290:	f023 0303 	bic.w	r3, r3, #3
 8019294:	3304      	adds	r3, #4
 8019296:	f104 0015 	add.w	r0, r4, #21
 801929a:	4584      	cmp	ip, r0
 801929c:	bf38      	it	cc
 801929e:	2304      	movcc	r3, #4
 80192a0:	50ca      	str	r2, [r1, r3]
 80192a2:	b10a      	cbz	r2, 80192a8 <__lshift+0xa4>
 80192a4:	f108 0602 	add.w	r6, r8, #2
 80192a8:	3e01      	subs	r6, #1
 80192aa:	4638      	mov	r0, r7
 80192ac:	612e      	str	r6, [r5, #16]
 80192ae:	4621      	mov	r1, r4
 80192b0:	f7ff fd8c 	bl	8018dcc <_Bfree>
 80192b4:	4628      	mov	r0, r5
 80192b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80192ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80192be:	3301      	adds	r3, #1
 80192c0:	e7c5      	b.n	801924e <__lshift+0x4a>
 80192c2:	3904      	subs	r1, #4
 80192c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80192c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80192cc:	459c      	cmp	ip, r3
 80192ce:	d8f9      	bhi.n	80192c4 <__lshift+0xc0>
 80192d0:	e7ea      	b.n	80192a8 <__lshift+0xa4>
 80192d2:	bf00      	nop
 80192d4:	0801c3a4 	.word	0x0801c3a4
 80192d8:	0801c434 	.word	0x0801c434

080192dc <__mcmp>:
 80192dc:	b530      	push	{r4, r5, lr}
 80192de:	6902      	ldr	r2, [r0, #16]
 80192e0:	690c      	ldr	r4, [r1, #16]
 80192e2:	1b12      	subs	r2, r2, r4
 80192e4:	d10e      	bne.n	8019304 <__mcmp+0x28>
 80192e6:	f100 0314 	add.w	r3, r0, #20
 80192ea:	3114      	adds	r1, #20
 80192ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80192f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80192f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80192f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80192fc:	42a5      	cmp	r5, r4
 80192fe:	d003      	beq.n	8019308 <__mcmp+0x2c>
 8019300:	d305      	bcc.n	801930e <__mcmp+0x32>
 8019302:	2201      	movs	r2, #1
 8019304:	4610      	mov	r0, r2
 8019306:	bd30      	pop	{r4, r5, pc}
 8019308:	4283      	cmp	r3, r0
 801930a:	d3f3      	bcc.n	80192f4 <__mcmp+0x18>
 801930c:	e7fa      	b.n	8019304 <__mcmp+0x28>
 801930e:	f04f 32ff 	mov.w	r2, #4294967295
 8019312:	e7f7      	b.n	8019304 <__mcmp+0x28>

08019314 <__mdiff>:
 8019314:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019318:	460c      	mov	r4, r1
 801931a:	4606      	mov	r6, r0
 801931c:	4611      	mov	r1, r2
 801931e:	4620      	mov	r0, r4
 8019320:	4617      	mov	r7, r2
 8019322:	f7ff ffdb 	bl	80192dc <__mcmp>
 8019326:	1e05      	subs	r5, r0, #0
 8019328:	d110      	bne.n	801934c <__mdiff+0x38>
 801932a:	4629      	mov	r1, r5
 801932c:	4630      	mov	r0, r6
 801932e:	f7ff fd0d 	bl	8018d4c <_Balloc>
 8019332:	b930      	cbnz	r0, 8019342 <__mdiff+0x2e>
 8019334:	4b39      	ldr	r3, [pc, #228]	; (801941c <__mdiff+0x108>)
 8019336:	4602      	mov	r2, r0
 8019338:	f240 2132 	movw	r1, #562	; 0x232
 801933c:	4838      	ldr	r0, [pc, #224]	; (8019420 <__mdiff+0x10c>)
 801933e:	f000 fb43 	bl	80199c8 <__assert_func>
 8019342:	2301      	movs	r3, #1
 8019344:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019348:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801934c:	bfa4      	itt	ge
 801934e:	463b      	movge	r3, r7
 8019350:	4627      	movge	r7, r4
 8019352:	4630      	mov	r0, r6
 8019354:	6879      	ldr	r1, [r7, #4]
 8019356:	bfa6      	itte	ge
 8019358:	461c      	movge	r4, r3
 801935a:	2500      	movge	r5, #0
 801935c:	2501      	movlt	r5, #1
 801935e:	f7ff fcf5 	bl	8018d4c <_Balloc>
 8019362:	b920      	cbnz	r0, 801936e <__mdiff+0x5a>
 8019364:	4b2d      	ldr	r3, [pc, #180]	; (801941c <__mdiff+0x108>)
 8019366:	4602      	mov	r2, r0
 8019368:	f44f 7110 	mov.w	r1, #576	; 0x240
 801936c:	e7e6      	b.n	801933c <__mdiff+0x28>
 801936e:	693e      	ldr	r6, [r7, #16]
 8019370:	60c5      	str	r5, [r0, #12]
 8019372:	6925      	ldr	r5, [r4, #16]
 8019374:	f107 0114 	add.w	r1, r7, #20
 8019378:	f104 0914 	add.w	r9, r4, #20
 801937c:	f100 0e14 	add.w	lr, r0, #20
 8019380:	f107 0210 	add.w	r2, r7, #16
 8019384:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8019388:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801938c:	46f2      	mov	sl, lr
 801938e:	2700      	movs	r7, #0
 8019390:	f859 3b04 	ldr.w	r3, [r9], #4
 8019394:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8019398:	fa1f f883 	uxth.w	r8, r3
 801939c:	fa17 f78b 	uxtah	r7, r7, fp
 80193a0:	0c1b      	lsrs	r3, r3, #16
 80193a2:	eba7 0808 	sub.w	r8, r7, r8
 80193a6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80193aa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80193ae:	fa1f f888 	uxth.w	r8, r8
 80193b2:	141f      	asrs	r7, r3, #16
 80193b4:	454d      	cmp	r5, r9
 80193b6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80193ba:	f84a 3b04 	str.w	r3, [sl], #4
 80193be:	d8e7      	bhi.n	8019390 <__mdiff+0x7c>
 80193c0:	1b2b      	subs	r3, r5, r4
 80193c2:	3b15      	subs	r3, #21
 80193c4:	f023 0303 	bic.w	r3, r3, #3
 80193c8:	3304      	adds	r3, #4
 80193ca:	3415      	adds	r4, #21
 80193cc:	42a5      	cmp	r5, r4
 80193ce:	bf38      	it	cc
 80193d0:	2304      	movcc	r3, #4
 80193d2:	4419      	add	r1, r3
 80193d4:	4473      	add	r3, lr
 80193d6:	469e      	mov	lr, r3
 80193d8:	460d      	mov	r5, r1
 80193da:	4565      	cmp	r5, ip
 80193dc:	d30e      	bcc.n	80193fc <__mdiff+0xe8>
 80193de:	f10c 0203 	add.w	r2, ip, #3
 80193e2:	1a52      	subs	r2, r2, r1
 80193e4:	f022 0203 	bic.w	r2, r2, #3
 80193e8:	3903      	subs	r1, #3
 80193ea:	458c      	cmp	ip, r1
 80193ec:	bf38      	it	cc
 80193ee:	2200      	movcc	r2, #0
 80193f0:	441a      	add	r2, r3
 80193f2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80193f6:	b17b      	cbz	r3, 8019418 <__mdiff+0x104>
 80193f8:	6106      	str	r6, [r0, #16]
 80193fa:	e7a5      	b.n	8019348 <__mdiff+0x34>
 80193fc:	f855 8b04 	ldr.w	r8, [r5], #4
 8019400:	fa17 f488 	uxtah	r4, r7, r8
 8019404:	1422      	asrs	r2, r4, #16
 8019406:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801940a:	b2a4      	uxth	r4, r4
 801940c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8019410:	f84e 4b04 	str.w	r4, [lr], #4
 8019414:	1417      	asrs	r7, r2, #16
 8019416:	e7e0      	b.n	80193da <__mdiff+0xc6>
 8019418:	3e01      	subs	r6, #1
 801941a:	e7ea      	b.n	80193f2 <__mdiff+0xde>
 801941c:	0801c3a4 	.word	0x0801c3a4
 8019420:	0801c434 	.word	0x0801c434

08019424 <__ulp>:
 8019424:	b082      	sub	sp, #8
 8019426:	ed8d 0b00 	vstr	d0, [sp]
 801942a:	9b01      	ldr	r3, [sp, #4]
 801942c:	4912      	ldr	r1, [pc, #72]	; (8019478 <__ulp+0x54>)
 801942e:	4019      	ands	r1, r3
 8019430:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8019434:	2900      	cmp	r1, #0
 8019436:	dd05      	ble.n	8019444 <__ulp+0x20>
 8019438:	2200      	movs	r2, #0
 801943a:	460b      	mov	r3, r1
 801943c:	ec43 2b10 	vmov	d0, r2, r3
 8019440:	b002      	add	sp, #8
 8019442:	4770      	bx	lr
 8019444:	4249      	negs	r1, r1
 8019446:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801944a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801944e:	f04f 0200 	mov.w	r2, #0
 8019452:	f04f 0300 	mov.w	r3, #0
 8019456:	da04      	bge.n	8019462 <__ulp+0x3e>
 8019458:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801945c:	fa41 f300 	asr.w	r3, r1, r0
 8019460:	e7ec      	b.n	801943c <__ulp+0x18>
 8019462:	f1a0 0114 	sub.w	r1, r0, #20
 8019466:	291e      	cmp	r1, #30
 8019468:	bfda      	itte	le
 801946a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801946e:	fa20 f101 	lsrle.w	r1, r0, r1
 8019472:	2101      	movgt	r1, #1
 8019474:	460a      	mov	r2, r1
 8019476:	e7e1      	b.n	801943c <__ulp+0x18>
 8019478:	7ff00000 	.word	0x7ff00000

0801947c <__b2d>:
 801947c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801947e:	6905      	ldr	r5, [r0, #16]
 8019480:	f100 0714 	add.w	r7, r0, #20
 8019484:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8019488:	1f2e      	subs	r6, r5, #4
 801948a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801948e:	4620      	mov	r0, r4
 8019490:	f7ff fd52 	bl	8018f38 <__hi0bits>
 8019494:	f1c0 0320 	rsb	r3, r0, #32
 8019498:	280a      	cmp	r0, #10
 801949a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8019518 <__b2d+0x9c>
 801949e:	600b      	str	r3, [r1, #0]
 80194a0:	dc14      	bgt.n	80194cc <__b2d+0x50>
 80194a2:	f1c0 0e0b 	rsb	lr, r0, #11
 80194a6:	fa24 f10e 	lsr.w	r1, r4, lr
 80194aa:	42b7      	cmp	r7, r6
 80194ac:	ea41 030c 	orr.w	r3, r1, ip
 80194b0:	bf34      	ite	cc
 80194b2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80194b6:	2100      	movcs	r1, #0
 80194b8:	3015      	adds	r0, #21
 80194ba:	fa04 f000 	lsl.w	r0, r4, r0
 80194be:	fa21 f10e 	lsr.w	r1, r1, lr
 80194c2:	ea40 0201 	orr.w	r2, r0, r1
 80194c6:	ec43 2b10 	vmov	d0, r2, r3
 80194ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80194cc:	42b7      	cmp	r7, r6
 80194ce:	bf3a      	itte	cc
 80194d0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80194d4:	f1a5 0608 	subcc.w	r6, r5, #8
 80194d8:	2100      	movcs	r1, #0
 80194da:	380b      	subs	r0, #11
 80194dc:	d017      	beq.n	801950e <__b2d+0x92>
 80194de:	f1c0 0c20 	rsb	ip, r0, #32
 80194e2:	fa04 f500 	lsl.w	r5, r4, r0
 80194e6:	42be      	cmp	r6, r7
 80194e8:	fa21 f40c 	lsr.w	r4, r1, ip
 80194ec:	ea45 0504 	orr.w	r5, r5, r4
 80194f0:	bf8c      	ite	hi
 80194f2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80194f6:	2400      	movls	r4, #0
 80194f8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80194fc:	fa01 f000 	lsl.w	r0, r1, r0
 8019500:	fa24 f40c 	lsr.w	r4, r4, ip
 8019504:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8019508:	ea40 0204 	orr.w	r2, r0, r4
 801950c:	e7db      	b.n	80194c6 <__b2d+0x4a>
 801950e:	ea44 030c 	orr.w	r3, r4, ip
 8019512:	460a      	mov	r2, r1
 8019514:	e7d7      	b.n	80194c6 <__b2d+0x4a>
 8019516:	bf00      	nop
 8019518:	3ff00000 	.word	0x3ff00000

0801951c <__d2b>:
 801951c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019520:	4689      	mov	r9, r1
 8019522:	2101      	movs	r1, #1
 8019524:	ec57 6b10 	vmov	r6, r7, d0
 8019528:	4690      	mov	r8, r2
 801952a:	f7ff fc0f 	bl	8018d4c <_Balloc>
 801952e:	4604      	mov	r4, r0
 8019530:	b930      	cbnz	r0, 8019540 <__d2b+0x24>
 8019532:	4602      	mov	r2, r0
 8019534:	4b25      	ldr	r3, [pc, #148]	; (80195cc <__d2b+0xb0>)
 8019536:	4826      	ldr	r0, [pc, #152]	; (80195d0 <__d2b+0xb4>)
 8019538:	f240 310a 	movw	r1, #778	; 0x30a
 801953c:	f000 fa44 	bl	80199c8 <__assert_func>
 8019540:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8019544:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019548:	bb35      	cbnz	r5, 8019598 <__d2b+0x7c>
 801954a:	2e00      	cmp	r6, #0
 801954c:	9301      	str	r3, [sp, #4]
 801954e:	d028      	beq.n	80195a2 <__d2b+0x86>
 8019550:	4668      	mov	r0, sp
 8019552:	9600      	str	r6, [sp, #0]
 8019554:	f7ff fd10 	bl	8018f78 <__lo0bits>
 8019558:	9900      	ldr	r1, [sp, #0]
 801955a:	b300      	cbz	r0, 801959e <__d2b+0x82>
 801955c:	9a01      	ldr	r2, [sp, #4]
 801955e:	f1c0 0320 	rsb	r3, r0, #32
 8019562:	fa02 f303 	lsl.w	r3, r2, r3
 8019566:	430b      	orrs	r3, r1
 8019568:	40c2      	lsrs	r2, r0
 801956a:	6163      	str	r3, [r4, #20]
 801956c:	9201      	str	r2, [sp, #4]
 801956e:	9b01      	ldr	r3, [sp, #4]
 8019570:	61a3      	str	r3, [r4, #24]
 8019572:	2b00      	cmp	r3, #0
 8019574:	bf14      	ite	ne
 8019576:	2202      	movne	r2, #2
 8019578:	2201      	moveq	r2, #1
 801957a:	6122      	str	r2, [r4, #16]
 801957c:	b1d5      	cbz	r5, 80195b4 <__d2b+0x98>
 801957e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8019582:	4405      	add	r5, r0
 8019584:	f8c9 5000 	str.w	r5, [r9]
 8019588:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801958c:	f8c8 0000 	str.w	r0, [r8]
 8019590:	4620      	mov	r0, r4
 8019592:	b003      	add	sp, #12
 8019594:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801959c:	e7d5      	b.n	801954a <__d2b+0x2e>
 801959e:	6161      	str	r1, [r4, #20]
 80195a0:	e7e5      	b.n	801956e <__d2b+0x52>
 80195a2:	a801      	add	r0, sp, #4
 80195a4:	f7ff fce8 	bl	8018f78 <__lo0bits>
 80195a8:	9b01      	ldr	r3, [sp, #4]
 80195aa:	6163      	str	r3, [r4, #20]
 80195ac:	2201      	movs	r2, #1
 80195ae:	6122      	str	r2, [r4, #16]
 80195b0:	3020      	adds	r0, #32
 80195b2:	e7e3      	b.n	801957c <__d2b+0x60>
 80195b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80195b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80195bc:	f8c9 0000 	str.w	r0, [r9]
 80195c0:	6918      	ldr	r0, [r3, #16]
 80195c2:	f7ff fcb9 	bl	8018f38 <__hi0bits>
 80195c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80195ca:	e7df      	b.n	801958c <__d2b+0x70>
 80195cc:	0801c3a4 	.word	0x0801c3a4
 80195d0:	0801c434 	.word	0x0801c434

080195d4 <__ratio>:
 80195d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195d8:	4688      	mov	r8, r1
 80195da:	4669      	mov	r1, sp
 80195dc:	4681      	mov	r9, r0
 80195de:	f7ff ff4d 	bl	801947c <__b2d>
 80195e2:	a901      	add	r1, sp, #4
 80195e4:	4640      	mov	r0, r8
 80195e6:	ec55 4b10 	vmov	r4, r5, d0
 80195ea:	f7ff ff47 	bl	801947c <__b2d>
 80195ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80195f2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80195f6:	eba3 0c02 	sub.w	ip, r3, r2
 80195fa:	e9dd 3200 	ldrd	r3, r2, [sp]
 80195fe:	1a9b      	subs	r3, r3, r2
 8019600:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8019604:	ec51 0b10 	vmov	r0, r1, d0
 8019608:	2b00      	cmp	r3, #0
 801960a:	bfd6      	itet	le
 801960c:	460a      	movle	r2, r1
 801960e:	462a      	movgt	r2, r5
 8019610:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8019614:	468b      	mov	fp, r1
 8019616:	462f      	mov	r7, r5
 8019618:	bfd4      	ite	le
 801961a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801961e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8019622:	4620      	mov	r0, r4
 8019624:	ee10 2a10 	vmov	r2, s0
 8019628:	465b      	mov	r3, fp
 801962a:	4639      	mov	r1, r7
 801962c:	f7e7 f90e 	bl	800084c <__aeabi_ddiv>
 8019630:	ec41 0b10 	vmov	d0, r0, r1
 8019634:	b003      	add	sp, #12
 8019636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801963a <__copybits>:
 801963a:	3901      	subs	r1, #1
 801963c:	b570      	push	{r4, r5, r6, lr}
 801963e:	1149      	asrs	r1, r1, #5
 8019640:	6914      	ldr	r4, [r2, #16]
 8019642:	3101      	adds	r1, #1
 8019644:	f102 0314 	add.w	r3, r2, #20
 8019648:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801964c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8019650:	1f05      	subs	r5, r0, #4
 8019652:	42a3      	cmp	r3, r4
 8019654:	d30c      	bcc.n	8019670 <__copybits+0x36>
 8019656:	1aa3      	subs	r3, r4, r2
 8019658:	3b11      	subs	r3, #17
 801965a:	f023 0303 	bic.w	r3, r3, #3
 801965e:	3211      	adds	r2, #17
 8019660:	42a2      	cmp	r2, r4
 8019662:	bf88      	it	hi
 8019664:	2300      	movhi	r3, #0
 8019666:	4418      	add	r0, r3
 8019668:	2300      	movs	r3, #0
 801966a:	4288      	cmp	r0, r1
 801966c:	d305      	bcc.n	801967a <__copybits+0x40>
 801966e:	bd70      	pop	{r4, r5, r6, pc}
 8019670:	f853 6b04 	ldr.w	r6, [r3], #4
 8019674:	f845 6f04 	str.w	r6, [r5, #4]!
 8019678:	e7eb      	b.n	8019652 <__copybits+0x18>
 801967a:	f840 3b04 	str.w	r3, [r0], #4
 801967e:	e7f4      	b.n	801966a <__copybits+0x30>

08019680 <__any_on>:
 8019680:	f100 0214 	add.w	r2, r0, #20
 8019684:	6900      	ldr	r0, [r0, #16]
 8019686:	114b      	asrs	r3, r1, #5
 8019688:	4298      	cmp	r0, r3
 801968a:	b510      	push	{r4, lr}
 801968c:	db11      	blt.n	80196b2 <__any_on+0x32>
 801968e:	dd0a      	ble.n	80196a6 <__any_on+0x26>
 8019690:	f011 011f 	ands.w	r1, r1, #31
 8019694:	d007      	beq.n	80196a6 <__any_on+0x26>
 8019696:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801969a:	fa24 f001 	lsr.w	r0, r4, r1
 801969e:	fa00 f101 	lsl.w	r1, r0, r1
 80196a2:	428c      	cmp	r4, r1
 80196a4:	d10b      	bne.n	80196be <__any_on+0x3e>
 80196a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80196aa:	4293      	cmp	r3, r2
 80196ac:	d803      	bhi.n	80196b6 <__any_on+0x36>
 80196ae:	2000      	movs	r0, #0
 80196b0:	bd10      	pop	{r4, pc}
 80196b2:	4603      	mov	r3, r0
 80196b4:	e7f7      	b.n	80196a6 <__any_on+0x26>
 80196b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80196ba:	2900      	cmp	r1, #0
 80196bc:	d0f5      	beq.n	80196aa <__any_on+0x2a>
 80196be:	2001      	movs	r0, #1
 80196c0:	e7f6      	b.n	80196b0 <__any_on+0x30>

080196c2 <__ssputs_r>:
 80196c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80196c6:	688e      	ldr	r6, [r1, #8]
 80196c8:	429e      	cmp	r6, r3
 80196ca:	4682      	mov	sl, r0
 80196cc:	460c      	mov	r4, r1
 80196ce:	4690      	mov	r8, r2
 80196d0:	461f      	mov	r7, r3
 80196d2:	d838      	bhi.n	8019746 <__ssputs_r+0x84>
 80196d4:	898a      	ldrh	r2, [r1, #12]
 80196d6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80196da:	d032      	beq.n	8019742 <__ssputs_r+0x80>
 80196dc:	6825      	ldr	r5, [r4, #0]
 80196de:	6909      	ldr	r1, [r1, #16]
 80196e0:	eba5 0901 	sub.w	r9, r5, r1
 80196e4:	6965      	ldr	r5, [r4, #20]
 80196e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80196ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80196ee:	3301      	adds	r3, #1
 80196f0:	444b      	add	r3, r9
 80196f2:	106d      	asrs	r5, r5, #1
 80196f4:	429d      	cmp	r5, r3
 80196f6:	bf38      	it	cc
 80196f8:	461d      	movcc	r5, r3
 80196fa:	0553      	lsls	r3, r2, #21
 80196fc:	d531      	bpl.n	8019762 <__ssputs_r+0xa0>
 80196fe:	4629      	mov	r1, r5
 8019700:	f7fc fb26 	bl	8015d50 <_malloc_r>
 8019704:	4606      	mov	r6, r0
 8019706:	b950      	cbnz	r0, 801971e <__ssputs_r+0x5c>
 8019708:	230c      	movs	r3, #12
 801970a:	f8ca 3000 	str.w	r3, [sl]
 801970e:	89a3      	ldrh	r3, [r4, #12]
 8019710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019714:	81a3      	strh	r3, [r4, #12]
 8019716:	f04f 30ff 	mov.w	r0, #4294967295
 801971a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801971e:	6921      	ldr	r1, [r4, #16]
 8019720:	464a      	mov	r2, r9
 8019722:	f7fc fa85 	bl	8015c30 <memcpy>
 8019726:	89a3      	ldrh	r3, [r4, #12]
 8019728:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801972c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019730:	81a3      	strh	r3, [r4, #12]
 8019732:	6126      	str	r6, [r4, #16]
 8019734:	6165      	str	r5, [r4, #20]
 8019736:	444e      	add	r6, r9
 8019738:	eba5 0509 	sub.w	r5, r5, r9
 801973c:	6026      	str	r6, [r4, #0]
 801973e:	60a5      	str	r5, [r4, #8]
 8019740:	463e      	mov	r6, r7
 8019742:	42be      	cmp	r6, r7
 8019744:	d900      	bls.n	8019748 <__ssputs_r+0x86>
 8019746:	463e      	mov	r6, r7
 8019748:	4632      	mov	r2, r6
 801974a:	6820      	ldr	r0, [r4, #0]
 801974c:	4641      	mov	r1, r8
 801974e:	f7fc fa7d 	bl	8015c4c <memmove>
 8019752:	68a3      	ldr	r3, [r4, #8]
 8019754:	6822      	ldr	r2, [r4, #0]
 8019756:	1b9b      	subs	r3, r3, r6
 8019758:	4432      	add	r2, r6
 801975a:	60a3      	str	r3, [r4, #8]
 801975c:	6022      	str	r2, [r4, #0]
 801975e:	2000      	movs	r0, #0
 8019760:	e7db      	b.n	801971a <__ssputs_r+0x58>
 8019762:	462a      	mov	r2, r5
 8019764:	f000 f963 	bl	8019a2e <_realloc_r>
 8019768:	4606      	mov	r6, r0
 801976a:	2800      	cmp	r0, #0
 801976c:	d1e1      	bne.n	8019732 <__ssputs_r+0x70>
 801976e:	6921      	ldr	r1, [r4, #16]
 8019770:	4650      	mov	r0, sl
 8019772:	f7fc fa9d 	bl	8015cb0 <_free_r>
 8019776:	e7c7      	b.n	8019708 <__ssputs_r+0x46>

08019778 <_svfiprintf_r>:
 8019778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801977c:	4698      	mov	r8, r3
 801977e:	898b      	ldrh	r3, [r1, #12]
 8019780:	061b      	lsls	r3, r3, #24
 8019782:	b09d      	sub	sp, #116	; 0x74
 8019784:	4607      	mov	r7, r0
 8019786:	460d      	mov	r5, r1
 8019788:	4614      	mov	r4, r2
 801978a:	d50e      	bpl.n	80197aa <_svfiprintf_r+0x32>
 801978c:	690b      	ldr	r3, [r1, #16]
 801978e:	b963      	cbnz	r3, 80197aa <_svfiprintf_r+0x32>
 8019790:	2140      	movs	r1, #64	; 0x40
 8019792:	f7fc fadd 	bl	8015d50 <_malloc_r>
 8019796:	6028      	str	r0, [r5, #0]
 8019798:	6128      	str	r0, [r5, #16]
 801979a:	b920      	cbnz	r0, 80197a6 <_svfiprintf_r+0x2e>
 801979c:	230c      	movs	r3, #12
 801979e:	603b      	str	r3, [r7, #0]
 80197a0:	f04f 30ff 	mov.w	r0, #4294967295
 80197a4:	e0d1      	b.n	801994a <_svfiprintf_r+0x1d2>
 80197a6:	2340      	movs	r3, #64	; 0x40
 80197a8:	616b      	str	r3, [r5, #20]
 80197aa:	2300      	movs	r3, #0
 80197ac:	9309      	str	r3, [sp, #36]	; 0x24
 80197ae:	2320      	movs	r3, #32
 80197b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80197b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80197b8:	2330      	movs	r3, #48	; 0x30
 80197ba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8019964 <_svfiprintf_r+0x1ec>
 80197be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80197c2:	f04f 0901 	mov.w	r9, #1
 80197c6:	4623      	mov	r3, r4
 80197c8:	469a      	mov	sl, r3
 80197ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80197ce:	b10a      	cbz	r2, 80197d4 <_svfiprintf_r+0x5c>
 80197d0:	2a25      	cmp	r2, #37	; 0x25
 80197d2:	d1f9      	bne.n	80197c8 <_svfiprintf_r+0x50>
 80197d4:	ebba 0b04 	subs.w	fp, sl, r4
 80197d8:	d00b      	beq.n	80197f2 <_svfiprintf_r+0x7a>
 80197da:	465b      	mov	r3, fp
 80197dc:	4622      	mov	r2, r4
 80197de:	4629      	mov	r1, r5
 80197e0:	4638      	mov	r0, r7
 80197e2:	f7ff ff6e 	bl	80196c2 <__ssputs_r>
 80197e6:	3001      	adds	r0, #1
 80197e8:	f000 80aa 	beq.w	8019940 <_svfiprintf_r+0x1c8>
 80197ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80197ee:	445a      	add	r2, fp
 80197f0:	9209      	str	r2, [sp, #36]	; 0x24
 80197f2:	f89a 3000 	ldrb.w	r3, [sl]
 80197f6:	2b00      	cmp	r3, #0
 80197f8:	f000 80a2 	beq.w	8019940 <_svfiprintf_r+0x1c8>
 80197fc:	2300      	movs	r3, #0
 80197fe:	f04f 32ff 	mov.w	r2, #4294967295
 8019802:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019806:	f10a 0a01 	add.w	sl, sl, #1
 801980a:	9304      	str	r3, [sp, #16]
 801980c:	9307      	str	r3, [sp, #28]
 801980e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019812:	931a      	str	r3, [sp, #104]	; 0x68
 8019814:	4654      	mov	r4, sl
 8019816:	2205      	movs	r2, #5
 8019818:	f814 1b01 	ldrb.w	r1, [r4], #1
 801981c:	4851      	ldr	r0, [pc, #324]	; (8019964 <_svfiprintf_r+0x1ec>)
 801981e:	f7e6 fcdf 	bl	80001e0 <memchr>
 8019822:	9a04      	ldr	r2, [sp, #16]
 8019824:	b9d8      	cbnz	r0, 801985e <_svfiprintf_r+0xe6>
 8019826:	06d0      	lsls	r0, r2, #27
 8019828:	bf44      	itt	mi
 801982a:	2320      	movmi	r3, #32
 801982c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019830:	0711      	lsls	r1, r2, #28
 8019832:	bf44      	itt	mi
 8019834:	232b      	movmi	r3, #43	; 0x2b
 8019836:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801983a:	f89a 3000 	ldrb.w	r3, [sl]
 801983e:	2b2a      	cmp	r3, #42	; 0x2a
 8019840:	d015      	beq.n	801986e <_svfiprintf_r+0xf6>
 8019842:	9a07      	ldr	r2, [sp, #28]
 8019844:	4654      	mov	r4, sl
 8019846:	2000      	movs	r0, #0
 8019848:	f04f 0c0a 	mov.w	ip, #10
 801984c:	4621      	mov	r1, r4
 801984e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019852:	3b30      	subs	r3, #48	; 0x30
 8019854:	2b09      	cmp	r3, #9
 8019856:	d94e      	bls.n	80198f6 <_svfiprintf_r+0x17e>
 8019858:	b1b0      	cbz	r0, 8019888 <_svfiprintf_r+0x110>
 801985a:	9207      	str	r2, [sp, #28]
 801985c:	e014      	b.n	8019888 <_svfiprintf_r+0x110>
 801985e:	eba0 0308 	sub.w	r3, r0, r8
 8019862:	fa09 f303 	lsl.w	r3, r9, r3
 8019866:	4313      	orrs	r3, r2
 8019868:	9304      	str	r3, [sp, #16]
 801986a:	46a2      	mov	sl, r4
 801986c:	e7d2      	b.n	8019814 <_svfiprintf_r+0x9c>
 801986e:	9b03      	ldr	r3, [sp, #12]
 8019870:	1d19      	adds	r1, r3, #4
 8019872:	681b      	ldr	r3, [r3, #0]
 8019874:	9103      	str	r1, [sp, #12]
 8019876:	2b00      	cmp	r3, #0
 8019878:	bfbb      	ittet	lt
 801987a:	425b      	neglt	r3, r3
 801987c:	f042 0202 	orrlt.w	r2, r2, #2
 8019880:	9307      	strge	r3, [sp, #28]
 8019882:	9307      	strlt	r3, [sp, #28]
 8019884:	bfb8      	it	lt
 8019886:	9204      	strlt	r2, [sp, #16]
 8019888:	7823      	ldrb	r3, [r4, #0]
 801988a:	2b2e      	cmp	r3, #46	; 0x2e
 801988c:	d10c      	bne.n	80198a8 <_svfiprintf_r+0x130>
 801988e:	7863      	ldrb	r3, [r4, #1]
 8019890:	2b2a      	cmp	r3, #42	; 0x2a
 8019892:	d135      	bne.n	8019900 <_svfiprintf_r+0x188>
 8019894:	9b03      	ldr	r3, [sp, #12]
 8019896:	1d1a      	adds	r2, r3, #4
 8019898:	681b      	ldr	r3, [r3, #0]
 801989a:	9203      	str	r2, [sp, #12]
 801989c:	2b00      	cmp	r3, #0
 801989e:	bfb8      	it	lt
 80198a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80198a4:	3402      	adds	r4, #2
 80198a6:	9305      	str	r3, [sp, #20]
 80198a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8019974 <_svfiprintf_r+0x1fc>
 80198ac:	7821      	ldrb	r1, [r4, #0]
 80198ae:	2203      	movs	r2, #3
 80198b0:	4650      	mov	r0, sl
 80198b2:	f7e6 fc95 	bl	80001e0 <memchr>
 80198b6:	b140      	cbz	r0, 80198ca <_svfiprintf_r+0x152>
 80198b8:	2340      	movs	r3, #64	; 0x40
 80198ba:	eba0 000a 	sub.w	r0, r0, sl
 80198be:	fa03 f000 	lsl.w	r0, r3, r0
 80198c2:	9b04      	ldr	r3, [sp, #16]
 80198c4:	4303      	orrs	r3, r0
 80198c6:	3401      	adds	r4, #1
 80198c8:	9304      	str	r3, [sp, #16]
 80198ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80198ce:	4826      	ldr	r0, [pc, #152]	; (8019968 <_svfiprintf_r+0x1f0>)
 80198d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80198d4:	2206      	movs	r2, #6
 80198d6:	f7e6 fc83 	bl	80001e0 <memchr>
 80198da:	2800      	cmp	r0, #0
 80198dc:	d038      	beq.n	8019950 <_svfiprintf_r+0x1d8>
 80198de:	4b23      	ldr	r3, [pc, #140]	; (801996c <_svfiprintf_r+0x1f4>)
 80198e0:	bb1b      	cbnz	r3, 801992a <_svfiprintf_r+0x1b2>
 80198e2:	9b03      	ldr	r3, [sp, #12]
 80198e4:	3307      	adds	r3, #7
 80198e6:	f023 0307 	bic.w	r3, r3, #7
 80198ea:	3308      	adds	r3, #8
 80198ec:	9303      	str	r3, [sp, #12]
 80198ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80198f0:	4433      	add	r3, r6
 80198f2:	9309      	str	r3, [sp, #36]	; 0x24
 80198f4:	e767      	b.n	80197c6 <_svfiprintf_r+0x4e>
 80198f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80198fa:	460c      	mov	r4, r1
 80198fc:	2001      	movs	r0, #1
 80198fe:	e7a5      	b.n	801984c <_svfiprintf_r+0xd4>
 8019900:	2300      	movs	r3, #0
 8019902:	3401      	adds	r4, #1
 8019904:	9305      	str	r3, [sp, #20]
 8019906:	4619      	mov	r1, r3
 8019908:	f04f 0c0a 	mov.w	ip, #10
 801990c:	4620      	mov	r0, r4
 801990e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019912:	3a30      	subs	r2, #48	; 0x30
 8019914:	2a09      	cmp	r2, #9
 8019916:	d903      	bls.n	8019920 <_svfiprintf_r+0x1a8>
 8019918:	2b00      	cmp	r3, #0
 801991a:	d0c5      	beq.n	80198a8 <_svfiprintf_r+0x130>
 801991c:	9105      	str	r1, [sp, #20]
 801991e:	e7c3      	b.n	80198a8 <_svfiprintf_r+0x130>
 8019920:	fb0c 2101 	mla	r1, ip, r1, r2
 8019924:	4604      	mov	r4, r0
 8019926:	2301      	movs	r3, #1
 8019928:	e7f0      	b.n	801990c <_svfiprintf_r+0x194>
 801992a:	ab03      	add	r3, sp, #12
 801992c:	9300      	str	r3, [sp, #0]
 801992e:	462a      	mov	r2, r5
 8019930:	4b0f      	ldr	r3, [pc, #60]	; (8019970 <_svfiprintf_r+0x1f8>)
 8019932:	a904      	add	r1, sp, #16
 8019934:	4638      	mov	r0, r7
 8019936:	f7fc fb05 	bl	8015f44 <_printf_float>
 801993a:	1c42      	adds	r2, r0, #1
 801993c:	4606      	mov	r6, r0
 801993e:	d1d6      	bne.n	80198ee <_svfiprintf_r+0x176>
 8019940:	89ab      	ldrh	r3, [r5, #12]
 8019942:	065b      	lsls	r3, r3, #25
 8019944:	f53f af2c 	bmi.w	80197a0 <_svfiprintf_r+0x28>
 8019948:	9809      	ldr	r0, [sp, #36]	; 0x24
 801994a:	b01d      	add	sp, #116	; 0x74
 801994c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019950:	ab03      	add	r3, sp, #12
 8019952:	9300      	str	r3, [sp, #0]
 8019954:	462a      	mov	r2, r5
 8019956:	4b06      	ldr	r3, [pc, #24]	; (8019970 <_svfiprintf_r+0x1f8>)
 8019958:	a904      	add	r1, sp, #16
 801995a:	4638      	mov	r0, r7
 801995c:	f7fc fd96 	bl	801648c <_printf_i>
 8019960:	e7eb      	b.n	801993a <_svfiprintf_r+0x1c2>
 8019962:	bf00      	nop
 8019964:	0801c594 	.word	0x0801c594
 8019968:	0801c59e 	.word	0x0801c59e
 801996c:	08015f45 	.word	0x08015f45
 8019970:	080196c3 	.word	0x080196c3
 8019974:	0801c59a 	.word	0x0801c59a

08019978 <nan>:
 8019978:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8019980 <nan+0x8>
 801997c:	4770      	bx	lr
 801997e:	bf00      	nop
 8019980:	00000000 	.word	0x00000000
 8019984:	7ff80000 	.word	0x7ff80000

08019988 <strncmp>:
 8019988:	b510      	push	{r4, lr}
 801998a:	b16a      	cbz	r2, 80199a8 <strncmp+0x20>
 801998c:	3901      	subs	r1, #1
 801998e:	1884      	adds	r4, r0, r2
 8019990:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019994:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8019998:	4293      	cmp	r3, r2
 801999a:	d103      	bne.n	80199a4 <strncmp+0x1c>
 801999c:	42a0      	cmp	r0, r4
 801999e:	d001      	beq.n	80199a4 <strncmp+0x1c>
 80199a0:	2b00      	cmp	r3, #0
 80199a2:	d1f5      	bne.n	8019990 <strncmp+0x8>
 80199a4:	1a98      	subs	r0, r3, r2
 80199a6:	bd10      	pop	{r4, pc}
 80199a8:	4610      	mov	r0, r2
 80199aa:	e7fc      	b.n	80199a6 <strncmp+0x1e>

080199ac <__ascii_wctomb>:
 80199ac:	b149      	cbz	r1, 80199c2 <__ascii_wctomb+0x16>
 80199ae:	2aff      	cmp	r2, #255	; 0xff
 80199b0:	bf85      	ittet	hi
 80199b2:	238a      	movhi	r3, #138	; 0x8a
 80199b4:	6003      	strhi	r3, [r0, #0]
 80199b6:	700a      	strbls	r2, [r1, #0]
 80199b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80199bc:	bf98      	it	ls
 80199be:	2001      	movls	r0, #1
 80199c0:	4770      	bx	lr
 80199c2:	4608      	mov	r0, r1
 80199c4:	4770      	bx	lr
	...

080199c8 <__assert_func>:
 80199c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80199ca:	4614      	mov	r4, r2
 80199cc:	461a      	mov	r2, r3
 80199ce:	4b09      	ldr	r3, [pc, #36]	; (80199f4 <__assert_func+0x2c>)
 80199d0:	681b      	ldr	r3, [r3, #0]
 80199d2:	4605      	mov	r5, r0
 80199d4:	68d8      	ldr	r0, [r3, #12]
 80199d6:	b14c      	cbz	r4, 80199ec <__assert_func+0x24>
 80199d8:	4b07      	ldr	r3, [pc, #28]	; (80199f8 <__assert_func+0x30>)
 80199da:	9100      	str	r1, [sp, #0]
 80199dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80199e0:	4906      	ldr	r1, [pc, #24]	; (80199fc <__assert_func+0x34>)
 80199e2:	462b      	mov	r3, r5
 80199e4:	f000 f80e 	bl	8019a04 <fiprintf>
 80199e8:	f000 fa60 	bl	8019eac <abort>
 80199ec:	4b04      	ldr	r3, [pc, #16]	; (8019a00 <__assert_func+0x38>)
 80199ee:	461c      	mov	r4, r3
 80199f0:	e7f3      	b.n	80199da <__assert_func+0x12>
 80199f2:	bf00      	nop
 80199f4:	200009a8 	.word	0x200009a8
 80199f8:	0801c5a5 	.word	0x0801c5a5
 80199fc:	0801c5b2 	.word	0x0801c5b2
 8019a00:	0801c5e0 	.word	0x0801c5e0

08019a04 <fiprintf>:
 8019a04:	b40e      	push	{r1, r2, r3}
 8019a06:	b503      	push	{r0, r1, lr}
 8019a08:	4601      	mov	r1, r0
 8019a0a:	ab03      	add	r3, sp, #12
 8019a0c:	4805      	ldr	r0, [pc, #20]	; (8019a24 <fiprintf+0x20>)
 8019a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019a12:	6800      	ldr	r0, [r0, #0]
 8019a14:	9301      	str	r3, [sp, #4]
 8019a16:	f000 f859 	bl	8019acc <_vfiprintf_r>
 8019a1a:	b002      	add	sp, #8
 8019a1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019a20:	b003      	add	sp, #12
 8019a22:	4770      	bx	lr
 8019a24:	200009a8 	.word	0x200009a8

08019a28 <__retarget_lock_init_recursive>:
 8019a28:	4770      	bx	lr

08019a2a <__retarget_lock_acquire_recursive>:
 8019a2a:	4770      	bx	lr

08019a2c <__retarget_lock_release_recursive>:
 8019a2c:	4770      	bx	lr

08019a2e <_realloc_r>:
 8019a2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019a30:	4607      	mov	r7, r0
 8019a32:	4614      	mov	r4, r2
 8019a34:	460e      	mov	r6, r1
 8019a36:	b921      	cbnz	r1, 8019a42 <_realloc_r+0x14>
 8019a38:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019a3c:	4611      	mov	r1, r2
 8019a3e:	f7fc b987 	b.w	8015d50 <_malloc_r>
 8019a42:	b922      	cbnz	r2, 8019a4e <_realloc_r+0x20>
 8019a44:	f7fc f934 	bl	8015cb0 <_free_r>
 8019a48:	4625      	mov	r5, r4
 8019a4a:	4628      	mov	r0, r5
 8019a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019a4e:	f000 fc51 	bl	801a2f4 <_malloc_usable_size_r>
 8019a52:	42a0      	cmp	r0, r4
 8019a54:	d20f      	bcs.n	8019a76 <_realloc_r+0x48>
 8019a56:	4621      	mov	r1, r4
 8019a58:	4638      	mov	r0, r7
 8019a5a:	f7fc f979 	bl	8015d50 <_malloc_r>
 8019a5e:	4605      	mov	r5, r0
 8019a60:	2800      	cmp	r0, #0
 8019a62:	d0f2      	beq.n	8019a4a <_realloc_r+0x1c>
 8019a64:	4631      	mov	r1, r6
 8019a66:	4622      	mov	r2, r4
 8019a68:	f7fc f8e2 	bl	8015c30 <memcpy>
 8019a6c:	4631      	mov	r1, r6
 8019a6e:	4638      	mov	r0, r7
 8019a70:	f7fc f91e 	bl	8015cb0 <_free_r>
 8019a74:	e7e9      	b.n	8019a4a <_realloc_r+0x1c>
 8019a76:	4635      	mov	r5, r6
 8019a78:	e7e7      	b.n	8019a4a <_realloc_r+0x1c>

08019a7a <__sfputc_r>:
 8019a7a:	6893      	ldr	r3, [r2, #8]
 8019a7c:	3b01      	subs	r3, #1
 8019a7e:	2b00      	cmp	r3, #0
 8019a80:	b410      	push	{r4}
 8019a82:	6093      	str	r3, [r2, #8]
 8019a84:	da08      	bge.n	8019a98 <__sfputc_r+0x1e>
 8019a86:	6994      	ldr	r4, [r2, #24]
 8019a88:	42a3      	cmp	r3, r4
 8019a8a:	db01      	blt.n	8019a90 <__sfputc_r+0x16>
 8019a8c:	290a      	cmp	r1, #10
 8019a8e:	d103      	bne.n	8019a98 <__sfputc_r+0x1e>
 8019a90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019a94:	f000 b94a 	b.w	8019d2c <__swbuf_r>
 8019a98:	6813      	ldr	r3, [r2, #0]
 8019a9a:	1c58      	adds	r0, r3, #1
 8019a9c:	6010      	str	r0, [r2, #0]
 8019a9e:	7019      	strb	r1, [r3, #0]
 8019aa0:	4608      	mov	r0, r1
 8019aa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019aa6:	4770      	bx	lr

08019aa8 <__sfputs_r>:
 8019aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019aaa:	4606      	mov	r6, r0
 8019aac:	460f      	mov	r7, r1
 8019aae:	4614      	mov	r4, r2
 8019ab0:	18d5      	adds	r5, r2, r3
 8019ab2:	42ac      	cmp	r4, r5
 8019ab4:	d101      	bne.n	8019aba <__sfputs_r+0x12>
 8019ab6:	2000      	movs	r0, #0
 8019ab8:	e007      	b.n	8019aca <__sfputs_r+0x22>
 8019aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019abe:	463a      	mov	r2, r7
 8019ac0:	4630      	mov	r0, r6
 8019ac2:	f7ff ffda 	bl	8019a7a <__sfputc_r>
 8019ac6:	1c43      	adds	r3, r0, #1
 8019ac8:	d1f3      	bne.n	8019ab2 <__sfputs_r+0xa>
 8019aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019acc <_vfiprintf_r>:
 8019acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ad0:	460d      	mov	r5, r1
 8019ad2:	b09d      	sub	sp, #116	; 0x74
 8019ad4:	4614      	mov	r4, r2
 8019ad6:	4698      	mov	r8, r3
 8019ad8:	4606      	mov	r6, r0
 8019ada:	b118      	cbz	r0, 8019ae4 <_vfiprintf_r+0x18>
 8019adc:	6983      	ldr	r3, [r0, #24]
 8019ade:	b90b      	cbnz	r3, 8019ae4 <_vfiprintf_r+0x18>
 8019ae0:	f000 fb06 	bl	801a0f0 <__sinit>
 8019ae4:	4b89      	ldr	r3, [pc, #548]	; (8019d0c <_vfiprintf_r+0x240>)
 8019ae6:	429d      	cmp	r5, r3
 8019ae8:	d11b      	bne.n	8019b22 <_vfiprintf_r+0x56>
 8019aea:	6875      	ldr	r5, [r6, #4]
 8019aec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019aee:	07d9      	lsls	r1, r3, #31
 8019af0:	d405      	bmi.n	8019afe <_vfiprintf_r+0x32>
 8019af2:	89ab      	ldrh	r3, [r5, #12]
 8019af4:	059a      	lsls	r2, r3, #22
 8019af6:	d402      	bmi.n	8019afe <_vfiprintf_r+0x32>
 8019af8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019afa:	f7ff ff96 	bl	8019a2a <__retarget_lock_acquire_recursive>
 8019afe:	89ab      	ldrh	r3, [r5, #12]
 8019b00:	071b      	lsls	r3, r3, #28
 8019b02:	d501      	bpl.n	8019b08 <_vfiprintf_r+0x3c>
 8019b04:	692b      	ldr	r3, [r5, #16]
 8019b06:	b9eb      	cbnz	r3, 8019b44 <_vfiprintf_r+0x78>
 8019b08:	4629      	mov	r1, r5
 8019b0a:	4630      	mov	r0, r6
 8019b0c:	f000 f960 	bl	8019dd0 <__swsetup_r>
 8019b10:	b1c0      	cbz	r0, 8019b44 <_vfiprintf_r+0x78>
 8019b12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019b14:	07dc      	lsls	r4, r3, #31
 8019b16:	d50e      	bpl.n	8019b36 <_vfiprintf_r+0x6a>
 8019b18:	f04f 30ff 	mov.w	r0, #4294967295
 8019b1c:	b01d      	add	sp, #116	; 0x74
 8019b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b22:	4b7b      	ldr	r3, [pc, #492]	; (8019d10 <_vfiprintf_r+0x244>)
 8019b24:	429d      	cmp	r5, r3
 8019b26:	d101      	bne.n	8019b2c <_vfiprintf_r+0x60>
 8019b28:	68b5      	ldr	r5, [r6, #8]
 8019b2a:	e7df      	b.n	8019aec <_vfiprintf_r+0x20>
 8019b2c:	4b79      	ldr	r3, [pc, #484]	; (8019d14 <_vfiprintf_r+0x248>)
 8019b2e:	429d      	cmp	r5, r3
 8019b30:	bf08      	it	eq
 8019b32:	68f5      	ldreq	r5, [r6, #12]
 8019b34:	e7da      	b.n	8019aec <_vfiprintf_r+0x20>
 8019b36:	89ab      	ldrh	r3, [r5, #12]
 8019b38:	0598      	lsls	r0, r3, #22
 8019b3a:	d4ed      	bmi.n	8019b18 <_vfiprintf_r+0x4c>
 8019b3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019b3e:	f7ff ff75 	bl	8019a2c <__retarget_lock_release_recursive>
 8019b42:	e7e9      	b.n	8019b18 <_vfiprintf_r+0x4c>
 8019b44:	2300      	movs	r3, #0
 8019b46:	9309      	str	r3, [sp, #36]	; 0x24
 8019b48:	2320      	movs	r3, #32
 8019b4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019b4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8019b52:	2330      	movs	r3, #48	; 0x30
 8019b54:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8019d18 <_vfiprintf_r+0x24c>
 8019b58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019b5c:	f04f 0901 	mov.w	r9, #1
 8019b60:	4623      	mov	r3, r4
 8019b62:	469a      	mov	sl, r3
 8019b64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019b68:	b10a      	cbz	r2, 8019b6e <_vfiprintf_r+0xa2>
 8019b6a:	2a25      	cmp	r2, #37	; 0x25
 8019b6c:	d1f9      	bne.n	8019b62 <_vfiprintf_r+0x96>
 8019b6e:	ebba 0b04 	subs.w	fp, sl, r4
 8019b72:	d00b      	beq.n	8019b8c <_vfiprintf_r+0xc0>
 8019b74:	465b      	mov	r3, fp
 8019b76:	4622      	mov	r2, r4
 8019b78:	4629      	mov	r1, r5
 8019b7a:	4630      	mov	r0, r6
 8019b7c:	f7ff ff94 	bl	8019aa8 <__sfputs_r>
 8019b80:	3001      	adds	r0, #1
 8019b82:	f000 80aa 	beq.w	8019cda <_vfiprintf_r+0x20e>
 8019b86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019b88:	445a      	add	r2, fp
 8019b8a:	9209      	str	r2, [sp, #36]	; 0x24
 8019b8c:	f89a 3000 	ldrb.w	r3, [sl]
 8019b90:	2b00      	cmp	r3, #0
 8019b92:	f000 80a2 	beq.w	8019cda <_vfiprintf_r+0x20e>
 8019b96:	2300      	movs	r3, #0
 8019b98:	f04f 32ff 	mov.w	r2, #4294967295
 8019b9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019ba0:	f10a 0a01 	add.w	sl, sl, #1
 8019ba4:	9304      	str	r3, [sp, #16]
 8019ba6:	9307      	str	r3, [sp, #28]
 8019ba8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019bac:	931a      	str	r3, [sp, #104]	; 0x68
 8019bae:	4654      	mov	r4, sl
 8019bb0:	2205      	movs	r2, #5
 8019bb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019bb6:	4858      	ldr	r0, [pc, #352]	; (8019d18 <_vfiprintf_r+0x24c>)
 8019bb8:	f7e6 fb12 	bl	80001e0 <memchr>
 8019bbc:	9a04      	ldr	r2, [sp, #16]
 8019bbe:	b9d8      	cbnz	r0, 8019bf8 <_vfiprintf_r+0x12c>
 8019bc0:	06d1      	lsls	r1, r2, #27
 8019bc2:	bf44      	itt	mi
 8019bc4:	2320      	movmi	r3, #32
 8019bc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019bca:	0713      	lsls	r3, r2, #28
 8019bcc:	bf44      	itt	mi
 8019bce:	232b      	movmi	r3, #43	; 0x2b
 8019bd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019bd4:	f89a 3000 	ldrb.w	r3, [sl]
 8019bd8:	2b2a      	cmp	r3, #42	; 0x2a
 8019bda:	d015      	beq.n	8019c08 <_vfiprintf_r+0x13c>
 8019bdc:	9a07      	ldr	r2, [sp, #28]
 8019bde:	4654      	mov	r4, sl
 8019be0:	2000      	movs	r0, #0
 8019be2:	f04f 0c0a 	mov.w	ip, #10
 8019be6:	4621      	mov	r1, r4
 8019be8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019bec:	3b30      	subs	r3, #48	; 0x30
 8019bee:	2b09      	cmp	r3, #9
 8019bf0:	d94e      	bls.n	8019c90 <_vfiprintf_r+0x1c4>
 8019bf2:	b1b0      	cbz	r0, 8019c22 <_vfiprintf_r+0x156>
 8019bf4:	9207      	str	r2, [sp, #28]
 8019bf6:	e014      	b.n	8019c22 <_vfiprintf_r+0x156>
 8019bf8:	eba0 0308 	sub.w	r3, r0, r8
 8019bfc:	fa09 f303 	lsl.w	r3, r9, r3
 8019c00:	4313      	orrs	r3, r2
 8019c02:	9304      	str	r3, [sp, #16]
 8019c04:	46a2      	mov	sl, r4
 8019c06:	e7d2      	b.n	8019bae <_vfiprintf_r+0xe2>
 8019c08:	9b03      	ldr	r3, [sp, #12]
 8019c0a:	1d19      	adds	r1, r3, #4
 8019c0c:	681b      	ldr	r3, [r3, #0]
 8019c0e:	9103      	str	r1, [sp, #12]
 8019c10:	2b00      	cmp	r3, #0
 8019c12:	bfbb      	ittet	lt
 8019c14:	425b      	neglt	r3, r3
 8019c16:	f042 0202 	orrlt.w	r2, r2, #2
 8019c1a:	9307      	strge	r3, [sp, #28]
 8019c1c:	9307      	strlt	r3, [sp, #28]
 8019c1e:	bfb8      	it	lt
 8019c20:	9204      	strlt	r2, [sp, #16]
 8019c22:	7823      	ldrb	r3, [r4, #0]
 8019c24:	2b2e      	cmp	r3, #46	; 0x2e
 8019c26:	d10c      	bne.n	8019c42 <_vfiprintf_r+0x176>
 8019c28:	7863      	ldrb	r3, [r4, #1]
 8019c2a:	2b2a      	cmp	r3, #42	; 0x2a
 8019c2c:	d135      	bne.n	8019c9a <_vfiprintf_r+0x1ce>
 8019c2e:	9b03      	ldr	r3, [sp, #12]
 8019c30:	1d1a      	adds	r2, r3, #4
 8019c32:	681b      	ldr	r3, [r3, #0]
 8019c34:	9203      	str	r2, [sp, #12]
 8019c36:	2b00      	cmp	r3, #0
 8019c38:	bfb8      	it	lt
 8019c3a:	f04f 33ff 	movlt.w	r3, #4294967295
 8019c3e:	3402      	adds	r4, #2
 8019c40:	9305      	str	r3, [sp, #20]
 8019c42:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8019d28 <_vfiprintf_r+0x25c>
 8019c46:	7821      	ldrb	r1, [r4, #0]
 8019c48:	2203      	movs	r2, #3
 8019c4a:	4650      	mov	r0, sl
 8019c4c:	f7e6 fac8 	bl	80001e0 <memchr>
 8019c50:	b140      	cbz	r0, 8019c64 <_vfiprintf_r+0x198>
 8019c52:	2340      	movs	r3, #64	; 0x40
 8019c54:	eba0 000a 	sub.w	r0, r0, sl
 8019c58:	fa03 f000 	lsl.w	r0, r3, r0
 8019c5c:	9b04      	ldr	r3, [sp, #16]
 8019c5e:	4303      	orrs	r3, r0
 8019c60:	3401      	adds	r4, #1
 8019c62:	9304      	str	r3, [sp, #16]
 8019c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019c68:	482c      	ldr	r0, [pc, #176]	; (8019d1c <_vfiprintf_r+0x250>)
 8019c6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019c6e:	2206      	movs	r2, #6
 8019c70:	f7e6 fab6 	bl	80001e0 <memchr>
 8019c74:	2800      	cmp	r0, #0
 8019c76:	d03f      	beq.n	8019cf8 <_vfiprintf_r+0x22c>
 8019c78:	4b29      	ldr	r3, [pc, #164]	; (8019d20 <_vfiprintf_r+0x254>)
 8019c7a:	bb1b      	cbnz	r3, 8019cc4 <_vfiprintf_r+0x1f8>
 8019c7c:	9b03      	ldr	r3, [sp, #12]
 8019c7e:	3307      	adds	r3, #7
 8019c80:	f023 0307 	bic.w	r3, r3, #7
 8019c84:	3308      	adds	r3, #8
 8019c86:	9303      	str	r3, [sp, #12]
 8019c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019c8a:	443b      	add	r3, r7
 8019c8c:	9309      	str	r3, [sp, #36]	; 0x24
 8019c8e:	e767      	b.n	8019b60 <_vfiprintf_r+0x94>
 8019c90:	fb0c 3202 	mla	r2, ip, r2, r3
 8019c94:	460c      	mov	r4, r1
 8019c96:	2001      	movs	r0, #1
 8019c98:	e7a5      	b.n	8019be6 <_vfiprintf_r+0x11a>
 8019c9a:	2300      	movs	r3, #0
 8019c9c:	3401      	adds	r4, #1
 8019c9e:	9305      	str	r3, [sp, #20]
 8019ca0:	4619      	mov	r1, r3
 8019ca2:	f04f 0c0a 	mov.w	ip, #10
 8019ca6:	4620      	mov	r0, r4
 8019ca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019cac:	3a30      	subs	r2, #48	; 0x30
 8019cae:	2a09      	cmp	r2, #9
 8019cb0:	d903      	bls.n	8019cba <_vfiprintf_r+0x1ee>
 8019cb2:	2b00      	cmp	r3, #0
 8019cb4:	d0c5      	beq.n	8019c42 <_vfiprintf_r+0x176>
 8019cb6:	9105      	str	r1, [sp, #20]
 8019cb8:	e7c3      	b.n	8019c42 <_vfiprintf_r+0x176>
 8019cba:	fb0c 2101 	mla	r1, ip, r1, r2
 8019cbe:	4604      	mov	r4, r0
 8019cc0:	2301      	movs	r3, #1
 8019cc2:	e7f0      	b.n	8019ca6 <_vfiprintf_r+0x1da>
 8019cc4:	ab03      	add	r3, sp, #12
 8019cc6:	9300      	str	r3, [sp, #0]
 8019cc8:	462a      	mov	r2, r5
 8019cca:	4b16      	ldr	r3, [pc, #88]	; (8019d24 <_vfiprintf_r+0x258>)
 8019ccc:	a904      	add	r1, sp, #16
 8019cce:	4630      	mov	r0, r6
 8019cd0:	f7fc f938 	bl	8015f44 <_printf_float>
 8019cd4:	4607      	mov	r7, r0
 8019cd6:	1c78      	adds	r0, r7, #1
 8019cd8:	d1d6      	bne.n	8019c88 <_vfiprintf_r+0x1bc>
 8019cda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8019cdc:	07d9      	lsls	r1, r3, #31
 8019cde:	d405      	bmi.n	8019cec <_vfiprintf_r+0x220>
 8019ce0:	89ab      	ldrh	r3, [r5, #12]
 8019ce2:	059a      	lsls	r2, r3, #22
 8019ce4:	d402      	bmi.n	8019cec <_vfiprintf_r+0x220>
 8019ce6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8019ce8:	f7ff fea0 	bl	8019a2c <__retarget_lock_release_recursive>
 8019cec:	89ab      	ldrh	r3, [r5, #12]
 8019cee:	065b      	lsls	r3, r3, #25
 8019cf0:	f53f af12 	bmi.w	8019b18 <_vfiprintf_r+0x4c>
 8019cf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019cf6:	e711      	b.n	8019b1c <_vfiprintf_r+0x50>
 8019cf8:	ab03      	add	r3, sp, #12
 8019cfa:	9300      	str	r3, [sp, #0]
 8019cfc:	462a      	mov	r2, r5
 8019cfe:	4b09      	ldr	r3, [pc, #36]	; (8019d24 <_vfiprintf_r+0x258>)
 8019d00:	a904      	add	r1, sp, #16
 8019d02:	4630      	mov	r0, r6
 8019d04:	f7fc fbc2 	bl	801648c <_printf_i>
 8019d08:	e7e4      	b.n	8019cd4 <_vfiprintf_r+0x208>
 8019d0a:	bf00      	nop
 8019d0c:	0801c604 	.word	0x0801c604
 8019d10:	0801c624 	.word	0x0801c624
 8019d14:	0801c5e4 	.word	0x0801c5e4
 8019d18:	0801c594 	.word	0x0801c594
 8019d1c:	0801c59e 	.word	0x0801c59e
 8019d20:	08015f45 	.word	0x08015f45
 8019d24:	08019aa9 	.word	0x08019aa9
 8019d28:	0801c59a 	.word	0x0801c59a

08019d2c <__swbuf_r>:
 8019d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d2e:	460e      	mov	r6, r1
 8019d30:	4614      	mov	r4, r2
 8019d32:	4605      	mov	r5, r0
 8019d34:	b118      	cbz	r0, 8019d3e <__swbuf_r+0x12>
 8019d36:	6983      	ldr	r3, [r0, #24]
 8019d38:	b90b      	cbnz	r3, 8019d3e <__swbuf_r+0x12>
 8019d3a:	f000 f9d9 	bl	801a0f0 <__sinit>
 8019d3e:	4b21      	ldr	r3, [pc, #132]	; (8019dc4 <__swbuf_r+0x98>)
 8019d40:	429c      	cmp	r4, r3
 8019d42:	d12b      	bne.n	8019d9c <__swbuf_r+0x70>
 8019d44:	686c      	ldr	r4, [r5, #4]
 8019d46:	69a3      	ldr	r3, [r4, #24]
 8019d48:	60a3      	str	r3, [r4, #8]
 8019d4a:	89a3      	ldrh	r3, [r4, #12]
 8019d4c:	071a      	lsls	r2, r3, #28
 8019d4e:	d52f      	bpl.n	8019db0 <__swbuf_r+0x84>
 8019d50:	6923      	ldr	r3, [r4, #16]
 8019d52:	b36b      	cbz	r3, 8019db0 <__swbuf_r+0x84>
 8019d54:	6923      	ldr	r3, [r4, #16]
 8019d56:	6820      	ldr	r0, [r4, #0]
 8019d58:	1ac0      	subs	r0, r0, r3
 8019d5a:	6963      	ldr	r3, [r4, #20]
 8019d5c:	b2f6      	uxtb	r6, r6
 8019d5e:	4283      	cmp	r3, r0
 8019d60:	4637      	mov	r7, r6
 8019d62:	dc04      	bgt.n	8019d6e <__swbuf_r+0x42>
 8019d64:	4621      	mov	r1, r4
 8019d66:	4628      	mov	r0, r5
 8019d68:	f000 f92e 	bl	8019fc8 <_fflush_r>
 8019d6c:	bb30      	cbnz	r0, 8019dbc <__swbuf_r+0x90>
 8019d6e:	68a3      	ldr	r3, [r4, #8]
 8019d70:	3b01      	subs	r3, #1
 8019d72:	60a3      	str	r3, [r4, #8]
 8019d74:	6823      	ldr	r3, [r4, #0]
 8019d76:	1c5a      	adds	r2, r3, #1
 8019d78:	6022      	str	r2, [r4, #0]
 8019d7a:	701e      	strb	r6, [r3, #0]
 8019d7c:	6963      	ldr	r3, [r4, #20]
 8019d7e:	3001      	adds	r0, #1
 8019d80:	4283      	cmp	r3, r0
 8019d82:	d004      	beq.n	8019d8e <__swbuf_r+0x62>
 8019d84:	89a3      	ldrh	r3, [r4, #12]
 8019d86:	07db      	lsls	r3, r3, #31
 8019d88:	d506      	bpl.n	8019d98 <__swbuf_r+0x6c>
 8019d8a:	2e0a      	cmp	r6, #10
 8019d8c:	d104      	bne.n	8019d98 <__swbuf_r+0x6c>
 8019d8e:	4621      	mov	r1, r4
 8019d90:	4628      	mov	r0, r5
 8019d92:	f000 f919 	bl	8019fc8 <_fflush_r>
 8019d96:	b988      	cbnz	r0, 8019dbc <__swbuf_r+0x90>
 8019d98:	4638      	mov	r0, r7
 8019d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019d9c:	4b0a      	ldr	r3, [pc, #40]	; (8019dc8 <__swbuf_r+0x9c>)
 8019d9e:	429c      	cmp	r4, r3
 8019da0:	d101      	bne.n	8019da6 <__swbuf_r+0x7a>
 8019da2:	68ac      	ldr	r4, [r5, #8]
 8019da4:	e7cf      	b.n	8019d46 <__swbuf_r+0x1a>
 8019da6:	4b09      	ldr	r3, [pc, #36]	; (8019dcc <__swbuf_r+0xa0>)
 8019da8:	429c      	cmp	r4, r3
 8019daa:	bf08      	it	eq
 8019dac:	68ec      	ldreq	r4, [r5, #12]
 8019dae:	e7ca      	b.n	8019d46 <__swbuf_r+0x1a>
 8019db0:	4621      	mov	r1, r4
 8019db2:	4628      	mov	r0, r5
 8019db4:	f000 f80c 	bl	8019dd0 <__swsetup_r>
 8019db8:	2800      	cmp	r0, #0
 8019dba:	d0cb      	beq.n	8019d54 <__swbuf_r+0x28>
 8019dbc:	f04f 37ff 	mov.w	r7, #4294967295
 8019dc0:	e7ea      	b.n	8019d98 <__swbuf_r+0x6c>
 8019dc2:	bf00      	nop
 8019dc4:	0801c604 	.word	0x0801c604
 8019dc8:	0801c624 	.word	0x0801c624
 8019dcc:	0801c5e4 	.word	0x0801c5e4

08019dd0 <__swsetup_r>:
 8019dd0:	4b32      	ldr	r3, [pc, #200]	; (8019e9c <__swsetup_r+0xcc>)
 8019dd2:	b570      	push	{r4, r5, r6, lr}
 8019dd4:	681d      	ldr	r5, [r3, #0]
 8019dd6:	4606      	mov	r6, r0
 8019dd8:	460c      	mov	r4, r1
 8019dda:	b125      	cbz	r5, 8019de6 <__swsetup_r+0x16>
 8019ddc:	69ab      	ldr	r3, [r5, #24]
 8019dde:	b913      	cbnz	r3, 8019de6 <__swsetup_r+0x16>
 8019de0:	4628      	mov	r0, r5
 8019de2:	f000 f985 	bl	801a0f0 <__sinit>
 8019de6:	4b2e      	ldr	r3, [pc, #184]	; (8019ea0 <__swsetup_r+0xd0>)
 8019de8:	429c      	cmp	r4, r3
 8019dea:	d10f      	bne.n	8019e0c <__swsetup_r+0x3c>
 8019dec:	686c      	ldr	r4, [r5, #4]
 8019dee:	89a3      	ldrh	r3, [r4, #12]
 8019df0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019df4:	0719      	lsls	r1, r3, #28
 8019df6:	d42c      	bmi.n	8019e52 <__swsetup_r+0x82>
 8019df8:	06dd      	lsls	r5, r3, #27
 8019dfa:	d411      	bmi.n	8019e20 <__swsetup_r+0x50>
 8019dfc:	2309      	movs	r3, #9
 8019dfe:	6033      	str	r3, [r6, #0]
 8019e00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8019e04:	81a3      	strh	r3, [r4, #12]
 8019e06:	f04f 30ff 	mov.w	r0, #4294967295
 8019e0a:	e03e      	b.n	8019e8a <__swsetup_r+0xba>
 8019e0c:	4b25      	ldr	r3, [pc, #148]	; (8019ea4 <__swsetup_r+0xd4>)
 8019e0e:	429c      	cmp	r4, r3
 8019e10:	d101      	bne.n	8019e16 <__swsetup_r+0x46>
 8019e12:	68ac      	ldr	r4, [r5, #8]
 8019e14:	e7eb      	b.n	8019dee <__swsetup_r+0x1e>
 8019e16:	4b24      	ldr	r3, [pc, #144]	; (8019ea8 <__swsetup_r+0xd8>)
 8019e18:	429c      	cmp	r4, r3
 8019e1a:	bf08      	it	eq
 8019e1c:	68ec      	ldreq	r4, [r5, #12]
 8019e1e:	e7e6      	b.n	8019dee <__swsetup_r+0x1e>
 8019e20:	0758      	lsls	r0, r3, #29
 8019e22:	d512      	bpl.n	8019e4a <__swsetup_r+0x7a>
 8019e24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019e26:	b141      	cbz	r1, 8019e3a <__swsetup_r+0x6a>
 8019e28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019e2c:	4299      	cmp	r1, r3
 8019e2e:	d002      	beq.n	8019e36 <__swsetup_r+0x66>
 8019e30:	4630      	mov	r0, r6
 8019e32:	f7fb ff3d 	bl	8015cb0 <_free_r>
 8019e36:	2300      	movs	r3, #0
 8019e38:	6363      	str	r3, [r4, #52]	; 0x34
 8019e3a:	89a3      	ldrh	r3, [r4, #12]
 8019e3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019e40:	81a3      	strh	r3, [r4, #12]
 8019e42:	2300      	movs	r3, #0
 8019e44:	6063      	str	r3, [r4, #4]
 8019e46:	6923      	ldr	r3, [r4, #16]
 8019e48:	6023      	str	r3, [r4, #0]
 8019e4a:	89a3      	ldrh	r3, [r4, #12]
 8019e4c:	f043 0308 	orr.w	r3, r3, #8
 8019e50:	81a3      	strh	r3, [r4, #12]
 8019e52:	6923      	ldr	r3, [r4, #16]
 8019e54:	b94b      	cbnz	r3, 8019e6a <__swsetup_r+0x9a>
 8019e56:	89a3      	ldrh	r3, [r4, #12]
 8019e58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019e60:	d003      	beq.n	8019e6a <__swsetup_r+0x9a>
 8019e62:	4621      	mov	r1, r4
 8019e64:	4630      	mov	r0, r6
 8019e66:	f000 fa05 	bl	801a274 <__smakebuf_r>
 8019e6a:	89a0      	ldrh	r0, [r4, #12]
 8019e6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019e70:	f010 0301 	ands.w	r3, r0, #1
 8019e74:	d00a      	beq.n	8019e8c <__swsetup_r+0xbc>
 8019e76:	2300      	movs	r3, #0
 8019e78:	60a3      	str	r3, [r4, #8]
 8019e7a:	6963      	ldr	r3, [r4, #20]
 8019e7c:	425b      	negs	r3, r3
 8019e7e:	61a3      	str	r3, [r4, #24]
 8019e80:	6923      	ldr	r3, [r4, #16]
 8019e82:	b943      	cbnz	r3, 8019e96 <__swsetup_r+0xc6>
 8019e84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019e88:	d1ba      	bne.n	8019e00 <__swsetup_r+0x30>
 8019e8a:	bd70      	pop	{r4, r5, r6, pc}
 8019e8c:	0781      	lsls	r1, r0, #30
 8019e8e:	bf58      	it	pl
 8019e90:	6963      	ldrpl	r3, [r4, #20]
 8019e92:	60a3      	str	r3, [r4, #8]
 8019e94:	e7f4      	b.n	8019e80 <__swsetup_r+0xb0>
 8019e96:	2000      	movs	r0, #0
 8019e98:	e7f7      	b.n	8019e8a <__swsetup_r+0xba>
 8019e9a:	bf00      	nop
 8019e9c:	200009a8 	.word	0x200009a8
 8019ea0:	0801c604 	.word	0x0801c604
 8019ea4:	0801c624 	.word	0x0801c624
 8019ea8:	0801c5e4 	.word	0x0801c5e4

08019eac <abort>:
 8019eac:	b508      	push	{r3, lr}
 8019eae:	2006      	movs	r0, #6
 8019eb0:	f000 fa50 	bl	801a354 <raise>
 8019eb4:	2001      	movs	r0, #1
 8019eb6:	f7f0 ffbb 	bl	800ae30 <_exit>
	...

08019ebc <__sflush_r>:
 8019ebc:	898a      	ldrh	r2, [r1, #12]
 8019ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ec2:	4605      	mov	r5, r0
 8019ec4:	0710      	lsls	r0, r2, #28
 8019ec6:	460c      	mov	r4, r1
 8019ec8:	d458      	bmi.n	8019f7c <__sflush_r+0xc0>
 8019eca:	684b      	ldr	r3, [r1, #4]
 8019ecc:	2b00      	cmp	r3, #0
 8019ece:	dc05      	bgt.n	8019edc <__sflush_r+0x20>
 8019ed0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8019ed2:	2b00      	cmp	r3, #0
 8019ed4:	dc02      	bgt.n	8019edc <__sflush_r+0x20>
 8019ed6:	2000      	movs	r0, #0
 8019ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019edc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019ede:	2e00      	cmp	r6, #0
 8019ee0:	d0f9      	beq.n	8019ed6 <__sflush_r+0x1a>
 8019ee2:	2300      	movs	r3, #0
 8019ee4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8019ee8:	682f      	ldr	r7, [r5, #0]
 8019eea:	602b      	str	r3, [r5, #0]
 8019eec:	d032      	beq.n	8019f54 <__sflush_r+0x98>
 8019eee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8019ef0:	89a3      	ldrh	r3, [r4, #12]
 8019ef2:	075a      	lsls	r2, r3, #29
 8019ef4:	d505      	bpl.n	8019f02 <__sflush_r+0x46>
 8019ef6:	6863      	ldr	r3, [r4, #4]
 8019ef8:	1ac0      	subs	r0, r0, r3
 8019efa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019efc:	b10b      	cbz	r3, 8019f02 <__sflush_r+0x46>
 8019efe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019f00:	1ac0      	subs	r0, r0, r3
 8019f02:	2300      	movs	r3, #0
 8019f04:	4602      	mov	r2, r0
 8019f06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019f08:	6a21      	ldr	r1, [r4, #32]
 8019f0a:	4628      	mov	r0, r5
 8019f0c:	47b0      	blx	r6
 8019f0e:	1c43      	adds	r3, r0, #1
 8019f10:	89a3      	ldrh	r3, [r4, #12]
 8019f12:	d106      	bne.n	8019f22 <__sflush_r+0x66>
 8019f14:	6829      	ldr	r1, [r5, #0]
 8019f16:	291d      	cmp	r1, #29
 8019f18:	d82c      	bhi.n	8019f74 <__sflush_r+0xb8>
 8019f1a:	4a2a      	ldr	r2, [pc, #168]	; (8019fc4 <__sflush_r+0x108>)
 8019f1c:	40ca      	lsrs	r2, r1
 8019f1e:	07d6      	lsls	r6, r2, #31
 8019f20:	d528      	bpl.n	8019f74 <__sflush_r+0xb8>
 8019f22:	2200      	movs	r2, #0
 8019f24:	6062      	str	r2, [r4, #4]
 8019f26:	04d9      	lsls	r1, r3, #19
 8019f28:	6922      	ldr	r2, [r4, #16]
 8019f2a:	6022      	str	r2, [r4, #0]
 8019f2c:	d504      	bpl.n	8019f38 <__sflush_r+0x7c>
 8019f2e:	1c42      	adds	r2, r0, #1
 8019f30:	d101      	bne.n	8019f36 <__sflush_r+0x7a>
 8019f32:	682b      	ldr	r3, [r5, #0]
 8019f34:	b903      	cbnz	r3, 8019f38 <__sflush_r+0x7c>
 8019f36:	6560      	str	r0, [r4, #84]	; 0x54
 8019f38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019f3a:	602f      	str	r7, [r5, #0]
 8019f3c:	2900      	cmp	r1, #0
 8019f3e:	d0ca      	beq.n	8019ed6 <__sflush_r+0x1a>
 8019f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019f44:	4299      	cmp	r1, r3
 8019f46:	d002      	beq.n	8019f4e <__sflush_r+0x92>
 8019f48:	4628      	mov	r0, r5
 8019f4a:	f7fb feb1 	bl	8015cb0 <_free_r>
 8019f4e:	2000      	movs	r0, #0
 8019f50:	6360      	str	r0, [r4, #52]	; 0x34
 8019f52:	e7c1      	b.n	8019ed8 <__sflush_r+0x1c>
 8019f54:	6a21      	ldr	r1, [r4, #32]
 8019f56:	2301      	movs	r3, #1
 8019f58:	4628      	mov	r0, r5
 8019f5a:	47b0      	blx	r6
 8019f5c:	1c41      	adds	r1, r0, #1
 8019f5e:	d1c7      	bne.n	8019ef0 <__sflush_r+0x34>
 8019f60:	682b      	ldr	r3, [r5, #0]
 8019f62:	2b00      	cmp	r3, #0
 8019f64:	d0c4      	beq.n	8019ef0 <__sflush_r+0x34>
 8019f66:	2b1d      	cmp	r3, #29
 8019f68:	d001      	beq.n	8019f6e <__sflush_r+0xb2>
 8019f6a:	2b16      	cmp	r3, #22
 8019f6c:	d101      	bne.n	8019f72 <__sflush_r+0xb6>
 8019f6e:	602f      	str	r7, [r5, #0]
 8019f70:	e7b1      	b.n	8019ed6 <__sflush_r+0x1a>
 8019f72:	89a3      	ldrh	r3, [r4, #12]
 8019f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019f78:	81a3      	strh	r3, [r4, #12]
 8019f7a:	e7ad      	b.n	8019ed8 <__sflush_r+0x1c>
 8019f7c:	690f      	ldr	r7, [r1, #16]
 8019f7e:	2f00      	cmp	r7, #0
 8019f80:	d0a9      	beq.n	8019ed6 <__sflush_r+0x1a>
 8019f82:	0793      	lsls	r3, r2, #30
 8019f84:	680e      	ldr	r6, [r1, #0]
 8019f86:	bf08      	it	eq
 8019f88:	694b      	ldreq	r3, [r1, #20]
 8019f8a:	600f      	str	r7, [r1, #0]
 8019f8c:	bf18      	it	ne
 8019f8e:	2300      	movne	r3, #0
 8019f90:	eba6 0807 	sub.w	r8, r6, r7
 8019f94:	608b      	str	r3, [r1, #8]
 8019f96:	f1b8 0f00 	cmp.w	r8, #0
 8019f9a:	dd9c      	ble.n	8019ed6 <__sflush_r+0x1a>
 8019f9c:	6a21      	ldr	r1, [r4, #32]
 8019f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8019fa0:	4643      	mov	r3, r8
 8019fa2:	463a      	mov	r2, r7
 8019fa4:	4628      	mov	r0, r5
 8019fa6:	47b0      	blx	r6
 8019fa8:	2800      	cmp	r0, #0
 8019faa:	dc06      	bgt.n	8019fba <__sflush_r+0xfe>
 8019fac:	89a3      	ldrh	r3, [r4, #12]
 8019fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019fb2:	81a3      	strh	r3, [r4, #12]
 8019fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8019fb8:	e78e      	b.n	8019ed8 <__sflush_r+0x1c>
 8019fba:	4407      	add	r7, r0
 8019fbc:	eba8 0800 	sub.w	r8, r8, r0
 8019fc0:	e7e9      	b.n	8019f96 <__sflush_r+0xda>
 8019fc2:	bf00      	nop
 8019fc4:	20400001 	.word	0x20400001

08019fc8 <_fflush_r>:
 8019fc8:	b538      	push	{r3, r4, r5, lr}
 8019fca:	690b      	ldr	r3, [r1, #16]
 8019fcc:	4605      	mov	r5, r0
 8019fce:	460c      	mov	r4, r1
 8019fd0:	b913      	cbnz	r3, 8019fd8 <_fflush_r+0x10>
 8019fd2:	2500      	movs	r5, #0
 8019fd4:	4628      	mov	r0, r5
 8019fd6:	bd38      	pop	{r3, r4, r5, pc}
 8019fd8:	b118      	cbz	r0, 8019fe2 <_fflush_r+0x1a>
 8019fda:	6983      	ldr	r3, [r0, #24]
 8019fdc:	b90b      	cbnz	r3, 8019fe2 <_fflush_r+0x1a>
 8019fde:	f000 f887 	bl	801a0f0 <__sinit>
 8019fe2:	4b14      	ldr	r3, [pc, #80]	; (801a034 <_fflush_r+0x6c>)
 8019fe4:	429c      	cmp	r4, r3
 8019fe6:	d11b      	bne.n	801a020 <_fflush_r+0x58>
 8019fe8:	686c      	ldr	r4, [r5, #4]
 8019fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019fee:	2b00      	cmp	r3, #0
 8019ff0:	d0ef      	beq.n	8019fd2 <_fflush_r+0xa>
 8019ff2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8019ff4:	07d0      	lsls	r0, r2, #31
 8019ff6:	d404      	bmi.n	801a002 <_fflush_r+0x3a>
 8019ff8:	0599      	lsls	r1, r3, #22
 8019ffa:	d402      	bmi.n	801a002 <_fflush_r+0x3a>
 8019ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019ffe:	f7ff fd14 	bl	8019a2a <__retarget_lock_acquire_recursive>
 801a002:	4628      	mov	r0, r5
 801a004:	4621      	mov	r1, r4
 801a006:	f7ff ff59 	bl	8019ebc <__sflush_r>
 801a00a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a00c:	07da      	lsls	r2, r3, #31
 801a00e:	4605      	mov	r5, r0
 801a010:	d4e0      	bmi.n	8019fd4 <_fflush_r+0xc>
 801a012:	89a3      	ldrh	r3, [r4, #12]
 801a014:	059b      	lsls	r3, r3, #22
 801a016:	d4dd      	bmi.n	8019fd4 <_fflush_r+0xc>
 801a018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a01a:	f7ff fd07 	bl	8019a2c <__retarget_lock_release_recursive>
 801a01e:	e7d9      	b.n	8019fd4 <_fflush_r+0xc>
 801a020:	4b05      	ldr	r3, [pc, #20]	; (801a038 <_fflush_r+0x70>)
 801a022:	429c      	cmp	r4, r3
 801a024:	d101      	bne.n	801a02a <_fflush_r+0x62>
 801a026:	68ac      	ldr	r4, [r5, #8]
 801a028:	e7df      	b.n	8019fea <_fflush_r+0x22>
 801a02a:	4b04      	ldr	r3, [pc, #16]	; (801a03c <_fflush_r+0x74>)
 801a02c:	429c      	cmp	r4, r3
 801a02e:	bf08      	it	eq
 801a030:	68ec      	ldreq	r4, [r5, #12]
 801a032:	e7da      	b.n	8019fea <_fflush_r+0x22>
 801a034:	0801c604 	.word	0x0801c604
 801a038:	0801c624 	.word	0x0801c624
 801a03c:	0801c5e4 	.word	0x0801c5e4

0801a040 <std>:
 801a040:	2300      	movs	r3, #0
 801a042:	b510      	push	{r4, lr}
 801a044:	4604      	mov	r4, r0
 801a046:	e9c0 3300 	strd	r3, r3, [r0]
 801a04a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a04e:	6083      	str	r3, [r0, #8]
 801a050:	8181      	strh	r1, [r0, #12]
 801a052:	6643      	str	r3, [r0, #100]	; 0x64
 801a054:	81c2      	strh	r2, [r0, #14]
 801a056:	6183      	str	r3, [r0, #24]
 801a058:	4619      	mov	r1, r3
 801a05a:	2208      	movs	r2, #8
 801a05c:	305c      	adds	r0, #92	; 0x5c
 801a05e:	f7fb fe0f 	bl	8015c80 <memset>
 801a062:	4b05      	ldr	r3, [pc, #20]	; (801a078 <std+0x38>)
 801a064:	6263      	str	r3, [r4, #36]	; 0x24
 801a066:	4b05      	ldr	r3, [pc, #20]	; (801a07c <std+0x3c>)
 801a068:	62a3      	str	r3, [r4, #40]	; 0x28
 801a06a:	4b05      	ldr	r3, [pc, #20]	; (801a080 <std+0x40>)
 801a06c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a06e:	4b05      	ldr	r3, [pc, #20]	; (801a084 <std+0x44>)
 801a070:	6224      	str	r4, [r4, #32]
 801a072:	6323      	str	r3, [r4, #48]	; 0x30
 801a074:	bd10      	pop	{r4, pc}
 801a076:	bf00      	nop
 801a078:	0801a38d 	.word	0x0801a38d
 801a07c:	0801a3af 	.word	0x0801a3af
 801a080:	0801a3e7 	.word	0x0801a3e7
 801a084:	0801a40b 	.word	0x0801a40b

0801a088 <_cleanup_r>:
 801a088:	4901      	ldr	r1, [pc, #4]	; (801a090 <_cleanup_r+0x8>)
 801a08a:	f000 b8af 	b.w	801a1ec <_fwalk_reent>
 801a08e:	bf00      	nop
 801a090:	08019fc9 	.word	0x08019fc9

0801a094 <__sfmoreglue>:
 801a094:	b570      	push	{r4, r5, r6, lr}
 801a096:	1e4a      	subs	r2, r1, #1
 801a098:	2568      	movs	r5, #104	; 0x68
 801a09a:	4355      	muls	r5, r2
 801a09c:	460e      	mov	r6, r1
 801a09e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a0a2:	f7fb fe55 	bl	8015d50 <_malloc_r>
 801a0a6:	4604      	mov	r4, r0
 801a0a8:	b140      	cbz	r0, 801a0bc <__sfmoreglue+0x28>
 801a0aa:	2100      	movs	r1, #0
 801a0ac:	e9c0 1600 	strd	r1, r6, [r0]
 801a0b0:	300c      	adds	r0, #12
 801a0b2:	60a0      	str	r0, [r4, #8]
 801a0b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a0b8:	f7fb fde2 	bl	8015c80 <memset>
 801a0bc:	4620      	mov	r0, r4
 801a0be:	bd70      	pop	{r4, r5, r6, pc}

0801a0c0 <__sfp_lock_acquire>:
 801a0c0:	4801      	ldr	r0, [pc, #4]	; (801a0c8 <__sfp_lock_acquire+0x8>)
 801a0c2:	f7ff bcb2 	b.w	8019a2a <__retarget_lock_acquire_recursive>
 801a0c6:	bf00      	nop
 801a0c8:	20006b78 	.word	0x20006b78

0801a0cc <__sfp_lock_release>:
 801a0cc:	4801      	ldr	r0, [pc, #4]	; (801a0d4 <__sfp_lock_release+0x8>)
 801a0ce:	f7ff bcad 	b.w	8019a2c <__retarget_lock_release_recursive>
 801a0d2:	bf00      	nop
 801a0d4:	20006b78 	.word	0x20006b78

0801a0d8 <__sinit_lock_acquire>:
 801a0d8:	4801      	ldr	r0, [pc, #4]	; (801a0e0 <__sinit_lock_acquire+0x8>)
 801a0da:	f7ff bca6 	b.w	8019a2a <__retarget_lock_acquire_recursive>
 801a0de:	bf00      	nop
 801a0e0:	20006b73 	.word	0x20006b73

0801a0e4 <__sinit_lock_release>:
 801a0e4:	4801      	ldr	r0, [pc, #4]	; (801a0ec <__sinit_lock_release+0x8>)
 801a0e6:	f7ff bca1 	b.w	8019a2c <__retarget_lock_release_recursive>
 801a0ea:	bf00      	nop
 801a0ec:	20006b73 	.word	0x20006b73

0801a0f0 <__sinit>:
 801a0f0:	b510      	push	{r4, lr}
 801a0f2:	4604      	mov	r4, r0
 801a0f4:	f7ff fff0 	bl	801a0d8 <__sinit_lock_acquire>
 801a0f8:	69a3      	ldr	r3, [r4, #24]
 801a0fa:	b11b      	cbz	r3, 801a104 <__sinit+0x14>
 801a0fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a100:	f7ff bff0 	b.w	801a0e4 <__sinit_lock_release>
 801a104:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a108:	6523      	str	r3, [r4, #80]	; 0x50
 801a10a:	4b13      	ldr	r3, [pc, #76]	; (801a158 <__sinit+0x68>)
 801a10c:	4a13      	ldr	r2, [pc, #76]	; (801a15c <__sinit+0x6c>)
 801a10e:	681b      	ldr	r3, [r3, #0]
 801a110:	62a2      	str	r2, [r4, #40]	; 0x28
 801a112:	42a3      	cmp	r3, r4
 801a114:	bf04      	itt	eq
 801a116:	2301      	moveq	r3, #1
 801a118:	61a3      	streq	r3, [r4, #24]
 801a11a:	4620      	mov	r0, r4
 801a11c:	f000 f820 	bl	801a160 <__sfp>
 801a120:	6060      	str	r0, [r4, #4]
 801a122:	4620      	mov	r0, r4
 801a124:	f000 f81c 	bl	801a160 <__sfp>
 801a128:	60a0      	str	r0, [r4, #8]
 801a12a:	4620      	mov	r0, r4
 801a12c:	f000 f818 	bl	801a160 <__sfp>
 801a130:	2200      	movs	r2, #0
 801a132:	60e0      	str	r0, [r4, #12]
 801a134:	2104      	movs	r1, #4
 801a136:	6860      	ldr	r0, [r4, #4]
 801a138:	f7ff ff82 	bl	801a040 <std>
 801a13c:	68a0      	ldr	r0, [r4, #8]
 801a13e:	2201      	movs	r2, #1
 801a140:	2109      	movs	r1, #9
 801a142:	f7ff ff7d 	bl	801a040 <std>
 801a146:	68e0      	ldr	r0, [r4, #12]
 801a148:	2202      	movs	r2, #2
 801a14a:	2112      	movs	r1, #18
 801a14c:	f7ff ff78 	bl	801a040 <std>
 801a150:	2301      	movs	r3, #1
 801a152:	61a3      	str	r3, [r4, #24]
 801a154:	e7d2      	b.n	801a0fc <__sinit+0xc>
 801a156:	bf00      	nop
 801a158:	0801c190 	.word	0x0801c190
 801a15c:	0801a089 	.word	0x0801a089

0801a160 <__sfp>:
 801a160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a162:	4607      	mov	r7, r0
 801a164:	f7ff ffac 	bl	801a0c0 <__sfp_lock_acquire>
 801a168:	4b1e      	ldr	r3, [pc, #120]	; (801a1e4 <__sfp+0x84>)
 801a16a:	681e      	ldr	r6, [r3, #0]
 801a16c:	69b3      	ldr	r3, [r6, #24]
 801a16e:	b913      	cbnz	r3, 801a176 <__sfp+0x16>
 801a170:	4630      	mov	r0, r6
 801a172:	f7ff ffbd 	bl	801a0f0 <__sinit>
 801a176:	3648      	adds	r6, #72	; 0x48
 801a178:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a17c:	3b01      	subs	r3, #1
 801a17e:	d503      	bpl.n	801a188 <__sfp+0x28>
 801a180:	6833      	ldr	r3, [r6, #0]
 801a182:	b30b      	cbz	r3, 801a1c8 <__sfp+0x68>
 801a184:	6836      	ldr	r6, [r6, #0]
 801a186:	e7f7      	b.n	801a178 <__sfp+0x18>
 801a188:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a18c:	b9d5      	cbnz	r5, 801a1c4 <__sfp+0x64>
 801a18e:	4b16      	ldr	r3, [pc, #88]	; (801a1e8 <__sfp+0x88>)
 801a190:	60e3      	str	r3, [r4, #12]
 801a192:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a196:	6665      	str	r5, [r4, #100]	; 0x64
 801a198:	f7ff fc46 	bl	8019a28 <__retarget_lock_init_recursive>
 801a19c:	f7ff ff96 	bl	801a0cc <__sfp_lock_release>
 801a1a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a1a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a1a8:	6025      	str	r5, [r4, #0]
 801a1aa:	61a5      	str	r5, [r4, #24]
 801a1ac:	2208      	movs	r2, #8
 801a1ae:	4629      	mov	r1, r5
 801a1b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a1b4:	f7fb fd64 	bl	8015c80 <memset>
 801a1b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a1bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a1c0:	4620      	mov	r0, r4
 801a1c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1c4:	3468      	adds	r4, #104	; 0x68
 801a1c6:	e7d9      	b.n	801a17c <__sfp+0x1c>
 801a1c8:	2104      	movs	r1, #4
 801a1ca:	4638      	mov	r0, r7
 801a1cc:	f7ff ff62 	bl	801a094 <__sfmoreglue>
 801a1d0:	4604      	mov	r4, r0
 801a1d2:	6030      	str	r0, [r6, #0]
 801a1d4:	2800      	cmp	r0, #0
 801a1d6:	d1d5      	bne.n	801a184 <__sfp+0x24>
 801a1d8:	f7ff ff78 	bl	801a0cc <__sfp_lock_release>
 801a1dc:	230c      	movs	r3, #12
 801a1de:	603b      	str	r3, [r7, #0]
 801a1e0:	e7ee      	b.n	801a1c0 <__sfp+0x60>
 801a1e2:	bf00      	nop
 801a1e4:	0801c190 	.word	0x0801c190
 801a1e8:	ffff0001 	.word	0xffff0001

0801a1ec <_fwalk_reent>:
 801a1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a1f0:	4606      	mov	r6, r0
 801a1f2:	4688      	mov	r8, r1
 801a1f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a1f8:	2700      	movs	r7, #0
 801a1fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a1fe:	f1b9 0901 	subs.w	r9, r9, #1
 801a202:	d505      	bpl.n	801a210 <_fwalk_reent+0x24>
 801a204:	6824      	ldr	r4, [r4, #0]
 801a206:	2c00      	cmp	r4, #0
 801a208:	d1f7      	bne.n	801a1fa <_fwalk_reent+0xe>
 801a20a:	4638      	mov	r0, r7
 801a20c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a210:	89ab      	ldrh	r3, [r5, #12]
 801a212:	2b01      	cmp	r3, #1
 801a214:	d907      	bls.n	801a226 <_fwalk_reent+0x3a>
 801a216:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a21a:	3301      	adds	r3, #1
 801a21c:	d003      	beq.n	801a226 <_fwalk_reent+0x3a>
 801a21e:	4629      	mov	r1, r5
 801a220:	4630      	mov	r0, r6
 801a222:	47c0      	blx	r8
 801a224:	4307      	orrs	r7, r0
 801a226:	3568      	adds	r5, #104	; 0x68
 801a228:	e7e9      	b.n	801a1fe <_fwalk_reent+0x12>

0801a22a <__swhatbuf_r>:
 801a22a:	b570      	push	{r4, r5, r6, lr}
 801a22c:	460e      	mov	r6, r1
 801a22e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a232:	2900      	cmp	r1, #0
 801a234:	b096      	sub	sp, #88	; 0x58
 801a236:	4614      	mov	r4, r2
 801a238:	461d      	mov	r5, r3
 801a23a:	da07      	bge.n	801a24c <__swhatbuf_r+0x22>
 801a23c:	2300      	movs	r3, #0
 801a23e:	602b      	str	r3, [r5, #0]
 801a240:	89b3      	ldrh	r3, [r6, #12]
 801a242:	061a      	lsls	r2, r3, #24
 801a244:	d410      	bmi.n	801a268 <__swhatbuf_r+0x3e>
 801a246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a24a:	e00e      	b.n	801a26a <__swhatbuf_r+0x40>
 801a24c:	466a      	mov	r2, sp
 801a24e:	f000 f903 	bl	801a458 <_fstat_r>
 801a252:	2800      	cmp	r0, #0
 801a254:	dbf2      	blt.n	801a23c <__swhatbuf_r+0x12>
 801a256:	9a01      	ldr	r2, [sp, #4]
 801a258:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a25c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a260:	425a      	negs	r2, r3
 801a262:	415a      	adcs	r2, r3
 801a264:	602a      	str	r2, [r5, #0]
 801a266:	e7ee      	b.n	801a246 <__swhatbuf_r+0x1c>
 801a268:	2340      	movs	r3, #64	; 0x40
 801a26a:	2000      	movs	r0, #0
 801a26c:	6023      	str	r3, [r4, #0]
 801a26e:	b016      	add	sp, #88	; 0x58
 801a270:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a274 <__smakebuf_r>:
 801a274:	898b      	ldrh	r3, [r1, #12]
 801a276:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a278:	079d      	lsls	r5, r3, #30
 801a27a:	4606      	mov	r6, r0
 801a27c:	460c      	mov	r4, r1
 801a27e:	d507      	bpl.n	801a290 <__smakebuf_r+0x1c>
 801a280:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a284:	6023      	str	r3, [r4, #0]
 801a286:	6123      	str	r3, [r4, #16]
 801a288:	2301      	movs	r3, #1
 801a28a:	6163      	str	r3, [r4, #20]
 801a28c:	b002      	add	sp, #8
 801a28e:	bd70      	pop	{r4, r5, r6, pc}
 801a290:	ab01      	add	r3, sp, #4
 801a292:	466a      	mov	r2, sp
 801a294:	f7ff ffc9 	bl	801a22a <__swhatbuf_r>
 801a298:	9900      	ldr	r1, [sp, #0]
 801a29a:	4605      	mov	r5, r0
 801a29c:	4630      	mov	r0, r6
 801a29e:	f7fb fd57 	bl	8015d50 <_malloc_r>
 801a2a2:	b948      	cbnz	r0, 801a2b8 <__smakebuf_r+0x44>
 801a2a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a2a8:	059a      	lsls	r2, r3, #22
 801a2aa:	d4ef      	bmi.n	801a28c <__smakebuf_r+0x18>
 801a2ac:	f023 0303 	bic.w	r3, r3, #3
 801a2b0:	f043 0302 	orr.w	r3, r3, #2
 801a2b4:	81a3      	strh	r3, [r4, #12]
 801a2b6:	e7e3      	b.n	801a280 <__smakebuf_r+0xc>
 801a2b8:	4b0d      	ldr	r3, [pc, #52]	; (801a2f0 <__smakebuf_r+0x7c>)
 801a2ba:	62b3      	str	r3, [r6, #40]	; 0x28
 801a2bc:	89a3      	ldrh	r3, [r4, #12]
 801a2be:	6020      	str	r0, [r4, #0]
 801a2c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a2c4:	81a3      	strh	r3, [r4, #12]
 801a2c6:	9b00      	ldr	r3, [sp, #0]
 801a2c8:	6163      	str	r3, [r4, #20]
 801a2ca:	9b01      	ldr	r3, [sp, #4]
 801a2cc:	6120      	str	r0, [r4, #16]
 801a2ce:	b15b      	cbz	r3, 801a2e8 <__smakebuf_r+0x74>
 801a2d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a2d4:	4630      	mov	r0, r6
 801a2d6:	f000 f8d1 	bl	801a47c <_isatty_r>
 801a2da:	b128      	cbz	r0, 801a2e8 <__smakebuf_r+0x74>
 801a2dc:	89a3      	ldrh	r3, [r4, #12]
 801a2de:	f023 0303 	bic.w	r3, r3, #3
 801a2e2:	f043 0301 	orr.w	r3, r3, #1
 801a2e6:	81a3      	strh	r3, [r4, #12]
 801a2e8:	89a0      	ldrh	r0, [r4, #12]
 801a2ea:	4305      	orrs	r5, r0
 801a2ec:	81a5      	strh	r5, [r4, #12]
 801a2ee:	e7cd      	b.n	801a28c <__smakebuf_r+0x18>
 801a2f0:	0801a089 	.word	0x0801a089

0801a2f4 <_malloc_usable_size_r>:
 801a2f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a2f8:	1f18      	subs	r0, r3, #4
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	bfbc      	itt	lt
 801a2fe:	580b      	ldrlt	r3, [r1, r0]
 801a300:	18c0      	addlt	r0, r0, r3
 801a302:	4770      	bx	lr

0801a304 <_raise_r>:
 801a304:	291f      	cmp	r1, #31
 801a306:	b538      	push	{r3, r4, r5, lr}
 801a308:	4604      	mov	r4, r0
 801a30a:	460d      	mov	r5, r1
 801a30c:	d904      	bls.n	801a318 <_raise_r+0x14>
 801a30e:	2316      	movs	r3, #22
 801a310:	6003      	str	r3, [r0, #0]
 801a312:	f04f 30ff 	mov.w	r0, #4294967295
 801a316:	bd38      	pop	{r3, r4, r5, pc}
 801a318:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801a31a:	b112      	cbz	r2, 801a322 <_raise_r+0x1e>
 801a31c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a320:	b94b      	cbnz	r3, 801a336 <_raise_r+0x32>
 801a322:	4620      	mov	r0, r4
 801a324:	f000 f830 	bl	801a388 <_getpid_r>
 801a328:	462a      	mov	r2, r5
 801a32a:	4601      	mov	r1, r0
 801a32c:	4620      	mov	r0, r4
 801a32e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a332:	f000 b817 	b.w	801a364 <_kill_r>
 801a336:	2b01      	cmp	r3, #1
 801a338:	d00a      	beq.n	801a350 <_raise_r+0x4c>
 801a33a:	1c59      	adds	r1, r3, #1
 801a33c:	d103      	bne.n	801a346 <_raise_r+0x42>
 801a33e:	2316      	movs	r3, #22
 801a340:	6003      	str	r3, [r0, #0]
 801a342:	2001      	movs	r0, #1
 801a344:	e7e7      	b.n	801a316 <_raise_r+0x12>
 801a346:	2400      	movs	r4, #0
 801a348:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801a34c:	4628      	mov	r0, r5
 801a34e:	4798      	blx	r3
 801a350:	2000      	movs	r0, #0
 801a352:	e7e0      	b.n	801a316 <_raise_r+0x12>

0801a354 <raise>:
 801a354:	4b02      	ldr	r3, [pc, #8]	; (801a360 <raise+0xc>)
 801a356:	4601      	mov	r1, r0
 801a358:	6818      	ldr	r0, [r3, #0]
 801a35a:	f7ff bfd3 	b.w	801a304 <_raise_r>
 801a35e:	bf00      	nop
 801a360:	200009a8 	.word	0x200009a8

0801a364 <_kill_r>:
 801a364:	b538      	push	{r3, r4, r5, lr}
 801a366:	4d07      	ldr	r5, [pc, #28]	; (801a384 <_kill_r+0x20>)
 801a368:	2300      	movs	r3, #0
 801a36a:	4604      	mov	r4, r0
 801a36c:	4608      	mov	r0, r1
 801a36e:	4611      	mov	r1, r2
 801a370:	602b      	str	r3, [r5, #0]
 801a372:	f7f0 fd4d 	bl	800ae10 <_kill>
 801a376:	1c43      	adds	r3, r0, #1
 801a378:	d102      	bne.n	801a380 <_kill_r+0x1c>
 801a37a:	682b      	ldr	r3, [r5, #0]
 801a37c:	b103      	cbz	r3, 801a380 <_kill_r+0x1c>
 801a37e:	6023      	str	r3, [r4, #0]
 801a380:	bd38      	pop	{r3, r4, r5, pc}
 801a382:	bf00      	nop
 801a384:	20006b6c 	.word	0x20006b6c

0801a388 <_getpid_r>:
 801a388:	f7f0 bd3a 	b.w	800ae00 <_getpid>

0801a38c <__sread>:
 801a38c:	b510      	push	{r4, lr}
 801a38e:	460c      	mov	r4, r1
 801a390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a394:	f000 f894 	bl	801a4c0 <_read_r>
 801a398:	2800      	cmp	r0, #0
 801a39a:	bfab      	itete	ge
 801a39c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801a39e:	89a3      	ldrhlt	r3, [r4, #12]
 801a3a0:	181b      	addge	r3, r3, r0
 801a3a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801a3a6:	bfac      	ite	ge
 801a3a8:	6563      	strge	r3, [r4, #84]	; 0x54
 801a3aa:	81a3      	strhlt	r3, [r4, #12]
 801a3ac:	bd10      	pop	{r4, pc}

0801a3ae <__swrite>:
 801a3ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a3b2:	461f      	mov	r7, r3
 801a3b4:	898b      	ldrh	r3, [r1, #12]
 801a3b6:	05db      	lsls	r3, r3, #23
 801a3b8:	4605      	mov	r5, r0
 801a3ba:	460c      	mov	r4, r1
 801a3bc:	4616      	mov	r6, r2
 801a3be:	d505      	bpl.n	801a3cc <__swrite+0x1e>
 801a3c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3c4:	2302      	movs	r3, #2
 801a3c6:	2200      	movs	r2, #0
 801a3c8:	f000 f868 	bl	801a49c <_lseek_r>
 801a3cc:	89a3      	ldrh	r3, [r4, #12]
 801a3ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a3d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801a3d6:	81a3      	strh	r3, [r4, #12]
 801a3d8:	4632      	mov	r2, r6
 801a3da:	463b      	mov	r3, r7
 801a3dc:	4628      	mov	r0, r5
 801a3de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a3e2:	f000 b817 	b.w	801a414 <_write_r>

0801a3e6 <__sseek>:
 801a3e6:	b510      	push	{r4, lr}
 801a3e8:	460c      	mov	r4, r1
 801a3ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3ee:	f000 f855 	bl	801a49c <_lseek_r>
 801a3f2:	1c43      	adds	r3, r0, #1
 801a3f4:	89a3      	ldrh	r3, [r4, #12]
 801a3f6:	bf15      	itete	ne
 801a3f8:	6560      	strne	r0, [r4, #84]	; 0x54
 801a3fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801a3fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801a402:	81a3      	strheq	r3, [r4, #12]
 801a404:	bf18      	it	ne
 801a406:	81a3      	strhne	r3, [r4, #12]
 801a408:	bd10      	pop	{r4, pc}

0801a40a <__sclose>:
 801a40a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a40e:	f000 b813 	b.w	801a438 <_close_r>
	...

0801a414 <_write_r>:
 801a414:	b538      	push	{r3, r4, r5, lr}
 801a416:	4d07      	ldr	r5, [pc, #28]	; (801a434 <_write_r+0x20>)
 801a418:	4604      	mov	r4, r0
 801a41a:	4608      	mov	r0, r1
 801a41c:	4611      	mov	r1, r2
 801a41e:	2200      	movs	r2, #0
 801a420:	602a      	str	r2, [r5, #0]
 801a422:	461a      	mov	r2, r3
 801a424:	f7f0 fd2b 	bl	800ae7e <_write>
 801a428:	1c43      	adds	r3, r0, #1
 801a42a:	d102      	bne.n	801a432 <_write_r+0x1e>
 801a42c:	682b      	ldr	r3, [r5, #0]
 801a42e:	b103      	cbz	r3, 801a432 <_write_r+0x1e>
 801a430:	6023      	str	r3, [r4, #0]
 801a432:	bd38      	pop	{r3, r4, r5, pc}
 801a434:	20006b6c 	.word	0x20006b6c

0801a438 <_close_r>:
 801a438:	b538      	push	{r3, r4, r5, lr}
 801a43a:	4d06      	ldr	r5, [pc, #24]	; (801a454 <_close_r+0x1c>)
 801a43c:	2300      	movs	r3, #0
 801a43e:	4604      	mov	r4, r0
 801a440:	4608      	mov	r0, r1
 801a442:	602b      	str	r3, [r5, #0]
 801a444:	f7f0 fd37 	bl	800aeb6 <_close>
 801a448:	1c43      	adds	r3, r0, #1
 801a44a:	d102      	bne.n	801a452 <_close_r+0x1a>
 801a44c:	682b      	ldr	r3, [r5, #0]
 801a44e:	b103      	cbz	r3, 801a452 <_close_r+0x1a>
 801a450:	6023      	str	r3, [r4, #0]
 801a452:	bd38      	pop	{r3, r4, r5, pc}
 801a454:	20006b6c 	.word	0x20006b6c

0801a458 <_fstat_r>:
 801a458:	b538      	push	{r3, r4, r5, lr}
 801a45a:	4d07      	ldr	r5, [pc, #28]	; (801a478 <_fstat_r+0x20>)
 801a45c:	2300      	movs	r3, #0
 801a45e:	4604      	mov	r4, r0
 801a460:	4608      	mov	r0, r1
 801a462:	4611      	mov	r1, r2
 801a464:	602b      	str	r3, [r5, #0]
 801a466:	f7f0 fd32 	bl	800aece <_fstat>
 801a46a:	1c43      	adds	r3, r0, #1
 801a46c:	d102      	bne.n	801a474 <_fstat_r+0x1c>
 801a46e:	682b      	ldr	r3, [r5, #0]
 801a470:	b103      	cbz	r3, 801a474 <_fstat_r+0x1c>
 801a472:	6023      	str	r3, [r4, #0]
 801a474:	bd38      	pop	{r3, r4, r5, pc}
 801a476:	bf00      	nop
 801a478:	20006b6c 	.word	0x20006b6c

0801a47c <_isatty_r>:
 801a47c:	b538      	push	{r3, r4, r5, lr}
 801a47e:	4d06      	ldr	r5, [pc, #24]	; (801a498 <_isatty_r+0x1c>)
 801a480:	2300      	movs	r3, #0
 801a482:	4604      	mov	r4, r0
 801a484:	4608      	mov	r0, r1
 801a486:	602b      	str	r3, [r5, #0]
 801a488:	f7f0 fd31 	bl	800aeee <_isatty>
 801a48c:	1c43      	adds	r3, r0, #1
 801a48e:	d102      	bne.n	801a496 <_isatty_r+0x1a>
 801a490:	682b      	ldr	r3, [r5, #0]
 801a492:	b103      	cbz	r3, 801a496 <_isatty_r+0x1a>
 801a494:	6023      	str	r3, [r4, #0]
 801a496:	bd38      	pop	{r3, r4, r5, pc}
 801a498:	20006b6c 	.word	0x20006b6c

0801a49c <_lseek_r>:
 801a49c:	b538      	push	{r3, r4, r5, lr}
 801a49e:	4d07      	ldr	r5, [pc, #28]	; (801a4bc <_lseek_r+0x20>)
 801a4a0:	4604      	mov	r4, r0
 801a4a2:	4608      	mov	r0, r1
 801a4a4:	4611      	mov	r1, r2
 801a4a6:	2200      	movs	r2, #0
 801a4a8:	602a      	str	r2, [r5, #0]
 801a4aa:	461a      	mov	r2, r3
 801a4ac:	f7f0 fd2a 	bl	800af04 <_lseek>
 801a4b0:	1c43      	adds	r3, r0, #1
 801a4b2:	d102      	bne.n	801a4ba <_lseek_r+0x1e>
 801a4b4:	682b      	ldr	r3, [r5, #0]
 801a4b6:	b103      	cbz	r3, 801a4ba <_lseek_r+0x1e>
 801a4b8:	6023      	str	r3, [r4, #0]
 801a4ba:	bd38      	pop	{r3, r4, r5, pc}
 801a4bc:	20006b6c 	.word	0x20006b6c

0801a4c0 <_read_r>:
 801a4c0:	b538      	push	{r3, r4, r5, lr}
 801a4c2:	4d07      	ldr	r5, [pc, #28]	; (801a4e0 <_read_r+0x20>)
 801a4c4:	4604      	mov	r4, r0
 801a4c6:	4608      	mov	r0, r1
 801a4c8:	4611      	mov	r1, r2
 801a4ca:	2200      	movs	r2, #0
 801a4cc:	602a      	str	r2, [r5, #0]
 801a4ce:	461a      	mov	r2, r3
 801a4d0:	f7f0 fcb8 	bl	800ae44 <_read>
 801a4d4:	1c43      	adds	r3, r0, #1
 801a4d6:	d102      	bne.n	801a4de <_read_r+0x1e>
 801a4d8:	682b      	ldr	r3, [r5, #0]
 801a4da:	b103      	cbz	r3, 801a4de <_read_r+0x1e>
 801a4dc:	6023      	str	r3, [r4, #0]
 801a4de:	bd38      	pop	{r3, r4, r5, pc}
 801a4e0:	20006b6c 	.word	0x20006b6c
 801a4e4:	00000000 	.word	0x00000000

0801a4e8 <ceil>:
 801a4e8:	ec51 0b10 	vmov	r0, r1, d0
 801a4ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a4f0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801a4f4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 801a4f8:	2e13      	cmp	r6, #19
 801a4fa:	ee10 5a10 	vmov	r5, s0
 801a4fe:	ee10 8a10 	vmov	r8, s0
 801a502:	460c      	mov	r4, r1
 801a504:	dc30      	bgt.n	801a568 <ceil+0x80>
 801a506:	2e00      	cmp	r6, #0
 801a508:	da12      	bge.n	801a530 <ceil+0x48>
 801a50a:	a335      	add	r3, pc, #212	; (adr r3, 801a5e0 <ceil+0xf8>)
 801a50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a510:	f7e5 febc 	bl	800028c <__adddf3>
 801a514:	2200      	movs	r2, #0
 801a516:	2300      	movs	r3, #0
 801a518:	f7e6 fafe 	bl	8000b18 <__aeabi_dcmpgt>
 801a51c:	b128      	cbz	r0, 801a52a <ceil+0x42>
 801a51e:	2c00      	cmp	r4, #0
 801a520:	db55      	blt.n	801a5ce <ceil+0xe6>
 801a522:	432c      	orrs	r4, r5
 801a524:	d057      	beq.n	801a5d6 <ceil+0xee>
 801a526:	4c30      	ldr	r4, [pc, #192]	; (801a5e8 <ceil+0x100>)
 801a528:	2500      	movs	r5, #0
 801a52a:	4621      	mov	r1, r4
 801a52c:	4628      	mov	r0, r5
 801a52e:	e025      	b.n	801a57c <ceil+0x94>
 801a530:	4f2e      	ldr	r7, [pc, #184]	; (801a5ec <ceil+0x104>)
 801a532:	4137      	asrs	r7, r6
 801a534:	ea01 0307 	and.w	r3, r1, r7
 801a538:	4303      	orrs	r3, r0
 801a53a:	d01f      	beq.n	801a57c <ceil+0x94>
 801a53c:	a328      	add	r3, pc, #160	; (adr r3, 801a5e0 <ceil+0xf8>)
 801a53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a542:	f7e5 fea3 	bl	800028c <__adddf3>
 801a546:	2200      	movs	r2, #0
 801a548:	2300      	movs	r3, #0
 801a54a:	f7e6 fae5 	bl	8000b18 <__aeabi_dcmpgt>
 801a54e:	2800      	cmp	r0, #0
 801a550:	d0eb      	beq.n	801a52a <ceil+0x42>
 801a552:	2c00      	cmp	r4, #0
 801a554:	bfc2      	ittt	gt
 801a556:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 801a55a:	fa43 f606 	asrgt.w	r6, r3, r6
 801a55e:	19a4      	addgt	r4, r4, r6
 801a560:	ea24 0407 	bic.w	r4, r4, r7
 801a564:	2500      	movs	r5, #0
 801a566:	e7e0      	b.n	801a52a <ceil+0x42>
 801a568:	2e33      	cmp	r6, #51	; 0x33
 801a56a:	dd0b      	ble.n	801a584 <ceil+0x9c>
 801a56c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801a570:	d104      	bne.n	801a57c <ceil+0x94>
 801a572:	ee10 2a10 	vmov	r2, s0
 801a576:	460b      	mov	r3, r1
 801a578:	f7e5 fe88 	bl	800028c <__adddf3>
 801a57c:	ec41 0b10 	vmov	d0, r0, r1
 801a580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a584:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801a588:	f04f 33ff 	mov.w	r3, #4294967295
 801a58c:	fa23 f707 	lsr.w	r7, r3, r7
 801a590:	4207      	tst	r7, r0
 801a592:	d0f3      	beq.n	801a57c <ceil+0x94>
 801a594:	a312      	add	r3, pc, #72	; (adr r3, 801a5e0 <ceil+0xf8>)
 801a596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a59a:	f7e5 fe77 	bl	800028c <__adddf3>
 801a59e:	2200      	movs	r2, #0
 801a5a0:	2300      	movs	r3, #0
 801a5a2:	f7e6 fab9 	bl	8000b18 <__aeabi_dcmpgt>
 801a5a6:	2800      	cmp	r0, #0
 801a5a8:	d0bf      	beq.n	801a52a <ceil+0x42>
 801a5aa:	2c00      	cmp	r4, #0
 801a5ac:	dd02      	ble.n	801a5b4 <ceil+0xcc>
 801a5ae:	2e14      	cmp	r6, #20
 801a5b0:	d103      	bne.n	801a5ba <ceil+0xd2>
 801a5b2:	3401      	adds	r4, #1
 801a5b4:	ea25 0507 	bic.w	r5, r5, r7
 801a5b8:	e7b7      	b.n	801a52a <ceil+0x42>
 801a5ba:	2301      	movs	r3, #1
 801a5bc:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801a5c0:	fa03 f606 	lsl.w	r6, r3, r6
 801a5c4:	4435      	add	r5, r6
 801a5c6:	4545      	cmp	r5, r8
 801a5c8:	bf38      	it	cc
 801a5ca:	18e4      	addcc	r4, r4, r3
 801a5cc:	e7f2      	b.n	801a5b4 <ceil+0xcc>
 801a5ce:	2500      	movs	r5, #0
 801a5d0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801a5d4:	e7a9      	b.n	801a52a <ceil+0x42>
 801a5d6:	4625      	mov	r5, r4
 801a5d8:	e7a7      	b.n	801a52a <ceil+0x42>
 801a5da:	bf00      	nop
 801a5dc:	f3af 8000 	nop.w
 801a5e0:	8800759c 	.word	0x8800759c
 801a5e4:	7e37e43c 	.word	0x7e37e43c
 801a5e8:	3ff00000 	.word	0x3ff00000
 801a5ec:	000fffff 	.word	0x000fffff

0801a5f0 <cos>:
 801a5f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a5f2:	ec53 2b10 	vmov	r2, r3, d0
 801a5f6:	4824      	ldr	r0, [pc, #144]	; (801a688 <cos+0x98>)
 801a5f8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801a5fc:	4281      	cmp	r1, r0
 801a5fe:	dc06      	bgt.n	801a60e <cos+0x1e>
 801a600:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 801a680 <cos+0x90>
 801a604:	f000 fce4 	bl	801afd0 <__kernel_cos>
 801a608:	ec51 0b10 	vmov	r0, r1, d0
 801a60c:	e007      	b.n	801a61e <cos+0x2e>
 801a60e:	481f      	ldr	r0, [pc, #124]	; (801a68c <cos+0x9c>)
 801a610:	4281      	cmp	r1, r0
 801a612:	dd09      	ble.n	801a628 <cos+0x38>
 801a614:	ee10 0a10 	vmov	r0, s0
 801a618:	4619      	mov	r1, r3
 801a61a:	f7e5 fe35 	bl	8000288 <__aeabi_dsub>
 801a61e:	ec41 0b10 	vmov	d0, r0, r1
 801a622:	b005      	add	sp, #20
 801a624:	f85d fb04 	ldr.w	pc, [sp], #4
 801a628:	4668      	mov	r0, sp
 801a62a:	f000 fa11 	bl	801aa50 <__ieee754_rem_pio2>
 801a62e:	f000 0003 	and.w	r0, r0, #3
 801a632:	2801      	cmp	r0, #1
 801a634:	d007      	beq.n	801a646 <cos+0x56>
 801a636:	2802      	cmp	r0, #2
 801a638:	d012      	beq.n	801a660 <cos+0x70>
 801a63a:	b9c0      	cbnz	r0, 801a66e <cos+0x7e>
 801a63c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a640:	ed9d 0b00 	vldr	d0, [sp]
 801a644:	e7de      	b.n	801a604 <cos+0x14>
 801a646:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a64a:	ed9d 0b00 	vldr	d0, [sp]
 801a64e:	f001 f8c7 	bl	801b7e0 <__kernel_sin>
 801a652:	ec53 2b10 	vmov	r2, r3, d0
 801a656:	ee10 0a10 	vmov	r0, s0
 801a65a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801a65e:	e7de      	b.n	801a61e <cos+0x2e>
 801a660:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a664:	ed9d 0b00 	vldr	d0, [sp]
 801a668:	f000 fcb2 	bl	801afd0 <__kernel_cos>
 801a66c:	e7f1      	b.n	801a652 <cos+0x62>
 801a66e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a672:	ed9d 0b00 	vldr	d0, [sp]
 801a676:	2001      	movs	r0, #1
 801a678:	f001 f8b2 	bl	801b7e0 <__kernel_sin>
 801a67c:	e7c4      	b.n	801a608 <cos+0x18>
 801a67e:	bf00      	nop
	...
 801a688:	3fe921fb 	.word	0x3fe921fb
 801a68c:	7fefffff 	.word	0x7fefffff

0801a690 <round>:
 801a690:	ec51 0b10 	vmov	r0, r1, d0
 801a694:	b570      	push	{r4, r5, r6, lr}
 801a696:	f3c1 550a 	ubfx	r5, r1, #20, #11
 801a69a:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 801a69e:	2c13      	cmp	r4, #19
 801a6a0:	ee10 2a10 	vmov	r2, s0
 801a6a4:	460b      	mov	r3, r1
 801a6a6:	dc19      	bgt.n	801a6dc <round+0x4c>
 801a6a8:	2c00      	cmp	r4, #0
 801a6aa:	da09      	bge.n	801a6c0 <round+0x30>
 801a6ac:	3401      	adds	r4, #1
 801a6ae:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801a6b2:	d103      	bne.n	801a6bc <round+0x2c>
 801a6b4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801a6b8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801a6bc:	2100      	movs	r1, #0
 801a6be:	e028      	b.n	801a712 <round+0x82>
 801a6c0:	4d15      	ldr	r5, [pc, #84]	; (801a718 <round+0x88>)
 801a6c2:	4125      	asrs	r5, r4
 801a6c4:	ea01 0605 	and.w	r6, r1, r5
 801a6c8:	4332      	orrs	r2, r6
 801a6ca:	d00e      	beq.n	801a6ea <round+0x5a>
 801a6cc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801a6d0:	fa42 f404 	asr.w	r4, r2, r4
 801a6d4:	4423      	add	r3, r4
 801a6d6:	ea23 0305 	bic.w	r3, r3, r5
 801a6da:	e7ef      	b.n	801a6bc <round+0x2c>
 801a6dc:	2c33      	cmp	r4, #51	; 0x33
 801a6de:	dd07      	ble.n	801a6f0 <round+0x60>
 801a6e0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 801a6e4:	d101      	bne.n	801a6ea <round+0x5a>
 801a6e6:	f7e5 fdd1 	bl	800028c <__adddf3>
 801a6ea:	ec41 0b10 	vmov	d0, r0, r1
 801a6ee:	bd70      	pop	{r4, r5, r6, pc}
 801a6f0:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 801a6f4:	f04f 35ff 	mov.w	r5, #4294967295
 801a6f8:	40f5      	lsrs	r5, r6
 801a6fa:	4228      	tst	r0, r5
 801a6fc:	d0f5      	beq.n	801a6ea <round+0x5a>
 801a6fe:	2101      	movs	r1, #1
 801a700:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801a704:	fa01 f404 	lsl.w	r4, r1, r4
 801a708:	1912      	adds	r2, r2, r4
 801a70a:	bf28      	it	cs
 801a70c:	185b      	addcs	r3, r3, r1
 801a70e:	ea22 0105 	bic.w	r1, r2, r5
 801a712:	4608      	mov	r0, r1
 801a714:	4619      	mov	r1, r3
 801a716:	e7e8      	b.n	801a6ea <round+0x5a>
 801a718:	000fffff 	.word	0x000fffff
 801a71c:	00000000 	.word	0x00000000

0801a720 <sin>:
 801a720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a722:	ec53 2b10 	vmov	r2, r3, d0
 801a726:	4826      	ldr	r0, [pc, #152]	; (801a7c0 <sin+0xa0>)
 801a728:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801a72c:	4281      	cmp	r1, r0
 801a72e:	dc07      	bgt.n	801a740 <sin+0x20>
 801a730:	ed9f 1b21 	vldr	d1, [pc, #132]	; 801a7b8 <sin+0x98>
 801a734:	2000      	movs	r0, #0
 801a736:	f001 f853 	bl	801b7e0 <__kernel_sin>
 801a73a:	ec51 0b10 	vmov	r0, r1, d0
 801a73e:	e007      	b.n	801a750 <sin+0x30>
 801a740:	4820      	ldr	r0, [pc, #128]	; (801a7c4 <sin+0xa4>)
 801a742:	4281      	cmp	r1, r0
 801a744:	dd09      	ble.n	801a75a <sin+0x3a>
 801a746:	ee10 0a10 	vmov	r0, s0
 801a74a:	4619      	mov	r1, r3
 801a74c:	f7e5 fd9c 	bl	8000288 <__aeabi_dsub>
 801a750:	ec41 0b10 	vmov	d0, r0, r1
 801a754:	b005      	add	sp, #20
 801a756:	f85d fb04 	ldr.w	pc, [sp], #4
 801a75a:	4668      	mov	r0, sp
 801a75c:	f000 f978 	bl	801aa50 <__ieee754_rem_pio2>
 801a760:	f000 0003 	and.w	r0, r0, #3
 801a764:	2801      	cmp	r0, #1
 801a766:	d008      	beq.n	801a77a <sin+0x5a>
 801a768:	2802      	cmp	r0, #2
 801a76a:	d00d      	beq.n	801a788 <sin+0x68>
 801a76c:	b9d0      	cbnz	r0, 801a7a4 <sin+0x84>
 801a76e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a772:	ed9d 0b00 	vldr	d0, [sp]
 801a776:	2001      	movs	r0, #1
 801a778:	e7dd      	b.n	801a736 <sin+0x16>
 801a77a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a77e:	ed9d 0b00 	vldr	d0, [sp]
 801a782:	f000 fc25 	bl	801afd0 <__kernel_cos>
 801a786:	e7d8      	b.n	801a73a <sin+0x1a>
 801a788:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a78c:	ed9d 0b00 	vldr	d0, [sp]
 801a790:	2001      	movs	r0, #1
 801a792:	f001 f825 	bl	801b7e0 <__kernel_sin>
 801a796:	ec53 2b10 	vmov	r2, r3, d0
 801a79a:	ee10 0a10 	vmov	r0, s0
 801a79e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801a7a2:	e7d5      	b.n	801a750 <sin+0x30>
 801a7a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a7a8:	ed9d 0b00 	vldr	d0, [sp]
 801a7ac:	f000 fc10 	bl	801afd0 <__kernel_cos>
 801a7b0:	e7f1      	b.n	801a796 <sin+0x76>
 801a7b2:	bf00      	nop
 801a7b4:	f3af 8000 	nop.w
	...
 801a7c0:	3fe921fb 	.word	0x3fe921fb
 801a7c4:	7fefffff 	.word	0x7fefffff

0801a7c8 <ceilf>:
 801a7c8:	ee10 3a10 	vmov	r3, s0
 801a7cc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801a7d0:	3a7f      	subs	r2, #127	; 0x7f
 801a7d2:	2a16      	cmp	r2, #22
 801a7d4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801a7d8:	dc2a      	bgt.n	801a830 <ceilf+0x68>
 801a7da:	2a00      	cmp	r2, #0
 801a7dc:	da11      	bge.n	801a802 <ceilf+0x3a>
 801a7de:	eddf 7a19 	vldr	s15, [pc, #100]	; 801a844 <ceilf+0x7c>
 801a7e2:	ee30 0a27 	vadd.f32	s0, s0, s15
 801a7e6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801a7ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7ee:	dd05      	ble.n	801a7fc <ceilf+0x34>
 801a7f0:	2b00      	cmp	r3, #0
 801a7f2:	db23      	blt.n	801a83c <ceilf+0x74>
 801a7f4:	2900      	cmp	r1, #0
 801a7f6:	bf18      	it	ne
 801a7f8:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 801a7fc:	ee00 3a10 	vmov	s0, r3
 801a800:	4770      	bx	lr
 801a802:	4911      	ldr	r1, [pc, #68]	; (801a848 <ceilf+0x80>)
 801a804:	4111      	asrs	r1, r2
 801a806:	420b      	tst	r3, r1
 801a808:	d0fa      	beq.n	801a800 <ceilf+0x38>
 801a80a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 801a844 <ceilf+0x7c>
 801a80e:	ee30 0a27 	vadd.f32	s0, s0, s15
 801a812:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801a816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a81a:	ddef      	ble.n	801a7fc <ceilf+0x34>
 801a81c:	2b00      	cmp	r3, #0
 801a81e:	bfc2      	ittt	gt
 801a820:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 801a824:	fa40 f202 	asrgt.w	r2, r0, r2
 801a828:	189b      	addgt	r3, r3, r2
 801a82a:	ea23 0301 	bic.w	r3, r3, r1
 801a82e:	e7e5      	b.n	801a7fc <ceilf+0x34>
 801a830:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801a834:	d3e4      	bcc.n	801a800 <ceilf+0x38>
 801a836:	ee30 0a00 	vadd.f32	s0, s0, s0
 801a83a:	4770      	bx	lr
 801a83c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801a840:	e7dc      	b.n	801a7fc <ceilf+0x34>
 801a842:	bf00      	nop
 801a844:	7149f2ca 	.word	0x7149f2ca
 801a848:	007fffff 	.word	0x007fffff

0801a84c <atan2>:
 801a84c:	f000 b834 	b.w	801a8b8 <__ieee754_atan2>

0801a850 <sqrt>:
 801a850:	b538      	push	{r3, r4, r5, lr}
 801a852:	ed2d 8b02 	vpush	{d8}
 801a856:	ec55 4b10 	vmov	r4, r5, d0
 801a85a:	f000 fb03 	bl	801ae64 <__ieee754_sqrt>
 801a85e:	4b15      	ldr	r3, [pc, #84]	; (801a8b4 <sqrt+0x64>)
 801a860:	eeb0 8a40 	vmov.f32	s16, s0
 801a864:	eef0 8a60 	vmov.f32	s17, s1
 801a868:	f993 3000 	ldrsb.w	r3, [r3]
 801a86c:	3301      	adds	r3, #1
 801a86e:	d019      	beq.n	801a8a4 <sqrt+0x54>
 801a870:	4622      	mov	r2, r4
 801a872:	462b      	mov	r3, r5
 801a874:	4620      	mov	r0, r4
 801a876:	4629      	mov	r1, r5
 801a878:	f7e6 f958 	bl	8000b2c <__aeabi_dcmpun>
 801a87c:	b990      	cbnz	r0, 801a8a4 <sqrt+0x54>
 801a87e:	2200      	movs	r2, #0
 801a880:	2300      	movs	r3, #0
 801a882:	4620      	mov	r0, r4
 801a884:	4629      	mov	r1, r5
 801a886:	f7e6 f929 	bl	8000adc <__aeabi_dcmplt>
 801a88a:	b158      	cbz	r0, 801a8a4 <sqrt+0x54>
 801a88c:	f7fb f996 	bl	8015bbc <__errno>
 801a890:	2321      	movs	r3, #33	; 0x21
 801a892:	6003      	str	r3, [r0, #0]
 801a894:	2200      	movs	r2, #0
 801a896:	2300      	movs	r3, #0
 801a898:	4610      	mov	r0, r2
 801a89a:	4619      	mov	r1, r3
 801a89c:	f7e5 ffd6 	bl	800084c <__aeabi_ddiv>
 801a8a0:	ec41 0b18 	vmov	d8, r0, r1
 801a8a4:	eeb0 0a48 	vmov.f32	s0, s16
 801a8a8:	eef0 0a68 	vmov.f32	s1, s17
 801a8ac:	ecbd 8b02 	vpop	{d8}
 801a8b0:	bd38      	pop	{r3, r4, r5, pc}
 801a8b2:	bf00      	nop
 801a8b4:	20000b7c 	.word	0x20000b7c

0801a8b8 <__ieee754_atan2>:
 801a8b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a8bc:	ec57 6b11 	vmov	r6, r7, d1
 801a8c0:	4273      	negs	r3, r6
 801a8c2:	f8df e184 	ldr.w	lr, [pc, #388]	; 801aa48 <__ieee754_atan2+0x190>
 801a8c6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801a8ca:	4333      	orrs	r3, r6
 801a8cc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801a8d0:	4573      	cmp	r3, lr
 801a8d2:	ec51 0b10 	vmov	r0, r1, d0
 801a8d6:	ee11 8a10 	vmov	r8, s2
 801a8da:	d80a      	bhi.n	801a8f2 <__ieee754_atan2+0x3a>
 801a8dc:	4244      	negs	r4, r0
 801a8de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801a8e2:	4304      	orrs	r4, r0
 801a8e4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801a8e8:	4574      	cmp	r4, lr
 801a8ea:	ee10 9a10 	vmov	r9, s0
 801a8ee:	468c      	mov	ip, r1
 801a8f0:	d907      	bls.n	801a902 <__ieee754_atan2+0x4a>
 801a8f2:	4632      	mov	r2, r6
 801a8f4:	463b      	mov	r3, r7
 801a8f6:	f7e5 fcc9 	bl	800028c <__adddf3>
 801a8fa:	ec41 0b10 	vmov	d0, r0, r1
 801a8fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a902:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801a906:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801a90a:	4334      	orrs	r4, r6
 801a90c:	d103      	bne.n	801a916 <__ieee754_atan2+0x5e>
 801a90e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a912:	f001 b825 	b.w	801b960 <atan>
 801a916:	17bc      	asrs	r4, r7, #30
 801a918:	f004 0402 	and.w	r4, r4, #2
 801a91c:	ea53 0909 	orrs.w	r9, r3, r9
 801a920:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801a924:	d107      	bne.n	801a936 <__ieee754_atan2+0x7e>
 801a926:	2c02      	cmp	r4, #2
 801a928:	d060      	beq.n	801a9ec <__ieee754_atan2+0x134>
 801a92a:	2c03      	cmp	r4, #3
 801a92c:	d1e5      	bne.n	801a8fa <__ieee754_atan2+0x42>
 801a92e:	a142      	add	r1, pc, #264	; (adr r1, 801aa38 <__ieee754_atan2+0x180>)
 801a930:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a934:	e7e1      	b.n	801a8fa <__ieee754_atan2+0x42>
 801a936:	ea52 0808 	orrs.w	r8, r2, r8
 801a93a:	d106      	bne.n	801a94a <__ieee754_atan2+0x92>
 801a93c:	f1bc 0f00 	cmp.w	ip, #0
 801a940:	da5f      	bge.n	801aa02 <__ieee754_atan2+0x14a>
 801a942:	a13f      	add	r1, pc, #252	; (adr r1, 801aa40 <__ieee754_atan2+0x188>)
 801a944:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a948:	e7d7      	b.n	801a8fa <__ieee754_atan2+0x42>
 801a94a:	4572      	cmp	r2, lr
 801a94c:	d10f      	bne.n	801a96e <__ieee754_atan2+0xb6>
 801a94e:	4293      	cmp	r3, r2
 801a950:	f104 34ff 	add.w	r4, r4, #4294967295
 801a954:	d107      	bne.n	801a966 <__ieee754_atan2+0xae>
 801a956:	2c02      	cmp	r4, #2
 801a958:	d84c      	bhi.n	801a9f4 <__ieee754_atan2+0x13c>
 801a95a:	4b35      	ldr	r3, [pc, #212]	; (801aa30 <__ieee754_atan2+0x178>)
 801a95c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801a960:	e9d4 0100 	ldrd	r0, r1, [r4]
 801a964:	e7c9      	b.n	801a8fa <__ieee754_atan2+0x42>
 801a966:	2c02      	cmp	r4, #2
 801a968:	d848      	bhi.n	801a9fc <__ieee754_atan2+0x144>
 801a96a:	4b32      	ldr	r3, [pc, #200]	; (801aa34 <__ieee754_atan2+0x17c>)
 801a96c:	e7f6      	b.n	801a95c <__ieee754_atan2+0xa4>
 801a96e:	4573      	cmp	r3, lr
 801a970:	d0e4      	beq.n	801a93c <__ieee754_atan2+0x84>
 801a972:	1a9b      	subs	r3, r3, r2
 801a974:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 801a978:	ea4f 5223 	mov.w	r2, r3, asr #20
 801a97c:	da1e      	bge.n	801a9bc <__ieee754_atan2+0x104>
 801a97e:	2f00      	cmp	r7, #0
 801a980:	da01      	bge.n	801a986 <__ieee754_atan2+0xce>
 801a982:	323c      	adds	r2, #60	; 0x3c
 801a984:	db1e      	blt.n	801a9c4 <__ieee754_atan2+0x10c>
 801a986:	4632      	mov	r2, r6
 801a988:	463b      	mov	r3, r7
 801a98a:	f7e5 ff5f 	bl	800084c <__aeabi_ddiv>
 801a98e:	ec41 0b10 	vmov	d0, r0, r1
 801a992:	f001 f985 	bl	801bca0 <fabs>
 801a996:	f000 ffe3 	bl	801b960 <atan>
 801a99a:	ec51 0b10 	vmov	r0, r1, d0
 801a99e:	2c01      	cmp	r4, #1
 801a9a0:	d013      	beq.n	801a9ca <__ieee754_atan2+0x112>
 801a9a2:	2c02      	cmp	r4, #2
 801a9a4:	d015      	beq.n	801a9d2 <__ieee754_atan2+0x11a>
 801a9a6:	2c00      	cmp	r4, #0
 801a9a8:	d0a7      	beq.n	801a8fa <__ieee754_atan2+0x42>
 801a9aa:	a319      	add	r3, pc, #100	; (adr r3, 801aa10 <__ieee754_atan2+0x158>)
 801a9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9b0:	f7e5 fc6a 	bl	8000288 <__aeabi_dsub>
 801a9b4:	a318      	add	r3, pc, #96	; (adr r3, 801aa18 <__ieee754_atan2+0x160>)
 801a9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9ba:	e014      	b.n	801a9e6 <__ieee754_atan2+0x12e>
 801a9bc:	a118      	add	r1, pc, #96	; (adr r1, 801aa20 <__ieee754_atan2+0x168>)
 801a9be:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a9c2:	e7ec      	b.n	801a99e <__ieee754_atan2+0xe6>
 801a9c4:	2000      	movs	r0, #0
 801a9c6:	2100      	movs	r1, #0
 801a9c8:	e7e9      	b.n	801a99e <__ieee754_atan2+0xe6>
 801a9ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a9ce:	4619      	mov	r1, r3
 801a9d0:	e793      	b.n	801a8fa <__ieee754_atan2+0x42>
 801a9d2:	a30f      	add	r3, pc, #60	; (adr r3, 801aa10 <__ieee754_atan2+0x158>)
 801a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9d8:	f7e5 fc56 	bl	8000288 <__aeabi_dsub>
 801a9dc:	4602      	mov	r2, r0
 801a9de:	460b      	mov	r3, r1
 801a9e0:	a10d      	add	r1, pc, #52	; (adr r1, 801aa18 <__ieee754_atan2+0x160>)
 801a9e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a9e6:	f7e5 fc4f 	bl	8000288 <__aeabi_dsub>
 801a9ea:	e786      	b.n	801a8fa <__ieee754_atan2+0x42>
 801a9ec:	a10a      	add	r1, pc, #40	; (adr r1, 801aa18 <__ieee754_atan2+0x160>)
 801a9ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a9f2:	e782      	b.n	801a8fa <__ieee754_atan2+0x42>
 801a9f4:	a10c      	add	r1, pc, #48	; (adr r1, 801aa28 <__ieee754_atan2+0x170>)
 801a9f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a9fa:	e77e      	b.n	801a8fa <__ieee754_atan2+0x42>
 801a9fc:	2000      	movs	r0, #0
 801a9fe:	2100      	movs	r1, #0
 801aa00:	e77b      	b.n	801a8fa <__ieee754_atan2+0x42>
 801aa02:	a107      	add	r1, pc, #28	; (adr r1, 801aa20 <__ieee754_atan2+0x168>)
 801aa04:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aa08:	e777      	b.n	801a8fa <__ieee754_atan2+0x42>
 801aa0a:	bf00      	nop
 801aa0c:	f3af 8000 	nop.w
 801aa10:	33145c07 	.word	0x33145c07
 801aa14:	3ca1a626 	.word	0x3ca1a626
 801aa18:	54442d18 	.word	0x54442d18
 801aa1c:	400921fb 	.word	0x400921fb
 801aa20:	54442d18 	.word	0x54442d18
 801aa24:	3ff921fb 	.word	0x3ff921fb
 801aa28:	54442d18 	.word	0x54442d18
 801aa2c:	3fe921fb 	.word	0x3fe921fb
 801aa30:	0801c648 	.word	0x0801c648
 801aa34:	0801c660 	.word	0x0801c660
 801aa38:	54442d18 	.word	0x54442d18
 801aa3c:	c00921fb 	.word	0xc00921fb
 801aa40:	54442d18 	.word	0x54442d18
 801aa44:	bff921fb 	.word	0xbff921fb
 801aa48:	7ff00000 	.word	0x7ff00000
 801aa4c:	00000000 	.word	0x00000000

0801aa50 <__ieee754_rem_pio2>:
 801aa50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa54:	ed2d 8b02 	vpush	{d8}
 801aa58:	ec55 4b10 	vmov	r4, r5, d0
 801aa5c:	4bca      	ldr	r3, [pc, #808]	; (801ad88 <__ieee754_rem_pio2+0x338>)
 801aa5e:	b08b      	sub	sp, #44	; 0x2c
 801aa60:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801aa64:	4598      	cmp	r8, r3
 801aa66:	4682      	mov	sl, r0
 801aa68:	9502      	str	r5, [sp, #8]
 801aa6a:	dc08      	bgt.n	801aa7e <__ieee754_rem_pio2+0x2e>
 801aa6c:	2200      	movs	r2, #0
 801aa6e:	2300      	movs	r3, #0
 801aa70:	ed80 0b00 	vstr	d0, [r0]
 801aa74:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801aa78:	f04f 0b00 	mov.w	fp, #0
 801aa7c:	e028      	b.n	801aad0 <__ieee754_rem_pio2+0x80>
 801aa7e:	4bc3      	ldr	r3, [pc, #780]	; (801ad8c <__ieee754_rem_pio2+0x33c>)
 801aa80:	4598      	cmp	r8, r3
 801aa82:	dc78      	bgt.n	801ab76 <__ieee754_rem_pio2+0x126>
 801aa84:	9b02      	ldr	r3, [sp, #8]
 801aa86:	4ec2      	ldr	r6, [pc, #776]	; (801ad90 <__ieee754_rem_pio2+0x340>)
 801aa88:	2b00      	cmp	r3, #0
 801aa8a:	ee10 0a10 	vmov	r0, s0
 801aa8e:	a3b0      	add	r3, pc, #704	; (adr r3, 801ad50 <__ieee754_rem_pio2+0x300>)
 801aa90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa94:	4629      	mov	r1, r5
 801aa96:	dd39      	ble.n	801ab0c <__ieee754_rem_pio2+0xbc>
 801aa98:	f7e5 fbf6 	bl	8000288 <__aeabi_dsub>
 801aa9c:	45b0      	cmp	r8, r6
 801aa9e:	4604      	mov	r4, r0
 801aaa0:	460d      	mov	r5, r1
 801aaa2:	d01b      	beq.n	801aadc <__ieee754_rem_pio2+0x8c>
 801aaa4:	a3ac      	add	r3, pc, #688	; (adr r3, 801ad58 <__ieee754_rem_pio2+0x308>)
 801aaa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaaa:	f7e5 fbed 	bl	8000288 <__aeabi_dsub>
 801aaae:	4602      	mov	r2, r0
 801aab0:	460b      	mov	r3, r1
 801aab2:	e9ca 2300 	strd	r2, r3, [sl]
 801aab6:	4620      	mov	r0, r4
 801aab8:	4629      	mov	r1, r5
 801aaba:	f7e5 fbe5 	bl	8000288 <__aeabi_dsub>
 801aabe:	a3a6      	add	r3, pc, #664	; (adr r3, 801ad58 <__ieee754_rem_pio2+0x308>)
 801aac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aac4:	f7e5 fbe0 	bl	8000288 <__aeabi_dsub>
 801aac8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801aacc:	f04f 0b01 	mov.w	fp, #1
 801aad0:	4658      	mov	r0, fp
 801aad2:	b00b      	add	sp, #44	; 0x2c
 801aad4:	ecbd 8b02 	vpop	{d8}
 801aad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aadc:	a3a0      	add	r3, pc, #640	; (adr r3, 801ad60 <__ieee754_rem_pio2+0x310>)
 801aade:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aae2:	f7e5 fbd1 	bl	8000288 <__aeabi_dsub>
 801aae6:	a3a0      	add	r3, pc, #640	; (adr r3, 801ad68 <__ieee754_rem_pio2+0x318>)
 801aae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaec:	4604      	mov	r4, r0
 801aaee:	460d      	mov	r5, r1
 801aaf0:	f7e5 fbca 	bl	8000288 <__aeabi_dsub>
 801aaf4:	4602      	mov	r2, r0
 801aaf6:	460b      	mov	r3, r1
 801aaf8:	e9ca 2300 	strd	r2, r3, [sl]
 801aafc:	4620      	mov	r0, r4
 801aafe:	4629      	mov	r1, r5
 801ab00:	f7e5 fbc2 	bl	8000288 <__aeabi_dsub>
 801ab04:	a398      	add	r3, pc, #608	; (adr r3, 801ad68 <__ieee754_rem_pio2+0x318>)
 801ab06:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab0a:	e7db      	b.n	801aac4 <__ieee754_rem_pio2+0x74>
 801ab0c:	f7e5 fbbe 	bl	800028c <__adddf3>
 801ab10:	45b0      	cmp	r8, r6
 801ab12:	4604      	mov	r4, r0
 801ab14:	460d      	mov	r5, r1
 801ab16:	d016      	beq.n	801ab46 <__ieee754_rem_pio2+0xf6>
 801ab18:	a38f      	add	r3, pc, #572	; (adr r3, 801ad58 <__ieee754_rem_pio2+0x308>)
 801ab1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab1e:	f7e5 fbb5 	bl	800028c <__adddf3>
 801ab22:	4602      	mov	r2, r0
 801ab24:	460b      	mov	r3, r1
 801ab26:	e9ca 2300 	strd	r2, r3, [sl]
 801ab2a:	4620      	mov	r0, r4
 801ab2c:	4629      	mov	r1, r5
 801ab2e:	f7e5 fbab 	bl	8000288 <__aeabi_dsub>
 801ab32:	a389      	add	r3, pc, #548	; (adr r3, 801ad58 <__ieee754_rem_pio2+0x308>)
 801ab34:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab38:	f7e5 fba8 	bl	800028c <__adddf3>
 801ab3c:	f04f 3bff 	mov.w	fp, #4294967295
 801ab40:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801ab44:	e7c4      	b.n	801aad0 <__ieee754_rem_pio2+0x80>
 801ab46:	a386      	add	r3, pc, #536	; (adr r3, 801ad60 <__ieee754_rem_pio2+0x310>)
 801ab48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab4c:	f7e5 fb9e 	bl	800028c <__adddf3>
 801ab50:	a385      	add	r3, pc, #532	; (adr r3, 801ad68 <__ieee754_rem_pio2+0x318>)
 801ab52:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab56:	4604      	mov	r4, r0
 801ab58:	460d      	mov	r5, r1
 801ab5a:	f7e5 fb97 	bl	800028c <__adddf3>
 801ab5e:	4602      	mov	r2, r0
 801ab60:	460b      	mov	r3, r1
 801ab62:	e9ca 2300 	strd	r2, r3, [sl]
 801ab66:	4620      	mov	r0, r4
 801ab68:	4629      	mov	r1, r5
 801ab6a:	f7e5 fb8d 	bl	8000288 <__aeabi_dsub>
 801ab6e:	a37e      	add	r3, pc, #504	; (adr r3, 801ad68 <__ieee754_rem_pio2+0x318>)
 801ab70:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab74:	e7e0      	b.n	801ab38 <__ieee754_rem_pio2+0xe8>
 801ab76:	4b87      	ldr	r3, [pc, #540]	; (801ad94 <__ieee754_rem_pio2+0x344>)
 801ab78:	4598      	cmp	r8, r3
 801ab7a:	f300 80d9 	bgt.w	801ad30 <__ieee754_rem_pio2+0x2e0>
 801ab7e:	f001 f88f 	bl	801bca0 <fabs>
 801ab82:	ec55 4b10 	vmov	r4, r5, d0
 801ab86:	ee10 0a10 	vmov	r0, s0
 801ab8a:	a379      	add	r3, pc, #484	; (adr r3, 801ad70 <__ieee754_rem_pio2+0x320>)
 801ab8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab90:	4629      	mov	r1, r5
 801ab92:	f7e5 fd31 	bl	80005f8 <__aeabi_dmul>
 801ab96:	4b80      	ldr	r3, [pc, #512]	; (801ad98 <__ieee754_rem_pio2+0x348>)
 801ab98:	2200      	movs	r2, #0
 801ab9a:	f7e5 fb77 	bl	800028c <__adddf3>
 801ab9e:	f7e5 ffdb 	bl	8000b58 <__aeabi_d2iz>
 801aba2:	4683      	mov	fp, r0
 801aba4:	f7e5 fcbe 	bl	8000524 <__aeabi_i2d>
 801aba8:	4602      	mov	r2, r0
 801abaa:	460b      	mov	r3, r1
 801abac:	ec43 2b18 	vmov	d8, r2, r3
 801abb0:	a367      	add	r3, pc, #412	; (adr r3, 801ad50 <__ieee754_rem_pio2+0x300>)
 801abb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abb6:	f7e5 fd1f 	bl	80005f8 <__aeabi_dmul>
 801abba:	4602      	mov	r2, r0
 801abbc:	460b      	mov	r3, r1
 801abbe:	4620      	mov	r0, r4
 801abc0:	4629      	mov	r1, r5
 801abc2:	f7e5 fb61 	bl	8000288 <__aeabi_dsub>
 801abc6:	a364      	add	r3, pc, #400	; (adr r3, 801ad58 <__ieee754_rem_pio2+0x308>)
 801abc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abcc:	4606      	mov	r6, r0
 801abce:	460f      	mov	r7, r1
 801abd0:	ec51 0b18 	vmov	r0, r1, d8
 801abd4:	f7e5 fd10 	bl	80005f8 <__aeabi_dmul>
 801abd8:	f1bb 0f1f 	cmp.w	fp, #31
 801abdc:	4604      	mov	r4, r0
 801abde:	460d      	mov	r5, r1
 801abe0:	dc0d      	bgt.n	801abfe <__ieee754_rem_pio2+0x1ae>
 801abe2:	4b6e      	ldr	r3, [pc, #440]	; (801ad9c <__ieee754_rem_pio2+0x34c>)
 801abe4:	f10b 32ff 	add.w	r2, fp, #4294967295
 801abe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801abec:	4543      	cmp	r3, r8
 801abee:	d006      	beq.n	801abfe <__ieee754_rem_pio2+0x1ae>
 801abf0:	4622      	mov	r2, r4
 801abf2:	462b      	mov	r3, r5
 801abf4:	4630      	mov	r0, r6
 801abf6:	4639      	mov	r1, r7
 801abf8:	f7e5 fb46 	bl	8000288 <__aeabi_dsub>
 801abfc:	e00f      	b.n	801ac1e <__ieee754_rem_pio2+0x1ce>
 801abfe:	462b      	mov	r3, r5
 801ac00:	4622      	mov	r2, r4
 801ac02:	4630      	mov	r0, r6
 801ac04:	4639      	mov	r1, r7
 801ac06:	f7e5 fb3f 	bl	8000288 <__aeabi_dsub>
 801ac0a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801ac0e:	9303      	str	r3, [sp, #12]
 801ac10:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801ac14:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 801ac18:	f1b8 0f10 	cmp.w	r8, #16
 801ac1c:	dc02      	bgt.n	801ac24 <__ieee754_rem_pio2+0x1d4>
 801ac1e:	e9ca 0100 	strd	r0, r1, [sl]
 801ac22:	e039      	b.n	801ac98 <__ieee754_rem_pio2+0x248>
 801ac24:	a34e      	add	r3, pc, #312	; (adr r3, 801ad60 <__ieee754_rem_pio2+0x310>)
 801ac26:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac2a:	ec51 0b18 	vmov	r0, r1, d8
 801ac2e:	f7e5 fce3 	bl	80005f8 <__aeabi_dmul>
 801ac32:	4604      	mov	r4, r0
 801ac34:	460d      	mov	r5, r1
 801ac36:	4602      	mov	r2, r0
 801ac38:	460b      	mov	r3, r1
 801ac3a:	4630      	mov	r0, r6
 801ac3c:	4639      	mov	r1, r7
 801ac3e:	f7e5 fb23 	bl	8000288 <__aeabi_dsub>
 801ac42:	4602      	mov	r2, r0
 801ac44:	460b      	mov	r3, r1
 801ac46:	4680      	mov	r8, r0
 801ac48:	4689      	mov	r9, r1
 801ac4a:	4630      	mov	r0, r6
 801ac4c:	4639      	mov	r1, r7
 801ac4e:	f7e5 fb1b 	bl	8000288 <__aeabi_dsub>
 801ac52:	4622      	mov	r2, r4
 801ac54:	462b      	mov	r3, r5
 801ac56:	f7e5 fb17 	bl	8000288 <__aeabi_dsub>
 801ac5a:	a343      	add	r3, pc, #268	; (adr r3, 801ad68 <__ieee754_rem_pio2+0x318>)
 801ac5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac60:	4604      	mov	r4, r0
 801ac62:	460d      	mov	r5, r1
 801ac64:	ec51 0b18 	vmov	r0, r1, d8
 801ac68:	f7e5 fcc6 	bl	80005f8 <__aeabi_dmul>
 801ac6c:	4622      	mov	r2, r4
 801ac6e:	462b      	mov	r3, r5
 801ac70:	f7e5 fb0a 	bl	8000288 <__aeabi_dsub>
 801ac74:	4602      	mov	r2, r0
 801ac76:	460b      	mov	r3, r1
 801ac78:	4604      	mov	r4, r0
 801ac7a:	460d      	mov	r5, r1
 801ac7c:	4640      	mov	r0, r8
 801ac7e:	4649      	mov	r1, r9
 801ac80:	f7e5 fb02 	bl	8000288 <__aeabi_dsub>
 801ac84:	9a03      	ldr	r2, [sp, #12]
 801ac86:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801ac8a:	1ad3      	subs	r3, r2, r3
 801ac8c:	2b31      	cmp	r3, #49	; 0x31
 801ac8e:	dc24      	bgt.n	801acda <__ieee754_rem_pio2+0x28a>
 801ac90:	e9ca 0100 	strd	r0, r1, [sl]
 801ac94:	4646      	mov	r6, r8
 801ac96:	464f      	mov	r7, r9
 801ac98:	e9da 8900 	ldrd	r8, r9, [sl]
 801ac9c:	4630      	mov	r0, r6
 801ac9e:	4642      	mov	r2, r8
 801aca0:	464b      	mov	r3, r9
 801aca2:	4639      	mov	r1, r7
 801aca4:	f7e5 faf0 	bl	8000288 <__aeabi_dsub>
 801aca8:	462b      	mov	r3, r5
 801acaa:	4622      	mov	r2, r4
 801acac:	f7e5 faec 	bl	8000288 <__aeabi_dsub>
 801acb0:	9b02      	ldr	r3, [sp, #8]
 801acb2:	2b00      	cmp	r3, #0
 801acb4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801acb8:	f6bf af0a 	bge.w	801aad0 <__ieee754_rem_pio2+0x80>
 801acbc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801acc0:	f8ca 3004 	str.w	r3, [sl, #4]
 801acc4:	f8ca 8000 	str.w	r8, [sl]
 801acc8:	f8ca 0008 	str.w	r0, [sl, #8]
 801accc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801acd0:	f8ca 300c 	str.w	r3, [sl, #12]
 801acd4:	f1cb 0b00 	rsb	fp, fp, #0
 801acd8:	e6fa      	b.n	801aad0 <__ieee754_rem_pio2+0x80>
 801acda:	a327      	add	r3, pc, #156	; (adr r3, 801ad78 <__ieee754_rem_pio2+0x328>)
 801acdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ace0:	ec51 0b18 	vmov	r0, r1, d8
 801ace4:	f7e5 fc88 	bl	80005f8 <__aeabi_dmul>
 801ace8:	4604      	mov	r4, r0
 801acea:	460d      	mov	r5, r1
 801acec:	4602      	mov	r2, r0
 801acee:	460b      	mov	r3, r1
 801acf0:	4640      	mov	r0, r8
 801acf2:	4649      	mov	r1, r9
 801acf4:	f7e5 fac8 	bl	8000288 <__aeabi_dsub>
 801acf8:	4602      	mov	r2, r0
 801acfa:	460b      	mov	r3, r1
 801acfc:	4606      	mov	r6, r0
 801acfe:	460f      	mov	r7, r1
 801ad00:	4640      	mov	r0, r8
 801ad02:	4649      	mov	r1, r9
 801ad04:	f7e5 fac0 	bl	8000288 <__aeabi_dsub>
 801ad08:	4622      	mov	r2, r4
 801ad0a:	462b      	mov	r3, r5
 801ad0c:	f7e5 fabc 	bl	8000288 <__aeabi_dsub>
 801ad10:	a31b      	add	r3, pc, #108	; (adr r3, 801ad80 <__ieee754_rem_pio2+0x330>)
 801ad12:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad16:	4604      	mov	r4, r0
 801ad18:	460d      	mov	r5, r1
 801ad1a:	ec51 0b18 	vmov	r0, r1, d8
 801ad1e:	f7e5 fc6b 	bl	80005f8 <__aeabi_dmul>
 801ad22:	4622      	mov	r2, r4
 801ad24:	462b      	mov	r3, r5
 801ad26:	f7e5 faaf 	bl	8000288 <__aeabi_dsub>
 801ad2a:	4604      	mov	r4, r0
 801ad2c:	460d      	mov	r5, r1
 801ad2e:	e75f      	b.n	801abf0 <__ieee754_rem_pio2+0x1a0>
 801ad30:	4b1b      	ldr	r3, [pc, #108]	; (801ada0 <__ieee754_rem_pio2+0x350>)
 801ad32:	4598      	cmp	r8, r3
 801ad34:	dd36      	ble.n	801ada4 <__ieee754_rem_pio2+0x354>
 801ad36:	ee10 2a10 	vmov	r2, s0
 801ad3a:	462b      	mov	r3, r5
 801ad3c:	4620      	mov	r0, r4
 801ad3e:	4629      	mov	r1, r5
 801ad40:	f7e5 faa2 	bl	8000288 <__aeabi_dsub>
 801ad44:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801ad48:	e9ca 0100 	strd	r0, r1, [sl]
 801ad4c:	e694      	b.n	801aa78 <__ieee754_rem_pio2+0x28>
 801ad4e:	bf00      	nop
 801ad50:	54400000 	.word	0x54400000
 801ad54:	3ff921fb 	.word	0x3ff921fb
 801ad58:	1a626331 	.word	0x1a626331
 801ad5c:	3dd0b461 	.word	0x3dd0b461
 801ad60:	1a600000 	.word	0x1a600000
 801ad64:	3dd0b461 	.word	0x3dd0b461
 801ad68:	2e037073 	.word	0x2e037073
 801ad6c:	3ba3198a 	.word	0x3ba3198a
 801ad70:	6dc9c883 	.word	0x6dc9c883
 801ad74:	3fe45f30 	.word	0x3fe45f30
 801ad78:	2e000000 	.word	0x2e000000
 801ad7c:	3ba3198a 	.word	0x3ba3198a
 801ad80:	252049c1 	.word	0x252049c1
 801ad84:	397b839a 	.word	0x397b839a
 801ad88:	3fe921fb 	.word	0x3fe921fb
 801ad8c:	4002d97b 	.word	0x4002d97b
 801ad90:	3ff921fb 	.word	0x3ff921fb
 801ad94:	413921fb 	.word	0x413921fb
 801ad98:	3fe00000 	.word	0x3fe00000
 801ad9c:	0801c678 	.word	0x0801c678
 801ada0:	7fefffff 	.word	0x7fefffff
 801ada4:	ea4f 5428 	mov.w	r4, r8, asr #20
 801ada8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 801adac:	ee10 0a10 	vmov	r0, s0
 801adb0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 801adb4:	ee10 6a10 	vmov	r6, s0
 801adb8:	460f      	mov	r7, r1
 801adba:	f7e5 fecd 	bl	8000b58 <__aeabi_d2iz>
 801adbe:	f7e5 fbb1 	bl	8000524 <__aeabi_i2d>
 801adc2:	4602      	mov	r2, r0
 801adc4:	460b      	mov	r3, r1
 801adc6:	4630      	mov	r0, r6
 801adc8:	4639      	mov	r1, r7
 801adca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801adce:	f7e5 fa5b 	bl	8000288 <__aeabi_dsub>
 801add2:	4b22      	ldr	r3, [pc, #136]	; (801ae5c <__ieee754_rem_pio2+0x40c>)
 801add4:	2200      	movs	r2, #0
 801add6:	f7e5 fc0f 	bl	80005f8 <__aeabi_dmul>
 801adda:	460f      	mov	r7, r1
 801addc:	4606      	mov	r6, r0
 801adde:	f7e5 febb 	bl	8000b58 <__aeabi_d2iz>
 801ade2:	f7e5 fb9f 	bl	8000524 <__aeabi_i2d>
 801ade6:	4602      	mov	r2, r0
 801ade8:	460b      	mov	r3, r1
 801adea:	4630      	mov	r0, r6
 801adec:	4639      	mov	r1, r7
 801adee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801adf2:	f7e5 fa49 	bl	8000288 <__aeabi_dsub>
 801adf6:	4b19      	ldr	r3, [pc, #100]	; (801ae5c <__ieee754_rem_pio2+0x40c>)
 801adf8:	2200      	movs	r2, #0
 801adfa:	f7e5 fbfd 	bl	80005f8 <__aeabi_dmul>
 801adfe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801ae02:	ad04      	add	r5, sp, #16
 801ae04:	f04f 0803 	mov.w	r8, #3
 801ae08:	46a9      	mov	r9, r5
 801ae0a:	2600      	movs	r6, #0
 801ae0c:	2700      	movs	r7, #0
 801ae0e:	4632      	mov	r2, r6
 801ae10:	463b      	mov	r3, r7
 801ae12:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 801ae16:	46c3      	mov	fp, r8
 801ae18:	3d08      	subs	r5, #8
 801ae1a:	f108 38ff 	add.w	r8, r8, #4294967295
 801ae1e:	f7e5 fe53 	bl	8000ac8 <__aeabi_dcmpeq>
 801ae22:	2800      	cmp	r0, #0
 801ae24:	d1f3      	bne.n	801ae0e <__ieee754_rem_pio2+0x3be>
 801ae26:	4b0e      	ldr	r3, [pc, #56]	; (801ae60 <__ieee754_rem_pio2+0x410>)
 801ae28:	9301      	str	r3, [sp, #4]
 801ae2a:	2302      	movs	r3, #2
 801ae2c:	9300      	str	r3, [sp, #0]
 801ae2e:	4622      	mov	r2, r4
 801ae30:	465b      	mov	r3, fp
 801ae32:	4651      	mov	r1, sl
 801ae34:	4648      	mov	r0, r9
 801ae36:	f000 f993 	bl	801b160 <__kernel_rem_pio2>
 801ae3a:	9b02      	ldr	r3, [sp, #8]
 801ae3c:	2b00      	cmp	r3, #0
 801ae3e:	4683      	mov	fp, r0
 801ae40:	f6bf ae46 	bge.w	801aad0 <__ieee754_rem_pio2+0x80>
 801ae44:	f8da 3004 	ldr.w	r3, [sl, #4]
 801ae48:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801ae4c:	f8ca 3004 	str.w	r3, [sl, #4]
 801ae50:	f8da 300c 	ldr.w	r3, [sl, #12]
 801ae54:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801ae58:	e73a      	b.n	801acd0 <__ieee754_rem_pio2+0x280>
 801ae5a:	bf00      	nop
 801ae5c:	41700000 	.word	0x41700000
 801ae60:	0801c6f8 	.word	0x0801c6f8

0801ae64 <__ieee754_sqrt>:
 801ae64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ae68:	ec55 4b10 	vmov	r4, r5, d0
 801ae6c:	4e56      	ldr	r6, [pc, #344]	; (801afc8 <__ieee754_sqrt+0x164>)
 801ae6e:	43ae      	bics	r6, r5
 801ae70:	ee10 0a10 	vmov	r0, s0
 801ae74:	ee10 3a10 	vmov	r3, s0
 801ae78:	4629      	mov	r1, r5
 801ae7a:	462a      	mov	r2, r5
 801ae7c:	d110      	bne.n	801aea0 <__ieee754_sqrt+0x3c>
 801ae7e:	ee10 2a10 	vmov	r2, s0
 801ae82:	462b      	mov	r3, r5
 801ae84:	f7e5 fbb8 	bl	80005f8 <__aeabi_dmul>
 801ae88:	4602      	mov	r2, r0
 801ae8a:	460b      	mov	r3, r1
 801ae8c:	4620      	mov	r0, r4
 801ae8e:	4629      	mov	r1, r5
 801ae90:	f7e5 f9fc 	bl	800028c <__adddf3>
 801ae94:	4604      	mov	r4, r0
 801ae96:	460d      	mov	r5, r1
 801ae98:	ec45 4b10 	vmov	d0, r4, r5
 801ae9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aea0:	2d00      	cmp	r5, #0
 801aea2:	dc10      	bgt.n	801aec6 <__ieee754_sqrt+0x62>
 801aea4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801aea8:	4330      	orrs	r0, r6
 801aeaa:	d0f5      	beq.n	801ae98 <__ieee754_sqrt+0x34>
 801aeac:	b15d      	cbz	r5, 801aec6 <__ieee754_sqrt+0x62>
 801aeae:	ee10 2a10 	vmov	r2, s0
 801aeb2:	462b      	mov	r3, r5
 801aeb4:	ee10 0a10 	vmov	r0, s0
 801aeb8:	f7e5 f9e6 	bl	8000288 <__aeabi_dsub>
 801aebc:	4602      	mov	r2, r0
 801aebe:	460b      	mov	r3, r1
 801aec0:	f7e5 fcc4 	bl	800084c <__aeabi_ddiv>
 801aec4:	e7e6      	b.n	801ae94 <__ieee754_sqrt+0x30>
 801aec6:	1509      	asrs	r1, r1, #20
 801aec8:	d076      	beq.n	801afb8 <__ieee754_sqrt+0x154>
 801aeca:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801aece:	07ce      	lsls	r6, r1, #31
 801aed0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801aed4:	bf5e      	ittt	pl
 801aed6:	0fda      	lsrpl	r2, r3, #31
 801aed8:	005b      	lslpl	r3, r3, #1
 801aeda:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801aede:	0fda      	lsrs	r2, r3, #31
 801aee0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801aee4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801aee8:	2000      	movs	r0, #0
 801aeea:	106d      	asrs	r5, r5, #1
 801aeec:	005b      	lsls	r3, r3, #1
 801aeee:	f04f 0e16 	mov.w	lr, #22
 801aef2:	4684      	mov	ip, r0
 801aef4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801aef8:	eb0c 0401 	add.w	r4, ip, r1
 801aefc:	4294      	cmp	r4, r2
 801aefe:	bfde      	ittt	le
 801af00:	1b12      	suble	r2, r2, r4
 801af02:	eb04 0c01 	addle.w	ip, r4, r1
 801af06:	1840      	addle	r0, r0, r1
 801af08:	0052      	lsls	r2, r2, #1
 801af0a:	f1be 0e01 	subs.w	lr, lr, #1
 801af0e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801af12:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801af16:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801af1a:	d1ed      	bne.n	801aef8 <__ieee754_sqrt+0x94>
 801af1c:	4671      	mov	r1, lr
 801af1e:	2720      	movs	r7, #32
 801af20:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801af24:	4562      	cmp	r2, ip
 801af26:	eb04 060e 	add.w	r6, r4, lr
 801af2a:	dc02      	bgt.n	801af32 <__ieee754_sqrt+0xce>
 801af2c:	d113      	bne.n	801af56 <__ieee754_sqrt+0xf2>
 801af2e:	429e      	cmp	r6, r3
 801af30:	d811      	bhi.n	801af56 <__ieee754_sqrt+0xf2>
 801af32:	2e00      	cmp	r6, #0
 801af34:	eb06 0e04 	add.w	lr, r6, r4
 801af38:	da43      	bge.n	801afc2 <__ieee754_sqrt+0x15e>
 801af3a:	f1be 0f00 	cmp.w	lr, #0
 801af3e:	db40      	blt.n	801afc2 <__ieee754_sqrt+0x15e>
 801af40:	f10c 0801 	add.w	r8, ip, #1
 801af44:	eba2 020c 	sub.w	r2, r2, ip
 801af48:	429e      	cmp	r6, r3
 801af4a:	bf88      	it	hi
 801af4c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801af50:	1b9b      	subs	r3, r3, r6
 801af52:	4421      	add	r1, r4
 801af54:	46c4      	mov	ip, r8
 801af56:	0052      	lsls	r2, r2, #1
 801af58:	3f01      	subs	r7, #1
 801af5a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801af5e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801af62:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801af66:	d1dd      	bne.n	801af24 <__ieee754_sqrt+0xc0>
 801af68:	4313      	orrs	r3, r2
 801af6a:	d006      	beq.n	801af7a <__ieee754_sqrt+0x116>
 801af6c:	1c4c      	adds	r4, r1, #1
 801af6e:	bf13      	iteet	ne
 801af70:	3101      	addne	r1, #1
 801af72:	3001      	addeq	r0, #1
 801af74:	4639      	moveq	r1, r7
 801af76:	f021 0101 	bicne.w	r1, r1, #1
 801af7a:	1043      	asrs	r3, r0, #1
 801af7c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801af80:	0849      	lsrs	r1, r1, #1
 801af82:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801af86:	07c2      	lsls	r2, r0, #31
 801af88:	bf48      	it	mi
 801af8a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801af8e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801af92:	460c      	mov	r4, r1
 801af94:	463d      	mov	r5, r7
 801af96:	e77f      	b.n	801ae98 <__ieee754_sqrt+0x34>
 801af98:	0ada      	lsrs	r2, r3, #11
 801af9a:	3815      	subs	r0, #21
 801af9c:	055b      	lsls	r3, r3, #21
 801af9e:	2a00      	cmp	r2, #0
 801afa0:	d0fa      	beq.n	801af98 <__ieee754_sqrt+0x134>
 801afa2:	02d7      	lsls	r7, r2, #11
 801afa4:	d50a      	bpl.n	801afbc <__ieee754_sqrt+0x158>
 801afa6:	f1c1 0420 	rsb	r4, r1, #32
 801afaa:	fa23 f404 	lsr.w	r4, r3, r4
 801afae:	1e4d      	subs	r5, r1, #1
 801afb0:	408b      	lsls	r3, r1
 801afb2:	4322      	orrs	r2, r4
 801afb4:	1b41      	subs	r1, r0, r5
 801afb6:	e788      	b.n	801aeca <__ieee754_sqrt+0x66>
 801afb8:	4608      	mov	r0, r1
 801afba:	e7f0      	b.n	801af9e <__ieee754_sqrt+0x13a>
 801afbc:	0052      	lsls	r2, r2, #1
 801afbe:	3101      	adds	r1, #1
 801afc0:	e7ef      	b.n	801afa2 <__ieee754_sqrt+0x13e>
 801afc2:	46e0      	mov	r8, ip
 801afc4:	e7be      	b.n	801af44 <__ieee754_sqrt+0xe0>
 801afc6:	bf00      	nop
 801afc8:	7ff00000 	.word	0x7ff00000
 801afcc:	00000000 	.word	0x00000000

0801afd0 <__kernel_cos>:
 801afd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801afd4:	ec57 6b10 	vmov	r6, r7, d0
 801afd8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801afdc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 801afe0:	ed8d 1b00 	vstr	d1, [sp]
 801afe4:	da07      	bge.n	801aff6 <__kernel_cos+0x26>
 801afe6:	ee10 0a10 	vmov	r0, s0
 801afea:	4639      	mov	r1, r7
 801afec:	f7e5 fdb4 	bl	8000b58 <__aeabi_d2iz>
 801aff0:	2800      	cmp	r0, #0
 801aff2:	f000 8088 	beq.w	801b106 <__kernel_cos+0x136>
 801aff6:	4632      	mov	r2, r6
 801aff8:	463b      	mov	r3, r7
 801affa:	4630      	mov	r0, r6
 801affc:	4639      	mov	r1, r7
 801affe:	f7e5 fafb 	bl	80005f8 <__aeabi_dmul>
 801b002:	4b51      	ldr	r3, [pc, #324]	; (801b148 <__kernel_cos+0x178>)
 801b004:	2200      	movs	r2, #0
 801b006:	4604      	mov	r4, r0
 801b008:	460d      	mov	r5, r1
 801b00a:	f7e5 faf5 	bl	80005f8 <__aeabi_dmul>
 801b00e:	a340      	add	r3, pc, #256	; (adr r3, 801b110 <__kernel_cos+0x140>)
 801b010:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b014:	4682      	mov	sl, r0
 801b016:	468b      	mov	fp, r1
 801b018:	4620      	mov	r0, r4
 801b01a:	4629      	mov	r1, r5
 801b01c:	f7e5 faec 	bl	80005f8 <__aeabi_dmul>
 801b020:	a33d      	add	r3, pc, #244	; (adr r3, 801b118 <__kernel_cos+0x148>)
 801b022:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b026:	f7e5 f931 	bl	800028c <__adddf3>
 801b02a:	4622      	mov	r2, r4
 801b02c:	462b      	mov	r3, r5
 801b02e:	f7e5 fae3 	bl	80005f8 <__aeabi_dmul>
 801b032:	a33b      	add	r3, pc, #236	; (adr r3, 801b120 <__kernel_cos+0x150>)
 801b034:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b038:	f7e5 f926 	bl	8000288 <__aeabi_dsub>
 801b03c:	4622      	mov	r2, r4
 801b03e:	462b      	mov	r3, r5
 801b040:	f7e5 fada 	bl	80005f8 <__aeabi_dmul>
 801b044:	a338      	add	r3, pc, #224	; (adr r3, 801b128 <__kernel_cos+0x158>)
 801b046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b04a:	f7e5 f91f 	bl	800028c <__adddf3>
 801b04e:	4622      	mov	r2, r4
 801b050:	462b      	mov	r3, r5
 801b052:	f7e5 fad1 	bl	80005f8 <__aeabi_dmul>
 801b056:	a336      	add	r3, pc, #216	; (adr r3, 801b130 <__kernel_cos+0x160>)
 801b058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b05c:	f7e5 f914 	bl	8000288 <__aeabi_dsub>
 801b060:	4622      	mov	r2, r4
 801b062:	462b      	mov	r3, r5
 801b064:	f7e5 fac8 	bl	80005f8 <__aeabi_dmul>
 801b068:	a333      	add	r3, pc, #204	; (adr r3, 801b138 <__kernel_cos+0x168>)
 801b06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b06e:	f7e5 f90d 	bl	800028c <__adddf3>
 801b072:	4622      	mov	r2, r4
 801b074:	462b      	mov	r3, r5
 801b076:	f7e5 fabf 	bl	80005f8 <__aeabi_dmul>
 801b07a:	4622      	mov	r2, r4
 801b07c:	462b      	mov	r3, r5
 801b07e:	f7e5 fabb 	bl	80005f8 <__aeabi_dmul>
 801b082:	e9dd 2300 	ldrd	r2, r3, [sp]
 801b086:	4604      	mov	r4, r0
 801b088:	460d      	mov	r5, r1
 801b08a:	4630      	mov	r0, r6
 801b08c:	4639      	mov	r1, r7
 801b08e:	f7e5 fab3 	bl	80005f8 <__aeabi_dmul>
 801b092:	460b      	mov	r3, r1
 801b094:	4602      	mov	r2, r0
 801b096:	4629      	mov	r1, r5
 801b098:	4620      	mov	r0, r4
 801b09a:	f7e5 f8f5 	bl	8000288 <__aeabi_dsub>
 801b09e:	4b2b      	ldr	r3, [pc, #172]	; (801b14c <__kernel_cos+0x17c>)
 801b0a0:	4598      	cmp	r8, r3
 801b0a2:	4606      	mov	r6, r0
 801b0a4:	460f      	mov	r7, r1
 801b0a6:	dc10      	bgt.n	801b0ca <__kernel_cos+0xfa>
 801b0a8:	4602      	mov	r2, r0
 801b0aa:	460b      	mov	r3, r1
 801b0ac:	4650      	mov	r0, sl
 801b0ae:	4659      	mov	r1, fp
 801b0b0:	f7e5 f8ea 	bl	8000288 <__aeabi_dsub>
 801b0b4:	460b      	mov	r3, r1
 801b0b6:	4926      	ldr	r1, [pc, #152]	; (801b150 <__kernel_cos+0x180>)
 801b0b8:	4602      	mov	r2, r0
 801b0ba:	2000      	movs	r0, #0
 801b0bc:	f7e5 f8e4 	bl	8000288 <__aeabi_dsub>
 801b0c0:	ec41 0b10 	vmov	d0, r0, r1
 801b0c4:	b003      	add	sp, #12
 801b0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0ca:	4b22      	ldr	r3, [pc, #136]	; (801b154 <__kernel_cos+0x184>)
 801b0cc:	4920      	ldr	r1, [pc, #128]	; (801b150 <__kernel_cos+0x180>)
 801b0ce:	4598      	cmp	r8, r3
 801b0d0:	bfcc      	ite	gt
 801b0d2:	4d21      	ldrgt	r5, [pc, #132]	; (801b158 <__kernel_cos+0x188>)
 801b0d4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 801b0d8:	2400      	movs	r4, #0
 801b0da:	4622      	mov	r2, r4
 801b0dc:	462b      	mov	r3, r5
 801b0de:	2000      	movs	r0, #0
 801b0e0:	f7e5 f8d2 	bl	8000288 <__aeabi_dsub>
 801b0e4:	4622      	mov	r2, r4
 801b0e6:	4680      	mov	r8, r0
 801b0e8:	4689      	mov	r9, r1
 801b0ea:	462b      	mov	r3, r5
 801b0ec:	4650      	mov	r0, sl
 801b0ee:	4659      	mov	r1, fp
 801b0f0:	f7e5 f8ca 	bl	8000288 <__aeabi_dsub>
 801b0f4:	4632      	mov	r2, r6
 801b0f6:	463b      	mov	r3, r7
 801b0f8:	f7e5 f8c6 	bl	8000288 <__aeabi_dsub>
 801b0fc:	4602      	mov	r2, r0
 801b0fe:	460b      	mov	r3, r1
 801b100:	4640      	mov	r0, r8
 801b102:	4649      	mov	r1, r9
 801b104:	e7da      	b.n	801b0bc <__kernel_cos+0xec>
 801b106:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 801b140 <__kernel_cos+0x170>
 801b10a:	e7db      	b.n	801b0c4 <__kernel_cos+0xf4>
 801b10c:	f3af 8000 	nop.w
 801b110:	be8838d4 	.word	0xbe8838d4
 801b114:	bda8fae9 	.word	0xbda8fae9
 801b118:	bdb4b1c4 	.word	0xbdb4b1c4
 801b11c:	3e21ee9e 	.word	0x3e21ee9e
 801b120:	809c52ad 	.word	0x809c52ad
 801b124:	3e927e4f 	.word	0x3e927e4f
 801b128:	19cb1590 	.word	0x19cb1590
 801b12c:	3efa01a0 	.word	0x3efa01a0
 801b130:	16c15177 	.word	0x16c15177
 801b134:	3f56c16c 	.word	0x3f56c16c
 801b138:	5555554c 	.word	0x5555554c
 801b13c:	3fa55555 	.word	0x3fa55555
 801b140:	00000000 	.word	0x00000000
 801b144:	3ff00000 	.word	0x3ff00000
 801b148:	3fe00000 	.word	0x3fe00000
 801b14c:	3fd33332 	.word	0x3fd33332
 801b150:	3ff00000 	.word	0x3ff00000
 801b154:	3fe90000 	.word	0x3fe90000
 801b158:	3fd20000 	.word	0x3fd20000
 801b15c:	00000000 	.word	0x00000000

0801b160 <__kernel_rem_pio2>:
 801b160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b164:	ed2d 8b02 	vpush	{d8}
 801b168:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 801b16c:	f112 0f14 	cmn.w	r2, #20
 801b170:	9308      	str	r3, [sp, #32]
 801b172:	9101      	str	r1, [sp, #4]
 801b174:	4bc6      	ldr	r3, [pc, #792]	; (801b490 <__kernel_rem_pio2+0x330>)
 801b176:	99a4      	ldr	r1, [sp, #656]	; 0x290
 801b178:	9009      	str	r0, [sp, #36]	; 0x24
 801b17a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b17e:	9304      	str	r3, [sp, #16]
 801b180:	9b08      	ldr	r3, [sp, #32]
 801b182:	f103 33ff 	add.w	r3, r3, #4294967295
 801b186:	bfa8      	it	ge
 801b188:	1ed4      	subge	r4, r2, #3
 801b18a:	9306      	str	r3, [sp, #24]
 801b18c:	bfb2      	itee	lt
 801b18e:	2400      	movlt	r4, #0
 801b190:	2318      	movge	r3, #24
 801b192:	fb94 f4f3 	sdivge	r4, r4, r3
 801b196:	f06f 0317 	mvn.w	r3, #23
 801b19a:	fb04 3303 	mla	r3, r4, r3, r3
 801b19e:	eb03 0a02 	add.w	sl, r3, r2
 801b1a2:	9b04      	ldr	r3, [sp, #16]
 801b1a4:	9a06      	ldr	r2, [sp, #24]
 801b1a6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 801b480 <__kernel_rem_pio2+0x320>
 801b1aa:	eb03 0802 	add.w	r8, r3, r2
 801b1ae:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801b1b0:	1aa7      	subs	r7, r4, r2
 801b1b2:	ae20      	add	r6, sp, #128	; 0x80
 801b1b4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801b1b8:	2500      	movs	r5, #0
 801b1ba:	4545      	cmp	r5, r8
 801b1bc:	dd18      	ble.n	801b1f0 <__kernel_rem_pio2+0x90>
 801b1be:	9b08      	ldr	r3, [sp, #32]
 801b1c0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801b1c4:	aa20      	add	r2, sp, #128	; 0x80
 801b1c6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 801b480 <__kernel_rem_pio2+0x320>
 801b1ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801b1ce:	f1c3 0301 	rsb	r3, r3, #1
 801b1d2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801b1d6:	9307      	str	r3, [sp, #28]
 801b1d8:	9b07      	ldr	r3, [sp, #28]
 801b1da:	9a04      	ldr	r2, [sp, #16]
 801b1dc:	4443      	add	r3, r8
 801b1de:	429a      	cmp	r2, r3
 801b1e0:	db2f      	blt.n	801b242 <__kernel_rem_pio2+0xe2>
 801b1e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 801b1e6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801b1ea:	462f      	mov	r7, r5
 801b1ec:	2600      	movs	r6, #0
 801b1ee:	e01b      	b.n	801b228 <__kernel_rem_pio2+0xc8>
 801b1f0:	42ef      	cmn	r7, r5
 801b1f2:	d407      	bmi.n	801b204 <__kernel_rem_pio2+0xa4>
 801b1f4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801b1f8:	f7e5 f994 	bl	8000524 <__aeabi_i2d>
 801b1fc:	e8e6 0102 	strd	r0, r1, [r6], #8
 801b200:	3501      	adds	r5, #1
 801b202:	e7da      	b.n	801b1ba <__kernel_rem_pio2+0x5a>
 801b204:	ec51 0b18 	vmov	r0, r1, d8
 801b208:	e7f8      	b.n	801b1fc <__kernel_rem_pio2+0x9c>
 801b20a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801b20e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801b212:	f7e5 f9f1 	bl	80005f8 <__aeabi_dmul>
 801b216:	4602      	mov	r2, r0
 801b218:	460b      	mov	r3, r1
 801b21a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b21e:	f7e5 f835 	bl	800028c <__adddf3>
 801b222:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b226:	3601      	adds	r6, #1
 801b228:	9b06      	ldr	r3, [sp, #24]
 801b22a:	429e      	cmp	r6, r3
 801b22c:	f1a7 0708 	sub.w	r7, r7, #8
 801b230:	ddeb      	ble.n	801b20a <__kernel_rem_pio2+0xaa>
 801b232:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b236:	3508      	adds	r5, #8
 801b238:	ecab 7b02 	vstmia	fp!, {d7}
 801b23c:	f108 0801 	add.w	r8, r8, #1
 801b240:	e7ca      	b.n	801b1d8 <__kernel_rem_pio2+0x78>
 801b242:	9b04      	ldr	r3, [sp, #16]
 801b244:	aa0c      	add	r2, sp, #48	; 0x30
 801b246:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b24a:	930b      	str	r3, [sp, #44]	; 0x2c
 801b24c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801b24e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801b252:	9c04      	ldr	r4, [sp, #16]
 801b254:	930a      	str	r3, [sp, #40]	; 0x28
 801b256:	ab98      	add	r3, sp, #608	; 0x260
 801b258:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b25c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801b260:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 801b264:	f8cd b008 	str.w	fp, [sp, #8]
 801b268:	4625      	mov	r5, r4
 801b26a:	2d00      	cmp	r5, #0
 801b26c:	dc78      	bgt.n	801b360 <__kernel_rem_pio2+0x200>
 801b26e:	ec47 6b10 	vmov	d0, r6, r7
 801b272:	4650      	mov	r0, sl
 801b274:	f000 fda0 	bl	801bdb8 <scalbn>
 801b278:	ec57 6b10 	vmov	r6, r7, d0
 801b27c:	2200      	movs	r2, #0
 801b27e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801b282:	ee10 0a10 	vmov	r0, s0
 801b286:	4639      	mov	r1, r7
 801b288:	f7e5 f9b6 	bl	80005f8 <__aeabi_dmul>
 801b28c:	ec41 0b10 	vmov	d0, r0, r1
 801b290:	f000 fd12 	bl	801bcb8 <floor>
 801b294:	4b7f      	ldr	r3, [pc, #508]	; (801b494 <__kernel_rem_pio2+0x334>)
 801b296:	ec51 0b10 	vmov	r0, r1, d0
 801b29a:	2200      	movs	r2, #0
 801b29c:	f7e5 f9ac 	bl	80005f8 <__aeabi_dmul>
 801b2a0:	4602      	mov	r2, r0
 801b2a2:	460b      	mov	r3, r1
 801b2a4:	4630      	mov	r0, r6
 801b2a6:	4639      	mov	r1, r7
 801b2a8:	f7e4 ffee 	bl	8000288 <__aeabi_dsub>
 801b2ac:	460f      	mov	r7, r1
 801b2ae:	4606      	mov	r6, r0
 801b2b0:	f7e5 fc52 	bl	8000b58 <__aeabi_d2iz>
 801b2b4:	9007      	str	r0, [sp, #28]
 801b2b6:	f7e5 f935 	bl	8000524 <__aeabi_i2d>
 801b2ba:	4602      	mov	r2, r0
 801b2bc:	460b      	mov	r3, r1
 801b2be:	4630      	mov	r0, r6
 801b2c0:	4639      	mov	r1, r7
 801b2c2:	f7e4 ffe1 	bl	8000288 <__aeabi_dsub>
 801b2c6:	f1ba 0f00 	cmp.w	sl, #0
 801b2ca:	4606      	mov	r6, r0
 801b2cc:	460f      	mov	r7, r1
 801b2ce:	dd70      	ble.n	801b3b2 <__kernel_rem_pio2+0x252>
 801b2d0:	1e62      	subs	r2, r4, #1
 801b2d2:	ab0c      	add	r3, sp, #48	; 0x30
 801b2d4:	9d07      	ldr	r5, [sp, #28]
 801b2d6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801b2da:	f1ca 0118 	rsb	r1, sl, #24
 801b2de:	fa40 f301 	asr.w	r3, r0, r1
 801b2e2:	441d      	add	r5, r3
 801b2e4:	408b      	lsls	r3, r1
 801b2e6:	1ac0      	subs	r0, r0, r3
 801b2e8:	ab0c      	add	r3, sp, #48	; 0x30
 801b2ea:	9507      	str	r5, [sp, #28]
 801b2ec:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 801b2f0:	f1ca 0317 	rsb	r3, sl, #23
 801b2f4:	fa40 f303 	asr.w	r3, r0, r3
 801b2f8:	9302      	str	r3, [sp, #8]
 801b2fa:	9b02      	ldr	r3, [sp, #8]
 801b2fc:	2b00      	cmp	r3, #0
 801b2fe:	dd66      	ble.n	801b3ce <__kernel_rem_pio2+0x26e>
 801b300:	9b07      	ldr	r3, [sp, #28]
 801b302:	2200      	movs	r2, #0
 801b304:	3301      	adds	r3, #1
 801b306:	9307      	str	r3, [sp, #28]
 801b308:	4615      	mov	r5, r2
 801b30a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801b30e:	4294      	cmp	r4, r2
 801b310:	f300 8099 	bgt.w	801b446 <__kernel_rem_pio2+0x2e6>
 801b314:	f1ba 0f00 	cmp.w	sl, #0
 801b318:	dd07      	ble.n	801b32a <__kernel_rem_pio2+0x1ca>
 801b31a:	f1ba 0f01 	cmp.w	sl, #1
 801b31e:	f000 80a5 	beq.w	801b46c <__kernel_rem_pio2+0x30c>
 801b322:	f1ba 0f02 	cmp.w	sl, #2
 801b326:	f000 80c1 	beq.w	801b4ac <__kernel_rem_pio2+0x34c>
 801b32a:	9b02      	ldr	r3, [sp, #8]
 801b32c:	2b02      	cmp	r3, #2
 801b32e:	d14e      	bne.n	801b3ce <__kernel_rem_pio2+0x26e>
 801b330:	4632      	mov	r2, r6
 801b332:	463b      	mov	r3, r7
 801b334:	4958      	ldr	r1, [pc, #352]	; (801b498 <__kernel_rem_pio2+0x338>)
 801b336:	2000      	movs	r0, #0
 801b338:	f7e4 ffa6 	bl	8000288 <__aeabi_dsub>
 801b33c:	4606      	mov	r6, r0
 801b33e:	460f      	mov	r7, r1
 801b340:	2d00      	cmp	r5, #0
 801b342:	d044      	beq.n	801b3ce <__kernel_rem_pio2+0x26e>
 801b344:	4650      	mov	r0, sl
 801b346:	ed9f 0b50 	vldr	d0, [pc, #320]	; 801b488 <__kernel_rem_pio2+0x328>
 801b34a:	f000 fd35 	bl	801bdb8 <scalbn>
 801b34e:	4630      	mov	r0, r6
 801b350:	4639      	mov	r1, r7
 801b352:	ec53 2b10 	vmov	r2, r3, d0
 801b356:	f7e4 ff97 	bl	8000288 <__aeabi_dsub>
 801b35a:	4606      	mov	r6, r0
 801b35c:	460f      	mov	r7, r1
 801b35e:	e036      	b.n	801b3ce <__kernel_rem_pio2+0x26e>
 801b360:	4b4e      	ldr	r3, [pc, #312]	; (801b49c <__kernel_rem_pio2+0x33c>)
 801b362:	2200      	movs	r2, #0
 801b364:	4630      	mov	r0, r6
 801b366:	4639      	mov	r1, r7
 801b368:	f7e5 f946 	bl	80005f8 <__aeabi_dmul>
 801b36c:	f7e5 fbf4 	bl	8000b58 <__aeabi_d2iz>
 801b370:	f7e5 f8d8 	bl	8000524 <__aeabi_i2d>
 801b374:	4b4a      	ldr	r3, [pc, #296]	; (801b4a0 <__kernel_rem_pio2+0x340>)
 801b376:	2200      	movs	r2, #0
 801b378:	4680      	mov	r8, r0
 801b37a:	4689      	mov	r9, r1
 801b37c:	f7e5 f93c 	bl	80005f8 <__aeabi_dmul>
 801b380:	4602      	mov	r2, r0
 801b382:	460b      	mov	r3, r1
 801b384:	4630      	mov	r0, r6
 801b386:	4639      	mov	r1, r7
 801b388:	f7e4 ff7e 	bl	8000288 <__aeabi_dsub>
 801b38c:	f7e5 fbe4 	bl	8000b58 <__aeabi_d2iz>
 801b390:	9b02      	ldr	r3, [sp, #8]
 801b392:	f843 0b04 	str.w	r0, [r3], #4
 801b396:	3d01      	subs	r5, #1
 801b398:	9302      	str	r3, [sp, #8]
 801b39a:	ab70      	add	r3, sp, #448	; 0x1c0
 801b39c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801b3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3a4:	4640      	mov	r0, r8
 801b3a6:	4649      	mov	r1, r9
 801b3a8:	f7e4 ff70 	bl	800028c <__adddf3>
 801b3ac:	4606      	mov	r6, r0
 801b3ae:	460f      	mov	r7, r1
 801b3b0:	e75b      	b.n	801b26a <__kernel_rem_pio2+0x10a>
 801b3b2:	d105      	bne.n	801b3c0 <__kernel_rem_pio2+0x260>
 801b3b4:	1e63      	subs	r3, r4, #1
 801b3b6:	aa0c      	add	r2, sp, #48	; 0x30
 801b3b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801b3bc:	15c3      	asrs	r3, r0, #23
 801b3be:	e79b      	b.n	801b2f8 <__kernel_rem_pio2+0x198>
 801b3c0:	4b38      	ldr	r3, [pc, #224]	; (801b4a4 <__kernel_rem_pio2+0x344>)
 801b3c2:	2200      	movs	r2, #0
 801b3c4:	f7e5 fb9e 	bl	8000b04 <__aeabi_dcmpge>
 801b3c8:	2800      	cmp	r0, #0
 801b3ca:	d139      	bne.n	801b440 <__kernel_rem_pio2+0x2e0>
 801b3cc:	9002      	str	r0, [sp, #8]
 801b3ce:	2200      	movs	r2, #0
 801b3d0:	2300      	movs	r3, #0
 801b3d2:	4630      	mov	r0, r6
 801b3d4:	4639      	mov	r1, r7
 801b3d6:	f7e5 fb77 	bl	8000ac8 <__aeabi_dcmpeq>
 801b3da:	2800      	cmp	r0, #0
 801b3dc:	f000 80b4 	beq.w	801b548 <__kernel_rem_pio2+0x3e8>
 801b3e0:	f104 3bff 	add.w	fp, r4, #4294967295
 801b3e4:	465b      	mov	r3, fp
 801b3e6:	2200      	movs	r2, #0
 801b3e8:	9904      	ldr	r1, [sp, #16]
 801b3ea:	428b      	cmp	r3, r1
 801b3ec:	da65      	bge.n	801b4ba <__kernel_rem_pio2+0x35a>
 801b3ee:	2a00      	cmp	r2, #0
 801b3f0:	d07b      	beq.n	801b4ea <__kernel_rem_pio2+0x38a>
 801b3f2:	ab0c      	add	r3, sp, #48	; 0x30
 801b3f4:	f1aa 0a18 	sub.w	sl, sl, #24
 801b3f8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801b3fc:	2b00      	cmp	r3, #0
 801b3fe:	f000 80a0 	beq.w	801b542 <__kernel_rem_pio2+0x3e2>
 801b402:	ed9f 0b21 	vldr	d0, [pc, #132]	; 801b488 <__kernel_rem_pio2+0x328>
 801b406:	4650      	mov	r0, sl
 801b408:	f000 fcd6 	bl	801bdb8 <scalbn>
 801b40c:	4f23      	ldr	r7, [pc, #140]	; (801b49c <__kernel_rem_pio2+0x33c>)
 801b40e:	ec55 4b10 	vmov	r4, r5, d0
 801b412:	46d8      	mov	r8, fp
 801b414:	2600      	movs	r6, #0
 801b416:	f1b8 0f00 	cmp.w	r8, #0
 801b41a:	f280 80cf 	bge.w	801b5bc <__kernel_rem_pio2+0x45c>
 801b41e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 801b480 <__kernel_rem_pio2+0x320>
 801b422:	465f      	mov	r7, fp
 801b424:	f04f 0800 	mov.w	r8, #0
 801b428:	2f00      	cmp	r7, #0
 801b42a:	f2c0 80fd 	blt.w	801b628 <__kernel_rem_pio2+0x4c8>
 801b42e:	ab70      	add	r3, sp, #448	; 0x1c0
 801b430:	f8df a074 	ldr.w	sl, [pc, #116]	; 801b4a8 <__kernel_rem_pio2+0x348>
 801b434:	ec55 4b18 	vmov	r4, r5, d8
 801b438:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 801b43c:	2600      	movs	r6, #0
 801b43e:	e0e5      	b.n	801b60c <__kernel_rem_pio2+0x4ac>
 801b440:	2302      	movs	r3, #2
 801b442:	9302      	str	r3, [sp, #8]
 801b444:	e75c      	b.n	801b300 <__kernel_rem_pio2+0x1a0>
 801b446:	f8db 3000 	ldr.w	r3, [fp]
 801b44a:	b955      	cbnz	r5, 801b462 <__kernel_rem_pio2+0x302>
 801b44c:	b123      	cbz	r3, 801b458 <__kernel_rem_pio2+0x2f8>
 801b44e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801b452:	f8cb 3000 	str.w	r3, [fp]
 801b456:	2301      	movs	r3, #1
 801b458:	3201      	adds	r2, #1
 801b45a:	f10b 0b04 	add.w	fp, fp, #4
 801b45e:	461d      	mov	r5, r3
 801b460:	e755      	b.n	801b30e <__kernel_rem_pio2+0x1ae>
 801b462:	1acb      	subs	r3, r1, r3
 801b464:	f8cb 3000 	str.w	r3, [fp]
 801b468:	462b      	mov	r3, r5
 801b46a:	e7f5      	b.n	801b458 <__kernel_rem_pio2+0x2f8>
 801b46c:	1e62      	subs	r2, r4, #1
 801b46e:	ab0c      	add	r3, sp, #48	; 0x30
 801b470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b474:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801b478:	a90c      	add	r1, sp, #48	; 0x30
 801b47a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801b47e:	e754      	b.n	801b32a <__kernel_rem_pio2+0x1ca>
	...
 801b48c:	3ff00000 	.word	0x3ff00000
 801b490:	0801c840 	.word	0x0801c840
 801b494:	40200000 	.word	0x40200000
 801b498:	3ff00000 	.word	0x3ff00000
 801b49c:	3e700000 	.word	0x3e700000
 801b4a0:	41700000 	.word	0x41700000
 801b4a4:	3fe00000 	.word	0x3fe00000
 801b4a8:	0801c800 	.word	0x0801c800
 801b4ac:	1e62      	subs	r2, r4, #1
 801b4ae:	ab0c      	add	r3, sp, #48	; 0x30
 801b4b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b4b4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801b4b8:	e7de      	b.n	801b478 <__kernel_rem_pio2+0x318>
 801b4ba:	a90c      	add	r1, sp, #48	; 0x30
 801b4bc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801b4c0:	3b01      	subs	r3, #1
 801b4c2:	430a      	orrs	r2, r1
 801b4c4:	e790      	b.n	801b3e8 <__kernel_rem_pio2+0x288>
 801b4c6:	3301      	adds	r3, #1
 801b4c8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801b4cc:	2900      	cmp	r1, #0
 801b4ce:	d0fa      	beq.n	801b4c6 <__kernel_rem_pio2+0x366>
 801b4d0:	9a08      	ldr	r2, [sp, #32]
 801b4d2:	18e3      	adds	r3, r4, r3
 801b4d4:	18a6      	adds	r6, r4, r2
 801b4d6:	aa20      	add	r2, sp, #128	; 0x80
 801b4d8:	1c65      	adds	r5, r4, #1
 801b4da:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801b4de:	9302      	str	r3, [sp, #8]
 801b4e0:	9b02      	ldr	r3, [sp, #8]
 801b4e2:	42ab      	cmp	r3, r5
 801b4e4:	da04      	bge.n	801b4f0 <__kernel_rem_pio2+0x390>
 801b4e6:	461c      	mov	r4, r3
 801b4e8:	e6b5      	b.n	801b256 <__kernel_rem_pio2+0xf6>
 801b4ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b4ec:	2301      	movs	r3, #1
 801b4ee:	e7eb      	b.n	801b4c8 <__kernel_rem_pio2+0x368>
 801b4f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b4f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b4f6:	f7e5 f815 	bl	8000524 <__aeabi_i2d>
 801b4fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 801b4fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b500:	46b3      	mov	fp, r6
 801b502:	461c      	mov	r4, r3
 801b504:	2700      	movs	r7, #0
 801b506:	f04f 0800 	mov.w	r8, #0
 801b50a:	f04f 0900 	mov.w	r9, #0
 801b50e:	9b06      	ldr	r3, [sp, #24]
 801b510:	429f      	cmp	r7, r3
 801b512:	dd06      	ble.n	801b522 <__kernel_rem_pio2+0x3c2>
 801b514:	ab70      	add	r3, sp, #448	; 0x1c0
 801b516:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801b51a:	e9c3 8900 	strd	r8, r9, [r3]
 801b51e:	3501      	adds	r5, #1
 801b520:	e7de      	b.n	801b4e0 <__kernel_rem_pio2+0x380>
 801b522:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801b526:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801b52a:	f7e5 f865 	bl	80005f8 <__aeabi_dmul>
 801b52e:	4602      	mov	r2, r0
 801b530:	460b      	mov	r3, r1
 801b532:	4640      	mov	r0, r8
 801b534:	4649      	mov	r1, r9
 801b536:	f7e4 fea9 	bl	800028c <__adddf3>
 801b53a:	3701      	adds	r7, #1
 801b53c:	4680      	mov	r8, r0
 801b53e:	4689      	mov	r9, r1
 801b540:	e7e5      	b.n	801b50e <__kernel_rem_pio2+0x3ae>
 801b542:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b546:	e754      	b.n	801b3f2 <__kernel_rem_pio2+0x292>
 801b548:	ec47 6b10 	vmov	d0, r6, r7
 801b54c:	f1ca 0000 	rsb	r0, sl, #0
 801b550:	f000 fc32 	bl	801bdb8 <scalbn>
 801b554:	ec57 6b10 	vmov	r6, r7, d0
 801b558:	4b9f      	ldr	r3, [pc, #636]	; (801b7d8 <__kernel_rem_pio2+0x678>)
 801b55a:	ee10 0a10 	vmov	r0, s0
 801b55e:	2200      	movs	r2, #0
 801b560:	4639      	mov	r1, r7
 801b562:	f7e5 facf 	bl	8000b04 <__aeabi_dcmpge>
 801b566:	b300      	cbz	r0, 801b5aa <__kernel_rem_pio2+0x44a>
 801b568:	4b9c      	ldr	r3, [pc, #624]	; (801b7dc <__kernel_rem_pio2+0x67c>)
 801b56a:	2200      	movs	r2, #0
 801b56c:	4630      	mov	r0, r6
 801b56e:	4639      	mov	r1, r7
 801b570:	f7e5 f842 	bl	80005f8 <__aeabi_dmul>
 801b574:	f7e5 faf0 	bl	8000b58 <__aeabi_d2iz>
 801b578:	4605      	mov	r5, r0
 801b57a:	f7e4 ffd3 	bl	8000524 <__aeabi_i2d>
 801b57e:	4b96      	ldr	r3, [pc, #600]	; (801b7d8 <__kernel_rem_pio2+0x678>)
 801b580:	2200      	movs	r2, #0
 801b582:	f7e5 f839 	bl	80005f8 <__aeabi_dmul>
 801b586:	460b      	mov	r3, r1
 801b588:	4602      	mov	r2, r0
 801b58a:	4639      	mov	r1, r7
 801b58c:	4630      	mov	r0, r6
 801b58e:	f7e4 fe7b 	bl	8000288 <__aeabi_dsub>
 801b592:	f7e5 fae1 	bl	8000b58 <__aeabi_d2iz>
 801b596:	f104 0b01 	add.w	fp, r4, #1
 801b59a:	ab0c      	add	r3, sp, #48	; 0x30
 801b59c:	f10a 0a18 	add.w	sl, sl, #24
 801b5a0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801b5a4:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 801b5a8:	e72b      	b.n	801b402 <__kernel_rem_pio2+0x2a2>
 801b5aa:	4630      	mov	r0, r6
 801b5ac:	4639      	mov	r1, r7
 801b5ae:	f7e5 fad3 	bl	8000b58 <__aeabi_d2iz>
 801b5b2:	ab0c      	add	r3, sp, #48	; 0x30
 801b5b4:	46a3      	mov	fp, r4
 801b5b6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801b5ba:	e722      	b.n	801b402 <__kernel_rem_pio2+0x2a2>
 801b5bc:	ab70      	add	r3, sp, #448	; 0x1c0
 801b5be:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 801b5c2:	ab0c      	add	r3, sp, #48	; 0x30
 801b5c4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801b5c8:	f7e4 ffac 	bl	8000524 <__aeabi_i2d>
 801b5cc:	4622      	mov	r2, r4
 801b5ce:	462b      	mov	r3, r5
 801b5d0:	f7e5 f812 	bl	80005f8 <__aeabi_dmul>
 801b5d4:	4632      	mov	r2, r6
 801b5d6:	e9c9 0100 	strd	r0, r1, [r9]
 801b5da:	463b      	mov	r3, r7
 801b5dc:	4620      	mov	r0, r4
 801b5de:	4629      	mov	r1, r5
 801b5e0:	f7e5 f80a 	bl	80005f8 <__aeabi_dmul>
 801b5e4:	f108 38ff 	add.w	r8, r8, #4294967295
 801b5e8:	4604      	mov	r4, r0
 801b5ea:	460d      	mov	r5, r1
 801b5ec:	e713      	b.n	801b416 <__kernel_rem_pio2+0x2b6>
 801b5ee:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 801b5f2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 801b5f6:	f7e4 ffff 	bl	80005f8 <__aeabi_dmul>
 801b5fa:	4602      	mov	r2, r0
 801b5fc:	460b      	mov	r3, r1
 801b5fe:	4620      	mov	r0, r4
 801b600:	4629      	mov	r1, r5
 801b602:	f7e4 fe43 	bl	800028c <__adddf3>
 801b606:	3601      	adds	r6, #1
 801b608:	4604      	mov	r4, r0
 801b60a:	460d      	mov	r5, r1
 801b60c:	9b04      	ldr	r3, [sp, #16]
 801b60e:	429e      	cmp	r6, r3
 801b610:	dc01      	bgt.n	801b616 <__kernel_rem_pio2+0x4b6>
 801b612:	45b0      	cmp	r8, r6
 801b614:	daeb      	bge.n	801b5ee <__kernel_rem_pio2+0x48e>
 801b616:	ab48      	add	r3, sp, #288	; 0x120
 801b618:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b61c:	e9c3 4500 	strd	r4, r5, [r3]
 801b620:	3f01      	subs	r7, #1
 801b622:	f108 0801 	add.w	r8, r8, #1
 801b626:	e6ff      	b.n	801b428 <__kernel_rem_pio2+0x2c8>
 801b628:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801b62a:	2b02      	cmp	r3, #2
 801b62c:	dc0b      	bgt.n	801b646 <__kernel_rem_pio2+0x4e6>
 801b62e:	2b00      	cmp	r3, #0
 801b630:	dc6e      	bgt.n	801b710 <__kernel_rem_pio2+0x5b0>
 801b632:	d045      	beq.n	801b6c0 <__kernel_rem_pio2+0x560>
 801b634:	9b07      	ldr	r3, [sp, #28]
 801b636:	f003 0007 	and.w	r0, r3, #7
 801b63a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 801b63e:	ecbd 8b02 	vpop	{d8}
 801b642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b646:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801b648:	2b03      	cmp	r3, #3
 801b64a:	d1f3      	bne.n	801b634 <__kernel_rem_pio2+0x4d4>
 801b64c:	ab48      	add	r3, sp, #288	; 0x120
 801b64e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 801b652:	46d0      	mov	r8, sl
 801b654:	46d9      	mov	r9, fp
 801b656:	f1b9 0f00 	cmp.w	r9, #0
 801b65a:	f1a8 0808 	sub.w	r8, r8, #8
 801b65e:	dc64      	bgt.n	801b72a <__kernel_rem_pio2+0x5ca>
 801b660:	465c      	mov	r4, fp
 801b662:	2c01      	cmp	r4, #1
 801b664:	f1aa 0a08 	sub.w	sl, sl, #8
 801b668:	dc7e      	bgt.n	801b768 <__kernel_rem_pio2+0x608>
 801b66a:	2000      	movs	r0, #0
 801b66c:	2100      	movs	r1, #0
 801b66e:	f1bb 0f01 	cmp.w	fp, #1
 801b672:	f300 8097 	bgt.w	801b7a4 <__kernel_rem_pio2+0x644>
 801b676:	9b02      	ldr	r3, [sp, #8]
 801b678:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 801b67c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801b680:	2b00      	cmp	r3, #0
 801b682:	f040 8099 	bne.w	801b7b8 <__kernel_rem_pio2+0x658>
 801b686:	9b01      	ldr	r3, [sp, #4]
 801b688:	e9c3 5600 	strd	r5, r6, [r3]
 801b68c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801b690:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801b694:	e7ce      	b.n	801b634 <__kernel_rem_pio2+0x4d4>
 801b696:	ab48      	add	r3, sp, #288	; 0x120
 801b698:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801b69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6a0:	f7e4 fdf4 	bl	800028c <__adddf3>
 801b6a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b6a8:	f1bb 0f00 	cmp.w	fp, #0
 801b6ac:	daf3      	bge.n	801b696 <__kernel_rem_pio2+0x536>
 801b6ae:	9b02      	ldr	r3, [sp, #8]
 801b6b0:	b113      	cbz	r3, 801b6b8 <__kernel_rem_pio2+0x558>
 801b6b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b6b6:	4619      	mov	r1, r3
 801b6b8:	9b01      	ldr	r3, [sp, #4]
 801b6ba:	e9c3 0100 	strd	r0, r1, [r3]
 801b6be:	e7b9      	b.n	801b634 <__kernel_rem_pio2+0x4d4>
 801b6c0:	2000      	movs	r0, #0
 801b6c2:	2100      	movs	r1, #0
 801b6c4:	e7f0      	b.n	801b6a8 <__kernel_rem_pio2+0x548>
 801b6c6:	ab48      	add	r3, sp, #288	; 0x120
 801b6c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6d0:	f7e4 fddc 	bl	800028c <__adddf3>
 801b6d4:	3c01      	subs	r4, #1
 801b6d6:	2c00      	cmp	r4, #0
 801b6d8:	daf5      	bge.n	801b6c6 <__kernel_rem_pio2+0x566>
 801b6da:	9b02      	ldr	r3, [sp, #8]
 801b6dc:	b1e3      	cbz	r3, 801b718 <__kernel_rem_pio2+0x5b8>
 801b6de:	4602      	mov	r2, r0
 801b6e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b6e4:	9c01      	ldr	r4, [sp, #4]
 801b6e6:	e9c4 2300 	strd	r2, r3, [r4]
 801b6ea:	4602      	mov	r2, r0
 801b6ec:	460b      	mov	r3, r1
 801b6ee:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 801b6f2:	f7e4 fdc9 	bl	8000288 <__aeabi_dsub>
 801b6f6:	ad4a      	add	r5, sp, #296	; 0x128
 801b6f8:	2401      	movs	r4, #1
 801b6fa:	45a3      	cmp	fp, r4
 801b6fc:	da0f      	bge.n	801b71e <__kernel_rem_pio2+0x5be>
 801b6fe:	9b02      	ldr	r3, [sp, #8]
 801b700:	b113      	cbz	r3, 801b708 <__kernel_rem_pio2+0x5a8>
 801b702:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b706:	4619      	mov	r1, r3
 801b708:	9b01      	ldr	r3, [sp, #4]
 801b70a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801b70e:	e791      	b.n	801b634 <__kernel_rem_pio2+0x4d4>
 801b710:	465c      	mov	r4, fp
 801b712:	2000      	movs	r0, #0
 801b714:	2100      	movs	r1, #0
 801b716:	e7de      	b.n	801b6d6 <__kernel_rem_pio2+0x576>
 801b718:	4602      	mov	r2, r0
 801b71a:	460b      	mov	r3, r1
 801b71c:	e7e2      	b.n	801b6e4 <__kernel_rem_pio2+0x584>
 801b71e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801b722:	f7e4 fdb3 	bl	800028c <__adddf3>
 801b726:	3401      	adds	r4, #1
 801b728:	e7e7      	b.n	801b6fa <__kernel_rem_pio2+0x59a>
 801b72a:	e9d8 4500 	ldrd	r4, r5, [r8]
 801b72e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 801b732:	4620      	mov	r0, r4
 801b734:	4632      	mov	r2, r6
 801b736:	463b      	mov	r3, r7
 801b738:	4629      	mov	r1, r5
 801b73a:	f7e4 fda7 	bl	800028c <__adddf3>
 801b73e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b742:	4602      	mov	r2, r0
 801b744:	460b      	mov	r3, r1
 801b746:	4620      	mov	r0, r4
 801b748:	4629      	mov	r1, r5
 801b74a:	f7e4 fd9d 	bl	8000288 <__aeabi_dsub>
 801b74e:	4632      	mov	r2, r6
 801b750:	463b      	mov	r3, r7
 801b752:	f7e4 fd9b 	bl	800028c <__adddf3>
 801b756:	ed9d 7b04 	vldr	d7, [sp, #16]
 801b75a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 801b75e:	ed88 7b00 	vstr	d7, [r8]
 801b762:	f109 39ff 	add.w	r9, r9, #4294967295
 801b766:	e776      	b.n	801b656 <__kernel_rem_pio2+0x4f6>
 801b768:	e9da 8900 	ldrd	r8, r9, [sl]
 801b76c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 801b770:	4640      	mov	r0, r8
 801b772:	4632      	mov	r2, r6
 801b774:	463b      	mov	r3, r7
 801b776:	4649      	mov	r1, r9
 801b778:	f7e4 fd88 	bl	800028c <__adddf3>
 801b77c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801b780:	4602      	mov	r2, r0
 801b782:	460b      	mov	r3, r1
 801b784:	4640      	mov	r0, r8
 801b786:	4649      	mov	r1, r9
 801b788:	f7e4 fd7e 	bl	8000288 <__aeabi_dsub>
 801b78c:	4632      	mov	r2, r6
 801b78e:	463b      	mov	r3, r7
 801b790:	f7e4 fd7c 	bl	800028c <__adddf3>
 801b794:	ed9d 7b04 	vldr	d7, [sp, #16]
 801b798:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801b79c:	ed8a 7b00 	vstr	d7, [sl]
 801b7a0:	3c01      	subs	r4, #1
 801b7a2:	e75e      	b.n	801b662 <__kernel_rem_pio2+0x502>
 801b7a4:	ab48      	add	r3, sp, #288	; 0x120
 801b7a6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801b7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b7ae:	f7e4 fd6d 	bl	800028c <__adddf3>
 801b7b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b7b6:	e75a      	b.n	801b66e <__kernel_rem_pio2+0x50e>
 801b7b8:	9b01      	ldr	r3, [sp, #4]
 801b7ba:	9a01      	ldr	r2, [sp, #4]
 801b7bc:	601d      	str	r5, [r3, #0]
 801b7be:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 801b7c2:	605c      	str	r4, [r3, #4]
 801b7c4:	609f      	str	r7, [r3, #8]
 801b7c6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 801b7ca:	60d3      	str	r3, [r2, #12]
 801b7cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b7d0:	6110      	str	r0, [r2, #16]
 801b7d2:	6153      	str	r3, [r2, #20]
 801b7d4:	e72e      	b.n	801b634 <__kernel_rem_pio2+0x4d4>
 801b7d6:	bf00      	nop
 801b7d8:	41700000 	.word	0x41700000
 801b7dc:	3e700000 	.word	0x3e700000

0801b7e0 <__kernel_sin>:
 801b7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7e4:	ed2d 8b04 	vpush	{d8-d9}
 801b7e8:	eeb0 8a41 	vmov.f32	s16, s2
 801b7ec:	eef0 8a61 	vmov.f32	s17, s3
 801b7f0:	ec55 4b10 	vmov	r4, r5, d0
 801b7f4:	b083      	sub	sp, #12
 801b7f6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801b7fa:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801b7fe:	9001      	str	r0, [sp, #4]
 801b800:	da06      	bge.n	801b810 <__kernel_sin+0x30>
 801b802:	ee10 0a10 	vmov	r0, s0
 801b806:	4629      	mov	r1, r5
 801b808:	f7e5 f9a6 	bl	8000b58 <__aeabi_d2iz>
 801b80c:	2800      	cmp	r0, #0
 801b80e:	d051      	beq.n	801b8b4 <__kernel_sin+0xd4>
 801b810:	4622      	mov	r2, r4
 801b812:	462b      	mov	r3, r5
 801b814:	4620      	mov	r0, r4
 801b816:	4629      	mov	r1, r5
 801b818:	f7e4 feee 	bl	80005f8 <__aeabi_dmul>
 801b81c:	4682      	mov	sl, r0
 801b81e:	468b      	mov	fp, r1
 801b820:	4602      	mov	r2, r0
 801b822:	460b      	mov	r3, r1
 801b824:	4620      	mov	r0, r4
 801b826:	4629      	mov	r1, r5
 801b828:	f7e4 fee6 	bl	80005f8 <__aeabi_dmul>
 801b82c:	a341      	add	r3, pc, #260	; (adr r3, 801b934 <__kernel_sin+0x154>)
 801b82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b832:	4680      	mov	r8, r0
 801b834:	4689      	mov	r9, r1
 801b836:	4650      	mov	r0, sl
 801b838:	4659      	mov	r1, fp
 801b83a:	f7e4 fedd 	bl	80005f8 <__aeabi_dmul>
 801b83e:	a33f      	add	r3, pc, #252	; (adr r3, 801b93c <__kernel_sin+0x15c>)
 801b840:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b844:	f7e4 fd20 	bl	8000288 <__aeabi_dsub>
 801b848:	4652      	mov	r2, sl
 801b84a:	465b      	mov	r3, fp
 801b84c:	f7e4 fed4 	bl	80005f8 <__aeabi_dmul>
 801b850:	a33c      	add	r3, pc, #240	; (adr r3, 801b944 <__kernel_sin+0x164>)
 801b852:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b856:	f7e4 fd19 	bl	800028c <__adddf3>
 801b85a:	4652      	mov	r2, sl
 801b85c:	465b      	mov	r3, fp
 801b85e:	f7e4 fecb 	bl	80005f8 <__aeabi_dmul>
 801b862:	a33a      	add	r3, pc, #232	; (adr r3, 801b94c <__kernel_sin+0x16c>)
 801b864:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b868:	f7e4 fd0e 	bl	8000288 <__aeabi_dsub>
 801b86c:	4652      	mov	r2, sl
 801b86e:	465b      	mov	r3, fp
 801b870:	f7e4 fec2 	bl	80005f8 <__aeabi_dmul>
 801b874:	a337      	add	r3, pc, #220	; (adr r3, 801b954 <__kernel_sin+0x174>)
 801b876:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b87a:	f7e4 fd07 	bl	800028c <__adddf3>
 801b87e:	9b01      	ldr	r3, [sp, #4]
 801b880:	4606      	mov	r6, r0
 801b882:	460f      	mov	r7, r1
 801b884:	b9eb      	cbnz	r3, 801b8c2 <__kernel_sin+0xe2>
 801b886:	4602      	mov	r2, r0
 801b888:	460b      	mov	r3, r1
 801b88a:	4650      	mov	r0, sl
 801b88c:	4659      	mov	r1, fp
 801b88e:	f7e4 feb3 	bl	80005f8 <__aeabi_dmul>
 801b892:	a325      	add	r3, pc, #148	; (adr r3, 801b928 <__kernel_sin+0x148>)
 801b894:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b898:	f7e4 fcf6 	bl	8000288 <__aeabi_dsub>
 801b89c:	4642      	mov	r2, r8
 801b89e:	464b      	mov	r3, r9
 801b8a0:	f7e4 feaa 	bl	80005f8 <__aeabi_dmul>
 801b8a4:	4602      	mov	r2, r0
 801b8a6:	460b      	mov	r3, r1
 801b8a8:	4620      	mov	r0, r4
 801b8aa:	4629      	mov	r1, r5
 801b8ac:	f7e4 fcee 	bl	800028c <__adddf3>
 801b8b0:	4604      	mov	r4, r0
 801b8b2:	460d      	mov	r5, r1
 801b8b4:	ec45 4b10 	vmov	d0, r4, r5
 801b8b8:	b003      	add	sp, #12
 801b8ba:	ecbd 8b04 	vpop	{d8-d9}
 801b8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b8c2:	4b1b      	ldr	r3, [pc, #108]	; (801b930 <__kernel_sin+0x150>)
 801b8c4:	ec51 0b18 	vmov	r0, r1, d8
 801b8c8:	2200      	movs	r2, #0
 801b8ca:	f7e4 fe95 	bl	80005f8 <__aeabi_dmul>
 801b8ce:	4632      	mov	r2, r6
 801b8d0:	ec41 0b19 	vmov	d9, r0, r1
 801b8d4:	463b      	mov	r3, r7
 801b8d6:	4640      	mov	r0, r8
 801b8d8:	4649      	mov	r1, r9
 801b8da:	f7e4 fe8d 	bl	80005f8 <__aeabi_dmul>
 801b8de:	4602      	mov	r2, r0
 801b8e0:	460b      	mov	r3, r1
 801b8e2:	ec51 0b19 	vmov	r0, r1, d9
 801b8e6:	f7e4 fccf 	bl	8000288 <__aeabi_dsub>
 801b8ea:	4652      	mov	r2, sl
 801b8ec:	465b      	mov	r3, fp
 801b8ee:	f7e4 fe83 	bl	80005f8 <__aeabi_dmul>
 801b8f2:	ec53 2b18 	vmov	r2, r3, d8
 801b8f6:	f7e4 fcc7 	bl	8000288 <__aeabi_dsub>
 801b8fa:	a30b      	add	r3, pc, #44	; (adr r3, 801b928 <__kernel_sin+0x148>)
 801b8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b900:	4606      	mov	r6, r0
 801b902:	460f      	mov	r7, r1
 801b904:	4640      	mov	r0, r8
 801b906:	4649      	mov	r1, r9
 801b908:	f7e4 fe76 	bl	80005f8 <__aeabi_dmul>
 801b90c:	4602      	mov	r2, r0
 801b90e:	460b      	mov	r3, r1
 801b910:	4630      	mov	r0, r6
 801b912:	4639      	mov	r1, r7
 801b914:	f7e4 fcba 	bl	800028c <__adddf3>
 801b918:	4602      	mov	r2, r0
 801b91a:	460b      	mov	r3, r1
 801b91c:	4620      	mov	r0, r4
 801b91e:	4629      	mov	r1, r5
 801b920:	f7e4 fcb2 	bl	8000288 <__aeabi_dsub>
 801b924:	e7c4      	b.n	801b8b0 <__kernel_sin+0xd0>
 801b926:	bf00      	nop
 801b928:	55555549 	.word	0x55555549
 801b92c:	3fc55555 	.word	0x3fc55555
 801b930:	3fe00000 	.word	0x3fe00000
 801b934:	5acfd57c 	.word	0x5acfd57c
 801b938:	3de5d93a 	.word	0x3de5d93a
 801b93c:	8a2b9ceb 	.word	0x8a2b9ceb
 801b940:	3e5ae5e6 	.word	0x3e5ae5e6
 801b944:	57b1fe7d 	.word	0x57b1fe7d
 801b948:	3ec71de3 	.word	0x3ec71de3
 801b94c:	19c161d5 	.word	0x19c161d5
 801b950:	3f2a01a0 	.word	0x3f2a01a0
 801b954:	1110f8a6 	.word	0x1110f8a6
 801b958:	3f811111 	.word	0x3f811111
 801b95c:	00000000 	.word	0x00000000

0801b960 <atan>:
 801b960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b964:	ec55 4b10 	vmov	r4, r5, d0
 801b968:	4bc3      	ldr	r3, [pc, #780]	; (801bc78 <atan+0x318>)
 801b96a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801b96e:	429e      	cmp	r6, r3
 801b970:	46ab      	mov	fp, r5
 801b972:	dd18      	ble.n	801b9a6 <atan+0x46>
 801b974:	4bc1      	ldr	r3, [pc, #772]	; (801bc7c <atan+0x31c>)
 801b976:	429e      	cmp	r6, r3
 801b978:	dc01      	bgt.n	801b97e <atan+0x1e>
 801b97a:	d109      	bne.n	801b990 <atan+0x30>
 801b97c:	b144      	cbz	r4, 801b990 <atan+0x30>
 801b97e:	4622      	mov	r2, r4
 801b980:	462b      	mov	r3, r5
 801b982:	4620      	mov	r0, r4
 801b984:	4629      	mov	r1, r5
 801b986:	f7e4 fc81 	bl	800028c <__adddf3>
 801b98a:	4604      	mov	r4, r0
 801b98c:	460d      	mov	r5, r1
 801b98e:	e006      	b.n	801b99e <atan+0x3e>
 801b990:	f1bb 0f00 	cmp.w	fp, #0
 801b994:	f300 8131 	bgt.w	801bbfa <atan+0x29a>
 801b998:	a59b      	add	r5, pc, #620	; (adr r5, 801bc08 <atan+0x2a8>)
 801b99a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b99e:	ec45 4b10 	vmov	d0, r4, r5
 801b9a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b9a6:	4bb6      	ldr	r3, [pc, #728]	; (801bc80 <atan+0x320>)
 801b9a8:	429e      	cmp	r6, r3
 801b9aa:	dc14      	bgt.n	801b9d6 <atan+0x76>
 801b9ac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 801b9b0:	429e      	cmp	r6, r3
 801b9b2:	dc0d      	bgt.n	801b9d0 <atan+0x70>
 801b9b4:	a396      	add	r3, pc, #600	; (adr r3, 801bc10 <atan+0x2b0>)
 801b9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b9ba:	ee10 0a10 	vmov	r0, s0
 801b9be:	4629      	mov	r1, r5
 801b9c0:	f7e4 fc64 	bl	800028c <__adddf3>
 801b9c4:	4baf      	ldr	r3, [pc, #700]	; (801bc84 <atan+0x324>)
 801b9c6:	2200      	movs	r2, #0
 801b9c8:	f7e5 f8a6 	bl	8000b18 <__aeabi_dcmpgt>
 801b9cc:	2800      	cmp	r0, #0
 801b9ce:	d1e6      	bne.n	801b99e <atan+0x3e>
 801b9d0:	f04f 3aff 	mov.w	sl, #4294967295
 801b9d4:	e02b      	b.n	801ba2e <atan+0xce>
 801b9d6:	f000 f963 	bl	801bca0 <fabs>
 801b9da:	4bab      	ldr	r3, [pc, #684]	; (801bc88 <atan+0x328>)
 801b9dc:	429e      	cmp	r6, r3
 801b9de:	ec55 4b10 	vmov	r4, r5, d0
 801b9e2:	f300 80bf 	bgt.w	801bb64 <atan+0x204>
 801b9e6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801b9ea:	429e      	cmp	r6, r3
 801b9ec:	f300 80a0 	bgt.w	801bb30 <atan+0x1d0>
 801b9f0:	ee10 2a10 	vmov	r2, s0
 801b9f4:	ee10 0a10 	vmov	r0, s0
 801b9f8:	462b      	mov	r3, r5
 801b9fa:	4629      	mov	r1, r5
 801b9fc:	f7e4 fc46 	bl	800028c <__adddf3>
 801ba00:	4ba0      	ldr	r3, [pc, #640]	; (801bc84 <atan+0x324>)
 801ba02:	2200      	movs	r2, #0
 801ba04:	f7e4 fc40 	bl	8000288 <__aeabi_dsub>
 801ba08:	2200      	movs	r2, #0
 801ba0a:	4606      	mov	r6, r0
 801ba0c:	460f      	mov	r7, r1
 801ba0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801ba12:	4620      	mov	r0, r4
 801ba14:	4629      	mov	r1, r5
 801ba16:	f7e4 fc39 	bl	800028c <__adddf3>
 801ba1a:	4602      	mov	r2, r0
 801ba1c:	460b      	mov	r3, r1
 801ba1e:	4630      	mov	r0, r6
 801ba20:	4639      	mov	r1, r7
 801ba22:	f7e4 ff13 	bl	800084c <__aeabi_ddiv>
 801ba26:	f04f 0a00 	mov.w	sl, #0
 801ba2a:	4604      	mov	r4, r0
 801ba2c:	460d      	mov	r5, r1
 801ba2e:	4622      	mov	r2, r4
 801ba30:	462b      	mov	r3, r5
 801ba32:	4620      	mov	r0, r4
 801ba34:	4629      	mov	r1, r5
 801ba36:	f7e4 fddf 	bl	80005f8 <__aeabi_dmul>
 801ba3a:	4602      	mov	r2, r0
 801ba3c:	460b      	mov	r3, r1
 801ba3e:	4680      	mov	r8, r0
 801ba40:	4689      	mov	r9, r1
 801ba42:	f7e4 fdd9 	bl	80005f8 <__aeabi_dmul>
 801ba46:	a374      	add	r3, pc, #464	; (adr r3, 801bc18 <atan+0x2b8>)
 801ba48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba4c:	4606      	mov	r6, r0
 801ba4e:	460f      	mov	r7, r1
 801ba50:	f7e4 fdd2 	bl	80005f8 <__aeabi_dmul>
 801ba54:	a372      	add	r3, pc, #456	; (adr r3, 801bc20 <atan+0x2c0>)
 801ba56:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba5a:	f7e4 fc17 	bl	800028c <__adddf3>
 801ba5e:	4632      	mov	r2, r6
 801ba60:	463b      	mov	r3, r7
 801ba62:	f7e4 fdc9 	bl	80005f8 <__aeabi_dmul>
 801ba66:	a370      	add	r3, pc, #448	; (adr r3, 801bc28 <atan+0x2c8>)
 801ba68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba6c:	f7e4 fc0e 	bl	800028c <__adddf3>
 801ba70:	4632      	mov	r2, r6
 801ba72:	463b      	mov	r3, r7
 801ba74:	f7e4 fdc0 	bl	80005f8 <__aeabi_dmul>
 801ba78:	a36d      	add	r3, pc, #436	; (adr r3, 801bc30 <atan+0x2d0>)
 801ba7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba7e:	f7e4 fc05 	bl	800028c <__adddf3>
 801ba82:	4632      	mov	r2, r6
 801ba84:	463b      	mov	r3, r7
 801ba86:	f7e4 fdb7 	bl	80005f8 <__aeabi_dmul>
 801ba8a:	a36b      	add	r3, pc, #428	; (adr r3, 801bc38 <atan+0x2d8>)
 801ba8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba90:	f7e4 fbfc 	bl	800028c <__adddf3>
 801ba94:	4632      	mov	r2, r6
 801ba96:	463b      	mov	r3, r7
 801ba98:	f7e4 fdae 	bl	80005f8 <__aeabi_dmul>
 801ba9c:	a368      	add	r3, pc, #416	; (adr r3, 801bc40 <atan+0x2e0>)
 801ba9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801baa2:	f7e4 fbf3 	bl	800028c <__adddf3>
 801baa6:	4642      	mov	r2, r8
 801baa8:	464b      	mov	r3, r9
 801baaa:	f7e4 fda5 	bl	80005f8 <__aeabi_dmul>
 801baae:	a366      	add	r3, pc, #408	; (adr r3, 801bc48 <atan+0x2e8>)
 801bab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bab4:	4680      	mov	r8, r0
 801bab6:	4689      	mov	r9, r1
 801bab8:	4630      	mov	r0, r6
 801baba:	4639      	mov	r1, r7
 801babc:	f7e4 fd9c 	bl	80005f8 <__aeabi_dmul>
 801bac0:	a363      	add	r3, pc, #396	; (adr r3, 801bc50 <atan+0x2f0>)
 801bac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bac6:	f7e4 fbdf 	bl	8000288 <__aeabi_dsub>
 801baca:	4632      	mov	r2, r6
 801bacc:	463b      	mov	r3, r7
 801bace:	f7e4 fd93 	bl	80005f8 <__aeabi_dmul>
 801bad2:	a361      	add	r3, pc, #388	; (adr r3, 801bc58 <atan+0x2f8>)
 801bad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bad8:	f7e4 fbd6 	bl	8000288 <__aeabi_dsub>
 801badc:	4632      	mov	r2, r6
 801bade:	463b      	mov	r3, r7
 801bae0:	f7e4 fd8a 	bl	80005f8 <__aeabi_dmul>
 801bae4:	a35e      	add	r3, pc, #376	; (adr r3, 801bc60 <atan+0x300>)
 801bae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801baea:	f7e4 fbcd 	bl	8000288 <__aeabi_dsub>
 801baee:	4632      	mov	r2, r6
 801baf0:	463b      	mov	r3, r7
 801baf2:	f7e4 fd81 	bl	80005f8 <__aeabi_dmul>
 801baf6:	a35c      	add	r3, pc, #368	; (adr r3, 801bc68 <atan+0x308>)
 801baf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bafc:	f7e4 fbc4 	bl	8000288 <__aeabi_dsub>
 801bb00:	4632      	mov	r2, r6
 801bb02:	463b      	mov	r3, r7
 801bb04:	f7e4 fd78 	bl	80005f8 <__aeabi_dmul>
 801bb08:	4602      	mov	r2, r0
 801bb0a:	460b      	mov	r3, r1
 801bb0c:	4640      	mov	r0, r8
 801bb0e:	4649      	mov	r1, r9
 801bb10:	f7e4 fbbc 	bl	800028c <__adddf3>
 801bb14:	4622      	mov	r2, r4
 801bb16:	462b      	mov	r3, r5
 801bb18:	f7e4 fd6e 	bl	80005f8 <__aeabi_dmul>
 801bb1c:	f1ba 3fff 	cmp.w	sl, #4294967295
 801bb20:	4602      	mov	r2, r0
 801bb22:	460b      	mov	r3, r1
 801bb24:	d14b      	bne.n	801bbbe <atan+0x25e>
 801bb26:	4620      	mov	r0, r4
 801bb28:	4629      	mov	r1, r5
 801bb2a:	f7e4 fbad 	bl	8000288 <__aeabi_dsub>
 801bb2e:	e72c      	b.n	801b98a <atan+0x2a>
 801bb30:	ee10 0a10 	vmov	r0, s0
 801bb34:	4b53      	ldr	r3, [pc, #332]	; (801bc84 <atan+0x324>)
 801bb36:	2200      	movs	r2, #0
 801bb38:	4629      	mov	r1, r5
 801bb3a:	f7e4 fba5 	bl	8000288 <__aeabi_dsub>
 801bb3e:	4b51      	ldr	r3, [pc, #324]	; (801bc84 <atan+0x324>)
 801bb40:	4606      	mov	r6, r0
 801bb42:	460f      	mov	r7, r1
 801bb44:	2200      	movs	r2, #0
 801bb46:	4620      	mov	r0, r4
 801bb48:	4629      	mov	r1, r5
 801bb4a:	f7e4 fb9f 	bl	800028c <__adddf3>
 801bb4e:	4602      	mov	r2, r0
 801bb50:	460b      	mov	r3, r1
 801bb52:	4630      	mov	r0, r6
 801bb54:	4639      	mov	r1, r7
 801bb56:	f7e4 fe79 	bl	800084c <__aeabi_ddiv>
 801bb5a:	f04f 0a01 	mov.w	sl, #1
 801bb5e:	4604      	mov	r4, r0
 801bb60:	460d      	mov	r5, r1
 801bb62:	e764      	b.n	801ba2e <atan+0xce>
 801bb64:	4b49      	ldr	r3, [pc, #292]	; (801bc8c <atan+0x32c>)
 801bb66:	429e      	cmp	r6, r3
 801bb68:	da1d      	bge.n	801bba6 <atan+0x246>
 801bb6a:	ee10 0a10 	vmov	r0, s0
 801bb6e:	4b48      	ldr	r3, [pc, #288]	; (801bc90 <atan+0x330>)
 801bb70:	2200      	movs	r2, #0
 801bb72:	4629      	mov	r1, r5
 801bb74:	f7e4 fb88 	bl	8000288 <__aeabi_dsub>
 801bb78:	4b45      	ldr	r3, [pc, #276]	; (801bc90 <atan+0x330>)
 801bb7a:	4606      	mov	r6, r0
 801bb7c:	460f      	mov	r7, r1
 801bb7e:	2200      	movs	r2, #0
 801bb80:	4620      	mov	r0, r4
 801bb82:	4629      	mov	r1, r5
 801bb84:	f7e4 fd38 	bl	80005f8 <__aeabi_dmul>
 801bb88:	4b3e      	ldr	r3, [pc, #248]	; (801bc84 <atan+0x324>)
 801bb8a:	2200      	movs	r2, #0
 801bb8c:	f7e4 fb7e 	bl	800028c <__adddf3>
 801bb90:	4602      	mov	r2, r0
 801bb92:	460b      	mov	r3, r1
 801bb94:	4630      	mov	r0, r6
 801bb96:	4639      	mov	r1, r7
 801bb98:	f7e4 fe58 	bl	800084c <__aeabi_ddiv>
 801bb9c:	f04f 0a02 	mov.w	sl, #2
 801bba0:	4604      	mov	r4, r0
 801bba2:	460d      	mov	r5, r1
 801bba4:	e743      	b.n	801ba2e <atan+0xce>
 801bba6:	462b      	mov	r3, r5
 801bba8:	ee10 2a10 	vmov	r2, s0
 801bbac:	4939      	ldr	r1, [pc, #228]	; (801bc94 <atan+0x334>)
 801bbae:	2000      	movs	r0, #0
 801bbb0:	f7e4 fe4c 	bl	800084c <__aeabi_ddiv>
 801bbb4:	f04f 0a03 	mov.w	sl, #3
 801bbb8:	4604      	mov	r4, r0
 801bbba:	460d      	mov	r5, r1
 801bbbc:	e737      	b.n	801ba2e <atan+0xce>
 801bbbe:	4b36      	ldr	r3, [pc, #216]	; (801bc98 <atan+0x338>)
 801bbc0:	4e36      	ldr	r6, [pc, #216]	; (801bc9c <atan+0x33c>)
 801bbc2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801bbc6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801bbca:	e9da 2300 	ldrd	r2, r3, [sl]
 801bbce:	f7e4 fb5b 	bl	8000288 <__aeabi_dsub>
 801bbd2:	4622      	mov	r2, r4
 801bbd4:	462b      	mov	r3, r5
 801bbd6:	f7e4 fb57 	bl	8000288 <__aeabi_dsub>
 801bbda:	4602      	mov	r2, r0
 801bbdc:	460b      	mov	r3, r1
 801bbde:	e9d6 0100 	ldrd	r0, r1, [r6]
 801bbe2:	f7e4 fb51 	bl	8000288 <__aeabi_dsub>
 801bbe6:	f1bb 0f00 	cmp.w	fp, #0
 801bbea:	4604      	mov	r4, r0
 801bbec:	460d      	mov	r5, r1
 801bbee:	f6bf aed6 	bge.w	801b99e <atan+0x3e>
 801bbf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801bbf6:	461d      	mov	r5, r3
 801bbf8:	e6d1      	b.n	801b99e <atan+0x3e>
 801bbfa:	a51d      	add	r5, pc, #116	; (adr r5, 801bc70 <atan+0x310>)
 801bbfc:	e9d5 4500 	ldrd	r4, r5, [r5]
 801bc00:	e6cd      	b.n	801b99e <atan+0x3e>
 801bc02:	bf00      	nop
 801bc04:	f3af 8000 	nop.w
 801bc08:	54442d18 	.word	0x54442d18
 801bc0c:	bff921fb 	.word	0xbff921fb
 801bc10:	8800759c 	.word	0x8800759c
 801bc14:	7e37e43c 	.word	0x7e37e43c
 801bc18:	e322da11 	.word	0xe322da11
 801bc1c:	3f90ad3a 	.word	0x3f90ad3a
 801bc20:	24760deb 	.word	0x24760deb
 801bc24:	3fa97b4b 	.word	0x3fa97b4b
 801bc28:	a0d03d51 	.word	0xa0d03d51
 801bc2c:	3fb10d66 	.word	0x3fb10d66
 801bc30:	c54c206e 	.word	0xc54c206e
 801bc34:	3fb745cd 	.word	0x3fb745cd
 801bc38:	920083ff 	.word	0x920083ff
 801bc3c:	3fc24924 	.word	0x3fc24924
 801bc40:	5555550d 	.word	0x5555550d
 801bc44:	3fd55555 	.word	0x3fd55555
 801bc48:	2c6a6c2f 	.word	0x2c6a6c2f
 801bc4c:	bfa2b444 	.word	0xbfa2b444
 801bc50:	52defd9a 	.word	0x52defd9a
 801bc54:	3fadde2d 	.word	0x3fadde2d
 801bc58:	af749a6d 	.word	0xaf749a6d
 801bc5c:	3fb3b0f2 	.word	0x3fb3b0f2
 801bc60:	fe231671 	.word	0xfe231671
 801bc64:	3fbc71c6 	.word	0x3fbc71c6
 801bc68:	9998ebc4 	.word	0x9998ebc4
 801bc6c:	3fc99999 	.word	0x3fc99999
 801bc70:	54442d18 	.word	0x54442d18
 801bc74:	3ff921fb 	.word	0x3ff921fb
 801bc78:	440fffff 	.word	0x440fffff
 801bc7c:	7ff00000 	.word	0x7ff00000
 801bc80:	3fdbffff 	.word	0x3fdbffff
 801bc84:	3ff00000 	.word	0x3ff00000
 801bc88:	3ff2ffff 	.word	0x3ff2ffff
 801bc8c:	40038000 	.word	0x40038000
 801bc90:	3ff80000 	.word	0x3ff80000
 801bc94:	bff00000 	.word	0xbff00000
 801bc98:	0801c870 	.word	0x0801c870
 801bc9c:	0801c850 	.word	0x0801c850

0801bca0 <fabs>:
 801bca0:	ec51 0b10 	vmov	r0, r1, d0
 801bca4:	ee10 2a10 	vmov	r2, s0
 801bca8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801bcac:	ec43 2b10 	vmov	d0, r2, r3
 801bcb0:	4770      	bx	lr
 801bcb2:	0000      	movs	r0, r0
 801bcb4:	0000      	movs	r0, r0
	...

0801bcb8 <floor>:
 801bcb8:	ec51 0b10 	vmov	r0, r1, d0
 801bcbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcc0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801bcc4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 801bcc8:	2e13      	cmp	r6, #19
 801bcca:	ee10 5a10 	vmov	r5, s0
 801bcce:	ee10 8a10 	vmov	r8, s0
 801bcd2:	460c      	mov	r4, r1
 801bcd4:	dc32      	bgt.n	801bd3c <floor+0x84>
 801bcd6:	2e00      	cmp	r6, #0
 801bcd8:	da14      	bge.n	801bd04 <floor+0x4c>
 801bcda:	a333      	add	r3, pc, #204	; (adr r3, 801bda8 <floor+0xf0>)
 801bcdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bce0:	f7e4 fad4 	bl	800028c <__adddf3>
 801bce4:	2200      	movs	r2, #0
 801bce6:	2300      	movs	r3, #0
 801bce8:	f7e4 ff16 	bl	8000b18 <__aeabi_dcmpgt>
 801bcec:	b138      	cbz	r0, 801bcfe <floor+0x46>
 801bcee:	2c00      	cmp	r4, #0
 801bcf0:	da57      	bge.n	801bda2 <floor+0xea>
 801bcf2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801bcf6:	431d      	orrs	r5, r3
 801bcf8:	d001      	beq.n	801bcfe <floor+0x46>
 801bcfa:	4c2d      	ldr	r4, [pc, #180]	; (801bdb0 <floor+0xf8>)
 801bcfc:	2500      	movs	r5, #0
 801bcfe:	4621      	mov	r1, r4
 801bd00:	4628      	mov	r0, r5
 801bd02:	e025      	b.n	801bd50 <floor+0x98>
 801bd04:	4f2b      	ldr	r7, [pc, #172]	; (801bdb4 <floor+0xfc>)
 801bd06:	4137      	asrs	r7, r6
 801bd08:	ea01 0307 	and.w	r3, r1, r7
 801bd0c:	4303      	orrs	r3, r0
 801bd0e:	d01f      	beq.n	801bd50 <floor+0x98>
 801bd10:	a325      	add	r3, pc, #148	; (adr r3, 801bda8 <floor+0xf0>)
 801bd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bd16:	f7e4 fab9 	bl	800028c <__adddf3>
 801bd1a:	2200      	movs	r2, #0
 801bd1c:	2300      	movs	r3, #0
 801bd1e:	f7e4 fefb 	bl	8000b18 <__aeabi_dcmpgt>
 801bd22:	2800      	cmp	r0, #0
 801bd24:	d0eb      	beq.n	801bcfe <floor+0x46>
 801bd26:	2c00      	cmp	r4, #0
 801bd28:	bfbe      	ittt	lt
 801bd2a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801bd2e:	fa43 f606 	asrlt.w	r6, r3, r6
 801bd32:	19a4      	addlt	r4, r4, r6
 801bd34:	ea24 0407 	bic.w	r4, r4, r7
 801bd38:	2500      	movs	r5, #0
 801bd3a:	e7e0      	b.n	801bcfe <floor+0x46>
 801bd3c:	2e33      	cmp	r6, #51	; 0x33
 801bd3e:	dd0b      	ble.n	801bd58 <floor+0xa0>
 801bd40:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801bd44:	d104      	bne.n	801bd50 <floor+0x98>
 801bd46:	ee10 2a10 	vmov	r2, s0
 801bd4a:	460b      	mov	r3, r1
 801bd4c:	f7e4 fa9e 	bl	800028c <__adddf3>
 801bd50:	ec41 0b10 	vmov	d0, r0, r1
 801bd54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd58:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801bd5c:	f04f 33ff 	mov.w	r3, #4294967295
 801bd60:	fa23 f707 	lsr.w	r7, r3, r7
 801bd64:	4207      	tst	r7, r0
 801bd66:	d0f3      	beq.n	801bd50 <floor+0x98>
 801bd68:	a30f      	add	r3, pc, #60	; (adr r3, 801bda8 <floor+0xf0>)
 801bd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bd6e:	f7e4 fa8d 	bl	800028c <__adddf3>
 801bd72:	2200      	movs	r2, #0
 801bd74:	2300      	movs	r3, #0
 801bd76:	f7e4 fecf 	bl	8000b18 <__aeabi_dcmpgt>
 801bd7a:	2800      	cmp	r0, #0
 801bd7c:	d0bf      	beq.n	801bcfe <floor+0x46>
 801bd7e:	2c00      	cmp	r4, #0
 801bd80:	da02      	bge.n	801bd88 <floor+0xd0>
 801bd82:	2e14      	cmp	r6, #20
 801bd84:	d103      	bne.n	801bd8e <floor+0xd6>
 801bd86:	3401      	adds	r4, #1
 801bd88:	ea25 0507 	bic.w	r5, r5, r7
 801bd8c:	e7b7      	b.n	801bcfe <floor+0x46>
 801bd8e:	2301      	movs	r3, #1
 801bd90:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801bd94:	fa03 f606 	lsl.w	r6, r3, r6
 801bd98:	4435      	add	r5, r6
 801bd9a:	4545      	cmp	r5, r8
 801bd9c:	bf38      	it	cc
 801bd9e:	18e4      	addcc	r4, r4, r3
 801bda0:	e7f2      	b.n	801bd88 <floor+0xd0>
 801bda2:	2500      	movs	r5, #0
 801bda4:	462c      	mov	r4, r5
 801bda6:	e7aa      	b.n	801bcfe <floor+0x46>
 801bda8:	8800759c 	.word	0x8800759c
 801bdac:	7e37e43c 	.word	0x7e37e43c
 801bdb0:	bff00000 	.word	0xbff00000
 801bdb4:	000fffff 	.word	0x000fffff

0801bdb8 <scalbn>:
 801bdb8:	b570      	push	{r4, r5, r6, lr}
 801bdba:	ec55 4b10 	vmov	r4, r5, d0
 801bdbe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801bdc2:	4606      	mov	r6, r0
 801bdc4:	462b      	mov	r3, r5
 801bdc6:	b99a      	cbnz	r2, 801bdf0 <scalbn+0x38>
 801bdc8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801bdcc:	4323      	orrs	r3, r4
 801bdce:	d036      	beq.n	801be3e <scalbn+0x86>
 801bdd0:	4b39      	ldr	r3, [pc, #228]	; (801beb8 <scalbn+0x100>)
 801bdd2:	4629      	mov	r1, r5
 801bdd4:	ee10 0a10 	vmov	r0, s0
 801bdd8:	2200      	movs	r2, #0
 801bdda:	f7e4 fc0d 	bl	80005f8 <__aeabi_dmul>
 801bdde:	4b37      	ldr	r3, [pc, #220]	; (801bebc <scalbn+0x104>)
 801bde0:	429e      	cmp	r6, r3
 801bde2:	4604      	mov	r4, r0
 801bde4:	460d      	mov	r5, r1
 801bde6:	da10      	bge.n	801be0a <scalbn+0x52>
 801bde8:	a32b      	add	r3, pc, #172	; (adr r3, 801be98 <scalbn+0xe0>)
 801bdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bdee:	e03a      	b.n	801be66 <scalbn+0xae>
 801bdf0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801bdf4:	428a      	cmp	r2, r1
 801bdf6:	d10c      	bne.n	801be12 <scalbn+0x5a>
 801bdf8:	ee10 2a10 	vmov	r2, s0
 801bdfc:	4620      	mov	r0, r4
 801bdfe:	4629      	mov	r1, r5
 801be00:	f7e4 fa44 	bl	800028c <__adddf3>
 801be04:	4604      	mov	r4, r0
 801be06:	460d      	mov	r5, r1
 801be08:	e019      	b.n	801be3e <scalbn+0x86>
 801be0a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801be0e:	460b      	mov	r3, r1
 801be10:	3a36      	subs	r2, #54	; 0x36
 801be12:	4432      	add	r2, r6
 801be14:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801be18:	428a      	cmp	r2, r1
 801be1a:	dd08      	ble.n	801be2e <scalbn+0x76>
 801be1c:	2d00      	cmp	r5, #0
 801be1e:	a120      	add	r1, pc, #128	; (adr r1, 801bea0 <scalbn+0xe8>)
 801be20:	e9d1 0100 	ldrd	r0, r1, [r1]
 801be24:	da1c      	bge.n	801be60 <scalbn+0xa8>
 801be26:	a120      	add	r1, pc, #128	; (adr r1, 801bea8 <scalbn+0xf0>)
 801be28:	e9d1 0100 	ldrd	r0, r1, [r1]
 801be2c:	e018      	b.n	801be60 <scalbn+0xa8>
 801be2e:	2a00      	cmp	r2, #0
 801be30:	dd08      	ble.n	801be44 <scalbn+0x8c>
 801be32:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801be36:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801be3a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801be3e:	ec45 4b10 	vmov	d0, r4, r5
 801be42:	bd70      	pop	{r4, r5, r6, pc}
 801be44:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801be48:	da19      	bge.n	801be7e <scalbn+0xc6>
 801be4a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801be4e:	429e      	cmp	r6, r3
 801be50:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801be54:	dd0a      	ble.n	801be6c <scalbn+0xb4>
 801be56:	a112      	add	r1, pc, #72	; (adr r1, 801bea0 <scalbn+0xe8>)
 801be58:	e9d1 0100 	ldrd	r0, r1, [r1]
 801be5c:	2b00      	cmp	r3, #0
 801be5e:	d1e2      	bne.n	801be26 <scalbn+0x6e>
 801be60:	a30f      	add	r3, pc, #60	; (adr r3, 801bea0 <scalbn+0xe8>)
 801be62:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be66:	f7e4 fbc7 	bl	80005f8 <__aeabi_dmul>
 801be6a:	e7cb      	b.n	801be04 <scalbn+0x4c>
 801be6c:	a10a      	add	r1, pc, #40	; (adr r1, 801be98 <scalbn+0xe0>)
 801be6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801be72:	2b00      	cmp	r3, #0
 801be74:	d0b8      	beq.n	801bde8 <scalbn+0x30>
 801be76:	a10e      	add	r1, pc, #56	; (adr r1, 801beb0 <scalbn+0xf8>)
 801be78:	e9d1 0100 	ldrd	r0, r1, [r1]
 801be7c:	e7b4      	b.n	801bde8 <scalbn+0x30>
 801be7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801be82:	3236      	adds	r2, #54	; 0x36
 801be84:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801be88:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801be8c:	4620      	mov	r0, r4
 801be8e:	4b0c      	ldr	r3, [pc, #48]	; (801bec0 <scalbn+0x108>)
 801be90:	2200      	movs	r2, #0
 801be92:	e7e8      	b.n	801be66 <scalbn+0xae>
 801be94:	f3af 8000 	nop.w
 801be98:	c2f8f359 	.word	0xc2f8f359
 801be9c:	01a56e1f 	.word	0x01a56e1f
 801bea0:	8800759c 	.word	0x8800759c
 801bea4:	7e37e43c 	.word	0x7e37e43c
 801bea8:	8800759c 	.word	0x8800759c
 801beac:	fe37e43c 	.word	0xfe37e43c
 801beb0:	c2f8f359 	.word	0xc2f8f359
 801beb4:	81a56e1f 	.word	0x81a56e1f
 801beb8:	43500000 	.word	0x43500000
 801bebc:	ffff3cb0 	.word	0xffff3cb0
 801bec0:	3c900000 	.word	0x3c900000

0801bec4 <_init>:
 801bec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bec6:	bf00      	nop
 801bec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801beca:	bc08      	pop	{r3}
 801becc:	469e      	mov	lr, r3
 801bece:	4770      	bx	lr

0801bed0 <_fini>:
 801bed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bed2:	bf00      	nop
 801bed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bed6:	bc08      	pop	{r3}
 801bed8:	469e      	mov	lr, r3
 801beda:	4770      	bx	lr
