#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Nov 29 23:39:16 2025
# Process ID         : 32128
# Current directory  : C:/Users/88696/VerilogCode/FinalProject/VendingMachine/lab10
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10920 C:\Users\88696\VerilogCode\FinalProject\VendingMachine\lab10\lab10.xpr
# Log file           : C:/Users/88696/VerilogCode/FinalProject/VendingMachine/lab10/vivado.log
# Journal file       : C:/Users/88696/VerilogCode/FinalProject/VendingMachine/lab10\vivado.jou
# Running On         : DESKTOP-2CVGOV3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8273 MB
# Swap memory        : 17446 MB
# Total Virtual      : 25720 MB
# Available Virtual  : 15306 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/88696/VerilogCode/FinalProject/VendingMachine/lab10/lab10.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
add_files -norecurse C:/Users/88696/VerilogCode/FinalProject/VendingMachine/lab10/lab10.srcs/sources_1/coord_scaler.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/88696/VerilogCode/FinalProject/VendingMachine/lab10/lab10.runs/impl_1/lab10.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/88696/VerilogCode/FinalProject/VendingMachine/lab10/lab10.runs/impl_1/lab10.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_run impl_1
update_compile_order -fileset sources_1
