This folder contains the hardware development files for the project

- `rtl` contains the APB bridge modules developed for the communication between the software and hardware

- `DE1-SoC` contains the hardware development files targeting the Cyclone V 5CSEMA5F31C6 FPGA

- `verilator_sim` contains the simulation files for simulating the whole test
