xst -intstyle ise -ifn "/home/ise/Full_CPU_HDL/A_256_16_Memory.xst" -ofn "/home/ise/Full_CPU_HDL/A_256_16_Memory.syr" 
xst -intstyle ise -ifn "/home/ise/Full_CPU_HDL/A_256_16_Memory.xst" -ofn "/home/ise/Full_CPU_HDL/A_256_16_Memory.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx4-tqg144-3 A_256_16_Memory.ngc A_256_16_Memory.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o A_256_16_Memory_map.ncd A_256_16_Memory.ngd A_256_16_Memory.pcf 
par -w -intstyle ise -ol high -mt off A_256_16_Memory_map.ncd A_256_16_Memory.ncd A_256_16_Memory.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml A_256_16_Memory.twx A_256_16_Memory.ncd -o A_256_16_Memory.twr A_256_16_Memory.pcf 
netgen -intstyle ise -s 3  -pcf A_256_16_Memory.pcf -sdf_anno true -sdf_path "netgen/par" -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim A_256_16_Memory.ncd A_256_16_Memory_timesim.v 
