Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Chris\Desktop\THISISDONE\simple_system.qsys --block-symbol-file --output-directory=C:\Users\Chris\Desktop\THISISDONE\simple_system --family="Cyclone V" --part=5CSXFC6C6U23C6
Progress: Loading THISISDONE/simple_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding f2sdram_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module f2sdram_master
Progress: Adding fpga_key [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_key
Progress: Adding fpga_led [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_led
Progress: Adding fpga_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module fpga_master
Progress: Adding fpga_onchip_ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module fpga_onchip_ram
Progress: Adding fpga_sensor [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_sensor
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding hps_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module hps_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding slide_sw [altera_avalon_pio 15.0]
Progress: Parameterizing module slide_sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: simple_system.fpga_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.fpga_sensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: simple_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: simple_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: simple_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: simple_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: simple_system.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly
Info: simple_system.slide_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: simple_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: simple_system.fpga_sensor: fpga_sensor.external_connection must be exported, or connected to a matching conduit.
Warning: simple_system.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Chris\Desktop\THISISDONE\simple_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Chris\Desktop\THISISDONE\simple_system\synthesis --family="Cyclone V" --part=5CSXFC6C6U23C6
Progress: Loading THISISDONE/simple_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding f2sdram_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module f2sdram_master
Progress: Adding fpga_key [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_key
Progress: Adding fpga_led [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_led
Progress: Adding fpga_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module fpga_master
Progress: Adding fpga_onchip_ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module fpga_onchip_ram
Progress: Adding fpga_sensor [altera_avalon_pio 15.0]
Progress: Parameterizing module fpga_sensor
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding hps_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module hps_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding slide_sw [altera_avalon_pio 15.0]
Progress: Parameterizing module slide_sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: simple_system.fpga_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.fpga_sensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: simple_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: simple_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: simple_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: simple_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: simple_system.jtag_uart: Jtag Uart input clock need to be at least 50Mhz to operate properly
Info: simple_system.slide_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: simple_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: simple_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: simple_system.fpga_sensor: fpga_sensor.external_connection must be exported, or connected to a matching conduit.
Warning: simple_system.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: simple_system: Generating simple_system "simple_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master f2sdram_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master f2sdram_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: f2sdram_master: "simple_system" instantiated altera_jtag_avalon_master "f2sdram_master"
Info: fpga_key: Starting RTL generation for module 'simple_system_fpga_key'
Info: fpga_key:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_system_fpga_key --dir=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0001_fpga_key_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0001_fpga_key_gen//simple_system_fpga_key_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_key: Done RTL generation for module 'simple_system_fpga_key'
Info: fpga_key: "simple_system" instantiated altera_avalon_pio "fpga_key"
Info: fpga_led: Starting RTL generation for module 'simple_system_fpga_led'
Info: fpga_led:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_system_fpga_led --dir=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0002_fpga_led_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0002_fpga_led_gen//simple_system_fpga_led_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_led: Done RTL generation for module 'simple_system_fpga_led'
Info: fpga_led: "simple_system" instantiated altera_avalon_pio "fpga_led"
Info: fpga_onchip_ram: Starting RTL generation for module 'simple_system_fpga_onchip_ram'
Info: fpga_onchip_ram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=simple_system_fpga_onchip_ram --dir=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0003_fpga_onchip_ram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0003_fpga_onchip_ram_gen//simple_system_fpga_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_onchip_ram: Done RTL generation for module 'simple_system_fpga_onchip_ram'
Info: fpga_onchip_ram: "simple_system" instantiated altera_avalon_onchip_memory2 "fpga_onchip_ram"
Info: fpga_sensor: Starting RTL generation for module 'simple_system_fpga_sensor'
Info: fpga_sensor:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=simple_system_fpga_sensor --dir=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0004_fpga_sensor_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0004_fpga_sensor_gen//simple_system_fpga_sensor_component_configuration.pl  --do_build_sim=0  ]
Info: fpga_sensor: Done RTL generation for module 'simple_system_fpga_sensor'
Info: fpga_sensor: "simple_system" instantiated altera_avalon_pio "fpga_sensor"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "simple_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'simple_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=simple_system_jtag_uart --dir=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Chris/AppData/Local/Temp/alt6580_5799854812744899042.dir/0005_jtag_uart_gen//simple_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'simple_system_jtag_uart'
Info: jtag_uart: "simple_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid_qsys: "simple_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "simple_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "simple_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "simple_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "simple_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "simple_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "f2sdram_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "f2sdram_master" instantiated timing_adapter "timing_adt"
Info: fifo: "f2sdram_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "f2sdram_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "f2sdram_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "f2sdram_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "f2sdram_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "f2sdram_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fpga_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_master_master_translator"
Info: fpga_onchip_ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fpga_onchip_ram_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fpga_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_master_master_agent"
Info: fpga_onchip_ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fpga_onchip_ram_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: fpga_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_master_master_limiter"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: fpga_onchip_ram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fpga_onchip_ram_s1_burst_adapter"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_master_master_to_fpga_onchip_ram_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_master_master_to_fpga_onchip_ram_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Chris/Desktop/THISISDONE/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: simple_system: Done "simple_system" with 66 modules, 133 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
