0-prep 0h0m3s408ms
1-yosys 0h0m1s453ms
2-opensta 0h0m2s228ms
3-verilog2def_openroad 0h0m1s403ms
5-tapcell 0h0m1s101ms
7-pdn 0h0m2s26ms
8-replace 0h0m2s635ms
8-resizer 0h0m1s803ms
9-write_verilog 0h0m1s128ms
10-opensta_post_resizer 0h0m2s304ms
11-opendp 0h0m1s204ms
12-cts 0h1m17s465ms
13-write_verilog 0h0m1s134ms
13-resizer_timing 0h0m1s636ms
14-write_verilog 0h0m1s126ms
15-resizer_timing 0h0m1s854ms
15-opensta_post_resizer_timing 0h0m2s312ms
16-write_verilog 0h0m1s258ms
17-opensta_post_resizer_routing_timing 0h0m2s454ms
19-opendp 0h0m1s295ms
20-write_verilog 0h0m1s262ms
20-diodes 0h0m1s274ms
21-addspacers 0h0m1s566ms
22-fastroute 0h0m3s403ms
23-write_verilog 0h0m1s377ms
24-tritonRoute 0h0m38s264ms
25-spef_extraction 0h0m1s726ms
26-opensta_spef 0h0m2s849ms
28-write_verilog 0h0m1s353ms
32-magic_gen 0h0m15s685ms
33-klayout 0h0m1s558ms
35-klayout_xor 0h0m36s388ms
36-magic_ext_spice 0h0m17s524ms
37-lvs 0h0m16s399ms
38-magic_drc 0h1m4s189ms
40-or_antenna 0h0m1s348ms
41-cvc 0h0m0s690ms