{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675206087711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675206087711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 20:01:27 2023 " "Processing started: Tue Jan 31 20:01:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675206087711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675206087711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XREGS -c XREGS " "Command: quartus_map --read_settings_files=on --write_settings_files=off XREGS -c XREGS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675206087711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675206088039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675206088039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XREGS-main " "Found design unit 1: XREGS-main" {  } { { "XREGS.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/XREGS/XREGS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675206099570 ""} { "Info" "ISGN_ENTITY_NAME" "1 XREGS " "Found entity 1: XREGS" {  } { { "XREGS.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/XREGS/XREGS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675206099570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675206099570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XREGS_tb-main " "Found design unit 1: XREGS_tb-main" {  } { { "XREGS_tb.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/XREGS/XREGS_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675206099573 ""} { "Info" "ISGN_ENTITY_NAME" "1 XREGS_tb " "Found entity 1: XREGS_tb" {  } { { "XREGS_tb.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/XREGS/XREGS_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675206099573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675206099573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_xreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_xreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_XREG-tb " "Found design unit 1: TB_XREG-tb" {  } { { "TB_XREG.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/XREGS/TB_XREG.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675206099575 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_XREG " "Found entity 1: TB_XREG" {  } { { "TB_XREG.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/XREGS/TB_XREG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675206099575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675206099575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TB_XREG " "Elaborating entity \"TB_XREG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675206099628 ""}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "TB_XREG.vhd(38) " "VHDL Wait Statement error at TB_XREG.vhd(38): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "TB_XREG.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/XREGS/TB_XREG.vhd" 38 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1675206099630 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675206099631 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675206100052 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 31 20:01:40 2023 " "Processing ended: Tue Jan 31 20:01:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675206100052 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675206100052 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675206100052 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675206100052 ""}
