// Generated by CIRCT 42e53322a
module SC(	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:3
  input        rtype,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:20
               lui,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:36
               slti,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:50
               ori,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:65
               xori,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:79
               addi,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:94
               addiu,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:109
               lw,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:125
               sw,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:138
               lh,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:151
               lhu,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:164
               sh,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:178
               lb,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:191
               lbu,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:204
               sb,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:218
               beq,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:231
               bgtz,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:245
               bgez,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:260
               bne,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:275
               blez,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:289
               j,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:304
               jal,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:316
               jr,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:330
  output       RegWrite,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:344
               MemWrite,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:363
               BEQ,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:382
               BGTZ,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:396
               BGEZ,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:411
               BNE,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:426
               BLEZ,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:440
               J,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:455
               Jal,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:467
               Jr,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:481
               Memrhalf,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:494
               Memrbyte,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:513
               MemExt,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:532
               Rtype,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:549
  output [1:0] RegDst_2b,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:565
               ALUsrcB_2b,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:585
               ImmExt_2b,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:606
               RegWriteDataMUX_2b,	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:626
  output [3:0] ALUop_4b	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:2:655
);

  assign RegWrite =
    rtype | lui | slti | ori | xori | addi | addiu | lw | lh | lhu | lb | lbu | jal;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:4:10, :20:5
  assign MemWrite = sw | sh | sb;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:7:10, :20:5
  assign BEQ = beq;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign BGTZ = bgtz;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign BGEZ = bgez;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign BNE = bne;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign BLEZ = blez;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign J = j;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign Jal = jal;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign Jr = jr;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign Memrhalf = lh | lhu | sh;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:10:10, :20:5
  assign Memrbyte = lb | lbu | sb;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:11:10, :20:5
  assign MemExt = lh | lb;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:12:10, :20:5
  assign Rtype = rtype;	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:20:5
  assign RegDst_2b = {jal, rtype};	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:15:11, :20:5
  assign ALUsrcB_2b =
    {bgez,
     lui | slti | ori | xori | addi | addiu | lw | sw | lh | lhu | sh | lb | lbu | sb};	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:5:10, :16:11, :20:5
  assign ImmExt_2b = {lui, slti | addi | addiu | lw | sw | lh | lhu | sh | lb | lbu | sb};	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:6:10, :17:11, :20:5
  assign RegWriteDataMUX_2b = {slti | jal, lw | lh | lhu | lb | lbu | jal};	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:8:10, :9:10, :18:11, :20:5
  assign ALUop_4b = {1'h0, xori, ori | xori, slti | xori | beq | bne};	// /tmp/tmp.oyxYC3nFoP/48804_verilog_PipeLine_SC.cleaned.mlir:3:14, :13:10, :14:11, :19:11, :20:5
endmodule

