--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.208 ns
From           : piece_input[2]
To             : piece_lut:inst7|cur_rom_addr[6]
From Clock     : --
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 9.330 ns
From           : vga:inst3|vga_read:read_and_output|red_out
To             : vga_r[0]
From Clock     : clock_50mhz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.842 ns
From           : rst
To             : controller:inst4|cur_state.space_3
From Clock     : --
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 130.92 MHz ( period = 7.638 ns )
From           : sld_hub:auto_hub|virtual_ir_scan_reg
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'clock_50mhz'
Slack          : N/A
Required Time  : None
Actual Time    : 140.69 MHz ( period = 7.108 ns )
From           : piece_lut:inst7|mask[1]
To             : sr_if:inst2|do1
From Clock     : clock_50mhz
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

