

================================================================
== Vitis HLS Report for 'pe'
================================================================
* Date:           Thu Sep 11 18:20:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1  |        ?|        ?|         ?|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cur_out_row = alloca i32 1"   --->   Operation 11 'alloca' 'cur_out_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K" [src/spmm_device_fpga.cpp:89]   --->   Operation 13 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read47" [src/spmm_device_fpga.cpp:89]   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read46" [src/spmm_device_fpga.cpp:89]   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_3 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read45" [src/spmm_device_fpga.cpp:89]   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_4 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read44" [src/spmm_device_fpga.cpp:89]   --->   Operation 17 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_5 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read43" [src/spmm_device_fpga.cpp:89]   --->   Operation 18 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_6 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read42" [src/spmm_device_fpga.cpp:89]   --->   Operation 19 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_7 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read41" [src/spmm_device_fpga.cpp:89]   --->   Operation 20 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_8 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read40" [src/spmm_device_fpga.cpp:89]   --->   Operation 21 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_9 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read39" [src/spmm_device_fpga.cpp:89]   --->   Operation 22 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_10 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read38" [src/spmm_device_fpga.cpp:89]   --->   Operation 23 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_11 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read37" [src/spmm_device_fpga.cpp:89]   --->   Operation 24 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_12 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read36" [src/spmm_device_fpga.cpp:89]   --->   Operation 25 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read35" [src/spmm_device_fpga.cpp:89]   --->   Operation 26 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_14 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read34" [src/spmm_device_fpga.cpp:89]   --->   Operation 27 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_15 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read33" [src/spmm_device_fpga.cpp:89]   --->   Operation 28 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read32" [src/spmm_device_fpga.cpp:89]   --->   Operation 29 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read31" [src/spmm_device_fpga.cpp:89]   --->   Operation 30 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30" [src/spmm_device_fpga.cpp:89]   --->   Operation 31 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29" [src/spmm_device_fpga.cpp:89]   --->   Operation 32 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read28" [src/spmm_device_fpga.cpp:89]   --->   Operation 33 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read27" [src/spmm_device_fpga.cpp:89]   --->   Operation 34 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read26" [src/spmm_device_fpga.cpp:89]   --->   Operation 35 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read25" [src/spmm_device_fpga.cpp:89]   --->   Operation 36 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read24" [src/spmm_device_fpga.cpp:89]   --->   Operation 37 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read23" [src/spmm_device_fpga.cpp:89]   --->   Operation 38 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read22" [src/spmm_device_fpga.cpp:89]   --->   Operation 39 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read21" [src/spmm_device_fpga.cpp:89]   --->   Operation 40 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read20" [src/spmm_device_fpga.cpp:89]   --->   Operation 41 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read19" [src/spmm_device_fpga.cpp:89]   --->   Operation 42 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read18" [src/spmm_device_fpga.cpp:89]   --->   Operation 43 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read17" [src/spmm_device_fpga.cpp:89]   --->   Operation 44 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read16" [src/spmm_device_fpga.cpp:89]   --->   Operation 45 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_33 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read15" [src/spmm_device_fpga.cpp:89]   --->   Operation 46 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_34 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read14" [src/spmm_device_fpga.cpp:89]   --->   Operation 47 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_35 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read13" [src/spmm_device_fpga.cpp:89]   --->   Operation 48 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_36 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read12" [src/spmm_device_fpga.cpp:89]   --->   Operation 49 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_37 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read11" [src/spmm_device_fpga.cpp:89]   --->   Operation 50 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_38 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read10" [src/spmm_device_fpga.cpp:89]   --->   Operation 51 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_39 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read9" [src/spmm_device_fpga.cpp:89]   --->   Operation 52 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_40 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read8" [src/spmm_device_fpga.cpp:89]   --->   Operation 53 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_41 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read7" [src/spmm_device_fpga.cpp:89]   --->   Operation 54 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_42 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read6" [src/spmm_device_fpga.cpp:89]   --->   Operation 55 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_43 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read5" [src/spmm_device_fpga.cpp:89]   --->   Operation 56 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_44 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read4" [src/spmm_device_fpga.cpp:89]   --->   Operation 57 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_45 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read3" [src/spmm_device_fpga.cpp:89]   --->   Operation 58 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_46 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2" [src/spmm_device_fpga.cpp:89]   --->   Operation 59 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_47 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read1" [src/spmm_device_fpga.cpp:89]   --->   Operation 60 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read48 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read" [src/spmm_device_fpga.cpp:89]   --->   Operation 61 'read' 'p_read48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %p_read_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 62 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i2 %p_read_2" [src/spmm_device_fpga.cpp:89]   --->   Operation 63 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i4 %sext_ln89" [src/spmm_device_fpga.cpp:89]   --->   Operation 64 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i3 %p_read_3" [src/spmm_device_fpga.cpp:89]   --->   Operation 65 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i4 %sext_ln89_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 66 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i3 %p_read_4" [src/spmm_device_fpga.cpp:89]   --->   Operation 67 'sext' 'sext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i4 %sext_ln89_2" [src/spmm_device_fpga.cpp:89]   --->   Operation 68 'zext' 'zext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i4 %p_read_5" [src/spmm_device_fpga.cpp:89]   --->   Operation 69 'zext' 'zext_ln89_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i4 %p_read_6" [src/spmm_device_fpga.cpp:89]   --->   Operation 70 'zext' 'zext_ln89_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln89_6 = zext i4 %p_read_7" [src/spmm_device_fpga.cpp:89]   --->   Operation 71 'zext' 'zext_ln89_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln89_7 = zext i4 %p_read_8" [src/spmm_device_fpga.cpp:89]   --->   Operation 72 'zext' 'zext_ln89_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.35ns)   --->   "%select_ln89 = select i1 %p_read_9, i32 7, i32 0" [src/spmm_device_fpga.cpp:89]   --->   Operation 73 'select' 'select_ln89' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln89_3 = sext i2 %p_read_10" [src/spmm_device_fpga.cpp:89]   --->   Operation 74 'sext' 'sext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln89_8 = zext i3 %sext_ln89_3" [src/spmm_device_fpga.cpp:89]   --->   Operation 75 'zext' 'zext_ln89_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln89_9 = zext i3 %p_read_11" [src/spmm_device_fpga.cpp:89]   --->   Operation 76 'zext' 'zext_ln89_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln89_10 = zext i3 %p_read_12" [src/spmm_device_fpga.cpp:89]   --->   Operation 77 'zext' 'zext_ln89_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.27ns)   --->   "%select_ln89_1 = select i1 %p_read_13, i32 3, i32 0" [src/spmm_device_fpga.cpp:89]   --->   Operation 78 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln89_11 = zext i2 %p_read_14" [src/spmm_device_fpga.cpp:89]   --->   Operation 79 'zext' 'zext_ln89_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln89_12 = zext i1 %p_read_15" [src/spmm_device_fpga.cpp:89]   --->   Operation 80 'zext' 'zext_ln89_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %K_read, i32 31" [src/spmm_device_fpga.cpp:89]   --->   Operation 81 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.88ns)   --->   "%sub_ln89 = sub i32 0, i32 %K_read" [src/spmm_device_fpga.cpp:89]   --->   Operation 82 'sub' 'sub_ln89' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln89_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln89, i32 1, i32 31" [src/spmm_device_fpga.cpp:89]   --->   Operation 83 'partselect' 'lshr_ln89_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln89_13 = zext i31 %lshr_ln89_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 84 'zext' 'zext_ln89_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.87ns)   --->   "%sub_ln89_1 = sub i32 0, i32 %zext_ln89_13" [src/spmm_device_fpga.cpp:89]   --->   Operation 85 'sub' 'sub_ln89_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln89_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %K_read, i32 1, i32 31" [src/spmm_device_fpga.cpp:89]   --->   Operation 86 'partselect' 'lshr_ln89_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln89_14 = zext i31 %lshr_ln89_2" [src/spmm_device_fpga.cpp:89]   --->   Operation 87 'zext' 'zext_ln89_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.22ns)   --->   "%half = select i1 %tmp_2, i32 %sub_ln89_1, i32 %zext_ln89_14" [src/spmm_device_fpga.cpp:89]   --->   Operation 88 'select' 'half' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %half" [src/spmm_device_fpga.cpp:89]   --->   Operation 89 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i32 %half" [src/spmm_device_fpga.cpp:89]   --->   Operation 90 'trunc' 'trunc_ln89_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.88ns)   --->   "%len_1 = sub i32 %K_read, i32 %half" [src/spmm_device_fpga.cpp:89]   --->   Operation 91 'sub' 'len_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %half" [src/spmm_device_fpga.cpp:97]   --->   Operation 92 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln93 = store i5 0, i5 %i" [src/spmm_device_fpga.cpp:93]   --->   Operation 93 'store' 'store_ln93' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln93 = store i32 0, i32 %cur_out_row" [src/spmm_device_fpga.cpp:93]   --->   Operation 94 'store' 'store_ln93' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body" [src/spmm_device_fpga.cpp:93]   --->   Operation 95 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [src/spmm_device_fpga.cpp:96]   --->   Operation 96 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.63ns)   --->   "%icmp_ln93 = icmp_eq  i5 %i_2, i5 16" [src/spmm_device_fpga.cpp:93]   --->   Operation 97 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 98 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln93 = add i5 %i_2, i5 1" [src/spmm_device_fpga.cpp:93]   --->   Operation 99 'add' 'add_ln93' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.body.split, void %for.end" [src/spmm_device_fpga.cpp:93]   --->   Operation 100 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%cur_out_row_load = load i32 %cur_out_row" [src/spmm_device_fpga.cpp:96]   --->   Operation 101 'load' 'cur_out_row_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i5 %i_2" [src/spmm_device_fpga.cpp:96]   --->   Operation 102 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %p_read_16, i32 %zext_ln89_12, i32 %zext_ln89_11, i32 %select_ln89_1, i32 %zext_ln89_10, i32 %zext_ln89_9, i32 %zext_ln89_8, i32 %select_ln89, i32 %zext_ln89_7, i32 %zext_ln89_6, i32 %zext_ln89_5, i32 %zext_ln89_4, i32 %zext_ln89_3, i32 %zext_ln89_2, i32 %zext_ln89_1, i32 %zext_ln89, i4 %trunc_ln96" [src/spmm_device_fpga.cpp:96]   --->   Operation 103 'mux' 'tmp' <Predicate = (!icmp_ln93)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [2/2] (2.29ns)   --->   "%mul_ln96 = mul i32 %tmp, i32 %K_read" [src/spmm_device_fpga.cpp:96]   --->   Operation 104 'mul' 'mul_ln96' <Predicate = (!icmp_ln93)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [2/2] (2.29ns)   --->   "%mul_ln96_1 = mul i32 %cur_out_row_load, i32 %K_read" [src/spmm_device_fpga.cpp:96]   --->   Operation 105 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln93)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.49ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %p_read_32, i32 %p_read_31, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read_22, i32 %p_read_21, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i4 %trunc_ln96" [src/spmm_device_fpga.cpp:89]   --->   Operation 106 'mux' 'tmp_1' <Predicate = (!icmp_ln93)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.49ns)   --->   "%tmp_4 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %p_read48, i1 %p_read_47, i1 %p_read_46, i1 %p_read_45, i1 %p_read_44, i1 %p_read_43, i1 %p_read_42, i1 %p_read_41, i1 %p_read_40, i1 %p_read_39, i1 %p_read_38, i1 %p_read_37, i1 %p_read_36, i1 %p_read_35, i1 %p_read_34, i1 %p_read_33, i4 %trunc_ln96"   --->   Operation 107 'mux' 'tmp_4' <Predicate = (!icmp_ln93)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.88ns)   --->   "%add_ln99 = add i32 %cur_out_row_load, i32 1" [src/spmm_device_fpga.cpp:99]   --->   Operation 108 'add' 'add_ln99' <Predicate = (!icmp_ln93)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.22ns)   --->   "%cur_out_row_1 = select i1 %tmp_4, i32 %add_ln99, i32 %cur_out_row_load" [src/spmm_device_fpga.cpp:99]   --->   Operation 109 'select' 'cur_out_row_1' <Predicate = (!icmp_ln93)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln93 = store i5 %add_ln93, i5 %i" [src/spmm_device_fpga.cpp:93]   --->   Operation 110 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.38>
ST_2 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln93 = store i32 %cur_out_row_1, i32 %cur_out_row" [src/spmm_device_fpga.cpp:93]   --->   Operation 111 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.38>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [src/spmm_device_fpga.cpp:101]   --->   Operation 112 'ret' 'ret_ln101' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 113 [1/2] (2.29ns)   --->   "%mul_ln96 = mul i32 %tmp, i32 %K_read" [src/spmm_device_fpga.cpp:96]   --->   Operation 113 'mul' 'mul_ln96' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i32 %mul_ln96" [src/spmm_device_fpga.cpp:96]   --->   Operation 114 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/2] (2.29ns)   --->   "%mul_ln96_1 = mul i32 %cur_out_row_load, i32 %K_read" [src/spmm_device_fpga.cpp:96]   --->   Operation 115 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i32 %mul_ln96_1" [src/spmm_device_fpga.cpp:96]   --->   Operation 116 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [4/4] (2.66ns)   --->   "%conv_i_i = uitofp i32 %tmp_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 117 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %mul_ln96" [src/spmm_device_fpga.cpp:78]   --->   Operation 118 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %mul_ln96_1" [src/spmm_device_fpga.cpp:78]   --->   Operation 119 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 120 [3/4] (2.66ns)   --->   "%conv_i_i = uitofp i32 %tmp_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 120 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 121 [2/4] (2.66ns)   --->   "%conv_i_i = uitofp i32 %tmp_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 121 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 122 [1/4] (2.66ns)   --->   "%conv_i_i = uitofp i32 %tmp_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 122 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.05>
ST_7 : Operation 123 [2/2] (2.05ns)   --->   "%call_ln89 = call void @pe_Pipeline_VITIS_LOOP_76_1, i32 %half, i32 %out_buf_7, i32 %out_buf_6, i32 %out_buf_5, i32 %out_buf_4, i32 %out_buf_3, i32 %out_buf_2, i32 %out_buf_1, i32 %out_buf_0, i20 %trunc_ln96_1, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i3 %trunc_ln78, i32 %conv_i_i, i16 %trunc_ln96_2, i3 %trunc_ln78_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 123 'call' 'call_ln89' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 124 [1/1] (0.80ns)   --->   "%add_ln97 = add i20 %trunc_ln96_1, i20 %trunc_ln89_1" [src/spmm_device_fpga.cpp:97]   --->   Operation 124 'add' 'add_ln97' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln97_1 = add i16 %trunc_ln96_2, i16 %trunc_ln89" [src/spmm_device_fpga.cpp:97]   --->   Operation 125 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.57ns)   --->   "%add_ln78 = add i3 %trunc_ln78, i3 %trunc_ln97" [src/spmm_device_fpga.cpp:78]   --->   Operation 126 'add' 'add_ln78' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.57ns)   --->   "%add_ln78_6 = add i3 %trunc_ln78_1, i3 %trunc_ln97" [src/spmm_device_fpga.cpp:78]   --->   Operation 127 'add' 'add_ln78_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln89 = call void @pe_Pipeline_VITIS_LOOP_76_1, i32 %half, i32 %out_buf_7, i32 %out_buf_6, i32 %out_buf_5, i32 %out_buf_4, i32 %out_buf_3, i32 %out_buf_2, i32 %out_buf_1, i32 %out_buf_0, i20 %trunc_ln96_1, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i3 %trunc_ln78, i32 %conv_i_i, i16 %trunc_ln96_2, i3 %trunc_ln78_1" [src/spmm_device_fpga.cpp:89]   --->   Operation 128 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.05>
ST_9 : Operation 129 [2/2] (2.05ns)   --->   "%call_ln89 = call void @pe_Pipeline_VITIS_LOOP_76_173, i32 %len_1, i32 %out_buf_7, i32 %out_buf_6, i32 %out_buf_5, i32 %out_buf_4, i32 %out_buf_3, i32 %out_buf_2, i32 %out_buf_1, i32 %out_buf_0, i20 %add_ln97, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i3 %add_ln78, i32 %conv_i_i, i16 %add_ln97_1, i3 %add_ln78_6" [src/spmm_device_fpga.cpp:89]   --->   Operation 129 'call' 'call_ln89' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/spmm_device_fpga.cpp:91]   --->   Operation 130 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln89 = call void @pe_Pipeline_VITIS_LOOP_76_173, i32 %len_1, i32 %out_buf_7, i32 %out_buf_6, i32 %out_buf_5, i32 %out_buf_4, i32 %out_buf_3, i32 %out_buf_2, i32 %out_buf_1, i32 %out_buf_0, i20 %add_ln97, i32 %dense_buf_0, i32 %dense_buf_1, i32 %dense_buf_2, i32 %dense_buf_3, i32 %dense_buf_4, i32 %dense_buf_5, i32 %dense_buf_6, i32 %dense_buf_7, i3 %add_ln78, i32 %conv_i_i, i16 %add_ln97_1, i3 %add_ln78_6" [src/spmm_device_fpga.cpp:89]   --->   Operation 131 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body" [src/spmm_device_fpga.cpp:93]   --->   Operation 132 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.86ns
The critical path consists of the following:
	wire read operation ('K_read', src/spmm_device_fpga.cpp:89) on port 'K' (src/spmm_device_fpga.cpp:89) [68]  (0 ns)
	'sub' operation ('sub_ln89', src/spmm_device_fpga.cpp:89) [137]  (0.88 ns)
	'sub' operation ('sub_ln89_1', src/spmm_device_fpga.cpp:89) [140]  (0.874 ns)
	'select' operation ('half', src/spmm_device_fpga.cpp:89) [143]  (0.227 ns)
	'sub' operation ('len', src/spmm_device_fpga.cpp:89) [146]  (0.88 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:96) on local variable 'i' [152]  (0 ns)
	'mux' operation ('tmp', src/spmm_device_fpga.cpp:96) [161]  (0.493 ns)
	'mul' operation ('mul_ln96', src/spmm_device_fpga.cpp:96) [162]  (2.29 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv_i_i', src/spmm_device_fpga.cpp:89) [167]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv_i_i', src/spmm_device_fpga.cpp:89) [167]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv_i_i', src/spmm_device_fpga.cpp:89) [167]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'uitofp' operation ('conv_i_i', src/spmm_device_fpga.cpp:89) [167]  (2.66 ns)

 <State 7>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln89', src/spmm_device_fpga.cpp:89) to 'pe_Pipeline_VITIS_LOOP_76_1' [170]  (2.06 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ln89', src/spmm_device_fpga.cpp:89) to 'pe_Pipeline_VITIS_LOOP_76_173' [175]  (2.06 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
