

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_insert_point_label6'
================================================================
* Date:           Tue Sep 27 19:09:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.383 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.360 us|  0.360 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label6  |       16|       16|        10|          1|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln245_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln245"   --->   Operation 14 'read' 'zext_ln245_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%merge_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %merge_1_reload"   --->   Operation 15 'read' 'merge_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%merge_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %merge_2_reload"   --->   Operation 16 'read' 'merge_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%merge_1_cast_i_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %merge_1_cast_i"   --->   Operation 17 'read' 'merge_1_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body127.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [detector_solid/abs_solid_detector.cpp:350->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 20 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln350 = icmp_eq  i4 %i_4, i4 8" [detector_solid/abs_solid_detector.cpp:350->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 22 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln350 = add i4 %i_4, i4 1" [detector_solid/abs_solid_detector.cpp:350->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 24 'add' 'add_ln350' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln350, void %for.body127.split.i, void %for.end193.i.exitStub" [detector_solid/abs_solid_detector.cpp:350->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 25 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i4 %i_4" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 26 'zext' 'zext_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln351 = add i9 %zext_ln245_read, i9 %zext_ln351" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 27 'add' 'add_ln351' <Predicate = (!icmp_ln350)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln351_1 = zext i9 %add_ln351" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 28 'zext' 'zext_ln351_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%regions_addr = getelementptr i32 %regions, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 29 'getelementptr' 'regions_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%regions_1_addr = getelementptr i32 %regions_1, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 30 'getelementptr' 'regions_1_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%regions_2_addr = getelementptr i32 %regions_2, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 31 'getelementptr' 'regions_2_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%regions_3_addr = getelementptr i32 %regions_3, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 32 'getelementptr' 'regions_3_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regions_4_addr = getelementptr i32 %regions_4, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 33 'getelementptr' 'regions_4_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%regions_5_addr = getelementptr i32 %regions_5, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 34 'getelementptr' 'regions_5_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%regions_6_addr = getelementptr i32 %regions_6, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 35 'getelementptr' 'regions_6_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%regions_7_addr = getelementptr i32 %regions_7, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 36 'getelementptr' 'regions_7_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%regions_8_addr = getelementptr i32 %regions_8, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 37 'getelementptr' 'regions_8_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%regions_9_addr = getelementptr i32 %regions_9, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 38 'getelementptr' 'regions_9_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%regions_10_addr = getelementptr i32 %regions_10, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 39 'getelementptr' 'regions_10_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%regions_11_addr = getelementptr i32 %regions_11, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 40 'getelementptr' 'regions_11_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%regions_12_addr = getelementptr i32 %regions_12, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 41 'getelementptr' 'regions_12_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%regions_13_addr = getelementptr i32 %regions_13, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 42 'getelementptr' 'regions_13_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%regions_14_addr = getelementptr i32 %regions_14, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 43 'getelementptr' 'regions_14_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%regions_15_addr = getelementptr i32 %regions_15, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 44 'getelementptr' 'regions_15_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%regions_16_addr = getelementptr i32 %regions_16, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 45 'getelementptr' 'regions_16_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%regions_17_addr = getelementptr i32 %regions_17, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 46 'getelementptr' 'regions_17_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%regions_18_addr = getelementptr i32 %regions_18, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 47 'getelementptr' 'regions_18_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%regions_19_addr = getelementptr i32 %regions_19, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 48 'getelementptr' 'regions_19_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%regions_20_addr = getelementptr i32 %regions_20, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 49 'getelementptr' 'regions_20_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%regions_21_addr = getelementptr i32 %regions_21, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 50 'getelementptr' 'regions_21_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%regions_22_addr = getelementptr i32 %regions_22, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 51 'getelementptr' 'regions_22_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%regions_23_addr = getelementptr i32 %regions_23, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 52 'getelementptr' 'regions_23_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%regions_24_addr = getelementptr i32 %regions_24, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 53 'getelementptr' 'regions_24_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%regions_25_addr = getelementptr i32 %regions_25, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 54 'getelementptr' 'regions_25_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%regions_26_addr = getelementptr i32 %regions_26, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 55 'getelementptr' 'regions_26_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%regions_27_addr = getelementptr i32 %regions_27, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 56 'getelementptr' 'regions_27_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%regions_28_addr = getelementptr i32 %regions_28, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 57 'getelementptr' 'regions_28_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%regions_29_addr = getelementptr i32 %regions_29, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 58 'getelementptr' 'regions_29_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%regions_30_addr = getelementptr i32 %regions_30, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 59 'getelementptr' 'regions_30_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%regions_31_addr = getelementptr i32 %regions_31, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 60 'getelementptr' 'regions_31_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%regions_load = load i9 %regions_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 61 'load' 'regions_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%regions_1_load = load i9 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 62 'load' 'regions_1_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%regions_2_load = load i9 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 63 'load' 'regions_2_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%regions_3_load = load i9 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 64 'load' 'regions_3_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%regions_4_load = load i9 %regions_4_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 65 'load' 'regions_4_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%regions_5_load = load i9 %regions_5_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 66 'load' 'regions_5_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%regions_6_load = load i9 %regions_6_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 67 'load' 'regions_6_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%regions_7_load = load i9 %regions_7_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 68 'load' 'regions_7_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%regions_8_load = load i9 %regions_8_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 69 'load' 'regions_8_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%regions_9_load = load i9 %regions_9_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 70 'load' 'regions_9_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%regions_10_load = load i9 %regions_10_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 71 'load' 'regions_10_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%regions_11_load = load i9 %regions_11_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 72 'load' 'regions_11_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%regions_12_load = load i9 %regions_12_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 73 'load' 'regions_12_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%regions_13_load = load i9 %regions_13_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 74 'load' 'regions_13_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%regions_14_load = load i9 %regions_14_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 75 'load' 'regions_14_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%regions_15_load = load i9 %regions_15_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 76 'load' 'regions_15_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%regions_16_load = load i9 %regions_16_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 77 'load' 'regions_16_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%regions_17_load = load i9 %regions_17_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 78 'load' 'regions_17_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%regions_18_load = load i9 %regions_18_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 79 'load' 'regions_18_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%regions_19_load = load i9 %regions_19_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 80 'load' 'regions_19_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%regions_20_load = load i9 %regions_20_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 81 'load' 'regions_20_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%regions_21_load = load i9 %regions_21_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 82 'load' 'regions_21_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%regions_22_load = load i9 %regions_22_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 83 'load' 'regions_22_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%regions_23_load = load i9 %regions_23_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 84 'load' 'regions_23_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%regions_24_load = load i9 %regions_24_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 85 'load' 'regions_24_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 86 [2/2] (3.25ns)   --->   "%regions_25_load = load i9 %regions_25_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 86 'load' 'regions_25_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%regions_26_load = load i9 %regions_26_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 87 'load' 'regions_26_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 88 [2/2] (3.25ns)   --->   "%regions_27_load = load i9 %regions_27_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 88 'load' 'regions_27_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%regions_28_load = load i9 %regions_28_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 89 'load' 'regions_28_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%regions_29_load = load i9 %regions_29_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 90 'load' 'regions_29_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%regions_30_load = load i9 %regions_30_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 91 'load' 'regions_30_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%regions_31_load = load i9 %regions_31_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 92 'load' 'regions_31_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln350 = store i4 %add_ln350, i4 %i" [detector_solid/abs_solid_detector.cpp:350->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 93 'store' 'store_ln350' <Predicate = (!icmp_ln350)> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln350 = br void %for.body127.i" [detector_solid/abs_solid_detector.cpp:350->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 94 'br' 'br_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%regions_load = load i9 %regions_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 95 'load' 'regions_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%regions_1_load = load i9 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 96 'load' 'regions_1_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%regions_2_load = load i9 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 97 'load' 'regions_2_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%regions_3_load = load i9 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 98 'load' 'regions_3_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%regions_4_load = load i9 %regions_4_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 99 'load' 'regions_4_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%regions_5_load = load i9 %regions_5_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 100 'load' 'regions_5_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%regions_6_load = load i9 %regions_6_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 101 'load' 'regions_6_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%regions_7_load = load i9 %regions_7_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 102 'load' 'regions_7_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%regions_8_load = load i9 %regions_8_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 103 'load' 'regions_8_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%regions_9_load = load i9 %regions_9_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 104 'load' 'regions_9_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%regions_10_load = load i9 %regions_10_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 105 'load' 'regions_10_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%regions_11_load = load i9 %regions_11_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 106 'load' 'regions_11_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%regions_12_load = load i9 %regions_12_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 107 'load' 'regions_12_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%regions_13_load = load i9 %regions_13_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 108 'load' 'regions_13_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%regions_14_load = load i9 %regions_14_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 109 'load' 'regions_14_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%regions_15_load = load i9 %regions_15_addr" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 110 'load' 'regions_15_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 111 [1/1] (2.06ns)   --->   "%tmp_12_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load, i32 %regions_1_load, i32 %regions_2_load, i32 %regions_3_load, i32 %regions_4_load, i32 %regions_5_load, i32 %regions_6_load, i32 %regions_7_load, i32 %regions_8_load, i32 %regions_9_load, i32 %regions_10_load, i32 %regions_11_load, i32 %regions_12_load, i32 %regions_13_load, i32 %regions_14_load, i32 %regions_15_load, i32 %merge_2_reload_read" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 111 'mux' 'tmp_12_i' <Predicate = (!icmp_ln350)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (2.06ns)   --->   "%tmp_13_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_load, i32 %regions_1_load, i32 %regions_2_load, i32 %regions_3_load, i32 %regions_4_load, i32 %regions_5_load, i32 %regions_6_load, i32 %regions_7_load, i32 %regions_8_load, i32 %regions_9_load, i32 %regions_10_load, i32 %regions_11_load, i32 %regions_12_load, i32 %regions_13_load, i32 %regions_14_load, i32 %regions_15_load, i32 %merge_1_reload_read" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 112 'mux' 'tmp_13_i' <Predicate = (!icmp_ln350)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [2/2] (5.43ns)   --->   "%tmp_58 = fcmp_olt  i32 %tmp_12_i, i32 %tmp_13_i" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 113 'fcmp' 'tmp_58' <Predicate = (!icmp_ln350)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/2] (3.25ns)   --->   "%regions_16_load = load i9 %regions_16_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 114 'load' 'regions_16_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%regions_17_load = load i9 %regions_17_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 115 'load' 'regions_17_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 116 [1/2] (3.25ns)   --->   "%regions_18_load = load i9 %regions_18_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 116 'load' 'regions_18_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%regions_19_load = load i9 %regions_19_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 117 'load' 'regions_19_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 118 [1/2] (3.25ns)   --->   "%regions_20_load = load i9 %regions_20_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 118 'load' 'regions_20_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%regions_21_load = load i9 %regions_21_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 119 'load' 'regions_21_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 120 [1/2] (3.25ns)   --->   "%regions_22_load = load i9 %regions_22_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 120 'load' 'regions_22_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%regions_23_load = load i9 %regions_23_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 121 'load' 'regions_23_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 122 [1/2] (3.25ns)   --->   "%regions_24_load = load i9 %regions_24_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 122 'load' 'regions_24_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%regions_25_load = load i9 %regions_25_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 123 'load' 'regions_25_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 124 [1/2] (3.25ns)   --->   "%regions_26_load = load i9 %regions_26_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 124 'load' 'regions_26_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 125 [1/2] (3.25ns)   --->   "%regions_27_load = load i9 %regions_27_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 125 'load' 'regions_27_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 126 [1/2] (3.25ns)   --->   "%regions_28_load = load i9 %regions_28_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 126 'load' 'regions_28_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%regions_29_load = load i9 %regions_29_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 127 'load' 'regions_29_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 128 [1/2] (3.25ns)   --->   "%regions_30_load = load i9 %regions_30_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 128 'load' 'regions_30_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%regions_31_load = load i9 %regions_31_addr" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 129 'load' 'regions_31_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 130 [1/1] (2.06ns)   --->   "%tmp_14_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_16_load, i32 %regions_17_load, i32 %regions_18_load, i32 %regions_19_load, i32 %regions_20_load, i32 %regions_21_load, i32 %regions_22_load, i32 %regions_23_load, i32 %regions_24_load, i32 %regions_25_load, i32 %regions_26_load, i32 %regions_27_load, i32 %regions_28_load, i32 %regions_29_load, i32 %regions_30_load, i32 %regions_31_load, i32 %merge_2_reload_read" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 130 'mux' 'tmp_14_i' <Predicate = (!icmp_ln350)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (2.06ns)   --->   "%tmp_15_i = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i32, i32 %regions_16_load, i32 %regions_17_load, i32 %regions_18_load, i32 %regions_19_load, i32 %regions_20_load, i32 %regions_21_load, i32 %regions_22_load, i32 %regions_23_load, i32 %regions_24_load, i32 %regions_25_load, i32 %regions_26_load, i32 %regions_27_load, i32 %regions_28_load, i32 %regions_29_load, i32 %regions_30_load, i32 %regions_31_load, i32 %merge_1_reload_read" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 131 'mux' 'tmp_15_i' <Predicate = (!icmp_ln350)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [2/2] (5.43ns)   --->   "%tmp_61 = fcmp_ogt  i32 %tmp_14_i, i32 %tmp_15_i" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 132 'fcmp' 'tmp_61' <Predicate = (!icmp_ln350)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.66>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln351 = bitcast i32 %tmp_12_i" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 133 'bitcast' 'bitcast_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln351, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 134 'partselect' 'tmp_s' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln351 = trunc i32 %bitcast_ln351" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 135 'trunc' 'trunc_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln351_1 = bitcast i32 %tmp_13_i" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 136 'bitcast' 'bitcast_ln351_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln351_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 137 'partselect' 'tmp_57' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln351_1 = trunc i32 %bitcast_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 138 'trunc' 'trunc_ln351_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln351 = icmp_ne  i8 %tmp_s, i8 255" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 139 'icmp' 'icmp_ln351' <Predicate = (!icmp_ln350)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (2.44ns)   --->   "%icmp_ln351_1 = icmp_eq  i23 %trunc_ln351, i23 0" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 140 'icmp' 'icmp_ln351_1' <Predicate = (!icmp_ln350)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln351_1)   --->   "%or_ln351 = or i1 %icmp_ln351_1, i1 %icmp_ln351" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 141 'or' 'or_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (1.55ns)   --->   "%icmp_ln351_2 = icmp_ne  i8 %tmp_57, i8 255" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 142 'icmp' 'icmp_ln351_2' <Predicate = (!icmp_ln350)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (2.44ns)   --->   "%icmp_ln351_3 = icmp_eq  i23 %trunc_ln351_1, i23 0" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 143 'icmp' 'icmp_ln351_3' <Predicate = (!icmp_ln350)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln351_1)   --->   "%or_ln351_1 = or i1 %icmp_ln351_3, i1 %icmp_ln351_2" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 144 'or' 'or_ln351_1' <Predicate = (!icmp_ln350)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln351_1)   --->   "%and_ln351 = and i1 %or_ln351, i1 %or_ln351_1" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 145 'and' 'and_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/2] (5.43ns)   --->   "%tmp_58 = fcmp_olt  i32 %tmp_12_i, i32 %tmp_13_i" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 146 'fcmp' 'tmp_58' <Predicate = (!icmp_ln350)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln351_1 = and i1 %and_ln351, i1 %tmp_58" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 147 'and' 'and_ln351_1' <Predicate = (!icmp_ln350)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (1.58ns)   --->   "%br_ln351 = br i1 %and_ln351_1, void %if.end150.i, void %if.then139.i" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 148 'br' 'br_ln351' <Predicate = (!icmp_ln350)> <Delay = 1.58>
ST_3 : Operation 149 [1/1] (0.95ns)   --->   "%switch_ln352 = switch i4 %merge_1_cast_i_read, void %arrayidx13747.case.15.i, i4 0, void %arrayidx13747.case.0.i, i4 1, void %arrayidx13747.case.1.i, i4 2, void %arrayidx13747.case.2.i, i4 3, void %arrayidx13747.case.3.i, i4 4, void %arrayidx13747.case.4.i, i4 5, void %arrayidx13747.case.5.i, i4 6, void %arrayidx13747.case.6.i, i4 7, void %arrayidx13747.case.7.i, i4 8, void %arrayidx13747.case.8.i, i4 9, void %arrayidx13747.case.9.i, i4 10, void %arrayidx13747.case.10.i, i4 11, void %arrayidx13747.case.11.i, i4 12, void %arrayidx13747.case.12.i, i4 13, void %arrayidx13747.case.13.i, i4 14, void %arrayidx13747.case.14.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 149 'switch' 'switch_ln352' <Predicate = (and_ln351_1)> <Delay = 0.95>
ST_3 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_14_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 150 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 151 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 14)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_13_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 152 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 153 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 13)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_12_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 154 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 155 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 12)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_11_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 156 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 157 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 11)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_10_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 158 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 159 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 10)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_9_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 160 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 161 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 9)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_8_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 162 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 163 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 8)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_7_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 164 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 165 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 7)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_6_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 166 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 167 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 6)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_5_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 168 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 169 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 5)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_4_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 170 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 171 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 4)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 172 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 173 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 3)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 174 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 175 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 2)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 176 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 177 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 1)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 178 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 179 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 0)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln352 = store i32 %tmp_12_i, i9 %regions_15_addr" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 180 'store' 'store_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln352 = br void %arrayidx13747.exit.i" [detector_solid/abs_solid_detector.cpp:352->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 181 'br' 'br_ln352' <Predicate = (and_ln351_1 & merge_1_cast_i_read == 15)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %tmp_14_i" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 182 'bitcast' 'bitcast_ln354' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln354, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 183 'partselect' 'tmp_59' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln354 = trunc i32 %bitcast_ln354" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 184 'trunc' 'trunc_ln354' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln354_1 = bitcast i32 %tmp_15_i" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 185 'bitcast' 'bitcast_ln354_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln354_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 186 'partselect' 'tmp_60' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln354_1 = trunc i32 %bitcast_ln354_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 187 'trunc' 'trunc_ln354_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.55ns)   --->   "%icmp_ln354 = icmp_ne  i8 %tmp_59, i8 255" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 188 'icmp' 'icmp_ln354' <Predicate = (!icmp_ln350)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (2.44ns)   --->   "%icmp_ln354_1 = icmp_eq  i23 %trunc_ln354, i23 0" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 189 'icmp' 'icmp_ln354_1' <Predicate = (!icmp_ln350)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln354_1)   --->   "%or_ln354 = or i1 %icmp_ln354_1, i1 %icmp_ln354" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 190 'or' 'or_ln354' <Predicate = (!icmp_ln350)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (1.55ns)   --->   "%icmp_ln354_2 = icmp_ne  i8 %tmp_60, i8 255" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 191 'icmp' 'icmp_ln354_2' <Predicate = (!icmp_ln350)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (2.44ns)   --->   "%icmp_ln354_3 = icmp_eq  i23 %trunc_ln354_1, i23 0" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 192 'icmp' 'icmp_ln354_3' <Predicate = (!icmp_ln350)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln354_1)   --->   "%or_ln354_1 = or i1 %icmp_ln354_3, i1 %icmp_ln354_2" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 193 'or' 'or_ln354_1' <Predicate = (!icmp_ln350)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln354_1)   --->   "%and_ln354 = and i1 %or_ln354, i1 %or_ln354_1" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 194 'and' 'and_ln354' <Predicate = (!icmp_ln350)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/2] (5.43ns)   --->   "%tmp_61 = fcmp_ogt  i32 %tmp_14_i, i32 %tmp_15_i" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 195 'fcmp' 'tmp_61' <Predicate = (!icmp_ln350)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln354_1 = and i1 %and_ln354, i1 %tmp_61" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 196 'and' 'and_ln354_1' <Predicate = (!icmp_ln350)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln354 = br i1 %and_ln354_1, void %for.inc191.i, void %if.then162.i" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 197 'br' 'br_ln354' <Predicate = (!icmp_ln350)> <Delay = 1.58>
ST_3 : Operation 198 [1/1] (0.95ns)   --->   "%switch_ln355 = switch i4 %merge_1_cast_i_read, void %arrayidx16089.case.15.i, i4 0, void %arrayidx16089.case.0.i, i4 1, void %arrayidx16089.case.1.i, i4 2, void %arrayidx16089.case.2.i, i4 3, void %arrayidx16089.case.3.i, i4 4, void %arrayidx16089.case.4.i, i4 5, void %arrayidx16089.case.5.i, i4 6, void %arrayidx16089.case.6.i, i4 7, void %arrayidx16089.case.7.i, i4 8, void %arrayidx16089.case.8.i, i4 9, void %arrayidx16089.case.9.i, i4 10, void %arrayidx16089.case.10.i, i4 11, void %arrayidx16089.case.11.i, i4 12, void %arrayidx16089.case.12.i, i4 13, void %arrayidx16089.case.13.i, i4 14, void %arrayidx16089.case.14.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 198 'switch' 'switch_ln355' <Predicate = (and_ln354_1)> <Delay = 0.95>
ST_3 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_30_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 199 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 14 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 200 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 14 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_29_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 201 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 13 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 202 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 13 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_28_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 203 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 12 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 204 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 12 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_27_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 205 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 11 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 206 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 11 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_26_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 207 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 10 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 208 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 10 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_25_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 209 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 9 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 210 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 9 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_24_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 211 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 8 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 212 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 8 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_23_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 213 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 7 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 214 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 7 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_22_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 215 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 6 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 216 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 6 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_21_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 217 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 5 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 218 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 5 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_20_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 219 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 4 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 220 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 4 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_19_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 221 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 3 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 222 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 3 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_18_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 223 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 2 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 224 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 2 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_17_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 225 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 1 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 226 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 1 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_16_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 227 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 0 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 228 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 0 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_14_i, i9 %regions_31_addr" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 229 'store' 'store_ln355' <Predicate = (merge_1_cast_i_read == 15 & and_ln354_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx16089.exit.i" [detector_solid/abs_solid_detector.cpp:355->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 230 'br' 'br_ln355' <Predicate = (merge_1_cast_i_read == 15 & and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.95ns)   --->   "%switch_ln357 = switch i4 %merge_1_cast_i_read, void %arrayidx1901410.case.15.i, i4 0, void %arrayidx1901410.case.0.i, i4 1, void %arrayidx1901410.case.1.i, i4 2, void %arrayidx1901410.case.2.i, i4 3, void %arrayidx1901410.case.3.i, i4 4, void %arrayidx1901410.case.4.i, i4 5, void %arrayidx1901410.case.5.i, i4 6, void %arrayidx1901410.case.6.i, i4 7, void %arrayidx1901410.case.7.i, i4 8, void %arrayidx1901410.case.8.i, i4 9, void %arrayidx1901410.case.9.i, i4 10, void %arrayidx1901410.case.10.i, i4 11, void %arrayidx1901410.case.11.i, i4 12, void %arrayidx1901410.case.12.i, i4 13, void %arrayidx1901410.case.13.i, i4 14, void %arrayidx1901410.case.14.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 231 'switch' 'switch_ln357' <Predicate = true> <Delay = 0.95>

State 4 <SV = 3> <Delay = 12.1>
ST_4 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln353 = br void %if.end150.i" [detector_solid/abs_solid_detector.cpp:353->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 232 'br' 'br_ln353' <Predicate = (!icmp_ln350 & and_ln351_1)> <Delay = 1.58>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%empty_55 = phi i32 %tmp_12_i, void %arrayidx13747.exit.i, i32 %tmp_13_i, void %for.body127.split.i" [detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 233 'phi' 'empty_55' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (1.58ns)   --->   "%br_ln356 = br void %for.inc191.i" [detector_solid/abs_solid_detector.cpp:356->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 234 'br' 'br_ln356' <Predicate = (!icmp_ln350 & and_ln354_1)> <Delay = 1.58>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%empty = phi i32 %tmp_14_i, void %arrayidx16089.exit.i, i32 %tmp_15_i, void %if.end150.i" [detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 235 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [4/4] (10.5ns)   --->   "%add_i = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 236 'fadd' 'add_i' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 237 [3/4] (10.5ns)   --->   "%add_i = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 237 'fadd' 'add_i' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 238 [2/4] (10.5ns)   --->   "%add_i = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 238 'fadd' 'add_i' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 239 [1/4] (10.5ns)   --->   "%add_i = fadd i32 %empty, i32 %empty_55" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 239 'fadd' 'add_i' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 240 [2/2] (12.3ns)   --->   "%conv_i = fmul i32 %add_i, i32 0.5" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 240 'fmul' 'conv_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 241 [1/2] (12.3ns)   --->   "%conv_i = fmul i32 %add_i, i32 0.5" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 241 'fmul' 'conv_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 291 'ret' 'ret_ln0' <Predicate = (icmp_ln350)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%regions_32_addr = getelementptr i32 %regions_32, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 242 'getelementptr' 'regions_32_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%regions_33_addr = getelementptr i32 %regions_33, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 243 'getelementptr' 'regions_33_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%regions_34_addr = getelementptr i32 %regions_34, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 244 'getelementptr' 'regions_34_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%regions_35_addr = getelementptr i32 %regions_35, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 245 'getelementptr' 'regions_35_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%regions_36_addr = getelementptr i32 %regions_36, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 246 'getelementptr' 'regions_36_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%regions_37_addr = getelementptr i32 %regions_37, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 247 'getelementptr' 'regions_37_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%regions_38_addr = getelementptr i32 %regions_38, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 248 'getelementptr' 'regions_38_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%regions_39_addr = getelementptr i32 %regions_39, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 249 'getelementptr' 'regions_39_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%regions_40_addr = getelementptr i32 %regions_40, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 250 'getelementptr' 'regions_40_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%regions_41_addr = getelementptr i32 %regions_41, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 251 'getelementptr' 'regions_41_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%regions_42_addr = getelementptr i32 %regions_42, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 252 'getelementptr' 'regions_42_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%regions_43_addr = getelementptr i32 %regions_43, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 253 'getelementptr' 'regions_43_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%regions_44_addr = getelementptr i32 %regions_44, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 254 'getelementptr' 'regions_44_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%regions_45_addr = getelementptr i32 %regions_45, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 255 'getelementptr' 'regions_45_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%regions_46_addr = getelementptr i32 %regions_46, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 256 'getelementptr' 'regions_46_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%regions_47_addr = getelementptr i32 %regions_47, i64 0, i64 %zext_ln351_1" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 257 'getelementptr' 'regions_47_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln350 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [detector_solid/abs_solid_detector.cpp:350->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 258 'specloopname' 'specloopname_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_46_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 259 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 260 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 14)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_45_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 261 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 262 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 13)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_44_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 263 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 264 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 12)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_43_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 265 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 266 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 11)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_42_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 267 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 268 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 10)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_41_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 269 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 270 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 9)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_40_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 271 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 272 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 8)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_39_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 273 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 274 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 7)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_38_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 275 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 276 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 6)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_37_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 277 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 278 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 5)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_36_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 279 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 280 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 4)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_35_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 281 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 282 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 3)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_34_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 283 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 284 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 2)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_33_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 285 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 286 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 1)> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_32_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 287 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 288 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 0)> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (3.25ns)   --->   "%store_ln357 = store i32 %conv_i, i9 %regions_47_addr" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 289 'store' 'store_ln357' <Predicate = (merge_1_cast_i_read == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln357 = br void %arrayidx1901410.exit.i" [detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579]   --->   Operation 290 'br' 'br_ln357' <Predicate = (merge_1_cast_i_read == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('i') [53]  (0 ns)
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:350->detector_solid/abs_solid_detector.cpp:579) on local variable 'i' [61]  (0 ns)
	'add' operation ('add_ln351', detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579) [69]  (1.82 ns)
	'getelementptr' operation ('regions_16_addr', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) [87]  (0 ns)
	'load' operation ('regions_16_load', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) on array 'regions_16' [208]  (3.25 ns)

 <State 2>: 10.7ns
The critical path consists of the following:
	'load' operation ('regions_16_load', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) on array 'regions_16' [208]  (3.25 ns)
	'mux' operation ('tmp_14_i', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) [224]  (2.06 ns)
	'fcmp' operation ('tmp_61', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) [239]  (5.43 ns)

 <State 3>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_61', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) [239]  (5.43 ns)
	'and' operation ('and_ln354_1', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) [240]  (0.978 ns)
	multiplexor before 'phi' operation ('empty', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) with incoming values : ('tmp_14_i', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) ('tmp_15_i', detector_solid/abs_solid_detector.cpp:354->detector_solid/abs_solid_detector.cpp:579) [295]  (1.59 ns)
	blocking operation 1.67 ns on control path)

 <State 4>: 12.1ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_55', detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579) with incoming values : ('tmp_12_i', detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579) ('tmp_13_i', detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579) [207]  (1.59 ns)
	'phi' operation ('empty_55', detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579) with incoming values : ('tmp_12_i', detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579) ('tmp_13_i', detector_solid/abs_solid_detector.cpp:351->detector_solid/abs_solid_detector.cpp:579) [207]  (0 ns)
	'fadd' operation ('add_i', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579) [296]  (10.5 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add_i', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579) [296]  (10.5 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add_i', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579) [296]  (10.5 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add_i', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579) [296]  (10.5 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('conv_i', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579) [297]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('conv_i', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579) [297]  (12.4 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('regions_46_addr', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579) [117]  (0 ns)
	'store' operation ('store_ln357', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579) of variable 'conv_i', detector_solid/abs_solid_detector.cpp:357->detector_solid/abs_solid_detector.cpp:579 on array 'regions_46' [300]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
