
Efinix Static Timing Analysis Report
Version: 2023.1.150.1.5
Date: Mon Nov 13 13:34:23 2023

Copyright (C) 2013 - 2023  Inc. All rights reserved.

Top-level Entity Name: DDR3_MC

SDC Filename: F:/FPGA_PRJ/YLS/Nearest_v3.1/efinity_project/DDR3_MC.pt.sdc

Timing Model: C4
	process : typical
	temperature : 85
	voltage : 0.95 +/-30mV
	speedgrade : 4
	technology : t16ff
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
   Clock Name    Period (ns)  Frequency (MHz)   Waveform         Targets
sys_clk             9.260         107.991     {0.000 4.630} {sys_clk}         
tdqss_clk           2.500         400.000     {0.000 1.250} {tdqss_clk}       
core_clk            5.000         200.000     {0.000 2.500} {core_clk}        
tac_clk             2.500         400.000     {0.000 1.250} {tac_clk}         
twd_clk             2.500         400.000     {0.625 1.875} {twd_clk}         
hdmi_rx_fast_clk    1.347         742.390     {0.337 1.010} {hdmi_rx_fast_clk}
hdmi_tx_fast_clk    1.347         742.390     {0.000 0.673} {hdmi_tx_fast_clk}
hdmi_rx_slow_clk    6.734         148.500     {0.000 3.367} {hdmi_rx_slow_clk}
clk_125m            8.000         125.000     {0.000 4.000} {clk_125m}        
rxc                 8.000         125.000     {0.000 4.000} {rxc}             
rxc1                8.000         125.000     {0.000 4.000} {rxc1}            

Maximum possible analyzed clocks frequency
   Clock Name    Period (ns)  Frequency (MHz)     Edge
sys_clk             5.250        190.476         (R-R)
tdqss_clk           1.895        527.704         (R-R)
core_clk            4.190        238.663         (R-R)
tac_clk             2.541        393.546         (R-R)
twd_clk             1.977        505.817         (R-R)
hdmi_rx_slow_clk    3.890        257.069         (R-R)

Geomean max period: 3.056

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
sys_clk          sys_clk               9.260             4.010           (R-R)
tdqss_clk        tdqss_clk             2.500             0.605           (R-R)
core_clk         core_clk              5.000             0.810           (R-R)
tac_clk          tac_clk               2.500            -0.041           (R-R)
twd_clk          twd_clk               2.500             0.523           (R-R)
hdmi_rx_slow_clk hdmi_rx_slow_clk      6.734             2.844           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
sys_clk          sys_clk               0.000            0.035            (R-R)
tdqss_clk        tdqss_clk             0.000            0.097            (R-R)
core_clk         core_clk              0.000            0.034            (R-R)
tac_clk          tac_clk               0.000            0.027            (R-R)
twd_clk          twd_clk               0.000            0.034            (R-R)
hdmi_rx_slow_clk hdmi_rx_slow_clk      0.000            0.029            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[5]~FF_frt_30|CLK
Path End      : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CE                   
Launch Clock  : tac_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                          
Slack         : -0.041 (required time - arrival time)                                                                                   
Delay         : 2.227                                                                                                                   

Logic Level             : 14
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 2.431
--------------------------------------
End-of-path arrival time       : 4.314

Constraint                     : 2.500
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.273

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                     inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                     inpad        0.110             0.110             281        (108,0)
tac_clk                                                                                                                     net          1.773             1.883             281        (108,0)
   Routing elements:
      Manhattan distance of X:97, Y:26
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[5]~FF_frt_30|CLK    ff           0.000             1.883             281        (11,26)

Data Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[5]~FF_frt_30|Q              ff           0.113             0.113               3        (11,26)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[5]~FF_frt_30_q_pinv         net          0.125             0.238               3        (11,26)
   Routing elements:
      Manhattan distance of X:5, Y:0
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[5]~FF_frt_30_rtinv|in[0]    lut          0.054             0.292               3        (16,26)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[5]~FF_frt_30_rtinv|out      lut          0.000             0.292               2        (16,26)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/popToPushGray_buffercc_io_dataOut[5]~FF_frt_30_q              net          0.053             0.345               2        (16,26)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__50648|in[1]                                                                                                                    lut          0.054             0.399               2        (16,25)
LUT__50648|out                                                                                                                      lut          0.000             0.399               3        (16,25)
n24785                                                                                                                              net          0.053             0.452               3        (16,25)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__50649|in[1]                                                                                                                    lut          0.054             0.506               3        (16,24)
LUT__50649|out                                                                                                                      lut          0.000             0.506               3        (16,24)
n24787                                                                                                                              net          0.160             0.666               3        (16,24)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__50650|in[1]                                                                                                                    lut          0.054             0.720               3        (17,25)
LUT__50650|out                                                                                                                      lut          0.000             0.720               3        (17,25)
n24789                                                                                                                              net          0.053             0.773               3        (17,25)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__50651|in[1]                                                                                                                    lut          0.054             0.827               3        (17,24)
LUT__50651|out                                                                                                                      lut          0.000             0.827               3        (17,24)
n24791                                                                                                                              net          0.053             0.880               3        (17,24)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__50652|in[1]                                                                                                                    lut          0.054             0.934               3        (17,23)
LUT__50652|out                                                                                                                      lut          0.000             0.934               2        (17,23)
n23036                                                                                                                              net          0.175             1.109               2        (17,23)
   Routing elements:
      Manhattan distance of X:5, Y:0
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i1|I1                                            adder        0.048             1.157               2        (12,23)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i1|CO                                            adder        0.000             1.157               2        (12,23)
n8384                                                                                                                               net          0.000             1.157               2        (12,23)
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i2|CI                                            adder        0.022             1.179               2        (12,24)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i2|CO                                            adder        0.000             1.179               2        (12,24)
n10409                                                                                                                              net          0.000             1.179               2        (12,24)
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i3|CI                                            adder        0.022             1.201               2        (12,25)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i3|CO                                            adder        0.000             1.201               2        (12,25)
n10407                                                                                                                              net          0.000             1.201               2        (12,25)
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i4|CI                                            adder        0.022             1.223               2        (12,26)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i4|CO                                            adder        0.000             1.223               2        (12,26)
n10405                                                                                                                              net          0.000             1.223               2        (12,26)
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i5|CI                                            adder        0.022             1.245               2        (12,27)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i5|CO                                            adder        0.000             1.245               2        (12,27)
n10403                                                                                                                              net          0.000             1.245               2        (12,27)
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i6|CI                                            adder        0.084             1.329               2        (12,28)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_31/add_2/i6|O                                             adder        0.000             1.329               2        (12,28)
n10400                                                                                                                              net          0.297             1.626               2        (12,28)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__50578|in[2]                                                                                                                    lut          0.054             1.680               2        (13,29)
LUT__50578|out                                                                                                                      lut          0.000             1.680               2        (13,29)
n32423                                                                                                                              net          0.053             1.733               2        (13,29)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__50579|in[3]                                                                                                                    lut          0.054             1.787               2        (13,28)
LUT__50579|out                                                                                                                      lut          0.000             1.787              14        (13,28)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/_zz_16                                                    net          0.553             2.340              14        (13,28)
   Routing elements:
      Manhattan distance of X:1, Y:0
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CE                               ff           0.091             2.431              14        (14,28)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                   inpad        0.110             0.110             281        (108,0)
tac_clk                                                                                                   net          1.773             1.883             281        (108,0)
   Routing elements:
      Manhattan distance of X:94, Y:28
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.883             281        (14,28)

################################################################################
Path Detail Report (sys_clk vs sys_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK
Path End      : inst_ddr3_axi/r_i_rd_addr_p[6]~FF|CE                                                                             
Launch Clock  : sys_clk (RISE)                                                                                                   
Capture Clock : sys_clk (RISE)                                                                                                   
Slack         : 4.010 (required time - arrival time)                                                                             
Delay         : 4.848                                                                                                            

Logic Level             : 11
Non-global nets on path : 12
Global nets on path     :  0

Launch Clock Path Delay        : 1.920
+ Clock To Q + Data Path Delay : 5.057
--------------------------------------
End-of-path arrival time       : 6.977

Constraint                     :  9.260
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 10.987

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
sys_clk                                                                                                              inpad        0.000             0.000                0       (0,162)
sys_clk                                                                                                              inpad        0.110             0.110             1710       (0,162)
sys_clk                                                                                                              net          1.810             1.920             1710       (0,162)
   Routing elements:
      Manhattan distance of X:14, Y:143
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.920             1710       (14,19)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[2]~FF|Q    ff           0.118             0.118               3       (14,19)  
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/pushToPopGray_buffercc_io_dataOut[2]         net          0.252             0.370               3       (14,19)  
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__50596|in[0]                                                                                                   lut          0.055             0.425               3       (12,17)  
LUT__50596|out                                                                                                     lut          0.000             0.425               3       (12,17)  
n24805                                                                                                             net          0.265             0.690               3       (12,17)  
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__50597|in[1]                                                                                                   lut          0.054             0.744               3       (16,15)  
LUT__50597|out                                                                                                     lut          0.000             0.744               3       (16,15)  
n24808                                                                                                             net          0.315             1.059               3       (16,15)  
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__50598|in[1]                                                                                                   lut          0.054             1.113               3       (14,11)  
LUT__50598|out                                                                                                     lut          0.000             1.113               2       (14,11)  
n22974                                                                                                             net          0.232             1.345               2       (14,11)  
   Routing elements:
      Manhattan distance of X:1, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_46/add_2/i1|I0                           adder        0.020             1.365               2       (15,10)  
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_46/add_2/i1|CO                           adder        0.000             1.365               2       (15,10)  
n8349                                                                                                              net          0.000             1.365               2       (15,10)  
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_46/add_2/i2|CI                           adder        0.022             1.387               2       (15,11)  
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_46/add_2/i2|CO                           adder        0.000             1.387               2       (15,11)  
n10419                                                                                                             net          0.000             1.387               2       (15,11)  
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_46/add_2/i3|CI                           adder        0.022             1.409               2       (15,12)  
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_46/add_2/i3|CO                           adder        0.000             1.409               2       (15,12)  
n10418                                                                                                             net          0.000             1.409               2       (15,12)  
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_46/add_2/i4|CI                           adder        0.084             1.493               2       (15,13)  
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/sub_46/add_2/i4|O                            adder        0.000             1.493               2       (15,13)  
n10415                                                                                                             net          0.301             1.794               2       (15,13)  
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__48435|in[2]                                                                                                   lut          0.055             1.849               2       (15,17)  
LUT__48435|out                                                                                                     lut          0.000             1.849               2       (15,17)  
n31603                                                                                                             net          0.805             2.654               2       (15,17)  
   Routing elements:
      Manhattan distance of X:110, Y:52
LUT__48436|in[3]                                                                                                   lut          0.054             2.708               2       (125,69) 
LUT__48436|out                                                                                                     lut          0.000             2.708               9       (125,69) 
n31604                                                                                                             net          0.521             3.229               9       (125,69) 
   Routing elements:
      Manhattan distance of X:23, Y:2
LUT__49487|in[3]                                                                                                   lut          0.054             3.283               9       (148,67) 
LUT__49487|out                                                                                                     lut          0.000             3.283               5       (148,67) 
n32021                                                                                                             net          0.541             3.824               5       (148,67) 
   Routing elements:
      Manhattan distance of X:66, Y:26
LUT__49498|in[0]                                                                                                   lut          0.054             3.878               5       (214,93) 
LUT__49498|out                                                                                                     lut          0.000             3.878              62       (214,93) 
ceg_net1679                                                                                                        net          1.088             4.966              62       (214,93) 
   Routing elements:
      Manhattan distance of X:46, Y:19
inst_ddr3_axi/r_i_rd_addr_p[6]~FF|CE                                                                               ff           0.091             5.057              62       (168,112)

Capture Clock Path
                name                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================
sys_clk                                  inpad        0.000             0.000                0      (0,162)  
sys_clk                                  inpad        0.110             0.110             1710      (0,162)  
sys_clk                                  net          1.727             1.837             1710      (0,162)  
   Routing elements:
      Manhattan distance of X:168, Y:50
inst_ddr3_axi/r_i_rd_addr_p[6]~FF|CLK    ff           0.000             1.837             1710      (168,112)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dqs_state[0]~FF|CLK 
Path End      : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/wr_dqs_cnt[15]~FF|CE
Launch Clock  : tdqss_clk (RISE)                                                                                  
Capture Clock : tdqss_clk (RISE)                                                                                  
Slack         : 0.605 (required time - arrival time)                                                              
Delay         : 1.581                                                                                             

Logic Level             : 2
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.785
--------------------------------------
End-of-path arrival time       : 3.679

Constraint                     : 2.500
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.284

Launch Clock Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
tdqss_clk                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                            inpad        0.110             0.110             123        (109,0) 
tdqss_clk                                                                                            net          1.784             1.894             123        (109,0) 
   Routing elements:
      Manhattan distance of X:60, Y:43
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dqs_state[0]~FF|CLK    ff           0.000             1.894             123        (169,43)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dqs_state[0]~FF|Q        ff          0.113             0.113               4        (169,43)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dqs_state[0]             net         0.258             0.371               4        (169,43)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__50779|in[0]                                                                                       lut         0.055             0.426               4        (168,41)
LUT__50779|out                                                                                         lut         0.000             0.426              19        (168,41)
~inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/equal_1667/n7           net         0.513             0.939              19        (168,41)
   Routing elements:
      Manhattan distance of X:34, Y:24
LUT__51310|in[1]                                                                                       lut         0.054             0.993              19        (202,17)
LUT__51310|out                                                                                         lut         0.000             0.993              15        (202,17)
ceg_net2183                                                                                            net         0.701             1.694              15        (202,17)
   Routing elements:
      Manhattan distance of X:34, Y:43
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/wr_dqs_cnt[15]~FF|CE     ff          0.091             1.785              15        (168,60)

Capture Clock Path
                                               name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================
tdqss_clk                                                                                              inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                              inpad        0.110             0.110             123        (109,0) 
tdqss_clk                                                                                              net          1.784             1.894             123        (109,0) 
   Routing elements:
      Manhattan distance of X:59, Y:60
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/wr_dqs_cnt[15]~FF|CLK    ff           0.000             1.894             123        (168,60)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/ram_raddr[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                
Capture Clock : core_clk (RISE)                                                                                
Slack         : 0.810 (required time - arrival time)                                                           
Delay         : 2.889                                                                                          

Logic Level             : 7
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 4.080
--------------------------------------
End-of-path arrival time       : 5.923

Constraint                     : 5.000
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.733

Launch Clock Path
                                       name                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================
core_clk                                                                            inpad           0.000             0.000               0       (112,0)  
core_clk                                                                            inpad           0.110             0.110             724       (112,0)  
core_clk                                                                            net             1.733             1.843             724       (112,0)  
   Routing elements:
      Manhattan distance of X:20, Y:102
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.843             724       (132,102)

Data Path
                                             name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              39       (132,102)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/w_aw_fifo_rd_data[11]             net             0.575             1.763              39       (132,102)
   Routing elements:
      Manhattan distance of X:13, Y:46
LUT__50926|in[3]                                                                                lut             0.054             1.817              39       (145,56) 
LUT__50926|out                                                                                  lut             0.000             1.817               2       (145,56) 
n32613                                                                                          net             0.352             2.169               2       (145,56) 
   Routing elements:
      Manhattan distance of X:4, Y:16
LUT__50927|in[3]                                                                                lut             0.055             2.224               2       (141,72) 
LUT__50927|out                                                                                  lut             0.000             2.224               2       (141,72) 
n32614                                                                                          net             0.284             2.508               2       (141,72) 
   Routing elements:
      Manhattan distance of X:7, Y:15
LUT__50928|in[1]                                                                                lut             0.054             2.562               2       (134,87) 
LUT__50928|out                                                                                  lut             0.000             2.562               2       (134,87) 
n32615                                                                                          net             0.407             2.969               2       (134,87) 
   Routing elements:
      Manhattan distance of X:7, Y:16
LUT__50939|in[1]                                                                                lut             0.054             3.023               2       (127,103)
LUT__50939|out                                                                                  lut             0.000             3.023               2       (127,103)
n32626                                                                                          net             0.217             3.240               2       (127,103)
   Routing elements:
      Manhattan distance of X:0, Y:10
LUT__50982|in[1]                                                                                lut             0.054             3.294               2       (127,93) 
LUT__50982|out                                                                                  lut             0.000             3.294               5       (127,93) 
n32669                                                                                          net             0.373             3.667               5       (127,93) 
   Routing elements:
      Manhattan distance of X:8, Y:2
LUT__51046|in[1]                                                                                lut             0.055             3.722               5       (135,91) 
LUT__51046|out                                                                                  lut             0.000             3.722               3       (135,91) 
n32710                                                                                          net             0.301             4.023               3       (135,91) 
   Routing elements:
      Manhattan distance of X:2, Y:8
LUT__51389|in[0]                                                                                lut             0.054             4.077               3       (133,83) 
LUT__51389|out                                                                                  lut             0.000             4.077               2       (133,83) 
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/ram_raddr[2]~FF|D ff              0.003             4.080               2       (133,83) 

Capture Clock Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
core_clk                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                             inpad        0.110             0.110             724        (112,0) 
core_clk                                                                                             net          1.733             1.843             724        (112,0) 
   Routing elements:
      Manhattan distance of X:21, Y:83
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             1.843             724        (133,83)

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK
Path End      : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/ram__D$e12|RADDR[2]       
Launch Clock  : twd_clk (RISE)                                                                                  
Capture Clock : twd_clk (RISE)                                                                                  
Slack         : 0.523 (required time - arrival time)                                                            
Delay         : 1.671                                                                                           

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.964
+ Clock To Q + Data Path Delay : 1.817
--------------------------------------
End-of-path arrival time       : 3.781

Constraint                     : 2.500
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.304

Launch Clock Path
                                              name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================
twd_clk                                                                                             inpad        0.000             0.000               0        (107,0)
twd_clk                                                                                             inpad        0.110             0.110             554        (107,0)
twd_clk                                                                                             net          1.854             1.964             554        (107,0)
   Routing elements:
      Manhattan distance of X:30, Y:31
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.964             554        (77,31)

Data Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|Q ff              0.118             0.118               3        (77,31)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/popCC_popPtrGray[1]      net             0.254             0.372               3        (77,31)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__50399|in[1]                                                                               lut             0.054             0.426               3        (76,32)
LUT__50399|out                                                                                 lut             0.000             0.426               2        (76,32)
n32408                                                                                         net             0.184             0.610               2        (76,32)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__50400|in[3]                                                                               lut             0.054             0.664               2        (77,33)
LUT__50400|out                                                                                 lut             0.000             0.664               3        (77,33)
n32409                                                                                         net             0.053             0.717               3        (77,33)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__50401|in[0]                                                                               lut             0.054             0.771               3        (77,32)
LUT__50401|out                                                                                 lut             0.000             0.771              20        (77,32)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/n548                     net             0.264             1.035              20        (77,32)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__50406|in[0]                                                                               lut             0.054             1.089              20        (73,35)
LUT__50406|out                                                                                 lut             0.000             1.089               9        (73,35)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/_zz_8[3]                 net             0.700             1.789               9        (73,35)
   Routing elements:
      Manhattan distance of X:14, Y:27
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/ram__D$e12|RADDR[2]      ram_8192x20     0.028             1.817               9        (87,62)

Capture Clock Path
                                        name                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================
twd_clk                                                                               inpad           0.000             0.000               0        (107,0)
twd_clk                                                                               inpad           0.110             0.110             554        (107,0)
twd_clk                                                                               net             1.804             1.914             554        (107,0)
   Routing elements:
      Manhattan distance of X:20, Y:62
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/ram__D$e12|RCLK ram_8192x20     0.000             1.914             554        (87,62)

################################################################################
Path Detail Report (hdmi_rx_slow_clk vs hdmi_rx_slow_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : edb_top_inst/la0/la_biu_inst/curr_state[0]~FF|CLK                 
Path End      : edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF|SR
Launch Clock  : hdmi_rx_slow_clk (RISE)                                           
Capture Clock : hdmi_rx_slow_clk (RISE)                                           
Slack         : 2.844 (required time - arrival time)                              
Delay         : 3.576                                                             

Logic Level             : 6
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.866
+ Clock To Q + Data Path Delay : 3.780
--------------------------------------
End-of-path arrival time       : 5.646

Constraint                     : 6.734
+ Capture Clock Path Delay     : 1.866
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.490

Launch Clock Path
                      name                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================
hdmi_rx_slow_clk                                     inpad        0.000             0.000                0      (219,158)
hdmi_rx_slow_clk                                     inpad        0.110             0.110             1632      (219,158)
hdmi_rx_slow_clk                                     net          1.756             1.866             1632      (219,158)
   Routing elements:
      Manhattan distance of X:168, Y:40
edb_top_inst/la0/la_biu_inst/curr_state[0]~FF|CLK    ff           0.000             1.866             1632      (51,198) 

Data Path
                               name                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================
edb_top_inst/la0/la_biu_inst/curr_state[0]~FF|Q                        ff          0.113             0.113              19        (51,198)
edb_top_inst/la0/la_biu_inst/curr_state[0]                             net         0.566             0.679              19        (51,198)
   Routing elements:
      Manhattan distance of X:7, Y:3
edb_top_inst/LUT__3927|in[0]                                           lut         0.054             0.733              19        (44,201)
edb_top_inst/LUT__3927|out                                             lut         0.000             0.733               4        (44,201)
edb_top_inst/n2509                                                     net         0.218             0.951               4        (44,201)
   Routing elements:
      Manhattan distance of X:2, Y:4
edb_top_inst/LUT__4587|in[2]                                           lut         0.054             1.005               4        (46,205)
edb_top_inst/LUT__4587|out                                             lut         0.000             1.005               2        (46,205)
edb_top_inst/n2915                                                     net         0.287             1.292               2        (46,205)
   Routing elements:
      Manhattan distance of X:6, Y:3
edb_top_inst/LUT__4588|in[1]                                           lut         0.054             1.346               2        (40,208)
edb_top_inst/LUT__4588|out                                             lut         0.000             1.346              15        (40,208)
edb_top_inst/la0/la_biu_inst/n2081                                     net         0.432             1.778              15        (40,208)
   Routing elements:
      Manhattan distance of X:19, Y:3
edb_top_inst/LUT__4590|in[0]                                           lut         0.054             1.832              15        (59,211)
edb_top_inst/LUT__4590|out                                             lut         0.000             1.832               3        (59,211)
edb_top_inst/n2916                                                     net         0.360             2.192               3        (59,211)
   Routing elements:
      Manhattan distance of X:16, Y:1
edb_top_inst/LUT__4591|in[1]                                           lut         0.054             2.246               3        (43,210)
edb_top_inst/LUT__4591|out                                             lut         0.000             2.246              15        (43,210)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data          net         0.453             2.699              14        (43,210)
   Routing elements:
      Manhattan distance of X:22, Y:24
edb_top_inst/LUT__4593|in[0]                                           lut         0.054             2.753              15        (65,234)
edb_top_inst/LUT__4593|out                                             lut         0.000             2.753              38        (65,234)
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n947                  net         0.936             3.689              38        (65,234)
   Routing elements:
      Manhattan distance of X:22, Y:9
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF|SR     ff          0.091             3.780              38        (43,225)

Capture Clock Path
                               name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================
hdmi_rx_slow_clk                                                       inpad        0.000             0.000                0      (219,158)
hdmi_rx_slow_clk                                                       inpad        0.110             0.110             1632      (219,158)
hdmi_rx_slow_clk                                                       net          1.756             1.866             1632      (219,158)
   Routing elements:
      Manhattan distance of X:176, Y:67
edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/counter[12]~FF|CLK    ff           0.000             1.866             1632      (43,225) 

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/w_rd_fifo_wr_data[24]~FF|CLK
Path End      : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/ram__D$12|WDATA[0]  
Launch Clock  : tac_clk (RISE)                                                                            
Capture Clock : tac_clk (RISE)                                                                            
Slack         : 0.027 (arrival time - required time)                                                      
Delay         : 0.136                                                                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.097
--------------------------------------
End-of-path arrival time       : 1.316

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                           name                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================
tac_clk                                                                                       inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                       inpad        0.070             0.070             281        (108,0)
tac_clk                                                                                       net          1.149             1.219             281        (108,0)
   Routing elements:
      Manhattan distance of X:77, Y:22
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/w_rd_fifo_wr_data[24]~FF|CLK    ff           0.000             1.219             281        (31,22)

Data Path
                                          name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/w_rd_fifo_wr_data[24]~FF|Q ff               0.072            0.072              2         (31,22)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/w_rd_fifo_wr_data[24]      net              0.136            0.208              2         (31,22)
   Routing elements:
      Manhattan distance of X:2, Y:0
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/ram__D$12|WDATA[0] ram_8192x20     -0.111            0.097              2         (33,22)

Capture Clock Path
                                        name                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================
tac_clk                                                                              inpad           0.000             0.000               0        (108,0)
tac_clk                                                                              inpad           0.070             0.070             281        (108,0)
tac_clk                                                                              net             1.149             1.219             281        (108,0)
   Routing elements:
      Manhattan distance of X:75, Y:22
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/ram__D$12|WCLK ram_8192x20     0.000             1.219             281        (33,22)

################################################################################
Path Detail Report (sys_clk vs sys_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK
Path End      : inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|D  
Launch Clock  : sys_clk (RISE)                                                          
Capture Clock : sys_clk (RISE)                                                          
Slack         : 0.035 (arrival time - required time)                                    
Delay         : 0.033                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                  name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================
sys_clk                                                                     inpad        0.000             0.000                0       (0,162) 
sys_clk                                                                     inpad        0.070             0.070             1710       (0,162) 
sys_clk                                                                     net          1.119             1.189             1710       (0,162) 
   Routing elements:
      Manhattan distance of X:120, Y:84
inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1710       (120,78)

Data Path
                                 name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================
inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|Q7     srl8        0.072             0.072              2         (120,78)
inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][7]                       net         0.033             0.105              2         (120,78)
   Routing elements:
      Manhattan distance of X:0, Y:1
inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|D      srl8        0.000             0.105              2         (120,79)

Capture Clock Path
                                  name                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================
sys_clk                                                                     inpad        0.000             0.000                0       (0,162) 
sys_clk                                                                     inpad        0.070             0.070             1710       (0,162) 
sys_clk                                                                     net          1.119             1.189             1710       (0,162) 
   Routing elements:
      Manhattan distance of X:120, Y:83
inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1710       (120,79)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/r_wr_start_p[6]~FF|CLK
Path End      : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/r_wr_start_p[7]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                    
Slack         : 0.097 (arrival time - required time)                                                                
Delay         : 0.095                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.393

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
tdqss_clk                                                                                               inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                               inpad        0.070             0.070             123        (109,0) 
tdqss_clk                                                                                               net          1.156             1.226             123        (109,0) 
   Routing elements:
      Manhattan distance of X:67, Y:55
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/r_wr_start_p[6]~FF|CLK    ff           0.000             1.226             123        (176,55)

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/r_wr_start_p[6]~FF|Q     ff          0.072             0.072              2         (176,55)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/r_wr_start_p[6]          net         0.095             0.167              2         (176,55)
   Routing elements:
      Manhattan distance of X:0, Y:2
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/r_wr_start_p[7]~FF|D     ff          0.000             0.167              2         (176,53)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
tdqss_clk                                                                                               inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                               inpad        0.070             0.070             123        (109,0) 
tdqss_clk                                                                                               net          1.156             1.226             123        (109,0) 
   Routing elements:
      Manhattan distance of X:67, Y:53
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/r_wr_start_p[7]~FF|CLK    ff           0.000             1.226             123        (176,53)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/i_phy_ddrA_we~FF|CLK      
Path End      : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/ram__D$b1|WDATA[5]
Launch Clock  : core_clk (RISE)                                                                         
Capture Clock : core_clk (RISE)                                                                         
Slack         : 0.034 (arrival time - required time)                                                    
Delay         : 0.143                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.297

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                       name                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================
core_clk                                                                              inpad        0.000             0.000               0        (112,0) 
core_clk                                                                              inpad        0.070             0.070             724        (112,0) 
core_clk                                                                              net          1.123             1.193             724        (112,0) 
   Routing elements:
      Manhattan distance of X:70, Y:67
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/i_phy_ddrA_we~FF|CLK    ff           0.000             1.193             724        (182,67)

Data Path
                                          name                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/i_phy_ddrA_we~FF|Q         ff               0.072            0.072              2         (182,67)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/i_phy_ddrA_we              net              0.143            0.215              2         (182,67)
   Routing elements:
      Manhattan distance of X:4, Y:5
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/ram__D$b1|WDATA[5] ram_8192x20     -0.111            0.104              2         (186,62)

Capture Clock Path
                                        name                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================
core_clk                                                                             inpad           0.000             0.000               0        (112,0) 
core_clk                                                                             inpad           0.070             0.070             724        (112,0) 
core_clk                                                                             net             1.123             1.193             724        (112,0) 
   Routing elements:
      Manhattan distance of X:74, Y:62
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/ram__D$b1|WCLK ram_8192x20     0.000             1.193             724        (186,62)

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dm_data_buf_p[8][4]~FF|CLK
Path End      : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dm_data_buf_p[9][4]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                          
Capture Clock : twd_clk (RISE)                                                                                          
Slack         : 0.034 (arrival time - required time)                                                                    
Delay         : 0.089                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.154
--------------------------------------
End-of-path arrival time       : 1.393

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.289
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.359

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                     inpad        0.000             0.000               0        (107,0)
twd_clk                                                                                                     inpad        0.070             0.070             554        (107,0)
twd_clk                                                                                                     net          1.169             1.239             554        (107,0)
   Routing elements:
      Manhattan distance of X:34, Y:20
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dm_data_buf_p[8][4]~FF|CLK    ff           0.000             1.239             554        (73,20)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dm_data_buf_p[8][4]~FF|Q     ff           0.072            0.072              2         (73,20)
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dm_data_buf_p[8][4]          net          0.089            0.161              2         (73,20)
   Routing elements:
      Manhattan distance of X:4, Y:0
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dm_data_buf_p[9][4]~FF|D     ff          -0.007            0.154              2         (77,20)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                     inpad        0.000             0.000               0        (107,0)
twd_clk                                                                                                     inpad        0.070             0.070             554        (107,0)
twd_clk                                                                                                     net          1.219             1.289             554        (107,0)
   Routing elements:
      Manhattan distance of X:30, Y:20
inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dm_data_buf_p[9][4]~FF|CLK    ff           0.000             1.289             554        (77,20)

################################################################################
Path Detail Report (hdmi_rx_slow_clk vs hdmi_rx_slow_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_dvi_decoder/u_tmds_decoder_0/pdatainraw[4]~FF|CLK                             
Path End      : u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram|WDATA[4]
Launch Clock  : hdmi_rx_slow_clk (RISE)                                                         
Capture Clock : hdmi_rx_slow_clk (RISE)                                                         
Slack         : 0.029 (arrival time - required time)                                            
Delay         : 0.138                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.208
+ Clock To Q + Data Path Delay : 0.099
--------------------------------------
End-of-path arrival time       : 1.307

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.208
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.278

Launch Clock Path
                       name                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================
hdmi_rx_slow_clk                                       inpad        0.000             0.000                0      (219,158)
hdmi_rx_slow_clk                                       inpad        0.070             0.070             1632      (219,158)
hdmi_rx_slow_clk                                       net          1.138             1.208             1632      (219,158)
   Routing elements:
      Manhattan distance of X:101, Y:48
u_dvi_decoder/u_tmds_decoder_0/pdatainraw[4]~FF|CLK    ff           0.000             1.208             1632      (118,206)

Data Path
                                      name                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================
u_dvi_decoder/u_tmds_decoder_0/pdatainraw[4]~FF|Q                                ff               0.072            0.072              3        (118,206)
u_dvi_decoder/u_tmds_decoder_0/pdatainraw[4]                                     net              0.138            0.210              3        (118,206)
   Routing elements:
      Manhattan distance of X:1, Y:4
u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram|WDATA[4] ram_8192x20     -0.111            0.099              3        (117,202)

Capture Clock Path
                                    name                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================
hdmi_rx_slow_clk                                                             inpad           0.000             0.000                0      (219,158)
hdmi_rx_slow_clk                                                             inpad           0.070             0.070             1632      (219,158)
hdmi_rx_slow_clk                                                             net             1.138             1.208             1632      (219,158)
   Routing elements:
      Manhattan distance of X:102, Y:44
u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram|WCLK ram_8192x20     0.000             1.208             1632      (117,202)

---------- Path Details for Min Critical Paths (end) ---------------

