# do marc_antoine_nadeau_jatin_patel_vhdl4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {P:/vhdl4/marc_antoine_nadeau_jatin_patel_counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:22:43 on Apr 13,2023
# vcom -reportprogress 300 -93 -work work P:/vhdl4/marc_antoine_nadeau_jatin_patel_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity marc_antoine_nadeau_jatin_patel_counter
# -- Compiling architecture behavioral of marc_antoine_nadeau_jatin_patel_counter
# End time: 10:22:44 on Apr 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {P:/vhdl4/marc_antoine_nadeau_jatin_patel_FSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:22:44 on Apr 13,2023
# vcom -reportprogress 300 -93 -work work P:/vhdl4/marc_antoine_nadeau_jatin_patel_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity marc_antoine_nadeau_jatin_patel_FSM
# -- Compiling architecture behavioral of marc_antoine_nadeau_jatin_patel_FSM
# End time: 10:22:44 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:22:44 on Apr 13,2023
# vcom -reportprogress 300 -93 -work work P:/vhdl4/marc_antoine_nadeau_jatin_patel_sequence_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity marc_antoine_nadeau_jatin_patel_sequence_detector
# -- Compiling architecture behavioral of marc_antoine_nadeau_jatin_patel_sequence_detector
# End time: 10:22:44 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:22:44 on Apr 13,2023
# vcom -reportprogress 300 -93 -work work P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst
# -- Compiling architecture marc_antoine_nadeau_jatin_patel_sequence_detector_arch of marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(91): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(94): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(97): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(100): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(103): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(106): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(109): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(112): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: P:/vhdl4/simulation/modelsim/marc_antoine_nadeau_jatin_patel_sequence_detector.vht(115): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 10:22:44 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 22
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  marc_antoine_nadeau_jatin_patel_sequence_detector_testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" marc_antoine_nadeau_jatin_patel_sequence_detector_testbench 
# Start time: 10:22:44 on Apr 13,2023
# ** Error: (vsim-3170) Could not find 'P:/vhdl4/simulation/modelsim/rtl_work.marc_antoine_nadeau_jatin_patel_sequence_detector_testbench'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./marc_antoine_nadeau_jatin_patel_vhdl4_run_msim_rtl_vhdl.do PAUSED at line 14
vsim work.marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst
# vsim work.marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst 
# Start time: 10:22:44 on Apr 13,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst(marc_antoine_nadeau_jatin_patel_sequence_detector_arch)
# Loading ieee.numeric_std(body)
# Loading work.marc_antoine_nadeau_jatin_patel_sequence_detector(behavioral)
# Loading work.marc_antoine_nadeau_jatin_patel_fsm(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.marc_antoine_nadeau_jatin_patel_counter(behavioral)
add wave -position end  sim:/marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst/clk
add wave -position end  sim:/marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst/cnt_1
add wave -position end  sim:/marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst/cnt_2
add wave -position end  sim:/marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst/enable
add wave -position end  sim:/marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst/reset
add wave -position end  sim:/marc_antoine_nadeau_jatin_patel_sequence_detector_vhd_tst/seq
run
# End time: 10:57:42 on Apr 13,2023, Elapsed time: 0:34:58
# Errors: 1, Warnings: 0
