[RF RFIC S5511] RF_RFIC_S5511_Get_Div_Ratio: [%s], [%s], target_freq[%d] div_ratio [%s]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Disable: invalid tx path info
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_First: Couldn't Support SSPLL RX%d
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_First: Couldn't Support SSPLL
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [0x%x] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [TX MODE] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [0x%x] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [TX MODE] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [0x%x] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [TX MODE] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [0x%x] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [TX MODE] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [0x%x] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [TX MODE] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [0x%x] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: rx_idx%d [RF_%s] SSPLL Lock [TX MODE] trx_mode[0x%X] trx_cc[0x%X]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: Couldn't Support SSPLL RX%d
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: TX1 SSPLL Lock [0x%x]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: TX2 SSPLL Lock [0x%x]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second: Couldn't Support SSPLL
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second_with_Lock_Check: SSPLL lock FAIL !! CHIP_ID[0x%x] MS_CTRL3[0x%x] MS_CTRL4[0x%x]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second_with_Lock_Check: RX SSPLL lock bit can't be checked at RFIC_REV[%s]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_Second_with_Lock_Check: SSPLL relock %s (cnt=%d) CHIP_ID[0x%x] MS_CTRL3[0x%x] MS_CTRL4[0x%x]
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_TDD_Mode: Couldn't Support SSPLL RX%d
[RF RFIC S5511] RF_RFIC_S5511_Set_SSPLL_TDD_Mode: Couldn't Support SSPLL
[RF RFIC S5511] RF_RFIC_S5511_Set_Frequency: Skipped Frequency Setting!!
[RF RFIC S5511] RF_RFIC_S5511_Set_Frequency: Couldn't find activate PLL!! Failed!!
[RF RFIC S5511] RF_RFIC_S5511_Set_Frequency: %s Freq set [%d kHz] to [%s] done
[RF RFIC S5511] RF_RFIC_S5511_Get_ASV_PLL_Code: invalid LO !!
[RF RFIC S5511] RF_RFIC_S5511_Get_ASV_PLL_Code: Corner[%d] e-fused[%d] ASV code[0x%x]
