module BUS(
    input clk,    
    input [11:0] WTA, 
    input [15:0] PC,
    input [15:0] IR,
    input [15:0] AR,
    input [15:0] DR,
    input [7:0] TR,

    output reg [15:0] BUS_OUT);
    
    assign BUS_OUT = (clk==1'd1) ? (WTA or PC or IR or AR or DR or TR) :
                                16'b0000000000000000;

endmodule