// Seed: 887676484
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  initial begin : LABEL_0
    id_1 = id_1;
  end
  wire id_2;
  wire id_3;
endmodule
module module_2 (
    output tri  id_0
    , id_3,
    input  tri0 id_1
);
  tri id_4;
  id_5 :
  assert property (@(posedge id_3) id_4)
  else $display(id_1, id_5);
  wire id_6;
  final $display(1);
  wor id_7 = 1;
  assign id_5 = 1;
  uwire id_8, id_9 = 1;
  time id_10 (
      .id_0(id_5 - 1'b0),
      .id_1(1),
      .id_2(id_9),
      .id_3(id_8),
      .id_4(id_4)
  );
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
