<!--
Devices using this peripheral: 
   MK10D5
   MK10D7
   MK10D10
   MK10DZ10
   MK10F12
   MK11D5
   MK12D5
   MK20D5
   MK20D7
   MK20D10
   MK20DZ10
   MK20F12
   MK21D5
   MK21F12
   MK22D5
   MK30D7
   MK30D10
   MK30DZ10
   MK40D7
   MK40D10
   MK40DZ10
   MK50D7
   MK50D10
   MK50DZ10
   MK51D7
   MK51D10
   MK51DZ10
   MK52D10
   MK52DZ10
   MK53D10
   MK53DZ10
   MK60D10
   MK60DZ10
   MK60F12
   MK61F12
   MK70F12
   MKE02Z2
   MKL02Z4
   MKL04Z4
   MKL05Z4
   MKL14Z4
   MKL15Z4
   MKL16Z4
   MKL24Z4
   MKL25Z4
   MKL26Z4
   MKL34Z4
   MKL36Z4
   MKL46Z4
-->
      <peripheral sourceFile="CoreDebug">
         <name>CoreDebug</name>
         <description>Core Debug</description>
         <prependToName>CoreDebug</prependToName>
         <baseAddress>0xE000ED30</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x0</offset>
            <width>32</width>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xC0</offset>
            <width>32</width>
            <size>0x10</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>DFSR</name>
               <addressOffset>0x0</addressOffset>
               <size>32</size>
               <access>read-write</access>
            </register>
            <register>
               <name>DHCSR_Read</name>
               <description>Debug Halting Control and Status Register</description>
               <addressOffset>0xC0</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>DHCSR_Write</name>
               <addressOffset>0xC0</addressOffset>
               <size>32</size>
               <access>write-only</access>
            </register>
            <register>
               <name>DCRSR</name>
               <description>Debug Core Register Selector Register</description>
               <addressOffset>0xC4</addressOffset>
               <size>32</size>
               <access>read-write</access>
            </register>
            <register>
               <name>DCRDR</name>
               <description>Debug Core Register Data Register</description>
               <addressOffset>0xC8</addressOffset>
               <size>32</size>
               <access>read-write</access>
            </register>
            <register>
               <name>DEMCR</name>
               <description>Debug Exception and Monitor Control Register</description>
               <addressOffset>0xCC</addressOffset>
               <size>32</size>
               <access>read-write</access>
            </register>
         </registers>
      </peripheral>
