
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     FPGASDR_impl1.ngd -o FPGASDR_impl1_map.ncd -pr FPGASDR_impl1.prf -mp
     FPGASDR_impl1.mrp -lpf
     C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1/FPGASDR_impl1.lpf -lpf
     C:/Users/Rinaldi-i3/lattice/FPGASDR_3/FPGASDR.lpf -gui -msgset
     C:/Users/Rinaldi-i3/lattice/FPGASDR_3/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  10/02/19  22:35:31

Design Summary
--------------

   Number of registers:     73 out of  7209 (1%)
      PFU registers:           73 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        91 out of  3432 (3%)
      SLICEs as Logic/ROM:     91 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         23 out of  3432 (1%)
   Number of LUT4s:        142 out of  6864 (2%)
      Number used as logic LUTs:         96
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 25 + 4(JTAG) out of 115 (25%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net osc_clk: 50 loads, 50 rising, 0 falling (Driver: PLL1/PLLInst_0 )
     Net XIn_c: 1 loads, 1 rising, 0 falling (Driver: PIO XIn )

                                    Page 1




Design:  top                                           Date:  10/02/19  22:35:31

Design Summary (cont)
---------------------
   Number of Clock Enables:  14
     Net uart_tx1/osc_clk_enable_53: 2 loads, 2 LSLICEs
     Net uart_tx1/osc_clk_enable_19: 4 loads, 4 LSLICEs
     Net uart_tx1/r_SM_Main_2: 10 loads, 10 LSLICEs
     Net uart_rx1/osc_clk_enable_40: 2 loads, 2 LSLICEs
     Net uart_rx1/osc_clk_enable_54: 9 loads, 9 LSLICEs
     Net uart_rx1/osc_clk_enable_30: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_26: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_51: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_29: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_31: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_32: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_33: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_34: 1 loads, 1 LSLICEs
     Net uart_rx1/osc_clk_enable_46: 1 loads, 1 LSLICEs
   Number of LSRs:  6
     Net uart_tx1/n880: 9 loads, 9 LSLICEs
     Net uart_tx1/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_tx1/n1467: 1 loads, 1 LSLICEs
     Net uart_rx1/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net uart_rx1/n912: 9 loads, 9 LSLICEs
     Net uart_rx1/n1891: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net uart_rx1/r_SM_Main_0: 17 loads
     Net uart_tx1/r_SM_Main_2: 16 loads
     Net uart_rx1/r_SM_Main_1: 14 loads
     Net uart_rx1/r_Rx_Data: 11 loads
     Net uart_rx1/r_SM_Main_2: 11 loads
     Net uart_rx1/n1295: 10 loads
     Net uart_rx1/n1434: 10 loads
     Net uart_tx1/r_SM_Main_0: 10 loads
     Net uart_tx1/r_SM_Main_1: 10 loads
     Net uart_rx1/osc_clk_enable_54: 9 loads




   Number of warnings:  6
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/Rinaldi-i3/lattice/FPGASDR_3/FPGASDR.lpf(14): Semantic
     error in "IOBUF PORT "RFIn" IO_TYPE=LVDS25 HYSTERESIS=NA ;": Port "RFIn"
     does not exist in the design. This preference has been disabled.
WARNING - map: C:/Users/Rinaldi-i3/lattice/FPGASDR_3/FPGASDR.lpf(24): Semantic
     error in "LOCATE COMP "i_Rx_Serial" SITE "73" ;": COMP "i_Rx_Serial" cannot
     be found in design. This preference has been disabled.
WARNING - map: input pad net 'CICCos_out_clk' has no legal load.
WARNING - map: input pad net 'RFIn' has no legal load.
WARNING - map: IO buffer missing for top level port CICCos_out_clk...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port RFIn...logic will be

                                    Page 2




Design:  top                                           Date:  10/02/19  22:35:31

Design Errors/Warnings (cont)
-----------------------------
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_DV             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Tx_Serial         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_Rx_Byte[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[7]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[6]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MYLED[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| XOut                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| DiffOut             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| PWMOut              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sinGen              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sin_out             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CIC_out_clk         | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  top                                           Date:  10/02/19  22:35:31

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| XIn                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal uart_tx1/osc_clk_enable_56 was merged into signal uart_tx1/r_SM_Main_2
Signal n2005 undriven or does not drive anything - clipped.
Signal PWM1/counter_181_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal PWM1/counter_181_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal PWM1/counter_181_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal PWM1/counter_181_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal uart_rx1/r_Clock_Count_183_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal uart_rx1/r_Clock_Count_183_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal uart_rx1/r_Clock_Count_183_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_rx1/r_Clock_Count_183_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_185_add_4_1/S0 undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_185_add_4_1/CI undriven or does not drive anything
     - clipped.
Signal uart_tx1/r_Clock_Count_185_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal uart_tx1/r_Clock_Count_185_add_4_17/CO undriven or does not drive
     anything - clipped.
Block uart_tx1/i1_1_lut_rep_36 was optimized away.
Block m0_lut was optimized away.

Memory Usage
------------


     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                PLL1/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      XIn_c
  Output Clock(P):                         NODE     osc_clk
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     osc_clk
  Reset Signal:                                     NONE

                                    Page 4




Design:  top                                           Date:  10/02/19  22:35:31

PLL/DLL Summary (cont)
----------------------
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                       8.0000
  Output Clock(P) Frequency (MHz):                  120.0000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    15
  CLKOP Divider:                                    4
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0

                                    Page 5




Design:  top                                           Date:  10/02/19  22:35:31

PLL/DLL Summary (cont)
----------------------
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: PLL1/PLLInst_0
         Type: EHXPLLJ

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        



































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
