{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732493954994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732493954994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 19:19:14 2024 " "Processing started: Sun Nov 24 19:19:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732493954994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493954994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neural_network_top -c neural_network_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off neural_network_top -c neural_network_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493954994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732493955533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732493955533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_adapter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "object_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file object_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 object_mem " "Found entity 1: object_mem" {  } { { "object_mem.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/object_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_neural_network_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_neural_network_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_neural_network_top " "Found entity 1: tb_neural_network_top" {  } { { "tb_neural_network_top.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/tb_neural_network_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu3_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file relu3_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu3_memory " "Found entity 1: relu3_memory" {  } { { "relu3_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu3_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu2_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file relu2_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu2_memory " "Found entity 1: relu2_memory" {  } { { "relu2_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu2_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu1_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file relu1_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu1_memory " "Found entity 1: relu1_memory" {  } { { "relu1_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu1_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.v 1 1 " "Found 1 design units, including 1 entities, in source file relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neural_network_top.v 1 1 " "Found 1 design units, including 1 entities, in source file neural_network_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 neural_network_top " "Found entity 1: neural_network_top" {  } { { "neural_network_top.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/neural_network_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm4_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mm4_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm4_memory " "Found entity 1: mm4_memory" {  } { { "mm4_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/mm4_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm3_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mm3_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm3_memory " "Found entity 1: mm3_memory" {  } { { "mm3_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/mm3_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm2_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mm2_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm2_memory " "Found entity 1: mm2_memory" {  } { { "mm2_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/mm2_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm1_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mm1_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm1_memory " "Found entity 1: mm1_memory" {  } { { "mm1_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/mm1_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiply " "Found entity 1: matrix_multiply" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix4.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix4.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix4 " "Found entity 1: matrix4" {  } { { "matrix4.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix3.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix3.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix3 " "Found entity 1: matrix3" {  } { { "matrix3.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix2.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix2 " "Found entity 1: matrix2" {  } { { "matrix2.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix1.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix1.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix1 " "Found entity 1: matrix1" {  } { { "matrix1.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "image_memory.v(18) " "Verilog HDL information at image_memory.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "image_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/image_memory.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732493963727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file image_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_memory " "Found entity 1: image_memory" {  } { { "image_memory.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/image_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE combined_nn_mnist_grid.v(5) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732493963727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 combined_nn_mnist_grid.v(14) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732493963727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 combined_nn_mnist_grid.v(14) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(14): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732493963727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 combined_nn_mnist_grid.v(14) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(14): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732493963727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 combined_nn_mnist_grid.v(14) " "Verilog HDL Declaration information at combined_nn_mnist_grid.v(14): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732493963727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combined_nn_mnist_grid.v 2 2 " "Found 2 design units, including 2 entities, in source file combined_nn_mnist_grid.v" { { "Info" "ISGN_ENTITY_NAME" "1 combined_nn_mnist_grid " "Found entity 1: combined_nn_mnist_grid" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963727 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_display " "Found entity 2: hex_display" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argmax.v 1 1 " "Found 1 design units, including 1 entities, in source file argmax.v" { { "Info" "ISGN_ENTITY_NAME" "1 argmax " "Found entity 1: argmax" {  } { { "argmax.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/argmax.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493963743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493963743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neural_network_top " "Elaborating entity \"neural_network_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732493963852 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] neural_network_top.v(9) " "Output port \"LEDR\[4\]\" at neural_network_top.v(9) has no driver" {  } { { "neural_network_top.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/neural_network_top.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732493963852 "|neural_network_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_nn_mnist_grid combined_nn_mnist_grid:combined_module " "Elaborating entity \"combined_nn_mnist_grid\" for hierarchy \"combined_nn_mnist_grid:combined_module\"" {  } { { "neural_network_top.v" "combined_module" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/neural_network_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493963852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_reg2 combined_nn_mnist_grid.v(411) " "Verilog HDL or VHDL warning at combined_nn_mnist_grid.v(411): object \"key_reg2\" assigned a value but never read" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732493963852 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 combined_nn_mnist_grid.v(396) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(396): truncated value with size 32 to match size of target (16)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493963852 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 combined_nn_mnist_grid.v(448) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(448): truncated value with size 32 to match size of target (20)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493963852 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 combined_nn_mnist_grid.v(492) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(492): truncated value with size 32 to match size of target (5)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493963868 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 combined_nn_mnist_grid.v(496) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(496): truncated value with size 32 to match size of target (5)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493963868 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 combined_nn_mnist_grid.v(500) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(500): truncated value with size 32 to match size of target (5)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493963868 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 combined_nn_mnist_grid.v(504) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(504): truncated value with size 32 to match size of target (5)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493963868 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 combined_nn_mnist_grid.v(517) " "Verilog HDL assignment warning at combined_nn_mnist_grid.v(517): truncated value with size 32 to match size of target (20)" {  } { { "combined_nn_mnist_grid.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493963868 "|neural_network_top|combined_nn_mnist_grid:combined_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix1 combined_nn_mnist_grid:combined_module\|matrix1:weight_mem1 " "Elaborating entity \"matrix1\" for hierarchy \"combined_nn_mnist_grid:combined_module\|matrix1:weight_mem1\"" {  } { { "combined_nn_mnist_grid.v" "weight_mem1" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964040 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 matrix1.v(5) " "Net \"memory.data_a\" at matrix1.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix1.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix1.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964040 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix1:weight_mem1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 matrix1.v(5) " "Net \"memory.waddr_a\" at matrix1.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix1.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix1.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964040 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix1:weight_mem1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 matrix1.v(5) " "Net \"memory.we_a\" at matrix1.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix1.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix1.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964040 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix1:weight_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix2 combined_nn_mnist_grid:combined_module\|matrix2:weight_mem2 " "Elaborating entity \"matrix2\" for hierarchy \"combined_nn_mnist_grid:combined_module\|matrix2:weight_mem2\"" {  } { { "combined_nn_mnist_grid.v" "weight_mem2" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 matrix2.v(5) " "Net \"memory.data_a\" at matrix2.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix2.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix2.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix2:weight_mem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 matrix2.v(5) " "Net \"memory.waddr_a\" at matrix2.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix2.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix2.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix2:weight_mem2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 matrix2.v(5) " "Net \"memory.we_a\" at matrix2.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix2.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix2.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix2:weight_mem2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix3 combined_nn_mnist_grid:combined_module\|matrix3:weight_mem3 " "Elaborating entity \"matrix3\" for hierarchy \"combined_nn_mnist_grid:combined_module\|matrix3:weight_mem3\"" {  } { { "combined_nn_mnist_grid.v" "weight_mem3" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2048 0 2048 matrix3.v(8) " "Verilog HDL warning at matrix3.v(8): number of words (2048) in memory file does not match the number of elements in the address range \[0:2048\]" {  } { { "matrix3.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix3.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix3:weight_mem3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 matrix3.v(5) " "Net \"memory.data_a\" at matrix3.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix3.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix3.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix3:weight_mem3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 matrix3.v(5) " "Net \"memory.waddr_a\" at matrix3.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix3.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix3.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix3:weight_mem3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 matrix3.v(5) " "Net \"memory.we_a\" at matrix3.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix3.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix3.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix3:weight_mem3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix4 combined_nn_mnist_grid:combined_module\|matrix4:weight_mem4 " "Elaborating entity \"matrix4\" for hierarchy \"combined_nn_mnist_grid:combined_module\|matrix4:weight_mem4\"" {  } { { "combined_nn_mnist_grid.v" "weight_mem4" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 matrix4.v(5) " "Net \"memory.data_a\" at matrix4.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix4.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix4.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix4:weight_mem4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 matrix4.v(5) " "Net \"memory.waddr_a\" at matrix4.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix4.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix4.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix4:weight_mem4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 matrix4.v(5) " "Net \"memory.we_a\" at matrix4.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "matrix4.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix4.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix4:weight_mem4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm1_memory combined_nn_mnist_grid:combined_module\|mm1_memory:mm1_mem " "Elaborating entity \"mm1_memory\" for hierarchy \"combined_nn_mnist_grid:combined_module\|mm1_memory:mm1_mem\"" {  } { { "combined_nn_mnist_grid.v" "mm1_mem" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu1_memory combined_nn_mnist_grid:combined_module\|relu1_memory:relu1_mem " "Elaborating entity \"relu1_memory\" for hierarchy \"combined_nn_mnist_grid:combined_module\|relu1_memory:relu1_mem\"" {  } { { "combined_nn_mnist_grid.v" "relu1_mem" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm2_memory combined_nn_mnist_grid:combined_module\|mm2_memory:mm2_mem " "Elaborating entity \"mm2_memory\" for hierarchy \"combined_nn_mnist_grid:combined_module\|mm2_memory:mm2_mem\"" {  } { { "combined_nn_mnist_grid.v" "mm2_mem" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu2_memory combined_nn_mnist_grid:combined_module\|relu2_memory:relu2_mem " "Elaborating entity \"relu2_memory\" for hierarchy \"combined_nn_mnist_grid:combined_module\|relu2_memory:relu2_mem\"" {  } { { "combined_nn_mnist_grid.v" "relu2_mem" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm3_memory combined_nn_mnist_grid:combined_module\|mm3_memory:mm3_mem " "Elaborating entity \"mm3_memory\" for hierarchy \"combined_nn_mnist_grid:combined_module\|mm3_memory:mm3_mem\"" {  } { { "combined_nn_mnist_grid.v" "mm3_mem" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu3_memory combined_nn_mnist_grid:combined_module\|relu3_memory:relu3_mem " "Elaborating entity \"relu3_memory\" for hierarchy \"combined_nn_mnist_grid:combined_module\|relu3_memory:relu3_mem\"" {  } { { "combined_nn_mnist_grid.v" "relu3_mem" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm4_memory combined_nn_mnist_grid:combined_module\|mm4_memory:mm4_mem " "Elaborating entity \"mm4_memory\" for hierarchy \"combined_nn_mnist_grid:combined_module\|mm4_memory:mm4_mem\"" {  } { { "combined_nn_mnist_grid.v" "mm4_mem" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_multiply combined_nn_mnist_grid:combined_module\|matrix_multiply:mm1 " "Elaborating entity \"matrix_multiply\" for hierarchy \"combined_nn_mnist_grid:combined_module\|matrix_multiply:mm1\"" {  } { { "combined_nn_mnist_grid.v" "mm1" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 matrix_multiply.v(119) " "Verilog HDL assignment warning at matrix_multiply.v(119): truncated value with size 32 to match size of target (10)" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix_multiply:mm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 matrix_multiply.v(122) " "Verilog HDL assignment warning at matrix_multiply.v(122): truncated value with size 32 to match size of target (10)" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix_multiply:mm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 matrix_multiply.v(130) " "Verilog HDL assignment warning at matrix_multiply.v(130): truncated value with size 32 to match size of target (16)" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix_multiply:mm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 matrix_multiply.v(131) " "Verilog HDL assignment warning at matrix_multiply.v(131): truncated value with size 32 to match size of target (16)" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix_multiply:mm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 matrix_multiply.v(138) " "Verilog HDL assignment warning at matrix_multiply.v(138): truncated value with size 32 to match size of target (10)" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix_multiply:mm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 matrix_multiply.v(139) " "Verilog HDL assignment warning at matrix_multiply.v(139): truncated value with size 32 to match size of target (16)" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix_multiply:mm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 matrix_multiply.v(140) " "Verilog HDL assignment warning at matrix_multiply.v(140): truncated value with size 32 to match size of target (16)" {  } { { "matrix_multiply.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/matrix_multiply.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|matrix_multiply:mm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu combined_nn_mnist_grid:combined_module\|relu:relu1 " "Elaborating entity \"relu\" for hierarchy \"combined_nn_mnist_grid:combined_module\|relu:relu1\"" {  } { { "combined_nn_mnist_grid.v" "relu1" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 relu.v(64) " "Verilog HDL assignment warning at relu.v(64): truncated value with size 32 to match size of target (10)" {  } { { "relu.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|relu:relu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 relu.v(65) " "Verilog HDL assignment warning at relu.v(65): truncated value with size 32 to match size of target (16)" {  } { { "relu.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/relu.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964071 "|neural_network_top|combined_nn_mnist_grid:combined_module|relu:relu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "argmax combined_nn_mnist_grid:combined_module\|argmax:argmax_op " "Elaborating entity \"argmax\" for hierarchy \"combined_nn_mnist_grid:combined_module\|argmax:argmax_op\"" {  } { { "combined_nn_mnist_grid.v" "argmax_op" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 argmax.v(54) " "Verilog HDL assignment warning at argmax.v(54): truncated value with size 32 to match size of target (16)" {  } { { "argmax.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/argmax.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732493964087 "|neural_network_top|combined_nn_mnist_grid:combined_module|argmax:argmax_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display combined_nn_mnist_grid:combined_module\|hex_display:hex0 " "Elaborating entity \"hex_display\" for hierarchy \"combined_nn_mnist_grid:combined_module\|hex_display:hex0\"" {  } { { "combined_nn_mnist_grid.v" "hex0" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter combined_nn_mnist_grid:combined_module\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\"" {  } { { "combined_nn_mnist_grid.v" "VGA" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_adapter.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file black.mif " "Parameter \"init_file\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964165 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732493964165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493964211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493964211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493964258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493964258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493964290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493964290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493964336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493964336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_adapter.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732493964387 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732493964387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732493964434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493964434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"combined_nn_mnist_grid:combined_module\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/vga_adapter/vga_adapter.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_memory combined_nn_mnist_grid:combined_module\|image_memory:img_mem " "Elaborating entity \"image_memory\" for hierarchy \"combined_nn_mnist_grid:combined_module\|image_memory:img_mem\"" {  } { { "combined_nn_mnist_grid.v" "img_mem" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493964450 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset argmax_op " "Port \"reset\" does not exist in macrofunction \"argmax_op\"" {  } { { "combined_nn_mnist_grid.v" "argmax_op" { Text "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/combined_nn_mnist_grid.v" 230 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732493965729 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732493965744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/output_files/neural_network_top.map.smsg " "Generated suppressed messages file C:/Users/guokenny/veri_nn-main/veri_nn-main/fpga_demo/output_files/neural_network_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493965791 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732493965906 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 24 19:19:25 2024 " "Processing ended: Sun Nov 24 19:19:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732493965906 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732493965906 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732493965906 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493965906 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732493966505 ""}
