<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3615" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3615{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3615{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3615{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3615{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_3615{left:586px;bottom:1088px;letter-spacing:-0.21px;}
#t6_3615{left:675px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t7_3615{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t8_3615{left:123px;bottom:1026px;letter-spacing:0.11px;word-spacing:0.03px;}
#t9_3615{left:218px;bottom:1026px;letter-spacing:0.13px;word-spacing:-0.01px;}
#ta_3615{left:74px;bottom:1007px;letter-spacing:-0.13px;}
#tb_3615{left:204px;bottom:1007px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#tc_3615{left:258px;bottom:1007px;letter-spacing:-0.11px;word-spacing:0.05px;}
#td_3615{left:420px;bottom:1007px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#te_3615{left:74px;bottom:984px;letter-spacing:-0.13px;}
#tf_3615{left:171px;bottom:991px;}
#tg_3615{left:204px;bottom:984px;letter-spacing:-0.11px;}
#th_3615{left:258px;bottom:984px;letter-spacing:-0.15px;}
#ti_3615{left:420px;bottom:984px;letter-spacing:-0.13px;}
#tj_3615{left:74px;bottom:961px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tk_3615{left:204px;bottom:961px;letter-spacing:-0.11px;}
#tl_3615{left:258px;bottom:961px;letter-spacing:-0.12px;}
#tm_3615{left:420px;bottom:961px;letter-spacing:-0.11px;}
#tn_3615{left:420px;bottom:940px;letter-spacing:-0.12px;}
#to_3615{left:420px;bottom:918px;letter-spacing:-0.12px;}
#tp_3615{left:420px;bottom:897px;letter-spacing:-0.11px;}
#tq_3615{left:420px;bottom:875px;letter-spacing:-0.12px;}
#tr_3615{left:420px;bottom:854px;letter-spacing:-0.12px;}
#ts_3615{left:420px;bottom:833px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_3615{left:420px;bottom:811px;letter-spacing:-0.11px;}
#tu_3615{left:420px;bottom:790px;letter-spacing:-0.11px;}
#tv_3615{left:420px;bottom:768px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_3615{left:420px;bottom:752px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tx_3615{left:420px;bottom:730px;letter-spacing:-0.12px;}
#ty_3615{left:420px;bottom:709px;letter-spacing:-0.12px;}
#tz_3615{left:420px;bottom:687px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_3615{left:420px;bottom:666px;letter-spacing:-0.12px;}
#t11_3615{left:420px;bottom:645px;letter-spacing:-0.11px;}
#t12_3615{left:420px;bottom:623px;letter-spacing:-0.12px;}
#t13_3615{left:420px;bottom:602px;letter-spacing:-0.12px;}
#t14_3615{left:420px;bottom:580px;letter-spacing:-0.12px;}
#t15_3615{left:420px;bottom:559px;letter-spacing:-0.12px;}
#t16_3615{left:420px;bottom:538px;letter-spacing:-0.12px;}
#t17_3615{left:420px;bottom:516px;letter-spacing:-0.12px;}
#t18_3615{left:420px;bottom:495px;letter-spacing:-0.12px;}
#t19_3615{left:420px;bottom:474px;letter-spacing:-0.12px;}
#t1a_3615{left:420px;bottom:452px;letter-spacing:-0.11px;}
#t1b_3615{left:420px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_3615{left:420px;bottom:409px;letter-spacing:-0.13px;}
#t1d_3615{left:420px;bottom:388px;letter-spacing:-0.12px;}
#t1e_3615{left:420px;bottom:367px;letter-spacing:-0.12px;}
#t1f_3615{left:420px;bottom:345px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_3615{left:420px;bottom:324px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_3615{left:420px;bottom:302px;letter-spacing:-0.12px;}
#t1i_3615{left:420px;bottom:281px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_3615{left:420px;bottom:260px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_3615{left:420px;bottom:238px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_3615{left:420px;bottom:217px;letter-spacing:-0.12px;}
#t1m_3615{left:420px;bottom:195px;letter-spacing:-0.11px;}
#t1n_3615{left:420px;bottom:174px;letter-spacing:-0.11px;}
#t1o_3615{left:420px;bottom:153px;letter-spacing:-0.11px;}
#t1p_3615{left:420px;bottom:131px;letter-spacing:-0.12px;}

.s1_3615{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3615{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3615{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3615{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3615{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3615{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3615{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3615{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3615" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3615Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3615" style="-webkit-user-select: none;"><object width="935" height="1210" data="3615/3615.svg" type="image/svg+xml" id="pdf3615" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3615" class="t s1_3615">Vol. 3B </span><span id="t2_3615" class="t s1_3615">17-33 </span>
<span id="t3_3615" class="t s2_3615">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3615" class="t s3_3615">The supported error codes follow the architectural MCACOD definition type </span><span id="t5_3615" class="t s4_3615">1MMMCCCC</span><span id="t6_3615" class="t s3_3615">; see Chapter 16, </span>
<span id="t7_3615" class="t s3_3615">“Machine-Check Architecture.” </span>
<span id="t8_3615" class="t s5_3615">Table 17-37. </span><span id="t9_3615" class="t s5_3615">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 13—14, 17—18, 21—22, 25—26) </span>
<span id="ta_3615" class="t s6_3615">Type </span><span id="tb_3615" class="t s6_3615">Bit No. </span><span id="tc_3615" class="t s6_3615">Bit Function </span><span id="td_3615" class="t s6_3615">Bit Description </span>
<span id="te_3615" class="t s7_3615">MCA Error Codes </span>
<span id="tf_3615" class="t s8_3615">1 </span>
<span id="tg_3615" class="t s7_3615">15:0 </span><span id="th_3615" class="t s7_3615">MCACOD </span><span id="ti_3615" class="t s7_3615">Memory Controller error format: 0000 0000 1MMM CCCC </span>
<span id="tj_3615" class="t s7_3615">Model Specific Errors </span><span id="tk_3615" class="t s7_3615">27:16 </span><span id="tl_3615" class="t s7_3615">Error Codes </span><span id="tm_3615" class="t s7_3615">0000H: Uncorrectable spare error. </span>
<span id="tn_3615" class="t s7_3615">0001H: End to End address parity error. </span>
<span id="to_3615" class="t s7_3615">0002H: Write data parity error. </span>
<span id="tp_3615" class="t s7_3615">0003H: End to End uncorrectable/correctable write data ECC error. </span>
<span id="tq_3615" class="t s7_3615">0004H: Write byte enable parity error. </span>
<span id="tr_3615" class="t s7_3615">0007H: Transaction ID parity error. </span>
<span id="ts_3615" class="t s7_3615">0008H: Correctable patrol scrub error. </span>
<span id="tt_3615" class="t s7_3615">0010H: Uncorrectable patrol scrub error. </span>
<span id="tu_3615" class="t s7_3615">0020H: Correctable spare error. </span>
<span id="tv_3615" class="t s7_3615">0080H: Transient or correctable error for demand or underfill reads or </span>
<span id="tw_3615" class="t s7_3615">read 2LM metadata error. </span>
<span id="tx_3615" class="t s7_3615">00A0H: Uncorrectable error for demand or underfill reads. </span>
<span id="ty_3615" class="t s7_3615">0100H: WDB read parity error. </span>
<span id="tz_3615" class="t s7_3615">0108H: DDR/DDRT link failure. </span>
<span id="t10_3615" class="t s7_3615">0111H: PCLS address CSR parity error. </span>
<span id="t11_3615" class="t s7_3615">0112H: PCLS illegal ADDDC configuration error. </span>
<span id="t12_3615" class="t s7_3615">0200H: DDR4 command / address parity error. </span>
<span id="t13_3615" class="t s7_3615">0400H: RPQ scheduler address parity error. </span>
<span id="t14_3615" class="t s7_3615">0800H: 2LM unrecognized request type. </span>
<span id="t15_3615" class="t s7_3615">0801H: 2LM read response to an invalid scoreboard entry. </span>
<span id="t16_3615" class="t s7_3615">0802H: 2LM unexpected read response. </span>
<span id="t17_3615" class="t s7_3615">0803H: 2LM DDR4 completion to an invalid scoreboard entry. </span>
<span id="t18_3615" class="t s7_3615">0804H: 2LM DDRT completion to an invalid scoreboard entry. </span>
<span id="t19_3615" class="t s7_3615">0805H: 2LM completion FIFO overflow. </span>
<span id="t1a_3615" class="t s7_3615">0806H: DDRT link parity error. </span>
<span id="t1b_3615" class="t s7_3615">0807H: DDRT RID uncorrectable error. </span>
<span id="t1c_3615" class="t s7_3615">0809H: DDRT RID FIFO overflow. </span>
<span id="t1d_3615" class="t s7_3615">080AH: DDRT error on FNV write credits. </span>
<span id="t1e_3615" class="t s7_3615">080BH: DDRT error on FNV read credits. </span>
<span id="t1f_3615" class="t s7_3615">080CH: DDRT scheduler error. </span>
<span id="t1g_3615" class="t s7_3615">080DH: DDRT FNV error. </span>
<span id="t1h_3615" class="t s7_3615">080EH: DDRT FNV thermal error. </span>
<span id="t1i_3615" class="t s7_3615">080FH: DDRT unexpected data packet during CMI idle. </span>
<span id="t1j_3615" class="t s7_3615">0810H: DDRT RPQ request parity error. </span>
<span id="t1k_3615" class="t s7_3615">0811H: DDRT WPQ request parity error. </span>
<span id="t1l_3615" class="t s7_3615">0812H: 2LM NmFillWr CAM multiple hit error. </span>
<span id="t1m_3615" class="t s7_3615">0813H: CMI credit oversubscription error. </span>
<span id="t1n_3615" class="t s7_3615">0814H: CMI total credit count error. </span>
<span id="t1o_3615" class="t s7_3615">0815H: CMI reserved credit pool error. </span>
<span id="t1p_3615" class="t s7_3615">0816H: DDRT link ECC error. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
