{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 11:33:23 2016 " "Info: Processing started: Tue Sep 27 11:33:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_TX_ADC -c Serial_TX_ADC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_TX_ADC -c Serial_TX_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1 " "Info: Found entity 1: ADC1" {  } { { "ADC1.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/ADC1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_tx3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serial_tx3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_TX3 " "Info: Found entity 1: Serial_TX3" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_tx_adc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serial_tx_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_TX_ADC " "Info: Found entity 1: Serial_TX_ADC" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Serial_TX_ADC " "Info: Elaborating entity \"Serial_TX_ADC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_TX3 Serial_TX3:u0 " "Info: Elaborating entity \"Serial_TX3\" for hierarchy \"Serial_TX3:u0\"" {  } { { "Serial_TX_ADC.v" "u0" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Serial_TX3.v(184) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(184): truncated value with size 32 to match size of target (8)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Serial_TX3.v(185) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(185): truncated value with size 32 to match size of target (8)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Serial_TX3.v(186) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(186): truncated value with size 32 to match size of target (8)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Serial_TX3.v(206) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(206): truncated value with size 32 to match size of target (16)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Serial_TX3.v(220) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(220): truncated value with size 32 to match size of target (4)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Serial_TX3.v(246) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(246): truncated value with size 32 to match size of target (5)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Serial_TX3.v(251) " "Warning (10270): Verilog HDL Case Statement warning at Serial_TX3.v(251): incomplete case statement has no default case item" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 251 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[0\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[0\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[1\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[1\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[2\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[2\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[3\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[3\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[4\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[4\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[5\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[5\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[6\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[6\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[4\]\[7\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[4\]\[7\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[0\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[0\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[1\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[1\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[2\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[2\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[3\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[3\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[4\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[4\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[5\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[5\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[6\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[6\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[3\]\[7\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[3\]\[7\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[0\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[0\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[1\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[1\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[2\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[2\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[3\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[3\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[4\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[4\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[5\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[5\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[6\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[6\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[2\]\[7\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[2\]\[7\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[0\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[0\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[1\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[1\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[2\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[2\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[3\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[3\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[4\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[4\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[5\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[5\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[6\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[6\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[1\]\[7\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[1\]\[7\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[0\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[0\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[1\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[1\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[2\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[2\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[3\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[3\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[4\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[4\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[5\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[5\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[6\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[6\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp\[0\]\[7\] Serial_TX3.v(250) " "Info (10041): Inferred latch for \"tx_temp\[0\]\[7\]\" at Serial_TX3.v(250)" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1 ADC1:u1 " "Info: Elaborating entity \"ADC1\" for hierarchy \"ADC1:u1\"" {  } { { "Serial_TX_ADC.v" "u1" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Div0\"" {  } { { "Serial_TX3.v" "Div0" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Mod0\"" {  } { { "Serial_TX3.v" "Mod0" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Div1\"" {  } { { "Serial_TX3.v" "Div1" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Mod1\"" {  } { { "Serial_TX3.v" "Mod1" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Serial_TX3:u0\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Serial_TX3:u0\|Mod2\"" {  } { { "Serial_TX3.v" "Mod2" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 186 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_TX3:u0\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Serial_TX3:u0\|lpm_divide:Div0\"" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_TX3:u0\|lpm_divide:Div0 " "Info: Instantiated megafunction \"Serial_TX3:u0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_i5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i5m " "Info: Found entity 1: lpm_divide_i5m" {  } { { "db/lpm_divide_i5m.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/lpm_divide_i5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_coe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_coe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_coe " "Info: Found entity 1: alt_u_div_coe" {  } { { "db/alt_u_div_coe.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/alt_u_div_coe.tdf" 38 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Info: Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Info: Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Info: Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Info: Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Info: Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Info: Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Info: Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adc " "Info: Found entity 1: add_sub_adc" {  } { { "db/add_sub_adc.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/add_sub_adc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_TX3:u0\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"Serial_TX3:u0\|lpm_divide:Mod0\"" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_TX3:u0\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"Serial_TX3:u0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 184 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Info: Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6oe " "Info: Found entity 1: alt_u_div_6oe" {  } { { "db/alt_u_div_6oe.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/alt_u_div_6oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_TX3:u0\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"Serial_TX3:u0\|lpm_divide:Div1\"" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_TX3:u0\|lpm_divide:Div1 " "Info: Instantiated megafunction \"Serial_TX3:u0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 185 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_f5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f5m " "Info: Found entity 1: lpm_divide_f5m" {  } { { "db/lpm_divide_f5m.tdf" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/db/lpm_divide_f5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[0\] GND " "Warning (13410): Pin \"addr\[0\]\" is stuck at GND" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[1\] GND " "Warning (13410): Pin \"addr\[1\]\" is stuck at GND" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[2\] GND " "Warning (13410): Pin \"addr\[2\]\" is stuck at GND" {  } { { "Serial_TX_ADC.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX_ADC.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 169 -1 0 } } { "Serial_TX3.v" "" { Text "C:/Users/user/Desktop/Serial_TX_ADC/Serial_TX3.v" 176 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADC1:u1\|state~7 " "Info: Register \"ADC1:u1\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADC1:u1\|state~8 " "Info: Register \"ADC1:u1\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Info: Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Info: Implemented 288 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 11:33:25 2016 " "Info: Processing ended: Tue Sep 27 11:33:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
