//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 4.0 (http://legup.org)
// Compiled: Sun Jul 26 12:56:54 2015
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Sun Mar 31 11:15:25 2019
//----------------------------------------------------------------------------//

`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 12
`define MEMORY_CONTROLLER_TAG_SIZE 9
//   %LARc = alloca [8 x i16], align 2
`define TAG_main_0_LARc `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_main_0_LARc_a {`TAG_main_0_LARc, 23'd0}

// Turn off warning 'ignoring unsupported system task'
// altera message_off 10175

`timescale 1 ns / 1 ns
module top
	(
		clk,
		reset,
		start,
		finish,
		waitrequest,
		return_val
	);
input clk;
input reset;
input start;
output wire finish;
input waitrequest;
output wire [31:0] return_val;
wire memory_controller_waitrequest;
wire memory_controller_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
wire memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
wire [1:0] memory_controller_size_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;

wire memory_controller_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
wire memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
wire [1:0] memory_controller_size_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;

/* synthesis translate_off */
assign memory_controller_waitrequest = waitrequest;
/* synthesis translate_on */

memory_controller memory_controller_inst (
	.clk( clk ),
	.memory_controller_enable_a( memory_controller_enable_a ),
	.memory_controller_enable_b( memory_controller_enable_b ),
	.memory_controller_address_a( memory_controller_address_a ),
	.memory_controller_address_b( memory_controller_address_b ),
	.memory_controller_write_enable_a( memory_controller_write_enable_a ),
	.memory_controller_write_enable_b( memory_controller_write_enable_b ),
	.memory_controller_in_a( memory_controller_in_a ),
	.memory_controller_in_b( memory_controller_in_b ),
	.memory_controller_size_a( memory_controller_size_a ),
	.memory_controller_size_b( memory_controller_size_b ),
	.memory_controller_waitrequest( memory_controller_waitrequest ),
	.memory_controller_out_reg_a( memory_controller_out_a ),
	.memory_controller_out_reg_b( memory_controller_out_b )
);

main main_inst(
	.clk( clk ),
	.clk2x( clk2x ),
	.clk1x_follower( clk1x_follower ),
	.reset( reset ),
	.start( start ),
	.finish( finish ),
	.return_val( return_val ),
	.memory_controller_waitrequest(memory_controller_waitrequest),
	.memory_controller_enable_a(memory_controller_enable_a),
	.memory_controller_address_a(memory_controller_address_a),
	.memory_controller_write_enable_a(memory_controller_write_enable_a),
	.memory_controller_in_a(memory_controller_in_a),
	.memory_controller_size_a(memory_controller_size_a),
	.memory_controller_out_a(memory_controller_out_a),
	.memory_controller_enable_b(memory_controller_enable_b),
	.memory_controller_address_b(memory_controller_address_b),
	.memory_controller_write_enable_b(memory_controller_write_enable_b),
	.memory_controller_in_b(memory_controller_in_b),
	.memory_controller_size_b(memory_controller_size_b),
	.memory_controller_out_b(memory_controller_out_b)
);

endmodule

`timescale 1 ns / 1 ns
module memory_controller
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [2:0] ram_16_address_a;
reg [2:0] ram_16_address_b;
reg ram_16_write_enable_a;
reg ram_16_write_enable_b;
reg [15:0] ram_16_in_a;
reg [15:0] ram_16_in_b;
wire [15:0] ram_16_out_a;
wire [15:0] ram_16_out_b;

//   %LARc = alloca [8 x i16], align 2
ram_dual_port ram_16 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( ram_16_address_a ),
	.address_b( ram_16_address_b ),
	.wren_a( ram_16_write_enable_a ),
	.wren_b( ram_16_write_enable_b ),
	.data_a( ram_16_in_a ),
	.data_b( ram_16_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( ram_16_out_a ),
	.q_b( ram_16_out_b)
);
defparam ram_16.width_a = 16;
defparam ram_16.width_b = 16;
defparam ram_16.widthad_a = 3;
defparam ram_16.widthad_b = 3;
defparam ram_16.width_be_a = 1;
defparam ram_16.width_be_b = 1;
defparam ram_16.numwords_a = 8;
defparam ram_16.numwords_b = 8;
defparam ram_16.latency = ram_latency;
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
always @(*)
if (memory_controller_enable_a & (tag_a == 0))
begin
   $display("Error: Null pointer exception! Are you trying to read from a local ram? Use: 'set_memory_global <ram_name>' To debug this error try: 'set_parameter PRINT_STATES 1'");
   $finish;
end
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
always @(*)
if (memory_controller_enable_b & (tag_b == 0))
begin
   $display("Error: Null pointer exception! Are you trying to read from a local ram? Use: 'set_memory_global <ram_name>' To debug this error try: 'set_parameter PRINT_STATES 1'");
   $finish;
end
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_ram_16_a;
assign select_ram_16_a = (tag_a == 2);
reg [ram_latency:0] select_ram_16_reg_a;
wire [15:0] memory_controller_ram_16_out_a;
assign memory_controller_ram_16_out_a = {16{ select_ram_16_reg_a[ram_latency]}} & ram_16_out_a;

always @(*)
begin
	ram_16_address_a = memory_controller_address_a [3-1+1:1] & {3{select_ram_16_a}};
	ram_16_write_enable_a = memory_controller_write_enable_a & select_ram_16_a;
	ram_16_in_a [16-1:0] = memory_controller_in_a[16-1:0];

end
always @(*)
begin
	select_not_struct_a [2:0] = 3'b0 | {1{select_ram_16_reg_a[ram_latency]}};
	if (prevAddr_a[2:0] & select_not_struct_a[2:0] != 0 && memory_controller_enable_a)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end

	prevSize_a_and[0] = prevSize_a[1] | prevSize_a[0];
	prevSize_a_and[1] = prevSize_a[1];
	prevSize_a_and[2] = prevSize_a[1] & prevSize_a[0];
	if ((prevAddr_a & prevSize_a_and) != 0 && memory_controller_enable_a)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end
	memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
	memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_ram_16_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_ram_16_reg_a[j+1] <= select_ram_16_reg_a[j];
end
always @(*)
begin
select_ram_16_reg_a[0] <= select_ram_16_a;
end

reg [2:0] select_not_struct_b;

wire select_ram_16_b;
assign select_ram_16_b = (tag_b == 2);
reg [ram_latency:0] select_ram_16_reg_b;
wire [15:0] memory_controller_ram_16_out_b;
assign memory_controller_ram_16_out_b = {16{ select_ram_16_reg_b[ram_latency]}} & ram_16_out_b;

always @(*)
begin
	ram_16_address_b = memory_controller_address_b [3-1+1:1] & {3{select_ram_16_b}};
	ram_16_write_enable_b = memory_controller_write_enable_b & select_ram_16_b;
	ram_16_in_b [16-1:0] = memory_controller_in_b[16-1:0];

end
always @(*)
begin
	select_not_struct_b [2:0] = 3'b0 | {1{select_ram_16_reg_b[ram_latency]}};
	if (prevAddr_b[2:0] & select_not_struct_b[2:0] != 0 && memory_controller_enable_b)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end

	prevSize_b_and[0] = prevSize_b[1] | prevSize_b[0];
	prevSize_b_and[1] = prevSize_b[1];
	prevSize_b_and[2] = prevSize_b[1] & prevSize_b[0];
	if ((prevAddr_b & prevSize_b_and) != 0 && memory_controller_enable_b)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end
	memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
	memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_ram_16_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_ram_16_reg_b[j+1] <= select_ram_16_reg_b[j];
end
always @(*)
begin
select_ram_16_reg_b[0] <= select_ram_16_b;
end

endmodule 

`timescale 1 ns / 1 ns
module legup_memset_2_i64
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_m,
	arg_c1,
	arg_n
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__0_2 = 4'd2;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__0_3 = 4'd3;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__0_4 = 4'd4;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__0_5 = 4'd5;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__0_6 = 4'd6;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__17_7 = 4'd7;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__17_8 = 4'd8;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__17_9 = 4'd9;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__21_10 = 4'd10;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__21_11 = 4'd11;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__21_12 = 4'd12;
parameter [3:0] LEGUP_F_legup_memset_2_i64_BB__25_13 = 4'd13;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_m;
input [7:0] arg_c1;
input [63:0] arg_n;
reg [3:0] cur_state;
reg [3:0] next_state;
reg [7:0] legup_memset_2_i64_0_4;
reg [7:0] legup_memset_2_i64_0_4_reg;
reg [15:0] legup_memset_2_i64_0_5;
reg [15:0] legup_memset_2_i64_0_5_reg;
reg [15:0] legup_memset_2_i64_0_6;
reg [15:0] legup_memset_2_i64_0_6_reg;
reg [31:0] legup_memset_2_i64_0_7;
reg [31:0] legup_memset_2_i64_0_7_reg;
reg [31:0] legup_memset_2_i64_0_8;
reg [31:0] legup_memset_2_i64_0_8_reg;
reg [15:0] legup_memset_2_i64_0_9;
reg [15:0] legup_memset_2_i64_0_9_reg;
reg [31:0] legup_memset_2_i64_0_10;
reg [31:0] legup_memset_2_i64_0_10_reg;
reg [31:0] legup_memset_2_i64_0_11;
reg [31:0] legup_memset_2_i64_0_11_reg;
reg [15:0] legup_memset_2_i64_0_12;
reg [15:0] legup_memset_2_i64_0_12_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_0_13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_0_13_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_0_14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_0_14_reg;
reg [63:0] legup_memset_2_i64_0_15;
reg [63:0] legup_memset_2_i64_0_15_reg;
reg [63:0] legup_memset_2_i64_0_16;
reg [63:0] legup_memset_2_i64_0_16_reg;
reg [63:0] legup_memset_2_i64_17_18;
reg [63:0] legup_memset_2_i64_17_18_reg;
reg [63:0] legup_memset_2_i64_17_19;
reg [63:0] legup_memset_2_i64_17_19_reg;
reg  legup_memset_2_i64_17_20;
reg  legup_memset_2_i64_17_20_reg;
reg [15:0] legup_memset_2_i64_21_22;
reg [15:0] legup_memset_2_i64_21_22_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_21_23;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_21_23_reg;
reg [31:0] legup_memset_2_i64_21_gep_int;
reg [31:0] legup_memset_2_i64_21_gep_int_reg;
reg [31:0] legup_memset_2_i64_21_gep;
reg [31:0] legup_memset_2_i64_21_gep_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_21_24;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_21_24_reg;
wire [7:0] bitoff_address_a;
wire  bitoff_write_enable_a;
wire [7:0] bitoff_in_a;
wire [7:0] bitoff_out_a;
wire [7:0] bitoff_address_b;
wire  bitoff_write_enable_b;
wire [7:0] bitoff_in_b;
wire [7:0] bitoff_out_b;
wire [7:0] inData_address_a;
wire  inData_write_enable_a;
wire [15:0] inData_in_a;
wire [15:0] inData_out_a;
wire [7:0] inData_address_b;
wire  inData_write_enable_b;
wire [15:0] inData_in_b;
wire [15:0] inData_out_b;
wire [7:0] outData_address_a;
wire  outData_write_enable_a;
wire [15:0] outData_in_a;
wire [15:0] outData_out_a;
wire [7:0] outData_address_b;
wire  outData_write_enable_b;
wire [15:0] outData_in_b;
wire [15:0] outData_out_b;
wire [3:0] main_0_Pi_address_a;
wire  main_0_Pi_write_enable_a;
wire [15:0] main_0_Pi_in_a;
wire [15:0] main_0_Pi_out_a;
wire [3:0] main_0_Pi_address_b;
wire  main_0_Pi_write_enable_b;
wire [15:0] main_0_Pi_in_b;
wire [15:0] main_0_Pi_out_b;
wire [3:0] main_0_Ki_address_a;
wire  main_0_Ki_write_enable_a;
wire [15:0] main_0_Ki_in_a;
wire [15:0] main_0_Ki_out_a;
wire [3:0] main_0_Ki_address_b;
wire  main_0_Ki_write_enable_b;
wire [15:0] main_0_Ki_in_b;
wire [15:0] main_0_Ki_out_b;
wire [7:0] main_0_so_address_a;
wire  main_0_so_write_enable_a;
wire [15:0] main_0_so_in_a;
wire [15:0] main_0_so_out_a;
wire [7:0] main_0_so_address_b;
wire  main_0_so_write_enable_b;
wire [15:0] main_0_so_in_b;
wire [15:0] main_0_so_out_b;
wire [2:0] ram_16_address_a;
wire  ram_16_write_enable_a;
wire [15:0] ram_16_in_a;
wire [15:0] ram_16_out_a;
wire [2:0] ram_16_address_b;
wire  ram_16_write_enable_b;
wire [15:0] ram_16_in_b;
wire [15:0] ram_16_out_b;
reg  legup_memset_2_i64_0_1_address_a;
reg  legup_memset_2_i64_0_1_write_enable_a;
reg [31:0] legup_memset_2_i64_0_1_in_a;
wire [31:0] legup_memset_2_i64_0_1_out_a;
wire  legup_memset_2_i64_0_1_address_b;
wire  legup_memset_2_i64_0_1_write_enable_b;
wire [31:0] legup_memset_2_i64_0_1_in_b;
wire [31:0] legup_memset_2_i64_0_1_out_b;
reg  legup_memset_2_i64_0_2_address_a;
reg  legup_memset_2_i64_0_2_write_enable_a;
reg [7:0] legup_memset_2_i64_0_2_in_a;
wire [7:0] legup_memset_2_i64_0_2_out_a;
wire  legup_memset_2_i64_0_2_address_b;
wire  legup_memset_2_i64_0_2_write_enable_b;
wire [7:0] legup_memset_2_i64_0_2_in_b;
wire [7:0] legup_memset_2_i64_0_2_out_b;
reg  legup_memset_2_i64_0_3_address_a;
reg  legup_memset_2_i64_0_3_write_enable_a;
reg [63:0] legup_memset_2_i64_0_3_in_a;
wire [63:0] legup_memset_2_i64_0_3_out_a;
wire  legup_memset_2_i64_0_3_address_b;
wire  legup_memset_2_i64_0_3_write_enable_b;
wire [63:0] legup_memset_2_i64_0_3_in_b;
wire [63:0] legup_memset_2_i64_0_3_out_b;
reg  legup_memset_2_i64_0_c_address_a;
reg  legup_memset_2_i64_0_c_write_enable_a;
reg [15:0] legup_memset_2_i64_0_c_in_a;
wire [15:0] legup_memset_2_i64_0_c_out_a;
reg  legup_memset_2_i64_0_c_address_b;
reg  legup_memset_2_i64_0_c_write_enable_b;
wire [15:0] legup_memset_2_i64_0_c_in_b;
wire [15:0] legup_memset_2_i64_0_c_out_b;
reg  legup_memset_2_i64_0_s_address_a;
reg  legup_memset_2_i64_0_s_write_enable_a;
reg [31:0] legup_memset_2_i64_0_s_in_a;
wire [31:0] legup_memset_2_i64_0_s_out_a;
reg  legup_memset_2_i64_0_s_address_b;
reg  legup_memset_2_i64_0_s_write_enable_b;
reg [31:0] legup_memset_2_i64_0_s_in_b;
wire [31:0] legup_memset_2_i64_0_s_out_b;
reg [63:0] legup_memset_2_i64_signed_add_64_0_op0;
reg [63:0] legup_memset_2_i64_signed_add_64_0_op1;
reg [63:0] legup_memset_2_i64_signed_add_64_0;
reg [31:0] legup_memset_2_i64_signed_add_32_0_op0;
reg [31:0] legup_memset_2_i64_signed_add_32_0_op1;
reg [31:0] legup_memset_2_i64_signed_add_32_0;

// Local Rams


//   %1 = alloca i8*, align 4
ram_dual_port legup_memset_2_i64_0_1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memset_2_i64_0_1_address_a ),
	.address_b( legup_memset_2_i64_0_1_address_b ),
	.wren_a( legup_memset_2_i64_0_1_write_enable_a ),
	.wren_b( legup_memset_2_i64_0_1_write_enable_b ),
	.data_a( legup_memset_2_i64_0_1_in_a ),
	.data_b( legup_memset_2_i64_0_1_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memset_2_i64_0_1_out_a ),
	.q_b( legup_memset_2_i64_0_1_out_b)
);
defparam legup_memset_2_i64_0_1.width_a = 32;
defparam legup_memset_2_i64_0_1.width_b = 32;
defparam legup_memset_2_i64_0_1.widthad_a = 1;
defparam legup_memset_2_i64_0_1.widthad_b = 1;
defparam legup_memset_2_i64_0_1.width_be_a = 1;
defparam legup_memset_2_i64_0_1.width_be_b = 1;
defparam legup_memset_2_i64_0_1.numwords_a = 1;
defparam legup_memset_2_i64_0_1.numwords_b = 1;
defparam legup_memset_2_i64_0_1.latency = 1;


//   %2 = alloca i8, align 1
ram_dual_port legup_memset_2_i64_0_2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memset_2_i64_0_2_address_a ),
	.address_b( legup_memset_2_i64_0_2_address_b ),
	.wren_a( legup_memset_2_i64_0_2_write_enable_a ),
	.wren_b( legup_memset_2_i64_0_2_write_enable_b ),
	.data_a( legup_memset_2_i64_0_2_in_a ),
	.data_b( legup_memset_2_i64_0_2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memset_2_i64_0_2_out_a ),
	.q_b( legup_memset_2_i64_0_2_out_b)
);
defparam legup_memset_2_i64_0_2.width_a = 8;
defparam legup_memset_2_i64_0_2.width_b = 8;
defparam legup_memset_2_i64_0_2.widthad_a = 1;
defparam legup_memset_2_i64_0_2.widthad_b = 1;
defparam legup_memset_2_i64_0_2.width_be_a = 1;
defparam legup_memset_2_i64_0_2.width_be_b = 1;
defparam legup_memset_2_i64_0_2.numwords_a = 1;
defparam legup_memset_2_i64_0_2.numwords_b = 1;
defparam legup_memset_2_i64_0_2.latency = 1;


//   %3 = alloca i64, align 8
ram_dual_port legup_memset_2_i64_0_3 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memset_2_i64_0_3_address_a ),
	.address_b( legup_memset_2_i64_0_3_address_b ),
	.wren_a( legup_memset_2_i64_0_3_write_enable_a ),
	.wren_b( legup_memset_2_i64_0_3_write_enable_b ),
	.data_a( legup_memset_2_i64_0_3_in_a ),
	.data_b( legup_memset_2_i64_0_3_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memset_2_i64_0_3_out_a ),
	.q_b( legup_memset_2_i64_0_3_out_b)
);
defparam legup_memset_2_i64_0_3.width_a = 64;
defparam legup_memset_2_i64_0_3.width_b = 64;
defparam legup_memset_2_i64_0_3.widthad_a = 1;
defparam legup_memset_2_i64_0_3.widthad_b = 1;
defparam legup_memset_2_i64_0_3.width_be_a = 1;
defparam legup_memset_2_i64_0_3.width_be_b = 1;
defparam legup_memset_2_i64_0_3.numwords_a = 1;
defparam legup_memset_2_i64_0_3.numwords_b = 1;
defparam legup_memset_2_i64_0_3.latency = 1;


//   %c = alloca i16, align 2
ram_dual_port legup_memset_2_i64_0_c (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memset_2_i64_0_c_address_a ),
	.address_b( legup_memset_2_i64_0_c_address_b ),
	.wren_a( legup_memset_2_i64_0_c_write_enable_a ),
	.wren_b( legup_memset_2_i64_0_c_write_enable_b ),
	.data_a( legup_memset_2_i64_0_c_in_a ),
	.data_b( legup_memset_2_i64_0_c_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memset_2_i64_0_c_out_a ),
	.q_b( legup_memset_2_i64_0_c_out_b)
);
defparam legup_memset_2_i64_0_c.width_a = 16;
defparam legup_memset_2_i64_0_c.width_b = 16;
defparam legup_memset_2_i64_0_c.widthad_a = 1;
defparam legup_memset_2_i64_0_c.widthad_b = 1;
defparam legup_memset_2_i64_0_c.width_be_a = 1;
defparam legup_memset_2_i64_0_c.width_be_b = 1;
defparam legup_memset_2_i64_0_c.numwords_a = 1;
defparam legup_memset_2_i64_0_c.numwords_b = 1;
defparam legup_memset_2_i64_0_c.latency = 1;


//   %s = alloca i16*, align 4
ram_dual_port legup_memset_2_i64_0_s (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memset_2_i64_0_s_address_a ),
	.address_b( legup_memset_2_i64_0_s_address_b ),
	.wren_a( legup_memset_2_i64_0_s_write_enable_a ),
	.wren_b( legup_memset_2_i64_0_s_write_enable_b ),
	.data_a( legup_memset_2_i64_0_s_in_a ),
	.data_b( legup_memset_2_i64_0_s_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memset_2_i64_0_s_out_a ),
	.q_b( legup_memset_2_i64_0_s_out_b)
);
defparam legup_memset_2_i64_0_s.width_a = 32;
defparam legup_memset_2_i64_0_s.width_b = 32;
defparam legup_memset_2_i64_0_s.widthad_a = 1;
defparam legup_memset_2_i64_0_s.widthad_b = 1;
defparam legup_memset_2_i64_0_s.width_be_a = 1;
defparam legup_memset_2_i64_0_s.width_be_b = 1;
defparam legup_memset_2_i64_0_s.numwords_a = 1;
defparam legup_memset_2_i64_0_s.numwords_b = 1;
defparam legup_memset_2_i64_0_s.latency = 1;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_legup_memset_2_i64_BB__0_1;
LEGUP_F_legup_memset_2_i64_BB__0_1:
		next_state = LEGUP_F_legup_memset_2_i64_BB__0_2;
LEGUP_F_legup_memset_2_i64_BB__0_2:
		next_state = LEGUP_F_legup_memset_2_i64_BB__0_3;
LEGUP_F_legup_memset_2_i64_BB__0_3:
		next_state = LEGUP_F_legup_memset_2_i64_BB__0_4;
LEGUP_F_legup_memset_2_i64_BB__0_4:
		next_state = LEGUP_F_legup_memset_2_i64_BB__0_5;
LEGUP_F_legup_memset_2_i64_BB__0_5:
		next_state = LEGUP_F_legup_memset_2_i64_BB__0_6;
LEGUP_F_legup_memset_2_i64_BB__0_6:
		next_state = LEGUP_F_legup_memset_2_i64_BB__17_7;
LEGUP_F_legup_memset_2_i64_BB__17_7:
		next_state = LEGUP_F_legup_memset_2_i64_BB__17_8;
LEGUP_F_legup_memset_2_i64_BB__17_8:
		next_state = LEGUP_F_legup_memset_2_i64_BB__17_9;
LEGUP_F_legup_memset_2_i64_BB__17_9:
	if ((legup_memset_2_i64_17_20_reg == 1'd1))
		next_state = LEGUP_F_legup_memset_2_i64_BB__21_10;
	else if ((legup_memset_2_i64_17_20_reg == 1'd0))
		next_state = LEGUP_F_legup_memset_2_i64_BB__25_13;
LEGUP_F_legup_memset_2_i64_BB__21_10:
		next_state = LEGUP_F_legup_memset_2_i64_BB__21_11;
LEGUP_F_legup_memset_2_i64_BB__21_11:
		next_state = LEGUP_F_legup_memset_2_i64_BB__21_12;
LEGUP_F_legup_memset_2_i64_BB__21_12:
		next_state = LEGUP_F_legup_memset_2_i64_BB__17_7;
LEGUP_F_legup_memset_2_i64_BB__25_13:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %4 = load i8* %2, align 1*/
		legup_memset_2_i64_0_4 = legup_memset_2_i64_0_2_out_a;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %4 = load i8* %2, align 1*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_4_reg <= legup_memset_2_i64_0_4;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_4_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %5 = zext i8 %4 to i16*/
		legup_memset_2_i64_0_5 = legup_memset_2_i64_0_4;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %5 = zext i8 %4 to i16*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_5_reg <= legup_memset_2_i64_0_5;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_5_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %6 = load i16* %c, align 2*/
		legup_memset_2_i64_0_6 = legup_memset_2_i64_0_c_out_a;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %6 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_6_reg <= legup_memset_2_i64_0_6;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_6_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %7 = zext i16 %6 to i32*/
		legup_memset_2_i64_0_7 = legup_memset_2_i64_0_6;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %7 = zext i16 %6 to i32*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_7_reg <= legup_memset_2_i64_0_7;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_7_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %8 = shl i32 %7, 8*/
		legup_memset_2_i64_0_8 = (legup_memset_2_i64_0_7 <<< (32'd8 % 32));
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %8 = shl i32 %7, 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_8_reg <= legup_memset_2_i64_0_8;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_8_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %9 = load i16* %c, align 2*/
		legup_memset_2_i64_0_9 = legup_memset_2_i64_0_c_out_b;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %9 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_9_reg <= legup_memset_2_i64_0_9;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_9_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %10 = zext i16 %9 to i32*/
		legup_memset_2_i64_0_10 = legup_memset_2_i64_0_9;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %10 = zext i16 %9 to i32*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_10_reg <= legup_memset_2_i64_0_10;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_10_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %11 = or i32 %10, %8*/
		legup_memset_2_i64_0_11 = (legup_memset_2_i64_0_10 | legup_memset_2_i64_0_8);
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %11 = or i32 %10, %8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_11_reg <= legup_memset_2_i64_0_11;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_11_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %12 = trunc i32 %11 to i16*/
		legup_memset_2_i64_0_12 = legup_memset_2_i64_0_11[15:0];
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %12 = trunc i32 %11 to i16*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_12_reg <= legup_memset_2_i64_0_12;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_12_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %13 = load i8** %1, align 4*/
		legup_memset_2_i64_0_13 = legup_memset_2_i64_0_1_out_a;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %13 = load i8** %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_13_reg <= legup_memset_2_i64_0_13;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_13_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %14 = bitcast i8* %13 to i16**/
		legup_memset_2_i64_0_14 = legup_memset_2_i64_0_13;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %14 = bitcast i8* %13 to i16**/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_14_reg <= legup_memset_2_i64_0_14;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_14_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %15 = load i64* %3, align 8*/
		legup_memset_2_i64_0_15 = legup_memset_2_i64_0_3_out_a;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %15 = load i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_15_reg <= legup_memset_2_i64_0_15;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_15_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %0*/
	/*   %16 = lshr i64 %15, 1*/
		legup_memset_2_i64_0_16 = (legup_memset_2_i64_0_15 >>> (64'd1 % 64'd64));
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %0*/
	/*   %16 = lshr i64 %15, 1*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_16_reg <= legup_memset_2_i64_0_16;
		if (start == 1'b0 && ^(legup_memset_2_i64_0_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_0_16_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %17*/
	/*   %18 = load i64* %3, align 8*/
		legup_memset_2_i64_17_18 = legup_memset_2_i64_0_3_out_a;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %17*/
	/*   %18 = load i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__17_8)) begin
		legup_memset_2_i64_17_18_reg <= legup_memset_2_i64_17_18;
		if (start == 1'b0 && ^(legup_memset_2_i64_17_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_17_18_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %17*/
	/*   %19 = add i64 %18, -1*/
		legup_memset_2_i64_17_19 = legup_memset_2_i64_signed_add_64_0;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %17*/
	/*   %19 = add i64 %18, -1*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__17_8)) begin
		legup_memset_2_i64_17_19_reg <= legup_memset_2_i64_17_19;
		if (start == 1'b0 && ^(legup_memset_2_i64_17_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_17_19_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %17*/
	/*   %20 = icmp ne i64 %18, 0*/
		legup_memset_2_i64_17_20 = (legup_memset_2_i64_17_18 != 64'd0);
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %17*/
	/*   %20 = icmp ne i64 %18, 0*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__17_8)) begin
		legup_memset_2_i64_17_20_reg <= legup_memset_2_i64_17_20;
		if (start == 1'b0 && ^(legup_memset_2_i64_17_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_17_20_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %21*/
	/*   %22 = load i16* %c, align 2*/
		legup_memset_2_i64_21_22 = legup_memset_2_i64_0_c_out_a;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %21*/
	/*   %22 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_21_22_reg <= legup_memset_2_i64_21_22;
		if (start == 1'b0 && ^(legup_memset_2_i64_21_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_21_22_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %21*/
	/*   %23 = load i16** %s, align 4*/
		legup_memset_2_i64_21_23 = legup_memset_2_i64_0_s_out_a;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %21*/
	/*   %23 = load i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_21_23_reg <= legup_memset_2_i64_21_23;
		if (start == 1'b0 && ^(legup_memset_2_i64_21_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_21_23_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %21*/
	/*   %gep_int = ptrtoint i16* %23 to i32*/
		legup_memset_2_i64_21_gep_int = legup_memset_2_i64_21_23;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %21*/
	/*   %gep_int = ptrtoint i16* %23 to i32*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_21_gep_int_reg <= legup_memset_2_i64_21_gep_int;
		if (start == 1'b0 && ^(legup_memset_2_i64_21_gep_int) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_21_gep_int_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %21*/
	/*   %gep = add i32 %gep_int, 2*/
		legup_memset_2_i64_21_gep = legup_memset_2_i64_signed_add_32_0;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %21*/
	/*   %gep = add i32 %gep_int, 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_21_gep_reg <= legup_memset_2_i64_21_gep;
		if (start == 1'b0 && ^(legup_memset_2_i64_21_gep) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_21_gep_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memset_2_i64: %21*/
	/*   %24 = inttoptr i32 %gep to i16**/
		legup_memset_2_i64_21_24 = legup_memset_2_i64_21_gep;
end
always @(posedge clk) begin
	/* legup_memset_2_i64: %21*/
	/*   %24 = inttoptr i32 %gep to i16**/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_21_24_reg <= legup_memset_2_i64_21_24;
		if (start == 1'b0 && ^(legup_memset_2_i64_21_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_21_24_reg"); $finish; end
	end
end
always @(*) begin
	legup_memset_2_i64_0_1_address_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i8* %m, i8** %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_1_address_a = (1'd0 >>> 3'd2);
	end
	/* legup_memset_2_i64: %0*/
	/*   %13 = load i8** %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_2)) begin
		legup_memset_2_i64_0_1_address_a = (1'd0 >>> 3'd2);
	end
end
always @(*) begin
	legup_memset_2_i64_0_1_write_enable_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i8* %m, i8** %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_1_write_enable_a = 1'd1;
	end
	/* legup_memset_2_i64: %0*/
	/*   %13 = load i8** %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_2)) begin
		legup_memset_2_i64_0_1_write_enable_a = 1'd0;
	end
end
always @(*) begin
	legup_memset_2_i64_0_1_in_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i8* %m, i8** %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_1_in_a = arg_m;
	end
end
always @(*) begin
	legup_memset_2_i64_0_2_address_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i8 %c1, i8* %2, align 1*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_2_address_a = (1'd0 >>> 3'd0);
	end
	/* legup_memset_2_i64: %0*/
	/*   %4 = load i8* %2, align 1*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_2)) begin
		legup_memset_2_i64_0_2_address_a = (1'd0 >>> 3'd0);
	end
end
always @(*) begin
	legup_memset_2_i64_0_2_write_enable_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i8 %c1, i8* %2, align 1*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_2_write_enable_a = 1'd1;
	end
	/* legup_memset_2_i64: %0*/
	/*   %4 = load i8* %2, align 1*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_2)) begin
		legup_memset_2_i64_0_2_write_enable_a = 1'd0;
	end
end
always @(*) begin
	legup_memset_2_i64_0_2_in_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i8 %c1, i8* %2, align 1*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_2_in_a = arg_c1;
	end
end
always @(*) begin
	legup_memset_2_i64_0_3_address_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i64 %n, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_3_address_a = (1'd0 >>> 3'd3);
	end
	/* legup_memset_2_i64: %0*/
	/*   %15 = load i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_2)) begin
		legup_memset_2_i64_0_3_address_a = (1'd0 >>> 3'd3);
	end
	/* legup_memset_2_i64: %0*/
	/*   store i64 %16, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_3_address_a = (1'd0 >>> 3'd3);
	end
	/* legup_memset_2_i64: %17*/
	/*   %18 = load i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__17_7)) begin
		legup_memset_2_i64_0_3_address_a = (1'd0 >>> 3'd3);
	end
	/* legup_memset_2_i64: %17*/
	/*   store i64 %19, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__17_8)) begin
		legup_memset_2_i64_0_3_address_a = (1'd0 >>> 3'd3);
	end
end
always @(*) begin
	legup_memset_2_i64_0_3_write_enable_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i64 %n, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_3_write_enable_a = 1'd1;
	end
	/* legup_memset_2_i64: %0*/
	/*   %15 = load i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_2)) begin
		legup_memset_2_i64_0_3_write_enable_a = 1'd0;
	end
	/* legup_memset_2_i64: %0*/
	/*   store i64 %16, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_3_write_enable_a = 1'd1;
	end
	/* legup_memset_2_i64: %17*/
	/*   %18 = load i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__17_7)) begin
		legup_memset_2_i64_0_3_write_enable_a = 1'd0;
	end
	/* legup_memset_2_i64: %17*/
	/*   store i64 %19, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__17_8)) begin
		legup_memset_2_i64_0_3_write_enable_a = 1'd1;
	end
end
always @(*) begin
	legup_memset_2_i64_0_3_in_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i64 %n, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_1)) begin
		legup_memset_2_i64_0_3_in_a = arg_n;
	end
	/* legup_memset_2_i64: %0*/
	/*   store i64 %16, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_3_in_a = legup_memset_2_i64_0_16;
	end
	/* legup_memset_2_i64: %17*/
	/*   store i64 %19, i64* %3, align 8*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__17_8)) begin
		legup_memset_2_i64_0_3_in_a = legup_memset_2_i64_17_19;
	end
end
always @(*) begin
	legup_memset_2_i64_0_c_address_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i16 %5, i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_c_address_a = (1'd0 >>> 3'd1);
	end
	/* legup_memset_2_i64: %0*/
	/*   %6 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_4)) begin
		legup_memset_2_i64_0_c_address_a = (1'd0 >>> 3'd1);
	end
	/* legup_memset_2_i64: %0*/
	/*   store i16 %12, i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_c_address_a = (1'd0 >>> 3'd1);
	end
	/* legup_memset_2_i64: %21*/
	/*   %22 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_10)) begin
		legup_memset_2_i64_0_c_address_a = (1'd0 >>> 3'd1);
	end
end
always @(*) begin
	legup_memset_2_i64_0_c_write_enable_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i16 %5, i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_c_write_enable_a = 1'd1;
	end
	/* legup_memset_2_i64: %0*/
	/*   %6 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_4)) begin
		legup_memset_2_i64_0_c_write_enable_a = 1'd0;
	end
	/* legup_memset_2_i64: %0*/
	/*   store i16 %12, i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_c_write_enable_a = 1'd1;
	end
	/* legup_memset_2_i64: %21*/
	/*   %22 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_10)) begin
		legup_memset_2_i64_0_c_write_enable_a = 1'd0;
	end
end
always @(*) begin
	legup_memset_2_i64_0_c_in_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i16 %5, i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_c_in_a = legup_memset_2_i64_0_5;
	end
	/* legup_memset_2_i64: %0*/
	/*   store i16 %12, i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_5)) begin
		legup_memset_2_i64_0_c_in_a = legup_memset_2_i64_0_12;
	end
end
always @(*) begin
	legup_memset_2_i64_0_c_address_b = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   %9 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_4)) begin
		legup_memset_2_i64_0_c_address_b = (1'd0 >>> 3'd1);
	end
end
always @(*) begin
	legup_memset_2_i64_0_c_write_enable_b = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   %9 = load i16* %c, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_4)) begin
		legup_memset_2_i64_0_c_write_enable_b = 1'd0;
	end
end
always @(*) begin
	legup_memset_2_i64_0_s_address_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i16* %14, i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_s_address_a = (1'd0 >>> 3'd2);
	end
	/* legup_memset_2_i64: %21*/
	/*   %23 = load i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_10)) begin
		legup_memset_2_i64_0_s_address_a = (1'd0 >>> 3'd2);
	end
	/* legup_memset_2_i64: %21*/
	/*   store i16 %22, i16* %23, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_0_s_address_a = (legup_memset_2_i64_21_23 >>> 3'd2);
	end
end
always @(*) begin
	legup_memset_2_i64_0_s_write_enable_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i16* %14, i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_s_write_enable_a = 1'd1;
	end
	/* legup_memset_2_i64: %21*/
	/*   %23 = load i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_10)) begin
		legup_memset_2_i64_0_s_write_enable_a = 1'd0;
	end
	/* legup_memset_2_i64: %21*/
	/*   store i16 %22, i16* %23, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_0_s_write_enable_a = 1'd1;
	end
end
always @(*) begin
	legup_memset_2_i64_0_s_in_a = 1'd0;
	/* legup_memset_2_i64: %0*/
	/*   store i16* %14, i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__0_3)) begin
		legup_memset_2_i64_0_s_in_a = legup_memset_2_i64_0_14;
	end
	/* legup_memset_2_i64: %21*/
	/*   store i16 %22, i16* %23, align 2*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_0_s_in_a = legup_memset_2_i64_21_22;
	end
end
always @(*) begin
	legup_memset_2_i64_0_s_address_b = 1'd0;
	/* legup_memset_2_i64: %21*/
	/*   store i16* %24, i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_0_s_address_b = (1'd0 >>> 3'd2);
	end
end
always @(*) begin
	legup_memset_2_i64_0_s_write_enable_b = 1'd0;
	/* legup_memset_2_i64: %21*/
	/*   store i16* %24, i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_0_s_write_enable_b = 1'd1;
	end
end
always @(*) begin
	legup_memset_2_i64_0_s_in_b = 1'd0;
	/* legup_memset_2_i64: %21*/
	/*   store i16* %24, i16** %s, align 4*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__21_11)) begin
		legup_memset_2_i64_0_s_in_b = legup_memset_2_i64_21_24;
	end
end
always @(*) begin
	/* legup_memset_2_i64: %17*/
	/*   %19 = add i64 %18, -1*/
		legup_memset_2_i64_signed_add_64_0_op0 = legup_memset_2_i64_17_18;
end
always @(*) begin
	/* legup_memset_2_i64: %17*/
	/*   %19 = add i64 %18, -1*/
if (reset) begin legup_memset_2_i64_signed_add_64_0_op1 = 0; end
		legup_memset_2_i64_signed_add_64_0_op1 = -64'd1;
end
always @(*) begin
	legup_memset_2_i64_signed_add_64_0 = (legup_memset_2_i64_signed_add_64_0_op0 + legup_memset_2_i64_signed_add_64_0_op1);
end
always @(*) begin
	/* legup_memset_2_i64: %21*/
	/*   %gep = add i32 %gep_int, 2*/
		legup_memset_2_i64_signed_add_32_0_op0 = legup_memset_2_i64_21_gep_int;
end
always @(*) begin
	/* legup_memset_2_i64: %21*/
	/*   %gep = add i32 %gep_int, 2*/
if (reset) begin legup_memset_2_i64_signed_add_32_0_op1 = 0; end
		legup_memset_2_i64_signed_add_32_0_op1 = 32'd2;
end
always @(*) begin
	legup_memset_2_i64_signed_add_32_0 = (legup_memset_2_i64_signed_add_32_0_op0 + legup_memset_2_i64_signed_add_32_0_op1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* legup_memset_2_i64: %25*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_legup_memset_2_i64_BB__25_13)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module main
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val
);

parameter [7:0] LEGUP_0 = 8'd0;
parameter [7:0] LEGUP_F_main_BB__0_1 = 8'd1;
parameter [7:0] LEGUP_F_main_BB__1_2 = 8'd2;
parameter [7:0] LEGUP_F_main_BB__1_3 = 8'd3;
parameter [7:0] LEGUP_F_main_BB__1_4 = 8'd4;
parameter [7:0] LEGUP_F_main_BB__1_5 = 8'd5;
parameter [7:0] LEGUP_F_main_BB__6_6 = 8'd6;
parameter [7:0] LEGUP_F_main_BB__8_7 = 8'd7;
parameter [7:0] LEGUP_F_main_BB__8_8 = 8'd8;
parameter [7:0] LEGUP_F_main_BB__8_9 = 8'd9;
parameter [7:0] LEGUP_F_main_BB__12_10 = 8'd10;
parameter [7:0] LEGUP_F_main_BB_gsm_absexiti_11 = 8'd11;
parameter [7:0] LEGUP_F_main_BB__18_12 = 8'd12;
parameter [7:0] LEGUP_F_main_BB__21_13 = 8'd13;
parameter [7:0] LEGUP_F_main_BB__25_14 = 8'd14;
parameter [7:0] LEGUP_F_main_BB__27_15 = 8'd15;
parameter [7:0] LEGUP_F_main_BB__29_16 = 8'd16;
parameter [7:0] LEGUP_F_main_BB__31_17 = 8'd17;
parameter [7:0] LEGUP_F_main_BB__33_18 = 8'd18;
parameter [7:0] LEGUP_F_main_BB__33_19 = 8'd19;
parameter [7:0] LEGUP_F_main_BB__39_20 = 8'd20;
parameter [7:0] LEGUP_F_main_BB__39_21 = 8'd21;
parameter [7:0] LEGUP_F_main_BB__46_22 = 8'd22;
parameter [7:0] LEGUP_F_main_BB__49_23 = 8'd23;
parameter [7:0] LEGUP_F_main_BB__49_24 = 8'd24;
parameter [7:0] LEGUP_F_main_BB__56_25 = 8'd25;
parameter [7:0] LEGUP_F_main_BB__56_26 = 8'd26;
parameter [7:0] LEGUP_F_main_BB__62_27 = 8'd27;
parameter [7:0] LEGUP_F_main_BB_preheader6i_28 = 8'd28;
parameter [7:0] LEGUP_F_main_BB_preheader6splitusi_29 = 8'd29;
parameter [7:0] LEGUP_F_main_BB_preheader6splitusi_30 = 8'd30;
parameter [7:0] LEGUP_F_main_BB_preheader6splitusi_31 = 8'd31;
parameter [7:0] LEGUP_F_main_BB__74_32 = 8'd32;
parameter [7:0] LEGUP_F_main_BB__74_33 = 8'd33;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexitusi_34 = 8'd34;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexitusi_35 = 8'd35;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexiti_36 = 8'd36;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexiti_37 = 8'd37;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexiti_38 = 8'd38;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexiti_39 = 8'd39;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexiti_40 = 8'd40;
parameter [7:0] LEGUP_F_main_BB_threadi_41 = 8'd41;
parameter [7:0] LEGUP_F_main_BB_threadi_42 = 8'd42;
parameter [7:0] LEGUP_F_main_BB_threadi_43 = 8'd43;
parameter [7:0] LEGUP_F_main_BB_threadi_44 = 8'd44;
parameter [7:0] LEGUP_F_main_BB_threadi_45 = 8'd45;
parameter [7:0] LEGUP_F_main_BB_threadi_46 = 8'd46;
parameter [7:0] LEGUP_F_main_BB_preheader5i_47 = 8'd47;
parameter [7:0] LEGUP_F_main_BB__185_48 = 8'd48;
parameter [7:0] LEGUP_F_main_BB__185_49 = 8'd49;
parameter [7:0] LEGUP_F_main_BB__185_50 = 8'd50;
parameter [7:0] LEGUP_F_main_BB__185_51 = 8'd51;
parameter [7:0] LEGUP_F_main_BB__185_52 = 8'd52;
parameter [7:0] LEGUP_F_main_BB__185_53 = 8'd53;
parameter [7:0] LEGUP_F_main_BB_preheaderi_54 = 8'd54;
parameter [7:0] LEGUP_F_main_BB_preheaderi_55 = 8'd55;
parameter [7:0] LEGUP_F_main_BB__crit_edgei_56 = 8'd56;
parameter [7:0] LEGUP_F_main_BB__crit_edgei_57 = 8'd57;
parameter [7:0] LEGUP_F_main_BB_Autocorrelationexit_58 = 8'd58;
parameter [7:0] LEGUP_F_main_BB_preheaderi2_59 = 8'd59;
parameter [7:0] LEGUP_F_main_BB_preheaderi2_61 = 8'd61;
parameter [7:0] LEGUP_F_main_BB__249_62 = 8'd62;
parameter [7:0] LEGUP_F_main_BB__251_63 = 8'd63;
parameter [7:0] LEGUP_F_main_BB__253_64 = 8'd64;
parameter [7:0] LEGUP_F_main_BB__255_65 = 8'd65;
parameter [7:0] LEGUP_F_main_BB__257_66 = 8'd66;
parameter [7:0] LEGUP_F_main_BB__259_67 = 8'd67;
parameter [7:0] LEGUP_F_main_BB__259_68 = 8'd68;
parameter [7:0] LEGUP_F_main_BB__265_69 = 8'd69;
parameter [7:0] LEGUP_F_main_BB__265_70 = 8'd70;
parameter [7:0] LEGUP_F_main_BB__272_71 = 8'd71;
parameter [7:0] LEGUP_F_main_BB__275_72 = 8'd72;
parameter [7:0] LEGUP_F_main_BB__275_73 = 8'd73;
parameter [7:0] LEGUP_F_main_BB__282_74 = 8'd74;
parameter [7:0] LEGUP_F_main_BB__282_75 = 8'd75;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_76 = 8'd76;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_77 = 8'd77;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_78 = 8'd78;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_79 = 8'd79;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_80 = 8'd80;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_81 = 8'd81;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_82 = 8'd82;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_83 = 8'd83;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_84 = 8'd84;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_85 = 8'd85;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_86 = 8'd86;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_87 = 8'd87;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_88 = 8'd88;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_89 = 8'd89;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_90 = 8'd90;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_91 = 8'd91;
parameter [7:0] LEGUP_F_main_BB_gsm_normexiti_92 = 8'd92;
parameter [7:0] LEGUP_F_main_BB__332_93 = 8'd93;
parameter [7:0] LEGUP_F_main_BB__335_94 = 8'd94;
parameter [7:0] LEGUP_F_main_BB_gsm_absexiti6_95 = 8'd95;
parameter [7:0] LEGUP_F_main_BB_gsm_absexiti6_96 = 8'd96;
parameter [7:0] LEGUP_F_main_BB_preheader14i_97 = 8'd97;
parameter [7:0] LEGUP_F_main_BB_lrphi_98 = 8'd98;
parameter [7:0] LEGUP_F_main_BB_lrphi_99 = 8'd99;
parameter [7:0] LEGUP_F_main_BB__344_100 = 8'd100;
parameter [7:0] LEGUP_F_main_BB_preheaderii_101 = 8'd101;
parameter [7:0] LEGUP_F_main_BB__353_102 = 8'd102;
parameter [7:0] LEGUP_F_main_BB_backedge1ii_103 = 8'd103;
parameter [7:0] LEGUP_F_main_BB__359_104 = 8'd104;
parameter [7:0] LEGUP_F_main_BB_backedge2ii_105 = 8'd105;
parameter [7:0] LEGUP_F_main_BB__365_106 = 8'd106;
parameter [7:0] LEGUP_F_main_BB_backedge3ii_107 = 8'd107;
parameter [7:0] LEGUP_F_main_BB__371_108 = 8'd108;
parameter [7:0] LEGUP_F_main_BB_backedge4ii_109 = 8'd109;
parameter [7:0] LEGUP_F_main_BB__377_110 = 8'd110;
parameter [7:0] LEGUP_F_main_BB_backedge5ii_111 = 8'd111;
parameter [7:0] LEGUP_F_main_BB__383_112 = 8'd112;
parameter [7:0] LEGUP_F_main_BB_backedge6ii_113 = 8'd113;
parameter [7:0] LEGUP_F_main_BB__389_114 = 8'd114;
parameter [7:0] LEGUP_F_main_BB_backedge7ii_115 = 8'd115;
parameter [7:0] LEGUP_F_main_BB__395_116 = 8'd116;
parameter [7:0] LEGUP_F_main_BB_backedge8ii_117 = 8'd117;
parameter [7:0] LEGUP_F_main_BB__401_118 = 8'd118;
parameter [7:0] LEGUP_F_main_BB_backedge9ii_119 = 8'd119;
parameter [7:0] LEGUP_F_main_BB__407_120 = 8'd120;
parameter [7:0] LEGUP_F_main_BB_backedge10ii_121 = 8'd121;
parameter [7:0] LEGUP_F_main_BB__413_122 = 8'd122;
parameter [7:0] LEGUP_F_main_BB_backedge11ii_123 = 8'd123;
parameter [7:0] LEGUP_F_main_BB__419_124 = 8'd124;
parameter [7:0] LEGUP_F_main_BB_backedge12ii_125 = 8'd125;
parameter [7:0] LEGUP_F_main_BB__425_126 = 8'd126;
parameter [7:0] LEGUP_F_main_BB_backedge13ii_127 = 8'd127;
parameter [7:0] LEGUP_F_main_BB_gsm_divexiti_128 = 8'd128;
parameter [7:0] LEGUP_F_main_BB_gsm_divexiti_129 = 8'd129;
parameter [7:0] LEGUP_F_main_BB_gsm_divexiti_130 = 8'd130;
parameter [7:0] LEGUP_F_main_BB__434_131 = 8'd131;
parameter [7:0] LEGUP_F_main_BB__434_132 = 8'd132;
parameter [7:0] LEGUP_F_main_BB__436_133 = 8'd133;
parameter [7:0] LEGUP_F_main_BB__439_134 = 8'd134;
parameter [7:0] LEGUP_F_main_BB__439_135 = 8'd135;
parameter [7:0] LEGUP_F_main_BB__443_136 = 8'd136;
parameter [7:0] LEGUP_F_main_BB__443_137 = 8'd137;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexit11i_138 = 8'd138;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexit11i_139 = 8'd139;
parameter [7:0] LEGUP_F_main_BB__453_140 = 8'd140;
parameter [7:0] LEGUP_F_main_BB_gsm_addexit8i_141 = 8'd141;
parameter [7:0] LEGUP_F_main_BB_gsm_addexit8i_142 = 8'd142;
parameter [7:0] LEGUP_F_main_BB_lrph27i_143 = 8'd143;
parameter [7:0] LEGUP_F_main_BB_lrph27i_144 = 8'd144;
parameter [7:0] LEGUP_F_main_BB_lrph27i_145 = 8'd145;
parameter [7:0] LEGUP_F_main_BB__464_146 = 8'd146;
parameter [7:0] LEGUP_F_main_BB__464_147 = 8'd147;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexit6i_148 = 8'd148;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexit6i_149 = 8'd149;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexit6i_150 = 8'd150;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexit6i_151 = 8'd151;
parameter [7:0] LEGUP_F_main_BB__476_152 = 8'd152;
parameter [7:0] LEGUP_F_main_BB_gsm_addexit3i_153 = 8'd153;
parameter [7:0] LEGUP_F_main_BB_gsm_addexit3i_154 = 8'd154;
parameter [7:0] LEGUP_F_main_BB_gsm_addexit3i_155 = 8'd155;
parameter [7:0] LEGUP_F_main_BB_gsm_addexit3i_156 = 8'd156;
parameter [7:0] LEGUP_F_main_BB_gsm_addexit3i_157 = 8'd157;
parameter [7:0] LEGUP_F_main_BB__484_158 = 8'd158;
parameter [7:0] LEGUP_F_main_BB__484_159 = 8'd159;
parameter [7:0] LEGUP_F_main_BB_gsm_mult_rexiti10_160 = 8'd160;
parameter [7:0] LEGUP_F_main_BB__492_161 = 8'd161;
parameter [7:0] LEGUP_F_main_BB_gsm_addexiti_162 = 8'd162;
parameter [7:0] LEGUP_F_main_BB_gsm_addexiti_163 = 8'd163;
parameter [7:0] LEGUP_F_main_BB__crit_edgei11_164 = 8'd164;
parameter [7:0] LEGUP_F_main_BB__crit_edge43i_165 = 8'd165;
parameter [7:0] LEGUP_F_main_BB__crit_edge43i_166 = 8'd166;
parameter [7:0] LEGUP_F_main_BB_Reflection_coefficientsexit_167 = 8'd167;
parameter [7:0] LEGUP_F_main_BB_Reflection_coefficientsexit_168 = 8'd168;
parameter [7:0] LEGUP_F_main_BB_Reflection_coefficientsexit_169 = 8'd169;
parameter [7:0] LEGUP_F_main_BB__501_170 = 8'd170;
parameter [7:0] LEGUP_F_main_BB_gsm_absexitii_171 = 8'd171;
parameter [7:0] LEGUP_F_main_BB__506_172 = 8'd172;
parameter [7:0] LEGUP_F_main_BB__510_173 = 8'd173;
parameter [7:0] LEGUP_F_main_BB__512_174 = 8'd174;
parameter [7:0] LEGUP_F_main_BB_threadii_175 = 8'd175;
parameter [7:0] LEGUP_F_main_BB__517_176 = 8'd176;
parameter [7:0] LEGUP_F_main_BB__517_177 = 8'd177;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178 = 8'd178;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_179 = 8'd179;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_180 = 8'd180;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_181 = 8'd181;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_182 = 8'd182;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_183 = 8'd183;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_184 = 8'd184;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_185 = 8'd185;
parameter [7:0] LEGUP_F_main_BB_Gsm_LPC_Analysisexit_186 = 8'd186;
parameter [7:0] LEGUP_F_main_BB_preheader_187 = 8'd187;
parameter [7:0] LEGUP_F_main_BB__532_188 = 8'd188;
parameter [7:0] LEGUP_F_main_BB__532_189 = 8'd189;
parameter [7:0] LEGUP_F_main_BB__532_190 = 8'd190;
parameter [7:0] LEGUP_F_main_BB__541_191 = 8'd191;
parameter [7:0] LEGUP_F_main_BB__543_192 = 8'd192;
parameter [7:0] LEGUP_F_main_BB__545_193 = 8'd193;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [7:0] LEGUP_function_call_60 = 8'd60;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [31:0] return_val;
reg [7:0] cur_state;
reg [7:0] next_state;
reg [31:0] main_1_i05;
reg [31:0] main_1_i05_reg;
reg [31:0] main_1_gep_int;
reg [31:0] main_1_gep_int_reg;
reg [31:0] main_1_gep_array;
reg [31:0] main_1_gep_array_reg;
reg [31:0] main_1_gep;
reg [31:0] main_1_gep_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_2_reg;
reg [15:0] main_1_3;
reg [15:0] main_1_3_reg;
reg [31:0] main_1_gep_int1;
reg [31:0] main_1_gep_int1_reg;
reg [31:0] main_1_gep_array2;
reg [31:0] main_1_gep_array2_reg;
reg [31:0] main_1_gep3;
reg [31:0] main_1_gep3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_1_4_reg;
reg [31:0] main_1_5;
reg [31:0] main_1_5_reg;
reg  main_1_exitcond7;
reg  main_1_exitcond7_reg;
reg [31:0] main_6_gep_int4;
reg [31:0] main_6_gep_int4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_6_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_6_7_reg;
reg [15:0] main_8_smax030i;
reg [15:0] main_8_smax030i_reg;
reg [31:0] main_8_k029i;
reg [31:0] main_8_k029i_reg;
reg [31:0] main_8_gep_int5;
reg [31:0] main_8_gep_int5_reg;
reg [31:0] main_8_gep_array6;
reg [31:0] main_8_gep_array6_reg;
reg [31:0] main_8_gep7;
reg [31:0] main_8_gep7_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_8_9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_8_9_reg;
reg [15:0] main_8_10;
reg [15:0] main_8_10_reg;
reg  main_8_11;
reg  main_8_11_reg;
reg  main_12_13;
reg  main_12_13_reg;
reg [15:0] main_12_14;
reg [15:0] main_12_14_reg;
reg [15:0] main_12_ii;
reg [15:0] main_12_ii_reg;
reg [15:0] main_gsm_absexiti_15;
reg [15:0] main_gsm_absexiti_15_reg;
reg  main_gsm_absexiti_16;
reg  main_gsm_absexiti_16_reg;
reg [15:0] main_gsm_absexiti_smax0i;
reg [15:0] main_gsm_absexiti_smax0i_reg;
reg [31:0] main_gsm_absexiti_17;
reg [31:0] main_gsm_absexiti_17_reg;
reg  main_gsm_absexiti_exitcond40i;
reg  main_gsm_absexiti_exitcond40i_reg;
reg [15:0] main_18_smax0ilcssa;
reg [15:0] main_18_smax0ilcssa_reg;
reg [31:0] main_18_gep_int8;
reg [31:0] main_18_gep_int8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_18_19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_18_19_reg;
reg  main_18_20;
reg  main_18_20_reg;
reg [31:0] main_21_22;
reg [31:0] main_21_22_reg;
reg [31:0] main_21_23;
reg [31:0] main_21_23_reg;
reg  main_21_24;
reg  main_21_24_reg;
reg  main_25_26;
reg  main_25_26_reg;
reg [31:0] main_27_28;
reg [31:0] main_27_28_reg;
reg [31:0] main_29_0i1i;
reg [31:0] main_29_0i1i_reg;
reg  main_29_30;
reg  main_29_30_reg;
reg  main_31_32;
reg  main_31_32_reg;
reg [31:0] main_33_34;
reg [31:0] main_33_34_reg;
reg [31:0] main_33_gep_int9;
reg [31:0] main_33_gep_int9_reg;
reg [31:0] main_33_gep10;
reg [31:0] main_33_gep10_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_33_35;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_33_35_reg;
reg [7:0] main_33_36;
reg [7:0] main_33_36_reg;
reg [31:0] main_33_37;
reg [31:0] main_33_37_reg;
reg [31:0] main_33_38;
reg [31:0] main_33_38_reg;
reg [31:0] main_39_40;
reg [31:0] main_39_40_reg;
reg [31:0] main_39_41;
reg [31:0] main_39_41_reg;
reg [31:0] main_39_gep_int11;
reg [31:0] main_39_gep_int11_reg;
reg [31:0] main_39_gep12;
reg [31:0] main_39_gep12_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_39_42;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_39_42_reg;
reg [7:0] main_39_43;
reg [7:0] main_39_43_reg;
reg [31:0] main_39_44;
reg [31:0] main_39_44_reg;
reg [31:0] main_39_45;
reg [31:0] main_39_45_reg;
reg [31:0] main_46_47;
reg [31:0] main_46_47_reg;
reg  main_46_48;
reg  main_46_48_reg;
reg [31:0] main_49_50;
reg [31:0] main_49_50_reg;
reg [31:0] main_49_51;
reg [31:0] main_49_51_reg;
reg [31:0] main_49_gep_int13;
reg [31:0] main_49_gep_int13_reg;
reg [31:0] main_49_gep14;
reg [31:0] main_49_gep14_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_49_52;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_49_52_reg;
reg [7:0] main_49_53;
reg [7:0] main_49_53_reg;
reg [31:0] main_49_54;
reg [31:0] main_49_54_reg;
reg [31:0] main_49_55;
reg [31:0] main_49_55_reg;
reg [31:0] main_56_57;
reg [31:0] main_56_57_reg;
reg [31:0] main_56_gep_int15;
reg [31:0] main_56_gep_int15_reg;
reg [31:0] main_56_gep16;
reg [31:0] main_56_gep16_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_56_58;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_56_58_reg;
reg [7:0] main_56_59;
reg [7:0] main_56_59_reg;
reg [31:0] main_56_60;
reg [31:0] main_56_60_reg;
reg [31:0] main_56_61;
reg [31:0] main_56_61_reg;
reg [31:0] main_62_01ii1;
reg [31:0] main_62_01ii1_reg;
reg [31:0] main_62_63;
reg [31:0] main_62_63_reg;
reg [31:0] main_62_sexti;
reg [31:0] main_62_sexti_reg;
reg [31:0] main_62_phitmpi;
reg [31:0] main_62_phitmpi_reg;
reg  main_62_64;
reg  main_62_64_reg;
reg [31:0] main_62_sextoffi;
reg [31:0] main_62_sextoffi_reg;
reg  main_62_65;
reg  main_62_65_reg;
reg [31:0] main_preheader6i_66;
reg [31:0] main_preheader6i_66_reg;
reg [31:0] main_preheader6i_67;
reg [31:0] main_preheader6i_67_reg;
reg [15:0] main_preheader6i_68;
reg [15:0] main_preheader6i_68_reg;
reg  main_preheader6i_69;
reg  main_preheader6i_69_reg;
reg [31:0] main_preheader6i_sext4i;
reg [31:0] main_preheader6i_sext4i_reg;
reg [31:0] main_preheader6i_70;
reg [31:0] main_preheader6i_70_reg;
reg [31:0] main_preheader6splitusi_k128usi;
reg [31:0] main_preheader6splitusi_k128usi_reg;
reg [31:0] main_preheader6splitusi_gep_int17;
reg [31:0] main_preheader6splitusi_gep_int17_reg;
reg [31:0] main_preheader6splitusi_gep_array18;
reg [31:0] main_preheader6splitusi_gep_array18_reg;
reg [31:0] main_preheader6splitusi_gep19;
reg [31:0] main_preheader6splitusi_gep19_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader6splitusi_71;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader6splitusi_71_reg;
reg [15:0] main_preheader6splitusi_72;
reg [15:0] main_preheader6splitusi_72_reg;
reg  main_preheader6splitusi_73;
reg  main_preheader6splitusi_73_reg;
reg [31:0] main_74_75;
reg [31:0] main_74_75_reg;
reg [31:0] main_74_76;
reg [31:0] main_74_76_reg;
reg [31:0] main_74_77;
reg [31:0] main_74_77_reg;
reg [31:0] main_74_78;
reg [31:0] main_74_78_reg;
reg [15:0] main_74_79;
reg [15:0] main_74_79_reg;
reg [15:0] main_gsm_mult_rexitusi_0iusi;
reg [15:0] main_gsm_mult_rexitusi_0iusi_reg;
reg [31:0] main_gsm_mult_rexitusi_80;
reg [31:0] main_gsm_mult_rexitusi_80_reg;
reg  main_gsm_mult_rexitusi_exitcond41i;
reg  main_gsm_mult_rexitusi_exitcond41i_reg;
reg [31:0] main_gsm_mult_rexiti_k128i;
reg [31:0] main_gsm_mult_rexiti_k128i_reg;
reg [31:0] main_gsm_mult_rexiti_gep_int20;
reg [31:0] main_gsm_mult_rexiti_gep_int20_reg;
reg [31:0] main_gsm_mult_rexiti_gep_array21;
reg [31:0] main_gsm_mult_rexiti_gep_array21_reg;
reg [31:0] main_gsm_mult_rexiti_gep22;
reg [31:0] main_gsm_mult_rexiti_gep22_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_mult_rexiti_81;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_mult_rexiti_81_reg;
reg [15:0] main_gsm_mult_rexiti_82;
reg [15:0] main_gsm_mult_rexiti_82_reg;
reg [31:0] main_gsm_mult_rexiti_83;
reg [31:0] main_gsm_mult_rexiti_83_reg;
reg [31:0] main_gsm_mult_rexiti_84;
reg [31:0] main_gsm_mult_rexiti_84_reg;
reg [31:0] main_gsm_mult_rexiti_85;
reg [31:0] main_gsm_mult_rexiti_85_reg;
reg [31:0] main_gsm_mult_rexiti_86;
reg [31:0] main_gsm_mult_rexiti_86_reg;
reg [15:0] main_gsm_mult_rexiti_87;
reg [15:0] main_gsm_mult_rexiti_87_reg;
reg [31:0] main_gsm_mult_rexiti_88;
reg [31:0] main_gsm_mult_rexiti_88_reg;
reg  main_gsm_mult_rexiti_exitcond39i;
reg  main_gsm_mult_rexiti_exitcond39i_reg;
reg  main_threadi_89;
reg  main_threadi_89_reg;
reg [31:0] main_threadi_scalauto03i;
reg [31:0] main_threadi_scalauto03i_reg;
reg [15:0] main_threadi_90;
reg [15:0] main_threadi_90_reg;
reg [31:0] main_threadi_91;
reg [31:0] main_threadi_91_reg;
reg [31:0] main_threadi_92;
reg [31:0] main_threadi_92_reg;
reg [31:0] main_threadi_gep_int23;
reg [31:0] main_threadi_gep_int23_reg;
reg [31:0] main_threadi_gep24;
reg [31:0] main_threadi_gep24_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_93;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_93_reg;
reg [15:0] main_threadi_94;
reg [15:0] main_threadi_94_reg;
reg [31:0] main_threadi_95;
reg [31:0] main_threadi_95_reg;
reg [31:0] main_threadi_96;
reg [31:0] main_threadi_96_reg;
reg [31:0] main_threadi_97;
reg [31:0] main_threadi_97_reg;
reg [31:0] main_threadi_gep_int25;
reg [31:0] main_threadi_gep_int25_reg;
reg [31:0] main_threadi_gep26;
reg [31:0] main_threadi_gep26_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_98;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_98_reg;
reg [15:0] main_threadi_99;
reg [15:0] main_threadi_99_reg;
reg [31:0] main_threadi_100;
reg [31:0] main_threadi_100_reg;
reg [31:0] main_threadi_101;
reg [31:0] main_threadi_101_reg;
reg [31:0] main_threadi_102;
reg [31:0] main_threadi_102_reg;
reg [31:0] main_threadi_103;
reg [31:0] main_threadi_103_reg;
reg [31:0] main_threadi_104;
reg [31:0] main_threadi_104_reg;
reg [31:0] main_threadi_105;
reg [31:0] main_threadi_105_reg;
reg [31:0] main_threadi_gep_int27;
reg [31:0] main_threadi_gep_int27_reg;
reg [31:0] main_threadi_gep28;
reg [31:0] main_threadi_gep28_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_106;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_106_reg;
reg [15:0] main_threadi_107;
reg [15:0] main_threadi_107_reg;
reg [31:0] main_threadi_108;
reg [31:0] main_threadi_108_reg;
reg [31:0] main_threadi_109;
reg [31:0] main_threadi_109_reg;
reg [31:0] main_threadi_110;
reg [31:0] main_threadi_110_reg;
reg [31:0] main_threadi_111;
reg [31:0] main_threadi_111_reg;
reg [31:0] main_threadi_112;
reg [31:0] main_threadi_112_reg;
reg [31:0] main_threadi_113;
reg [31:0] main_threadi_113_reg;
reg [31:0] main_threadi_114;
reg [31:0] main_threadi_114_reg;
reg [31:0] main_threadi_115;
reg [31:0] main_threadi_115_reg;
reg [31:0] main_threadi_gep_int29;
reg [31:0] main_threadi_gep_int29_reg;
reg [31:0] main_threadi_gep30;
reg [31:0] main_threadi_gep30_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_116;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_116_reg;
reg [15:0] main_threadi_117;
reg [15:0] main_threadi_117_reg;
reg [31:0] main_threadi_118;
reg [31:0] main_threadi_118_reg;
reg [31:0] main_threadi_119;
reg [31:0] main_threadi_119_reg;
reg [31:0] main_threadi_120;
reg [31:0] main_threadi_120_reg;
reg [31:0] main_threadi_121;
reg [31:0] main_threadi_121_reg;
reg [31:0] main_threadi_122;
reg [31:0] main_threadi_122_reg;
reg [31:0] main_threadi_123;
reg [31:0] main_threadi_123_reg;
reg [31:0] main_threadi_124;
reg [31:0] main_threadi_124_reg;
reg [31:0] main_threadi_125;
reg [31:0] main_threadi_125_reg;
reg [31:0] main_threadi_126;
reg [31:0] main_threadi_126_reg;
reg [31:0] main_threadi_127;
reg [31:0] main_threadi_127_reg;
reg [31:0] main_threadi_gep_int31;
reg [31:0] main_threadi_gep_int31_reg;
reg [31:0] main_threadi_gep32;
reg [31:0] main_threadi_gep32_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_128;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_128_reg;
reg [15:0] main_threadi_129;
reg [15:0] main_threadi_129_reg;
reg [31:0] main_threadi_130;
reg [31:0] main_threadi_130_reg;
reg [31:0] main_threadi_131;
reg [31:0] main_threadi_131_reg;
reg [31:0] main_threadi_132;
reg [31:0] main_threadi_132_reg;
reg [31:0] main_threadi_133;
reg [31:0] main_threadi_133_reg;
reg [31:0] main_threadi_134;
reg [31:0] main_threadi_134_reg;
reg [31:0] main_threadi_135;
reg [31:0] main_threadi_135_reg;
reg [31:0] main_threadi_136;
reg [31:0] main_threadi_136_reg;
reg [31:0] main_threadi_137;
reg [31:0] main_threadi_137_reg;
reg [31:0] main_threadi_138;
reg [31:0] main_threadi_138_reg;
reg [31:0] main_threadi_139;
reg [31:0] main_threadi_139_reg;
reg [31:0] main_threadi_140;
reg [31:0] main_threadi_140_reg;
reg [31:0] main_threadi_141;
reg [31:0] main_threadi_141_reg;
reg [31:0] main_threadi_gep_int33;
reg [31:0] main_threadi_gep_int33_reg;
reg [31:0] main_threadi_gep34;
reg [31:0] main_threadi_gep34_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_142;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_142_reg;
reg [15:0] main_threadi_143;
reg [15:0] main_threadi_143_reg;
reg [31:0] main_threadi_144;
reg [31:0] main_threadi_144_reg;
reg [31:0] main_threadi_145;
reg [31:0] main_threadi_145_reg;
reg [31:0] main_threadi_146;
reg [31:0] main_threadi_146_reg;
reg [31:0] main_threadi_147;
reg [31:0] main_threadi_147_reg;
reg [31:0] main_threadi_148;
reg [31:0] main_threadi_148_reg;
reg [31:0] main_threadi_149;
reg [31:0] main_threadi_149_reg;
reg [31:0] main_threadi_150;
reg [31:0] main_threadi_150_reg;
reg [31:0] main_threadi_151;
reg [31:0] main_threadi_151_reg;
reg [31:0] main_threadi_152;
reg [31:0] main_threadi_152_reg;
reg [31:0] main_threadi_153;
reg [31:0] main_threadi_153_reg;
reg [31:0] main_threadi_154;
reg [31:0] main_threadi_154_reg;
reg [31:0] main_threadi_155;
reg [31:0] main_threadi_155_reg;
reg [31:0] main_threadi_156;
reg [31:0] main_threadi_156_reg;
reg [31:0] main_threadi_157;
reg [31:0] main_threadi_157_reg;
reg [31:0] main_threadi_gep_int35;
reg [31:0] main_threadi_gep_int35_reg;
reg [31:0] main_threadi_gep36;
reg [31:0] main_threadi_gep36_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_158;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_threadi_158_reg;
reg [15:0] main_threadi_159;
reg [15:0] main_threadi_159_reg;
reg [31:0] main_threadi_160;
reg [31:0] main_threadi_160_reg;
reg [31:0] main_threadi_161;
reg [31:0] main_threadi_161_reg;
reg [31:0] main_threadi_162;
reg [31:0] main_threadi_162_reg;
reg [31:0] main_threadi_163;
reg [31:0] main_threadi_163_reg;
reg [31:0] main_threadi_164;
reg [31:0] main_threadi_164_reg;
reg [31:0] main_threadi_165;
reg [31:0] main_threadi_165_reg;
reg [31:0] main_threadi_166;
reg [31:0] main_threadi_166_reg;
reg [31:0] main_threadi_167;
reg [31:0] main_threadi_167_reg;
reg [31:0] main_threadi_168;
reg [31:0] main_threadi_168_reg;
reg [31:0] main_threadi_169;
reg [31:0] main_threadi_169_reg;
reg [31:0] main_threadi_170;
reg [31:0] main_threadi_170_reg;
reg [31:0] main_threadi_171;
reg [31:0] main_threadi_171_reg;
reg [31:0] main_threadi_172;
reg [31:0] main_threadi_172_reg;
reg [31:0] main_threadi_173;
reg [31:0] main_threadi_173_reg;
reg [31:0] main_threadi_174;
reg [31:0] main_threadi_174_reg;
reg [31:0] main_threadi_175;
reg [31:0] main_threadi_175_reg;
reg [31:0] main_preheader5i_lcssa13;
reg [31:0] main_preheader5i_lcssa13_reg;
reg [31:0] main_preheader5i_lcssa12;
reg [31:0] main_preheader5i_lcssa12_reg;
reg [31:0] main_preheader5i_lcssa11;
reg [31:0] main_preheader5i_lcssa11_reg;
reg [31:0] main_preheader5i_lcssa10;
reg [31:0] main_preheader5i_lcssa10_reg;
reg [31:0] main_preheader5i_lcssa9;
reg [31:0] main_preheader5i_lcssa9_reg;
reg [31:0] main_preheader5i_lcssa8;
reg [31:0] main_preheader5i_lcssa8_reg;
reg [31:0] main_preheader5i_lcssa7;
reg [31:0] main_preheader5i_lcssa7_reg;
reg [31:0] main_preheader5i_lcssa6;
reg [31:0] main_preheader5i_lcssa6_reg;
reg [31:0] main_preheader5i_lcssa5;
reg [31:0] main_preheader5i_lcssa5_reg;
reg [31:0] main_preheader5i_176;
reg [31:0] main_preheader5i_176_reg;
reg [31:0] main_preheader5i_177;
reg [31:0] main_preheader5i_177_reg;
reg [31:0] main_preheader5i_178;
reg [31:0] main_preheader5i_178_reg;
reg [31:0] main_preheader5i_179;
reg [31:0] main_preheader5i_179_reg;
reg [31:0] main_preheader5i_180;
reg [31:0] main_preheader5i_180_reg;
reg [31:0] main_preheader5i_181;
reg [31:0] main_preheader5i_181_reg;
reg [31:0] main_preheader5i_182;
reg [31:0] main_preheader5i_182_reg;
reg [31:0] main_preheader5i_183;
reg [31:0] main_preheader5i_183_reg;
reg [31:0] main_preheader5i_184;
reg [31:0] main_preheader5i_184_reg;
reg [15:0] main_185_186;
reg [15:0] main_185_186_reg;
reg [31:0] main_185_187;
reg [31:0] main_185_187_reg;
reg [31:0] main_185_188;
reg [31:0] main_185_188_reg;
reg [31:0] main_185_189;
reg [31:0] main_185_189_reg;
reg [31:0] main_185_190;
reg [31:0] main_185_190_reg;
reg [31:0] main_185_191;
reg [31:0] main_185_191_reg;
reg [31:0] main_185_192;
reg [31:0] main_185_192_reg;
reg [31:0] main_185_193;
reg [31:0] main_185_193_reg;
reg [31:0] main_185_194;
reg [31:0] main_185_194_reg;
reg [31:0] main_185_195;
reg [31:0] main_185_195_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_sp011i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_sp011i_reg;
reg [31:0] main_185_i010i;
reg [31:0] main_185_i010i_reg;
reg [31:0] main_185_gep_int37;
reg [31:0] main_185_gep_int37_reg;
reg [31:0] main_185_gep38;
reg [31:0] main_185_gep38_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_196;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_196_reg;
reg [15:0] main_185_197;
reg [15:0] main_185_197_reg;
reg [31:0] main_185_198;
reg [31:0] main_185_198_reg;
reg [31:0] main_185_199;
reg [31:0] main_185_199_reg;
reg [31:0] main_185_200;
reg [31:0] main_185_200_reg;
reg [31:0] main_185_201;
reg [31:0] main_185_201_reg;
reg [31:0] main_185_202;
reg [31:0] main_185_202_reg;
reg [31:0] main_185_203;
reg [31:0] main_185_203_reg;
reg [31:0] main_185_gep_int39;
reg [31:0] main_185_gep_int39_reg;
reg [31:0] main_185_gep40;
reg [31:0] main_185_gep40_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_204;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_204_reg;
reg [15:0] main_185_205;
reg [15:0] main_185_205_reg;
reg [31:0] main_185_206;
reg [31:0] main_185_206_reg;
reg [31:0] main_185_207;
reg [31:0] main_185_207_reg;
reg [31:0] main_185_208;
reg [31:0] main_185_208_reg;
reg [31:0] main_185_gep_int41;
reg [31:0] main_185_gep_int41_reg;
reg [31:0] main_185_gep42;
reg [31:0] main_185_gep42_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_209;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_209_reg;
reg [15:0] main_185_210;
reg [15:0] main_185_210_reg;
reg [31:0] main_185_211;
reg [31:0] main_185_211_reg;
reg [31:0] main_185_212;
reg [31:0] main_185_212_reg;
reg [31:0] main_185_213;
reg [31:0] main_185_213_reg;
reg [31:0] main_185_gep_int43;
reg [31:0] main_185_gep_int43_reg;
reg [31:0] main_185_gep44;
reg [31:0] main_185_gep44_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_214;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_214_reg;
reg [15:0] main_185_215;
reg [15:0] main_185_215_reg;
reg [31:0] main_185_216;
reg [31:0] main_185_216_reg;
reg [31:0] main_185_217;
reg [31:0] main_185_217_reg;
reg [31:0] main_185_218;
reg [31:0] main_185_218_reg;
reg [31:0] main_185_gep_int45;
reg [31:0] main_185_gep_int45_reg;
reg [31:0] main_185_gep46;
reg [31:0] main_185_gep46_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_219;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_219_reg;
reg [15:0] main_185_220;
reg [15:0] main_185_220_reg;
reg [31:0] main_185_221;
reg [31:0] main_185_221_reg;
reg [31:0] main_185_222;
reg [31:0] main_185_222_reg;
reg [31:0] main_185_223;
reg [31:0] main_185_223_reg;
reg [31:0] main_185_gep_int47;
reg [31:0] main_185_gep_int47_reg;
reg [31:0] main_185_gep48;
reg [31:0] main_185_gep48_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_224;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_224_reg;
reg [15:0] main_185_225;
reg [15:0] main_185_225_reg;
reg [31:0] main_185_226;
reg [31:0] main_185_226_reg;
reg [31:0] main_185_227;
reg [31:0] main_185_227_reg;
reg [31:0] main_185_228;
reg [31:0] main_185_228_reg;
reg [31:0] main_185_gep_int49;
reg [31:0] main_185_gep_int49_reg;
reg [31:0] main_185_gep50;
reg [31:0] main_185_gep50_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_229;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_229_reg;
reg [15:0] main_185_230;
reg [15:0] main_185_230_reg;
reg [31:0] main_185_231;
reg [31:0] main_185_231_reg;
reg [31:0] main_185_232;
reg [31:0] main_185_232_reg;
reg [31:0] main_185_233;
reg [31:0] main_185_233_reg;
reg [31:0] main_185_gep_int51;
reg [31:0] main_185_gep_int51_reg;
reg [31:0] main_185_gep52;
reg [31:0] main_185_gep52_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_234;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_185_234_reg;
reg [15:0] main_185_235;
reg [15:0] main_185_235_reg;
reg [31:0] main_185_236;
reg [31:0] main_185_236_reg;
reg [31:0] main_185_237;
reg [31:0] main_185_237_reg;
reg [31:0] main_185_238;
reg [31:0] main_185_238_reg;
reg [31:0] main_185_239;
reg [31:0] main_185_239_reg;
reg  main_185_exitcondi;
reg  main_185_exitcondi_reg;
reg [15:0] main_preheaderi_240;
reg [15:0] main_preheaderi_240_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheaderi_08i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheaderi_08i_reg;
reg [31:0] main_preheaderi_k47i;
reg [31:0] main_preheaderi_k47i_reg;
reg [31:0] main_preheaderi_gep_int53;
reg [31:0] main_preheaderi_gep_int53_reg;
reg [31:0] main_preheaderi_gep54;
reg [31:0] main_preheaderi_gep54_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheaderi_241;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheaderi_241_reg;
reg [31:0] main_preheaderi_242;
reg [31:0] main_preheaderi_242_reg;
reg [31:0] main_preheaderi_243;
reg [31:0] main_preheaderi_243_reg;
reg [15:0] main_preheaderi_244;
reg [15:0] main_preheaderi_244_reg;
reg  main_preheaderi_245;
reg  main_preheaderi_245_reg;
reg [31:0] main__crit_edgei_246;
reg [31:0] main__crit_edgei_246_reg;
reg [15:0] main__crit_edgei_prei;
reg [15:0] main__crit_edgei_prei_reg;
reg  main_Autocorrelationexit_247;
reg  main_Autocorrelationexit_247_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheaderi2_248;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheaderi2_248_reg;
reg  main_249_250;
reg  main_249_250_reg;
reg  main_251_252;
reg  main_251_252_reg;
reg [31:0] main_253_254;
reg [31:0] main_253_254_reg;
reg [31:0] main_255_0ii;
reg [31:0] main_255_0ii_reg;
reg  main_255_256;
reg  main_255_256_reg;
reg  main_257_258;
reg  main_257_258_reg;
reg [31:0] main_259_260;
reg [31:0] main_259_260_reg;
reg [31:0] main_259_gep_int69;
reg [31:0] main_259_gep_int69_reg;
reg [31:0] main_259_gep70;
reg [31:0] main_259_gep70_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_259_261;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_259_261_reg;
reg [7:0] main_259_262;
reg [7:0] main_259_262_reg;
reg [31:0] main_259_263;
reg [31:0] main_259_263_reg;
reg [31:0] main_259_264;
reg [31:0] main_259_264_reg;
reg [31:0] main_265_266;
reg [31:0] main_265_266_reg;
reg [31:0] main_265_267;
reg [31:0] main_265_267_reg;
reg [31:0] main_265_gep_int71;
reg [31:0] main_265_gep_int71_reg;
reg [31:0] main_265_gep72;
reg [31:0] main_265_gep72_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_265_268;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_265_268_reg;
reg [7:0] main_265_269;
reg [7:0] main_265_269_reg;
reg [31:0] main_265_270;
reg [31:0] main_265_270_reg;
reg [31:0] main_265_271;
reg [31:0] main_265_271_reg;
reg [31:0] main_272_273;
reg [31:0] main_272_273_reg;
reg  main_272_274;
reg  main_272_274_reg;
reg [31:0] main_275_276;
reg [31:0] main_275_276_reg;
reg [31:0] main_275_277;
reg [31:0] main_275_277_reg;
reg [31:0] main_275_gep_int73;
reg [31:0] main_275_gep_int73_reg;
reg [31:0] main_275_gep74;
reg [31:0] main_275_gep74_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_275_278;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_275_278_reg;
reg [7:0] main_275_279;
reg [7:0] main_275_279_reg;
reg [31:0] main_275_280;
reg [31:0] main_275_280_reg;
reg [31:0] main_275_281;
reg [31:0] main_275_281_reg;
reg [31:0] main_282_283;
reg [31:0] main_282_283_reg;
reg [31:0] main_282_gep_int75;
reg [31:0] main_282_gep_int75_reg;
reg [31:0] main_282_gep76;
reg [31:0] main_282_gep76_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_282_284;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_282_284_reg;
reg [7:0] main_282_285;
reg [7:0] main_282_285_reg;
reg [31:0] main_282_286;
reg [31:0] main_282_286_reg;
reg [31:0] main_282_287;
reg [31:0] main_282_287_reg;
reg [31:0] main_gsm_normexiti_01ii3;
reg [31:0] main_gsm_normexiti_01ii3_reg;
reg [31:0] main_gsm_normexiti_sexti4;
reg [31:0] main_gsm_normexiti_sexti4_reg;
reg [31:0] main_gsm_normexiti_288;
reg [31:0] main_gsm_normexiti_288_reg;
reg [31:0] main_gsm_normexiti_289;
reg [31:0] main_gsm_normexiti_289_reg;
reg [31:0] main_gsm_normexiti_290;
reg [31:0] main_gsm_normexiti_290_reg;
reg [15:0] main_gsm_normexiti_291;
reg [15:0] main_gsm_normexiti_291_reg;
reg [31:0] main_gsm_normexiti_292;
reg [31:0] main_gsm_normexiti_292_reg;
reg [31:0] main_gsm_normexiti_293;
reg [31:0] main_gsm_normexiti_293_reg;
reg [15:0] main_gsm_normexiti_294;
reg [15:0] main_gsm_normexiti_294_reg;
reg [31:0] main_gsm_normexiti_295;
reg [31:0] main_gsm_normexiti_295_reg;
reg [31:0] main_gsm_normexiti_296;
reg [31:0] main_gsm_normexiti_296_reg;
reg [15:0] main_gsm_normexiti_297;
reg [15:0] main_gsm_normexiti_297_reg;
reg [31:0] main_gsm_normexiti_298;
reg [31:0] main_gsm_normexiti_298_reg;
reg [31:0] main_gsm_normexiti_299;
reg [31:0] main_gsm_normexiti_299_reg;
reg [15:0] main_gsm_normexiti_300;
reg [15:0] main_gsm_normexiti_300_reg;
reg [31:0] main_gsm_normexiti_301;
reg [31:0] main_gsm_normexiti_301_reg;
reg [31:0] main_gsm_normexiti_302;
reg [31:0] main_gsm_normexiti_302_reg;
reg [15:0] main_gsm_normexiti_303;
reg [15:0] main_gsm_normexiti_303_reg;
reg [31:0] main_gsm_normexiti_304;
reg [31:0] main_gsm_normexiti_304_reg;
reg [31:0] main_gsm_normexiti_305;
reg [31:0] main_gsm_normexiti_305_reg;
reg [15:0] main_gsm_normexiti_306;
reg [15:0] main_gsm_normexiti_306_reg;
reg [31:0] main_gsm_normexiti_307;
reg [31:0] main_gsm_normexiti_307_reg;
reg [31:0] main_gsm_normexiti_308;
reg [31:0] main_gsm_normexiti_308_reg;
reg [15:0] main_gsm_normexiti_309;
reg [15:0] main_gsm_normexiti_309_reg;
reg [31:0] main_gsm_normexiti_310;
reg [31:0] main_gsm_normexiti_310_reg;
reg [31:0] main_gsm_normexiti_311;
reg [31:0] main_gsm_normexiti_311_reg;
reg [15:0] main_gsm_normexiti_312;
reg [15:0] main_gsm_normexiti_312_reg;
reg [31:0] main_gsm_normexiti_313;
reg [31:0] main_gsm_normexiti_313_reg;
reg [31:0] main_gsm_normexiti_314;
reg [31:0] main_gsm_normexiti_314_reg;
reg [15:0] main_gsm_normexiti_315;
reg [15:0] main_gsm_normexiti_315_reg;
reg [31:0] main_gsm_normexiti_gep_int77;
reg [31:0] main_gsm_normexiti_gep_int77_reg;
reg [31:0] main_gsm_normexiti_gep78;
reg [31:0] main_gsm_normexiti_gep78_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_316;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_316_reg;
reg [31:0] main_gsm_normexiti_gep_int79;
reg [31:0] main_gsm_normexiti_gep_int79_reg;
reg [31:0] main_gsm_normexiti_gep80;
reg [31:0] main_gsm_normexiti_gep80_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_317;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_317_reg;
reg [31:0] main_gsm_normexiti_gep_int81;
reg [31:0] main_gsm_normexiti_gep_int81_reg;
reg [31:0] main_gsm_normexiti_gep82;
reg [31:0] main_gsm_normexiti_gep82_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_318;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_318_reg;
reg [31:0] main_gsm_normexiti_gep_int83;
reg [31:0] main_gsm_normexiti_gep_int83_reg;
reg [31:0] main_gsm_normexiti_gep84;
reg [31:0] main_gsm_normexiti_gep84_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_319;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_319_reg;
reg [31:0] main_gsm_normexiti_gep_int85;
reg [31:0] main_gsm_normexiti_gep_int85_reg;
reg [31:0] main_gsm_normexiti_gep86;
reg [31:0] main_gsm_normexiti_gep86_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_320;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_320_reg;
reg [31:0] main_gsm_normexiti_gep_int87;
reg [31:0] main_gsm_normexiti_gep_int87_reg;
reg [31:0] main_gsm_normexiti_gep88;
reg [31:0] main_gsm_normexiti_gep88_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_321;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_321_reg;
reg [31:0] main_gsm_normexiti_gep_int89;
reg [31:0] main_gsm_normexiti_gep_int89_reg;
reg [31:0] main_gsm_normexiti_gep90;
reg [31:0] main_gsm_normexiti_gep90_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_322;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_322_reg;
reg [31:0] main_gsm_normexiti_gep_int91;
reg [31:0] main_gsm_normexiti_gep_int91_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_323;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_323_reg;
reg [31:0] main_gsm_normexiti_gep_int92;
reg [31:0] main_gsm_normexiti_gep_int92_reg;
reg [31:0] main_gsm_normexiti_gep93;
reg [31:0] main_gsm_normexiti_gep93_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_324;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_324_reg;
reg [31:0] main_gsm_normexiti_gep_int94;
reg [31:0] main_gsm_normexiti_gep_int94_reg;
reg [31:0] main_gsm_normexiti_gep95;
reg [31:0] main_gsm_normexiti_gep95_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_325;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_325_reg;
reg [31:0] main_gsm_normexiti_gep_int96;
reg [31:0] main_gsm_normexiti_gep_int96_reg;
reg [31:0] main_gsm_normexiti_gep97;
reg [31:0] main_gsm_normexiti_gep97_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_326;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_326_reg;
reg [31:0] main_gsm_normexiti_gep_int98;
reg [31:0] main_gsm_normexiti_gep_int98_reg;
reg [31:0] main_gsm_normexiti_gep99;
reg [31:0] main_gsm_normexiti_gep99_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_327;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_327_reg;
reg [31:0] main_gsm_normexiti_gep_int100;
reg [31:0] main_gsm_normexiti_gep_int100_reg;
reg [31:0] main_gsm_normexiti_gep101;
reg [31:0] main_gsm_normexiti_gep101_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_328;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_328_reg;
reg [31:0] main_gsm_normexiti_gep_int102;
reg [31:0] main_gsm_normexiti_gep_int102_reg;
reg [31:0] main_gsm_normexiti_gep103;
reg [31:0] main_gsm_normexiti_gep103_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_329;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_329_reg;
reg [31:0] main_gsm_normexiti_gep_int104;
reg [31:0] main_gsm_normexiti_gep_int104_reg;
reg [31:0] main_gsm_normexiti_gep105;
reg [31:0] main_gsm_normexiti_gep105_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_330;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_330_reg;
reg [31:0] main_gsm_normexiti_gep_int106;
reg [31:0] main_gsm_normexiti_gep_int106_reg;
reg [31:0] main_gsm_normexiti_gep107;
reg [31:0] main_gsm_normexiti_gep107_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_331;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_normexiti_331_reg;
reg [15:0] main_332_333;
reg [15:0] main_332_333_reg;
reg [31:0] main_332_indvarsivi;
reg [31:0] main_332_indvarsivi_reg;
reg [31:0] main_332_n029i;
reg [31:0] main_332_n029i_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_332_128i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_332_128i_reg;
reg  main_332_334;
reg  main_332_334_reg;
reg  main_335_336;
reg  main_335_336_reg;
reg [15:0] main_335_337;
reg [15:0] main_335_337_reg;
reg [15:0] main_335_ii5;
reg [15:0] main_335_ii5_reg;
reg [15:0] main_gsm_absexiti6_338;
reg [15:0] main_gsm_absexiti6_338_reg;
reg [15:0] main_gsm_absexiti6_339;
reg [15:0] main_gsm_absexiti6_339_reg;
reg  main_gsm_absexiti6_340;
reg  main_gsm_absexiti6_340_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader14i_128ilcssa;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_preheader14i_128ilcssa_reg;
reg [31:0] main_preheader14i_n029ilcssa;
reg [31:0] main_preheader14i_n029ilcssa_reg;
reg  main_preheader14i_341;
reg  main_preheader14i_341_reg;
reg [31:0] main_lrphi_i425i;
reg [31:0] main_lrphi_i425i_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphi_224i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphi_224i_reg;
reg [31:0] main_lrphi_gep_int108;
reg [31:0] main_lrphi_gep_int108_reg;
reg [31:0] main_lrphi_gep109;
reg [31:0] main_lrphi_gep109_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphi_342;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrphi_342_reg;
reg [31:0] main_lrphi_343;
reg [31:0] main_lrphi_343_reg;
reg  main_lrphi_exitcondi7;
reg  main_lrphi_exitcondi7_reg;
reg [31:0] main_344_345;
reg [31:0] main_344_345_reg;
reg  main_344_346;
reg  main_344_346_reg;
reg [31:0] main_preheaderii_347;
reg [31:0] main_preheaderii_347_reg;
reg [31:0] main_preheaderii_348;
reg [31:0] main_preheaderii_348_reg;
reg  main_preheaderii_349;
reg  main_preheaderii_349_reg;
reg [31:0] main_preheaderii_350;
reg [31:0] main_preheaderii_350_reg;
reg [31:0] main_preheaderii_i1i;
reg [31:0] main_preheaderii_i1i_reg;
reg [15:0] main_preheaderii_3ii;
reg [15:0] main_preheaderii_3ii_reg;
reg [31:0] main_preheaderii_351;
reg [31:0] main_preheaderii_351_reg;
reg  main_preheaderii_352;
reg  main_preheaderii_352_reg;
reg [31:0] main_353_354;
reg [31:0] main_353_354_reg;
reg [15:0] main_353_355;
reg [15:0] main_353_355_reg;
reg [31:0] main_backedge1ii_L_num0be1ii;
reg [31:0] main_backedge1ii_L_num0be1ii_reg;
reg [15:0] main_backedge1ii_div0be1ii;
reg [15:0] main_backedge1ii_div0be1ii_reg;
reg [15:0] main_backedge1ii_356;
reg [15:0] main_backedge1ii_356_reg;
reg [31:0] main_backedge1ii_357;
reg [31:0] main_backedge1ii_357_reg;
reg  main_backedge1ii_358;
reg  main_backedge1ii_358_reg;
reg [31:0] main_359_360;
reg [31:0] main_359_360_reg;
reg [15:0] main_359_361;
reg [15:0] main_359_361_reg;
reg [31:0] main_backedge2ii_L_num0be2ii;
reg [31:0] main_backedge2ii_L_num0be2ii_reg;
reg [15:0] main_backedge2ii_div0be2ii;
reg [15:0] main_backedge2ii_div0be2ii_reg;
reg [15:0] main_backedge2ii_362;
reg [15:0] main_backedge2ii_362_reg;
reg [31:0] main_backedge2ii_363;
reg [31:0] main_backedge2ii_363_reg;
reg  main_backedge2ii_364;
reg  main_backedge2ii_364_reg;
reg [31:0] main_365_366;
reg [31:0] main_365_366_reg;
reg [15:0] main_365_367;
reg [15:0] main_365_367_reg;
reg [31:0] main_backedge3ii_L_num0be3ii;
reg [31:0] main_backedge3ii_L_num0be3ii_reg;
reg [15:0] main_backedge3ii_div0be3ii;
reg [15:0] main_backedge3ii_div0be3ii_reg;
reg [15:0] main_backedge3ii_368;
reg [15:0] main_backedge3ii_368_reg;
reg [31:0] main_backedge3ii_369;
reg [31:0] main_backedge3ii_369_reg;
reg  main_backedge3ii_370;
reg  main_backedge3ii_370_reg;
reg [31:0] main_371_372;
reg [31:0] main_371_372_reg;
reg [15:0] main_371_373;
reg [15:0] main_371_373_reg;
reg [31:0] main_backedge4ii_L_num0be4ii;
reg [31:0] main_backedge4ii_L_num0be4ii_reg;
reg [15:0] main_backedge4ii_div0be4ii;
reg [15:0] main_backedge4ii_div0be4ii_reg;
reg [15:0] main_backedge4ii_374;
reg [15:0] main_backedge4ii_374_reg;
reg [31:0] main_backedge4ii_375;
reg [31:0] main_backedge4ii_375_reg;
reg  main_backedge4ii_376;
reg  main_backedge4ii_376_reg;
reg [31:0] main_377_378;
reg [31:0] main_377_378_reg;
reg [15:0] main_377_379;
reg [15:0] main_377_379_reg;
reg [31:0] main_backedge5ii_L_num0be5ii;
reg [31:0] main_backedge5ii_L_num0be5ii_reg;
reg [15:0] main_backedge5ii_div0be5ii;
reg [15:0] main_backedge5ii_div0be5ii_reg;
reg [15:0] main_backedge5ii_380;
reg [15:0] main_backedge5ii_380_reg;
reg [31:0] main_backedge5ii_381;
reg [31:0] main_backedge5ii_381_reg;
reg  main_backedge5ii_382;
reg  main_backedge5ii_382_reg;
reg [31:0] main_383_384;
reg [31:0] main_383_384_reg;
reg [15:0] main_383_385;
reg [15:0] main_383_385_reg;
reg [31:0] main_backedge6ii_L_num0be6ii;
reg [31:0] main_backedge6ii_L_num0be6ii_reg;
reg [15:0] main_backedge6ii_div0be6ii;
reg [15:0] main_backedge6ii_div0be6ii_reg;
reg [15:0] main_backedge6ii_386;
reg [15:0] main_backedge6ii_386_reg;
reg [31:0] main_backedge6ii_387;
reg [31:0] main_backedge6ii_387_reg;
reg  main_backedge6ii_388;
reg  main_backedge6ii_388_reg;
reg [31:0] main_389_390;
reg [31:0] main_389_390_reg;
reg [15:0] main_389_391;
reg [15:0] main_389_391_reg;
reg [31:0] main_backedge7ii_L_num0be7ii;
reg [31:0] main_backedge7ii_L_num0be7ii_reg;
reg [15:0] main_backedge7ii_div0be7ii;
reg [15:0] main_backedge7ii_div0be7ii_reg;
reg [15:0] main_backedge7ii_392;
reg [15:0] main_backedge7ii_392_reg;
reg [31:0] main_backedge7ii_393;
reg [31:0] main_backedge7ii_393_reg;
reg  main_backedge7ii_394;
reg  main_backedge7ii_394_reg;
reg [31:0] main_395_396;
reg [31:0] main_395_396_reg;
reg [15:0] main_395_397;
reg [15:0] main_395_397_reg;
reg [31:0] main_backedge8ii_L_num0be8ii;
reg [31:0] main_backedge8ii_L_num0be8ii_reg;
reg [15:0] main_backedge8ii_div0be8ii;
reg [15:0] main_backedge8ii_div0be8ii_reg;
reg [15:0] main_backedge8ii_398;
reg [15:0] main_backedge8ii_398_reg;
reg [31:0] main_backedge8ii_399;
reg [31:0] main_backedge8ii_399_reg;
reg  main_backedge8ii_400;
reg  main_backedge8ii_400_reg;
reg [31:0] main_401_402;
reg [31:0] main_401_402_reg;
reg [15:0] main_401_403;
reg [15:0] main_401_403_reg;
reg [31:0] main_backedge9ii_L_num0be9ii;
reg [31:0] main_backedge9ii_L_num0be9ii_reg;
reg [15:0] main_backedge9ii_div0be9ii;
reg [15:0] main_backedge9ii_div0be9ii_reg;
reg [15:0] main_backedge9ii_404;
reg [15:0] main_backedge9ii_404_reg;
reg [31:0] main_backedge9ii_405;
reg [31:0] main_backedge9ii_405_reg;
reg  main_backedge9ii_406;
reg  main_backedge9ii_406_reg;
reg [31:0] main_407_408;
reg [31:0] main_407_408_reg;
reg [15:0] main_407_409;
reg [15:0] main_407_409_reg;
reg [31:0] main_backedge10ii_L_num0be10ii;
reg [31:0] main_backedge10ii_L_num0be10ii_reg;
reg [15:0] main_backedge10ii_div0be10ii;
reg [15:0] main_backedge10ii_div0be10ii_reg;
reg [15:0] main_backedge10ii_410;
reg [15:0] main_backedge10ii_410_reg;
reg [31:0] main_backedge10ii_411;
reg [31:0] main_backedge10ii_411_reg;
reg  main_backedge10ii_412;
reg  main_backedge10ii_412_reg;
reg [31:0] main_413_414;
reg [31:0] main_413_414_reg;
reg [15:0] main_413_415;
reg [15:0] main_413_415_reg;
reg [31:0] main_backedge11ii_L_num0be11ii;
reg [31:0] main_backedge11ii_L_num0be11ii_reg;
reg [15:0] main_backedge11ii_div0be11ii;
reg [15:0] main_backedge11ii_div0be11ii_reg;
reg [15:0] main_backedge11ii_416;
reg [15:0] main_backedge11ii_416_reg;
reg [31:0] main_backedge11ii_417;
reg [31:0] main_backedge11ii_417_reg;
reg  main_backedge11ii_418;
reg  main_backedge11ii_418_reg;
reg [31:0] main_419_420;
reg [31:0] main_419_420_reg;
reg [15:0] main_419_421;
reg [15:0] main_419_421_reg;
reg [31:0] main_backedge12ii_L_num0be12ii;
reg [31:0] main_backedge12ii_L_num0be12ii_reg;
reg [15:0] main_backedge12ii_div0be12ii;
reg [15:0] main_backedge12ii_div0be12ii_reg;
reg [15:0] main_backedge12ii_422;
reg [15:0] main_backedge12ii_422_reg;
reg [31:0] main_backedge12ii_423;
reg [31:0] main_backedge12ii_423_reg;
reg  main_backedge12ii_424;
reg  main_backedge12ii_424_reg;
reg [31:0] main_425_426;
reg [31:0] main_425_426_reg;
reg [15:0] main_425_427;
reg [15:0] main_425_427_reg;
reg [31:0] main_backedge13ii_L_num0be13ii;
reg [31:0] main_backedge13ii_L_num0be13ii_reg;
reg [15:0] main_backedge13ii_div0be13ii;
reg [15:0] main_backedge13ii_div0be13ii_reg;
reg [15:0] main_backedge13ii_428;
reg [15:0] main_backedge13ii_428_reg;
reg [31:0] main_backedge13ii_429;
reg [31:0] main_backedge13ii_429_reg;
reg  main_backedge13ii_notii;
reg  main_backedge13ii_notii_reg;
reg [15:0] main_backedge13ii_430;
reg [15:0] main_backedge13ii_430_reg;
reg [15:0] main_backedge13ii_4ii;
reg [15:0] main_backedge13ii_4ii_reg;
reg [15:0] main_gsm_divexiti_431;
reg [15:0] main_gsm_divexiti_431_reg;
reg [15:0] main_gsm_divexiti_432;
reg [15:0] main_gsm_divexiti_432_reg;
reg  main_gsm_divexiti_433;
reg  main_gsm_divexiti_433_reg;
reg [15:0] main_434_435;
reg [15:0] main_434_435_reg;
reg [15:0] main_436_437;
reg [15:0] main_436_437_reg;
reg  main_436_438;
reg  main_436_438_reg;
reg [15:0] main_439_440;
reg [15:0] main_439_440_reg;
reg  main_439_441;
reg  main_439_441_reg;
reg  main_439_442;
reg  main_439_442_reg;
reg  main_439_orcondi9i;
reg  main_439_orcondi9i_reg;
reg [31:0] main_443_444;
reg [31:0] main_443_444_reg;
reg [31:0] main_443_445;
reg [31:0] main_443_445_reg;
reg [31:0] main_443_446;
reg [31:0] main_443_446_reg;
reg [31:0] main_443_447;
reg [31:0] main_443_447_reg;
reg [31:0] main_443_448;
reg [31:0] main_443_448_reg;
reg [31:0] main_443_phitmpi8;
reg [31:0] main_443_phitmpi8_reg;
reg [31:0] main_gsm_mult_rexit11i_0i10i;
reg [31:0] main_gsm_mult_rexit11i_0i10i_reg;
reg [15:0] main_gsm_mult_rexit11i_449;
reg [15:0] main_gsm_mult_rexit11i_449_reg;
reg [31:0] main_gsm_mult_rexit11i_450;
reg [31:0] main_gsm_mult_rexit11i_450_reg;
reg [31:0] main_gsm_mult_rexit11i_451;
reg [31:0] main_gsm_mult_rexit11i_451_reg;
reg  main_gsm_mult_rexit11i_452;
reg  main_gsm_mult_rexit11i_452_reg;
reg  main_453_454;
reg  main_453_454_reg;
reg [15:0] main_453_455;
reg [15:0] main_453_455_reg;
reg [15:0] main_453_phitmpi7i;
reg [15:0] main_453_phitmpi7i_reg;
reg [15:0] main_gsm_addexit8i_456;
reg [15:0] main_gsm_addexit8i_456_reg;
reg [31:0] main_gsm_addexit8i_457;
reg [31:0] main_gsm_addexit8i_457_reg;
reg  main_gsm_addexit8i_458;
reg  main_gsm_addexit8i_458_reg;
reg [31:0] main_lrph27i_m026i;
reg [31:0] main_lrph27i_m026i_reg;
reg [31:0] main_lrph27i_gep_int110;
reg [31:0] main_lrph27i_gep_int110_reg;
reg [31:0] main_lrph27i_gep_array111;
reg [31:0] main_lrph27i_gep_array111_reg;
reg [31:0] main_lrph27i_gep112;
reg [31:0] main_lrph27i_gep112_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrph27i_459;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_lrph27i_459_reg;
reg [15:0] main_lrph27i_460;
reg [15:0] main_lrph27i_460_reg;
reg [15:0] main_lrph27i_461;
reg [15:0] main_lrph27i_461_reg;
reg  main_lrph27i_462;
reg  main_lrph27i_462_reg;
reg  main_lrph27i_463;
reg  main_lrph27i_463_reg;
reg  main_lrph27i_orcondi4i;
reg  main_lrph27i_orcondi4i_reg;
reg [31:0] main_464_465;
reg [31:0] main_464_465_reg;
reg [31:0] main_464_466;
reg [31:0] main_464_466_reg;
reg [31:0] main_464_467;
reg [31:0] main_464_467_reg;
reg [31:0] main_464_468;
reg [31:0] main_464_468_reg;
reg [31:0] main_464_469;
reg [31:0] main_464_469_reg;
reg [31:0] main_464_phitmp12i;
reg [31:0] main_464_phitmp12i_reg;
reg [31:0] main_gsm_mult_rexit6i_0i5i;
reg [31:0] main_gsm_mult_rexit6i_0i5i_reg;
reg [31:0] main_gsm_mult_rexit6i_470;
reg [31:0] main_gsm_mult_rexit6i_470_reg;
reg [31:0] main_gsm_mult_rexit6i_gep_int113;
reg [31:0] main_gsm_mult_rexit6i_gep_int113_reg;
reg [31:0] main_gsm_mult_rexit6i_gep_array114;
reg [31:0] main_gsm_mult_rexit6i_gep_array114_reg;
reg [31:0] main_gsm_mult_rexit6i_gep115;
reg [31:0] main_gsm_mult_rexit6i_gep115_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_mult_rexit6i_471;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_mult_rexit6i_471_reg;
reg [15:0] main_gsm_mult_rexit6i_472;
reg [15:0] main_gsm_mult_rexit6i_472_reg;
reg [31:0] main_gsm_mult_rexit6i_473;
reg [31:0] main_gsm_mult_rexit6i_473_reg;
reg [31:0] main_gsm_mult_rexit6i_474;
reg [31:0] main_gsm_mult_rexit6i_474_reg;
reg  main_gsm_mult_rexit6i_475;
reg  main_gsm_mult_rexit6i_475_reg;
reg  main_476_477;
reg  main_476_477_reg;
reg [15:0] main_476_478;
reg [15:0] main_476_478_reg;
reg [15:0] main_476_phitmpi2i;
reg [15:0] main_476_phitmpi2i_reg;
reg [15:0] main_gsm_addexit3i_479;
reg [15:0] main_gsm_addexit3i_479_reg;
reg [31:0] main_gsm_addexit3i_gep_int116;
reg [31:0] main_gsm_addexit3i_gep_int116_reg;
reg [31:0] main_gsm_addexit3i_gep_array117;
reg [31:0] main_gsm_addexit3i_gep_array117_reg;
reg [31:0] main_gsm_addexit3i_gep118;
reg [31:0] main_gsm_addexit3i_gep118_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_addexit3i_480;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_gsm_addexit3i_480_reg;
reg [15:0] main_gsm_addexit3i_481;
reg [15:0] main_gsm_addexit3i_481_reg;
reg  main_gsm_addexit3i_482;
reg  main_gsm_addexit3i_482_reg;
reg  main_gsm_addexit3i_483;
reg  main_gsm_addexit3i_483_reg;
reg  main_gsm_addexit3i_orcondii;
reg  main_gsm_addexit3i_orcondii_reg;
reg [31:0] main_484_485;
reg [31:0] main_484_485_reg;
reg [31:0] main_484_486;
reg [31:0] main_484_486_reg;
reg [31:0] main_484_487;
reg [31:0] main_484_487_reg;
reg [31:0] main_484_488;
reg [31:0] main_484_488_reg;
reg [31:0] main_484_phitmp13i;
reg [31:0] main_484_phitmp13i_reg;
reg [31:0] main_gsm_mult_rexiti10_0i1i9;
reg [31:0] main_gsm_mult_rexiti10_0i1i9_reg;
reg [31:0] main_gsm_mult_rexiti10_489;
reg [31:0] main_gsm_mult_rexiti10_489_reg;
reg [31:0] main_gsm_mult_rexiti10_490;
reg [31:0] main_gsm_mult_rexiti10_490_reg;
reg  main_gsm_mult_rexiti10_491;
reg  main_gsm_mult_rexiti10_491_reg;
reg  main_492_493;
reg  main_492_493_reg;
reg [15:0] main_492_494;
reg [15:0] main_492_494_reg;
reg [15:0] main_492_phitmpii;
reg [15:0] main_492_phitmpii_reg;
reg [15:0] main_gsm_addexiti_495;
reg [15:0] main_gsm_addexiti_495_reg;
reg  main_gsm_addexiti_exitcond36i;
reg  main_gsm_addexiti_exitcond36i_reg;
reg [31:0] main__crit_edgei11_496;
reg [31:0] main__crit_edgei11_496_reg;
reg  main__crit_edgei11_497;
reg  main__crit_edgei11_497_reg;
reg [31:0] main__crit_edge43i_indvarsivnexti;
reg [31:0] main__crit_edge43i_indvarsivnexti_reg;
reg [31:0] main__crit_edge43i_gep_int119;
reg [31:0] main__crit_edge43i_gep_int119_reg;
reg [31:0] main__crit_edge43i_gep120;
reg [31:0] main__crit_edge43i_gep120_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__crit_edge43i_498;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main__crit_edge43i_498_reg;
reg [15:0] main__crit_edge43i_prei12;
reg [15:0] main__crit_edge43i_prei12_reg;
reg [31:0] main_Reflection_coefficientsexit_i02ii;
reg [31:0] main_Reflection_coefficientsexit_i02ii_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Reflection_coefficientsexit_01ii;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Reflection_coefficientsexit_01ii_reg;
reg [15:0] main_Reflection_coefficientsexit_499;
reg [15:0] main_Reflection_coefficientsexit_499_reg;
reg  main_Reflection_coefficientsexit_500;
reg  main_Reflection_coefficientsexit_500_reg;
reg  main_501_502;
reg  main_501_502_reg;
reg [15:0] main_501_503;
reg [15:0] main_501_503_reg;
reg [15:0] main_gsm_absexitii_504;
reg [15:0] main_gsm_absexitii_504_reg;
reg  main_gsm_absexitii_505;
reg  main_gsm_absexitii_505_reg;
reg [31:0] main_506_507;
reg [31:0] main_506_507_reg;
reg [31:0] main_506_508;
reg [31:0] main_506_508_reg;
reg [15:0] main_506_509;
reg [15:0] main_506_509_reg;
reg  main_510_511;
reg  main_510_511_reg;
reg [15:0] main_512_513;
reg [15:0] main_512_513_reg;
reg [15:0] main_threadii_514;
reg [15:0] main_threadii_514_reg;
reg [15:0] main_threadii_515;
reg [15:0] main_threadii_515_reg;
reg [15:0] main_threadii_516;
reg [15:0] main_threadii_516_reg;
reg [15:0] main_517_temp0ii;
reg [15:0] main_517_temp0ii_reg;
reg [15:0] main_517_518;
reg [15:0] main_517_518_reg;
reg [15:0] main_517_519;
reg [15:0] main_517_519_reg;
reg [31:0] main_517_520;
reg [31:0] main_517_520_reg;
reg [31:0] main_517_gep_int121;
reg [31:0] main_517_gep_int121_reg;
reg [31:0] main_517_gep122;
reg [31:0] main_517_gep122_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_517_521;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_517_521_reg;
reg  main_517_exitcondii;
reg  main_517_exitcondii_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int123;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int123_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep124;
reg [31:0] main_Gsm_LPC_Analysisexit_gep124_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_522;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_522_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int125;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int125_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep126;
reg [31:0] main_Gsm_LPC_Analysisexit_gep126_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_523;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_523_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int127;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int127_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep128;
reg [31:0] main_Gsm_LPC_Analysisexit_gep128_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_524;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_524_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int129;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int129_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep130;
reg [31:0] main_Gsm_LPC_Analysisexit_gep130_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_525;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_525_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int131;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int131_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep132;
reg [31:0] main_Gsm_LPC_Analysisexit_gep132_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_526;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_526_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int133;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int133_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep134;
reg [31:0] main_Gsm_LPC_Analysisexit_gep134_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_527;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_527_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int135;
reg [31:0] main_Gsm_LPC_Analysisexit_gep_int135_reg;
reg [31:0] main_Gsm_LPC_Analysisexit_gep136;
reg [31:0] main_Gsm_LPC_Analysisexit_gep136_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_528;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_Gsm_LPC_Analysisexit_528_reg;
reg [31:0] main_preheader_lcssa;
reg [31:0] main_preheader_lcssa_reg;
reg [31:0] main_preheader_529;
reg [31:0] main_preheader_529_reg;
reg  main_preheader_531;
reg  main_preheader_531_reg;
reg [31:0] main_532_main_result04;
reg [31:0] main_532_main_result04_reg;
reg [31:0] main_532_i13;
reg [31:0] main_532_i13_reg;
reg [31:0] main_532_gep_int137;
reg [31:0] main_532_gep_int137_reg;
reg [31:0] main_532_gep_array138;
reg [31:0] main_532_gep_array138_reg;
reg [31:0] main_532_gep139;
reg [31:0] main_532_gep139_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_532_533;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_532_533_reg;
reg [15:0] main_532_534;
reg [15:0] main_532_534_reg;
reg [31:0] main_532_gep_int140;
reg [31:0] main_532_gep_int140_reg;
reg [31:0] main_532_gep_array141;
reg [31:0] main_532_gep_array141_reg;
reg [31:0] main_532_gep142;
reg [31:0] main_532_gep142_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_532_535;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_532_535_reg;
reg [15:0] main_532_536;
reg [15:0] main_532_536_reg;
reg  main_532_537;
reg  main_532_537_reg;
reg [31:0] main_532_538;
reg [31:0] main_532_538_reg;
reg [31:0] main_532_539;
reg [31:0] main_532_539_reg;
reg [31:0] main_532_540;
reg [31:0] main_532_540_reg;
reg  main_532_exitcond;
reg  main_532_exitcond_reg;
reg [7:0] bitoff_address_a;
reg  bitoff_write_enable_a;
wire [7:0] bitoff_in_a;
wire [7:0] bitoff_out_a;
wire [7:0] bitoff_address_b;
wire  bitoff_write_enable_b;
wire [7:0] bitoff_in_b;
wire [7:0] bitoff_out_b;
reg [7:0] inData_address_a;
reg  inData_write_enable_a;
wire [15:0] inData_in_a;
wire [15:0] inData_out_a;
wire [7:0] inData_address_b;
wire  inData_write_enable_b;
wire [15:0] inData_in_b;
wire [15:0] inData_out_b;
reg [7:0] outData_address_a;
reg  outData_write_enable_a;
wire [15:0] outData_in_a;
wire [15:0] outData_out_a;
wire [7:0] outData_address_b;
wire  outData_write_enable_b;
wire [15:0] outData_in_b;
wire [15:0] outData_out_b;
reg [3:0] main_0_Pi_address_a;
reg  main_0_Pi_write_enable_a;
reg [15:0] main_0_Pi_in_a;
wire [15:0] main_0_Pi_out_a;
wire [3:0] main_0_Pi_address_b;
wire  main_0_Pi_write_enable_b;
wire [15:0] main_0_Pi_in_b;
wire [15:0] main_0_Pi_out_b;
reg [3:0] main_0_Ki_address_a;
reg  main_0_Ki_write_enable_a;
reg [15:0] main_0_Ki_in_a;
wire [15:0] main_0_Ki_out_a;
wire [3:0] main_0_Ki_address_b;
wire  main_0_Ki_write_enable_b;
wire [15:0] main_0_Ki_in_b;
wire [15:0] main_0_Ki_out_b;
reg [7:0] main_0_so_address_a;
reg  main_0_so_write_enable_a;
reg [15:0] main_0_so_in_a;
wire [15:0] main_0_so_out_a;
reg [7:0] main_0_so_address_b;
reg  main_0_so_write_enable_b;
wire [15:0] main_0_so_in_b;
wire [15:0] main_0_so_out_b;
wire [2:0] ram_16_address_a;
wire  ram_16_write_enable_a;
wire [15:0] ram_16_in_a;
wire [15:0] ram_16_out_a;
wire [2:0] ram_16_address_b;
wire  ram_16_write_enable_b;
wire [15:0] ram_16_in_b;
wire [15:0] ram_16_out_b;
wire  legup_memset_2_i64_0_1_address_a;
wire  legup_memset_2_i64_0_1_write_enable_a;
wire [31:0] legup_memset_2_i64_0_1_in_a;
wire [31:0] legup_memset_2_i64_0_1_out_a;
wire  legup_memset_2_i64_0_1_address_b;
wire  legup_memset_2_i64_0_1_write_enable_b;
wire [31:0] legup_memset_2_i64_0_1_in_b;
wire [31:0] legup_memset_2_i64_0_1_out_b;
wire  legup_memset_2_i64_0_2_address_a;
wire  legup_memset_2_i64_0_2_write_enable_a;
wire [7:0] legup_memset_2_i64_0_2_in_a;
wire [7:0] legup_memset_2_i64_0_2_out_a;
wire  legup_memset_2_i64_0_2_address_b;
wire  legup_memset_2_i64_0_2_write_enable_b;
wire [7:0] legup_memset_2_i64_0_2_in_b;
wire [7:0] legup_memset_2_i64_0_2_out_b;
wire  legup_memset_2_i64_0_3_address_a;
wire  legup_memset_2_i64_0_3_write_enable_a;
wire [63:0] legup_memset_2_i64_0_3_in_a;
wire [63:0] legup_memset_2_i64_0_3_out_a;
wire  legup_memset_2_i64_0_3_address_b;
wire  legup_memset_2_i64_0_3_write_enable_b;
wire [63:0] legup_memset_2_i64_0_3_in_b;
wire [63:0] legup_memset_2_i64_0_3_out_b;
wire  legup_memset_2_i64_0_c_address_a;
wire  legup_memset_2_i64_0_c_write_enable_a;
wire [15:0] legup_memset_2_i64_0_c_in_a;
wire [15:0] legup_memset_2_i64_0_c_out_a;
wire  legup_memset_2_i64_0_c_address_b;
wire  legup_memset_2_i64_0_c_write_enable_b;
wire [15:0] legup_memset_2_i64_0_c_in_b;
wire [15:0] legup_memset_2_i64_0_c_out_b;
wire  legup_memset_2_i64_0_s_address_a;
wire  legup_memset_2_i64_0_s_write_enable_a;
wire [31:0] legup_memset_2_i64_0_s_in_a;
wire [31:0] legup_memset_2_i64_0_s_out_a;
wire  legup_memset_2_i64_0_s_address_b;
wire  legup_memset_2_i64_0_s_write_enable_b;
wire [31:0] legup_memset_2_i64_0_s_in_b;
wire [31:0] legup_memset_2_i64_0_s_out_b;
reg  legup_memset_2_i64_start;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_arg_m;
reg [7:0] legup_memset_2_i64_arg_c1;
reg [63:0] legup_memset_2_i64_arg_n;
wire  legup_memset_2_i64_memory_controller_enable_a;
wire  legup_memset_2_i64_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memset_2_i64_memory_controller_in_a;
reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memset_2_i64_memory_controller_out_a;
wire [1:0] legup_memset_2_i64_memory_controller_size_a;
wire  legup_memset_2_i64_memory_controller_enable_b;
wire  legup_memset_2_i64_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memset_2_i64_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memset_2_i64_memory_controller_in_b;
reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memset_2_i64_memory_controller_out_b;
wire [1:0] legup_memset_2_i64_memory_controller_size_b;
reg  legup_memset_2_i64_memory_controller_waitrequest;
reg  legup_memset_2_i64_finish_final;
reg  legup_memset_2_i64_finish_reg;
wire  legup_memset_2_i64_finish;
reg  legup_function_call;
wire [15:0] legup_pthreadpoll_threadID;
wire [15:0] legup_pthreadpoll_functionID;
reg [31:0] main_signed_add_32_0_op0;
reg [31:0] main_signed_add_32_0_op1;
reg [31:0] main_signed_add_32_0;
reg [31:0] main_signed_add_32_14_op0;
reg [31:0] main_signed_add_32_14_op1;
reg [31:0] main_signed_add_32_14;
reg [31:0] main_signed_multiply_32_0_op0;
reg [31:0] main_signed_multiply_32_0_op1;
reg  lpm_mult_main_gsm_mult_rexiti_84_en;
reg [31:0] main_gsm_mult_rexiti_84_stage0_reg;
reg [31:0] main_signed_multiply_32_0;
reg [31:0] main_signed_multiply_32_14_op0;
reg [31:0] main_signed_multiply_32_14_op1;
reg  lpm_mult_main_threadi_96_en;
reg [31:0] main_threadi_96_stage0_reg;
reg [31:0] main_signed_multiply_32_14;
reg [31:0] main_signed_multiply_32_11_op0;
reg [31:0] main_signed_multiply_32_11_op1;
reg  lpm_mult_main_threadi_104_en;
reg [31:0] main_threadi_104_stage0_reg;
reg [31:0] main_signed_multiply_32_11;
reg [15:0] main_signed_subtract_16_0_op0;
reg [15:0] main_signed_subtract_16_0_op1;
reg [15:0] main_signed_subtract_16_0;
reg [31:0] main_signed_add_32_12_op0;
reg [31:0] main_signed_add_32_12_op1;
reg [31:0] main_signed_add_32_12;
reg [31:0] main_signed_multiply_32_13_op0;
reg [31:0] main_signed_multiply_32_13_op1;
reg  lpm_mult_main_threadi_145_en;
reg [31:0] main_threadi_145_stage0_reg;
reg [31:0] main_signed_multiply_32_13;
reg [31:0] main_signed_multiply_32_10_op0;
reg [31:0] main_signed_multiply_32_10_op1;
reg  lpm_mult_main_threadi_147_en;
reg [31:0] main_threadi_147_stage0_reg;
reg [31:0] main_signed_multiply_32_10;
reg [31:0] main_signed_add_32_7_op0;
reg [31:0] main_signed_add_32_7_op1;
reg [31:0] main_signed_add_32_7;
reg [31:0] main_signed_multiply_32_2_op0;
reg [31:0] main_signed_multiply_32_2_op1;
reg  lpm_mult_main_threadi_151_en;
reg [31:0] main_threadi_151_stage0_reg;
reg [31:0] main_signed_multiply_32_2;
reg [31:0] main_signed_add_32_8_op0;
reg [31:0] main_signed_add_32_8_op1;
reg [31:0] main_signed_add_32_8;
reg [31:0] main_signed_multiply_32_7_op0;
reg [31:0] main_signed_multiply_32_7_op1;
reg  lpm_mult_main_threadi_153_en;
reg [31:0] main_threadi_153_stage0_reg;
reg [31:0] main_signed_multiply_32_7;
reg [31:0] main_signed_add_32_3_op0;
reg [31:0] main_signed_add_32_3_op1;
reg [31:0] main_signed_add_32_3;
reg [31:0] main_signed_multiply_32_3_op0;
reg [31:0] main_signed_multiply_32_3_op1;
reg  lpm_mult_main_threadi_155_en;
reg [31:0] main_threadi_155_stage0_reg;
reg [31:0] main_signed_multiply_32_3;
reg [31:0] main_signed_add_32_4_op0;
reg [31:0] main_signed_add_32_4_op1;
reg [31:0] main_signed_add_32_4;
reg [31:0] main_signed_multiply_32_4_op0;
reg [31:0] main_signed_multiply_32_4_op1;
reg  lpm_mult_main_threadi_157_en;
reg [31:0] main_threadi_157_stage0_reg;
reg [31:0] main_signed_multiply_32_4;
reg [31:0] main_signed_add_32_13_op0;
reg [31:0] main_signed_add_32_13_op1;
reg [31:0] main_signed_add_32_13;
reg [31:0] main_signed_multiply_32_8_op0;
reg [31:0] main_signed_multiply_32_8_op1;
reg  lpm_mult_main_threadi_161_en;
reg [31:0] main_threadi_161_stage0_reg;
reg [31:0] main_signed_multiply_32_8;
reg [31:0] main_signed_multiply_32_12_op0;
reg [31:0] main_signed_multiply_32_12_op1;
reg  lpm_mult_main_threadi_163_en;
reg [31:0] main_threadi_163_stage0_reg;
reg [31:0] main_signed_multiply_32_12;
reg [31:0] main_signed_add_32_9_op0;
reg [31:0] main_signed_add_32_9_op1;
reg [31:0] main_signed_add_32_9;
reg [31:0] main_signed_multiply_32_5_op0;
reg [31:0] main_signed_multiply_32_5_op1;
reg  lpm_mult_main_threadi_167_en;
reg [31:0] main_threadi_167_stage0_reg;
reg [31:0] main_signed_multiply_32_5;
reg [31:0] main_signed_add_32_10_op0;
reg [31:0] main_signed_add_32_10_op1;
reg [31:0] main_signed_add_32_10;
reg [31:0] main_signed_add_32_11_op0;
reg [31:0] main_signed_add_32_11_op1;
reg [31:0] main_signed_add_32_11;
reg [31:0] main_signed_multiply_32_1_op0;
reg [31:0] main_signed_multiply_32_1_op1;
reg  lpm_mult_main_threadi_171_en;
reg [31:0] main_threadi_171_stage0_reg;
reg [31:0] main_signed_multiply_32_1;
reg [31:0] main_signed_add_32_5_op0;
reg [31:0] main_signed_add_32_5_op1;
reg [31:0] main_signed_add_32_5;
reg [31:0] main_signed_multiply_32_9_op0;
reg [31:0] main_signed_multiply_32_9_op1;
reg  lpm_mult_main_threadi_173_en;
reg [31:0] main_threadi_173_stage0_reg;
reg [31:0] main_signed_multiply_32_9;
reg [31:0] main_signed_add_32_6_op0;
reg [31:0] main_signed_add_32_6_op1;
reg [31:0] main_signed_add_32_6;
reg [31:0] main_signed_multiply_32_6_op0;
reg [31:0] main_signed_multiply_32_6_op1;
reg  lpm_mult_main_threadi_175_en;
reg [31:0] main_threadi_175_stage0_reg;
reg [31:0] main_signed_multiply_32_6;
reg [31:0] main_signed_subtract_32_0_op0;
reg [31:0] main_signed_subtract_32_0_op1;
reg [31:0] main_signed_subtract_32_0;
reg [31:0] main_signed_add_32_1_op0;
reg [31:0] main_signed_add_32_1_op1;
reg [31:0] main_signed_add_32_1;
reg [31:0] main_signed_add_32_2_op0;
reg [31:0] main_signed_add_32_2_op1;
reg [31:0] main_signed_add_32_2;
reg [15:0] main_signed_add_16_0_op0;
reg [15:0] main_signed_add_16_0_op1;
reg [15:0] main_signed_add_16_0;
reg  lpm_mult_main_74_76_en;
reg  lpm_mult_main_threadi_92_en;
reg  lpm_mult_main_threadi_101_en;
reg  lpm_mult_main_threadi_105_en;
reg  lpm_mult_main_threadi_109_en;
reg  lpm_mult_main_threadi_111_en;
reg  lpm_mult_main_threadi_113_en;
reg  lpm_mult_main_threadi_115_en;
reg  lpm_mult_main_threadi_119_en;
reg  lpm_mult_main_threadi_121_en;
reg  lpm_mult_main_threadi_123_en;
reg  lpm_mult_main_threadi_125_en;
reg  lpm_mult_main_threadi_127_en;
reg  lpm_mult_main_threadi_131_en;
reg  lpm_mult_main_threadi_133_en;
reg  lpm_mult_main_threadi_135_en;
reg  lpm_mult_main_threadi_137_en;
reg  lpm_mult_main_threadi_139_en;
reg  lpm_mult_main_threadi_141_en;
reg  lpm_mult_main_threadi_149_en;
reg  lpm_mult_main_threadi_165_en;
reg  lpm_mult_main_threadi_169_en;
reg  lpm_mult_main_185_199_en;
reg  lpm_mult_main_185_202_en;
reg  lpm_mult_main_185_207_en;
reg  lpm_mult_main_185_212_en;
reg  lpm_mult_main_185_217_en;
reg  lpm_mult_main_185_222_en;
reg  lpm_mult_main_185_227_en;
reg  lpm_mult_main_185_232_en;
reg  lpm_mult_main_185_237_en;
reg  lpm_mult_main_443_447_en;
reg  lpm_mult_main_464_468_en;
reg  lpm_mult_main_484_487_en;


legup_memset_2_i64 legup_memset_2_i64 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (legup_memset_2_i64_memory_controller_enable_a),
	.memory_controller_address_a (legup_memset_2_i64_memory_controller_address_a),
	.memory_controller_write_enable_a (legup_memset_2_i64_memory_controller_write_enable_a),
	.memory_controller_in_a (legup_memset_2_i64_memory_controller_in_a),
	.memory_controller_size_a (legup_memset_2_i64_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (legup_memset_2_i64_memory_controller_enable_b),
	.memory_controller_address_b (legup_memset_2_i64_memory_controller_address_b),
	.memory_controller_write_enable_b (legup_memset_2_i64_memory_controller_write_enable_b),
	.memory_controller_in_b (legup_memset_2_i64_memory_controller_in_b),
	.memory_controller_size_b (legup_memset_2_i64_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (legup_memset_2_i64_start),
	.finish (legup_memset_2_i64_finish),
	.arg_m (legup_memset_2_i64_arg_m),
	.arg_c1 (legup_memset_2_i64_arg_c1),
	.arg_n (legup_memset_2_i64_arg_n)
);

defparam
	legup_memset_2_i64.tag_offset = tag_offset;

// Local Rams


// @bitoff = internal unnamed_addr constant [256 x i8] c"\08\07\06\06\05\05\05\05\04\04\04\04\04\04\04\04\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\03\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\02\0...
rom_dual_port bitoff (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( bitoff_address_a ),
	.address_b( bitoff_address_b ),
	.q_a( bitoff_out_a ),
	.q_b( bitoff_out_b)
);
defparam bitoff.width_a = 8;
defparam bitoff.width_b = 8;
defparam bitoff.widthad_a = 8;
defparam bitoff.widthad_b = 8;
defparam bitoff.numwords_a = 256;
defparam bitoff.numwords_b = 256;
defparam bitoff.latency = 1;
defparam bitoff.init_file = "bitoff.mif";


// @inData = internal unnamed_addr constant [160 x i16] [i16 81, i16 10854, i16 1893, i16 -10291, i16 7614, i16 29718, i16 20475, i16 -29215, i16 -18949, i16 -29806, i16 -32017, i16 1596, i16 15744, i16 ...
rom_dual_port inData (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( inData_address_a ),
	.address_b( inData_address_b ),
	.q_a( inData_out_a ),
	.q_b( inData_out_b)
);
defparam inData.width_a = 16;
defparam inData.width_b = 16;
defparam inData.widthad_a = 8;
defparam inData.widthad_b = 8;
defparam inData.numwords_a = 160;
defparam inData.numwords_b = 160;
defparam inData.latency = 1;
defparam inData.init_file = "inData.mif";


// @outData = internal unnamed_addr constant [160 x i16] [i16 80, i16 10848, i16 1888, i16 -10288, i16 7616, i16 29712, i16 20480, i16 -29216, i16 -18944, i16 -29808, i16 -32016, i16 1600, i16 15744, i16...
rom_dual_port outData (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( outData_address_a ),
	.address_b( outData_address_b ),
	.q_a( outData_out_a ),
	.q_b( outData_out_b)
);
defparam outData.width_a = 16;
defparam outData.width_b = 16;
defparam outData.widthad_a = 8;
defparam outData.widthad_b = 8;
defparam outData.numwords_a = 160;
defparam outData.numwords_b = 160;
defparam outData.latency = 1;
defparam outData.init_file = "outData.mif";


//   %P.i = alloca [9 x i16], align 2
ram_dual_port main_0_Pi (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_0_Pi_address_a ),
	.address_b( main_0_Pi_address_b ),
	.wren_a( main_0_Pi_write_enable_a ),
	.wren_b( main_0_Pi_write_enable_b ),
	.data_a( main_0_Pi_in_a ),
	.data_b( main_0_Pi_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_Pi_out_a ),
	.q_b( main_0_Pi_out_b)
);
defparam main_0_Pi.width_a = 16;
defparam main_0_Pi.width_b = 16;
defparam main_0_Pi.widthad_a = 4;
defparam main_0_Pi.widthad_b = 4;
defparam main_0_Pi.width_be_a = 1;
defparam main_0_Pi.width_be_b = 1;
defparam main_0_Pi.numwords_a = 9;
defparam main_0_Pi.numwords_b = 9;
defparam main_0_Pi.latency = 1;


//   %K.i = alloca [9 x i16], align 2
ram_dual_port main_0_Ki (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_0_Ki_address_a ),
	.address_b( main_0_Ki_address_b ),
	.wren_a( main_0_Ki_write_enable_a ),
	.wren_b( main_0_Ki_write_enable_b ),
	.data_a( main_0_Ki_in_a ),
	.data_b( main_0_Ki_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_Ki_out_a ),
	.q_b( main_0_Ki_out_b)
);
defparam main_0_Ki.width_a = 16;
defparam main_0_Ki.width_b = 16;
defparam main_0_Ki.widthad_a = 4;
defparam main_0_Ki.widthad_b = 4;
defparam main_0_Ki.width_be_a = 1;
defparam main_0_Ki.width_be_b = 1;
defparam main_0_Ki.numwords_a = 9;
defparam main_0_Ki.numwords_b = 9;
defparam main_0_Ki.latency = 1;


//   %so = alloca [160 x i16], align 2
ram_dual_port main_0_so (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_0_so_address_a ),
	.address_b( main_0_so_address_b ),
	.wren_a( main_0_so_write_enable_a ),
	.wren_b( main_0_so_write_enable_b ),
	.data_a( main_0_so_in_a ),
	.data_b( main_0_so_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_so_out_a ),
	.q_b( main_0_so_out_b)
);
defparam main_0_so.width_a = 16;
defparam main_0_so.width_b = 16;
defparam main_0_so.widthad_a = 8;
defparam main_0_so.widthad_b = 8;
defparam main_0_so.width_be_a = 1;
defparam main_0_so.width_be_b = 1;
defparam main_0_so.numwords_a = 160;
defparam main_0_so.numwords_b = 160;
defparam main_0_so.latency = 1;


/* Unsynthesizable Statements */
always @(posedge clk)
	if (!memory_controller_waitrequest) begin
	/* main: %.preheader*/
	/*   %530 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([12 x i8]* @.str, i32 0, i32 0), i32 %529) #2*/
	if ((cur_state == LEGUP_F_main_BB_preheader_187)) begin
		$write("Result: %d\n", $signed(main_preheader_529));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_preheader_529) === 1'bX) finish <= 0;
	end
	/* main: %541*/
	/*   %542 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([14 x i8]* @.str1, i32 0, i32 0)) #2*/
	if ((cur_state == LEGUP_F_main_BB__541_191)) begin
		$write("RESULT: PASS\n");
	end
	/* main: %543*/
	/*   %544 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([14 x i8]* @.str2, i32 0, i32 0)) #2*/
	if ((cur_state == LEGUP_F_main_BB__543_192)) begin
		$write("RESULT: FAIL\n");
	end
end
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_main_BB__0_1;
LEGUP_F_main_BB_Autocorrelationexit_58:
	if ((main_Autocorrelationexit_247 == 1'd1))
		next_state = LEGUP_F_main_BB_preheaderi2_59;
	else if ((main_Autocorrelationexit_247 == 1'd0))
		next_state = LEGUP_F_main_BB__249_62;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178:
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_179;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_179:
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_180;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_180:
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_181;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_181:
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_182;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_182:
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_183;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_183:
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_184;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_184:
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_185;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_185:
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_186;
LEGUP_F_main_BB_Gsm_LPC_Analysisexit_186:
		next_state = LEGUP_F_main_BB__532_188;
LEGUP_F_main_BB_Reflection_coefficientsexit_167:
		next_state = LEGUP_F_main_BB_Reflection_coefficientsexit_168;
LEGUP_F_main_BB_Reflection_coefficientsexit_168:
		next_state = LEGUP_F_main_BB_Reflection_coefficientsexit_169;
LEGUP_F_main_BB_Reflection_coefficientsexit_169:
	if ((main_Reflection_coefficientsexit_500 == 1'd1))
		next_state = LEGUP_F_main_BB__501_170;
	else if ((main_Reflection_coefficientsexit_500 == 1'd0))
		next_state = LEGUP_F_main_BB_gsm_absexitii_171;
LEGUP_F_main_BB__0_1:
		next_state = LEGUP_F_main_BB__1_2;
LEGUP_F_main_BB__12_10:
		next_state = LEGUP_F_main_BB_gsm_absexiti_11;
LEGUP_F_main_BB__185_48:
		next_state = LEGUP_F_main_BB__185_49;
LEGUP_F_main_BB__185_49:
		next_state = LEGUP_F_main_BB__185_50;
LEGUP_F_main_BB__185_50:
		next_state = LEGUP_F_main_BB__185_51;
LEGUP_F_main_BB__185_51:
		next_state = LEGUP_F_main_BB__185_52;
LEGUP_F_main_BB__185_52:
		next_state = LEGUP_F_main_BB__185_53;
LEGUP_F_main_BB__185_53:
	if ((main_185_exitcondi_reg == 1'd1))
		next_state = LEGUP_F_main_BB_preheader5i_47;
	else if ((main_185_exitcondi_reg == 1'd0))
		next_state = LEGUP_F_main_BB__185_48;
LEGUP_F_main_BB__18_12:
	if ((main_18_20 == 1'd1))
		next_state = LEGUP_F_main_BB_threadi_41;
	else if ((main_18_20 == 1'd0))
		next_state = LEGUP_F_main_BB__21_13;
LEGUP_F_main_BB__1_2:
		next_state = LEGUP_F_main_BB__1_3;
LEGUP_F_main_BB__1_3:
		next_state = LEGUP_F_main_BB__1_4;
LEGUP_F_main_BB__1_4:
		next_state = LEGUP_F_main_BB__1_5;
LEGUP_F_main_BB__1_5:
	if ((main_1_exitcond7_reg == 1'd1))
		next_state = LEGUP_F_main_BB__6_6;
	else if ((main_1_exitcond7_reg == 1'd0))
		next_state = LEGUP_F_main_BB__1_2;
LEGUP_F_main_BB__21_13:
	if ((main_21_24 == 1'd1))
		next_state = LEGUP_F_main_BB__25_14;
	else if ((main_21_24 == 1'd0))
		next_state = LEGUP_F_main_BB__29_16;
LEGUP_F_main_BB__249_62:
	if ((main_249_250 == 1'd1))
		next_state = LEGUP_F_main_BB__251_63;
	else if ((main_249_250 == 1'd0))
		next_state = LEGUP_F_main_BB__255_65;
LEGUP_F_main_BB__251_63:
	if ((main_251_252 == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_normexiti_76;
	else if ((main_251_252 == 1'd0))
		next_state = LEGUP_F_main_BB__253_64;
LEGUP_F_main_BB__253_64:
		next_state = LEGUP_F_main_BB__255_65;
LEGUP_F_main_BB__255_65:
	if ((main_255_256 == 1'd1))
		next_state = LEGUP_F_main_BB__257_66;
	else if ((main_255_256 == 1'd0))
		next_state = LEGUP_F_main_BB__272_71;
LEGUP_F_main_BB__257_66:
	if ((main_257_258 == 1'd1))
		next_state = LEGUP_F_main_BB__259_67;
	else if ((main_257_258 == 1'd0))
		next_state = LEGUP_F_main_BB__265_69;
LEGUP_F_main_BB__259_67:
		next_state = LEGUP_F_main_BB__259_68;
LEGUP_F_main_BB__259_68:
		next_state = LEGUP_F_main_BB_gsm_normexiti_76;
LEGUP_F_main_BB__25_14:
	if ((main_25_26 == 1'd1))
		next_state = LEGUP_F_main_BB__62_27;
	else if ((main_25_26 == 1'd0))
		next_state = LEGUP_F_main_BB__27_15;
LEGUP_F_main_BB__265_69:
		next_state = LEGUP_F_main_BB__265_70;
LEGUP_F_main_BB__265_70:
		next_state = LEGUP_F_main_BB_gsm_normexiti_76;
LEGUP_F_main_BB__272_71:
	if ((main_272_274 == 1'd1))
		next_state = LEGUP_F_main_BB__282_74;
	else if ((main_272_274 == 1'd0))
		next_state = LEGUP_F_main_BB__275_72;
LEGUP_F_main_BB__275_72:
		next_state = LEGUP_F_main_BB__275_73;
LEGUP_F_main_BB__275_73:
		next_state = LEGUP_F_main_BB_gsm_normexiti_76;
LEGUP_F_main_BB__27_15:
		next_state = LEGUP_F_main_BB__29_16;
LEGUP_F_main_BB__282_74:
		next_state = LEGUP_F_main_BB__282_75;
LEGUP_F_main_BB__282_75:
		next_state = LEGUP_F_main_BB_gsm_normexiti_76;
LEGUP_F_main_BB__29_16:
	if ((main_29_30 == 1'd1))
		next_state = LEGUP_F_main_BB__31_17;
	else if ((main_29_30 == 1'd0))
		next_state = LEGUP_F_main_BB__46_22;
LEGUP_F_main_BB__31_17:
	if ((main_31_32 == 1'd1))
		next_state = LEGUP_F_main_BB__33_18;
	else if ((main_31_32 == 1'd0))
		next_state = LEGUP_F_main_BB__39_20;
LEGUP_F_main_BB__332_93:
	if ((main_332_334 == 1'd1))
		next_state = LEGUP_F_main_BB__335_94;
	else if ((main_332_334 == 1'd0))
		next_state = LEGUP_F_main_BB_gsm_absexiti6_95;
LEGUP_F_main_BB__335_94:
		next_state = LEGUP_F_main_BB_gsm_absexiti6_95;
LEGUP_F_main_BB__33_18:
		next_state = LEGUP_F_main_BB__33_19;
LEGUP_F_main_BB__33_19:
		next_state = LEGUP_F_main_BB__62_27;
LEGUP_F_main_BB__344_100:
	if ((main_344_346 == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_divexiti_128;
	else if ((main_344_346 == 1'd0))
		next_state = LEGUP_F_main_BB_preheaderii_101;
LEGUP_F_main_BB__353_102:
		next_state = LEGUP_F_main_BB_backedge1ii_103;
LEGUP_F_main_BB__359_104:
		next_state = LEGUP_F_main_BB_backedge2ii_105;
LEGUP_F_main_BB__365_106:
		next_state = LEGUP_F_main_BB_backedge3ii_107;
LEGUP_F_main_BB__371_108:
		next_state = LEGUP_F_main_BB_backedge4ii_109;
LEGUP_F_main_BB__377_110:
		next_state = LEGUP_F_main_BB_backedge5ii_111;
LEGUP_F_main_BB__383_112:
		next_state = LEGUP_F_main_BB_backedge6ii_113;
LEGUP_F_main_BB__389_114:
		next_state = LEGUP_F_main_BB_backedge7ii_115;
LEGUP_F_main_BB__395_116:
		next_state = LEGUP_F_main_BB_backedge8ii_117;
LEGUP_F_main_BB__39_20:
		next_state = LEGUP_F_main_BB__39_21;
LEGUP_F_main_BB__39_21:
		next_state = LEGUP_F_main_BB__62_27;
LEGUP_F_main_BB__401_118:
		next_state = LEGUP_F_main_BB_backedge9ii_119;
LEGUP_F_main_BB__407_120:
		next_state = LEGUP_F_main_BB_backedge10ii_121;
LEGUP_F_main_BB__413_122:
		next_state = LEGUP_F_main_BB_backedge11ii_123;
LEGUP_F_main_BB__419_124:
		next_state = LEGUP_F_main_BB_backedge12ii_125;
LEGUP_F_main_BB__425_126:
		next_state = LEGUP_F_main_BB_backedge13ii_127;
LEGUP_F_main_BB__434_131:
		next_state = LEGUP_F_main_BB__434_132;
LEGUP_F_main_BB__434_132:
		next_state = LEGUP_F_main_BB__436_133;
LEGUP_F_main_BB__436_133:
	if ((main_436_438 == 1'd1))
		next_state = LEGUP_F_main_BB_Reflection_coefficientsexit_167;
	else if ((main_436_438 == 1'd0))
		next_state = LEGUP_F_main_BB__439_134;
LEGUP_F_main_BB__439_134:
		next_state = LEGUP_F_main_BB__439_135;
LEGUP_F_main_BB__439_135:
	if ((main_439_orcondi9i == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_mult_rexit11i_138;
	else if ((main_439_orcondi9i == 1'd0))
		next_state = LEGUP_F_main_BB__443_136;
LEGUP_F_main_BB__443_136:
		next_state = LEGUP_F_main_BB__443_137;
LEGUP_F_main_BB__443_137:
		next_state = LEGUP_F_main_BB_gsm_mult_rexit11i_138;
LEGUP_F_main_BB__453_140:
		next_state = LEGUP_F_main_BB_gsm_addexit8i_141;
LEGUP_F_main_BB__464_146:
		next_state = LEGUP_F_main_BB__464_147;
LEGUP_F_main_BB__464_147:
		next_state = LEGUP_F_main_BB_gsm_mult_rexit6i_148;
LEGUP_F_main_BB__46_22:
	if ((main_46_48 == 1'd1))
		next_state = LEGUP_F_main_BB__56_25;
	else if ((main_46_48 == 1'd0))
		next_state = LEGUP_F_main_BB__49_23;
LEGUP_F_main_BB__476_152:
		next_state = LEGUP_F_main_BB_gsm_addexit3i_153;
LEGUP_F_main_BB__484_158:
		next_state = LEGUP_F_main_BB__484_159;
LEGUP_F_main_BB__484_159:
		next_state = LEGUP_F_main_BB_gsm_mult_rexiti10_160;
LEGUP_F_main_BB__492_161:
		next_state = LEGUP_F_main_BB_gsm_addexiti_162;
LEGUP_F_main_BB__49_23:
		next_state = LEGUP_F_main_BB__49_24;
LEGUP_F_main_BB__49_24:
		next_state = LEGUP_F_main_BB__62_27;
LEGUP_F_main_BB__501_170:
	if ((main_501_502 == 1'd1))
		next_state = LEGUP_F_main_BB_threadii_175;
	else if ((main_501_502 == 1'd0))
		next_state = LEGUP_F_main_BB_gsm_absexitii_171;
LEGUP_F_main_BB__506_172:
		next_state = LEGUP_F_main_BB__517_176;
LEGUP_F_main_BB__510_173:
	if ((main_510_511 == 1'd1))
		next_state = LEGUP_F_main_BB__512_174;
	else if ((main_510_511 == 1'd0))
		next_state = LEGUP_F_main_BB_threadii_175;
LEGUP_F_main_BB__512_174:
		next_state = LEGUP_F_main_BB__517_176;
LEGUP_F_main_BB__517_176:
		next_state = LEGUP_F_main_BB__517_177;
LEGUP_F_main_BB__517_177:
	if ((main_517_exitcondii_reg == 1'd1))
		next_state = LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178;
	else if ((main_517_exitcondii_reg == 1'd0))
		next_state = LEGUP_F_main_BB_Reflection_coefficientsexit_167;
LEGUP_F_main_BB__532_188:
		next_state = LEGUP_F_main_BB__532_189;
LEGUP_F_main_BB__532_189:
		next_state = LEGUP_F_main_BB__532_190;
LEGUP_F_main_BB__532_190:
	if ((main_532_exitcond_reg == 1'd1))
		next_state = LEGUP_F_main_BB_preheader_187;
	else if ((main_532_exitcond_reg == 1'd0))
		next_state = LEGUP_F_main_BB__532_188;
LEGUP_F_main_BB__541_191:
		next_state = LEGUP_F_main_BB__545_193;
LEGUP_F_main_BB__543_192:
		next_state = LEGUP_F_main_BB__545_193;
LEGUP_F_main_BB__545_193:
		next_state = LEGUP_0;
LEGUP_F_main_BB__56_25:
		next_state = LEGUP_F_main_BB__56_26;
LEGUP_F_main_BB__56_26:
		next_state = LEGUP_F_main_BB__62_27;
LEGUP_F_main_BB__62_27:
	if ((main_62_65 == 1'd1))
		next_state = LEGUP_F_main_BB_preheader6i_28;
	else if ((main_62_65 == 1'd0))
		next_state = LEGUP_F_main_BB_threadi_41;
LEGUP_F_main_BB__6_6:
		next_state = LEGUP_F_main_BB__8_7;
LEGUP_F_main_BB__74_32:
		next_state = LEGUP_F_main_BB__74_33;
LEGUP_F_main_BB__74_33:
		next_state = LEGUP_F_main_BB_gsm_mult_rexitusi_34;
LEGUP_F_main_BB__8_7:
		next_state = LEGUP_F_main_BB__8_8;
LEGUP_F_main_BB__8_8:
		next_state = LEGUP_F_main_BB__8_9;
LEGUP_F_main_BB__8_9:
	if ((main_8_11 == 1'd1))
		next_state = LEGUP_F_main_BB__12_10;
	else if ((main_8_11 == 1'd0))
		next_state = LEGUP_F_main_BB_gsm_absexiti_11;
LEGUP_F_main_BB__crit_edge43i_165:
		next_state = LEGUP_F_main_BB__crit_edge43i_166;
LEGUP_F_main_BB__crit_edge43i_166:
		next_state = LEGUP_F_main_BB__332_93;
LEGUP_F_main_BB__crit_edgei11_164:
	if ((main__crit_edgei11_497 == 1'd1))
		next_state = LEGUP_F_main_BB__crit_edge43i_165;
	else if ((main__crit_edgei11_497 == 1'd0))
		next_state = LEGUP_F_main_BB_Reflection_coefficientsexit_167;
LEGUP_F_main_BB__crit_edgei_56:
		next_state = LEGUP_F_main_BB__crit_edgei_57;
LEGUP_F_main_BB__crit_edgei_57:
		next_state = LEGUP_F_main_BB_preheaderi_54;
LEGUP_F_main_BB_backedge10ii_121:
	if ((main_backedge10ii_412 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge11ii_123;
	else if ((main_backedge10ii_412 == 1'd0))
		next_state = LEGUP_F_main_BB__413_122;
LEGUP_F_main_BB_backedge11ii_123:
	if ((main_backedge11ii_418 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge12ii_125;
	else if ((main_backedge11ii_418 == 1'd0))
		next_state = LEGUP_F_main_BB__419_124;
LEGUP_F_main_BB_backedge12ii_125:
	if ((main_backedge12ii_424 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge13ii_127;
	else if ((main_backedge12ii_424 == 1'd0))
		next_state = LEGUP_F_main_BB__425_126;
LEGUP_F_main_BB_backedge13ii_127:
		next_state = LEGUP_F_main_BB_gsm_divexiti_128;
LEGUP_F_main_BB_backedge1ii_103:
	if ((main_backedge1ii_358 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge2ii_105;
	else if ((main_backedge1ii_358 == 1'd0))
		next_state = LEGUP_F_main_BB__359_104;
LEGUP_F_main_BB_backedge2ii_105:
	if ((main_backedge2ii_364 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge3ii_107;
	else if ((main_backedge2ii_364 == 1'd0))
		next_state = LEGUP_F_main_BB__365_106;
LEGUP_F_main_BB_backedge3ii_107:
	if ((main_backedge3ii_370 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge4ii_109;
	else if ((main_backedge3ii_370 == 1'd0))
		next_state = LEGUP_F_main_BB__371_108;
LEGUP_F_main_BB_backedge4ii_109:
	if ((main_backedge4ii_376 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge5ii_111;
	else if ((main_backedge4ii_376 == 1'd0))
		next_state = LEGUP_F_main_BB__377_110;
LEGUP_F_main_BB_backedge5ii_111:
	if ((main_backedge5ii_382 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge6ii_113;
	else if ((main_backedge5ii_382 == 1'd0))
		next_state = LEGUP_F_main_BB__383_112;
LEGUP_F_main_BB_backedge6ii_113:
	if ((main_backedge6ii_388 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge7ii_115;
	else if ((main_backedge6ii_388 == 1'd0))
		next_state = LEGUP_F_main_BB__389_114;
LEGUP_F_main_BB_backedge7ii_115:
	if ((main_backedge7ii_394 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge8ii_117;
	else if ((main_backedge7ii_394 == 1'd0))
		next_state = LEGUP_F_main_BB__395_116;
LEGUP_F_main_BB_backedge8ii_117:
	if ((main_backedge8ii_400 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge9ii_119;
	else if ((main_backedge8ii_400 == 1'd0))
		next_state = LEGUP_F_main_BB__401_118;
LEGUP_F_main_BB_backedge9ii_119:
	if ((main_backedge9ii_406 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge10ii_121;
	else if ((main_backedge9ii_406 == 1'd0))
		next_state = LEGUP_F_main_BB__407_120;
LEGUP_F_main_BB_gsm_absexiti6_95:
		next_state = LEGUP_F_main_BB_gsm_absexiti6_96;
LEGUP_F_main_BB_gsm_absexiti6_96:
	if ((main_gsm_absexiti6_340 == 1'd1))
		next_state = LEGUP_F_main_BB_preheader14i_97;
	else if ((main_gsm_absexiti6_340 == 1'd0))
		next_state = LEGUP_F_main_BB__344_100;
LEGUP_F_main_BB_gsm_absexiti_11:
	if ((main_gsm_absexiti_exitcond40i == 1'd1))
		next_state = LEGUP_F_main_BB__18_12;
	else if ((main_gsm_absexiti_exitcond40i == 1'd0))
		next_state = LEGUP_F_main_BB__8_7;
LEGUP_F_main_BB_gsm_absexitii_171:
	if ((main_gsm_absexitii_505 == 1'd1))
		next_state = LEGUP_F_main_BB__506_172;
	else if ((main_gsm_absexitii_505 == 1'd0))
		next_state = LEGUP_F_main_BB__510_173;
LEGUP_F_main_BB_gsm_addexit3i_153:
		next_state = LEGUP_F_main_BB_gsm_addexit3i_154;
LEGUP_F_main_BB_gsm_addexit3i_154:
		next_state = LEGUP_F_main_BB_gsm_addexit3i_155;
LEGUP_F_main_BB_gsm_addexit3i_155:
		next_state = LEGUP_F_main_BB_gsm_addexit3i_156;
LEGUP_F_main_BB_gsm_addexit3i_156:
		next_state = LEGUP_F_main_BB_gsm_addexit3i_157;
LEGUP_F_main_BB_gsm_addexit3i_157:
	if ((main_gsm_addexit3i_orcondii == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_mult_rexiti10_160;
	else if ((main_gsm_addexit3i_orcondii == 1'd0))
		next_state = LEGUP_F_main_BB__484_158;
LEGUP_F_main_BB_gsm_addexit8i_141:
		next_state = LEGUP_F_main_BB_gsm_addexit8i_142;
LEGUP_F_main_BB_gsm_addexit8i_142:
	if ((main_gsm_addexit8i_458_reg == 1'd1))
		next_state = LEGUP_F_main_BB__crit_edgei11_164;
	else if ((main_gsm_addexit8i_458_reg == 1'd0))
		next_state = LEGUP_F_main_BB_lrph27i_143;
LEGUP_F_main_BB_gsm_addexiti_162:
		next_state = LEGUP_F_main_BB_gsm_addexiti_163;
LEGUP_F_main_BB_gsm_addexiti_163:
	if ((main_gsm_addexiti_exitcond36i_reg == 1'd1))
		next_state = LEGUP_F_main_BB__crit_edgei11_164;
	else if ((main_gsm_addexiti_exitcond36i_reg == 1'd0))
		next_state = LEGUP_F_main_BB_lrph27i_143;
LEGUP_F_main_BB_gsm_divexiti_128:
		next_state = LEGUP_F_main_BB_gsm_divexiti_129;
LEGUP_F_main_BB_gsm_divexiti_129:
		next_state = LEGUP_F_main_BB_gsm_divexiti_130;
LEGUP_F_main_BB_gsm_divexiti_130:
	if ((main_gsm_divexiti_433 == 1'd1))
		next_state = LEGUP_F_main_BB__434_131;
	else if ((main_gsm_divexiti_433 == 1'd0))
		next_state = LEGUP_F_main_BB__436_133;
LEGUP_F_main_BB_gsm_mult_rexit11i_138:
		next_state = LEGUP_F_main_BB_gsm_mult_rexit11i_139;
LEGUP_F_main_BB_gsm_mult_rexit11i_139:
	if ((main_gsm_mult_rexit11i_452 == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_addexit8i_141;
	else if ((main_gsm_mult_rexit11i_452 == 1'd0))
		next_state = LEGUP_F_main_BB__453_140;
LEGUP_F_main_BB_gsm_mult_rexit6i_148:
		next_state = LEGUP_F_main_BB_gsm_mult_rexit6i_149;
LEGUP_F_main_BB_gsm_mult_rexit6i_149:
		next_state = LEGUP_F_main_BB_gsm_mult_rexit6i_150;
LEGUP_F_main_BB_gsm_mult_rexit6i_150:
		next_state = LEGUP_F_main_BB_gsm_mult_rexit6i_151;
LEGUP_F_main_BB_gsm_mult_rexit6i_151:
	if ((main_gsm_mult_rexit6i_475 == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_addexit3i_153;
	else if ((main_gsm_mult_rexit6i_475 == 1'd0))
		next_state = LEGUP_F_main_BB__476_152;
LEGUP_F_main_BB_gsm_mult_rexiti10_160:
	if ((main_gsm_mult_rexiti10_491 == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_addexiti_162;
	else if ((main_gsm_mult_rexiti10_491 == 1'd0))
		next_state = LEGUP_F_main_BB__492_161;
LEGUP_F_main_BB_gsm_mult_rexiti_36:
		next_state = LEGUP_F_main_BB_gsm_mult_rexiti_37;
LEGUP_F_main_BB_gsm_mult_rexiti_37:
		next_state = LEGUP_F_main_BB_gsm_mult_rexiti_38;
LEGUP_F_main_BB_gsm_mult_rexiti_38:
		next_state = LEGUP_F_main_BB_gsm_mult_rexiti_39;
LEGUP_F_main_BB_gsm_mult_rexiti_39:
		next_state = LEGUP_F_main_BB_gsm_mult_rexiti_40;
LEGUP_F_main_BB_gsm_mult_rexiti_40:
	if ((main_gsm_mult_rexiti_exitcond39i_reg == 1'd1))
		next_state = LEGUP_F_main_BB_threadi_41;
	else if ((main_gsm_mult_rexiti_exitcond39i_reg == 1'd0))
		next_state = LEGUP_F_main_BB_gsm_mult_rexiti_36;
LEGUP_F_main_BB_gsm_mult_rexitusi_34:
		next_state = LEGUP_F_main_BB_gsm_mult_rexitusi_35;
LEGUP_F_main_BB_gsm_mult_rexitusi_35:
	if ((main_gsm_mult_rexitusi_exitcond41i_reg == 1'd1))
		next_state = LEGUP_F_main_BB_threadi_41;
	else if ((main_gsm_mult_rexitusi_exitcond41i_reg == 1'd0))
		next_state = LEGUP_F_main_BB_preheader6splitusi_29;
LEGUP_F_main_BB_gsm_normexiti_76:
		next_state = LEGUP_F_main_BB_gsm_normexiti_77;
LEGUP_F_main_BB_gsm_normexiti_77:
		next_state = LEGUP_F_main_BB_gsm_normexiti_78;
LEGUP_F_main_BB_gsm_normexiti_78:
		next_state = LEGUP_F_main_BB_gsm_normexiti_79;
LEGUP_F_main_BB_gsm_normexiti_79:
		next_state = LEGUP_F_main_BB_gsm_normexiti_80;
LEGUP_F_main_BB_gsm_normexiti_80:
		next_state = LEGUP_F_main_BB_gsm_normexiti_81;
LEGUP_F_main_BB_gsm_normexiti_81:
		next_state = LEGUP_F_main_BB_gsm_normexiti_82;
LEGUP_F_main_BB_gsm_normexiti_82:
		next_state = LEGUP_F_main_BB_gsm_normexiti_83;
LEGUP_F_main_BB_gsm_normexiti_83:
		next_state = LEGUP_F_main_BB_gsm_normexiti_84;
LEGUP_F_main_BB_gsm_normexiti_84:
		next_state = LEGUP_F_main_BB_gsm_normexiti_85;
LEGUP_F_main_BB_gsm_normexiti_85:
		next_state = LEGUP_F_main_BB_gsm_normexiti_86;
LEGUP_F_main_BB_gsm_normexiti_86:
		next_state = LEGUP_F_main_BB_gsm_normexiti_87;
LEGUP_F_main_BB_gsm_normexiti_87:
		next_state = LEGUP_F_main_BB_gsm_normexiti_88;
LEGUP_F_main_BB_gsm_normexiti_88:
		next_state = LEGUP_F_main_BB_gsm_normexiti_89;
LEGUP_F_main_BB_gsm_normexiti_89:
		next_state = LEGUP_F_main_BB_gsm_normexiti_90;
LEGUP_F_main_BB_gsm_normexiti_90:
		next_state = LEGUP_F_main_BB_gsm_normexiti_91;
LEGUP_F_main_BB_gsm_normexiti_91:
		next_state = LEGUP_F_main_BB_gsm_normexiti_92;
LEGUP_F_main_BB_gsm_normexiti_92:
		next_state = LEGUP_F_main_BB__332_93;
LEGUP_F_main_BB_lrph27i_143:
		next_state = LEGUP_F_main_BB_lrph27i_144;
LEGUP_F_main_BB_lrph27i_144:
		next_state = LEGUP_F_main_BB_lrph27i_145;
LEGUP_F_main_BB_lrph27i_145:
	if ((main_lrph27i_orcondi4i == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_mult_rexit6i_148;
	else if ((main_lrph27i_orcondi4i == 1'd0))
		next_state = LEGUP_F_main_BB__464_146;
LEGUP_F_main_BB_lrphi_98:
		next_state = LEGUP_F_main_BB_lrphi_99;
LEGUP_F_main_BB_lrphi_99:
	if ((main_lrphi_exitcondi7_reg == 1'd1))
		next_state = LEGUP_F_main_BB_Reflection_coefficientsexit_167;
	else if ((main_lrphi_exitcondi7_reg == 1'd0))
		next_state = LEGUP_F_main_BB_lrphi_98;
LEGUP_F_main_BB_preheader14i_97:
	if ((main_preheader14i_341 == 1'd1))
		next_state = LEGUP_F_main_BB_lrphi_98;
	else if ((main_preheader14i_341 == 1'd0))
		next_state = LEGUP_F_main_BB_Reflection_coefficientsexit_167;
LEGUP_F_main_BB_preheader5i_47:
	if ((main_threadi_89_reg == 1'd1))
		next_state = LEGUP_F_main_BB_preheaderi_54;
	else if ((main_threadi_89_reg == 1'd0))
		next_state = LEGUP_F_main_BB_Autocorrelationexit_58;
LEGUP_F_main_BB_preheader6i_28:
	if ((main_preheader6i_69 == 1'd1))
		next_state = LEGUP_F_main_BB_preheader6splitusi_29;
	else if ((main_preheader6i_69 == 1'd0))
		next_state = LEGUP_F_main_BB_gsm_mult_rexiti_36;
LEGUP_F_main_BB_preheader6splitusi_29:
		next_state = LEGUP_F_main_BB_preheader6splitusi_30;
LEGUP_F_main_BB_preheader6splitusi_30:
		next_state = LEGUP_F_main_BB_preheader6splitusi_31;
LEGUP_F_main_BB_preheader6splitusi_31:
	if ((main_preheader6splitusi_73 == 1'd1))
		next_state = LEGUP_F_main_BB_gsm_mult_rexitusi_34;
	else if ((main_preheader6splitusi_73 == 1'd0))
		next_state = LEGUP_F_main_BB__74_32;
LEGUP_F_main_BB_preheader_187:
	if ((main_preheader_531 == 1'd1))
		next_state = LEGUP_F_main_BB__541_191;
	else if ((main_preheader_531 == 1'd0))
		next_state = LEGUP_F_main_BB__543_192;
LEGUP_F_main_BB_preheaderi2_59:
		next_state = LEGUP_function_call_60;
LEGUP_F_main_BB_preheaderi2_61:
		next_state = LEGUP_F_main_BB_Reflection_coefficientsexit_167;
LEGUP_F_main_BB_preheaderi_54:
		next_state = LEGUP_F_main_BB_preheaderi_55;
LEGUP_F_main_BB_preheaderi_55:
	if ((main_preheaderi_245_reg == 1'd1))
		next_state = LEGUP_F_main_BB__crit_edgei_56;
	else if ((main_preheaderi_245_reg == 1'd0))
		next_state = LEGUP_F_main_BB_Autocorrelationexit_58;
LEGUP_F_main_BB_preheaderii_101:
	if ((main_preheaderii_352 == 1'd1))
		next_state = LEGUP_F_main_BB_backedge1ii_103;
	else if ((main_preheaderii_352 == 1'd0))
		next_state = LEGUP_F_main_BB__353_102;
LEGUP_F_main_BB_threadi_41:
		next_state = LEGUP_F_main_BB_threadi_42;
LEGUP_F_main_BB_threadi_42:
		next_state = LEGUP_F_main_BB_threadi_43;
LEGUP_F_main_BB_threadi_43:
		next_state = LEGUP_F_main_BB_threadi_44;
LEGUP_F_main_BB_threadi_44:
		next_state = LEGUP_F_main_BB_threadi_45;
LEGUP_F_main_BB_threadi_45:
		next_state = LEGUP_F_main_BB_threadi_46;
LEGUP_F_main_BB_threadi_46:
		next_state = LEGUP_F_main_BB__185_48;
LEGUP_F_main_BB_threadii_175:
		next_state = LEGUP_F_main_BB__517_176;
LEGUP_function_call_60:
	if ((legup_memset_2_i64_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB_preheaderi2_61;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* main: %1*/
	/*   %i.05 = phi i32 [ 0, %0 ], [ %5, %1 ]*/
	if (((cur_state == LEGUP_F_main_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		main_1_i05 = 32'd0;
	end
	/* main: %1*/
	/*   %i.05 = phi i32 [ 0, %0 ], [ %5, %1 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__1_5) & (memory_controller_waitrequest == 1'd0)) & (main_1_exitcond7_reg == 1'd0))) */ begin
		main_1_i05 = main_1_5_reg;
	end
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %i.05 = phi i32 [ 0, %0 ], [ %5, %1 ]*/
	if (((cur_state == LEGUP_F_main_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		main_1_i05_reg <= main_1_i05;
		if (start == 1'b0 && ^(main_1_i05) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_i05_reg"); $finish; end
	end
	/* main: %1*/
	/*   %i.05 = phi i32 [ 0, %0 ], [ %5, %1 ]*/
	if ((((cur_state == LEGUP_F_main_BB__1_5) & (memory_controller_waitrequest == 1'd0)) & (main_1_exitcond7_reg == 1'd0))) begin
		main_1_i05_reg <= main_1_i05;
		if (start == 1'b0 && ^(main_1_i05) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_i05_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %gep_int = ptrtoint [160 x i16]* @inData to i32*/
if (reset) begin main_1_gep_int = 0; end
		main_1_gep_int = 1'd0;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %gep_int = ptrtoint [160 x i16]* @inData to i32*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_gep_int_reg <= main_1_gep_int;
		if (start == 1'b0 && ^(main_1_gep_int) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_int_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %gep_array = mul i32 %i.05, 2*/
		main_1_gep_array = (main_1_i05_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %gep_array = mul i32 %i.05, 2*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_gep_array_reg <= main_1_gep_array;
		if (start == 1'b0 && ^(main_1_gep_array) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_array_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %gep = add i32 %gep_int, %gep_array*/
		main_1_gep = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %gep = add i32 %gep_int, %gep_array*/
	if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		main_1_gep_reg <= main_1_gep;
		if (start == 1'b0 && ^(main_1_gep) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %8*/
	/*   %gep7 = add i32 %gep_int5, %gep_array6*/
	if ((cur_state == LEGUP_F_main_BB__8_8)) begin
		main_1_gep_reg <= main_8_gep7;
		if (start == 1'b0 && ^(main_8_gep7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %39*/
	/*   %gep12 = add i32 %gep_int11, %41*/
	if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		main_1_gep_reg <= main_39_gep12;
		if (start == 1'b0 && ^(main_39_gep12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %49*/
	/*   %gep14 = add i32 %gep_int13, %51*/
	if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		main_1_gep_reg <= main_49_gep14;
		if (start == 1'b0 && ^(main_49_gep14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %56*/
	/*   %gep16 = add i32 %gep_int15, %57*/
	if ((cur_state == LEGUP_F_main_BB__56_25)) begin
		main_1_gep_reg <= main_56_gep16;
		if (start == 1'b0 && ^(main_56_gep16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %85 = add nsw i32 %84, 16384*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_1_gep_reg <= main_gsm_mult_rexiti_85;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_85) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %gep24 = add i32 %gep_int23, 2*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_1_gep_reg <= main_threadi_gep24;
		if (start == 1'b0 && ^(main_threadi_gep24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %97 = add nuw nsw i32 %96, %92*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_1_gep_reg <= main_threadi_97;
		if (start == 1'b0 && ^(main_threadi_97) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %33*/
	/*   %gep10 = add i32 %gep_int9, %34*/
	if ((cur_state == LEGUP_F_main_BB__33_18)) begin
		main_1_gep_reg <= main_33_gep10;
		if (start == 1'b0 && ^(main_33_gep10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %gep22 = add i32 %gep_int20, %gep_array21*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_37)) begin
		main_1_gep_reg <= main_gsm_mult_rexiti_gep22;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_gep22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %146 = add nuw nsw i32 %145, %132*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_1_gep_reg <= main_threadi_146;
		if (start == 1'b0 && ^(main_threadi_146) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %62*/
	/*   %sext.off.i = add i32 %sext.i, -1*/
	if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_1_gep_reg <= main_62_sextoffi;
		if (start == 1'b0 && ^(main_62_sextoffi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.preheader6.i*/
	/*   %66 = add nsw i32 %phitmp.i, -1*/
	if ((cur_state == LEGUP_F_main_BB_preheader6i_28)) begin
		main_1_gep_reg <= main_preheader6i_66;
		if (start == 1'b0 && ^(main_preheader6i_66) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.preheader6.split.us.i*/
	/*   %gep19 = add i32 %gep_int17, %gep_array18*/
	if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_30)) begin
		main_1_gep_reg <= main_preheader6splitusi_gep19;
		if (start == 1'b0 && ^(main_preheader6splitusi_gep19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %74*/
	/*   %77 = add nsw i32 %76, 16384*/
	if ((cur_state == LEGUP_F_main_BB__74_33)) begin
		main_1_gep_reg <= main_74_77;
		if (start == 1'b0 && ^(main_74_77) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %185*/
	/*   %233 = add nsw i32 %232, %188*/
	if ((cur_state == LEGUP_F_main_BB__185_53)) begin
		main_1_gep_reg <= main_185_233;
		if (start == 1'b0 && ^(main_185_233) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.preheader.i*/
	/*   %gep54 = add i32 %gep_int53, 2*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_1_gep_reg <= main_preheaderi_gep54;
		if (start == 1'b0 && ^(main_preheaderi_gep54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %259*/
	/*   %gep70 = add i32 %gep_int69, %260*/
	if ((cur_state == LEGUP_F_main_BB__259_67)) begin
		main_1_gep_reg <= main_259_gep70;
		if (start == 1'b0 && ^(main_259_gep70) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %265*/
	/*   %gep72 = add i32 %gep_int71, %267*/
	if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		main_1_gep_reg <= main_265_gep72;
		if (start == 1'b0 && ^(main_265_gep72) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %120 = add nuw nsw i32 %119, %110*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_1_gep_reg <= main_threadi_120;
		if (start == 1'b0 && ^(main_threadi_120) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.lr.ph.i*/
	/*   %gep109 = add i32 %gep_int108, 2*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_1_gep_reg <= main_lrphi_gep109;
		if (start == 1'b0 && ^(main_lrphi_gep109) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.preheader*/
	/*   %529 = add nsw i32 %.lcssa, 4*/
	if ((cur_state == LEGUP_F_main_BB_preheader_187)) begin
		main_1_gep_reg <= main_preheader_529;
		if (start == 1'b0 && ^(main_preheader_529) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %532*/
	/*   %gep139 = add i32 %gep_int137, %gep_array138*/
	if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		main_1_gep_reg <= main_532_gep139;
		if (start == 1'b0 && ^(main_532_gep139) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %275*/
	/*   %gep74 = add i32 %gep_int73, %277*/
	if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		main_1_gep_reg <= main_275_gep74;
		if (start == 1'b0 && ^(main_275_gep74) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %282*/
	/*   %gep76 = add i32 %gep_int75, %283*/
	if ((cur_state == LEGUP_F_main_BB__282_74)) begin
		main_1_gep_reg <= main_282_gep76;
		if (start == 1'b0 && ^(main_282_gep76) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep78 = add i32 %gep_int77, 2*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_1_gep_reg <= main_gsm_normexiti_gep78;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep78) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %443*/
	/*   %448 = add i32 %447, 32768*/
	if ((cur_state == LEGUP_F_main_BB__443_137)) begin
		main_1_gep_reg <= main_443_448;
		if (start == 1'b0 && ^(main_443_448) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit11.i*/
	/*   %451 = add nsw i32 %450, %.0.i10.i*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_139)) begin
		main_1_gep_reg <= main_gsm_mult_rexit11i_451;
		if (start == 1'b0 && ^(main_gsm_mult_rexit11i_451) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %.lr.ph27.i*/
	/*   %gep112 = add i32 %gep_int110, %gep_array111*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_144)) begin
		main_1_gep_reg <= main_lrph27i_gep112;
		if (start == 1'b0 && ^(main_lrph27i_gep112) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %464*/
	/*   %469 = add i32 %468, 32768*/
	if ((cur_state == LEGUP_F_main_BB__464_147)) begin
		main_1_gep_reg <= main_464_469;
		if (start == 1'b0 && ^(main_464_469) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %gep115 = add i32 %gep_int113, %gep_array114*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_150)) begin
		main_1_gep_reg <= main_gsm_mult_rexit6i_gep115;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_gep115) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %gsm_add.exit3.i*/
	/*   %gep118 = add i32 %gep_int116, %gep_array117*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_154)) begin
		main_1_gep_reg <= main_gsm_addexit3i_gep118;
		if (start == 1'b0 && ^(main_gsm_addexit3i_gep118) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %484*/
	/*   %488 = add i32 %487, 32768*/
	if ((cur_state == LEGUP_F_main_BB__484_159)) begin
		main_1_gep_reg <= main_484_488;
		if (start == 1'b0 && ^(main_484_488) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit.i10*/
	/*   %490 = add nsw i32 %489, %.0.i1.i9*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti10_160)) begin
		main_1_gep_reg <= main_gsm_mult_rexiti10_490;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti10_490) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %._crit_edge.i11*/
	/*   %496 = add nsw i32 %n.029.i, 1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edgei11_164)) begin
		main_1_gep_reg <= main__crit_edgei11_496;
		if (start == 1'b0 && ^(main__crit_edgei11_496) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %517*/
	/*   %520 = add nsw i32 %i.02.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_1_gep_reg <= main_517_520;
		if (start == 1'b0 && ^(main_517_520) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep124 = add i32 %gep_int123, 2*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_1_gep_reg <= main_Gsm_LPC_Analysisexit_gep124;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep124) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %2 = inttoptr i32 %gep to i16**/
		main_1_2 = main_1_gep;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %2 = inttoptr i32 %gep to i16**/
	if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		main_1_2_reg <= main_1_2;
		if (start == 1'b0 && ^(main_1_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %3 = load i16* %2, align 2, !tbaa !1*/
		main_1_3 = inData_out_a;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %3 = load i16* %2, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_4)) begin
		main_1_3_reg <= main_1_3;
		if (start == 1'b0 && ^(main_1_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_3_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %gep_int1 = ptrtoint [160 x i16]* %so to i32*/
if (reset) begin main_1_gep_int1 = 0; end
		main_1_gep_int1 = 1'd0;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %gep_int1 = ptrtoint [160 x i16]* %so to i32*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_gep_int1_reg <= main_1_gep_int1;
		if (start == 1'b0 && ^(main_1_gep_int1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_int1_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %gep_array2 = mul i32 %i.05, 2*/
		main_1_gep_array2 = (main_1_i05_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %gep_array2 = mul i32 %i.05, 2*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_gep_array2_reg <= main_1_gep_array2;
		if (start == 1'b0 && ^(main_1_gep_array2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep_array2_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %gep3 = add i32 %gep_int1, %gep_array2*/
		main_1_gep3 = main_signed_add_32_14;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %gep3 = add i32 %gep_int1, %gep_array2*/
	if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		main_1_gep3_reg <= main_1_gep3;
		if (start == 1'b0 && ^(main_1_gep3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %gep26 = add i32 %gep_int25, 4*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_1_gep3_reg <= main_threadi_gep26;
		if (start == 1'b0 && ^(main_threadi_gep26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %103 = add nsw i32 %100, %91*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_1_gep3_reg <= main_threadi_103;
		if (start == 1'b0 && ^(main_threadi_103) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %148 = add nsw i32 %147, %134*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_1_gep3_reg <= main_threadi_148;
		if (start == 1'b0 && ^(main_threadi_148) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %185*/
	/*   %238 = add nsw i32 %237, %187*/
	if ((cur_state == LEGUP_F_main_BB__185_53)) begin
		main_1_gep3_reg <= main_185_238;
		if (start == 1'b0 && ^(main_185_238) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %122 = add nsw i32 %121, %112*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_1_gep3_reg <= main_threadi_122;
		if (start == 1'b0 && ^(main_threadi_122) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %.lr.ph.i*/
	/*   %343 = add nsw i32 %i.425.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_1_gep3_reg <= main_lrphi_343;
		if (start == 1'b0 && ^(main_lrphi_343) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %532*/
	/*   %gep142 = add i32 %gep_int140, %gep_array141*/
	if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		main_1_gep3_reg <= main_532_gep142;
		if (start == 1'b0 && ^(main_532_gep142) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep107 = add i32 %gep_int106, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_1_gep3_reg <= main_gsm_normexiti_gep107;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep107) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %._crit_edge43.i*/
	/*   %gep120 = add i32 %gep_int119, 2*/
	if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main_1_gep3_reg <= main__crit_edge43i_gep120;
		if (start == 1'b0 && ^(main__crit_edge43i_gep120) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %517*/
	/*   %gep122 = add i32 %gep_int121, 2*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_1_gep3_reg <= main_517_gep122;
		if (start == 1'b0 && ^(main_517_gep122) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep126 = add i32 %gep_int125, 4*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_1_gep3_reg <= main_Gsm_LPC_Analysisexit_gep126;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep126) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_gep3_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %4 = inttoptr i32 %gep3 to i16**/
		main_1_4 = main_1_gep3;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %4 = inttoptr i32 %gep3 to i16**/
	if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		main_1_4_reg <= main_1_4;
		if (start == 1'b0 && ^(main_1_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %5 = add nsw i32 %i.05, 1*/
		main_1_5 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %5 = add nsw i32 %i.05, 1*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_5_reg <= main_1_5;
		if (start == 1'b0 && ^(main_1_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %102 = add nuw nsw i32 %101, %97*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_1_5_reg <= main_threadi_102;
		if (start == 1'b0 && ^(main_threadi_102) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg"); $finish; end
	end
	/* main: %._crit_edge.i*/
	/*   %246 = add nsw i32 %k.47.i, -1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edgei_56)) begin
		main_1_5_reg <= main__crit_edgei_246;
		if (start == 1'b0 && ^(main__crit_edgei_246) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg"); $finish; end
	end
	/* main: %185*/
	/*   %gep38 = add i32 %gep_int37, 2*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_1_5_reg <= main_185_gep38;
		if (start == 1'b0 && ^(main_185_gep38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %474 = add nsw i32 %473, %.0.i5.i*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_151)) begin
		main_1_5_reg <= main_gsm_mult_rexit6i_474;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_474) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg"); $finish; end
	end
	/* main: %._crit_edge43.i*/
	/*   %indvars.iv.next.i = add i32 %indvars.iv.i, -1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main_1_5_reg <= main__crit_edge43i_indvarsivnexti;
		if (start == 1'b0 && ^(main__crit_edge43i_indvarsivnexti) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %1*/
	/*   %exitcond7 = icmp eq i32 %5, 160*/
		main_1_exitcond7 = (main_1_5 == 32'd160);
end
always @(posedge clk) begin
	/* main: %1*/
	/*   %exitcond7 = icmp eq i32 %5, 160*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_1_exitcond7_reg <= main_1_exitcond7;
		if (start == 1'b0 && ^(main_1_exitcond7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_1_exitcond7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %6*/
	/*   %gep_int4 = ptrtoint [160 x i16]* %so to i32*/
if (reset) begin main_6_gep_int4 = 0; end
		main_6_gep_int4 = 1'd0;
end
always @(posedge clk) begin
	/* main: %6*/
	/*   %gep_int4 = ptrtoint [160 x i16]* %so to i32*/
	if ((cur_state == LEGUP_F_main_BB__6_6)) begin
		main_6_gep_int4_reg <= main_6_gep_int4;
		if (start == 1'b0 && ^(main_6_gep_int4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_6_gep_int4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %6*/
	/*   %7 = inttoptr i32 %gep_int4 to i16**/
		main_6_7 = main_6_gep_int4;
end
always @(posedge clk) begin
	/* main: %6*/
	/*   %7 = inttoptr i32 %gep_int4 to i16**/
	if ((cur_state == LEGUP_F_main_BB__6_6)) begin
		main_6_7_reg <= main_6_7;
		if (start == 1'b0 && ^(main_6_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_6_7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %8*/
	/*   %smax.030.i = phi i16 [ 0, %6 ], [ %.smax.0.i, %gsm_abs.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__6_6) & (memory_controller_waitrequest == 1'd0))) begin
		main_8_smax030i = 16'd0;
	end
	/* main: %8*/
	/*   %smax.030.i = phi i16 [ 0, %6 ], [ %.smax.0.i, %gsm_abs.exit.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_gsm_absexiti_11) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_absexiti_exitcond40i == 1'd0))) */ begin
		main_8_smax030i = main_gsm_absexiti_smax0i;
	end
end
always @(posedge clk) begin
	/* main: %8*/
	/*   %smax.030.i = phi i16 [ 0, %6 ], [ %.smax.0.i, %gsm_abs.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__6_6) & (memory_controller_waitrequest == 1'd0))) begin
		main_8_smax030i_reg <= main_8_smax030i;
		if (start == 1'b0 && ^(main_8_smax030i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_smax030i_reg"); $finish; end
	end
	/* main: %8*/
	/*   %smax.030.i = phi i16 [ 0, %6 ], [ %.smax.0.i, %gsm_abs.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_absexiti_11) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_absexiti_exitcond40i == 1'd0))) begin
		main_8_smax030i_reg <= main_8_smax030i;
		if (start == 1'b0 && ^(main_8_smax030i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_smax030i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %8*/
	/*   %k.029.i = phi i32 [ 0, %6 ], [ %17, %gsm_abs.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__6_6) & (memory_controller_waitrequest == 1'd0))) begin
		main_8_k029i = 32'd0;
	end
	/* main: %8*/
	/*   %k.029.i = phi i32 [ 0, %6 ], [ %17, %gsm_abs.exit.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_gsm_absexiti_11) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_absexiti_exitcond40i == 1'd0))) */ begin
		main_8_k029i = main_gsm_absexiti_17;
	end
end
always @(posedge clk) begin
	/* main: %8*/
	/*   %k.029.i = phi i32 [ 0, %6 ], [ %17, %gsm_abs.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__6_6) & (memory_controller_waitrequest == 1'd0))) begin
		main_8_k029i_reg <= main_8_k029i;
		if (start == 1'b0 && ^(main_8_k029i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_k029i_reg"); $finish; end
	end
	/* main: %8*/
	/*   %k.029.i = phi i32 [ 0, %6 ], [ %17, %gsm_abs.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_absexiti_11) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_absexiti_exitcond40i == 1'd0))) begin
		main_8_k029i_reg <= main_8_k029i;
		if (start == 1'b0 && ^(main_8_k029i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_k029i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %8*/
	/*   %gep_int5 = ptrtoint i16* %7 to i32*/
		main_8_gep_int5 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %8*/
	/*   %gep_int5 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB__8_7)) begin
		main_8_gep_int5_reg <= main_8_gep_int5;
		if (start == 1'b0 && ^(main_8_gep_int5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_gep_int5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %8*/
	/*   %gep_array6 = mul i32 %k.029.i, 2*/
		main_8_gep_array6 = (main_8_k029i_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %8*/
	/*   %gep_array6 = mul i32 %k.029.i, 2*/
	if ((cur_state == LEGUP_F_main_BB__8_7)) begin
		main_8_gep_array6_reg <= main_8_gep_array6;
		if (start == 1'b0 && ^(main_8_gep_array6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_gep_array6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %8*/
	/*   %gep7 = add i32 %gep_int5, %gep_array6*/
		main_8_gep7 = main_signed_add_32_0;
end
always @(*) begin
/* main: %8*/
/*   %gep7 = add i32 %gep_int5, %gep_array6*/
	main_8_gep7_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %8*/
	/*   %9 = inttoptr i32 %gep7 to i16**/
		main_8_9 = main_8_gep7;
end
always @(posedge clk) begin
	/* main: %8*/
	/*   %9 = inttoptr i32 %gep7 to i16**/
	if ((cur_state == LEGUP_F_main_BB__8_8)) begin
		main_8_9_reg <= main_8_9;
		if (start == 1'b0 && ^(main_8_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_9_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %8*/
	/*   %10 = load i16* %9, align 2, !tbaa !1*/
		main_8_10 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %8*/
	/*   %10 = load i16* %9, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__8_9)) begin
		main_8_10_reg <= main_8_10;
		if (start == 1'b0 && ^(main_8_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_10_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %8*/
	/*   %11 = icmp slt i16 %10, 0*/
		main_8_11 = ($signed(main_8_10) < $signed(16'd0));
end
always @(posedge clk) begin
	/* main: %8*/
	/*   %11 = icmp slt i16 %10, 0*/
	if ((cur_state == LEGUP_F_main_BB__8_9)) begin
		main_8_11_reg <= main_8_11;
		if (start == 1'b0 && ^(main_8_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_8_11_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %12*/
	/*   %13 = icmp eq i16 %10, -32768*/
		main_12_13 = (main_8_10_reg == -16'd32768);
end
always @(posedge clk) begin
	/* main: %12*/
	/*   %13 = icmp eq i16 %10, -32768*/
	if ((cur_state == LEGUP_F_main_BB__12_10)) begin
		main_12_13_reg <= main_12_13;
		if (start == 1'b0 && ^(main_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_13_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %12*/
	/*   %14 = sub i16 0, %10*/
		main_12_14 = main_signed_subtract_16_0;
end
always @(posedge clk) begin
	/* main: %12*/
	/*   %14 = sub i16 0, %10*/
	if ((cur_state == LEGUP_F_main_BB__12_10)) begin
		main_12_14_reg <= main_12_14;
		if (start == 1'b0 && ^(main_12_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_14_reg"); $finish; end
	end
	/* main: %335*/
	/*   %337 = sub i16 0, %333*/
	if ((cur_state == LEGUP_F_main_BB__335_94)) begin
		main_12_14_reg <= main_335_337;
		if (start == 1'b0 && ^(main_335_337) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_14_reg"); $finish; end
	end
	/* main: %434*/
	/*   %435 = sub i16 0, %431*/
	if ((cur_state == LEGUP_F_main_BB__434_131)) begin
		main_12_14_reg <= main_434_435;
		if (start == 1'b0 && ^(main_434_435) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_14_reg"); $finish; end
	end
	/* main: %501*/
	/*   %503 = sub i16 0, %499*/
	if ((cur_state == LEGUP_F_main_BB__501_170)) begin
		main_12_14_reg <= main_501_503;
		if (start == 1'b0 && ^(main_501_503) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_14_reg"); $finish; end
	end
	/* main: %517*/
	/*   %518 = sub i16 0, %temp.0.i.i*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_12_14_reg <= main_517_518;
		if (start == 1'b0 && ^(main_517_518) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_14_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %12*/
	/*   %..i.i = select i1 %13, i16 32767, i16 %14*/
		main_12_ii = (main_12_13 ? 16'd32767 : main_12_14);
end
always @(posedge clk) begin
	/* main: %12*/
	/*   %..i.i = select i1 %13, i16 32767, i16 %14*/
	if ((cur_state == LEGUP_F_main_BB__12_10)) begin
		main_12_ii_reg <= main_12_ii;
		if (start == 1'b0 && ^(main_12_ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_12_ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i*/
	/*   %15 = phi i16 [ %..i.i, %12 ], [ %10, %8 ]*/
	if ((((cur_state == LEGUP_F_main_BB__8_9) & (memory_controller_waitrequest == 1'd0)) & (main_8_11 == 1'd0))) begin
		main_gsm_absexiti_15 = main_8_10;
	end
	/* main: %gsm_abs.exit.i*/
	/*   %15 = phi i16 [ %..i.i, %12 ], [ %10, %8 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__12_10) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_absexiti_15 = main_12_ii;
	end
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i*/
	/*   %15 = phi i16 [ %..i.i, %12 ], [ %10, %8 ]*/
	if ((((cur_state == LEGUP_F_main_BB__8_9) & (memory_controller_waitrequest == 1'd0)) & (main_8_11 == 1'd0))) begin
		main_gsm_absexiti_15_reg <= main_gsm_absexiti_15;
		if (start == 1'b0 && ^(main_gsm_absexiti_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti_15_reg"); $finish; end
	end
	/* main: %gsm_abs.exit.i*/
	/*   %15 = phi i16 [ %..i.i, %12 ], [ %10, %8 ]*/
	if (((cur_state == LEGUP_F_main_BB__12_10) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_absexiti_15_reg <= main_gsm_absexiti_15;
		if (start == 1'b0 && ^(main_gsm_absexiti_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti_15_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i*/
	/*   %16 = icmp sgt i16 %15, %smax.030.i*/
		main_gsm_absexiti_16 = ($signed(main_gsm_absexiti_15_reg) > $signed(main_8_smax030i_reg));
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i*/
	/*   %16 = icmp sgt i16 %15, %smax.030.i*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexiti_11)) begin
		main_gsm_absexiti_16_reg <= main_gsm_absexiti_16;
		if (start == 1'b0 && ^(main_gsm_absexiti_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti_16_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i*/
	/*   %.smax.0.i = select i1 %16, i16 %15, i16 %smax.030.i*/
		main_gsm_absexiti_smax0i = (main_gsm_absexiti_16 ? main_gsm_absexiti_15_reg : main_8_smax030i_reg);
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i*/
	/*   %.smax.0.i = select i1 %16, i16 %15, i16 %smax.030.i*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexiti_11)) begin
		main_gsm_absexiti_smax0i_reg <= main_gsm_absexiti_smax0i;
		if (start == 1'b0 && ^(main_gsm_absexiti_smax0i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti_smax0i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i*/
	/*   %17 = add nsw i32 %k.029.i, 1*/
		main_gsm_absexiti_17 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i*/
	/*   %17 = add nsw i32 %k.029.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexiti_11)) begin
		main_gsm_absexiti_17_reg <= main_gsm_absexiti_17;
		if (start == 1'b0 && ^(main_gsm_absexiti_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti_17_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i*/
	/*   %exitcond40.i = icmp eq i32 %17, 160*/
		main_gsm_absexiti_exitcond40i = (main_gsm_absexiti_17 == 32'd160);
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i*/
	/*   %exitcond40.i = icmp eq i32 %17, 160*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexiti_11)) begin
		main_gsm_absexiti_exitcond40i_reg <= main_gsm_absexiti_exitcond40i;
		if (start == 1'b0 && ^(main_gsm_absexiti_exitcond40i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti_exitcond40i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %18*/
	/*   %.smax.0.i.lcssa = phi i16 [ %.smax.0.i, %gsm_abs.exit.i ]*/
		main_18_smax0ilcssa = main_gsm_absexiti_smax0i;
end
always @(posedge clk) begin
	/* main: %18*/
	/*   %.smax.0.i.lcssa = phi i16 [ %.smax.0.i, %gsm_abs.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_absexiti_11) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_absexiti_exitcond40i == 1'd1))) begin
		main_18_smax0ilcssa_reg <= main_18_smax0ilcssa;
		if (start == 1'b0 && ^(main_18_smax0ilcssa) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_18_smax0ilcssa_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %18*/
	/*   %gep_int8 = ptrtoint [8 x i16]* %LARc to i32*/
if (reset) begin main_18_gep_int8 = 0; end
		main_18_gep_int8 = `TAG_main_0_LARc_a;
end
always @(posedge clk) begin
	/* main: %18*/
	/*   %gep_int8 = ptrtoint [8 x i16]* %LARc to i32*/
	if ((cur_state == LEGUP_F_main_BB__18_12)) begin
		main_18_gep_int8_reg <= main_18_gep_int8;
		if (start == 1'b0 && ^(main_18_gep_int8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_18_gep_int8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %18*/
	/*   %19 = inttoptr i32 %gep_int8 to i16**/
		main_18_19 = main_18_gep_int8;
end
always @(posedge clk) begin
	/* main: %18*/
	/*   %19 = inttoptr i32 %gep_int8 to i16**/
	if ((cur_state == LEGUP_F_main_BB__18_12)) begin
		main_18_19_reg <= main_18_19;
		if (start == 1'b0 && ^(main_18_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_18_19_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %18*/
	/*   %20 = icmp eq i16 %.smax.0.i.lcssa, 0*/
		main_18_20 = (main_18_smax0ilcssa_reg == 16'd0);
end
always @(posedge clk) begin
	/* main: %18*/
	/*   %20 = icmp eq i16 %.smax.0.i.lcssa, 0*/
	if ((cur_state == LEGUP_F_main_BB__18_12)) begin
		main_18_20_reg <= main_18_20;
		if (start == 1'b0 && ^(main_18_20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_18_20_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %21*/
	/*   %22 = zext i16 %.smax.0.i.lcssa to i32*/
		main_21_22 = main_18_smax0ilcssa_reg;
end
always @(posedge clk) begin
	/* main: %21*/
	/*   %22 = zext i16 %.smax.0.i.lcssa to i32*/
	if ((cur_state == LEGUP_F_main_BB__21_13)) begin
		main_21_22_reg <= main_21_22;
		if (start == 1'b0 && ^(main_21_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_21_22_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %21*/
	/*   %23 = shl nuw i32 %22, 16*/
		main_21_23 = (main_21_22 <<< (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %21*/
	/*   %23 = shl nuw i32 %22, 16*/
	if ((cur_state == LEGUP_F_main_BB__21_13)) begin
		main_21_23_reg <= main_21_23;
		if (start == 1'b0 && ^(main_21_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_21_23_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %21*/
	/*   %24 = icmp slt i32 %23, 0*/
		main_21_24 = ($signed(main_21_23) < $signed(32'd0));
end
always @(posedge clk) begin
	/* main: %21*/
	/*   %24 = icmp slt i32 %23, 0*/
	if ((cur_state == LEGUP_F_main_BB__21_13)) begin
		main_21_24_reg <= main_21_24;
		if (start == 1'b0 && ^(main_21_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_21_24_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %25*/
	/*   %26 = icmp slt i32 %23, -1073741823*/
		main_25_26 = ($signed(main_21_23_reg) < $signed(-32'd1073741823));
end
always @(posedge clk) begin
	/* main: %25*/
	/*   %26 = icmp slt i32 %23, -1073741823*/
	if ((cur_state == LEGUP_F_main_BB__25_14)) begin
		main_25_26_reg <= main_25_26;
		if (start == 1'b0 && ^(main_25_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_25_26_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %27*/
	/*   %28 = xor i32 %23, -1*/
		main_27_28 = (main_21_23_reg ^ -32'd1);
end
always @(posedge clk) begin
	/* main: %27*/
	/*   %28 = xor i32 %23, -1*/
	if ((cur_state == LEGUP_F_main_BB__27_15)) begin
		main_27_28_reg <= main_27_28;
		if (start == 1'b0 && ^(main_27_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_27_28_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %29*/
	/*   %.0.i1.i = phi i32 [ %28, %27 ], [ %23, %21 ]*/
	if ((((cur_state == LEGUP_F_main_BB__21_13) & (memory_controller_waitrequest == 1'd0)) & (main_21_24 == 1'd0))) begin
		main_29_0i1i = main_21_23;
	end
	/* main: %29*/
	/*   %.0.i1.i = phi i32 [ %28, %27 ], [ %23, %21 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__27_15) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_29_0i1i = main_27_28;
	end
end
always @(posedge clk) begin
	/* main: %29*/
	/*   %.0.i1.i = phi i32 [ %28, %27 ], [ %23, %21 ]*/
	if ((((cur_state == LEGUP_F_main_BB__21_13) & (memory_controller_waitrequest == 1'd0)) & (main_21_24 == 1'd0))) begin
		main_29_0i1i_reg <= main_29_0i1i;
		if (start == 1'b0 && ^(main_29_0i1i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_29_0i1i_reg"); $finish; end
	end
	/* main: %29*/
	/*   %.0.i1.i = phi i32 [ %28, %27 ], [ %23, %21 ]*/
	if (((cur_state == LEGUP_F_main_BB__27_15) & (memory_controller_waitrequest == 1'd0))) begin
		main_29_0i1i_reg <= main_29_0i1i;
		if (start == 1'b0 && ^(main_29_0i1i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_29_0i1i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %29*/
	/*   %30 = icmp ugt i32 %.0.i1.i, 65535*/
		main_29_30 = (main_29_0i1i_reg > 32'd65535);
end
always @(posedge clk) begin
	/* main: %29*/
	/*   %30 = icmp ugt i32 %.0.i1.i, 65535*/
	if ((cur_state == LEGUP_F_main_BB__29_16)) begin
		main_29_30_reg <= main_29_30;
		if (start == 1'b0 && ^(main_29_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_29_30_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %31*/
	/*   %32 = icmp ugt i32 %.0.i1.i, 16777215*/
		main_31_32 = (main_29_0i1i_reg > 32'd16777215);
end
always @(posedge clk) begin
	/* main: %31*/
	/*   %32 = icmp ugt i32 %.0.i1.i, 16777215*/
	if ((cur_state == LEGUP_F_main_BB__31_17)) begin
		main_31_32_reg <= main_31_32;
		if (start == 1'b0 && ^(main_31_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_31_32_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %34 = lshr i32 %.0.i1.i, 24*/
		main_33_34 = (main_29_0i1i_reg >>> (32'd24 % 32));
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %34 = lshr i32 %.0.i1.i, 24*/
	if ((cur_state == LEGUP_F_main_BB__33_18)) begin
		main_33_34_reg <= main_33_34;
		if (start == 1'b0 && ^(main_33_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_34_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %gep_int9 = ptrtoint [256 x i8]* @bitoff to i32*/
if (reset) begin main_33_gep_int9 = 0; end
		main_33_gep_int9 = 1'd0;
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %gep_int9 = ptrtoint [256 x i8]* @bitoff to i32*/
	if ((cur_state == LEGUP_F_main_BB__33_18)) begin
		main_33_gep_int9_reg <= main_33_gep_int9;
		if (start == 1'b0 && ^(main_33_gep_int9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_gep_int9_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %gep10 = add i32 %gep_int9, %34*/
		main_33_gep10 = main_signed_add_32_0;
end
always @(*) begin
/* main: %33*/
/*   %gep10 = add i32 %gep_int9, %34*/
	main_33_gep10_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %33*/
	/*   %35 = inttoptr i32 %gep10 to i8**/
		main_33_35 = main_33_gep10;
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %35 = inttoptr i32 %gep10 to i8**/
	if ((cur_state == LEGUP_F_main_BB__33_18)) begin
		main_33_35_reg <= main_33_35;
		if (start == 1'b0 && ^(main_33_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_35_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %36 = load i8* %35, align 1, !tbaa !5*/
		main_33_36 = bitoff_out_a;
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %36 = load i8* %35, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__33_19)) begin
		main_33_36_reg <= main_33_36;
		if (start == 1'b0 && ^(main_33_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_36_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %37 = zext i8 %36 to i32*/
		main_33_37 = main_33_36;
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %37 = zext i8 %36 to i32*/
	if ((cur_state == LEGUP_F_main_BB__33_19)) begin
		main_33_37_reg <= main_33_37;
		if (start == 1'b0 && ^(main_33_37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_37_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %33*/
	/*   %38 = add nsw i32 %37, -1*/
		main_33_38 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %33*/
	/*   %38 = add nsw i32 %37, -1*/
	if ((cur_state == LEGUP_F_main_BB__33_19)) begin
		main_33_38_reg <= main_33_38;
		if (start == 1'b0 && ^(main_33_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_33_38_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %40 = lshr i32 %.0.i1.i, 16*/
		main_39_40 = (main_29_0i1i_reg >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %40 = lshr i32 %.0.i1.i, 16*/
	if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		main_39_40_reg <= main_39_40;
		if (start == 1'b0 && ^(main_39_40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_40_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %41 = and i32 %40, 255*/
		main_39_41 = (main_39_40 & 32'd255);
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %41 = and i32 %40, 255*/
	if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		main_39_41_reg <= main_39_41;
		if (start == 1'b0 && ^(main_39_41) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_41_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %gep_int11 = ptrtoint [256 x i8]* @bitoff to i32*/
if (reset) begin main_39_gep_int11 = 0; end
		main_39_gep_int11 = 1'd0;
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %gep_int11 = ptrtoint [256 x i8]* @bitoff to i32*/
	if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		main_39_gep_int11_reg <= main_39_gep_int11;
		if (start == 1'b0 && ^(main_39_gep_int11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_gep_int11_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %gep12 = add i32 %gep_int11, %41*/
		main_39_gep12 = main_signed_add_32_0;
end
always @(*) begin
/* main: %39*/
/*   %gep12 = add i32 %gep_int11, %41*/
	main_39_gep12_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %39*/
	/*   %42 = inttoptr i32 %gep12 to i8**/
		main_39_42 = main_39_gep12;
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %42 = inttoptr i32 %gep12 to i8**/
	if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		main_39_42_reg <= main_39_42;
		if (start == 1'b0 && ^(main_39_42) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_42_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %43 = load i8* %42, align 1, !tbaa !5*/
		main_39_43 = bitoff_out_a;
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %43 = load i8* %42, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__39_21)) begin
		main_39_43_reg <= main_39_43;
		if (start == 1'b0 && ^(main_39_43) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_43_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %44 = zext i8 %43 to i32*/
		main_39_44 = main_39_43;
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %44 = zext i8 %43 to i32*/
	if ((cur_state == LEGUP_F_main_BB__39_21)) begin
		main_39_44_reg <= main_39_44;
		if (start == 1'b0 && ^(main_39_44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_44_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %39*/
	/*   %45 = add nuw nsw i32 %44, 7*/
		main_39_45 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %39*/
	/*   %45 = add nuw nsw i32 %44, 7*/
	if ((cur_state == LEGUP_F_main_BB__39_21)) begin
		main_39_45_reg <= main_39_45;
		if (start == 1'b0 && ^(main_39_45) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_45_reg"); $finish; end
	end
	/* main: %185*/
	/*   %200 = add nsw i32 %199, %195*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_39_45_reg <= main_185_200;
		if (start == 1'b0 && ^(main_185_200) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_39_45_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %46*/
	/*   %47 = and i32 %.0.i1.i, 65280*/
		main_46_47 = (main_29_0i1i_reg & 32'd65280);
end
always @(posedge clk) begin
	/* main: %46*/
	/*   %47 = and i32 %.0.i1.i, 65280*/
	if ((cur_state == LEGUP_F_main_BB__46_22)) begin
		main_46_47_reg <= main_46_47;
		if (start == 1'b0 && ^(main_46_47) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_46_47_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %46*/
	/*   %48 = icmp eq i32 %47, 0*/
		main_46_48 = (main_46_47 == 32'd0);
end
always @(posedge clk) begin
	/* main: %46*/
	/*   %48 = icmp eq i32 %47, 0*/
	if ((cur_state == LEGUP_F_main_BB__46_22)) begin
		main_46_48_reg <= main_46_48;
		if (start == 1'b0 && ^(main_46_48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_46_48_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %49*/
	/*   %50 = lshr i32 %.0.i1.i, 8*/
		main_49_50 = (main_29_0i1i_reg >>> (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %49*/
	/*   %50 = lshr i32 %.0.i1.i, 8*/
	if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		main_49_50_reg <= main_49_50;
		if (start == 1'b0 && ^(main_49_50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_49_50_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %49*/
	/*   %51 = and i32 %50, 255*/
		main_49_51 = (main_49_50 & 32'd255);
end
always @(posedge clk) begin
	/* main: %49*/
	/*   %51 = and i32 %50, 255*/
	if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		main_49_51_reg <= main_49_51;
		if (start == 1'b0 && ^(main_49_51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_49_51_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %49*/
	/*   %gep_int13 = ptrtoint [256 x i8]* @bitoff to i32*/
if (reset) begin main_49_gep_int13 = 0; end
		main_49_gep_int13 = 1'd0;
end
always @(posedge clk) begin
	/* main: %49*/
	/*   %gep_int13 = ptrtoint [256 x i8]* @bitoff to i32*/
	if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		main_49_gep_int13_reg <= main_49_gep_int13;
		if (start == 1'b0 && ^(main_49_gep_int13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_49_gep_int13_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %49*/
	/*   %gep14 = add i32 %gep_int13, %51*/
		main_49_gep14 = main_signed_add_32_0;
end
always @(*) begin
/* main: %49*/
/*   %gep14 = add i32 %gep_int13, %51*/
	main_49_gep14_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %49*/
	/*   %52 = inttoptr i32 %gep14 to i8**/
		main_49_52 = main_49_gep14;
end
always @(posedge clk) begin
	/* main: %49*/
	/*   %52 = inttoptr i32 %gep14 to i8**/
	if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		main_49_52_reg <= main_49_52;
		if (start == 1'b0 && ^(main_49_52) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_49_52_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %49*/
	/*   %53 = load i8* %52, align 1, !tbaa !5*/
		main_49_53 = bitoff_out_a;
end
always @(posedge clk) begin
	/* main: %49*/
	/*   %53 = load i8* %52, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__49_24)) begin
		main_49_53_reg <= main_49_53;
		if (start == 1'b0 && ^(main_49_53) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_49_53_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %49*/
	/*   %54 = zext i8 %53 to i32*/
		main_49_54 = main_49_53;
end
always @(posedge clk) begin
	/* main: %49*/
	/*   %54 = zext i8 %53 to i32*/
	if ((cur_state == LEGUP_F_main_BB__49_24)) begin
		main_49_54_reg <= main_49_54;
		if (start == 1'b0 && ^(main_49_54) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_49_54_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %49*/
	/*   %55 = add nuw nsw i32 %54, 15*/
		main_49_55 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %49*/
	/*   %55 = add nuw nsw i32 %54, 15*/
	if ((cur_state == LEGUP_F_main_BB__49_24)) begin
		main_49_55_reg <= main_49_55;
		if (start == 1'b0 && ^(main_49_55) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_49_55_reg"); $finish; end
	end
	/* main: %185*/
	/*   %213 = add nsw i32 %212, %192*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_49_55_reg <= main_185_213;
		if (start == 1'b0 && ^(main_185_213) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_49_55_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %56*/
	/*   %57 = and i32 %.0.i1.i, 255*/
		main_56_57 = (main_29_0i1i_reg & 32'd255);
end
always @(posedge clk) begin
	/* main: %56*/
	/*   %57 = and i32 %.0.i1.i, 255*/
	if ((cur_state == LEGUP_F_main_BB__56_25)) begin
		main_56_57_reg <= main_56_57;
		if (start == 1'b0 && ^(main_56_57) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_56_57_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %56*/
	/*   %gep_int15 = ptrtoint [256 x i8]* @bitoff to i32*/
if (reset) begin main_56_gep_int15 = 0; end
		main_56_gep_int15 = 1'd0;
end
always @(posedge clk) begin
	/* main: %56*/
	/*   %gep_int15 = ptrtoint [256 x i8]* @bitoff to i32*/
	if ((cur_state == LEGUP_F_main_BB__56_25)) begin
		main_56_gep_int15_reg <= main_56_gep_int15;
		if (start == 1'b0 && ^(main_56_gep_int15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_56_gep_int15_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %56*/
	/*   %gep16 = add i32 %gep_int15, %57*/
		main_56_gep16 = main_signed_add_32_0;
end
always @(*) begin
/* main: %56*/
/*   %gep16 = add i32 %gep_int15, %57*/
	main_56_gep16_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %56*/
	/*   %58 = inttoptr i32 %gep16 to i8**/
		main_56_58 = main_56_gep16;
end
always @(posedge clk) begin
	/* main: %56*/
	/*   %58 = inttoptr i32 %gep16 to i8**/
	if ((cur_state == LEGUP_F_main_BB__56_25)) begin
		main_56_58_reg <= main_56_58;
		if (start == 1'b0 && ^(main_56_58) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_56_58_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %56*/
	/*   %59 = load i8* %58, align 1, !tbaa !5*/
		main_56_59 = bitoff_out_a;
end
always @(posedge clk) begin
	/* main: %56*/
	/*   %59 = load i8* %58, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__56_26)) begin
		main_56_59_reg <= main_56_59;
		if (start == 1'b0 && ^(main_56_59) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_56_59_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %56*/
	/*   %60 = zext i8 %59 to i32*/
		main_56_60 = main_56_59;
end
always @(posedge clk) begin
	/* main: %56*/
	/*   %60 = zext i8 %59 to i32*/
	if ((cur_state == LEGUP_F_main_BB__56_26)) begin
		main_56_60_reg <= main_56_60;
		if (start == 1'b0 && ^(main_56_60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_56_60_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %56*/
	/*   %61 = add nuw nsw i32 %60, 23*/
		main_56_61 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %56*/
	/*   %61 = add nuw nsw i32 %60, 23*/
	if ((cur_state == LEGUP_F_main_BB__56_26)) begin
		main_56_61_reg <= main_56_61;
		if (start == 1'b0 && ^(main_56_61) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_56_61_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	if ((((cur_state == LEGUP_F_main_BB__25_14) & (memory_controller_waitrequest == 1'd0)) & (main_25_26 == 1'd1))) begin
		main_62_01ii1 = 32'd0;
	end
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	else if (((cur_state == LEGUP_F_main_BB__33_19) & (memory_controller_waitrequest == 1'd0))) begin
		main_62_01ii1 = main_33_38;
	end
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	else if (((cur_state == LEGUP_F_main_BB__39_21) & (memory_controller_waitrequest == 1'd0))) begin
		main_62_01ii1 = main_39_45;
	end
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	else if (((cur_state == LEGUP_F_main_BB__49_24) & (memory_controller_waitrequest == 1'd0))) begin
		main_62_01ii1 = main_49_55;
	end
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__56_26) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_62_01ii1 = main_56_61;
	end
end
always @(posedge clk) begin
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	if ((((cur_state == LEGUP_F_main_BB__25_14) & (memory_controller_waitrequest == 1'd0)) & (main_25_26 == 1'd1))) begin
		main_62_01ii1_reg <= main_62_01ii1;
		if (start == 1'b0 && ^(main_62_01ii1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_01ii1_reg"); $finish; end
	end
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	if (((cur_state == LEGUP_F_main_BB__33_19) & (memory_controller_waitrequest == 1'd0))) begin
		main_62_01ii1_reg <= main_62_01ii1;
		if (start == 1'b0 && ^(main_62_01ii1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_01ii1_reg"); $finish; end
	end
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	if (((cur_state == LEGUP_F_main_BB__39_21) & (memory_controller_waitrequest == 1'd0))) begin
		main_62_01ii1_reg <= main_62_01ii1;
		if (start == 1'b0 && ^(main_62_01ii1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_01ii1_reg"); $finish; end
	end
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	if (((cur_state == LEGUP_F_main_BB__49_24) & (memory_controller_waitrequest == 1'd0))) begin
		main_62_01ii1_reg <= main_62_01ii1;
		if (start == 1'b0 && ^(main_62_01ii1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_01ii1_reg"); $finish; end
	end
	/* main: %62*/
	/*   %.01.i.i1 = phi i32 [ 0, %25 ], [ %38, %33 ], [ %45, %39 ], [ %55, %49 ], [ %61, %56 ]*/
	if (((cur_state == LEGUP_F_main_BB__56_26) & (memory_controller_waitrequest == 1'd0))) begin
		main_62_01ii1_reg <= main_62_01ii1;
		if (start == 1'b0 && ^(main_62_01ii1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_01ii1_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %62*/
	/*   %63 = sub i32 4, %.01.i.i1*/
		main_62_63 = main_signed_subtract_32_0;
end
always @(posedge clk) begin
	/* main: %62*/
	/*   %63 = sub i32 4, %.01.i.i1*/
	if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_62_63_reg <= main_62_63;
		if (start == 1'b0 && ^(main_62_63) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %.preheader.i.i*/
	/*   %..i1.i = sub nsw i32 %348, %350*/
	if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_62_63_reg <= main_preheaderii_i1i;
		if (start == 1'b0 && ^(main_preheaderii_i1i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %353*/
	/*   %354 = sub nsw i32 %351, %345*/
	if ((cur_state == LEGUP_F_main_BB__353_102)) begin
		main_62_63_reg <= main_353_354;
		if (start == 1'b0 && ^(main_353_354) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %359*/
	/*   %360 = sub nsw i32 %357, %345*/
	if ((cur_state == LEGUP_F_main_BB__359_104)) begin
		main_62_63_reg <= main_359_360;
		if (start == 1'b0 && ^(main_359_360) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %365*/
	/*   %366 = sub nsw i32 %363, %345*/
	if ((cur_state == LEGUP_F_main_BB__365_106)) begin
		main_62_63_reg <= main_365_366;
		if (start == 1'b0 && ^(main_365_366) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %371*/
	/*   %372 = sub nsw i32 %369, %345*/
	if ((cur_state == LEGUP_F_main_BB__371_108)) begin
		main_62_63_reg <= main_371_372;
		if (start == 1'b0 && ^(main_371_372) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %377*/
	/*   %378 = sub nsw i32 %375, %345*/
	if ((cur_state == LEGUP_F_main_BB__377_110)) begin
		main_62_63_reg <= main_377_378;
		if (start == 1'b0 && ^(main_377_378) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %383*/
	/*   %384 = sub nsw i32 %381, %345*/
	if ((cur_state == LEGUP_F_main_BB__383_112)) begin
		main_62_63_reg <= main_383_384;
		if (start == 1'b0 && ^(main_383_384) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %389*/
	/*   %390 = sub nsw i32 %387, %345*/
	if ((cur_state == LEGUP_F_main_BB__389_114)) begin
		main_62_63_reg <= main_389_390;
		if (start == 1'b0 && ^(main_389_390) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %395*/
	/*   %396 = sub nsw i32 %393, %345*/
	if ((cur_state == LEGUP_F_main_BB__395_116)) begin
		main_62_63_reg <= main_395_396;
		if (start == 1'b0 && ^(main_395_396) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %401*/
	/*   %402 = sub nsw i32 %399, %345*/
	if ((cur_state == LEGUP_F_main_BB__401_118)) begin
		main_62_63_reg <= main_401_402;
		if (start == 1'b0 && ^(main_401_402) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %407*/
	/*   %408 = sub nsw i32 %405, %345*/
	if ((cur_state == LEGUP_F_main_BB__407_120)) begin
		main_62_63_reg <= main_407_408;
		if (start == 1'b0 && ^(main_407_408) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %413*/
	/*   %414 = sub nsw i32 %411, %345*/
	if ((cur_state == LEGUP_F_main_BB__413_122)) begin
		main_62_63_reg <= main_413_414;
		if (start == 1'b0 && ^(main_413_414) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %419*/
	/*   %420 = sub nsw i32 %417, %345*/
	if ((cur_state == LEGUP_F_main_BB__419_124)) begin
		main_62_63_reg <= main_419_420;
		if (start == 1'b0 && ^(main_419_420) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %425*/
	/*   %426 = sub nsw i32 %423, %345*/
	if ((cur_state == LEGUP_F_main_BB__425_126)) begin
		main_62_63_reg <= main_425_426;
		if (start == 1'b0 && ^(main_425_426) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
	/* main: %gsm_add.exit8.i*/
	/*   %457 = sub nsw i32 8, %n.029.i*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit8i_141)) begin
		main_62_63_reg <= main_gsm_addexit8i_457;
		if (start == 1'b0 && ^(main_gsm_addexit8i_457) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_63_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %62*/
	/*   %sext.i = shl i32 %63, 16*/
		main_62_sexti = (main_62_63 <<< (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %62*/
	/*   %sext.i = shl i32 %63, 16*/
	if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_62_sexti_reg <= main_62_sexti;
		if (start == 1'b0 && ^(main_62_sexti) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_sexti_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %62*/
	/*   %phitmp.i = ashr exact i32 %sext.i, 16*/
		main_62_phitmpi = ($signed(main_62_sexti) >>> 32'd16);
end
always @(posedge clk) begin
	/* main: %62*/
	/*   %phitmp.i = ashr exact i32 %sext.i, 16*/
	if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_62_phitmpi_reg <= main_62_phitmpi;
		if (start == 1'b0 && ^(main_62_phitmpi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_phitmpi_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %62*/
	/*   %64 = icmp sgt i32 %sext.i, 0*/
		main_62_64 = ($signed(main_62_sexti) > $signed(32'd0));
end
always @(posedge clk) begin
	/* main: %62*/
	/*   %64 = icmp sgt i32 %sext.i, 0*/
	if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_62_64_reg <= main_62_64;
		if (start == 1'b0 && ^(main_62_64) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_64_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %62*/
	/*   %sext.off.i = add i32 %sext.i, -1*/
		main_62_sextoffi = main_signed_add_32_0;
end
always @(*) begin
/* main: %62*/
/*   %sext.off.i = add i32 %sext.i, -1*/
	main_62_sextoffi_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %62*/
	/*   %65 = icmp ult i32 %sext.off.i, 327679*/
		main_62_65 = (main_62_sextoffi < 32'd327679);
end
always @(posedge clk) begin
	/* main: %62*/
	/*   %65 = icmp ult i32 %sext.off.i, 327679*/
	if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_62_65_reg <= main_62_65;
		if (start == 1'b0 && ^(main_62_65) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_62_65_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.i*/
	/*   %66 = add nsw i32 %phitmp.i, -1*/
		main_preheader6i_66 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.preheader6.i*/
/*   %66 = add nsw i32 %phitmp.i, -1*/
	main_preheader6i_66_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %.preheader6.i*/
	/*   %67 = lshr i32 16384, %66*/
		main_preheader6i_67 = (32'd16384 >>> (main_preheader6i_66 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader6.i*/
	/*   %67 = lshr i32 16384, %66*/
	if ((cur_state == LEGUP_F_main_BB_preheader6i_28)) begin
		main_preheader6i_67_reg <= main_preheader6i_67;
		if (start == 1'b0 && ^(main_preheader6i_67) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6i_67_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.i*/
	/*   %68 = trunc i32 %67 to i16*/
		main_preheader6i_68 = main_preheader6i_67[15:0];
end
always @(posedge clk) begin
	/* main: %.preheader6.i*/
	/*   %68 = trunc i32 %67 to i16*/
	if ((cur_state == LEGUP_F_main_BB_preheader6i_28)) begin
		main_preheader6i_68_reg <= main_preheader6i_68;
		if (start == 1'b0 && ^(main_preheader6i_68) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6i_68_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.i*/
	/*   %69 = icmp eq i16 %68, -32768*/
		main_preheader6i_69 = (main_preheader6i_68 == -16'd32768);
end
always @(posedge clk) begin
	/* main: %.preheader6.i*/
	/*   %69 = icmp eq i16 %68, -32768*/
	if ((cur_state == LEGUP_F_main_BB_preheader6i_28)) begin
		main_preheader6i_69_reg <= main_preheader6i_69;
		if (start == 1'b0 && ^(main_preheader6i_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6i_69_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.i*/
	/*   %sext4.i = shl i32 %67, 16*/
		main_preheader6i_sext4i = (main_preheader6i_67 <<< (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader6.i*/
	/*   %sext4.i = shl i32 %67, 16*/
	if ((cur_state == LEGUP_F_main_BB_preheader6i_28)) begin
		main_preheader6i_sext4i_reg <= main_preheader6i_sext4i;
		if (start == 1'b0 && ^(main_preheader6i_sext4i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6i_sext4i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.i*/
	/*   %70 = ashr exact i32 %sext4.i, 16*/
		main_preheader6i_70 = ($signed(main_preheader6i_sext4i) >>> 32'd16);
end
always @(posedge clk) begin
	/* main: %.preheader6.i*/
	/*   %70 = ashr exact i32 %sext4.i, 16*/
	if ((cur_state == LEGUP_F_main_BB_preheader6i_28)) begin
		main_preheader6i_70_reg <= main_preheader6i_70;
		if (start == 1'b0 && ^(main_preheader6i_70) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6i_70_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.split.us.i*/
	/*   %k.128.us.i = phi i32 [ %80, %gsm_mult_r.exit.us.i ], [ 0, %.preheader6.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader6i_28) & (memory_controller_waitrequest == 1'd0)) & (main_preheader6i_69 == 1'd1))) begin
		main_preheader6splitusi_k128usi = 32'd0;
	end
	/* main: %.preheader6.split.us.i*/
	/*   %k.128.us.i = phi i32 [ %80, %gsm_mult_r.exit.us.i ], [ 0, %.preheader6.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_35) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexitusi_exitcond41i_reg == 1'd0))) */ begin
		main_preheader6splitusi_k128usi = main_gsm_mult_rexitusi_80_reg;
	end
end
always @(posedge clk) begin
	/* main: %.preheader6.split.us.i*/
	/*   %k.128.us.i = phi i32 [ %80, %gsm_mult_r.exit.us.i ], [ 0, %.preheader6.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader6i_28) & (memory_controller_waitrequest == 1'd0)) & (main_preheader6i_69 == 1'd1))) begin
		main_preheader6splitusi_k128usi_reg <= main_preheader6splitusi_k128usi;
		if (start == 1'b0 && ^(main_preheader6splitusi_k128usi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6splitusi_k128usi_reg"); $finish; end
	end
	/* main: %.preheader6.split.us.i*/
	/*   %k.128.us.i = phi i32 [ %80, %gsm_mult_r.exit.us.i ], [ 0, %.preheader6.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_35) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexitusi_exitcond41i_reg == 1'd0))) begin
		main_preheader6splitusi_k128usi_reg <= main_preheader6splitusi_k128usi;
		if (start == 1'b0 && ^(main_preheader6splitusi_k128usi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6splitusi_k128usi_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.split.us.i*/
	/*   %gep_int17 = ptrtoint i16* %7 to i32*/
		main_preheader6splitusi_gep_int17 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %.preheader6.split.us.i*/
	/*   %gep_int17 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_29)) begin
		main_preheader6splitusi_gep_int17_reg <= main_preheader6splitusi_gep_int17;
		if (start == 1'b0 && ^(main_preheader6splitusi_gep_int17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6splitusi_gep_int17_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.split.us.i*/
	/*   %gep_array18 = mul i32 %k.128.us.i, 2*/
		main_preheader6splitusi_gep_array18 = (main_preheader6splitusi_k128usi_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %.preheader6.split.us.i*/
	/*   %gep_array18 = mul i32 %k.128.us.i, 2*/
	if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_29)) begin
		main_preheader6splitusi_gep_array18_reg <= main_preheader6splitusi_gep_array18;
		if (start == 1'b0 && ^(main_preheader6splitusi_gep_array18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6splitusi_gep_array18_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.split.us.i*/
	/*   %gep19 = add i32 %gep_int17, %gep_array18*/
		main_preheader6splitusi_gep19 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.preheader6.split.us.i*/
/*   %gep19 = add i32 %gep_int17, %gep_array18*/
	main_preheader6splitusi_gep19_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %.preheader6.split.us.i*/
	/*   %71 = inttoptr i32 %gep19 to i16**/
		main_preheader6splitusi_71 = main_preheader6splitusi_gep19;
end
always @(posedge clk) begin
	/* main: %.preheader6.split.us.i*/
	/*   %71 = inttoptr i32 %gep19 to i16**/
	if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_30)) begin
		main_preheader6splitusi_71_reg <= main_preheader6splitusi_71;
		if (start == 1'b0 && ^(main_preheader6splitusi_71) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6splitusi_71_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.split.us.i*/
	/*   %72 = load i16* %71, align 2, !tbaa !1*/
		main_preheader6splitusi_72 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %.preheader6.split.us.i*/
	/*   %72 = load i16* %71, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_31)) begin
		main_preheader6splitusi_72_reg <= main_preheader6splitusi_72;
		if (start == 1'b0 && ^(main_preheader6splitusi_72) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6splitusi_72_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader6.split.us.i*/
	/*   %73 = icmp eq i16 %72, -32768*/
		main_preheader6splitusi_73 = (main_preheader6splitusi_72 == -16'd32768);
end
always @(posedge clk) begin
	/* main: %.preheader6.split.us.i*/
	/*   %73 = icmp eq i16 %72, -32768*/
	if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_31)) begin
		main_preheader6splitusi_73_reg <= main_preheader6splitusi_73;
		if (start == 1'b0 && ^(main_preheader6splitusi_73) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader6splitusi_73_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %75 = sext i16 %72 to i32*/
		main_74_75 = $signed(main_preheader6splitusi_72_reg);
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %75 = sext i16 %72 to i32*/
	if ((cur_state == LEGUP_F_main_BB__74_32)) begin
		main_74_75_reg <= main_74_75;
		if (start == 1'b0 && ^(main_74_75) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_75_reg"); $finish; end
	end
end
always @(*) begin
	main_74_76 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %74*/
/*   %76 = mul nsw i32 %75, %70*/
	main_74_76_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %74*/
	/*   %77 = add nsw i32 %76, 16384*/
		main_74_77 = main_signed_add_32_0;
end
always @(*) begin
/* main: %74*/
/*   %77 = add nsw i32 %76, 16384*/
	main_74_77_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %74*/
	/*   %78 = lshr i32 %77, 15*/
		main_74_78 = (main_74_77 >>> (32'd15 % 32));
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %78 = lshr i32 %77, 15*/
	if ((cur_state == LEGUP_F_main_BB__74_33)) begin
		main_74_78_reg <= main_74_78;
		if (start == 1'b0 && ^(main_74_78) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_78_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %74*/
	/*   %79 = trunc i32 %78 to i16*/
		main_74_79 = main_74_78[15:0];
end
always @(posedge clk) begin
	/* main: %74*/
	/*   %79 = trunc i32 %78 to i16*/
	if ((cur_state == LEGUP_F_main_BB__74_33)) begin
		main_74_79_reg <= main_74_79;
		if (start == 1'b0 && ^(main_74_79) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_74_79_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %.0.i.us.i = phi i16 [ %79, %74 ], [ 32767, %.preheader6.split.us.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader6splitusi_31) & (memory_controller_waitrequest == 1'd0)) & (main_preheader6splitusi_73 == 1'd1))) begin
		main_gsm_mult_rexitusi_0iusi = 16'd32767;
	end
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %.0.i.us.i = phi i16 [ %79, %74 ], [ 32767, %.preheader6.split.us.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__74_33) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_mult_rexitusi_0iusi = main_74_79;
	end
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %.0.i.us.i = phi i16 [ %79, %74 ], [ 32767, %.preheader6.split.us.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader6splitusi_31) & (memory_controller_waitrequest == 1'd0)) & (main_preheader6splitusi_73 == 1'd1))) begin
		main_gsm_mult_rexitusi_0iusi_reg <= main_gsm_mult_rexitusi_0iusi;
		if (start == 1'b0 && ^(main_gsm_mult_rexitusi_0iusi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexitusi_0iusi_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %.0.i.us.i = phi i16 [ %79, %74 ], [ 32767, %.preheader6.split.us.i ]*/
	if (((cur_state == LEGUP_F_main_BB__74_33) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_mult_rexitusi_0iusi_reg <= main_gsm_mult_rexitusi_0iusi;
		if (start == 1'b0 && ^(main_gsm_mult_rexitusi_0iusi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexitusi_0iusi_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %80 = add nsw i32 %k.128.us.i, 1*/
		main_gsm_mult_rexitusi_80 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %80 = add nsw i32 %k.128.us.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_34)) begin
		main_gsm_mult_rexitusi_80_reg <= main_gsm_mult_rexitusi_80;
		if (start == 1'b0 && ^(main_gsm_mult_rexitusi_80) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexitusi_80_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %exitcond41.i = icmp eq i32 %80, 160*/
		main_gsm_mult_rexitusi_exitcond41i = (main_gsm_mult_rexitusi_80 == 32'd160);
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %exitcond41.i = icmp eq i32 %80, 160*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_34)) begin
		main_gsm_mult_rexitusi_exitcond41i_reg <= main_gsm_mult_rexitusi_exitcond41i;
		if (start == 1'b0 && ^(main_gsm_mult_rexitusi_exitcond41i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexitusi_exitcond41i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %k.128.i = phi i32 [ %88, %gsm_mult_r.exit.i ], [ 0, %.preheader6.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader6i_28) & (memory_controller_waitrequest == 1'd0)) & (main_preheader6i_69 == 1'd0))) begin
		main_gsm_mult_rexiti_k128i = 32'd0;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %k.128.i = phi i32 [ %88, %gsm_mult_r.exit.i ], [ 0, %.preheader6.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_40) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexiti_exitcond39i_reg == 1'd0))) */ begin
		main_gsm_mult_rexiti_k128i = main_gsm_mult_rexiti_88_reg;
	end
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %k.128.i = phi i32 [ %88, %gsm_mult_r.exit.i ], [ 0, %.preheader6.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader6i_28) & (memory_controller_waitrequest == 1'd0)) & (main_preheader6i_69 == 1'd0))) begin
		main_gsm_mult_rexiti_k128i_reg <= main_gsm_mult_rexiti_k128i;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_k128i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_k128i_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %k.128.i = phi i32 [ %88, %gsm_mult_r.exit.i ], [ 0, %.preheader6.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_40) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexiti_exitcond39i_reg == 1'd0))) begin
		main_gsm_mult_rexiti_k128i_reg <= main_gsm_mult_rexiti_k128i;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_k128i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_k128i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %gep_int20 = ptrtoint i16* %7 to i32*/
		main_gsm_mult_rexiti_gep_int20 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %gep_int20 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_36)) begin
		main_gsm_mult_rexiti_gep_int20_reg <= main_gsm_mult_rexiti_gep_int20;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_gep_int20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_gep_int20_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %gep_array21 = mul i32 %k.128.i, 2*/
		main_gsm_mult_rexiti_gep_array21 = (main_gsm_mult_rexiti_k128i_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %gep_array21 = mul i32 %k.128.i, 2*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_36)) begin
		main_gsm_mult_rexiti_gep_array21_reg <= main_gsm_mult_rexiti_gep_array21;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_gep_array21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_gep_array21_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %gep22 = add i32 %gep_int20, %gep_array21*/
		main_gsm_mult_rexiti_gep22 = main_signed_add_32_0;
end
always @(*) begin
/* main: %gsm_mult_r.exit.i*/
/*   %gep22 = add i32 %gep_int20, %gep_array21*/
	main_gsm_mult_rexiti_gep22_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %81 = inttoptr i32 %gep22 to i16**/
		main_gsm_mult_rexiti_81 = main_gsm_mult_rexiti_gep22;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %81 = inttoptr i32 %gep22 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_37)) begin
		main_gsm_mult_rexiti_81_reg <= main_gsm_mult_rexiti_81;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_81) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_81_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %82 = load i16* %81, align 2, !tbaa !1*/
		main_gsm_mult_rexiti_82 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %82 = load i16* %81, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_38)) begin
		main_gsm_mult_rexiti_82_reg <= main_gsm_mult_rexiti_82;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_82) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_82_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %83 = sext i16 %82 to i32*/
		main_gsm_mult_rexiti_83 = $signed(main_gsm_mult_rexiti_82);
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %83 = sext i16 %82 to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_38)) begin
		main_gsm_mult_rexiti_83_reg <= main_gsm_mult_rexiti_83;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_83) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_83_reg"); $finish; end
	end
end
always @(*) begin
	main_gsm_mult_rexiti_84 = main_signed_multiply_32_0;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %84 = mul nsw i32 %83, %70*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_gsm_mult_rexiti_84_reg <= main_gsm_mult_rexiti_84;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_84) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %84 = mul nsw i32 %83, %70*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_gsm_mult_rexiti_84_reg <= main_gsm_mult_rexiti_84;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_84) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %92 = mul nsw i32 %91, %91*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_gsm_mult_rexiti_84_reg <= main_threadi_92;
		if (start == 1'b0 && ^(main_threadi_92) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %165 = mul nsw i32 %130, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_gsm_mult_rexiti_84_reg <= main_threadi_165;
		if (start == 1'b0 && ^(main_threadi_165) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %74*/
	/*   %76 = mul nsw i32 %75, %70*/
	if ((cur_state == LEGUP_F_main_BB__74_33)) begin
		main_gsm_mult_rexiti_84_reg <= main_74_76;
		if (start == 1'b0 && ^(main_74_76) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %185*/
	/*   %232 = mul nsw i32 %231, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_53)) begin
		main_gsm_mult_rexiti_84_reg <= main_185_232;
		if (start == 1'b0 && ^(main_185_232) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %113 = mul nsw i32 %95, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_gsm_mult_rexiti_84_reg <= main_threadi_113;
		if (start == 1'b0 && ^(main_threadi_113) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %119 = mul nsw i32 %118, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_gsm_mult_rexiti_84_reg <= main_threadi_119;
		if (start == 1'b0 && ^(main_threadi_119) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %185*/
	/*   %199 = mul nsw i32 %198, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_gsm_mult_rexiti_84_reg <= main_185_199;
		if (start == 1'b0 && ^(main_185_199) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %185*/
	/*   %212 = mul nsw i32 %211, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_gsm_mult_rexiti_84_reg <= main_185_212;
		if (start == 1'b0 && ^(main_185_212) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %185*/
	/*   %222 = mul nsw i32 %221, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_gsm_mult_rexiti_84_reg <= main_185_222;
		if (start == 1'b0 && ^(main_185_222) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %443*/
	/*   %447 = mul i32 %446, %444*/
	if ((cur_state == LEGUP_F_main_BB__443_137)) begin
		main_gsm_mult_rexiti_84_reg <= main_443_447;
		if (start == 1'b0 && ^(main_443_447) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %464*/
	/*   %468 = mul i32 %467, %465*/
	if ((cur_state == LEGUP_F_main_BB__464_147)) begin
		main_gsm_mult_rexiti_84_reg <= main_464_468;
		if (start == 1'b0 && ^(main_464_468) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
	/* main: %484*/
	/*   %487 = mul i32 %486, %485*/
	if ((cur_state == LEGUP_F_main_BB__484_159)) begin
		main_gsm_mult_rexiti_84_reg <= main_484_487;
		if (start == 1'b0 && ^(main_484_487) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_84_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %85 = add nsw i32 %84, 16384*/
		main_gsm_mult_rexiti_85 = main_signed_add_32_0;
end
always @(*) begin
/* main: %gsm_mult_r.exit.i*/
/*   %85 = add nsw i32 %84, 16384*/
	main_gsm_mult_rexiti_85_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %86 = lshr i32 %85, 15*/
		main_gsm_mult_rexiti_86 = (main_gsm_mult_rexiti_85 >>> (32'd15 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %86 = lshr i32 %85, 15*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_gsm_mult_rexiti_86_reg <= main_gsm_mult_rexiti_86;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_86) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_86_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %87 = trunc i32 %86 to i16*/
		main_gsm_mult_rexiti_87 = main_gsm_mult_rexiti_86[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %87 = trunc i32 %86 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_gsm_mult_rexiti_87_reg <= main_gsm_mult_rexiti_87;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_87_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %88 = add nsw i32 %k.128.i, 1*/
		main_gsm_mult_rexiti_88 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %88 = add nsw i32 %k.128.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_36)) begin
		main_gsm_mult_rexiti_88_reg <= main_gsm_mult_rexiti_88;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_88) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_88_reg"); $finish; end
	end
	/* main: %185*/
	/*   %223 = add nsw i32 %222, %190*/
	if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_gsm_mult_rexiti_88_reg <= main_185_223;
		if (start == 1'b0 && ^(main_185_223) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_88_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %exitcond39.i = icmp eq i32 %88, 160*/
		main_gsm_mult_rexiti_exitcond39i = (main_gsm_mult_rexiti_88 == 32'd160);
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %exitcond39.i = icmp eq i32 %88, 160*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_36)) begin
		main_gsm_mult_rexiti_exitcond39i_reg <= main_gsm_mult_rexiti_exitcond39i;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti_exitcond39i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti_exitcond39i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %89 = phi i1 [ %64, %62 ], [ false, %18 ], [ %64, %gsm_mult_r.exit.us.i ], [ %64, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__18_12) & (memory_controller_waitrequest == 1'd0)) & (main_18_20 == 1'd1))) begin
		main_threadi_89 = 1'd0;
	end
	/* main: %.thread.i*/
	/*   %89 = phi i1 [ %64, %62 ], [ false, %18 ], [ %64, %gsm_mult_r.exit.us.i ], [ %64, %gsm_mult_r.exit.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB__62_27) & (memory_controller_waitrequest == 1'd0)) & (main_62_65 == 1'd0))) begin
		main_threadi_89 = main_62_64;
	end
	/* main: %.thread.i*/
	/*   %89 = phi i1 [ %64, %62 ], [ false, %18 ], [ %64, %gsm_mult_r.exit.us.i ], [ %64, %gsm_mult_r.exit.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_35) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexitusi_exitcond41i_reg == 1'd1))) begin
		main_threadi_89 = main_62_64_reg;
	end
	/* main: %.thread.i*/
	/*   %89 = phi i1 [ %64, %62 ], [ false, %18 ], [ %64, %gsm_mult_r.exit.us.i ], [ %64, %gsm_mult_r.exit.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_40) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexiti_exitcond39i_reg == 1'd1))) */ begin
		main_threadi_89 = main_62_64_reg;
	end
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %89 = phi i1 [ %64, %62 ], [ false, %18 ], [ %64, %gsm_mult_r.exit.us.i ], [ %64, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__18_12) & (memory_controller_waitrequest == 1'd0)) & (main_18_20 == 1'd1))) begin
		main_threadi_89_reg <= main_threadi_89;
		if (start == 1'b0 && ^(main_threadi_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_89_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %89 = phi i1 [ %64, %62 ], [ false, %18 ], [ %64, %gsm_mult_r.exit.us.i ], [ %64, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__62_27) & (memory_controller_waitrequest == 1'd0)) & (main_62_65 == 1'd0))) begin
		main_threadi_89_reg <= main_threadi_89;
		if (start == 1'b0 && ^(main_threadi_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_89_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %89 = phi i1 [ %64, %62 ], [ false, %18 ], [ %64, %gsm_mult_r.exit.us.i ], [ %64, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_35) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexitusi_exitcond41i_reg == 1'd1))) begin
		main_threadi_89_reg <= main_threadi_89;
		if (start == 1'b0 && ^(main_threadi_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_89_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %89 = phi i1 [ %64, %62 ], [ false, %18 ], [ %64, %gsm_mult_r.exit.us.i ], [ %64, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_40) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexiti_exitcond39i_reg == 1'd1))) begin
		main_threadi_89_reg <= main_threadi_89;
		if (start == 1'b0 && ^(main_threadi_89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_89_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %scalauto.03.i = phi i32 [ %phitmp.i, %62 ], [ 0, %18 ], [ %phitmp.i, %gsm_mult_r.exit.us.i ], [ %phitmp.i, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__18_12) & (memory_controller_waitrequest == 1'd0)) & (main_18_20 == 1'd1))) begin
		main_threadi_scalauto03i = 32'd0;
	end
	/* main: %.thread.i*/
	/*   %scalauto.03.i = phi i32 [ %phitmp.i, %62 ], [ 0, %18 ], [ %phitmp.i, %gsm_mult_r.exit.us.i ], [ %phitmp.i, %gsm_mult_r.exit.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB__62_27) & (memory_controller_waitrequest == 1'd0)) & (main_62_65 == 1'd0))) begin
		main_threadi_scalauto03i = main_62_phitmpi;
	end
	/* main: %.thread.i*/
	/*   %scalauto.03.i = phi i32 [ %phitmp.i, %62 ], [ 0, %18 ], [ %phitmp.i, %gsm_mult_r.exit.us.i ], [ %phitmp.i, %gsm_mult_r.exit.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_35) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexitusi_exitcond41i_reg == 1'd1))) begin
		main_threadi_scalauto03i = main_62_phitmpi_reg;
	end
	/* main: %.thread.i*/
	/*   %scalauto.03.i = phi i32 [ %phitmp.i, %62 ], [ 0, %18 ], [ %phitmp.i, %gsm_mult_r.exit.us.i ], [ %phitmp.i, %gsm_mult_r.exit.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_40) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexiti_exitcond39i_reg == 1'd1))) */ begin
		main_threadi_scalauto03i = main_62_phitmpi_reg;
	end
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %scalauto.03.i = phi i32 [ %phitmp.i, %62 ], [ 0, %18 ], [ %phitmp.i, %gsm_mult_r.exit.us.i ], [ %phitmp.i, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__18_12) & (memory_controller_waitrequest == 1'd0)) & (main_18_20 == 1'd1))) begin
		main_threadi_scalauto03i_reg <= main_threadi_scalauto03i;
		if (start == 1'b0 && ^(main_threadi_scalauto03i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_scalauto03i_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %scalauto.03.i = phi i32 [ %phitmp.i, %62 ], [ 0, %18 ], [ %phitmp.i, %gsm_mult_r.exit.us.i ], [ %phitmp.i, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__62_27) & (memory_controller_waitrequest == 1'd0)) & (main_62_65 == 1'd0))) begin
		main_threadi_scalauto03i_reg <= main_threadi_scalauto03i;
		if (start == 1'b0 && ^(main_threadi_scalauto03i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_scalauto03i_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %scalauto.03.i = phi i32 [ %phitmp.i, %62 ], [ 0, %18 ], [ %phitmp.i, %gsm_mult_r.exit.us.i ], [ %phitmp.i, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_35) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexitusi_exitcond41i_reg == 1'd1))) begin
		main_threadi_scalauto03i_reg <= main_threadi_scalauto03i;
		if (start == 1'b0 && ^(main_threadi_scalauto03i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_scalauto03i_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %scalauto.03.i = phi i32 [ %phitmp.i, %62 ], [ 0, %18 ], [ %phitmp.i, %gsm_mult_r.exit.us.i ], [ %phitmp.i, %gsm_mult_r.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_40) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexiti_exitcond39i_reg == 1'd1))) begin
		main_threadi_scalauto03i_reg <= main_threadi_scalauto03i;
		if (start == 1'b0 && ^(main_threadi_scalauto03i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_scalauto03i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %90 = load i16* %7, align 2, !tbaa !1*/
		main_threadi_90 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %90 = load i16* %7, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_threadi_90_reg <= main_threadi_90;
		if (start == 1'b0 && ^(main_threadi_90) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_90_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %91 = sext i16 %90 to i32*/
		main_threadi_91 = $signed(main_threadi_90);
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %91 = sext i16 %90 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_threadi_91_reg <= main_threadi_91;
		if (start == 1'b0 && ^(main_threadi_91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_91_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_92 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %92 = mul nsw i32 %91, %91*/
	main_threadi_92_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep_int23 = ptrtoint i16* %7 to i32*/
		main_threadi_gep_int23 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep_int23 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep_int23_reg <= main_threadi_gep_int23;
		if (start == 1'b0 && ^(main_threadi_gep_int23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep_int23_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep24 = add i32 %gep_int23, 2*/
		main_threadi_gep24 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %gep24 = add i32 %gep_int23, 2*/
	main_threadi_gep24_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %93 = inttoptr i32 %gep24 to i16**/
		main_threadi_93 = main_threadi_gep24;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %93 = inttoptr i32 %gep24 to i16**/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_93_reg <= main_threadi_93;
		if (start == 1'b0 && ^(main_threadi_93) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_93_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %94 = load i16* %93, align 2, !tbaa !1*/
		main_threadi_94 = main_0_so_out_b;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %94 = load i16* %93, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_threadi_94_reg <= main_threadi_94;
		if (start == 1'b0 && ^(main_threadi_94) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_94_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %95 = sext i16 %94 to i32*/
		main_threadi_95 = $signed(main_threadi_94);
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %95 = sext i16 %94 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_threadi_95_reg <= main_threadi_95;
		if (start == 1'b0 && ^(main_threadi_95) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_95_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_96 = main_signed_multiply_32_14;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %96 = mul nsw i32 %95, %95*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_threadi_96_reg <= main_threadi_96;
		if (start == 1'b0 && ^(main_threadi_96) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %96 = mul nsw i32 %95, %95*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_threadi_96_reg <= main_threadi_96;
		if (start == 1'b0 && ^(main_threadi_96) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %101 = mul nsw i32 %100, %100*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_96_reg <= main_threadi_101;
		if (start == 1'b0 && ^(main_threadi_101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %149 = mul nsw i32 %118, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_96_reg <= main_threadi_149;
		if (start == 1'b0 && ^(main_threadi_149) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
	/* main: %185*/
	/*   %237 = mul nsw i32 %236, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_53)) begin
		main_threadi_96_reg <= main_185_237;
		if (start == 1'b0 && ^(main_185_237) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %135 = mul nsw i32 %108, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_96_reg <= main_threadi_135;
		if (start == 1'b0 && ^(main_threadi_135) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
	/* main: %185*/
	/*   %202 = mul nsw i32 %201, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_threadi_96_reg <= main_185_202;
		if (start == 1'b0 && ^(main_185_202) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
	/* main: %185*/
	/*   %217 = mul nsw i32 %216, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_threadi_96_reg <= main_185_217;
		if (start == 1'b0 && ^(main_185_217) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
	/* main: %185*/
	/*   %227 = mul nsw i32 %226, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_threadi_96_reg <= main_185_227;
		if (start == 1'b0 && ^(main_185_227) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_96_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %97 = add nuw nsw i32 %96, %92*/
		main_threadi_97 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %97 = add nuw nsw i32 %96, %92*/
	main_threadi_97_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep_int25 = ptrtoint i16* %7 to i32*/
		main_threadi_gep_int25 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep_int25 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep_int25_reg <= main_threadi_gep_int25;
		if (start == 1'b0 && ^(main_threadi_gep_int25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep_int25_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep26 = add i32 %gep_int25, 4*/
		main_threadi_gep26 = main_signed_add_32_14;
end
always @(*) begin
/* main: %.thread.i*/
/*   %gep26 = add i32 %gep_int25, 4*/
	main_threadi_gep26_reg = main_1_gep3_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %98 = inttoptr i32 %gep26 to i16**/
		main_threadi_98 = main_threadi_gep26;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %98 = inttoptr i32 %gep26 to i16**/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_98_reg <= main_threadi_98;
		if (start == 1'b0 && ^(main_threadi_98) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_98_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %99 = load i16* %98, align 2, !tbaa !1*/
		main_threadi_99 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %99 = load i16* %98, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_threadi_99_reg <= main_threadi_99;
		if (start == 1'b0 && ^(main_threadi_99) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_99_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %100 = sext i16 %99 to i32*/
		main_threadi_100 = $signed(main_threadi_99);
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %100 = sext i16 %99 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_threadi_100_reg <= main_threadi_100;
		if (start == 1'b0 && ^(main_threadi_100) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_100_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_101 = main_signed_multiply_32_14;
end
always @(*) begin
/* main: %.thread.i*/
/*   %101 = mul nsw i32 %100, %100*/
	main_threadi_101_reg = main_threadi_96_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %102 = add nuw nsw i32 %101, %97*/
		main_threadi_102 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %102 = add nuw nsw i32 %101, %97*/
	main_threadi_102_reg = main_1_5_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %103 = add nsw i32 %100, %91*/
		main_threadi_103 = main_signed_add_32_14;
end
always @(*) begin
/* main: %.thread.i*/
/*   %103 = add nsw i32 %100, %91*/
	main_threadi_103_reg = main_1_gep3_reg;
end
always @(*) begin
	main_threadi_104 = main_signed_multiply_32_11;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %104 = mul nsw i32 %95, %103*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_104_reg <= main_threadi_104;
		if (start == 1'b0 && ^(main_threadi_104) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_104_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %104 = mul nsw i32 %95, %103*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_104_reg <= main_threadi_104;
		if (start == 1'b0 && ^(main_threadi_104) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_104_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %169 = mul nsw i32 %108, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_104_reg <= main_threadi_169;
		if (start == 1'b0 && ^(main_threadi_169) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_104_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %127 = mul nsw i32 %91, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_104_reg <= main_threadi_127;
		if (start == 1'b0 && ^(main_threadi_127) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_104_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_105 = main_signed_multiply_32_9;
end
always @(*) begin
/* main: %.thread.i*/
/*   %105 = mul nsw i32 %91, %100*/
	main_threadi_105_reg = main_threadi_173_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep_int27 = ptrtoint i16* %7 to i32*/
		main_threadi_gep_int27 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep_int27 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep_int27_reg <= main_threadi_gep_int27;
		if (start == 1'b0 && ^(main_threadi_gep_int27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep_int27_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep28 = add i32 %gep_int27, 6*/
		main_threadi_gep28 = main_signed_add_32_9;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep28 = add i32 %gep_int27, 6*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep28_reg <= main_threadi_gep28;
		if (start == 1'b0 && ^(main_threadi_gep28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep28_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %136 = add nsw i32 %135, %124*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_gep28_reg <= main_threadi_136;
		if (start == 1'b0 && ^(main_threadi_136) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep28_reg"); $finish; end
	end
	/* main: %185*/
	/*   %gep46 = add i32 %gep_int45, -8*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_threadi_gep28_reg <= main_185_gep46;
		if (start == 1'b0 && ^(main_185_gep46) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep28_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %106 = inttoptr i32 %gep28 to i16**/
		main_threadi_106 = main_threadi_gep28;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %106 = inttoptr i32 %gep28 to i16**/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_106_reg <= main_threadi_106;
		if (start == 1'b0 && ^(main_threadi_106) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_106_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %107 = load i16* %106, align 2, !tbaa !1*/
		main_threadi_107 = main_0_so_out_b;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %107 = load i16* %106, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_threadi_107_reg <= main_threadi_107;
		if (start == 1'b0 && ^(main_threadi_107) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_107_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %108 = sext i16 %107 to i32*/
		main_threadi_108 = $signed(main_threadi_107);
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %108 = sext i16 %107 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_threadi_108_reg <= main_threadi_108;
		if (start == 1'b0 && ^(main_threadi_108) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_108_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_109 = main_signed_multiply_32_12;
end
always @(*) begin
/* main: %.thread.i*/
/*   %109 = mul nsw i32 %108, %108*/
	main_threadi_109_reg = main_threadi_163_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %110 = add nuw nsw i32 %109, %102*/
		main_threadi_110 = main_signed_add_32_14;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %110 = add nuw nsw i32 %109, %102*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_110_reg <= main_threadi_110;
		if (start == 1'b0 && ^(main_threadi_110) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_110_reg"); $finish; end
	end
	/* main: %185*/
	/*   %203 = add nsw i32 %202, %194*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_threadi_110_reg <= main_185_203;
		if (start == 1'b0 && ^(main_185_203) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_110_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_111 = main_signed_multiply_32_13;
end
always @(*) begin
/* main: %.thread.i*/
/*   %111 = mul nsw i32 %100, %108*/
	main_threadi_111_reg = main_threadi_145_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %112 = add nsw i32 %111, %104*/
		main_threadi_112 = main_signed_add_32_12;
end
always @(*) begin
/* main: %.thread.i*/
/*   %112 = add nsw i32 %111, %104*/
	main_threadi_112_reg = main_threadi_gep34_reg;
end
always @(*) begin
	main_threadi_113 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %113 = mul nsw i32 %95, %108*/
	main_threadi_113_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %114 = add nsw i32 %113, %105*/
		main_threadi_114 = main_signed_add_32_13;
end
always @(*) begin
/* main: %.thread.i*/
/*   %114 = add nsw i32 %113, %105*/
	main_threadi_114_reg = main_threadi_gep36_reg;
end
always @(*) begin
	main_threadi_115 = main_signed_multiply_32_10;
end
always @(*) begin
/* main: %.thread.i*/
/*   %115 = mul nsw i32 %91, %108*/
	main_threadi_115_reg = main_threadi_147_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep_int29 = ptrtoint i16* %7 to i32*/
		main_threadi_gep_int29 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep_int29 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep_int29_reg <= main_threadi_gep_int29;
		if (start == 1'b0 && ^(main_threadi_gep_int29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep_int29_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep30 = add i32 %gep_int29, 8*/
		main_threadi_gep30 = main_signed_add_32_10;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep30 = add i32 %gep_int29, 8*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep30_reg <= main_threadi_gep30;
		if (start == 1'b0 && ^(main_threadi_gep30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep30_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %138 = add nsw i32 %137, %126*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_gep30_reg <= main_threadi_138;
		if (start == 1'b0 && ^(main_threadi_138) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep30_reg"); $finish; end
	end
	/* main: %185*/
	/*   %gep48 = add i32 %gep_int47, -10*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_threadi_gep30_reg <= main_185_gep48;
		if (start == 1'b0 && ^(main_185_gep48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep30_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %116 = inttoptr i32 %gep30 to i16**/
		main_threadi_116 = main_threadi_gep30;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %116 = inttoptr i32 %gep30 to i16**/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_116_reg <= main_threadi_116;
		if (start == 1'b0 && ^(main_threadi_116) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_116_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %117 = load i16* %116, align 2, !tbaa !1*/
		main_threadi_117 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %117 = load i16* %116, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_117_reg <= main_threadi_117;
		if (start == 1'b0 && ^(main_threadi_117) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_117_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %118 = sext i16 %117 to i32*/
		main_threadi_118 = $signed(main_threadi_117);
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %118 = sext i16 %117 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_118_reg <= main_threadi_118;
		if (start == 1'b0 && ^(main_threadi_118) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_118_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_119 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %119 = mul nsw i32 %118, %118*/
	main_threadi_119_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %120 = add nuw nsw i32 %119, %110*/
		main_threadi_120 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %120 = add nuw nsw i32 %119, %110*/
	main_threadi_120_reg = main_1_gep_reg;
end
always @(*) begin
	main_threadi_121 = main_signed_multiply_32_9;
end
always @(*) begin
/* main: %.thread.i*/
/*   %121 = mul nsw i32 %108, %118*/
	main_threadi_121_reg = main_threadi_173_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %122 = add nsw i32 %121, %112*/
		main_threadi_122 = main_signed_add_32_14;
end
always @(*) begin
/* main: %.thread.i*/
/*   %122 = add nsw i32 %121, %112*/
	main_threadi_122_reg = main_1_gep3_reg;
end
always @(*) begin
	main_threadi_123 = main_signed_multiply_32_6;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %123 = mul nsw i32 %100, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_123_reg <= main_threadi_123;
		if (start == 1'b0 && ^(main_threadi_123) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_123_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %123 = mul nsw i32 %100, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_123_reg <= main_threadi_123;
		if (start == 1'b0 && ^(main_threadi_123) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_123_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %124 = add nsw i32 %123, %114*/
		main_threadi_124 = main_signed_add_32_12;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %124 = add nsw i32 %123, %114*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_124_reg <= main_threadi_124;
		if (start == 1'b0 && ^(main_threadi_124) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_124_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_125 = main_signed_multiply_32_10;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %125 = mul nsw i32 %95, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_125_reg <= main_threadi_125;
		if (start == 1'b0 && ^(main_threadi_125) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_125_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %125 = mul nsw i32 %95, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_125_reg <= main_threadi_125;
		if (start == 1'b0 && ^(main_threadi_125) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_125_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %126 = add nsw i32 %125, %115*/
		main_threadi_126 = main_signed_add_32_13;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %126 = add nsw i32 %125, %115*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_126_reg <= main_threadi_126;
		if (start == 1'b0 && ^(main_threadi_126) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_126_reg"); $finish; end
	end
	/* main: %185*/
	/*   %gep44 = add i32 %gep_int43, -6*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_threadi_126_reg <= main_185_gep44;
		if (start == 1'b0 && ^(main_185_gep44) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_126_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_127 = main_signed_multiply_32_11;
end
always @(*) begin
/* main: %.thread.i*/
/*   %127 = mul nsw i32 %91, %118*/
	main_threadi_127_reg = main_threadi_104_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep_int31 = ptrtoint i16* %7 to i32*/
		main_threadi_gep_int31 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep_int31 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep_int31_reg <= main_threadi_gep_int31;
		if (start == 1'b0 && ^(main_threadi_gep_int31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep_int31_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep32 = add i32 %gep_int31, 10*/
		main_threadi_gep32 = main_signed_add_32_11;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep32 = add i32 %gep_int31, 10*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep32_reg <= main_threadi_gep32;
		if (start == 1'b0 && ^(main_threadi_gep32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep32_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %140 = add nsw i32 %139, %127*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_gep32_reg <= main_threadi_140;
		if (start == 1'b0 && ^(main_threadi_140) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep32_reg"); $finish; end
	end
	/* main: %185*/
	/*   %gep50 = add i32 %gep_int49, -12*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_threadi_gep32_reg <= main_185_gep50;
		if (start == 1'b0 && ^(main_185_gep50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep32_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %128 = inttoptr i32 %gep32 to i16**/
		main_threadi_128 = main_threadi_gep32;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %128 = inttoptr i32 %gep32 to i16**/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_128_reg <= main_threadi_128;
		if (start == 1'b0 && ^(main_threadi_128) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_128_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %129 = load i16* %128, align 2, !tbaa !1*/
		main_threadi_129 = main_0_so_out_b;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %129 = load i16* %128, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_129_reg <= main_threadi_129;
		if (start == 1'b0 && ^(main_threadi_129) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_129_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %130 = sext i16 %129 to i32*/
		main_threadi_130 = $signed(main_threadi_129);
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %130 = sext i16 %129 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_130_reg <= main_threadi_130;
		if (start == 1'b0 && ^(main_threadi_130) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_130_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_131 = main_signed_multiply_32_7;
end
always @(*) begin
/* main: %.thread.i*/
/*   %131 = mul nsw i32 %130, %130*/
	main_threadi_131_reg = main_threadi_153_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %132 = add nuw nsw i32 %131, %120*/
		main_threadi_132 = main_signed_add_32_7;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %132 = add nuw nsw i32 %131, %120*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_132_reg <= main_threadi_132;
		if (start == 1'b0 && ^(main_threadi_132) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_132_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_133 = main_signed_multiply_32_8;
end
always @(*) begin
/* main: %.thread.i*/
/*   %133 = mul nsw i32 %118, %130*/
	main_threadi_133_reg = main_threadi_161_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %134 = add nsw i32 %133, %122*/
		main_threadi_134 = main_signed_add_32_8;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %134 = add nsw i32 %133, %122*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_134_reg <= main_threadi_134;
		if (start == 1'b0 && ^(main_threadi_134) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_134_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_135 = main_signed_multiply_32_14;
end
always @(*) begin
/* main: %.thread.i*/
/*   %135 = mul nsw i32 %108, %130*/
	main_threadi_135_reg = main_threadi_96_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %136 = add nsw i32 %135, %124*/
		main_threadi_136 = main_signed_add_32_9;
end
always @(*) begin
/* main: %.thread.i*/
/*   %136 = add nsw i32 %135, %124*/
	main_threadi_136_reg = main_threadi_gep28_reg;
end
always @(*) begin
	main_threadi_137 = main_signed_multiply_32_12;
end
always @(*) begin
/* main: %.thread.i*/
/*   %137 = mul nsw i32 %100, %130*/
	main_threadi_137_reg = main_threadi_163_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %138 = add nsw i32 %137, %126*/
		main_threadi_138 = main_signed_add_32_10;
end
always @(*) begin
/* main: %.thread.i*/
/*   %138 = add nsw i32 %137, %126*/
	main_threadi_138_reg = main_threadi_gep30_reg;
end
always @(*) begin
	main_threadi_139 = main_signed_multiply_32_13;
end
always @(*) begin
/* main: %.thread.i*/
/*   %139 = mul nsw i32 %95, %130*/
	main_threadi_139_reg = main_threadi_145_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %140 = add nsw i32 %139, %127*/
		main_threadi_140 = main_signed_add_32_11;
end
always @(*) begin
/* main: %.thread.i*/
/*   %140 = add nsw i32 %139, %127*/
	main_threadi_140_reg = main_threadi_gep32_reg;
end
always @(*) begin
	main_threadi_141 = main_signed_multiply_32_5;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %141 = mul nsw i32 %91, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_141_reg <= main_threadi_141;
		if (start == 1'b0 && ^(main_threadi_141) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_141_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %141 = mul nsw i32 %91, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_141_reg <= main_threadi_141;
		if (start == 1'b0 && ^(main_threadi_141) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_141_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep_int33 = ptrtoint i16* %7 to i32*/
		main_threadi_gep_int33 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep_int33 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep_int33_reg <= main_threadi_gep_int33;
		if (start == 1'b0 && ^(main_threadi_gep_int33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep_int33_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep34 = add i32 %gep_int33, 12*/
		main_threadi_gep34 = main_signed_add_32_12;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep34 = add i32 %gep_int33, 12*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep34_reg <= main_threadi_gep34;
		if (start == 1'b0 && ^(main_threadi_gep34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep34_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %112 = add nsw i32 %111, %104*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_gep34_reg <= main_threadi_112;
		if (start == 1'b0 && ^(main_threadi_112) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep34_reg"); $finish; end
	end
	/* main: %185*/
	/*   %gep42 = add i32 %gep_int41, -4*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_threadi_gep34_reg <= main_185_gep42;
		if (start == 1'b0 && ^(main_185_gep42) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep34_reg"); $finish; end
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep130 = add i32 %gep_int129, 8*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_threadi_gep34_reg <= main_Gsm_LPC_Analysisexit_gep130;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep130) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep34_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep103 = add i32 %gep_int102, 12*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_gep34_reg <= main_gsm_normexiti_gep103;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep103) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep34_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %142 = inttoptr i32 %gep34 to i16**/
		main_threadi_142 = main_threadi_gep34;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %142 = inttoptr i32 %gep34 to i16**/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_142_reg <= main_threadi_142;
		if (start == 1'b0 && ^(main_threadi_142) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_142_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %143 = load i16* %142, align 2, !tbaa !1*/
		main_threadi_143 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %143 = load i16* %142, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_143_reg <= main_threadi_143;
		if (start == 1'b0 && ^(main_threadi_143) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_143_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %144 = sext i16 %143 to i32*/
		main_threadi_144 = $signed(main_threadi_143);
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %144 = sext i16 %143 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_144_reg <= main_threadi_144;
		if (start == 1'b0 && ^(main_threadi_144) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_144_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_145 = main_signed_multiply_32_13;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %145 = mul nsw i32 %144, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_145_reg <= main_threadi_145;
		if (start == 1'b0 && ^(main_threadi_145) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_145_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %145 = mul nsw i32 %144, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_145_reg <= main_threadi_145;
		if (start == 1'b0 && ^(main_threadi_145) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_145_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %111 = mul nsw i32 %100, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_145_reg <= main_threadi_111;
		if (start == 1'b0 && ^(main_threadi_111) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_145_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %139 = mul nsw i32 %95, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_145_reg <= main_threadi_139;
		if (start == 1'b0 && ^(main_threadi_139) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_145_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %146 = add nuw nsw i32 %145, %132*/
		main_threadi_146 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %146 = add nuw nsw i32 %145, %132*/
	main_threadi_146_reg = main_1_gep_reg;
end
always @(*) begin
	main_threadi_147 = main_signed_multiply_32_10;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %147 = mul nsw i32 %130, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_147_reg <= main_threadi_147;
		if (start == 1'b0 && ^(main_threadi_147) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_147_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %147 = mul nsw i32 %130, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_147_reg <= main_threadi_147;
		if (start == 1'b0 && ^(main_threadi_147) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_147_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %115 = mul nsw i32 %91, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_147_reg <= main_threadi_115;
		if (start == 1'b0 && ^(main_threadi_115) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_147_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %148 = add nsw i32 %147, %134*/
		main_threadi_148 = main_signed_add_32_14;
end
always @(*) begin
/* main: %.thread.i*/
/*   %148 = add nsw i32 %147, %134*/
	main_threadi_148_reg = main_1_gep3_reg;
end
always @(*) begin
	main_threadi_149 = main_signed_multiply_32_14;
end
always @(*) begin
/* main: %.thread.i*/
/*   %149 = mul nsw i32 %118, %144*/
	main_threadi_149_reg = main_threadi_96_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %150 = add nsw i32 %149, %136*/
		main_threadi_150 = main_signed_add_32_7;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %150 = add nsw i32 %149, %136*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_150_reg <= main_threadi_150;
		if (start == 1'b0 && ^(main_threadi_150) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_150_reg"); $finish; end
	end
	/* main: %185*/
	/*   %gep52 = add i32 %gep_int51, -14*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_threadi_150_reg <= main_185_gep52;
		if (start == 1'b0 && ^(main_185_gep52) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_150_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep93 = add i32 %gep_int92, 2*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_150_reg <= main_gsm_normexiti_gep93;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep93) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_150_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_151 = main_signed_multiply_32_2;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %151 = mul nsw i32 %108, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_151_reg <= main_threadi_151;
		if (start == 1'b0 && ^(main_threadi_151) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_151_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %151 = mul nsw i32 %108, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_151_reg <= main_threadi_151;
		if (start == 1'b0 && ^(main_threadi_151) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_151_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %152 = add nsw i32 %151, %138*/
		main_threadi_152 = main_signed_add_32_8;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %152 = add nsw i32 %151, %138*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_152_reg <= main_threadi_152;
		if (start == 1'b0 && ^(main_threadi_152) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_152_reg"); $finish; end
	end
	/* main: %185*/
	/*   %239 = add nsw i32 %i.010.i, 1*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_threadi_152_reg <= main_185_239;
		if (start == 1'b0 && ^(main_185_239) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_152_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep95 = add i32 %gep_int94, 4*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_152_reg <= main_gsm_normexiti_gep95;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep95) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_152_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_153 = main_signed_multiply_32_7;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %153 = mul nsw i32 %100, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_153_reg <= main_threadi_153;
		if (start == 1'b0 && ^(main_threadi_153) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_153_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %153 = mul nsw i32 %100, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_153_reg <= main_threadi_153;
		if (start == 1'b0 && ^(main_threadi_153) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_153_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %131 = mul nsw i32 %130, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_153_reg <= main_threadi_131;
		if (start == 1'b0 && ^(main_threadi_131) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_153_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %154 = add nsw i32 %153, %140*/
		main_threadi_154 = main_signed_add_32_3;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %154 = add nsw i32 %153, %140*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_154_reg <= main_threadi_154;
		if (start == 1'b0 && ^(main_threadi_154) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_154_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep84 = add i32 %gep_int83, 8*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_154_reg <= main_gsm_normexiti_gep84;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep84) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_154_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_155 = main_signed_multiply_32_3;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %155 = mul nsw i32 %95, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_155_reg <= main_threadi_155;
		if (start == 1'b0 && ^(main_threadi_155) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_155_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %155 = mul nsw i32 %95, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_155_reg <= main_threadi_155;
		if (start == 1'b0 && ^(main_threadi_155) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_155_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %156 = add nsw i32 %155, %141*/
		main_threadi_156 = main_signed_add_32_4;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %156 = add nsw i32 %155, %141*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_156_reg <= main_threadi_156;
		if (start == 1'b0 && ^(main_threadi_156) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_156_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep86 = add i32 %gep_int85, 10*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_156_reg <= main_gsm_normexiti_gep86;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep86) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_156_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_157 = main_signed_multiply_32_4;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %157 = mul nsw i32 %91, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_157_reg <= main_threadi_157;
		if (start == 1'b0 && ^(main_threadi_157) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_157_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %157 = mul nsw i32 %91, %144*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_157_reg <= main_threadi_157;
		if (start == 1'b0 && ^(main_threadi_157) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_157_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep_int35 = ptrtoint i16* %7 to i32*/
		main_threadi_gep_int35 = main_6_7_reg;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep_int35 = ptrtoint i16* %7 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep_int35_reg <= main_threadi_gep_int35;
		if (start == 1'b0 && ^(main_threadi_gep_int35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep_int35_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep36 = add i32 %gep_int35, 14*/
		main_threadi_gep36 = main_signed_add_32_13;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %gep36 = add i32 %gep_int35, 14*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_gep36_reg <= main_threadi_gep36;
		if (start == 1'b0 && ^(main_threadi_gep36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep36_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %114 = add nsw i32 %113, %105*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_gep36_reg <= main_threadi_114;
		if (start == 1'b0 && ^(main_threadi_114) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep36_reg"); $finish; end
	end
	/* main: %185*/
	/*   %208 = add nsw i32 %207, %193*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_threadi_gep36_reg <= main_185_208;
		if (start == 1'b0 && ^(main_185_208) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep36_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep105 = add i32 %gep_int104, 14*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_gep36_reg <= main_gsm_normexiti_gep105;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep105) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep36_reg"); $finish; end
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep128 = add i32 %gep_int127, 6*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_threadi_gep36_reg <= main_Gsm_LPC_Analysisexit_gep128;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep128) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_gep36_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %158 = inttoptr i32 %gep36 to i16**/
		main_threadi_158 = main_threadi_gep36;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %158 = inttoptr i32 %gep36 to i16**/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_threadi_158_reg <= main_threadi_158;
		if (start == 1'b0 && ^(main_threadi_158) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_158_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %159 = load i16* %158, align 2, !tbaa !1*/
		main_threadi_159 = main_0_so_out_b;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %159 = load i16* %158, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_159_reg <= main_threadi_159;
		if (start == 1'b0 && ^(main_threadi_159) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_159_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %160 = sext i16 %159 to i32*/
		main_threadi_160 = $signed(main_threadi_159);
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %160 = sext i16 %159 to i32*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_160_reg <= main_threadi_160;
		if (start == 1'b0 && ^(main_threadi_160) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_160_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_161 = main_signed_multiply_32_8;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %161 = mul nsw i32 %160, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_161_reg <= main_threadi_161;
		if (start == 1'b0 && ^(main_threadi_161) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_161_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %161 = mul nsw i32 %160, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_161_reg <= main_threadi_161;
		if (start == 1'b0 && ^(main_threadi_161) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_161_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %133 = mul nsw i32 %118, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_161_reg <= main_threadi_133;
		if (start == 1'b0 && ^(main_threadi_133) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_161_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %162 = add nsw i32 %161, %146*/
		main_threadi_162 = main_signed_add_32_12;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %162 = add nsw i32 %161, %146*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_162_reg <= main_threadi_162;
		if (start == 1'b0 && ^(main_threadi_162) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_162_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_163 = main_signed_multiply_32_12;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %163 = mul nsw i32 %144, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_163_reg <= main_threadi_163;
		if (start == 1'b0 && ^(main_threadi_163) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_163_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %163 = mul nsw i32 %144, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_163_reg <= main_threadi_163;
		if (start == 1'b0 && ^(main_threadi_163) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_163_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %109 = mul nsw i32 %108, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_163_reg <= main_threadi_109;
		if (start == 1'b0 && ^(main_threadi_109) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_163_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %137 = mul nsw i32 %100, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_163_reg <= main_threadi_137;
		if (start == 1'b0 && ^(main_threadi_137) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_163_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %164 = add nsw i32 %163, %148*/
		main_threadi_164 = main_signed_add_32_13;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %164 = add nsw i32 %163, %148*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_164_reg <= main_threadi_164;
		if (start == 1'b0 && ^(main_threadi_164) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_164_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_165 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %.thread.i*/
/*   %165 = mul nsw i32 %130, %160*/
	main_threadi_165_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %166 = add nsw i32 %165, %150*/
		main_threadi_166 = main_signed_add_32_9;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %166 = add nsw i32 %165, %150*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_166_reg <= main_threadi_166;
		if (start == 1'b0 && ^(main_threadi_166) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_166_reg"); $finish; end
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep132 = add i32 %gep_int131, 10*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_threadi_166_reg <= main_Gsm_LPC_Analysisexit_gep132;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep132) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_166_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep97 = add i32 %gep_int96, 6*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_166_reg <= main_gsm_normexiti_gep97;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep97) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_166_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_167 = main_signed_multiply_32_5;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %167 = mul nsw i32 %118, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_167_reg <= main_threadi_167;
		if (start == 1'b0 && ^(main_threadi_167) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_167_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %167 = mul nsw i32 %118, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_167_reg <= main_threadi_167;
		if (start == 1'b0 && ^(main_threadi_167) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_167_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %168 = add nsw i32 %167, %152*/
		main_threadi_168 = main_signed_add_32_10;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %168 = add nsw i32 %167, %152*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_168_reg <= main_threadi_168;
		if (start == 1'b0 && ^(main_threadi_168) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_168_reg"); $finish; end
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep134 = add i32 %gep_int133, 12*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_threadi_168_reg <= main_Gsm_LPC_Analysisexit_gep134;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep134) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_168_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep99 = add i32 %gep_int98, 8*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_168_reg <= main_gsm_normexiti_gep99;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep99) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_168_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_169 = main_signed_multiply_32_11;
end
always @(*) begin
/* main: %.thread.i*/
/*   %169 = mul nsw i32 %108, %160*/
	main_threadi_169_reg = main_threadi_104_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %170 = add nsw i32 %169, %154*/
		main_threadi_170 = main_signed_add_32_11;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %170 = add nsw i32 %169, %154*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_170_reg <= main_threadi_170;
		if (start == 1'b0 && ^(main_threadi_170) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_170_reg"); $finish; end
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep136 = add i32 %gep_int135, 14*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_threadi_170_reg <= main_Gsm_LPC_Analysisexit_gep136;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep136) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_170_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep101 = add i32 %gep_int100, 10*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_170_reg <= main_gsm_normexiti_gep101;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep101) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_170_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_171 = main_signed_multiply_32_1;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %171 = mul nsw i32 %100, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_171_reg <= main_threadi_171;
		if (start == 1'b0 && ^(main_threadi_171) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_171_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %171 = mul nsw i32 %100, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_171_reg <= main_threadi_171;
		if (start == 1'b0 && ^(main_threadi_171) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_171_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %172 = add nsw i32 %171, %156*/
		main_threadi_172 = main_signed_add_32_5;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %172 = add nsw i32 %171, %156*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_172_reg <= main_threadi_172;
		if (start == 1'b0 && ^(main_threadi_172) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_172_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep88 = add i32 %gep_int87, 12*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_172_reg <= main_gsm_normexiti_gep88;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep88) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_172_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_173 = main_signed_multiply_32_9;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %173 = mul nsw i32 %95, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_173_reg <= main_threadi_173;
		if (start == 1'b0 && ^(main_threadi_173) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_173_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %173 = mul nsw i32 %95, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_173_reg <= main_threadi_173;
		if (start == 1'b0 && ^(main_threadi_173) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_173_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %105 = mul nsw i32 %91, %100*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_threadi_173_reg <= main_threadi_105;
		if (start == 1'b0 && ^(main_threadi_105) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_173_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %121 = mul nsw i32 %108, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_threadi_173_reg <= main_threadi_121;
		if (start == 1'b0 && ^(main_threadi_121) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_173_reg"); $finish; end
	end
	/* main: %185*/
	/*   %207 = mul nsw i32 %206, %198*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_threadi_173_reg <= main_185_207;
		if (start == 1'b0 && ^(main_185_207) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_173_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %174 = add nsw i32 %173, %157*/
		main_threadi_174 = main_signed_add_32_6;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %174 = add nsw i32 %173, %157*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_174_reg <= main_threadi_174;
		if (start == 1'b0 && ^(main_threadi_174) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_174_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep90 = add i32 %gep_int89, 14*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_threadi_174_reg <= main_gsm_normexiti_gep90;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep90) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_174_reg"); $finish; end
	end
end
always @(*) begin
	main_threadi_175 = main_signed_multiply_32_6;
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %175 = mul nsw i32 %91, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_175_reg <= main_threadi_175;
		if (start == 1'b0 && ^(main_threadi_175) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_175_reg"); $finish; end
	end
	/* main: %.thread.i*/
	/*   %175 = mul nsw i32 %91, %160*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_threadi_175_reg <= main_threadi_175;
		if (start == 1'b0 && ^(main_threadi_175) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadi_175_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa13 = phi i32 [ %238, %185 ]*/
		main_preheader5i_lcssa13 = main_185_238;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa13 = phi i32 [ %238, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa13_reg <= main_preheader5i_lcssa13;
		if (start == 1'b0 && ^(main_preheader5i_lcssa13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa13_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa12 = phi i32 [ %233, %185 ]*/
		main_preheader5i_lcssa12 = main_185_233;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa12 = phi i32 [ %233, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa12_reg <= main_preheader5i_lcssa12;
		if (start == 1'b0 && ^(main_preheader5i_lcssa12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa12_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa11 = phi i32 [ %228, %185 ]*/
		main_preheader5i_lcssa11 = main_185_228_reg;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa11 = phi i32 [ %228, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa11_reg <= main_preheader5i_lcssa11;
		if (start == 1'b0 && ^(main_preheader5i_lcssa11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa11_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa10 = phi i32 [ %223, %185 ]*/
		main_preheader5i_lcssa10 = main_185_223_reg;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa10 = phi i32 [ %223, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa10_reg <= main_preheader5i_lcssa10;
		if (start == 1'b0 && ^(main_preheader5i_lcssa10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa10_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa9 = phi i32 [ %218, %185 ]*/
		main_preheader5i_lcssa9 = main_185_218_reg;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa9 = phi i32 [ %218, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa9_reg <= main_preheader5i_lcssa9;
		if (start == 1'b0 && ^(main_preheader5i_lcssa9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa9_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa8 = phi i32 [ %213, %185 ]*/
		main_preheader5i_lcssa8 = main_185_213_reg;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa8 = phi i32 [ %213, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa8_reg <= main_preheader5i_lcssa8;
		if (start == 1'b0 && ^(main_preheader5i_lcssa8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa7 = phi i32 [ %208, %185 ]*/
		main_preheader5i_lcssa7 = main_185_208_reg;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa7 = phi i32 [ %208, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa7_reg <= main_preheader5i_lcssa7;
		if (start == 1'b0 && ^(main_preheader5i_lcssa7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa6 = phi i32 [ %203, %185 ]*/
		main_preheader5i_lcssa6 = main_185_203_reg;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa6 = phi i32 [ %203, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa6_reg <= main_preheader5i_lcssa6;
		if (start == 1'b0 && ^(main_preheader5i_lcssa6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa6_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa5 = phi i32 [ %200, %185 ]*/
		main_preheader5i_lcssa5 = main_185_200_reg;
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %.lcssa5 = phi i32 [ %200, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd1))) begin
		main_preheader5i_lcssa5_reg <= main_preheader5i_lcssa5;
		if (start == 1'b0 && ^(main_preheader5i_lcssa5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_lcssa5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %176 = shl i32 %.lcssa13, 1*/
		main_preheader5i_176 = (main_preheader5i_lcssa13_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %176 = shl i32 %.lcssa13, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_176_reg <= main_preheader5i_176;
		if (start == 1'b0 && ^(main_preheader5i_176) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_176_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %177 = shl i32 %.lcssa12, 1*/
		main_preheader5i_177 = (main_preheader5i_lcssa12_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %177 = shl i32 %.lcssa12, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_177_reg <= main_preheader5i_177;
		if (start == 1'b0 && ^(main_preheader5i_177) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_177_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %178 = shl i32 %.lcssa11, 1*/
		main_preheader5i_178 = (main_preheader5i_lcssa11_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %178 = shl i32 %.lcssa11, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_178_reg <= main_preheader5i_178;
		if (start == 1'b0 && ^(main_preheader5i_178) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_178_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %179 = shl i32 %.lcssa10, 1*/
		main_preheader5i_179 = (main_preheader5i_lcssa10_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %179 = shl i32 %.lcssa10, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_179_reg <= main_preheader5i_179;
		if (start == 1'b0 && ^(main_preheader5i_179) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_179_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %180 = shl i32 %.lcssa9, 1*/
		main_preheader5i_180 = (main_preheader5i_lcssa9_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %180 = shl i32 %.lcssa9, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_180_reg <= main_preheader5i_180;
		if (start == 1'b0 && ^(main_preheader5i_180) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_180_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %181 = shl i32 %.lcssa8, 1*/
		main_preheader5i_181 = (main_preheader5i_lcssa8_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %181 = shl i32 %.lcssa8, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_181_reg <= main_preheader5i_181;
		if (start == 1'b0 && ^(main_preheader5i_181) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_181_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %182 = shl i32 %.lcssa7, 1*/
		main_preheader5i_182 = (main_preheader5i_lcssa7_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %182 = shl i32 %.lcssa7, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_182_reg <= main_preheader5i_182;
		if (start == 1'b0 && ^(main_preheader5i_182) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_182_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %183 = shl i32 %.lcssa6, 1*/
		main_preheader5i_183 = (main_preheader5i_lcssa6_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %183 = shl i32 %.lcssa6, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_183_reg <= main_preheader5i_183;
		if (start == 1'b0 && ^(main_preheader5i_183) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_183_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader5.i*/
	/*   %184 = shl i32 %.lcssa5, 1*/
		main_preheader5i_184 = (main_preheader5i_lcssa5_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader5.i*/
	/*   %184 = shl i32 %.lcssa5, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheader5i_47)) begin
		main_preheader5i_184_reg <= main_preheader5i_184;
		if (start == 1'b0 && ^(main_preheader5i_184) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader5i_184_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %186 = phi i16 [ %159, %.thread.i ], [ %197, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_186 = main_threadi_159_reg;
	end
	/* main: %185*/
	/*   %186 = phi i16 [ %159, %.thread.i ], [ %197, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_186 = main_185_197_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %186 = phi i16 [ %159, %.thread.i ], [ %197, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_186_reg <= main_185_186;
		if (start == 1'b0 && ^(main_185_186) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_186_reg"); $finish; end
	end
	/* main: %185*/
	/*   %186 = phi i16 [ %159, %.thread.i ], [ %197, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_186_reg <= main_185_186;
		if (start == 1'b0 && ^(main_185_186) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_186_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %187 = phi i32 [ 0, %.thread.i ], [ %238, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_187 = 32'd0;
	end
	/* main: %185*/
	/*   %187 = phi i32 [ 0, %.thread.i ], [ %238, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_187 = main_185_238;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %187 = phi i32 [ 0, %.thread.i ], [ %238, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_187_reg <= main_185_187;
		if (start == 1'b0 && ^(main_185_187) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_187_reg"); $finish; end
	end
	/* main: %185*/
	/*   %187 = phi i32 [ 0, %.thread.i ], [ %238, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_187_reg <= main_185_187;
		if (start == 1'b0 && ^(main_185_187) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_187_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %188 = phi i32 [ %175, %.thread.i ], [ %233, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_188 = main_threadi_175;
	end
	/* main: %185*/
	/*   %188 = phi i32 [ %175, %.thread.i ], [ %233, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_188 = main_185_233;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %188 = phi i32 [ %175, %.thread.i ], [ %233, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_188_reg <= main_185_188;
		if (start == 1'b0 && ^(main_185_188) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_188_reg"); $finish; end
	end
	/* main: %185*/
	/*   %188 = phi i32 [ %175, %.thread.i ], [ %233, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_188_reg <= main_185_188;
		if (start == 1'b0 && ^(main_185_188) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_188_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %189 = phi i32 [ %174, %.thread.i ], [ %228, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_189 = main_threadi_174;
	end
	/* main: %185*/
	/*   %189 = phi i32 [ %174, %.thread.i ], [ %228, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_189 = main_185_228_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %189 = phi i32 [ %174, %.thread.i ], [ %228, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_189_reg <= main_185_189;
		if (start == 1'b0 && ^(main_185_189) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_189_reg"); $finish; end
	end
	/* main: %185*/
	/*   %189 = phi i32 [ %174, %.thread.i ], [ %228, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_189_reg <= main_185_189;
		if (start == 1'b0 && ^(main_185_189) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_189_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %190 = phi i32 [ %172, %.thread.i ], [ %223, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_190 = main_threadi_172;
	end
	/* main: %185*/
	/*   %190 = phi i32 [ %172, %.thread.i ], [ %223, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_190 = main_185_223_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %190 = phi i32 [ %172, %.thread.i ], [ %223, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_190_reg <= main_185_190;
		if (start == 1'b0 && ^(main_185_190) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_190_reg"); $finish; end
	end
	/* main: %185*/
	/*   %190 = phi i32 [ %172, %.thread.i ], [ %223, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_190_reg <= main_185_190;
		if (start == 1'b0 && ^(main_185_190) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_190_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %191 = phi i32 [ %170, %.thread.i ], [ %218, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_191 = main_threadi_170;
	end
	/* main: %185*/
	/*   %191 = phi i32 [ %170, %.thread.i ], [ %218, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_191 = main_185_218_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %191 = phi i32 [ %170, %.thread.i ], [ %218, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_191_reg <= main_185_191;
		if (start == 1'b0 && ^(main_185_191) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_191_reg"); $finish; end
	end
	/* main: %185*/
	/*   %191 = phi i32 [ %170, %.thread.i ], [ %218, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_191_reg <= main_185_191;
		if (start == 1'b0 && ^(main_185_191) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_191_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %192 = phi i32 [ %168, %.thread.i ], [ %213, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_192 = main_threadi_168;
	end
	/* main: %185*/
	/*   %192 = phi i32 [ %168, %.thread.i ], [ %213, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_192 = main_185_213_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %192 = phi i32 [ %168, %.thread.i ], [ %213, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_192_reg <= main_185_192;
		if (start == 1'b0 && ^(main_185_192) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_192_reg"); $finish; end
	end
	/* main: %185*/
	/*   %192 = phi i32 [ %168, %.thread.i ], [ %213, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_192_reg <= main_185_192;
		if (start == 1'b0 && ^(main_185_192) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_192_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %193 = phi i32 [ %166, %.thread.i ], [ %208, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_193 = main_threadi_166;
	end
	/* main: %185*/
	/*   %193 = phi i32 [ %166, %.thread.i ], [ %208, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_193 = main_185_208_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %193 = phi i32 [ %166, %.thread.i ], [ %208, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_193_reg <= main_185_193;
		if (start == 1'b0 && ^(main_185_193) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_193_reg"); $finish; end
	end
	/* main: %185*/
	/*   %193 = phi i32 [ %166, %.thread.i ], [ %208, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_193_reg <= main_185_193;
		if (start == 1'b0 && ^(main_185_193) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_193_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %194 = phi i32 [ %164, %.thread.i ], [ %203, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_194 = main_threadi_164;
	end
	/* main: %185*/
	/*   %194 = phi i32 [ %164, %.thread.i ], [ %203, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_194 = main_185_203_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %194 = phi i32 [ %164, %.thread.i ], [ %203, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_194_reg <= main_185_194;
		if (start == 1'b0 && ^(main_185_194) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_194_reg"); $finish; end
	end
	/* main: %185*/
	/*   %194 = phi i32 [ %164, %.thread.i ], [ %203, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_194_reg <= main_185_194;
		if (start == 1'b0 && ^(main_185_194) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_194_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %195 = phi i32 [ %162, %.thread.i ], [ %200, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_195 = main_threadi_162;
	end
	/* main: %185*/
	/*   %195 = phi i32 [ %162, %.thread.i ], [ %200, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_195 = main_185_200_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %195 = phi i32 [ %162, %.thread.i ], [ %200, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_195_reg <= main_185_195;
		if (start == 1'b0 && ^(main_185_195) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_195_reg"); $finish; end
	end
	/* main: %185*/
	/*   %195 = phi i32 [ %162, %.thread.i ], [ %200, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_195_reg <= main_185_195;
		if (start == 1'b0 && ^(main_185_195) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_195_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %sp.011.i = phi i16* [ %158, %.thread.i ], [ %196, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_sp011i = main_threadi_158_reg;
	end
	/* main: %185*/
	/*   %sp.011.i = phi i16* [ %158, %.thread.i ], [ %196, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_sp011i = main_185_196_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %sp.011.i = phi i16* [ %158, %.thread.i ], [ %196, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_sp011i_reg <= main_185_sp011i;
		if (start == 1'b0 && ^(main_185_sp011i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_sp011i_reg"); $finish; end
	end
	/* main: %185*/
	/*   %sp.011.i = phi i16* [ %158, %.thread.i ], [ %196, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_sp011i_reg <= main_185_sp011i;
		if (start == 1'b0 && ^(main_185_sp011i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_sp011i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %i.010.i = phi i32 [ 8, %.thread.i ], [ %239, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_i010i = 32'd8;
	end
	/* main: %185*/
	/*   %i.010.i = phi i32 [ 8, %.thread.i ], [ %239, %185 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) */ begin
		main_185_i010i = main_185_239_reg;
	end
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %i.010.i = phi i32 [ 8, %.thread.i ], [ %239, %185 ]*/
	if (((cur_state == LEGUP_F_main_BB_threadi_46) & (memory_controller_waitrequest == 1'd0))) begin
		main_185_i010i_reg <= main_185_i010i;
		if (start == 1'b0 && ^(main_185_i010i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_i010i_reg"); $finish; end
	end
	/* main: %185*/
	/*   %i.010.i = phi i32 [ 8, %.thread.i ], [ %239, %185 ]*/
	if ((((cur_state == LEGUP_F_main_BB__185_53) & (memory_controller_waitrequest == 1'd0)) & (main_185_exitcondi_reg == 1'd0))) begin
		main_185_i010i_reg <= main_185_i010i;
		if (start == 1'b0 && ^(main_185_i010i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_i010i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep_int37 = ptrtoint i16* %sp.011.i to i32*/
		main_185_gep_int37 = main_185_sp011i_reg;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep_int37 = ptrtoint i16* %sp.011.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep_int37_reg <= main_185_gep_int37;
		if (start == 1'b0 && ^(main_185_gep_int37) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep_int37_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep38 = add i32 %gep_int37, 2*/
		main_185_gep38 = main_signed_add_32_0;
end
always @(*) begin
/* main: %185*/
/*   %gep38 = add i32 %gep_int37, 2*/
	main_185_gep38_reg = main_1_5_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %196 = inttoptr i32 %gep38 to i16**/
		main_185_196 = main_185_gep38;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %196 = inttoptr i32 %gep38 to i16**/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_196_reg <= main_185_196;
		if (start == 1'b0 && ^(main_185_196) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_196_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %197 = load i16* %196, align 2, !tbaa !1*/
		main_185_197 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %197 = load i16* %196, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_185_197_reg <= main_185_197;
		if (start == 1'b0 && ^(main_185_197) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_197_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %198 = sext i16 %197 to i32*/
		main_185_198 = $signed(main_185_197);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %198 = sext i16 %197 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_185_198_reg <= main_185_198;
		if (start == 1'b0 && ^(main_185_198) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_198_reg"); $finish; end
	end
end
always @(*) begin
	main_185_199 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %185*/
/*   %199 = mul nsw i32 %198, %198*/
	main_185_199_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %200 = add nsw i32 %199, %195*/
		main_185_200 = main_signed_add_32_0;
end
always @(*) begin
/* main: %185*/
/*   %200 = add nsw i32 %199, %195*/
	main_185_200_reg = main_39_45_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %201 = sext i16 %186 to i32*/
		main_185_201 = $signed(main_185_186_reg);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %201 = sext i16 %186 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_201_reg <= main_185_201;
		if (start == 1'b0 && ^(main_185_201) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_201_reg"); $finish; end
	end
end
always @(*) begin
	main_185_202 = main_signed_multiply_32_14;
end
always @(*) begin
/* main: %185*/
/*   %202 = mul nsw i32 %201, %198*/
	main_185_202_reg = main_threadi_96_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %203 = add nsw i32 %202, %194*/
		main_185_203 = main_signed_add_32_14;
end
always @(*) begin
/* main: %185*/
/*   %203 = add nsw i32 %202, %194*/
	main_185_203_reg = main_threadi_110_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %gep_int39 = ptrtoint i16* %sp.011.i to i32*/
		main_185_gep_int39 = main_185_sp011i_reg;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep_int39 = ptrtoint i16* %sp.011.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep_int39_reg <= main_185_gep_int39;
		if (start == 1'b0 && ^(main_185_gep_int39) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep_int39_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep40 = add i32 %gep_int39, -2*/
		main_185_gep40 = main_signed_add_32_14;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep40 = add i32 %gep_int39, -2*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep40_reg <= main_185_gep40;
		if (start == 1'b0 && ^(main_185_gep40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep40_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %204 = inttoptr i32 %gep40 to i16**/
		main_185_204 = main_185_gep40;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %204 = inttoptr i32 %gep40 to i16**/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_204_reg <= main_185_204;
		if (start == 1'b0 && ^(main_185_204) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_204_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %205 = load i16* %204, align 2, !tbaa !1*/
		main_185_205 = main_0_so_out_b;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %205 = load i16* %204, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_185_205_reg <= main_185_205;
		if (start == 1'b0 && ^(main_185_205) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_205_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %206 = sext i16 %205 to i32*/
		main_185_206 = $signed(main_185_205);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %206 = sext i16 %205 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_185_206_reg <= main_185_206;
		if (start == 1'b0 && ^(main_185_206) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_206_reg"); $finish; end
	end
end
always @(*) begin
	main_185_207 = main_signed_multiply_32_9;
end
always @(*) begin
/* main: %185*/
/*   %207 = mul nsw i32 %206, %198*/
	main_185_207_reg = main_threadi_173_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %208 = add nsw i32 %207, %193*/
		main_185_208 = main_signed_add_32_13;
end
always @(*) begin
/* main: %185*/
/*   %208 = add nsw i32 %207, %193*/
	main_185_208_reg = main_threadi_gep36_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %gep_int41 = ptrtoint i16* %sp.011.i to i32*/
		main_185_gep_int41 = main_185_sp011i_reg;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep_int41 = ptrtoint i16* %sp.011.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep_int41_reg <= main_185_gep_int41;
		if (start == 1'b0 && ^(main_185_gep_int41) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep_int41_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep42 = add i32 %gep_int41, -4*/
		main_185_gep42 = main_signed_add_32_12;
end
always @(*) begin
/* main: %185*/
/*   %gep42 = add i32 %gep_int41, -4*/
	main_185_gep42_reg = main_threadi_gep34_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %209 = inttoptr i32 %gep42 to i16**/
		main_185_209 = main_185_gep42;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %209 = inttoptr i32 %gep42 to i16**/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_209_reg <= main_185_209;
		if (start == 1'b0 && ^(main_185_209) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_209_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %210 = load i16* %209, align 2, !tbaa !1*/
		main_185_210 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %210 = load i16* %209, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_185_210_reg <= main_185_210;
		if (start == 1'b0 && ^(main_185_210) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_210_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %211 = sext i16 %210 to i32*/
		main_185_211 = $signed(main_185_210);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %211 = sext i16 %210 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_185_211_reg <= main_185_211;
		if (start == 1'b0 && ^(main_185_211) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_211_reg"); $finish; end
	end
end
always @(*) begin
	main_185_212 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %185*/
/*   %212 = mul nsw i32 %211, %198*/
	main_185_212_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %213 = add nsw i32 %212, %192*/
		main_185_213 = main_signed_add_32_0;
end
always @(*) begin
/* main: %185*/
/*   %213 = add nsw i32 %212, %192*/
	main_185_213_reg = main_49_55_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %gep_int43 = ptrtoint i16* %sp.011.i to i32*/
		main_185_gep_int43 = main_185_sp011i_reg;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep_int43 = ptrtoint i16* %sp.011.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep_int43_reg <= main_185_gep_int43;
		if (start == 1'b0 && ^(main_185_gep_int43) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep_int43_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep44 = add i32 %gep_int43, -6*/
		main_185_gep44 = main_signed_add_32_13;
end
always @(*) begin
/* main: %185*/
/*   %gep44 = add i32 %gep_int43, -6*/
	main_185_gep44_reg = main_threadi_126_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %214 = inttoptr i32 %gep44 to i16**/
		main_185_214 = main_185_gep44;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %214 = inttoptr i32 %gep44 to i16**/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_214_reg <= main_185_214;
		if (start == 1'b0 && ^(main_185_214) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_214_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %215 = load i16* %214, align 2, !tbaa !1*/
		main_185_215 = main_0_so_out_b;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %215 = load i16* %214, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_185_215_reg <= main_185_215;
		if (start == 1'b0 && ^(main_185_215) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_215_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %216 = sext i16 %215 to i32*/
		main_185_216 = $signed(main_185_215);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %216 = sext i16 %215 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_185_216_reg <= main_185_216;
		if (start == 1'b0 && ^(main_185_216) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_216_reg"); $finish; end
	end
end
always @(*) begin
	main_185_217 = main_signed_multiply_32_14;
end
always @(*) begin
/* main: %185*/
/*   %217 = mul nsw i32 %216, %198*/
	main_185_217_reg = main_threadi_96_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %218 = add nsw i32 %217, %191*/
		main_185_218 = main_signed_add_32_14;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %218 = add nsw i32 %217, %191*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_185_218_reg <= main_185_218;
		if (start == 1'b0 && ^(main_185_218) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_218_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep_int45 = ptrtoint i16* %sp.011.i to i32*/
		main_185_gep_int45 = main_185_sp011i_reg;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep_int45 = ptrtoint i16* %sp.011.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep_int45_reg <= main_185_gep_int45;
		if (start == 1'b0 && ^(main_185_gep_int45) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep_int45_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep46 = add i32 %gep_int45, -8*/
		main_185_gep46 = main_signed_add_32_9;
end
always @(*) begin
/* main: %185*/
/*   %gep46 = add i32 %gep_int45, -8*/
	main_185_gep46_reg = main_threadi_gep28_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %219 = inttoptr i32 %gep46 to i16**/
		main_185_219 = main_185_gep46;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %219 = inttoptr i32 %gep46 to i16**/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_219_reg <= main_185_219;
		if (start == 1'b0 && ^(main_185_219) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_219_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %220 = load i16* %219, align 2, !tbaa !1*/
		main_185_220 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %220 = load i16* %219, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_185_220_reg <= main_185_220;
		if (start == 1'b0 && ^(main_185_220) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_220_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %221 = sext i16 %220 to i32*/
		main_185_221 = $signed(main_185_220);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %221 = sext i16 %220 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_185_221_reg <= main_185_221;
		if (start == 1'b0 && ^(main_185_221) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_221_reg"); $finish; end
	end
end
always @(*) begin
	main_185_222 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %185*/
/*   %222 = mul nsw i32 %221, %198*/
	main_185_222_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %223 = add nsw i32 %222, %190*/
		main_185_223 = main_signed_add_32_0;
end
always @(*) begin
/* main: %185*/
/*   %223 = add nsw i32 %222, %190*/
	main_185_223_reg = main_gsm_mult_rexiti_88_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %gep_int47 = ptrtoint i16* %sp.011.i to i32*/
		main_185_gep_int47 = main_185_sp011i_reg;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep_int47 = ptrtoint i16* %sp.011.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep_int47_reg <= main_185_gep_int47;
		if (start == 1'b0 && ^(main_185_gep_int47) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep_int47_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep48 = add i32 %gep_int47, -10*/
		main_185_gep48 = main_signed_add_32_10;
end
always @(*) begin
/* main: %185*/
/*   %gep48 = add i32 %gep_int47, -10*/
	main_185_gep48_reg = main_threadi_gep30_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %224 = inttoptr i32 %gep48 to i16**/
		main_185_224 = main_185_gep48;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %224 = inttoptr i32 %gep48 to i16**/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_224_reg <= main_185_224;
		if (start == 1'b0 && ^(main_185_224) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_224_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %225 = load i16* %224, align 2, !tbaa !1*/
		main_185_225 = main_0_so_out_b;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %225 = load i16* %224, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_185_225_reg <= main_185_225;
		if (start == 1'b0 && ^(main_185_225) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_225_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %226 = sext i16 %225 to i32*/
		main_185_226 = $signed(main_185_225);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %226 = sext i16 %225 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_185_226_reg <= main_185_226;
		if (start == 1'b0 && ^(main_185_226) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_226_reg"); $finish; end
	end
end
always @(*) begin
	main_185_227 = main_signed_multiply_32_14;
end
always @(*) begin
/* main: %185*/
/*   %227 = mul nsw i32 %226, %198*/
	main_185_227_reg = main_threadi_96_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %228 = add nsw i32 %227, %189*/
		main_185_228 = main_signed_add_32_14;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %228 = add nsw i32 %227, %189*/
	if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_185_228_reg <= main_185_228;
		if (start == 1'b0 && ^(main_185_228) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_228_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep_int49 = ptrtoint i16* %sp.011.i to i32*/
		main_185_gep_int49 = main_185_sp011i_reg;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep_int49 = ptrtoint i16* %sp.011.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep_int49_reg <= main_185_gep_int49;
		if (start == 1'b0 && ^(main_185_gep_int49) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep_int49_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep50 = add i32 %gep_int49, -12*/
		main_185_gep50 = main_signed_add_32_11;
end
always @(*) begin
/* main: %185*/
/*   %gep50 = add i32 %gep_int49, -12*/
	main_185_gep50_reg = main_threadi_gep32_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %229 = inttoptr i32 %gep50 to i16**/
		main_185_229 = main_185_gep50;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %229 = inttoptr i32 %gep50 to i16**/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_229_reg <= main_185_229;
		if (start == 1'b0 && ^(main_185_229) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_229_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %230 = load i16* %229, align 2, !tbaa !1*/
		main_185_230 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %230 = load i16* %229, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_185_230_reg <= main_185_230;
		if (start == 1'b0 && ^(main_185_230) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_230_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %231 = sext i16 %230 to i32*/
		main_185_231 = $signed(main_185_230);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %231 = sext i16 %230 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_185_231_reg <= main_185_231;
		if (start == 1'b0 && ^(main_185_231) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_231_reg"); $finish; end
	end
end
always @(*) begin
	main_185_232 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %185*/
/*   %232 = mul nsw i32 %231, %198*/
	main_185_232_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %233 = add nsw i32 %232, %188*/
		main_185_233 = main_signed_add_32_0;
end
always @(*) begin
/* main: %185*/
/*   %233 = add nsw i32 %232, %188*/
	main_185_233_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %gep_int51 = ptrtoint i16* %sp.011.i to i32*/
		main_185_gep_int51 = main_185_sp011i_reg;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %gep_int51 = ptrtoint i16* %sp.011.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_gep_int51_reg <= main_185_gep_int51;
		if (start == 1'b0 && ^(main_185_gep_int51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_gep_int51_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %gep52 = add i32 %gep_int51, -14*/
		main_185_gep52 = main_signed_add_32_7;
end
always @(*) begin
/* main: %185*/
/*   %gep52 = add i32 %gep_int51, -14*/
	main_185_gep52_reg = main_threadi_150_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %234 = inttoptr i32 %gep52 to i16**/
		main_185_234 = main_185_gep52;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %234 = inttoptr i32 %gep52 to i16**/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_234_reg <= main_185_234;
		if (start == 1'b0 && ^(main_185_234) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_234_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %235 = load i16* %234, align 2, !tbaa !1*/
		main_185_235 = main_0_so_out_b;
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %235 = load i16* %234, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_185_235_reg <= main_185_235;
		if (start == 1'b0 && ^(main_185_235) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_235_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %185*/
	/*   %236 = sext i16 %235 to i32*/
		main_185_236 = $signed(main_185_235);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %236 = sext i16 %235 to i32*/
	if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_185_236_reg <= main_185_236;
		if (start == 1'b0 && ^(main_185_236) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_236_reg"); $finish; end
	end
end
always @(*) begin
	main_185_237 = main_signed_multiply_32_14;
end
always @(*) begin
/* main: %185*/
/*   %237 = mul nsw i32 %236, %198*/
	main_185_237_reg = main_threadi_96_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %238 = add nsw i32 %237, %187*/
		main_185_238 = main_signed_add_32_14;
end
always @(*) begin
/* main: %185*/
/*   %238 = add nsw i32 %237, %187*/
	main_185_238_reg = main_1_gep3_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %239 = add nsw i32 %i.010.i, 1*/
		main_185_239 = main_signed_add_32_8;
end
always @(*) begin
/* main: %185*/
/*   %239 = add nsw i32 %i.010.i, 1*/
	main_185_239_reg = main_threadi_152_reg;
end
always @(*) begin
	/* main: %185*/
	/*   %exitcond.i = icmp eq i32 %239, 160*/
		main_185_exitcondi = (main_185_239 == 32'd160);
end
always @(posedge clk) begin
	/* main: %185*/
	/*   %exitcond.i = icmp eq i32 %239, 160*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_185_exitcondi_reg <= main_185_exitcondi;
		if (start == 1'b0 && ^(main_185_exitcondi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_185_exitcondi_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %240 = phi i16 [ %.pre.i, %._crit_edge.i ], [ %90, %.preheader5.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader5i_47) & (memory_controller_waitrequest == 1'd0)) & (main_threadi_89_reg == 1'd1))) begin
		main_preheaderi_240 = main_threadi_90_reg;
	end
	/* main: %.preheader.i*/
	/*   %240 = phi i16 [ %.pre.i, %._crit_edge.i ], [ %90, %.preheader5.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__crit_edgei_57) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_preheaderi_240 = main__crit_edgei_prei;
	end
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %240 = phi i16 [ %.pre.i, %._crit_edge.i ], [ %90, %.preheader5.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader5i_47) & (memory_controller_waitrequest == 1'd0)) & (main_threadi_89_reg == 1'd1))) begin
		main_preheaderi_240_reg <= main_preheaderi_240;
		if (start == 1'b0 && ^(main_preheaderi_240) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_240_reg"); $finish; end
	end
	/* main: %.preheader.i*/
	/*   %240 = phi i16 [ %.pre.i, %._crit_edge.i ], [ %90, %.preheader5.i ]*/
	if (((cur_state == LEGUP_F_main_BB__crit_edgei_57) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheaderi_240_reg <= main_preheaderi_240;
		if (start == 1'b0 && ^(main_preheaderi_240) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_240_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %.08.i = phi i16* [ %241, %._crit_edge.i ], [ %7, %.preheader5.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader5i_47) & (memory_controller_waitrequest == 1'd0)) & (main_threadi_89_reg == 1'd1))) begin
		main_preheaderi_08i = main_6_7_reg;
	end
	/* main: %.preheader.i*/
	/*   %.08.i = phi i16* [ %241, %._crit_edge.i ], [ %7, %.preheader5.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__crit_edgei_57) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_preheaderi_08i = main_preheaderi_241_reg;
	end
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %.08.i = phi i16* [ %241, %._crit_edge.i ], [ %7, %.preheader5.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader5i_47) & (memory_controller_waitrequest == 1'd0)) & (main_threadi_89_reg == 1'd1))) begin
		main_preheaderi_08i_reg <= main_preheaderi_08i;
		if (start == 1'b0 && ^(main_preheaderi_08i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_08i_reg"); $finish; end
	end
	/* main: %.preheader.i*/
	/*   %.08.i = phi i16* [ %241, %._crit_edge.i ], [ %7, %.preheader5.i ]*/
	if (((cur_state == LEGUP_F_main_BB__crit_edgei_57) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheaderi_08i_reg <= main_preheaderi_08i;
		if (start == 1'b0 && ^(main_preheaderi_08i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_08i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %k.47.i = phi i32 [ %246, %._crit_edge.i ], [ 159, %.preheader5.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader5i_47) & (memory_controller_waitrequest == 1'd0)) & (main_threadi_89_reg == 1'd1))) begin
		main_preheaderi_k47i = 32'd159;
	end
	/* main: %.preheader.i*/
	/*   %k.47.i = phi i32 [ %246, %._crit_edge.i ], [ 159, %.preheader5.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__crit_edgei_57) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_preheaderi_k47i = main__crit_edgei_246_reg;
	end
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %k.47.i = phi i32 [ %246, %._crit_edge.i ], [ 159, %.preheader5.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader5i_47) & (memory_controller_waitrequest == 1'd0)) & (main_threadi_89_reg == 1'd1))) begin
		main_preheaderi_k47i_reg <= main_preheaderi_k47i;
		if (start == 1'b0 && ^(main_preheaderi_k47i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_k47i_reg"); $finish; end
	end
	/* main: %.preheader.i*/
	/*   %k.47.i = phi i32 [ %246, %._crit_edge.i ], [ 159, %.preheader5.i ]*/
	if (((cur_state == LEGUP_F_main_BB__crit_edgei_57) & (memory_controller_waitrequest == 1'd0))) begin
		main_preheaderi_k47i_reg <= main_preheaderi_k47i;
		if (start == 1'b0 && ^(main_preheaderi_k47i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_k47i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %gep_int53 = ptrtoint i16* %.08.i to i32*/
		main_preheaderi_gep_int53 = main_preheaderi_08i_reg;
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %gep_int53 = ptrtoint i16* %.08.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_preheaderi_gep_int53_reg <= main_preheaderi_gep_int53;
		if (start == 1'b0 && ^(main_preheaderi_gep_int53) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_gep_int53_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %gep54 = add i32 %gep_int53, 2*/
		main_preheaderi_gep54 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.preheader.i*/
/*   %gep54 = add i32 %gep_int53, 2*/
	main_preheaderi_gep54_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %241 = inttoptr i32 %gep54 to i16**/
		main_preheaderi_241 = main_preheaderi_gep54;
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %241 = inttoptr i32 %gep54 to i16**/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_preheaderi_241_reg <= main_preheaderi_241;
		if (start == 1'b0 && ^(main_preheaderi_241) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_241_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %242 = sext i16 %240 to i32*/
		main_preheaderi_242 = $signed(main_preheaderi_240_reg);
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %242 = sext i16 %240 to i32*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_preheaderi_242_reg <= main_preheaderi_242;
		if (start == 1'b0 && ^(main_preheaderi_242) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_242_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %243 = shl i32 %242, %scalauto.03.i*/
		main_preheaderi_243 = (main_preheaderi_242 <<< (main_threadi_scalauto03i_reg % 32));
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %243 = shl i32 %242, %scalauto.03.i*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_preheaderi_243_reg <= main_preheaderi_243;
		if (start == 1'b0 && ^(main_preheaderi_243) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_243_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %244 = trunc i32 %243 to i16*/
		main_preheaderi_244 = main_preheaderi_243[15:0];
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %244 = trunc i32 %243 to i16*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_preheaderi_244_reg <= main_preheaderi_244;
		if (start == 1'b0 && ^(main_preheaderi_244) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_244_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i*/
	/*   %245 = icmp sgt i32 %k.47.i, 0*/
		main_preheaderi_245 = ($signed(main_preheaderi_k47i_reg) > $signed(32'd0));
end
always @(posedge clk) begin
	/* main: %.preheader.i*/
	/*   %245 = icmp sgt i32 %k.47.i, 0*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_preheaderi_245_reg <= main_preheaderi_245;
		if (start == 1'b0 && ^(main_preheaderi_245) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi_245_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %._crit_edge.i*/
	/*   %246 = add nsw i32 %k.47.i, -1*/
		main__crit_edgei_246 = main_signed_add_32_0;
end
always @(*) begin
/* main: %._crit_edge.i*/
/*   %246 = add nsw i32 %k.47.i, -1*/
	main__crit_edgei_246_reg = main_1_5_reg;
end
always @(*) begin
	/* main: %._crit_edge.i*/
	/*   %.pre.i = load i16* %241, align 2, !tbaa !1*/
		main__crit_edgei_prei = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %._crit_edge.i*/
	/*   %.pre.i = load i16* %241, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edgei_57)) begin
		main__crit_edgei_prei_reg <= main__crit_edgei_prei;
		if (start == 1'b0 && ^(main__crit_edgei_prei) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__crit_edgei_prei_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Autocorrelation.exit*/
	/*   %247 = icmp eq i32 %184, 0*/
		main_Autocorrelationexit_247 = (main_preheader5i_184_reg == 32'd0);
end
always @(posedge clk) begin
	/* main: %Autocorrelation.exit*/
	/*   %247 = icmp eq i32 %184, 0*/
	if ((cur_state == LEGUP_F_main_BB_Autocorrelationexit_58)) begin
		main_Autocorrelationexit_247_reg <= main_Autocorrelationexit_247;
		if (start == 1'b0 && ^(main_Autocorrelationexit_247) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Autocorrelationexit_247_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i2*/
	/*   %248 = bitcast i16* %19 to i8**/
		main_preheaderi2_248 = main_18_19_reg;
end
always @(posedge clk) begin
	/* main: %.preheader.i2*/
	/*   %248 = bitcast i16* %19 to i8**/
	if ((cur_state == LEGUP_F_main_BB_preheaderi2_59)) begin
		main_preheaderi2_248_reg <= main_preheaderi2_248;
		if (start == 1'b0 && ^(main_preheaderi2_248) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderi2_248_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %249*/
	/*   %250 = icmp slt i32 %184, 0*/
		main_249_250 = ($signed(main_preheader5i_184_reg) < $signed(32'd0));
end
always @(posedge clk) begin
	/* main: %249*/
	/*   %250 = icmp slt i32 %184, 0*/
	if ((cur_state == LEGUP_F_main_BB__249_62)) begin
		main_249_250_reg <= main_249_250;
		if (start == 1'b0 && ^(main_249_250) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_249_250_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %251*/
	/*   %252 = icmp slt i32 %184, -1073741823*/
		main_251_252 = ($signed(main_preheader5i_184_reg) < $signed(-32'd1073741823));
end
always @(posedge clk) begin
	/* main: %251*/
	/*   %252 = icmp slt i32 %184, -1073741823*/
	if ((cur_state == LEGUP_F_main_BB__251_63)) begin
		main_251_252_reg <= main_251_252;
		if (start == 1'b0 && ^(main_251_252) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_251_252_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %253*/
	/*   %254 = xor i32 %184, -1*/
		main_253_254 = (main_preheader5i_184_reg ^ -32'd1);
end
always @(posedge clk) begin
	/* main: %253*/
	/*   %254 = xor i32 %184, -1*/
	if ((cur_state == LEGUP_F_main_BB__253_64)) begin
		main_253_254_reg <= main_253_254;
		if (start == 1'b0 && ^(main_253_254) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_253_254_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %255*/
	/*   %.0.i.i = phi i32 [ %254, %253 ], [ %184, %249 ]*/
	if ((((cur_state == LEGUP_F_main_BB__249_62) & (memory_controller_waitrequest == 1'd0)) & (main_249_250 == 1'd0))) begin
		main_255_0ii = main_preheader5i_184_reg;
	end
	/* main: %255*/
	/*   %.0.i.i = phi i32 [ %254, %253 ], [ %184, %249 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__253_64) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_255_0ii = main_253_254;
	end
end
always @(posedge clk) begin
	/* main: %255*/
	/*   %.0.i.i = phi i32 [ %254, %253 ], [ %184, %249 ]*/
	if ((((cur_state == LEGUP_F_main_BB__249_62) & (memory_controller_waitrequest == 1'd0)) & (main_249_250 == 1'd0))) begin
		main_255_0ii_reg <= main_255_0ii;
		if (start == 1'b0 && ^(main_255_0ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_255_0ii_reg"); $finish; end
	end
	/* main: %255*/
	/*   %.0.i.i = phi i32 [ %254, %253 ], [ %184, %249 ]*/
	if (((cur_state == LEGUP_F_main_BB__253_64) & (memory_controller_waitrequest == 1'd0))) begin
		main_255_0ii_reg <= main_255_0ii;
		if (start == 1'b0 && ^(main_255_0ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_255_0ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %255*/
	/*   %256 = icmp ugt i32 %.0.i.i, 65535*/
		main_255_256 = (main_255_0ii_reg > 32'd65535);
end
always @(posedge clk) begin
	/* main: %255*/
	/*   %256 = icmp ugt i32 %.0.i.i, 65535*/
	if ((cur_state == LEGUP_F_main_BB__255_65)) begin
		main_255_256_reg <= main_255_256;
		if (start == 1'b0 && ^(main_255_256) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_255_256_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %257*/
	/*   %258 = icmp ugt i32 %.0.i.i, 16777215*/
		main_257_258 = (main_255_0ii_reg > 32'd16777215);
end
always @(posedge clk) begin
	/* main: %257*/
	/*   %258 = icmp ugt i32 %.0.i.i, 16777215*/
	if ((cur_state == LEGUP_F_main_BB__257_66)) begin
		main_257_258_reg <= main_257_258;
		if (start == 1'b0 && ^(main_257_258) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_257_258_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %259*/
	/*   %260 = lshr i32 %.0.i.i, 24*/
		main_259_260 = (main_255_0ii_reg >>> (32'd24 % 32));
end
always @(posedge clk) begin
	/* main: %259*/
	/*   %260 = lshr i32 %.0.i.i, 24*/
	if ((cur_state == LEGUP_F_main_BB__259_67)) begin
		main_259_260_reg <= main_259_260;
		if (start == 1'b0 && ^(main_259_260) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_259_260_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %259*/
	/*   %gep_int69 = ptrtoint [256 x i8]* @bitoff to i32*/
if (reset) begin main_259_gep_int69 = 0; end
		main_259_gep_int69 = 1'd0;
end
always @(posedge clk) begin
	/* main: %259*/
	/*   %gep_int69 = ptrtoint [256 x i8]* @bitoff to i32*/
	if ((cur_state == LEGUP_F_main_BB__259_67)) begin
		main_259_gep_int69_reg <= main_259_gep_int69;
		if (start == 1'b0 && ^(main_259_gep_int69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_259_gep_int69_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %259*/
	/*   %gep70 = add i32 %gep_int69, %260*/
		main_259_gep70 = main_signed_add_32_0;
end
always @(*) begin
/* main: %259*/
/*   %gep70 = add i32 %gep_int69, %260*/
	main_259_gep70_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %259*/
	/*   %261 = inttoptr i32 %gep70 to i8**/
		main_259_261 = main_259_gep70;
end
always @(posedge clk) begin
	/* main: %259*/
	/*   %261 = inttoptr i32 %gep70 to i8**/
	if ((cur_state == LEGUP_F_main_BB__259_67)) begin
		main_259_261_reg <= main_259_261;
		if (start == 1'b0 && ^(main_259_261) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_259_261_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %259*/
	/*   %262 = load i8* %261, align 1, !tbaa !5*/
		main_259_262 = bitoff_out_a;
end
always @(posedge clk) begin
	/* main: %259*/
	/*   %262 = load i8* %261, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__259_68)) begin
		main_259_262_reg <= main_259_262;
		if (start == 1'b0 && ^(main_259_262) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_259_262_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %259*/
	/*   %263 = zext i8 %262 to i32*/
		main_259_263 = main_259_262;
end
always @(posedge clk) begin
	/* main: %259*/
	/*   %263 = zext i8 %262 to i32*/
	if ((cur_state == LEGUP_F_main_BB__259_68)) begin
		main_259_263_reg <= main_259_263;
		if (start == 1'b0 && ^(main_259_263) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_259_263_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %259*/
	/*   %264 = add nsw i32 %263, -1*/
		main_259_264 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %259*/
	/*   %264 = add nsw i32 %263, -1*/
	if ((cur_state == LEGUP_F_main_BB__259_68)) begin
		main_259_264_reg <= main_259_264;
		if (start == 1'b0 && ^(main_259_264) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_259_264_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %265*/
	/*   %266 = lshr i32 %.0.i.i, 16*/
		main_265_266 = (main_255_0ii_reg >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %265*/
	/*   %266 = lshr i32 %.0.i.i, 16*/
	if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		main_265_266_reg <= main_265_266;
		if (start == 1'b0 && ^(main_265_266) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_265_266_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %265*/
	/*   %267 = and i32 %266, 255*/
		main_265_267 = (main_265_266 & 32'd255);
end
always @(posedge clk) begin
	/* main: %265*/
	/*   %267 = and i32 %266, 255*/
	if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		main_265_267_reg <= main_265_267;
		if (start == 1'b0 && ^(main_265_267) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_265_267_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %265*/
	/*   %gep_int71 = ptrtoint [256 x i8]* @bitoff to i32*/
if (reset) begin main_265_gep_int71 = 0; end
		main_265_gep_int71 = 1'd0;
end
always @(posedge clk) begin
	/* main: %265*/
	/*   %gep_int71 = ptrtoint [256 x i8]* @bitoff to i32*/
	if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		main_265_gep_int71_reg <= main_265_gep_int71;
		if (start == 1'b0 && ^(main_265_gep_int71) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_265_gep_int71_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %265*/
	/*   %gep72 = add i32 %gep_int71, %267*/
		main_265_gep72 = main_signed_add_32_0;
end
always @(*) begin
/* main: %265*/
/*   %gep72 = add i32 %gep_int71, %267*/
	main_265_gep72_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %265*/
	/*   %268 = inttoptr i32 %gep72 to i8**/
		main_265_268 = main_265_gep72;
end
always @(posedge clk) begin
	/* main: %265*/
	/*   %268 = inttoptr i32 %gep72 to i8**/
	if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		main_265_268_reg <= main_265_268;
		if (start == 1'b0 && ^(main_265_268) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_265_268_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %265*/
	/*   %269 = load i8* %268, align 1, !tbaa !5*/
		main_265_269 = bitoff_out_a;
end
always @(posedge clk) begin
	/* main: %265*/
	/*   %269 = load i8* %268, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__265_70)) begin
		main_265_269_reg <= main_265_269;
		if (start == 1'b0 && ^(main_265_269) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_265_269_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %265*/
	/*   %270 = zext i8 %269 to i32*/
		main_265_270 = main_265_269;
end
always @(posedge clk) begin
	/* main: %265*/
	/*   %270 = zext i8 %269 to i32*/
	if ((cur_state == LEGUP_F_main_BB__265_70)) begin
		main_265_270_reg <= main_265_270;
		if (start == 1'b0 && ^(main_265_270) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_265_270_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %265*/
	/*   %271 = add nuw nsw i32 %270, 7*/
		main_265_271 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %265*/
	/*   %271 = add nuw nsw i32 %270, 7*/
	if ((cur_state == LEGUP_F_main_BB__265_70)) begin
		main_265_271_reg <= main_265_271;
		if (start == 1'b0 && ^(main_265_271) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_265_271_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %272*/
	/*   %273 = and i32 %.0.i.i, 65280*/
		main_272_273 = (main_255_0ii_reg & 32'd65280);
end
always @(posedge clk) begin
	/* main: %272*/
	/*   %273 = and i32 %.0.i.i, 65280*/
	if ((cur_state == LEGUP_F_main_BB__272_71)) begin
		main_272_273_reg <= main_272_273;
		if (start == 1'b0 && ^(main_272_273) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_272_273_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %272*/
	/*   %274 = icmp eq i32 %273, 0*/
		main_272_274 = (main_272_273 == 32'd0);
end
always @(posedge clk) begin
	/* main: %272*/
	/*   %274 = icmp eq i32 %273, 0*/
	if ((cur_state == LEGUP_F_main_BB__272_71)) begin
		main_272_274_reg <= main_272_274;
		if (start == 1'b0 && ^(main_272_274) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_272_274_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %275*/
	/*   %276 = lshr i32 %.0.i.i, 8*/
		main_275_276 = (main_255_0ii_reg >>> (32'd8 % 32));
end
always @(posedge clk) begin
	/* main: %275*/
	/*   %276 = lshr i32 %.0.i.i, 8*/
	if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		main_275_276_reg <= main_275_276;
		if (start == 1'b0 && ^(main_275_276) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_275_276_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %275*/
	/*   %277 = and i32 %276, 255*/
		main_275_277 = (main_275_276 & 32'd255);
end
always @(posedge clk) begin
	/* main: %275*/
	/*   %277 = and i32 %276, 255*/
	if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		main_275_277_reg <= main_275_277;
		if (start == 1'b0 && ^(main_275_277) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_275_277_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %275*/
	/*   %gep_int73 = ptrtoint [256 x i8]* @bitoff to i32*/
if (reset) begin main_275_gep_int73 = 0; end
		main_275_gep_int73 = 1'd0;
end
always @(posedge clk) begin
	/* main: %275*/
	/*   %gep_int73 = ptrtoint [256 x i8]* @bitoff to i32*/
	if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		main_275_gep_int73_reg <= main_275_gep_int73;
		if (start == 1'b0 && ^(main_275_gep_int73) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_275_gep_int73_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %275*/
	/*   %gep74 = add i32 %gep_int73, %277*/
		main_275_gep74 = main_signed_add_32_0;
end
always @(*) begin
/* main: %275*/
/*   %gep74 = add i32 %gep_int73, %277*/
	main_275_gep74_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %275*/
	/*   %278 = inttoptr i32 %gep74 to i8**/
		main_275_278 = main_275_gep74;
end
always @(posedge clk) begin
	/* main: %275*/
	/*   %278 = inttoptr i32 %gep74 to i8**/
	if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		main_275_278_reg <= main_275_278;
		if (start == 1'b0 && ^(main_275_278) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_275_278_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %275*/
	/*   %279 = load i8* %278, align 1, !tbaa !5*/
		main_275_279 = bitoff_out_a;
end
always @(posedge clk) begin
	/* main: %275*/
	/*   %279 = load i8* %278, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__275_73)) begin
		main_275_279_reg <= main_275_279;
		if (start == 1'b0 && ^(main_275_279) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_275_279_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %275*/
	/*   %280 = zext i8 %279 to i32*/
		main_275_280 = main_275_279;
end
always @(posedge clk) begin
	/* main: %275*/
	/*   %280 = zext i8 %279 to i32*/
	if ((cur_state == LEGUP_F_main_BB__275_73)) begin
		main_275_280_reg <= main_275_280;
		if (start == 1'b0 && ^(main_275_280) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_275_280_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %275*/
	/*   %281 = add nuw nsw i32 %280, 15*/
		main_275_281 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %275*/
	/*   %281 = add nuw nsw i32 %280, 15*/
	if ((cur_state == LEGUP_F_main_BB__275_73)) begin
		main_275_281_reg <= main_275_281;
		if (start == 1'b0 && ^(main_275_281) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_275_281_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %282*/
	/*   %283 = and i32 %.0.i.i, 255*/
		main_282_283 = (main_255_0ii_reg & 32'd255);
end
always @(posedge clk) begin
	/* main: %282*/
	/*   %283 = and i32 %.0.i.i, 255*/
	if ((cur_state == LEGUP_F_main_BB__282_74)) begin
		main_282_283_reg <= main_282_283;
		if (start == 1'b0 && ^(main_282_283) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_282_283_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %282*/
	/*   %gep_int75 = ptrtoint [256 x i8]* @bitoff to i32*/
if (reset) begin main_282_gep_int75 = 0; end
		main_282_gep_int75 = 1'd0;
end
always @(posedge clk) begin
	/* main: %282*/
	/*   %gep_int75 = ptrtoint [256 x i8]* @bitoff to i32*/
	if ((cur_state == LEGUP_F_main_BB__282_74)) begin
		main_282_gep_int75_reg <= main_282_gep_int75;
		if (start == 1'b0 && ^(main_282_gep_int75) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_282_gep_int75_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %282*/
	/*   %gep76 = add i32 %gep_int75, %283*/
		main_282_gep76 = main_signed_add_32_0;
end
always @(*) begin
/* main: %282*/
/*   %gep76 = add i32 %gep_int75, %283*/
	main_282_gep76_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %282*/
	/*   %284 = inttoptr i32 %gep76 to i8**/
		main_282_284 = main_282_gep76;
end
always @(posedge clk) begin
	/* main: %282*/
	/*   %284 = inttoptr i32 %gep76 to i8**/
	if ((cur_state == LEGUP_F_main_BB__282_74)) begin
		main_282_284_reg <= main_282_284;
		if (start == 1'b0 && ^(main_282_284) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_282_284_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %282*/
	/*   %285 = load i8* %284, align 1, !tbaa !5*/
		main_282_285 = bitoff_out_a;
end
always @(posedge clk) begin
	/* main: %282*/
	/*   %285 = load i8* %284, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__282_75)) begin
		main_282_285_reg <= main_282_285;
		if (start == 1'b0 && ^(main_282_285) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_282_285_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %282*/
	/*   %286 = zext i8 %285 to i32*/
		main_282_286 = main_282_285;
end
always @(posedge clk) begin
	/* main: %282*/
	/*   %286 = zext i8 %285 to i32*/
	if ((cur_state == LEGUP_F_main_BB__282_75)) begin
		main_282_286_reg <= main_282_286;
		if (start == 1'b0 && ^(main_282_286) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_282_286_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %282*/
	/*   %287 = add nuw nsw i32 %286, 23*/
		main_282_287 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %282*/
	/*   %287 = add nuw nsw i32 %286, 23*/
	if ((cur_state == LEGUP_F_main_BB__282_75)) begin
		main_282_287_reg <= main_282_287;
		if (start == 1'b0 && ^(main_282_287) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_282_287_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	if ((((cur_state == LEGUP_F_main_BB__251_63) & (memory_controller_waitrequest == 1'd0)) & (main_251_252 == 1'd1))) begin
		main_gsm_normexiti_01ii3 = 32'd0;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	else if (((cur_state == LEGUP_F_main_BB__259_68) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_normexiti_01ii3 = main_259_264;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	else if (((cur_state == LEGUP_F_main_BB__265_70) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_normexiti_01ii3 = main_265_271;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	else if (((cur_state == LEGUP_F_main_BB__275_73) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_normexiti_01ii3 = main_275_281;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__282_75) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_normexiti_01ii3 = main_282_287;
	end
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	if ((((cur_state == LEGUP_F_main_BB__251_63) & (memory_controller_waitrequest == 1'd0)) & (main_251_252 == 1'd1))) begin
		main_gsm_normexiti_01ii3_reg <= main_gsm_normexiti_01ii3;
		if (start == 1'b0 && ^(main_gsm_normexiti_01ii3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_01ii3_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	if (((cur_state == LEGUP_F_main_BB__259_68) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_normexiti_01ii3_reg <= main_gsm_normexiti_01ii3;
		if (start == 1'b0 && ^(main_gsm_normexiti_01ii3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_01ii3_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	if (((cur_state == LEGUP_F_main_BB__265_70) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_normexiti_01ii3_reg <= main_gsm_normexiti_01ii3;
		if (start == 1'b0 && ^(main_gsm_normexiti_01ii3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_01ii3_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	if (((cur_state == LEGUP_F_main_BB__275_73) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_normexiti_01ii3_reg <= main_gsm_normexiti_01ii3;
		if (start == 1'b0 && ^(main_gsm_normexiti_01ii3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_01ii3_reg"); $finish; end
	end
	/* main: %gsm_norm.exit.i*/
	/*   %.01.i.i3 = phi i32 [ 0, %251 ], [ %264, %259 ], [ %271, %265 ], [ %281, %275 ], [ %287, %282 ]*/
	if (((cur_state == LEGUP_F_main_BB__282_75) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_normexiti_01ii3_reg <= main_gsm_normexiti_01ii3;
		if (start == 1'b0 && ^(main_gsm_normexiti_01ii3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_01ii3_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %sext.i4 = shl i32 %.01.i.i3, 16*/
		main_gsm_normexiti_sexti4 = (main_gsm_normexiti_01ii3_reg <<< (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %sext.i4 = shl i32 %.01.i.i3, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_sexti4_reg <= main_gsm_normexiti_sexti4;
		if (start == 1'b0 && ^(main_gsm_normexiti_sexti4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_sexti4_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %288 = ashr exact i32 %sext.i4, 16*/
		main_gsm_normexiti_288 = ($signed(main_gsm_normexiti_sexti4) >>> 32'd16);
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %288 = ashr exact i32 %sext.i4, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_288_reg <= main_gsm_normexiti_288;
		if (start == 1'b0 && ^(main_gsm_normexiti_288) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_288_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %289 = shl i32 %184, %288*/
		main_gsm_normexiti_289 = (main_preheader5i_184_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %289 = shl i32 %184, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_289_reg <= main_gsm_normexiti_289;
		if (start == 1'b0 && ^(main_gsm_normexiti_289) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_289_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %290 = lshr i32 %289, 16*/
		main_gsm_normexiti_290 = (main_gsm_normexiti_289 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %290 = lshr i32 %289, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_290_reg <= main_gsm_normexiti_290;
		if (start == 1'b0 && ^(main_gsm_normexiti_290) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_290_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %291 = trunc i32 %290 to i16*/
		main_gsm_normexiti_291 = main_gsm_normexiti_290[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %291 = trunc i32 %290 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_291_reg <= main_gsm_normexiti_291;
		if (start == 1'b0 && ^(main_gsm_normexiti_291) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_291_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %292 = shl i32 %183, %288*/
		main_gsm_normexiti_292 = (main_preheader5i_183_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %292 = shl i32 %183, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_292_reg <= main_gsm_normexiti_292;
		if (start == 1'b0 && ^(main_gsm_normexiti_292) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_292_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %293 = lshr i32 %292, 16*/
		main_gsm_normexiti_293 = (main_gsm_normexiti_292 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %293 = lshr i32 %292, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_293_reg <= main_gsm_normexiti_293;
		if (start == 1'b0 && ^(main_gsm_normexiti_293) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_293_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %294 = trunc i32 %293 to i16*/
		main_gsm_normexiti_294 = main_gsm_normexiti_293[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %294 = trunc i32 %293 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_294_reg <= main_gsm_normexiti_294;
		if (start == 1'b0 && ^(main_gsm_normexiti_294) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_294_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %295 = shl i32 %182, %288*/
		main_gsm_normexiti_295 = (main_preheader5i_182_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %295 = shl i32 %182, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_295_reg <= main_gsm_normexiti_295;
		if (start == 1'b0 && ^(main_gsm_normexiti_295) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_295_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %296 = lshr i32 %295, 16*/
		main_gsm_normexiti_296 = (main_gsm_normexiti_295 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %296 = lshr i32 %295, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_296_reg <= main_gsm_normexiti_296;
		if (start == 1'b0 && ^(main_gsm_normexiti_296) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_296_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %297 = trunc i32 %296 to i16*/
		main_gsm_normexiti_297 = main_gsm_normexiti_296[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %297 = trunc i32 %296 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_297_reg <= main_gsm_normexiti_297;
		if (start == 1'b0 && ^(main_gsm_normexiti_297) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_297_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %298 = shl i32 %181, %288*/
		main_gsm_normexiti_298 = (main_preheader5i_181_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %298 = shl i32 %181, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_298_reg <= main_gsm_normexiti_298;
		if (start == 1'b0 && ^(main_gsm_normexiti_298) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_298_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %299 = lshr i32 %298, 16*/
		main_gsm_normexiti_299 = (main_gsm_normexiti_298 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %299 = lshr i32 %298, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_299_reg <= main_gsm_normexiti_299;
		if (start == 1'b0 && ^(main_gsm_normexiti_299) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_299_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %300 = trunc i32 %299 to i16*/
		main_gsm_normexiti_300 = main_gsm_normexiti_299[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %300 = trunc i32 %299 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_300_reg <= main_gsm_normexiti_300;
		if (start == 1'b0 && ^(main_gsm_normexiti_300) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_300_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %301 = shl i32 %180, %288*/
		main_gsm_normexiti_301 = (main_preheader5i_180_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %301 = shl i32 %180, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_301_reg <= main_gsm_normexiti_301;
		if (start == 1'b0 && ^(main_gsm_normexiti_301) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_301_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %302 = lshr i32 %301, 16*/
		main_gsm_normexiti_302 = (main_gsm_normexiti_301 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %302 = lshr i32 %301, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_302_reg <= main_gsm_normexiti_302;
		if (start == 1'b0 && ^(main_gsm_normexiti_302) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_302_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %303 = trunc i32 %302 to i16*/
		main_gsm_normexiti_303 = main_gsm_normexiti_302[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %303 = trunc i32 %302 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_303_reg <= main_gsm_normexiti_303;
		if (start == 1'b0 && ^(main_gsm_normexiti_303) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_303_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %304 = shl i32 %179, %288*/
		main_gsm_normexiti_304 = (main_preheader5i_179_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %304 = shl i32 %179, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_304_reg <= main_gsm_normexiti_304;
		if (start == 1'b0 && ^(main_gsm_normexiti_304) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_304_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %305 = lshr i32 %304, 16*/
		main_gsm_normexiti_305 = (main_gsm_normexiti_304 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %305 = lshr i32 %304, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_305_reg <= main_gsm_normexiti_305;
		if (start == 1'b0 && ^(main_gsm_normexiti_305) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_305_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %306 = trunc i32 %305 to i16*/
		main_gsm_normexiti_306 = main_gsm_normexiti_305[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %306 = trunc i32 %305 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_306_reg <= main_gsm_normexiti_306;
		if (start == 1'b0 && ^(main_gsm_normexiti_306) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_306_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %307 = shl i32 %178, %288*/
		main_gsm_normexiti_307 = (main_preheader5i_178_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %307 = shl i32 %178, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_307_reg <= main_gsm_normexiti_307;
		if (start == 1'b0 && ^(main_gsm_normexiti_307) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_307_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %308 = lshr i32 %307, 16*/
		main_gsm_normexiti_308 = (main_gsm_normexiti_307 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %308 = lshr i32 %307, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_308_reg <= main_gsm_normexiti_308;
		if (start == 1'b0 && ^(main_gsm_normexiti_308) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_308_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %309 = trunc i32 %308 to i16*/
		main_gsm_normexiti_309 = main_gsm_normexiti_308[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %309 = trunc i32 %308 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_309_reg <= main_gsm_normexiti_309;
		if (start == 1'b0 && ^(main_gsm_normexiti_309) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_309_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %310 = shl i32 %177, %288*/
		main_gsm_normexiti_310 = (main_preheader5i_177_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %310 = shl i32 %177, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_310_reg <= main_gsm_normexiti_310;
		if (start == 1'b0 && ^(main_gsm_normexiti_310) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_310_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %311 = lshr i32 %310, 16*/
		main_gsm_normexiti_311 = (main_gsm_normexiti_310 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %311 = lshr i32 %310, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_311_reg <= main_gsm_normexiti_311;
		if (start == 1'b0 && ^(main_gsm_normexiti_311) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_311_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %312 = trunc i32 %311 to i16*/
		main_gsm_normexiti_312 = main_gsm_normexiti_311[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %312 = trunc i32 %311 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_312_reg <= main_gsm_normexiti_312;
		if (start == 1'b0 && ^(main_gsm_normexiti_312) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_312_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %313 = shl i32 %176, %288*/
		main_gsm_normexiti_313 = (main_preheader5i_176_reg <<< (main_gsm_normexiti_288 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %313 = shl i32 %176, %288*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_313_reg <= main_gsm_normexiti_313;
		if (start == 1'b0 && ^(main_gsm_normexiti_313) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_313_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %314 = lshr i32 %313, 16*/
		main_gsm_normexiti_314 = (main_gsm_normexiti_313 >>> (32'd16 % 32));
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %314 = lshr i32 %313, 16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_314_reg <= main_gsm_normexiti_314;
		if (start == 1'b0 && ^(main_gsm_normexiti_314) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_314_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %315 = trunc i32 %314 to i16*/
		main_gsm_normexiti_315 = main_gsm_normexiti_314[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %315 = trunc i32 %314 to i16*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_315_reg <= main_gsm_normexiti_315;
		if (start == 1'b0 && ^(main_gsm_normexiti_315) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_315_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int77 = ptrtoint [9 x i16]* %K.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int77 = 0; end
		main_gsm_normexiti_gep_int77 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int77 = ptrtoint [9 x i16]* %K.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int77_reg <= main_gsm_normexiti_gep_int77;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int77) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int77_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep78 = add i32 %gep_int77, 2*/
		main_gsm_normexiti_gep78 = main_signed_add_32_0;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep78 = add i32 %gep_int77, 2*/
	main_gsm_normexiti_gep78_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %316 = inttoptr i32 %gep78 to i16**/
		main_gsm_normexiti_316 = main_gsm_normexiti_gep78;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %316 = inttoptr i32 %gep78 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_316_reg <= main_gsm_normexiti_316;
		if (start == 1'b0 && ^(main_gsm_normexiti_316) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_316_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int79 = ptrtoint [9 x i16]* %K.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int79 = 0; end
		main_gsm_normexiti_gep_int79 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int79 = ptrtoint [9 x i16]* %K.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int79_reg <= main_gsm_normexiti_gep_int79;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int79) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int79_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep80 = add i32 %gep_int79, 4*/
		main_gsm_normexiti_gep80 = main_signed_add_32_1;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep80 = add i32 %gep_int79, 4*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep80_reg <= main_gsm_normexiti_gep80;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep80) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep80_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %317 = inttoptr i32 %gep80 to i16**/
		main_gsm_normexiti_317 = main_gsm_normexiti_gep80;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %317 = inttoptr i32 %gep80 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_317_reg <= main_gsm_normexiti_317;
		if (start == 1'b0 && ^(main_gsm_normexiti_317) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_317_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int81 = ptrtoint [9 x i16]* %K.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int81 = 0; end
		main_gsm_normexiti_gep_int81 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int81 = ptrtoint [9 x i16]* %K.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int81_reg <= main_gsm_normexiti_gep_int81;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int81) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int81_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep82 = add i32 %gep_int81, 6*/
		main_gsm_normexiti_gep82 = main_signed_add_32_2;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep82 = add i32 %gep_int81, 6*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep82_reg <= main_gsm_normexiti_gep82;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep82) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep82_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %318 = inttoptr i32 %gep82 to i16**/
		main_gsm_normexiti_318 = main_gsm_normexiti_gep82;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %318 = inttoptr i32 %gep82 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_318_reg <= main_gsm_normexiti_318;
		if (start == 1'b0 && ^(main_gsm_normexiti_318) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_318_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int83 = ptrtoint [9 x i16]* %K.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int83 = 0; end
		main_gsm_normexiti_gep_int83 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int83 = ptrtoint [9 x i16]* %K.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int83_reg <= main_gsm_normexiti_gep_int83;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int83) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int83_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep84 = add i32 %gep_int83, 8*/
		main_gsm_normexiti_gep84 = main_signed_add_32_3;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep84 = add i32 %gep_int83, 8*/
	main_gsm_normexiti_gep84_reg = main_threadi_154_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %319 = inttoptr i32 %gep84 to i16**/
		main_gsm_normexiti_319 = main_gsm_normexiti_gep84;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %319 = inttoptr i32 %gep84 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_319_reg <= main_gsm_normexiti_319;
		if (start == 1'b0 && ^(main_gsm_normexiti_319) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_319_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int85 = ptrtoint [9 x i16]* %K.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int85 = 0; end
		main_gsm_normexiti_gep_int85 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int85 = ptrtoint [9 x i16]* %K.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int85_reg <= main_gsm_normexiti_gep_int85;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int85) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int85_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep86 = add i32 %gep_int85, 10*/
		main_gsm_normexiti_gep86 = main_signed_add_32_4;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep86 = add i32 %gep_int85, 10*/
	main_gsm_normexiti_gep86_reg = main_threadi_156_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %320 = inttoptr i32 %gep86 to i16**/
		main_gsm_normexiti_320 = main_gsm_normexiti_gep86;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %320 = inttoptr i32 %gep86 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_320_reg <= main_gsm_normexiti_320;
		if (start == 1'b0 && ^(main_gsm_normexiti_320) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_320_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int87 = ptrtoint [9 x i16]* %K.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int87 = 0; end
		main_gsm_normexiti_gep_int87 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int87 = ptrtoint [9 x i16]* %K.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int87_reg <= main_gsm_normexiti_gep_int87;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int87_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep88 = add i32 %gep_int87, 12*/
		main_gsm_normexiti_gep88 = main_signed_add_32_5;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep88 = add i32 %gep_int87, 12*/
	main_gsm_normexiti_gep88_reg = main_threadi_172_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %321 = inttoptr i32 %gep88 to i16**/
		main_gsm_normexiti_321 = main_gsm_normexiti_gep88;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %321 = inttoptr i32 %gep88 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_321_reg <= main_gsm_normexiti_321;
		if (start == 1'b0 && ^(main_gsm_normexiti_321) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_321_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int89 = ptrtoint [9 x i16]* %K.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int89 = 0; end
		main_gsm_normexiti_gep_int89 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int89 = ptrtoint [9 x i16]* %K.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int89_reg <= main_gsm_normexiti_gep_int89;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int89) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int89_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep90 = add i32 %gep_int89, 14*/
		main_gsm_normexiti_gep90 = main_signed_add_32_6;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep90 = add i32 %gep_int89, 14*/
	main_gsm_normexiti_gep90_reg = main_threadi_174_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %322 = inttoptr i32 %gep90 to i16**/
		main_gsm_normexiti_322 = main_gsm_normexiti_gep90;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %322 = inttoptr i32 %gep90 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_322_reg <= main_gsm_normexiti_322;
		if (start == 1'b0 && ^(main_gsm_normexiti_322) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_322_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int91 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int91 = 0; end
		main_gsm_normexiti_gep_int91 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int91 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int91_reg <= main_gsm_normexiti_gep_int91;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int91_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %323 = inttoptr i32 %gep_int91 to i16**/
		main_gsm_normexiti_323 = main_gsm_normexiti_gep_int91;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %323 = inttoptr i32 %gep_int91 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_323_reg <= main_gsm_normexiti_323;
		if (start == 1'b0 && ^(main_gsm_normexiti_323) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_323_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int92 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int92 = 0; end
		main_gsm_normexiti_gep_int92 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int92 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int92_reg <= main_gsm_normexiti_gep_int92;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int92) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int92_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep93 = add i32 %gep_int92, 2*/
		main_gsm_normexiti_gep93 = main_signed_add_32_7;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep93 = add i32 %gep_int92, 2*/
	main_gsm_normexiti_gep93_reg = main_threadi_150_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %324 = inttoptr i32 %gep93 to i16**/
		main_gsm_normexiti_324 = main_gsm_normexiti_gep93;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %324 = inttoptr i32 %gep93 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_324_reg <= main_gsm_normexiti_324;
		if (start == 1'b0 && ^(main_gsm_normexiti_324) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_324_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int94 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int94 = 0; end
		main_gsm_normexiti_gep_int94 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int94 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int94_reg <= main_gsm_normexiti_gep_int94;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int94) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int94_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep95 = add i32 %gep_int94, 4*/
		main_gsm_normexiti_gep95 = main_signed_add_32_8;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep95 = add i32 %gep_int94, 4*/
	main_gsm_normexiti_gep95_reg = main_threadi_152_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %325 = inttoptr i32 %gep95 to i16**/
		main_gsm_normexiti_325 = main_gsm_normexiti_gep95;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %325 = inttoptr i32 %gep95 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_325_reg <= main_gsm_normexiti_325;
		if (start == 1'b0 && ^(main_gsm_normexiti_325) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_325_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int96 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int96 = 0; end
		main_gsm_normexiti_gep_int96 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int96 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int96_reg <= main_gsm_normexiti_gep_int96;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int96) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int96_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep97 = add i32 %gep_int96, 6*/
		main_gsm_normexiti_gep97 = main_signed_add_32_9;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep97 = add i32 %gep_int96, 6*/
	main_gsm_normexiti_gep97_reg = main_threadi_166_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %326 = inttoptr i32 %gep97 to i16**/
		main_gsm_normexiti_326 = main_gsm_normexiti_gep97;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %326 = inttoptr i32 %gep97 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_326_reg <= main_gsm_normexiti_326;
		if (start == 1'b0 && ^(main_gsm_normexiti_326) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_326_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int98 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int98 = 0; end
		main_gsm_normexiti_gep_int98 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int98 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int98_reg <= main_gsm_normexiti_gep_int98;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int98) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int98_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep99 = add i32 %gep_int98, 8*/
		main_gsm_normexiti_gep99 = main_signed_add_32_10;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep99 = add i32 %gep_int98, 8*/
	main_gsm_normexiti_gep99_reg = main_threadi_168_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %327 = inttoptr i32 %gep99 to i16**/
		main_gsm_normexiti_327 = main_gsm_normexiti_gep99;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %327 = inttoptr i32 %gep99 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_327_reg <= main_gsm_normexiti_327;
		if (start == 1'b0 && ^(main_gsm_normexiti_327) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_327_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int100 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int100 = 0; end
		main_gsm_normexiti_gep_int100 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int100 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int100_reg <= main_gsm_normexiti_gep_int100;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int100) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int100_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep101 = add i32 %gep_int100, 10*/
		main_gsm_normexiti_gep101 = main_signed_add_32_11;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep101 = add i32 %gep_int100, 10*/
	main_gsm_normexiti_gep101_reg = main_threadi_170_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %328 = inttoptr i32 %gep101 to i16**/
		main_gsm_normexiti_328 = main_gsm_normexiti_gep101;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %328 = inttoptr i32 %gep101 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_328_reg <= main_gsm_normexiti_328;
		if (start == 1'b0 && ^(main_gsm_normexiti_328) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_328_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int102 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int102 = 0; end
		main_gsm_normexiti_gep_int102 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int102 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int102_reg <= main_gsm_normexiti_gep_int102;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int102) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int102_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep103 = add i32 %gep_int102, 12*/
		main_gsm_normexiti_gep103 = main_signed_add_32_12;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep103 = add i32 %gep_int102, 12*/
	main_gsm_normexiti_gep103_reg = main_threadi_gep34_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %329 = inttoptr i32 %gep103 to i16**/
		main_gsm_normexiti_329 = main_gsm_normexiti_gep103;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %329 = inttoptr i32 %gep103 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_329_reg <= main_gsm_normexiti_329;
		if (start == 1'b0 && ^(main_gsm_normexiti_329) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_329_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int104 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int104 = 0; end
		main_gsm_normexiti_gep_int104 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int104 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int104_reg <= main_gsm_normexiti_gep_int104;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int104) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int104_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep105 = add i32 %gep_int104, 14*/
		main_gsm_normexiti_gep105 = main_signed_add_32_13;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep105 = add i32 %gep_int104, 14*/
	main_gsm_normexiti_gep105_reg = main_threadi_gep36_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %330 = inttoptr i32 %gep105 to i16**/
		main_gsm_normexiti_330 = main_gsm_normexiti_gep105;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %330 = inttoptr i32 %gep105 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_330_reg <= main_gsm_normexiti_330;
		if (start == 1'b0 && ^(main_gsm_normexiti_330) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_330_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int106 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_normexiti_gep_int106 = 0; end
		main_gsm_normexiti_gep_int106 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep_int106 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_gep_int106_reg <= main_gsm_normexiti_gep_int106;
		if (start == 1'b0 && ^(main_gsm_normexiti_gep_int106) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_gep_int106_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep107 = add i32 %gep_int106, 16*/
		main_gsm_normexiti_gep107 = main_signed_add_32_14;
end
always @(*) begin
/* main: %gsm_norm.exit.i*/
/*   %gep107 = add i32 %gep_int106, 16*/
	main_gsm_normexiti_gep107_reg = main_1_gep3_reg;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %331 = inttoptr i32 %gep107 to i16**/
		main_gsm_normexiti_331 = main_gsm_normexiti_gep107;
end
always @(posedge clk) begin
	/* main: %gsm_norm.exit.i*/
	/*   %331 = inttoptr i32 %gep107 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_gsm_normexiti_331_reg <= main_gsm_normexiti_331;
		if (start == 1'b0 && ^(main_gsm_normexiti_331) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_normexiti_331_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %332*/
	/*   %333 = phi i16 [ %294, %gsm_norm.exit.i ], [ %.pre.i12, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB_gsm_normexiti_92) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_333 = main_gsm_normexiti_294_reg;
	end
	/* main: %332*/
	/*   %333 = phi i16 [ %294, %gsm_norm.exit.i ], [ %.pre.i12, %._crit_edge43.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__crit_edge43i_166) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_332_333 = main__crit_edge43i_prei12;
	end
end
always @(posedge clk) begin
	/* main: %332*/
	/*   %333 = phi i16 [ %294, %gsm_norm.exit.i ], [ %.pre.i12, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB_gsm_normexiti_92) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_333_reg <= main_332_333;
		if (start == 1'b0 && ^(main_332_333) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_333_reg"); $finish; end
	end
	/* main: %332*/
	/*   %333 = phi i16 [ %294, %gsm_norm.exit.i ], [ %.pre.i12, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB__crit_edge43i_166) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_333_reg <= main_332_333;
		if (start == 1'b0 && ^(main_332_333) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_333_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %332*/
	/*   %indvars.iv.i = phi i32 [ 8, %gsm_norm.exit.i ], [ %indvars.iv.next.i, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB_gsm_normexiti_92) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_indvarsivi = 32'd8;
	end
	/* main: %332*/
	/*   %indvars.iv.i = phi i32 [ 8, %gsm_norm.exit.i ], [ %indvars.iv.next.i, %._crit_edge43.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__crit_edge43i_166) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_332_indvarsivi = main__crit_edge43i_indvarsivnexti_reg;
	end
end
always @(posedge clk) begin
	/* main: %332*/
	/*   %indvars.iv.i = phi i32 [ 8, %gsm_norm.exit.i ], [ %indvars.iv.next.i, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB_gsm_normexiti_92) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_indvarsivi_reg <= main_332_indvarsivi;
		if (start == 1'b0 && ^(main_332_indvarsivi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_indvarsivi_reg"); $finish; end
	end
	/* main: %332*/
	/*   %indvars.iv.i = phi i32 [ 8, %gsm_norm.exit.i ], [ %indvars.iv.next.i, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB__crit_edge43i_166) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_indvarsivi_reg <= main_332_indvarsivi;
		if (start == 1'b0 && ^(main_332_indvarsivi) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_indvarsivi_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %332*/
	/*   %n.029.i = phi i32 [ 1, %gsm_norm.exit.i ], [ %496, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB_gsm_normexiti_92) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_n029i = 32'd1;
	end
	/* main: %332*/
	/*   %n.029.i = phi i32 [ 1, %gsm_norm.exit.i ], [ %496, %._crit_edge43.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__crit_edge43i_166) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_332_n029i = main__crit_edgei11_496_reg;
	end
end
always @(posedge clk) begin
	/* main: %332*/
	/*   %n.029.i = phi i32 [ 1, %gsm_norm.exit.i ], [ %496, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB_gsm_normexiti_92) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_n029i_reg <= main_332_n029i;
		if (start == 1'b0 && ^(main_332_n029i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_n029i_reg"); $finish; end
	end
	/* main: %332*/
	/*   %n.029.i = phi i32 [ 1, %gsm_norm.exit.i ], [ %496, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB__crit_edge43i_166) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_n029i_reg <= main_332_n029i;
		if (start == 1'b0 && ^(main_332_n029i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_n029i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %332*/
	/*   %.128.i = phi i16* [ %19, %gsm_norm.exit.i ], [ %498, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB_gsm_normexiti_92) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_128i = main_18_19_reg;
	end
	/* main: %332*/
	/*   %.128.i = phi i16* [ %19, %gsm_norm.exit.i ], [ %498, %._crit_edge43.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__crit_edge43i_166) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_332_128i = main__crit_edge43i_498_reg;
	end
end
always @(posedge clk) begin
	/* main: %332*/
	/*   %.128.i = phi i16* [ %19, %gsm_norm.exit.i ], [ %498, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB_gsm_normexiti_92) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_128i_reg <= main_332_128i;
		if (start == 1'b0 && ^(main_332_128i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_128i_reg"); $finish; end
	end
	/* main: %332*/
	/*   %.128.i = phi i16* [ %19, %gsm_norm.exit.i ], [ %498, %._crit_edge43.i ]*/
	if (((cur_state == LEGUP_F_main_BB__crit_edge43i_166) & (memory_controller_waitrequest == 1'd0))) begin
		main_332_128i_reg <= main_332_128i;
		if (start == 1'b0 && ^(main_332_128i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_128i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %332*/
	/*   %334 = icmp slt i16 %333, 0*/
		main_332_334 = ($signed(main_332_333_reg) < $signed(16'd0));
end
always @(posedge clk) begin
	/* main: %332*/
	/*   %334 = icmp slt i16 %333, 0*/
	if ((cur_state == LEGUP_F_main_BB__332_93)) begin
		main_332_334_reg <= main_332_334;
		if (start == 1'b0 && ^(main_332_334) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_332_334_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %335*/
	/*   %336 = icmp eq i16 %333, -32768*/
		main_335_336 = (main_332_333_reg == -16'd32768);
end
always @(posedge clk) begin
	/* main: %335*/
	/*   %336 = icmp eq i16 %333, -32768*/
	if ((cur_state == LEGUP_F_main_BB__335_94)) begin
		main_335_336_reg <= main_335_336;
		if (start == 1'b0 && ^(main_335_336) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_335_336_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %335*/
	/*   %337 = sub i16 0, %333*/
		main_335_337 = main_signed_subtract_16_0;
end
always @(*) begin
/* main: %335*/
/*   %337 = sub i16 0, %333*/
	main_335_337_reg = main_12_14_reg;
end
always @(*) begin
	/* main: %335*/
	/*   %..i.i5 = select i1 %336, i16 32767, i16 %337*/
		main_335_ii5 = (main_335_336 ? 16'd32767 : main_335_337);
end
always @(posedge clk) begin
	/* main: %335*/
	/*   %..i.i5 = select i1 %336, i16 32767, i16 %337*/
	if ((cur_state == LEGUP_F_main_BB__335_94)) begin
		main_335_ii5_reg <= main_335_ii5;
		if (start == 1'b0 && ^(main_335_ii5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_335_ii5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i6*/
	/*   %338 = phi i16 [ %..i.i5, %335 ], [ %333, %332 ]*/
	if ((((cur_state == LEGUP_F_main_BB__332_93) & (memory_controller_waitrequest == 1'd0)) & (main_332_334 == 1'd0))) begin
		main_gsm_absexiti6_338 = main_332_333_reg;
	end
	/* main: %gsm_abs.exit.i6*/
	/*   %338 = phi i16 [ %..i.i5, %335 ], [ %333, %332 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__335_94) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_absexiti6_338 = main_335_ii5;
	end
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i6*/
	/*   %338 = phi i16 [ %..i.i5, %335 ], [ %333, %332 ]*/
	if ((((cur_state == LEGUP_F_main_BB__332_93) & (memory_controller_waitrequest == 1'd0)) & (main_332_334 == 1'd0))) begin
		main_gsm_absexiti6_338_reg <= main_gsm_absexiti6_338;
		if (start == 1'b0 && ^(main_gsm_absexiti6_338) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti6_338_reg"); $finish; end
	end
	/* main: %gsm_abs.exit.i6*/
	/*   %338 = phi i16 [ %..i.i5, %335 ], [ %333, %332 ]*/
	if (((cur_state == LEGUP_F_main_BB__335_94) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_absexiti6_338_reg <= main_gsm_absexiti6_338;
		if (start == 1'b0 && ^(main_gsm_absexiti6_338) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti6_338_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i6*/
	/*   %339 = load i16* %323, align 2, !tbaa !1*/
		main_gsm_absexiti6_339 = main_0_Pi_out_a;
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i6*/
	/*   %339 = load i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexiti6_96)) begin
		main_gsm_absexiti6_339_reg <= main_gsm_absexiti6_339;
		if (start == 1'b0 && ^(main_gsm_absexiti6_339) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti6_339_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i6*/
	/*   %340 = icmp slt i16 %339, %338*/
		main_gsm_absexiti6_340 = ($signed(main_gsm_absexiti6_339) < $signed(main_gsm_absexiti6_338_reg));
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i6*/
	/*   %340 = icmp slt i16 %339, %338*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexiti6_96)) begin
		main_gsm_absexiti6_340_reg <= main_gsm_absexiti6_340;
		if (start == 1'b0 && ^(main_gsm_absexiti6_340) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexiti6_340_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader14.i*/
	/*   %.128.i.lcssa = phi i16* [ %.128.i, %gsm_abs.exit.i6 ]*/
		main_preheader14i_128ilcssa = main_332_128i_reg;
end
always @(posedge clk) begin
	/* main: %.preheader14.i*/
	/*   %.128.i.lcssa = phi i16* [ %.128.i, %gsm_abs.exit.i6 ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_absexiti6_96) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_absexiti6_340 == 1'd1))) begin
		main_preheader14i_128ilcssa_reg <= main_preheader14i_128ilcssa;
		if (start == 1'b0 && ^(main_preheader14i_128ilcssa) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader14i_128ilcssa_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader14.i*/
	/*   %n.029.i.lcssa = phi i32 [ %n.029.i, %gsm_abs.exit.i6 ]*/
		main_preheader14i_n029ilcssa = main_332_n029i_reg;
end
always @(posedge clk) begin
	/* main: %.preheader14.i*/
	/*   %n.029.i.lcssa = phi i32 [ %n.029.i, %gsm_abs.exit.i6 ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_absexiti6_96) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_absexiti6_340 == 1'd1))) begin
		main_preheader14i_n029ilcssa_reg <= main_preheader14i_n029ilcssa;
		if (start == 1'b0 && ^(main_preheader14i_n029ilcssa) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader14i_n029ilcssa_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader14.i*/
	/*   %341 = icmp slt i32 %n.029.i.lcssa, 9*/
		main_preheader14i_341 = ($signed(main_preheader14i_n029ilcssa_reg) < $signed(32'd9));
end
always @(posedge clk) begin
	/* main: %.preheader14.i*/
	/*   %341 = icmp slt i32 %n.029.i.lcssa, 9*/
	if ((cur_state == LEGUP_F_main_BB_preheader14i_97)) begin
		main_preheader14i_341_reg <= main_preheader14i_341;
		if (start == 1'b0 && ^(main_preheader14i_341) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader14i_341_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i*/
	/*   %i.425.i = phi i32 [ %343, %.lr.ph.i ], [ %n.029.i.lcssa, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader14i_97) & (memory_controller_waitrequest == 1'd0)) & (main_preheader14i_341 == 1'd1))) begin
		main_lrphi_i425i = main_preheader14i_n029ilcssa_reg;
	end
	/* main: %.lr.ph.i*/
	/*   %i.425.i = phi i32 [ %343, %.lr.ph.i ], [ %n.029.i.lcssa, %.preheader14.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_lrphi_99) & (memory_controller_waitrequest == 1'd0)) & (main_lrphi_exitcondi7_reg == 1'd0))) */ begin
		main_lrphi_i425i = main_lrphi_343_reg;
	end
end
always @(posedge clk) begin
	/* main: %.lr.ph.i*/
	/*   %i.425.i = phi i32 [ %343, %.lr.ph.i ], [ %n.029.i.lcssa, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader14i_97) & (memory_controller_waitrequest == 1'd0)) & (main_preheader14i_341 == 1'd1))) begin
		main_lrphi_i425i_reg <= main_lrphi_i425i;
		if (start == 1'b0 && ^(main_lrphi_i425i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphi_i425i_reg"); $finish; end
	end
	/* main: %.lr.ph.i*/
	/*   %i.425.i = phi i32 [ %343, %.lr.ph.i ], [ %n.029.i.lcssa, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrphi_99) & (memory_controller_waitrequest == 1'd0)) & (main_lrphi_exitcondi7_reg == 1'd0))) begin
		main_lrphi_i425i_reg <= main_lrphi_i425i;
		if (start == 1'b0 && ^(main_lrphi_i425i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphi_i425i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i*/
	/*   %.224.i = phi i16* [ %342, %.lr.ph.i ], [ %.128.i.lcssa, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader14i_97) & (memory_controller_waitrequest == 1'd0)) & (main_preheader14i_341 == 1'd1))) begin
		main_lrphi_224i = main_preheader14i_128ilcssa_reg;
	end
	/* main: %.lr.ph.i*/
	/*   %.224.i = phi i16* [ %342, %.lr.ph.i ], [ %.128.i.lcssa, %.preheader14.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_lrphi_99) & (memory_controller_waitrequest == 1'd0)) & (main_lrphi_exitcondi7_reg == 1'd0))) */ begin
		main_lrphi_224i = main_lrphi_342_reg;
	end
end
always @(posedge clk) begin
	/* main: %.lr.ph.i*/
	/*   %.224.i = phi i16* [ %342, %.lr.ph.i ], [ %.128.i.lcssa, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader14i_97) & (memory_controller_waitrequest == 1'd0)) & (main_preheader14i_341 == 1'd1))) begin
		main_lrphi_224i_reg <= main_lrphi_224i;
		if (start == 1'b0 && ^(main_lrphi_224i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphi_224i_reg"); $finish; end
	end
	/* main: %.lr.ph.i*/
	/*   %.224.i = phi i16* [ %342, %.lr.ph.i ], [ %.128.i.lcssa, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrphi_99) & (memory_controller_waitrequest == 1'd0)) & (main_lrphi_exitcondi7_reg == 1'd0))) begin
		main_lrphi_224i_reg <= main_lrphi_224i;
		if (start == 1'b0 && ^(main_lrphi_224i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphi_224i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i*/
	/*   %gep_int108 = ptrtoint i16* %.224.i to i32*/
		main_lrphi_gep_int108 = main_lrphi_224i_reg;
end
always @(posedge clk) begin
	/* main: %.lr.ph.i*/
	/*   %gep_int108 = ptrtoint i16* %.224.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_lrphi_gep_int108_reg <= main_lrphi_gep_int108;
		if (start == 1'b0 && ^(main_lrphi_gep_int108) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphi_gep_int108_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i*/
	/*   %gep109 = add i32 %gep_int108, 2*/
		main_lrphi_gep109 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.lr.ph.i*/
/*   %gep109 = add i32 %gep_int108, 2*/
	main_lrphi_gep109_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %.lr.ph.i*/
	/*   %342 = inttoptr i32 %gep109 to i16**/
		main_lrphi_342 = main_lrphi_gep109;
end
always @(posedge clk) begin
	/* main: %.lr.ph.i*/
	/*   %342 = inttoptr i32 %gep109 to i16**/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_lrphi_342_reg <= main_lrphi_342;
		if (start == 1'b0 && ^(main_lrphi_342) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphi_342_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph.i*/
	/*   %343 = add nsw i32 %i.425.i, 1*/
		main_lrphi_343 = main_signed_add_32_14;
end
always @(*) begin
/* main: %.lr.ph.i*/
/*   %343 = add nsw i32 %i.425.i, 1*/
	main_lrphi_343_reg = main_1_gep3_reg;
end
always @(*) begin
	/* main: %.lr.ph.i*/
	/*   %exitcond.i7 = icmp eq i32 %343, 9*/
		main_lrphi_exitcondi7 = (main_lrphi_343 == 32'd9);
end
always @(posedge clk) begin
	/* main: %.lr.ph.i*/
	/*   %exitcond.i7 = icmp eq i32 %343, 9*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_lrphi_exitcondi7_reg <= main_lrphi_exitcondi7;
		if (start == 1'b0 && ^(main_lrphi_exitcondi7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrphi_exitcondi7_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %344*/
	/*   %345 = sext i16 %339 to i32*/
		main_344_345 = $signed(main_gsm_absexiti6_339_reg);
end
always @(posedge clk) begin
	/* main: %344*/
	/*   %345 = sext i16 %339 to i32*/
	if ((cur_state == LEGUP_F_main_BB__344_100)) begin
		main_344_345_reg <= main_344_345;
		if (start == 1'b0 && ^(main_344_345) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_344_345_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %344*/
	/*   %346 = icmp eq i16 %338, 0*/
		main_344_346 = (main_gsm_absexiti6_338_reg == 16'd0);
end
always @(posedge clk) begin
	/* main: %344*/
	/*   %346 = icmp eq i16 %338, 0*/
	if ((cur_state == LEGUP_F_main_BB__344_100)) begin
		main_344_346_reg <= main_344_346;
		if (start == 1'b0 && ^(main_344_346) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_344_346_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i.i*/
	/*   %347 = sext i16 %338 to i32*/
		main_preheaderii_347 = $signed(main_gsm_absexiti6_338_reg);
end
always @(posedge clk) begin
	/* main: %.preheader.i.i*/
	/*   %347 = sext i16 %338 to i32*/
	if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_preheaderii_347_reg <= main_preheaderii_347;
		if (start == 1'b0 && ^(main_preheaderii_347) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderii_347_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i.i*/
	/*   %348 = shl nsw i32 %347, 1*/
		main_preheaderii_348 = (main_preheaderii_347 <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader.i.i*/
	/*   %348 = shl nsw i32 %347, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_preheaderii_348_reg <= main_preheaderii_348;
		if (start == 1'b0 && ^(main_preheaderii_348) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderii_348_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i.i*/
	/*   %349 = icmp slt i32 %348, %345*/
		main_preheaderii_349 = ($signed(main_preheaderii_348) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.preheader.i.i*/
	/*   %349 = icmp slt i32 %348, %345*/
	if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_preheaderii_349_reg <= main_preheaderii_349;
		if (start == 1'b0 && ^(main_preheaderii_349) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderii_349_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i.i*/
	/*   %350 = select i1 %349, i32 0, i32 %345*/
		main_preheaderii_350 = (main_preheaderii_349 ? 32'd0 : main_344_345_reg);
end
always @(posedge clk) begin
	/* main: %.preheader.i.i*/
	/*   %350 = select i1 %349, i32 0, i32 %345*/
	if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_preheaderii_350_reg <= main_preheaderii_350;
		if (start == 1'b0 && ^(main_preheaderii_350) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderii_350_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i.i*/
	/*   %..i1.i = sub nsw i32 %348, %350*/
		main_preheaderii_i1i = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %.preheader.i.i*/
/*   %..i1.i = sub nsw i32 %348, %350*/
	main_preheaderii_i1i_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %.preheader.i.i*/
	/*   %.3.i.i = select i1 %349, i16 0, i16 2*/
		main_preheaderii_3ii = (main_preheaderii_349 ? 16'd0 : 16'd2);
end
always @(posedge clk) begin
	/* main: %.preheader.i.i*/
	/*   %.3.i.i = select i1 %349, i16 0, i16 2*/
	if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_preheaderii_3ii_reg <= main_preheaderii_3ii;
		if (start == 1'b0 && ^(main_preheaderii_3ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderii_3ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i.i*/
	/*   %351 = shl nsw i32 %..i1.i, 1*/
		main_preheaderii_351 = (main_preheaderii_i1i <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.preheader.i.i*/
	/*   %351 = shl nsw i32 %..i1.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_preheaderii_351_reg <= main_preheaderii_351;
		if (start == 1'b0 && ^(main_preheaderii_351) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderii_351_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i.i*/
	/*   %352 = icmp slt i32 %351, %345*/
		main_preheaderii_352 = ($signed(main_preheaderii_351) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.preheader.i.i*/
	/*   %352 = icmp slt i32 %351, %345*/
	if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_preheaderii_352_reg <= main_preheaderii_352;
		if (start == 1'b0 && ^(main_preheaderii_352) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheaderii_352_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %353*/
	/*   %354 = sub nsw i32 %351, %345*/
		main_353_354 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %353*/
/*   %354 = sub nsw i32 %351, %345*/
	main_353_354_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %353*/
	/*   %355 = or i16 %.3.i.i, 1*/
		main_353_355 = (main_preheaderii_3ii_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %353*/
	/*   %355 = or i16 %.3.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB__353_102)) begin
		main_353_355_reg <= main_353_355;
		if (start == 1'b0 && ^(main_353_355) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_353_355_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.1.i.i*/
	/*   %L_num.0.be.1.i.i = phi i32 [ %354, %353 ], [ %351, %.preheader.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheaderii_101) & (memory_controller_waitrequest == 1'd0)) & (main_preheaderii_352 == 1'd1))) begin
		main_backedge1ii_L_num0be1ii = main_preheaderii_351;
	end
	/* main: %.backedge.1.i.i*/
	/*   %L_num.0.be.1.i.i = phi i32 [ %354, %353 ], [ %351, %.preheader.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__353_102) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge1ii_L_num0be1ii = main_353_354;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.1.i.i*/
	/*   %L_num.0.be.1.i.i = phi i32 [ %354, %353 ], [ %351, %.preheader.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheaderii_101) & (memory_controller_waitrequest == 1'd0)) & (main_preheaderii_352 == 1'd1))) begin
		main_backedge1ii_L_num0be1ii_reg <= main_backedge1ii_L_num0be1ii;
		if (start == 1'b0 && ^(main_backedge1ii_L_num0be1ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge1ii_L_num0be1ii_reg"); $finish; end
	end
	/* main: %.backedge.1.i.i*/
	/*   %L_num.0.be.1.i.i = phi i32 [ %354, %353 ], [ %351, %.preheader.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__353_102) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge1ii_L_num0be1ii_reg <= main_backedge1ii_L_num0be1ii;
		if (start == 1'b0 && ^(main_backedge1ii_L_num0be1ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge1ii_L_num0be1ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.1.i.i*/
	/*   %div.0.be.1.i.i = phi i16 [ %355, %353 ], [ %.3.i.i, %.preheader.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheaderii_101) & (memory_controller_waitrequest == 1'd0)) & (main_preheaderii_352 == 1'd1))) begin
		main_backedge1ii_div0be1ii = main_preheaderii_3ii;
	end
	/* main: %.backedge.1.i.i*/
	/*   %div.0.be.1.i.i = phi i16 [ %355, %353 ], [ %.3.i.i, %.preheader.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__353_102) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge1ii_div0be1ii = main_353_355;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.1.i.i*/
	/*   %div.0.be.1.i.i = phi i16 [ %355, %353 ], [ %.3.i.i, %.preheader.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheaderii_101) & (memory_controller_waitrequest == 1'd0)) & (main_preheaderii_352 == 1'd1))) begin
		main_backedge1ii_div0be1ii_reg <= main_backedge1ii_div0be1ii;
		if (start == 1'b0 && ^(main_backedge1ii_div0be1ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge1ii_div0be1ii_reg"); $finish; end
	end
	/* main: %.backedge.1.i.i*/
	/*   %div.0.be.1.i.i = phi i16 [ %355, %353 ], [ %.3.i.i, %.preheader.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__353_102) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge1ii_div0be1ii_reg <= main_backedge1ii_div0be1ii;
		if (start == 1'b0 && ^(main_backedge1ii_div0be1ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge1ii_div0be1ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.1.i.i*/
	/*   %356 = shl nsw i16 %div.0.be.1.i.i, 1*/
		main_backedge1ii_356 = (main_backedge1ii_div0be1ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.1.i.i*/
	/*   %356 = shl nsw i16 %div.0.be.1.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge1ii_103)) begin
		main_backedge1ii_356_reg <= main_backedge1ii_356;
		if (start == 1'b0 && ^(main_backedge1ii_356) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge1ii_356_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.1.i.i*/
	/*   %357 = shl nsw i32 %L_num.0.be.1.i.i, 1*/
		main_backedge1ii_357 = (main_backedge1ii_L_num0be1ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.1.i.i*/
	/*   %357 = shl nsw i32 %L_num.0.be.1.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge1ii_103)) begin
		main_backedge1ii_357_reg <= main_backedge1ii_357;
		if (start == 1'b0 && ^(main_backedge1ii_357) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge1ii_357_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.1.i.i*/
	/*   %358 = icmp slt i32 %357, %345*/
		main_backedge1ii_358 = ($signed(main_backedge1ii_357) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.1.i.i*/
	/*   %358 = icmp slt i32 %357, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge1ii_103)) begin
		main_backedge1ii_358_reg <= main_backedge1ii_358;
		if (start == 1'b0 && ^(main_backedge1ii_358) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge1ii_358_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %359*/
	/*   %360 = sub nsw i32 %357, %345*/
		main_359_360 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %359*/
/*   %360 = sub nsw i32 %357, %345*/
	main_359_360_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %359*/
	/*   %361 = or i16 %356, 1*/
		main_359_361 = (main_backedge1ii_356_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %359*/
	/*   %361 = or i16 %356, 1*/
	if ((cur_state == LEGUP_F_main_BB__359_104)) begin
		main_359_361_reg <= main_359_361;
		if (start == 1'b0 && ^(main_359_361) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_359_361_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.2.i.i*/
	/*   %L_num.0.be.2.i.i = phi i32 [ %360, %359 ], [ %357, %.backedge.1.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge1ii_103) & (memory_controller_waitrequest == 1'd0)) & (main_backedge1ii_358 == 1'd1))) begin
		main_backedge2ii_L_num0be2ii = main_backedge1ii_357;
	end
	/* main: %.backedge.2.i.i*/
	/*   %L_num.0.be.2.i.i = phi i32 [ %360, %359 ], [ %357, %.backedge.1.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__359_104) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge2ii_L_num0be2ii = main_359_360;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.2.i.i*/
	/*   %L_num.0.be.2.i.i = phi i32 [ %360, %359 ], [ %357, %.backedge.1.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge1ii_103) & (memory_controller_waitrequest == 1'd0)) & (main_backedge1ii_358 == 1'd1))) begin
		main_backedge2ii_L_num0be2ii_reg <= main_backedge2ii_L_num0be2ii;
		if (start == 1'b0 && ^(main_backedge2ii_L_num0be2ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge2ii_L_num0be2ii_reg"); $finish; end
	end
	/* main: %.backedge.2.i.i*/
	/*   %L_num.0.be.2.i.i = phi i32 [ %360, %359 ], [ %357, %.backedge.1.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__359_104) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge2ii_L_num0be2ii_reg <= main_backedge2ii_L_num0be2ii;
		if (start == 1'b0 && ^(main_backedge2ii_L_num0be2ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge2ii_L_num0be2ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.2.i.i*/
	/*   %div.0.be.2.i.i = phi i16 [ %361, %359 ], [ %356, %.backedge.1.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge1ii_103) & (memory_controller_waitrequest == 1'd0)) & (main_backedge1ii_358 == 1'd1))) begin
		main_backedge2ii_div0be2ii = main_backedge1ii_356;
	end
	/* main: %.backedge.2.i.i*/
	/*   %div.0.be.2.i.i = phi i16 [ %361, %359 ], [ %356, %.backedge.1.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__359_104) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge2ii_div0be2ii = main_359_361;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.2.i.i*/
	/*   %div.0.be.2.i.i = phi i16 [ %361, %359 ], [ %356, %.backedge.1.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge1ii_103) & (memory_controller_waitrequest == 1'd0)) & (main_backedge1ii_358 == 1'd1))) begin
		main_backedge2ii_div0be2ii_reg <= main_backedge2ii_div0be2ii;
		if (start == 1'b0 && ^(main_backedge2ii_div0be2ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge2ii_div0be2ii_reg"); $finish; end
	end
	/* main: %.backedge.2.i.i*/
	/*   %div.0.be.2.i.i = phi i16 [ %361, %359 ], [ %356, %.backedge.1.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__359_104) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge2ii_div0be2ii_reg <= main_backedge2ii_div0be2ii;
		if (start == 1'b0 && ^(main_backedge2ii_div0be2ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge2ii_div0be2ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.2.i.i*/
	/*   %362 = shl nsw i16 %div.0.be.2.i.i, 1*/
		main_backedge2ii_362 = (main_backedge2ii_div0be2ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.2.i.i*/
	/*   %362 = shl nsw i16 %div.0.be.2.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge2ii_105)) begin
		main_backedge2ii_362_reg <= main_backedge2ii_362;
		if (start == 1'b0 && ^(main_backedge2ii_362) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge2ii_362_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.2.i.i*/
	/*   %363 = shl i32 %L_num.0.be.2.i.i, 1*/
		main_backedge2ii_363 = (main_backedge2ii_L_num0be2ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.2.i.i*/
	/*   %363 = shl i32 %L_num.0.be.2.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge2ii_105)) begin
		main_backedge2ii_363_reg <= main_backedge2ii_363;
		if (start == 1'b0 && ^(main_backedge2ii_363) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge2ii_363_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.2.i.i*/
	/*   %364 = icmp slt i32 %363, %345*/
		main_backedge2ii_364 = ($signed(main_backedge2ii_363) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.2.i.i*/
	/*   %364 = icmp slt i32 %363, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge2ii_105)) begin
		main_backedge2ii_364_reg <= main_backedge2ii_364;
		if (start == 1'b0 && ^(main_backedge2ii_364) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge2ii_364_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %365*/
	/*   %366 = sub nsw i32 %363, %345*/
		main_365_366 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %365*/
/*   %366 = sub nsw i32 %363, %345*/
	main_365_366_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %365*/
	/*   %367 = or i16 %362, 1*/
		main_365_367 = (main_backedge2ii_362_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %365*/
	/*   %367 = or i16 %362, 1*/
	if ((cur_state == LEGUP_F_main_BB__365_106)) begin
		main_365_367_reg <= main_365_367;
		if (start == 1'b0 && ^(main_365_367) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_365_367_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.3.i.i*/
	/*   %L_num.0.be.3.i.i = phi i32 [ %366, %365 ], [ %363, %.backedge.2.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge2ii_105) & (memory_controller_waitrequest == 1'd0)) & (main_backedge2ii_364 == 1'd1))) begin
		main_backedge3ii_L_num0be3ii = main_backedge2ii_363;
	end
	/* main: %.backedge.3.i.i*/
	/*   %L_num.0.be.3.i.i = phi i32 [ %366, %365 ], [ %363, %.backedge.2.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__365_106) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge3ii_L_num0be3ii = main_365_366;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.3.i.i*/
	/*   %L_num.0.be.3.i.i = phi i32 [ %366, %365 ], [ %363, %.backedge.2.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge2ii_105) & (memory_controller_waitrequest == 1'd0)) & (main_backedge2ii_364 == 1'd1))) begin
		main_backedge3ii_L_num0be3ii_reg <= main_backedge3ii_L_num0be3ii;
		if (start == 1'b0 && ^(main_backedge3ii_L_num0be3ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge3ii_L_num0be3ii_reg"); $finish; end
	end
	/* main: %.backedge.3.i.i*/
	/*   %L_num.0.be.3.i.i = phi i32 [ %366, %365 ], [ %363, %.backedge.2.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__365_106) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge3ii_L_num0be3ii_reg <= main_backedge3ii_L_num0be3ii;
		if (start == 1'b0 && ^(main_backedge3ii_L_num0be3ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge3ii_L_num0be3ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.3.i.i*/
	/*   %div.0.be.3.i.i = phi i16 [ %367, %365 ], [ %362, %.backedge.2.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge2ii_105) & (memory_controller_waitrequest == 1'd0)) & (main_backedge2ii_364 == 1'd1))) begin
		main_backedge3ii_div0be3ii = main_backedge2ii_362;
	end
	/* main: %.backedge.3.i.i*/
	/*   %div.0.be.3.i.i = phi i16 [ %367, %365 ], [ %362, %.backedge.2.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__365_106) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge3ii_div0be3ii = main_365_367;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.3.i.i*/
	/*   %div.0.be.3.i.i = phi i16 [ %367, %365 ], [ %362, %.backedge.2.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge2ii_105) & (memory_controller_waitrequest == 1'd0)) & (main_backedge2ii_364 == 1'd1))) begin
		main_backedge3ii_div0be3ii_reg <= main_backedge3ii_div0be3ii;
		if (start == 1'b0 && ^(main_backedge3ii_div0be3ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge3ii_div0be3ii_reg"); $finish; end
	end
	/* main: %.backedge.3.i.i*/
	/*   %div.0.be.3.i.i = phi i16 [ %367, %365 ], [ %362, %.backedge.2.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__365_106) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge3ii_div0be3ii_reg <= main_backedge3ii_div0be3ii;
		if (start == 1'b0 && ^(main_backedge3ii_div0be3ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge3ii_div0be3ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.3.i.i*/
	/*   %368 = shl i16 %div.0.be.3.i.i, 1*/
		main_backedge3ii_368 = (main_backedge3ii_div0be3ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.3.i.i*/
	/*   %368 = shl i16 %div.0.be.3.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge3ii_107)) begin
		main_backedge3ii_368_reg <= main_backedge3ii_368;
		if (start == 1'b0 && ^(main_backedge3ii_368) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge3ii_368_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.3.i.i*/
	/*   %369 = shl i32 %L_num.0.be.3.i.i, 1*/
		main_backedge3ii_369 = (main_backedge3ii_L_num0be3ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.3.i.i*/
	/*   %369 = shl i32 %L_num.0.be.3.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge3ii_107)) begin
		main_backedge3ii_369_reg <= main_backedge3ii_369;
		if (start == 1'b0 && ^(main_backedge3ii_369) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge3ii_369_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.3.i.i*/
	/*   %370 = icmp slt i32 %369, %345*/
		main_backedge3ii_370 = ($signed(main_backedge3ii_369) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.3.i.i*/
	/*   %370 = icmp slt i32 %369, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge3ii_107)) begin
		main_backedge3ii_370_reg <= main_backedge3ii_370;
		if (start == 1'b0 && ^(main_backedge3ii_370) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge3ii_370_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %371*/
	/*   %372 = sub nsw i32 %369, %345*/
		main_371_372 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %371*/
/*   %372 = sub nsw i32 %369, %345*/
	main_371_372_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %371*/
	/*   %373 = or i16 %368, 1*/
		main_371_373 = (main_backedge3ii_368_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %371*/
	/*   %373 = or i16 %368, 1*/
	if ((cur_state == LEGUP_F_main_BB__371_108)) begin
		main_371_373_reg <= main_371_373;
		if (start == 1'b0 && ^(main_371_373) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_371_373_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.4.i.i*/
	/*   %L_num.0.be.4.i.i = phi i32 [ %372, %371 ], [ %369, %.backedge.3.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge3ii_107) & (memory_controller_waitrequest == 1'd0)) & (main_backedge3ii_370 == 1'd1))) begin
		main_backedge4ii_L_num0be4ii = main_backedge3ii_369;
	end
	/* main: %.backedge.4.i.i*/
	/*   %L_num.0.be.4.i.i = phi i32 [ %372, %371 ], [ %369, %.backedge.3.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__371_108) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge4ii_L_num0be4ii = main_371_372;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.4.i.i*/
	/*   %L_num.0.be.4.i.i = phi i32 [ %372, %371 ], [ %369, %.backedge.3.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge3ii_107) & (memory_controller_waitrequest == 1'd0)) & (main_backedge3ii_370 == 1'd1))) begin
		main_backedge4ii_L_num0be4ii_reg <= main_backedge4ii_L_num0be4ii;
		if (start == 1'b0 && ^(main_backedge4ii_L_num0be4ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge4ii_L_num0be4ii_reg"); $finish; end
	end
	/* main: %.backedge.4.i.i*/
	/*   %L_num.0.be.4.i.i = phi i32 [ %372, %371 ], [ %369, %.backedge.3.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__371_108) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge4ii_L_num0be4ii_reg <= main_backedge4ii_L_num0be4ii;
		if (start == 1'b0 && ^(main_backedge4ii_L_num0be4ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge4ii_L_num0be4ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.4.i.i*/
	/*   %div.0.be.4.i.i = phi i16 [ %373, %371 ], [ %368, %.backedge.3.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge3ii_107) & (memory_controller_waitrequest == 1'd0)) & (main_backedge3ii_370 == 1'd1))) begin
		main_backedge4ii_div0be4ii = main_backedge3ii_368;
	end
	/* main: %.backedge.4.i.i*/
	/*   %div.0.be.4.i.i = phi i16 [ %373, %371 ], [ %368, %.backedge.3.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__371_108) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge4ii_div0be4ii = main_371_373;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.4.i.i*/
	/*   %div.0.be.4.i.i = phi i16 [ %373, %371 ], [ %368, %.backedge.3.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge3ii_107) & (memory_controller_waitrequest == 1'd0)) & (main_backedge3ii_370 == 1'd1))) begin
		main_backedge4ii_div0be4ii_reg <= main_backedge4ii_div0be4ii;
		if (start == 1'b0 && ^(main_backedge4ii_div0be4ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge4ii_div0be4ii_reg"); $finish; end
	end
	/* main: %.backedge.4.i.i*/
	/*   %div.0.be.4.i.i = phi i16 [ %373, %371 ], [ %368, %.backedge.3.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__371_108) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge4ii_div0be4ii_reg <= main_backedge4ii_div0be4ii;
		if (start == 1'b0 && ^(main_backedge4ii_div0be4ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge4ii_div0be4ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.4.i.i*/
	/*   %374 = shl i16 %div.0.be.4.i.i, 1*/
		main_backedge4ii_374 = (main_backedge4ii_div0be4ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.4.i.i*/
	/*   %374 = shl i16 %div.0.be.4.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge4ii_109)) begin
		main_backedge4ii_374_reg <= main_backedge4ii_374;
		if (start == 1'b0 && ^(main_backedge4ii_374) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge4ii_374_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.4.i.i*/
	/*   %375 = shl i32 %L_num.0.be.4.i.i, 1*/
		main_backedge4ii_375 = (main_backedge4ii_L_num0be4ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.4.i.i*/
	/*   %375 = shl i32 %L_num.0.be.4.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge4ii_109)) begin
		main_backedge4ii_375_reg <= main_backedge4ii_375;
		if (start == 1'b0 && ^(main_backedge4ii_375) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge4ii_375_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.4.i.i*/
	/*   %376 = icmp slt i32 %375, %345*/
		main_backedge4ii_376 = ($signed(main_backedge4ii_375) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.4.i.i*/
	/*   %376 = icmp slt i32 %375, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge4ii_109)) begin
		main_backedge4ii_376_reg <= main_backedge4ii_376;
		if (start == 1'b0 && ^(main_backedge4ii_376) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge4ii_376_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %377*/
	/*   %378 = sub nsw i32 %375, %345*/
		main_377_378 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %377*/
/*   %378 = sub nsw i32 %375, %345*/
	main_377_378_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %377*/
	/*   %379 = or i16 %374, 1*/
		main_377_379 = (main_backedge4ii_374_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %377*/
	/*   %379 = or i16 %374, 1*/
	if ((cur_state == LEGUP_F_main_BB__377_110)) begin
		main_377_379_reg <= main_377_379;
		if (start == 1'b0 && ^(main_377_379) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_377_379_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.5.i.i*/
	/*   %L_num.0.be.5.i.i = phi i32 [ %378, %377 ], [ %375, %.backedge.4.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge4ii_109) & (memory_controller_waitrequest == 1'd0)) & (main_backedge4ii_376 == 1'd1))) begin
		main_backedge5ii_L_num0be5ii = main_backedge4ii_375;
	end
	/* main: %.backedge.5.i.i*/
	/*   %L_num.0.be.5.i.i = phi i32 [ %378, %377 ], [ %375, %.backedge.4.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__377_110) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge5ii_L_num0be5ii = main_377_378;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.5.i.i*/
	/*   %L_num.0.be.5.i.i = phi i32 [ %378, %377 ], [ %375, %.backedge.4.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge4ii_109) & (memory_controller_waitrequest == 1'd0)) & (main_backedge4ii_376 == 1'd1))) begin
		main_backedge5ii_L_num0be5ii_reg <= main_backedge5ii_L_num0be5ii;
		if (start == 1'b0 && ^(main_backedge5ii_L_num0be5ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge5ii_L_num0be5ii_reg"); $finish; end
	end
	/* main: %.backedge.5.i.i*/
	/*   %L_num.0.be.5.i.i = phi i32 [ %378, %377 ], [ %375, %.backedge.4.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__377_110) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge5ii_L_num0be5ii_reg <= main_backedge5ii_L_num0be5ii;
		if (start == 1'b0 && ^(main_backedge5ii_L_num0be5ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge5ii_L_num0be5ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.5.i.i*/
	/*   %div.0.be.5.i.i = phi i16 [ %379, %377 ], [ %374, %.backedge.4.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge4ii_109) & (memory_controller_waitrequest == 1'd0)) & (main_backedge4ii_376 == 1'd1))) begin
		main_backedge5ii_div0be5ii = main_backedge4ii_374;
	end
	/* main: %.backedge.5.i.i*/
	/*   %div.0.be.5.i.i = phi i16 [ %379, %377 ], [ %374, %.backedge.4.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__377_110) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge5ii_div0be5ii = main_377_379;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.5.i.i*/
	/*   %div.0.be.5.i.i = phi i16 [ %379, %377 ], [ %374, %.backedge.4.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge4ii_109) & (memory_controller_waitrequest == 1'd0)) & (main_backedge4ii_376 == 1'd1))) begin
		main_backedge5ii_div0be5ii_reg <= main_backedge5ii_div0be5ii;
		if (start == 1'b0 && ^(main_backedge5ii_div0be5ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge5ii_div0be5ii_reg"); $finish; end
	end
	/* main: %.backedge.5.i.i*/
	/*   %div.0.be.5.i.i = phi i16 [ %379, %377 ], [ %374, %.backedge.4.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__377_110) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge5ii_div0be5ii_reg <= main_backedge5ii_div0be5ii;
		if (start == 1'b0 && ^(main_backedge5ii_div0be5ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge5ii_div0be5ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.5.i.i*/
	/*   %380 = shl i16 %div.0.be.5.i.i, 1*/
		main_backedge5ii_380 = (main_backedge5ii_div0be5ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.5.i.i*/
	/*   %380 = shl i16 %div.0.be.5.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge5ii_111)) begin
		main_backedge5ii_380_reg <= main_backedge5ii_380;
		if (start == 1'b0 && ^(main_backedge5ii_380) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge5ii_380_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.5.i.i*/
	/*   %381 = shl i32 %L_num.0.be.5.i.i, 1*/
		main_backedge5ii_381 = (main_backedge5ii_L_num0be5ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.5.i.i*/
	/*   %381 = shl i32 %L_num.0.be.5.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge5ii_111)) begin
		main_backedge5ii_381_reg <= main_backedge5ii_381;
		if (start == 1'b0 && ^(main_backedge5ii_381) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge5ii_381_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.5.i.i*/
	/*   %382 = icmp slt i32 %381, %345*/
		main_backedge5ii_382 = ($signed(main_backedge5ii_381) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.5.i.i*/
	/*   %382 = icmp slt i32 %381, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge5ii_111)) begin
		main_backedge5ii_382_reg <= main_backedge5ii_382;
		if (start == 1'b0 && ^(main_backedge5ii_382) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge5ii_382_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %383*/
	/*   %384 = sub nsw i32 %381, %345*/
		main_383_384 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %383*/
/*   %384 = sub nsw i32 %381, %345*/
	main_383_384_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %383*/
	/*   %385 = or i16 %380, 1*/
		main_383_385 = (main_backedge5ii_380_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %383*/
	/*   %385 = or i16 %380, 1*/
	if ((cur_state == LEGUP_F_main_BB__383_112)) begin
		main_383_385_reg <= main_383_385;
		if (start == 1'b0 && ^(main_383_385) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_383_385_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.6.i.i*/
	/*   %L_num.0.be.6.i.i = phi i32 [ %384, %383 ], [ %381, %.backedge.5.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge5ii_111) & (memory_controller_waitrequest == 1'd0)) & (main_backedge5ii_382 == 1'd1))) begin
		main_backedge6ii_L_num0be6ii = main_backedge5ii_381;
	end
	/* main: %.backedge.6.i.i*/
	/*   %L_num.0.be.6.i.i = phi i32 [ %384, %383 ], [ %381, %.backedge.5.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__383_112) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge6ii_L_num0be6ii = main_383_384;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.6.i.i*/
	/*   %L_num.0.be.6.i.i = phi i32 [ %384, %383 ], [ %381, %.backedge.5.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge5ii_111) & (memory_controller_waitrequest == 1'd0)) & (main_backedge5ii_382 == 1'd1))) begin
		main_backedge6ii_L_num0be6ii_reg <= main_backedge6ii_L_num0be6ii;
		if (start == 1'b0 && ^(main_backedge6ii_L_num0be6ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge6ii_L_num0be6ii_reg"); $finish; end
	end
	/* main: %.backedge.6.i.i*/
	/*   %L_num.0.be.6.i.i = phi i32 [ %384, %383 ], [ %381, %.backedge.5.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__383_112) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge6ii_L_num0be6ii_reg <= main_backedge6ii_L_num0be6ii;
		if (start == 1'b0 && ^(main_backedge6ii_L_num0be6ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge6ii_L_num0be6ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.6.i.i*/
	/*   %div.0.be.6.i.i = phi i16 [ %385, %383 ], [ %380, %.backedge.5.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge5ii_111) & (memory_controller_waitrequest == 1'd0)) & (main_backedge5ii_382 == 1'd1))) begin
		main_backedge6ii_div0be6ii = main_backedge5ii_380;
	end
	/* main: %.backedge.6.i.i*/
	/*   %div.0.be.6.i.i = phi i16 [ %385, %383 ], [ %380, %.backedge.5.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__383_112) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge6ii_div0be6ii = main_383_385;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.6.i.i*/
	/*   %div.0.be.6.i.i = phi i16 [ %385, %383 ], [ %380, %.backedge.5.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge5ii_111) & (memory_controller_waitrequest == 1'd0)) & (main_backedge5ii_382 == 1'd1))) begin
		main_backedge6ii_div0be6ii_reg <= main_backedge6ii_div0be6ii;
		if (start == 1'b0 && ^(main_backedge6ii_div0be6ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge6ii_div0be6ii_reg"); $finish; end
	end
	/* main: %.backedge.6.i.i*/
	/*   %div.0.be.6.i.i = phi i16 [ %385, %383 ], [ %380, %.backedge.5.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__383_112) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge6ii_div0be6ii_reg <= main_backedge6ii_div0be6ii;
		if (start == 1'b0 && ^(main_backedge6ii_div0be6ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge6ii_div0be6ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.6.i.i*/
	/*   %386 = shl i16 %div.0.be.6.i.i, 1*/
		main_backedge6ii_386 = (main_backedge6ii_div0be6ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.6.i.i*/
	/*   %386 = shl i16 %div.0.be.6.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge6ii_113)) begin
		main_backedge6ii_386_reg <= main_backedge6ii_386;
		if (start == 1'b0 && ^(main_backedge6ii_386) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge6ii_386_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.6.i.i*/
	/*   %387 = shl i32 %L_num.0.be.6.i.i, 1*/
		main_backedge6ii_387 = (main_backedge6ii_L_num0be6ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.6.i.i*/
	/*   %387 = shl i32 %L_num.0.be.6.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge6ii_113)) begin
		main_backedge6ii_387_reg <= main_backedge6ii_387;
		if (start == 1'b0 && ^(main_backedge6ii_387) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge6ii_387_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.6.i.i*/
	/*   %388 = icmp slt i32 %387, %345*/
		main_backedge6ii_388 = ($signed(main_backedge6ii_387) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.6.i.i*/
	/*   %388 = icmp slt i32 %387, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge6ii_113)) begin
		main_backedge6ii_388_reg <= main_backedge6ii_388;
		if (start == 1'b0 && ^(main_backedge6ii_388) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge6ii_388_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %389*/
	/*   %390 = sub nsw i32 %387, %345*/
		main_389_390 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %389*/
/*   %390 = sub nsw i32 %387, %345*/
	main_389_390_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %389*/
	/*   %391 = or i16 %386, 1*/
		main_389_391 = (main_backedge6ii_386_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %389*/
	/*   %391 = or i16 %386, 1*/
	if ((cur_state == LEGUP_F_main_BB__389_114)) begin
		main_389_391_reg <= main_389_391;
		if (start == 1'b0 && ^(main_389_391) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_389_391_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.7.i.i*/
	/*   %L_num.0.be.7.i.i = phi i32 [ %390, %389 ], [ %387, %.backedge.6.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge6ii_113) & (memory_controller_waitrequest == 1'd0)) & (main_backedge6ii_388 == 1'd1))) begin
		main_backedge7ii_L_num0be7ii = main_backedge6ii_387;
	end
	/* main: %.backedge.7.i.i*/
	/*   %L_num.0.be.7.i.i = phi i32 [ %390, %389 ], [ %387, %.backedge.6.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__389_114) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge7ii_L_num0be7ii = main_389_390;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.7.i.i*/
	/*   %L_num.0.be.7.i.i = phi i32 [ %390, %389 ], [ %387, %.backedge.6.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge6ii_113) & (memory_controller_waitrequest == 1'd0)) & (main_backedge6ii_388 == 1'd1))) begin
		main_backedge7ii_L_num0be7ii_reg <= main_backedge7ii_L_num0be7ii;
		if (start == 1'b0 && ^(main_backedge7ii_L_num0be7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge7ii_L_num0be7ii_reg"); $finish; end
	end
	/* main: %.backedge.7.i.i*/
	/*   %L_num.0.be.7.i.i = phi i32 [ %390, %389 ], [ %387, %.backedge.6.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__389_114) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge7ii_L_num0be7ii_reg <= main_backedge7ii_L_num0be7ii;
		if (start == 1'b0 && ^(main_backedge7ii_L_num0be7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge7ii_L_num0be7ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.7.i.i*/
	/*   %div.0.be.7.i.i = phi i16 [ %391, %389 ], [ %386, %.backedge.6.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge6ii_113) & (memory_controller_waitrequest == 1'd0)) & (main_backedge6ii_388 == 1'd1))) begin
		main_backedge7ii_div0be7ii = main_backedge6ii_386;
	end
	/* main: %.backedge.7.i.i*/
	/*   %div.0.be.7.i.i = phi i16 [ %391, %389 ], [ %386, %.backedge.6.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__389_114) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge7ii_div0be7ii = main_389_391;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.7.i.i*/
	/*   %div.0.be.7.i.i = phi i16 [ %391, %389 ], [ %386, %.backedge.6.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge6ii_113) & (memory_controller_waitrequest == 1'd0)) & (main_backedge6ii_388 == 1'd1))) begin
		main_backedge7ii_div0be7ii_reg <= main_backedge7ii_div0be7ii;
		if (start == 1'b0 && ^(main_backedge7ii_div0be7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge7ii_div0be7ii_reg"); $finish; end
	end
	/* main: %.backedge.7.i.i*/
	/*   %div.0.be.7.i.i = phi i16 [ %391, %389 ], [ %386, %.backedge.6.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__389_114) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge7ii_div0be7ii_reg <= main_backedge7ii_div0be7ii;
		if (start == 1'b0 && ^(main_backedge7ii_div0be7ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge7ii_div0be7ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.7.i.i*/
	/*   %392 = shl i16 %div.0.be.7.i.i, 1*/
		main_backedge7ii_392 = (main_backedge7ii_div0be7ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.7.i.i*/
	/*   %392 = shl i16 %div.0.be.7.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge7ii_115)) begin
		main_backedge7ii_392_reg <= main_backedge7ii_392;
		if (start == 1'b0 && ^(main_backedge7ii_392) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge7ii_392_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.7.i.i*/
	/*   %393 = shl i32 %L_num.0.be.7.i.i, 1*/
		main_backedge7ii_393 = (main_backedge7ii_L_num0be7ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.7.i.i*/
	/*   %393 = shl i32 %L_num.0.be.7.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge7ii_115)) begin
		main_backedge7ii_393_reg <= main_backedge7ii_393;
		if (start == 1'b0 && ^(main_backedge7ii_393) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge7ii_393_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.7.i.i*/
	/*   %394 = icmp slt i32 %393, %345*/
		main_backedge7ii_394 = ($signed(main_backedge7ii_393) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.7.i.i*/
	/*   %394 = icmp slt i32 %393, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge7ii_115)) begin
		main_backedge7ii_394_reg <= main_backedge7ii_394;
		if (start == 1'b0 && ^(main_backedge7ii_394) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge7ii_394_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %395*/
	/*   %396 = sub nsw i32 %393, %345*/
		main_395_396 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %395*/
/*   %396 = sub nsw i32 %393, %345*/
	main_395_396_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %395*/
	/*   %397 = or i16 %392, 1*/
		main_395_397 = (main_backedge7ii_392_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %395*/
	/*   %397 = or i16 %392, 1*/
	if ((cur_state == LEGUP_F_main_BB__395_116)) begin
		main_395_397_reg <= main_395_397;
		if (start == 1'b0 && ^(main_395_397) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_395_397_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.8.i.i*/
	/*   %L_num.0.be.8.i.i = phi i32 [ %396, %395 ], [ %393, %.backedge.7.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge7ii_115) & (memory_controller_waitrequest == 1'd0)) & (main_backedge7ii_394 == 1'd1))) begin
		main_backedge8ii_L_num0be8ii = main_backedge7ii_393;
	end
	/* main: %.backedge.8.i.i*/
	/*   %L_num.0.be.8.i.i = phi i32 [ %396, %395 ], [ %393, %.backedge.7.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__395_116) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge8ii_L_num0be8ii = main_395_396;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.8.i.i*/
	/*   %L_num.0.be.8.i.i = phi i32 [ %396, %395 ], [ %393, %.backedge.7.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge7ii_115) & (memory_controller_waitrequest == 1'd0)) & (main_backedge7ii_394 == 1'd1))) begin
		main_backedge8ii_L_num0be8ii_reg <= main_backedge8ii_L_num0be8ii;
		if (start == 1'b0 && ^(main_backedge8ii_L_num0be8ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge8ii_L_num0be8ii_reg"); $finish; end
	end
	/* main: %.backedge.8.i.i*/
	/*   %L_num.0.be.8.i.i = phi i32 [ %396, %395 ], [ %393, %.backedge.7.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__395_116) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge8ii_L_num0be8ii_reg <= main_backedge8ii_L_num0be8ii;
		if (start == 1'b0 && ^(main_backedge8ii_L_num0be8ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge8ii_L_num0be8ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.8.i.i*/
	/*   %div.0.be.8.i.i = phi i16 [ %397, %395 ], [ %392, %.backedge.7.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge7ii_115) & (memory_controller_waitrequest == 1'd0)) & (main_backedge7ii_394 == 1'd1))) begin
		main_backedge8ii_div0be8ii = main_backedge7ii_392;
	end
	/* main: %.backedge.8.i.i*/
	/*   %div.0.be.8.i.i = phi i16 [ %397, %395 ], [ %392, %.backedge.7.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__395_116) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge8ii_div0be8ii = main_395_397;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.8.i.i*/
	/*   %div.0.be.8.i.i = phi i16 [ %397, %395 ], [ %392, %.backedge.7.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge7ii_115) & (memory_controller_waitrequest == 1'd0)) & (main_backedge7ii_394 == 1'd1))) begin
		main_backedge8ii_div0be8ii_reg <= main_backedge8ii_div0be8ii;
		if (start == 1'b0 && ^(main_backedge8ii_div0be8ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge8ii_div0be8ii_reg"); $finish; end
	end
	/* main: %.backedge.8.i.i*/
	/*   %div.0.be.8.i.i = phi i16 [ %397, %395 ], [ %392, %.backedge.7.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__395_116) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge8ii_div0be8ii_reg <= main_backedge8ii_div0be8ii;
		if (start == 1'b0 && ^(main_backedge8ii_div0be8ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge8ii_div0be8ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.8.i.i*/
	/*   %398 = shl i16 %div.0.be.8.i.i, 1*/
		main_backedge8ii_398 = (main_backedge8ii_div0be8ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.8.i.i*/
	/*   %398 = shl i16 %div.0.be.8.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge8ii_117)) begin
		main_backedge8ii_398_reg <= main_backedge8ii_398;
		if (start == 1'b0 && ^(main_backedge8ii_398) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge8ii_398_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.8.i.i*/
	/*   %399 = shl i32 %L_num.0.be.8.i.i, 1*/
		main_backedge8ii_399 = (main_backedge8ii_L_num0be8ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.8.i.i*/
	/*   %399 = shl i32 %L_num.0.be.8.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge8ii_117)) begin
		main_backedge8ii_399_reg <= main_backedge8ii_399;
		if (start == 1'b0 && ^(main_backedge8ii_399) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge8ii_399_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.8.i.i*/
	/*   %400 = icmp slt i32 %399, %345*/
		main_backedge8ii_400 = ($signed(main_backedge8ii_399) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.8.i.i*/
	/*   %400 = icmp slt i32 %399, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge8ii_117)) begin
		main_backedge8ii_400_reg <= main_backedge8ii_400;
		if (start == 1'b0 && ^(main_backedge8ii_400) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge8ii_400_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %401*/
	/*   %402 = sub nsw i32 %399, %345*/
		main_401_402 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %401*/
/*   %402 = sub nsw i32 %399, %345*/
	main_401_402_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %401*/
	/*   %403 = or i16 %398, 1*/
		main_401_403 = (main_backedge8ii_398_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %401*/
	/*   %403 = or i16 %398, 1*/
	if ((cur_state == LEGUP_F_main_BB__401_118)) begin
		main_401_403_reg <= main_401_403;
		if (start == 1'b0 && ^(main_401_403) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_401_403_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.9.i.i*/
	/*   %L_num.0.be.9.i.i = phi i32 [ %402, %401 ], [ %399, %.backedge.8.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge8ii_117) & (memory_controller_waitrequest == 1'd0)) & (main_backedge8ii_400 == 1'd1))) begin
		main_backedge9ii_L_num0be9ii = main_backedge8ii_399;
	end
	/* main: %.backedge.9.i.i*/
	/*   %L_num.0.be.9.i.i = phi i32 [ %402, %401 ], [ %399, %.backedge.8.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__401_118) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge9ii_L_num0be9ii = main_401_402;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.9.i.i*/
	/*   %L_num.0.be.9.i.i = phi i32 [ %402, %401 ], [ %399, %.backedge.8.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge8ii_117) & (memory_controller_waitrequest == 1'd0)) & (main_backedge8ii_400 == 1'd1))) begin
		main_backedge9ii_L_num0be9ii_reg <= main_backedge9ii_L_num0be9ii;
		if (start == 1'b0 && ^(main_backedge9ii_L_num0be9ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge9ii_L_num0be9ii_reg"); $finish; end
	end
	/* main: %.backedge.9.i.i*/
	/*   %L_num.0.be.9.i.i = phi i32 [ %402, %401 ], [ %399, %.backedge.8.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__401_118) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge9ii_L_num0be9ii_reg <= main_backedge9ii_L_num0be9ii;
		if (start == 1'b0 && ^(main_backedge9ii_L_num0be9ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge9ii_L_num0be9ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.9.i.i*/
	/*   %div.0.be.9.i.i = phi i16 [ %403, %401 ], [ %398, %.backedge.8.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge8ii_117) & (memory_controller_waitrequest == 1'd0)) & (main_backedge8ii_400 == 1'd1))) begin
		main_backedge9ii_div0be9ii = main_backedge8ii_398;
	end
	/* main: %.backedge.9.i.i*/
	/*   %div.0.be.9.i.i = phi i16 [ %403, %401 ], [ %398, %.backedge.8.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__401_118) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge9ii_div0be9ii = main_401_403;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.9.i.i*/
	/*   %div.0.be.9.i.i = phi i16 [ %403, %401 ], [ %398, %.backedge.8.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge8ii_117) & (memory_controller_waitrequest == 1'd0)) & (main_backedge8ii_400 == 1'd1))) begin
		main_backedge9ii_div0be9ii_reg <= main_backedge9ii_div0be9ii;
		if (start == 1'b0 && ^(main_backedge9ii_div0be9ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge9ii_div0be9ii_reg"); $finish; end
	end
	/* main: %.backedge.9.i.i*/
	/*   %div.0.be.9.i.i = phi i16 [ %403, %401 ], [ %398, %.backedge.8.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__401_118) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge9ii_div0be9ii_reg <= main_backedge9ii_div0be9ii;
		if (start == 1'b0 && ^(main_backedge9ii_div0be9ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge9ii_div0be9ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.9.i.i*/
	/*   %404 = shl i16 %div.0.be.9.i.i, 1*/
		main_backedge9ii_404 = (main_backedge9ii_div0be9ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.9.i.i*/
	/*   %404 = shl i16 %div.0.be.9.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge9ii_119)) begin
		main_backedge9ii_404_reg <= main_backedge9ii_404;
		if (start == 1'b0 && ^(main_backedge9ii_404) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge9ii_404_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.9.i.i*/
	/*   %405 = shl i32 %L_num.0.be.9.i.i, 1*/
		main_backedge9ii_405 = (main_backedge9ii_L_num0be9ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.9.i.i*/
	/*   %405 = shl i32 %L_num.0.be.9.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge9ii_119)) begin
		main_backedge9ii_405_reg <= main_backedge9ii_405;
		if (start == 1'b0 && ^(main_backedge9ii_405) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge9ii_405_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.9.i.i*/
	/*   %406 = icmp slt i32 %405, %345*/
		main_backedge9ii_406 = ($signed(main_backedge9ii_405) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.9.i.i*/
	/*   %406 = icmp slt i32 %405, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge9ii_119)) begin
		main_backedge9ii_406_reg <= main_backedge9ii_406;
		if (start == 1'b0 && ^(main_backedge9ii_406) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge9ii_406_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %407*/
	/*   %408 = sub nsw i32 %405, %345*/
		main_407_408 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %407*/
/*   %408 = sub nsw i32 %405, %345*/
	main_407_408_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %407*/
	/*   %409 = or i16 %404, 1*/
		main_407_409 = (main_backedge9ii_404_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %407*/
	/*   %409 = or i16 %404, 1*/
	if ((cur_state == LEGUP_F_main_BB__407_120)) begin
		main_407_409_reg <= main_407_409;
		if (start == 1'b0 && ^(main_407_409) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_407_409_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.10.i.i*/
	/*   %L_num.0.be.10.i.i = phi i32 [ %408, %407 ], [ %405, %.backedge.9.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge9ii_119) & (memory_controller_waitrequest == 1'd0)) & (main_backedge9ii_406 == 1'd1))) begin
		main_backedge10ii_L_num0be10ii = main_backedge9ii_405;
	end
	/* main: %.backedge.10.i.i*/
	/*   %L_num.0.be.10.i.i = phi i32 [ %408, %407 ], [ %405, %.backedge.9.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__407_120) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge10ii_L_num0be10ii = main_407_408;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.10.i.i*/
	/*   %L_num.0.be.10.i.i = phi i32 [ %408, %407 ], [ %405, %.backedge.9.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge9ii_119) & (memory_controller_waitrequest == 1'd0)) & (main_backedge9ii_406 == 1'd1))) begin
		main_backedge10ii_L_num0be10ii_reg <= main_backedge10ii_L_num0be10ii;
		if (start == 1'b0 && ^(main_backedge10ii_L_num0be10ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge10ii_L_num0be10ii_reg"); $finish; end
	end
	/* main: %.backedge.10.i.i*/
	/*   %L_num.0.be.10.i.i = phi i32 [ %408, %407 ], [ %405, %.backedge.9.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__407_120) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge10ii_L_num0be10ii_reg <= main_backedge10ii_L_num0be10ii;
		if (start == 1'b0 && ^(main_backedge10ii_L_num0be10ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge10ii_L_num0be10ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.10.i.i*/
	/*   %div.0.be.10.i.i = phi i16 [ %409, %407 ], [ %404, %.backedge.9.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge9ii_119) & (memory_controller_waitrequest == 1'd0)) & (main_backedge9ii_406 == 1'd1))) begin
		main_backedge10ii_div0be10ii = main_backedge9ii_404;
	end
	/* main: %.backedge.10.i.i*/
	/*   %div.0.be.10.i.i = phi i16 [ %409, %407 ], [ %404, %.backedge.9.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__407_120) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge10ii_div0be10ii = main_407_409;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.10.i.i*/
	/*   %div.0.be.10.i.i = phi i16 [ %409, %407 ], [ %404, %.backedge.9.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge9ii_119) & (memory_controller_waitrequest == 1'd0)) & (main_backedge9ii_406 == 1'd1))) begin
		main_backedge10ii_div0be10ii_reg <= main_backedge10ii_div0be10ii;
		if (start == 1'b0 && ^(main_backedge10ii_div0be10ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge10ii_div0be10ii_reg"); $finish; end
	end
	/* main: %.backedge.10.i.i*/
	/*   %div.0.be.10.i.i = phi i16 [ %409, %407 ], [ %404, %.backedge.9.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__407_120) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge10ii_div0be10ii_reg <= main_backedge10ii_div0be10ii;
		if (start == 1'b0 && ^(main_backedge10ii_div0be10ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge10ii_div0be10ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.10.i.i*/
	/*   %410 = shl i16 %div.0.be.10.i.i, 1*/
		main_backedge10ii_410 = (main_backedge10ii_div0be10ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.10.i.i*/
	/*   %410 = shl i16 %div.0.be.10.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge10ii_121)) begin
		main_backedge10ii_410_reg <= main_backedge10ii_410;
		if (start == 1'b0 && ^(main_backedge10ii_410) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge10ii_410_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.10.i.i*/
	/*   %411 = shl i32 %L_num.0.be.10.i.i, 1*/
		main_backedge10ii_411 = (main_backedge10ii_L_num0be10ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.10.i.i*/
	/*   %411 = shl i32 %L_num.0.be.10.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge10ii_121)) begin
		main_backedge10ii_411_reg <= main_backedge10ii_411;
		if (start == 1'b0 && ^(main_backedge10ii_411) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge10ii_411_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.10.i.i*/
	/*   %412 = icmp slt i32 %411, %345*/
		main_backedge10ii_412 = ($signed(main_backedge10ii_411) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.10.i.i*/
	/*   %412 = icmp slt i32 %411, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge10ii_121)) begin
		main_backedge10ii_412_reg <= main_backedge10ii_412;
		if (start == 1'b0 && ^(main_backedge10ii_412) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge10ii_412_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %413*/
	/*   %414 = sub nsw i32 %411, %345*/
		main_413_414 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %413*/
/*   %414 = sub nsw i32 %411, %345*/
	main_413_414_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %413*/
	/*   %415 = or i16 %410, 1*/
		main_413_415 = (main_backedge10ii_410_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %413*/
	/*   %415 = or i16 %410, 1*/
	if ((cur_state == LEGUP_F_main_BB__413_122)) begin
		main_413_415_reg <= main_413_415;
		if (start == 1'b0 && ^(main_413_415) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_413_415_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.11.i.i*/
	/*   %L_num.0.be.11.i.i = phi i32 [ %414, %413 ], [ %411, %.backedge.10.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge10ii_121) & (memory_controller_waitrequest == 1'd0)) & (main_backedge10ii_412 == 1'd1))) begin
		main_backedge11ii_L_num0be11ii = main_backedge10ii_411;
	end
	/* main: %.backedge.11.i.i*/
	/*   %L_num.0.be.11.i.i = phi i32 [ %414, %413 ], [ %411, %.backedge.10.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__413_122) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge11ii_L_num0be11ii = main_413_414;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.11.i.i*/
	/*   %L_num.0.be.11.i.i = phi i32 [ %414, %413 ], [ %411, %.backedge.10.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge10ii_121) & (memory_controller_waitrequest == 1'd0)) & (main_backedge10ii_412 == 1'd1))) begin
		main_backedge11ii_L_num0be11ii_reg <= main_backedge11ii_L_num0be11ii;
		if (start == 1'b0 && ^(main_backedge11ii_L_num0be11ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge11ii_L_num0be11ii_reg"); $finish; end
	end
	/* main: %.backedge.11.i.i*/
	/*   %L_num.0.be.11.i.i = phi i32 [ %414, %413 ], [ %411, %.backedge.10.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__413_122) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge11ii_L_num0be11ii_reg <= main_backedge11ii_L_num0be11ii;
		if (start == 1'b0 && ^(main_backedge11ii_L_num0be11ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge11ii_L_num0be11ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.11.i.i*/
	/*   %div.0.be.11.i.i = phi i16 [ %415, %413 ], [ %410, %.backedge.10.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge10ii_121) & (memory_controller_waitrequest == 1'd0)) & (main_backedge10ii_412 == 1'd1))) begin
		main_backedge11ii_div0be11ii = main_backedge10ii_410;
	end
	/* main: %.backedge.11.i.i*/
	/*   %div.0.be.11.i.i = phi i16 [ %415, %413 ], [ %410, %.backedge.10.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__413_122) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge11ii_div0be11ii = main_413_415;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.11.i.i*/
	/*   %div.0.be.11.i.i = phi i16 [ %415, %413 ], [ %410, %.backedge.10.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge10ii_121) & (memory_controller_waitrequest == 1'd0)) & (main_backedge10ii_412 == 1'd1))) begin
		main_backedge11ii_div0be11ii_reg <= main_backedge11ii_div0be11ii;
		if (start == 1'b0 && ^(main_backedge11ii_div0be11ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge11ii_div0be11ii_reg"); $finish; end
	end
	/* main: %.backedge.11.i.i*/
	/*   %div.0.be.11.i.i = phi i16 [ %415, %413 ], [ %410, %.backedge.10.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__413_122) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge11ii_div0be11ii_reg <= main_backedge11ii_div0be11ii;
		if (start == 1'b0 && ^(main_backedge11ii_div0be11ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge11ii_div0be11ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.11.i.i*/
	/*   %416 = shl i16 %div.0.be.11.i.i, 1*/
		main_backedge11ii_416 = (main_backedge11ii_div0be11ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.11.i.i*/
	/*   %416 = shl i16 %div.0.be.11.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge11ii_123)) begin
		main_backedge11ii_416_reg <= main_backedge11ii_416;
		if (start == 1'b0 && ^(main_backedge11ii_416) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge11ii_416_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.11.i.i*/
	/*   %417 = shl i32 %L_num.0.be.11.i.i, 1*/
		main_backedge11ii_417 = (main_backedge11ii_L_num0be11ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.11.i.i*/
	/*   %417 = shl i32 %L_num.0.be.11.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge11ii_123)) begin
		main_backedge11ii_417_reg <= main_backedge11ii_417;
		if (start == 1'b0 && ^(main_backedge11ii_417) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge11ii_417_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.11.i.i*/
	/*   %418 = icmp slt i32 %417, %345*/
		main_backedge11ii_418 = ($signed(main_backedge11ii_417) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.11.i.i*/
	/*   %418 = icmp slt i32 %417, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge11ii_123)) begin
		main_backedge11ii_418_reg <= main_backedge11ii_418;
		if (start == 1'b0 && ^(main_backedge11ii_418) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge11ii_418_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %419*/
	/*   %420 = sub nsw i32 %417, %345*/
		main_419_420 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %419*/
/*   %420 = sub nsw i32 %417, %345*/
	main_419_420_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %419*/
	/*   %421 = or i16 %416, 1*/
		main_419_421 = (main_backedge11ii_416_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %419*/
	/*   %421 = or i16 %416, 1*/
	if ((cur_state == LEGUP_F_main_BB__419_124)) begin
		main_419_421_reg <= main_419_421;
		if (start == 1'b0 && ^(main_419_421) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_419_421_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.12.i.i*/
	/*   %L_num.0.be.12.i.i = phi i32 [ %420, %419 ], [ %417, %.backedge.11.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge11ii_123) & (memory_controller_waitrequest == 1'd0)) & (main_backedge11ii_418 == 1'd1))) begin
		main_backedge12ii_L_num0be12ii = main_backedge11ii_417;
	end
	/* main: %.backedge.12.i.i*/
	/*   %L_num.0.be.12.i.i = phi i32 [ %420, %419 ], [ %417, %.backedge.11.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__419_124) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge12ii_L_num0be12ii = main_419_420;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.12.i.i*/
	/*   %L_num.0.be.12.i.i = phi i32 [ %420, %419 ], [ %417, %.backedge.11.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge11ii_123) & (memory_controller_waitrequest == 1'd0)) & (main_backedge11ii_418 == 1'd1))) begin
		main_backedge12ii_L_num0be12ii_reg <= main_backedge12ii_L_num0be12ii;
		if (start == 1'b0 && ^(main_backedge12ii_L_num0be12ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge12ii_L_num0be12ii_reg"); $finish; end
	end
	/* main: %.backedge.12.i.i*/
	/*   %L_num.0.be.12.i.i = phi i32 [ %420, %419 ], [ %417, %.backedge.11.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__419_124) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge12ii_L_num0be12ii_reg <= main_backedge12ii_L_num0be12ii;
		if (start == 1'b0 && ^(main_backedge12ii_L_num0be12ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge12ii_L_num0be12ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.12.i.i*/
	/*   %div.0.be.12.i.i = phi i16 [ %421, %419 ], [ %416, %.backedge.11.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge11ii_123) & (memory_controller_waitrequest == 1'd0)) & (main_backedge11ii_418 == 1'd1))) begin
		main_backedge12ii_div0be12ii = main_backedge11ii_416;
	end
	/* main: %.backedge.12.i.i*/
	/*   %div.0.be.12.i.i = phi i16 [ %421, %419 ], [ %416, %.backedge.11.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__419_124) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge12ii_div0be12ii = main_419_421;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.12.i.i*/
	/*   %div.0.be.12.i.i = phi i16 [ %421, %419 ], [ %416, %.backedge.11.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge11ii_123) & (memory_controller_waitrequest == 1'd0)) & (main_backedge11ii_418 == 1'd1))) begin
		main_backedge12ii_div0be12ii_reg <= main_backedge12ii_div0be12ii;
		if (start == 1'b0 && ^(main_backedge12ii_div0be12ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge12ii_div0be12ii_reg"); $finish; end
	end
	/* main: %.backedge.12.i.i*/
	/*   %div.0.be.12.i.i = phi i16 [ %421, %419 ], [ %416, %.backedge.11.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__419_124) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge12ii_div0be12ii_reg <= main_backedge12ii_div0be12ii;
		if (start == 1'b0 && ^(main_backedge12ii_div0be12ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge12ii_div0be12ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.12.i.i*/
	/*   %422 = shl i16 %div.0.be.12.i.i, 1*/
		main_backedge12ii_422 = (main_backedge12ii_div0be12ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.12.i.i*/
	/*   %422 = shl i16 %div.0.be.12.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge12ii_125)) begin
		main_backedge12ii_422_reg <= main_backedge12ii_422;
		if (start == 1'b0 && ^(main_backedge12ii_422) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge12ii_422_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.12.i.i*/
	/*   %423 = shl i32 %L_num.0.be.12.i.i, 1*/
		main_backedge12ii_423 = (main_backedge12ii_L_num0be12ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.12.i.i*/
	/*   %423 = shl i32 %L_num.0.be.12.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge12ii_125)) begin
		main_backedge12ii_423_reg <= main_backedge12ii_423;
		if (start == 1'b0 && ^(main_backedge12ii_423) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge12ii_423_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.12.i.i*/
	/*   %424 = icmp slt i32 %423, %345*/
		main_backedge12ii_424 = ($signed(main_backedge12ii_423) < $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.12.i.i*/
	/*   %424 = icmp slt i32 %423, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge12ii_125)) begin
		main_backedge12ii_424_reg <= main_backedge12ii_424;
		if (start == 1'b0 && ^(main_backedge12ii_424) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge12ii_424_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %425*/
	/*   %426 = sub nsw i32 %423, %345*/
		main_425_426 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %425*/
/*   %426 = sub nsw i32 %423, %345*/
	main_425_426_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %425*/
	/*   %427 = or i16 %422, 1*/
		main_425_427 = (main_backedge12ii_422_reg | 16'd1);
end
always @(posedge clk) begin
	/* main: %425*/
	/*   %427 = or i16 %422, 1*/
	if ((cur_state == LEGUP_F_main_BB__425_126)) begin
		main_425_427_reg <= main_425_427;
		if (start == 1'b0 && ^(main_425_427) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_425_427_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.13.i.i*/
	/*   %L_num.0.be.13.i.i = phi i32 [ %426, %425 ], [ %423, %.backedge.12.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge12ii_125) & (memory_controller_waitrequest == 1'd0)) & (main_backedge12ii_424 == 1'd1))) begin
		main_backedge13ii_L_num0be13ii = main_backedge12ii_423;
	end
	/* main: %.backedge.13.i.i*/
	/*   %L_num.0.be.13.i.i = phi i32 [ %426, %425 ], [ %423, %.backedge.12.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__425_126) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge13ii_L_num0be13ii = main_425_426;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.13.i.i*/
	/*   %L_num.0.be.13.i.i = phi i32 [ %426, %425 ], [ %423, %.backedge.12.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge12ii_125) & (memory_controller_waitrequest == 1'd0)) & (main_backedge12ii_424 == 1'd1))) begin
		main_backedge13ii_L_num0be13ii_reg <= main_backedge13ii_L_num0be13ii;
		if (start == 1'b0 && ^(main_backedge13ii_L_num0be13ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_L_num0be13ii_reg"); $finish; end
	end
	/* main: %.backedge.13.i.i*/
	/*   %L_num.0.be.13.i.i = phi i32 [ %426, %425 ], [ %423, %.backedge.12.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__425_126) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge13ii_L_num0be13ii_reg <= main_backedge13ii_L_num0be13ii;
		if (start == 1'b0 && ^(main_backedge13ii_L_num0be13ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_L_num0be13ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.13.i.i*/
	/*   %div.0.be.13.i.i = phi i16 [ %427, %425 ], [ %422, %.backedge.12.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge12ii_125) & (memory_controller_waitrequest == 1'd0)) & (main_backedge12ii_424 == 1'd1))) begin
		main_backedge13ii_div0be13ii = main_backedge12ii_422;
	end
	/* main: %.backedge.13.i.i*/
	/*   %div.0.be.13.i.i = phi i16 [ %427, %425 ], [ %422, %.backedge.12.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__425_126) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_backedge13ii_div0be13ii = main_425_427;
	end
end
always @(posedge clk) begin
	/* main: %.backedge.13.i.i*/
	/*   %div.0.be.13.i.i = phi i16 [ %427, %425 ], [ %422, %.backedge.12.i.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_backedge12ii_125) & (memory_controller_waitrequest == 1'd0)) & (main_backedge12ii_424 == 1'd1))) begin
		main_backedge13ii_div0be13ii_reg <= main_backedge13ii_div0be13ii;
		if (start == 1'b0 && ^(main_backedge13ii_div0be13ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_div0be13ii_reg"); $finish; end
	end
	/* main: %.backedge.13.i.i*/
	/*   %div.0.be.13.i.i = phi i16 [ %427, %425 ], [ %422, %.backedge.12.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__425_126) & (memory_controller_waitrequest == 1'd0))) begin
		main_backedge13ii_div0be13ii_reg <= main_backedge13ii_div0be13ii;
		if (start == 1'b0 && ^(main_backedge13ii_div0be13ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_div0be13ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.13.i.i*/
	/*   %428 = shl i16 %div.0.be.13.i.i, 1*/
		main_backedge13ii_428 = (main_backedge13ii_div0be13ii_reg <<< (16'd1 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.backedge.13.i.i*/
	/*   %428 = shl i16 %div.0.be.13.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge13ii_127)) begin
		main_backedge13ii_428_reg <= main_backedge13ii_428;
		if (start == 1'b0 && ^(main_backedge13ii_428) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_428_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.13.i.i*/
	/*   %429 = shl i32 %L_num.0.be.13.i.i, 1*/
		main_backedge13ii_429 = (main_backedge13ii_L_num0be13ii_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %.backedge.13.i.i*/
	/*   %429 = shl i32 %L_num.0.be.13.i.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_backedge13ii_127)) begin
		main_backedge13ii_429_reg <= main_backedge13ii_429;
		if (start == 1'b0 && ^(main_backedge13ii_429) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_429_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.13.i.i*/
	/*   %not..i.i = icmp sge i32 %429, %345*/
		main_backedge13ii_notii = ($signed(main_backedge13ii_429) >= $signed(main_344_345_reg));
end
always @(posedge clk) begin
	/* main: %.backedge.13.i.i*/
	/*   %not..i.i = icmp sge i32 %429, %345*/
	if ((cur_state == LEGUP_F_main_BB_backedge13ii_127)) begin
		main_backedge13ii_notii_reg <= main_backedge13ii_notii;
		if (start == 1'b0 && ^(main_backedge13ii_notii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_notii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.13.i.i*/
	/*   %430 = zext i1 %not..i.i to i16*/
		main_backedge13ii_430 = main_backedge13ii_notii;
end
always @(posedge clk) begin
	/* main: %.backedge.13.i.i*/
	/*   %430 = zext i1 %not..i.i to i16*/
	if ((cur_state == LEGUP_F_main_BB_backedge13ii_127)) begin
		main_backedge13ii_430_reg <= main_backedge13ii_430;
		if (start == 1'b0 && ^(main_backedge13ii_430) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_430_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.backedge.13.i.i*/
	/*   %.4.i.i = or i16 %428, %430*/
		main_backedge13ii_4ii = (main_backedge13ii_428 | main_backedge13ii_430);
end
always @(posedge clk) begin
	/* main: %.backedge.13.i.i*/
	/*   %.4.i.i = or i16 %428, %430*/
	if ((cur_state == LEGUP_F_main_BB_backedge13ii_127)) begin
		main_backedge13ii_4ii_reg <= main_backedge13ii_4ii;
		if (start == 1'b0 && ^(main_backedge13ii_4ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_backedge13ii_4ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_div.exit.i*/
	/*   %431 = phi i16 [ %.4.i.i, %.backedge.13.i.i ], [ 0, %344 ]*/
	if ((((cur_state == LEGUP_F_main_BB__344_100) & (memory_controller_waitrequest == 1'd0)) & (main_344_346 == 1'd1))) begin
		main_gsm_divexiti_431 = 16'd0;
	end
	/* main: %gsm_div.exit.i*/
	/*   %431 = phi i16 [ %.4.i.i, %.backedge.13.i.i ], [ 0, %344 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_backedge13ii_127) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_divexiti_431 = main_backedge13ii_4ii;
	end
end
always @(posedge clk) begin
	/* main: %gsm_div.exit.i*/
	/*   %431 = phi i16 [ %.4.i.i, %.backedge.13.i.i ], [ 0, %344 ]*/
	if ((((cur_state == LEGUP_F_main_BB__344_100) & (memory_controller_waitrequest == 1'd0)) & (main_344_346 == 1'd1))) begin
		main_gsm_divexiti_431_reg <= main_gsm_divexiti_431;
		if (start == 1'b0 && ^(main_gsm_divexiti_431) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_divexiti_431_reg"); $finish; end
	end
	/* main: %gsm_div.exit.i*/
	/*   %431 = phi i16 [ %.4.i.i, %.backedge.13.i.i ], [ 0, %344 ]*/
	if (((cur_state == LEGUP_F_main_BB_backedge13ii_127) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_divexiti_431_reg <= main_gsm_divexiti_431;
		if (start == 1'b0 && ^(main_gsm_divexiti_431) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_divexiti_431_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_div.exit.i*/
	/*   %432 = load i16* %324, align 2, !tbaa !1*/
		main_gsm_divexiti_432 = main_0_Pi_out_a;
end
always @(posedge clk) begin
	/* main: %gsm_div.exit.i*/
	/*   %432 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_130)) begin
		main_gsm_divexiti_432_reg <= main_gsm_divexiti_432;
		if (start == 1'b0 && ^(main_gsm_divexiti_432) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_divexiti_432_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_div.exit.i*/
	/*   %433 = icmp sgt i16 %432, 0*/
		main_gsm_divexiti_433 = ($signed(main_gsm_divexiti_432) > $signed(16'd0));
end
always @(posedge clk) begin
	/* main: %gsm_div.exit.i*/
	/*   %433 = icmp sgt i16 %432, 0*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_130)) begin
		main_gsm_divexiti_433_reg <= main_gsm_divexiti_433;
		if (start == 1'b0 && ^(main_gsm_divexiti_433) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_divexiti_433_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %434*/
	/*   %435 = sub i16 0, %431*/
		main_434_435 = main_signed_subtract_16_0;
end
always @(*) begin
/* main: %434*/
/*   %435 = sub i16 0, %431*/
	main_434_435_reg = main_12_14_reg;
end
always @(*) begin
	/* main: %436*/
	/*   %437 = phi i16 [ %435, %434 ], [ %431, %gsm_div.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_divexiti_130) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_divexiti_433 == 1'd0))) begin
		main_436_437 = main_gsm_divexiti_431_reg;
	end
	/* main: %436*/
	/*   %437 = phi i16 [ %435, %434 ], [ %431, %gsm_div.exit.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__434_132) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_436_437 = main_434_435_reg;
	end
end
always @(posedge clk) begin
	/* main: %436*/
	/*   %437 = phi i16 [ %435, %434 ], [ %431, %gsm_div.exit.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_divexiti_130) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_divexiti_433 == 1'd0))) begin
		main_436_437_reg <= main_436_437;
		if (start == 1'b0 && ^(main_436_437) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_436_437_reg"); $finish; end
	end
	/* main: %436*/
	/*   %437 = phi i16 [ %435, %434 ], [ %431, %gsm_div.exit.i ]*/
	if (((cur_state == LEGUP_F_main_BB__434_132) & (memory_controller_waitrequest == 1'd0))) begin
		main_436_437_reg <= main_436_437;
		if (start == 1'b0 && ^(main_436_437) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_436_437_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %436*/
	/*   %438 = icmp eq i32 %n.029.i, 8*/
		main_436_438 = (main_332_n029i_reg == 32'd8);
end
always @(posedge clk) begin
	/* main: %436*/
	/*   %438 = icmp eq i32 %n.029.i, 8*/
	if ((cur_state == LEGUP_F_main_BB__436_133)) begin
		main_436_438_reg <= main_436_438;
		if (start == 1'b0 && ^(main_436_438) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_436_438_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %439*/
	/*   %440 = load i16* %324, align 2, !tbaa !1*/
		main_439_440 = main_0_Pi_out_a;
end
always @(posedge clk) begin
	/* main: %439*/
	/*   %440 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__439_135)) begin
		main_439_440_reg <= main_439_440;
		if (start == 1'b0 && ^(main_439_440) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_439_440_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %439*/
	/*   %441 = icmp eq i16 %437, -32768*/
		main_439_441 = (main_436_437_reg == -16'd32768);
end
always @(posedge clk) begin
	/* main: %439*/
	/*   %441 = icmp eq i16 %437, -32768*/
	if ((cur_state == LEGUP_F_main_BB__439_134)) begin
		main_439_441_reg <= main_439_441;
		if (start == 1'b0 && ^(main_439_441) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_439_441_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %439*/
	/*   %442 = icmp eq i16 %440, -32768*/
		main_439_442 = (main_439_440 == -16'd32768);
end
always @(posedge clk) begin
	/* main: %439*/
	/*   %442 = icmp eq i16 %440, -32768*/
	if ((cur_state == LEGUP_F_main_BB__439_135)) begin
		main_439_442_reg <= main_439_442;
		if (start == 1'b0 && ^(main_439_442) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_439_442_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %439*/
	/*   %or.cond.i9.i = and i1 %441, %442*/
		main_439_orcondi9i = (main_439_441_reg & main_439_442);
end
always @(posedge clk) begin
	/* main: %439*/
	/*   %or.cond.i9.i = and i1 %441, %442*/
	if ((cur_state == LEGUP_F_main_BB__439_135)) begin
		main_439_orcondi9i_reg <= main_439_orcondi9i;
		if (start == 1'b0 && ^(main_439_orcondi9i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_439_orcondi9i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %443*/
	/*   %444 = sext i16 %437 to i32*/
		main_443_444 = $signed(main_436_437_reg);
end
always @(posedge clk) begin
	/* main: %443*/
	/*   %444 = sext i16 %437 to i32*/
	if ((cur_state == LEGUP_F_main_BB__443_136)) begin
		main_443_444_reg <= main_443_444;
		if (start == 1'b0 && ^(main_443_444) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_443_444_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %443*/
	/*   %445 = sext i16 %440 to i32*/
		main_443_445 = $signed(main_439_440_reg);
end
always @(posedge clk) begin
	/* main: %443*/
	/*   %445 = sext i16 %440 to i32*/
	if ((cur_state == LEGUP_F_main_BB__443_136)) begin
		main_443_445_reg <= main_443_445;
		if (start == 1'b0 && ^(main_443_445) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_443_445_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %443*/
	/*   %446 = shl nsw i32 %445, 1*/
		main_443_446 = (main_443_445 <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %443*/
	/*   %446 = shl nsw i32 %445, 1*/
	if ((cur_state == LEGUP_F_main_BB__443_136)) begin
		main_443_446_reg <= main_443_446;
		if (start == 1'b0 && ^(main_443_446) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_443_446_reg"); $finish; end
	end
end
always @(*) begin
	main_443_447 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %443*/
/*   %447 = mul i32 %446, %444*/
	main_443_447_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %443*/
	/*   %448 = add i32 %447, 32768*/
		main_443_448 = main_signed_add_32_0;
end
always @(*) begin
/* main: %443*/
/*   %448 = add i32 %447, 32768*/
	main_443_448_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %443*/
	/*   %phitmp.i8 = ashr i32 %448, 16*/
		main_443_phitmpi8 = ($signed(main_443_448) >>> 32'd16);
end
always @(posedge clk) begin
	/* main: %443*/
	/*   %phitmp.i8 = ashr i32 %448, 16*/
	if ((cur_state == LEGUP_F_main_BB__443_137)) begin
		main_443_phitmpi8_reg <= main_443_phitmpi8;
		if (start == 1'b0 && ^(main_443_phitmpi8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_443_phitmpi8_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %.0.i10.i = phi i32 [ %phitmp.i8, %443 ], [ 32767, %439 ]*/
	if ((((cur_state == LEGUP_F_main_BB__439_135) & (memory_controller_waitrequest == 1'd0)) & (main_439_orcondi9i == 1'd1))) begin
		main_gsm_mult_rexit11i_0i10i = 32'd32767;
	end
	/* main: %gsm_mult_r.exit11.i*/
	/*   %.0.i10.i = phi i32 [ %phitmp.i8, %443 ], [ 32767, %439 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__443_137) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_mult_rexit11i_0i10i = main_443_phitmpi8;
	end
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %.0.i10.i = phi i32 [ %phitmp.i8, %443 ], [ 32767, %439 ]*/
	if ((((cur_state == LEGUP_F_main_BB__439_135) & (memory_controller_waitrequest == 1'd0)) & (main_439_orcondi9i == 1'd1))) begin
		main_gsm_mult_rexit11i_0i10i_reg <= main_gsm_mult_rexit11i_0i10i;
		if (start == 1'b0 && ^(main_gsm_mult_rexit11i_0i10i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit11i_0i10i_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit11.i*/
	/*   %.0.i10.i = phi i32 [ %phitmp.i8, %443 ], [ 32767, %439 ]*/
	if (((cur_state == LEGUP_F_main_BB__443_137) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_mult_rexit11i_0i10i_reg <= main_gsm_mult_rexit11i_0i10i;
		if (start == 1'b0 && ^(main_gsm_mult_rexit11i_0i10i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit11i_0i10i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %449 = load i16* %323, align 2, !tbaa !1*/
		main_gsm_mult_rexit11i_449 = main_0_Pi_out_a;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %449 = load i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_139)) begin
		main_gsm_mult_rexit11i_449_reg <= main_gsm_mult_rexit11i_449;
		if (start == 1'b0 && ^(main_gsm_mult_rexit11i_449) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit11i_449_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %450 = sext i16 %449 to i32*/
		main_gsm_mult_rexit11i_450 = $signed(main_gsm_mult_rexit11i_449);
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %450 = sext i16 %449 to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_139)) begin
		main_gsm_mult_rexit11i_450_reg <= main_gsm_mult_rexit11i_450;
		if (start == 1'b0 && ^(main_gsm_mult_rexit11i_450) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit11i_450_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %451 = add nsw i32 %450, %.0.i10.i*/
		main_gsm_mult_rexit11i_451 = main_signed_add_32_0;
end
always @(*) begin
/* main: %gsm_mult_r.exit11.i*/
/*   %451 = add nsw i32 %450, %.0.i10.i*/
	main_gsm_mult_rexit11i_451_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %452 = icmp slt i32 %451, -32768*/
		main_gsm_mult_rexit11i_452 = ($signed(main_gsm_mult_rexit11i_451) < $signed(-32'd32768));
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit11.i*/
	/*   %452 = icmp slt i32 %451, -32768*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_139)) begin
		main_gsm_mult_rexit11i_452_reg <= main_gsm_mult_rexit11i_452;
		if (start == 1'b0 && ^(main_gsm_mult_rexit11i_452) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit11i_452_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %453*/
	/*   %454 = icmp sgt i32 %451, 32767*/
		main_453_454 = ($signed(main_gsm_mult_rexit11i_451_reg) > $signed(32'd32767));
end
always @(posedge clk) begin
	/* main: %453*/
	/*   %454 = icmp sgt i32 %451, 32767*/
	if ((cur_state == LEGUP_F_main_BB__453_140)) begin
		main_453_454_reg <= main_453_454;
		if (start == 1'b0 && ^(main_453_454) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_453_454_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %453*/
	/*   %455 = trunc i32 %451 to i16*/
		main_453_455 = main_gsm_mult_rexit11i_451_reg[15:0];
end
always @(posedge clk) begin
	/* main: %453*/
	/*   %455 = trunc i32 %451 to i16*/
	if ((cur_state == LEGUP_F_main_BB__453_140)) begin
		main_453_455_reg <= main_453_455;
		if (start == 1'b0 && ^(main_453_455) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_453_455_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %453*/
	/*   %phitmp.i7.i = select i1 %454, i16 32767, i16 %455*/
		main_453_phitmpi7i = (main_453_454 ? 16'd32767 : main_453_455);
end
always @(posedge clk) begin
	/* main: %453*/
	/*   %phitmp.i7.i = select i1 %454, i16 32767, i16 %455*/
	if ((cur_state == LEGUP_F_main_BB__453_140)) begin
		main_453_phitmpi7i_reg <= main_453_phitmpi7i;
		if (start == 1'b0 && ^(main_453_phitmpi7i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_453_phitmpi7i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit8.i*/
	/*   %456 = phi i16 [ -32768, %gsm_mult_r.exit11.i ], [ %phitmp.i7.i, %453 ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_139) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexit11i_452 == 1'd1))) begin
		main_gsm_addexit8i_456 = -16'd32768;
	end
	/* main: %gsm_add.exit8.i*/
	/*   %456 = phi i16 [ -32768, %gsm_mult_r.exit11.i ], [ %phitmp.i7.i, %453 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__453_140) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_addexit8i_456 = main_453_phitmpi7i;
	end
end
always @(posedge clk) begin
	/* main: %gsm_add.exit8.i*/
	/*   %456 = phi i16 [ -32768, %gsm_mult_r.exit11.i ], [ %phitmp.i7.i, %453 ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_139) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexit11i_452 == 1'd1))) begin
		main_gsm_addexit8i_456_reg <= main_gsm_addexit8i_456;
		if (start == 1'b0 && ^(main_gsm_addexit8i_456) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit8i_456_reg"); $finish; end
	end
	/* main: %gsm_add.exit8.i*/
	/*   %456 = phi i16 [ -32768, %gsm_mult_r.exit11.i ], [ %phitmp.i7.i, %453 ]*/
	if (((cur_state == LEGUP_F_main_BB__453_140) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_addexit8i_456_reg <= main_gsm_addexit8i_456;
		if (start == 1'b0 && ^(main_gsm_addexit8i_456) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit8i_456_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit8.i*/
	/*   %457 = sub nsw i32 8, %n.029.i*/
		main_gsm_addexit8i_457 = main_signed_subtract_32_0;
end
always @(*) begin
/* main: %gsm_add.exit8.i*/
/*   %457 = sub nsw i32 8, %n.029.i*/
	main_gsm_addexit8i_457_reg = main_62_63_reg;
end
always @(*) begin
	/* main: %gsm_add.exit8.i*/
	/*   %458 = icmp slt i32 %457, 1*/
		main_gsm_addexit8i_458 = ($signed(main_gsm_addexit8i_457) < $signed(32'd1));
end
always @(posedge clk) begin
	/* main: %gsm_add.exit8.i*/
	/*   %458 = icmp slt i32 %457, 1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit8i_141)) begin
		main_gsm_addexit8i_458_reg <= main_gsm_addexit8i_458;
		if (start == 1'b0 && ^(main_gsm_addexit8i_458) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit8i_458_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %m.026.i = phi i32 [ %470, %gsm_add.exit.i ], [ 1, %gsm_add.exit8.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_addexit8i_142) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_addexit8i_458_reg == 1'd0))) begin
		main_lrph27i_m026i = 32'd1;
	end
	/* main: %.lr.ph27.i*/
	/*   %m.026.i = phi i32 [ %470, %gsm_add.exit.i ], [ 1, %gsm_add.exit8.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB_gsm_addexiti_163) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_addexiti_exitcond36i_reg == 1'd0))) */ begin
		main_lrph27i_m026i = main_gsm_mult_rexit6i_470_reg;
	end
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %m.026.i = phi i32 [ %470, %gsm_add.exit.i ], [ 1, %gsm_add.exit8.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_addexit8i_142) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_addexit8i_458_reg == 1'd0))) begin
		main_lrph27i_m026i_reg <= main_lrph27i_m026i;
		if (start == 1'b0 && ^(main_lrph27i_m026i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_m026i_reg"); $finish; end
	end
	/* main: %.lr.ph27.i*/
	/*   %m.026.i = phi i32 [ %470, %gsm_add.exit.i ], [ 1, %gsm_add.exit8.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_addexiti_163) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_addexiti_exitcond36i_reg == 1'd0))) begin
		main_lrph27i_m026i_reg <= main_lrph27i_m026i;
		if (start == 1'b0 && ^(main_lrph27i_m026i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_m026i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %gep_int110 = ptrtoint [9 x i16]* %K.i to i32*/
if (reset) begin main_lrph27i_gep_int110 = 0; end
		main_lrph27i_gep_int110 = 1'd0;
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %gep_int110 = ptrtoint [9 x i16]* %K.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_143)) begin
		main_lrph27i_gep_int110_reg <= main_lrph27i_gep_int110;
		if (start == 1'b0 && ^(main_lrph27i_gep_int110) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_gep_int110_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %gep_array111 = mul i32 %m.026.i, 2*/
		main_lrph27i_gep_array111 = (main_lrph27i_m026i_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %gep_array111 = mul i32 %m.026.i, 2*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_143)) begin
		main_lrph27i_gep_array111_reg <= main_lrph27i_gep_array111;
		if (start == 1'b0 && ^(main_lrph27i_gep_array111) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_gep_array111_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %gep112 = add i32 %gep_int110, %gep_array111*/
		main_lrph27i_gep112 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.lr.ph27.i*/
/*   %gep112 = add i32 %gep_int110, %gep_array111*/
	main_lrph27i_gep112_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %459 = inttoptr i32 %gep112 to i16**/
		main_lrph27i_459 = main_lrph27i_gep112;
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %459 = inttoptr i32 %gep112 to i16**/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_144)) begin
		main_lrph27i_459_reg <= main_lrph27i_459;
		if (start == 1'b0 && ^(main_lrph27i_459) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_459_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %460 = load i16* %459, align 2, !tbaa !1*/
		main_lrph27i_460 = main_0_Ki_out_a;
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %460 = load i16* %459, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_145)) begin
		main_lrph27i_460_reg <= main_lrph27i_460;
		if (start == 1'b0 && ^(main_lrph27i_460) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_460_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %461 = load i16* %.128.i, align 2, !tbaa !1*/
		main_lrph27i_461 = memory_controller_out_a[15:0];
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %461 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_145)) begin
		main_lrph27i_461_reg <= main_lrph27i_461;
		if (start == 1'b0 && ^(main_lrph27i_461) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_461_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %462 = icmp eq i16 %461, -32768*/
		main_lrph27i_462 = (main_lrph27i_461 == -16'd32768);
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %462 = icmp eq i16 %461, -32768*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_145)) begin
		main_lrph27i_462_reg <= main_lrph27i_462;
		if (start == 1'b0 && ^(main_lrph27i_462) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_462_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %463 = icmp eq i16 %460, -32768*/
		main_lrph27i_463 = (main_lrph27i_460 == -16'd32768);
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %463 = icmp eq i16 %460, -32768*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_145)) begin
		main_lrph27i_463_reg <= main_lrph27i_463;
		if (start == 1'b0 && ^(main_lrph27i_463) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_463_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.lr.ph27.i*/
	/*   %or.cond.i4.i = and i1 %462, %463*/
		main_lrph27i_orcondi4i = (main_lrph27i_462 & main_lrph27i_463);
end
always @(posedge clk) begin
	/* main: %.lr.ph27.i*/
	/*   %or.cond.i4.i = and i1 %462, %463*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_145)) begin
		main_lrph27i_orcondi4i_reg <= main_lrph27i_orcondi4i;
		if (start == 1'b0 && ^(main_lrph27i_orcondi4i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_lrph27i_orcondi4i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %464*/
	/*   %465 = sext i16 %461 to i32*/
		main_464_465 = $signed(main_lrph27i_461_reg);
end
always @(posedge clk) begin
	/* main: %464*/
	/*   %465 = sext i16 %461 to i32*/
	if ((cur_state == LEGUP_F_main_BB__464_146)) begin
		main_464_465_reg <= main_464_465;
		if (start == 1'b0 && ^(main_464_465) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_464_465_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %464*/
	/*   %466 = sext i16 %460 to i32*/
		main_464_466 = $signed(main_lrph27i_460_reg);
end
always @(posedge clk) begin
	/* main: %464*/
	/*   %466 = sext i16 %460 to i32*/
	if ((cur_state == LEGUP_F_main_BB__464_146)) begin
		main_464_466_reg <= main_464_466;
		if (start == 1'b0 && ^(main_464_466) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_464_466_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %464*/
	/*   %467 = shl nsw i32 %466, 1*/
		main_464_467 = (main_464_466 <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %464*/
	/*   %467 = shl nsw i32 %466, 1*/
	if ((cur_state == LEGUP_F_main_BB__464_146)) begin
		main_464_467_reg <= main_464_467;
		if (start == 1'b0 && ^(main_464_467) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_464_467_reg"); $finish; end
	end
end
always @(*) begin
	main_464_468 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %464*/
/*   %468 = mul i32 %467, %465*/
	main_464_468_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %464*/
	/*   %469 = add i32 %468, 32768*/
		main_464_469 = main_signed_add_32_0;
end
always @(*) begin
/* main: %464*/
/*   %469 = add i32 %468, 32768*/
	main_464_469_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %464*/
	/*   %phitmp12.i = ashr i32 %469, 16*/
		main_464_phitmp12i = ($signed(main_464_469) >>> 32'd16);
end
always @(posedge clk) begin
	/* main: %464*/
	/*   %phitmp12.i = ashr i32 %469, 16*/
	if ((cur_state == LEGUP_F_main_BB__464_147)) begin
		main_464_phitmp12i_reg <= main_464_phitmp12i;
		if (start == 1'b0 && ^(main_464_phitmp12i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_464_phitmp12i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %.0.i5.i = phi i32 [ %phitmp12.i, %464 ], [ 32767, %.lr.ph27.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrph27i_145) & (memory_controller_waitrequest == 1'd0)) & (main_lrph27i_orcondi4i == 1'd1))) begin
		main_gsm_mult_rexit6i_0i5i = 32'd32767;
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %.0.i5.i = phi i32 [ %phitmp12.i, %464 ], [ 32767, %.lr.ph27.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__464_147) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_mult_rexit6i_0i5i = main_464_phitmp12i;
	end
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %.0.i5.i = phi i32 [ %phitmp12.i, %464 ], [ 32767, %.lr.ph27.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrph27i_145) & (memory_controller_waitrequest == 1'd0)) & (main_lrph27i_orcondi4i == 1'd1))) begin
		main_gsm_mult_rexit6i_0i5i_reg <= main_gsm_mult_rexit6i_0i5i;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_0i5i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_0i5i_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %.0.i5.i = phi i32 [ %phitmp12.i, %464 ], [ 32767, %.lr.ph27.i ]*/
	if (((cur_state == LEGUP_F_main_BB__464_147) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_mult_rexit6i_0i5i_reg <= main_gsm_mult_rexit6i_0i5i;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_0i5i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_0i5i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %470 = add nsw i32 %m.026.i, 1*/
		main_gsm_mult_rexit6i_470 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %470 = add nsw i32 %m.026.i, 1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_148)) begin
		main_gsm_mult_rexit6i_470_reg <= main_gsm_mult_rexit6i_470;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_470) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_470_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %gep_int113 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_mult_rexit6i_gep_int113 = 0; end
		main_gsm_mult_rexit6i_gep_int113 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %gep_int113 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_148)) begin
		main_gsm_mult_rexit6i_gep_int113_reg <= main_gsm_mult_rexit6i_gep_int113;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_gep_int113) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_gep_int113_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %gep_array114 = mul i32 %470, 2*/
		main_gsm_mult_rexit6i_gep_array114 = (main_gsm_mult_rexit6i_470_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %gep_array114 = mul i32 %470, 2*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_149)) begin
		main_gsm_mult_rexit6i_gep_array114_reg <= main_gsm_mult_rexit6i_gep_array114;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_gep_array114) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_gep_array114_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %gep115 = add i32 %gep_int113, %gep_array114*/
		main_gsm_mult_rexit6i_gep115 = main_signed_add_32_0;
end
always @(*) begin
/* main: %gsm_mult_r.exit6.i*/
/*   %gep115 = add i32 %gep_int113, %gep_array114*/
	main_gsm_mult_rexit6i_gep115_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %471 = inttoptr i32 %gep115 to i16**/
		main_gsm_mult_rexit6i_471 = main_gsm_mult_rexit6i_gep115;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %471 = inttoptr i32 %gep115 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_150)) begin
		main_gsm_mult_rexit6i_471_reg <= main_gsm_mult_rexit6i_471;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_471) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_471_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %472 = load i16* %471, align 2, !tbaa !1*/
		main_gsm_mult_rexit6i_472 = main_0_Pi_out_a;
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %472 = load i16* %471, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_151)) begin
		main_gsm_mult_rexit6i_472_reg <= main_gsm_mult_rexit6i_472;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_472) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_472_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %473 = sext i16 %472 to i32*/
		main_gsm_mult_rexit6i_473 = $signed(main_gsm_mult_rexit6i_472);
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %473 = sext i16 %472 to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_151)) begin
		main_gsm_mult_rexit6i_473_reg <= main_gsm_mult_rexit6i_473;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_473) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_473_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %474 = add nsw i32 %473, %.0.i5.i*/
		main_gsm_mult_rexit6i_474 = main_signed_add_32_0;
end
always @(*) begin
/* main: %gsm_mult_r.exit6.i*/
/*   %474 = add nsw i32 %473, %.0.i5.i*/
	main_gsm_mult_rexit6i_474_reg = main_1_5_reg;
end
always @(*) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %475 = icmp slt i32 %474, -32768*/
		main_gsm_mult_rexit6i_475 = ($signed(main_gsm_mult_rexit6i_474) < $signed(-32'd32768));
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit6.i*/
	/*   %475 = icmp slt i32 %474, -32768*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_151)) begin
		main_gsm_mult_rexit6i_475_reg <= main_gsm_mult_rexit6i_475;
		if (start == 1'b0 && ^(main_gsm_mult_rexit6i_475) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexit6i_475_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %476*/
	/*   %477 = icmp sgt i32 %474, 32767*/
		main_476_477 = ($signed(main_gsm_mult_rexit6i_474_reg) > $signed(32'd32767));
end
always @(posedge clk) begin
	/* main: %476*/
	/*   %477 = icmp sgt i32 %474, 32767*/
	if ((cur_state == LEGUP_F_main_BB__476_152)) begin
		main_476_477_reg <= main_476_477;
		if (start == 1'b0 && ^(main_476_477) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_476_477_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %476*/
	/*   %478 = trunc i32 %474 to i16*/
		main_476_478 = main_gsm_mult_rexit6i_474_reg[15:0];
end
always @(posedge clk) begin
	/* main: %476*/
	/*   %478 = trunc i32 %474 to i16*/
	if ((cur_state == LEGUP_F_main_BB__476_152)) begin
		main_476_478_reg <= main_476_478;
		if (start == 1'b0 && ^(main_476_478) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_476_478_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %476*/
	/*   %phitmp.i2.i = select i1 %477, i16 32767, i16 %478*/
		main_476_phitmpi2i = (main_476_477 ? 16'd32767 : main_476_478);
end
always @(posedge clk) begin
	/* main: %476*/
	/*   %phitmp.i2.i = select i1 %477, i16 32767, i16 %478*/
	if ((cur_state == LEGUP_F_main_BB__476_152)) begin
		main_476_phitmpi2i_reg <= main_476_phitmpi2i;
		if (start == 1'b0 && ^(main_476_phitmpi2i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_476_phitmpi2i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %479 = phi i16 [ -32768, %gsm_mult_r.exit6.i ], [ %phitmp.i2.i, %476 ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_151) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexit6i_475 == 1'd1))) begin
		main_gsm_addexit3i_479 = -16'd32768;
	end
	/* main: %gsm_add.exit3.i*/
	/*   %479 = phi i16 [ -32768, %gsm_mult_r.exit6.i ], [ %phitmp.i2.i, %476 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__476_152) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_addexit3i_479 = main_476_phitmpi2i;
	end
end
always @(posedge clk) begin
	/* main: %gsm_add.exit3.i*/
	/*   %479 = phi i16 [ -32768, %gsm_mult_r.exit6.i ], [ %phitmp.i2.i, %476 ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_151) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexit6i_475 == 1'd1))) begin
		main_gsm_addexit3i_479_reg <= main_gsm_addexit3i_479;
		if (start == 1'b0 && ^(main_gsm_addexit3i_479) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_479_reg"); $finish; end
	end
	/* main: %gsm_add.exit3.i*/
	/*   %479 = phi i16 [ -32768, %gsm_mult_r.exit6.i ], [ %phitmp.i2.i, %476 ]*/
	if (((cur_state == LEGUP_F_main_BB__476_152) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_addexit3i_479_reg <= main_gsm_addexit3i_479;
		if (start == 1'b0 && ^(main_gsm_addexit3i_479) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_479_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %gep_int116 = ptrtoint [9 x i16]* %P.i to i32*/
if (reset) begin main_gsm_addexit3i_gep_int116 = 0; end
		main_gsm_addexit3i_gep_int116 = 1'd0;
end
always @(posedge clk) begin
	/* main: %gsm_add.exit3.i*/
	/*   %gep_int116 = ptrtoint [9 x i16]* %P.i to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_153)) begin
		main_gsm_addexit3i_gep_int116_reg <= main_gsm_addexit3i_gep_int116;
		if (start == 1'b0 && ^(main_gsm_addexit3i_gep_int116) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_gep_int116_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %gep_array117 = mul i32 %m.026.i, 2*/
		main_gsm_addexit3i_gep_array117 = (main_lrph27i_m026i_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %gsm_add.exit3.i*/
	/*   %gep_array117 = mul i32 %m.026.i, 2*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_153)) begin
		main_gsm_addexit3i_gep_array117_reg <= main_gsm_addexit3i_gep_array117;
		if (start == 1'b0 && ^(main_gsm_addexit3i_gep_array117) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_gep_array117_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %gep118 = add i32 %gep_int116, %gep_array117*/
		main_gsm_addexit3i_gep118 = main_signed_add_32_0;
end
always @(*) begin
/* main: %gsm_add.exit3.i*/
/*   %gep118 = add i32 %gep_int116, %gep_array117*/
	main_gsm_addexit3i_gep118_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %480 = inttoptr i32 %gep118 to i16**/
		main_gsm_addexit3i_480 = main_gsm_addexit3i_gep118;
end
always @(posedge clk) begin
	/* main: %gsm_add.exit3.i*/
	/*   %480 = inttoptr i32 %gep118 to i16**/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_154)) begin
		main_gsm_addexit3i_480_reg <= main_gsm_addexit3i_480;
		if (start == 1'b0 && ^(main_gsm_addexit3i_480) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_480_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %481 = load i16* %.128.i, align 2, !tbaa !1*/
		main_gsm_addexit3i_481 = memory_controller_out_a[15:0];
end
always @(posedge clk) begin
	/* main: %gsm_add.exit3.i*/
	/*   %481 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_157)) begin
		main_gsm_addexit3i_481_reg <= main_gsm_addexit3i_481;
		if (start == 1'b0 && ^(main_gsm_addexit3i_481) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_481_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %482 = icmp eq i16 %481, -32768*/
		main_gsm_addexit3i_482 = (main_gsm_addexit3i_481 == -16'd32768);
end
always @(posedge clk) begin
	/* main: %gsm_add.exit3.i*/
	/*   %482 = icmp eq i16 %481, -32768*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_157)) begin
		main_gsm_addexit3i_482_reg <= main_gsm_addexit3i_482;
		if (start == 1'b0 && ^(main_gsm_addexit3i_482) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_482_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %483 = icmp eq i16 %472, -32768*/
		main_gsm_addexit3i_483 = (main_gsm_mult_rexit6i_472_reg == -16'd32768);
end
always @(posedge clk) begin
	/* main: %gsm_add.exit3.i*/
	/*   %483 = icmp eq i16 %472, -32768*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_153)) begin
		main_gsm_addexit3i_483_reg <= main_gsm_addexit3i_483;
		if (start == 1'b0 && ^(main_gsm_addexit3i_483) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_483_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit3.i*/
	/*   %or.cond.i.i = and i1 %482, %483*/
		main_gsm_addexit3i_orcondii = (main_gsm_addexit3i_482 & main_gsm_addexit3i_483_reg);
end
always @(posedge clk) begin
	/* main: %gsm_add.exit3.i*/
	/*   %or.cond.i.i = and i1 %482, %483*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_157)) begin
		main_gsm_addexit3i_orcondii_reg <= main_gsm_addexit3i_orcondii;
		if (start == 1'b0 && ^(main_gsm_addexit3i_orcondii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexit3i_orcondii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %484*/
	/*   %485 = sext i16 %481 to i32*/
		main_484_485 = $signed(main_gsm_addexit3i_481_reg);
end
always @(posedge clk) begin
	/* main: %484*/
	/*   %485 = sext i16 %481 to i32*/
	if ((cur_state == LEGUP_F_main_BB__484_158)) begin
		main_484_485_reg <= main_484_485;
		if (start == 1'b0 && ^(main_484_485) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_484_485_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %484*/
	/*   %486 = shl nsw i32 %473, 1*/
		main_484_486 = (main_gsm_mult_rexit6i_473_reg <<< (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %484*/
	/*   %486 = shl nsw i32 %473, 1*/
	if ((cur_state == LEGUP_F_main_BB__484_158)) begin
		main_484_486_reg <= main_484_486;
		if (start == 1'b0 && ^(main_484_486) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_484_486_reg"); $finish; end
	end
end
always @(*) begin
	main_484_487 = main_signed_multiply_32_0;
end
always @(*) begin
/* main: %484*/
/*   %487 = mul i32 %486, %485*/
	main_484_487_reg = main_gsm_mult_rexiti_84_reg;
end
always @(*) begin
	/* main: %484*/
	/*   %488 = add i32 %487, 32768*/
		main_484_488 = main_signed_add_32_0;
end
always @(*) begin
/* main: %484*/
/*   %488 = add i32 %487, 32768*/
	main_484_488_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %484*/
	/*   %phitmp13.i = ashr i32 %488, 16*/
		main_484_phitmp13i = ($signed(main_484_488) >>> 32'd16);
end
always @(posedge clk) begin
	/* main: %484*/
	/*   %phitmp13.i = ashr i32 %488, 16*/
	if ((cur_state == LEGUP_F_main_BB__484_159)) begin
		main_484_phitmp13i_reg <= main_484_phitmp13i;
		if (start == 1'b0 && ^(main_484_phitmp13i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_484_phitmp13i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i10*/
	/*   %.0.i1.i9 = phi i32 [ %phitmp13.i, %484 ], [ 32767, %gsm_add.exit3.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_addexit3i_157) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_addexit3i_orcondii == 1'd1))) begin
		main_gsm_mult_rexiti10_0i1i9 = 32'd32767;
	end
	/* main: %gsm_mult_r.exit.i10*/
	/*   %.0.i1.i9 = phi i32 [ %phitmp13.i, %484 ], [ 32767, %gsm_add.exit3.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__484_159) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_mult_rexiti10_0i1i9 = main_484_phitmp13i;
	end
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i10*/
	/*   %.0.i1.i9 = phi i32 [ %phitmp13.i, %484 ], [ 32767, %gsm_add.exit3.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_addexit3i_157) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_addexit3i_orcondii == 1'd1))) begin
		main_gsm_mult_rexiti10_0i1i9_reg <= main_gsm_mult_rexiti10_0i1i9;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti10_0i1i9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti10_0i1i9_reg"); $finish; end
	end
	/* main: %gsm_mult_r.exit.i10*/
	/*   %.0.i1.i9 = phi i32 [ %phitmp13.i, %484 ], [ 32767, %gsm_add.exit3.i ]*/
	if (((cur_state == LEGUP_F_main_BB__484_159) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_mult_rexiti10_0i1i9_reg <= main_gsm_mult_rexiti10_0i1i9;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti10_0i1i9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti10_0i1i9_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i10*/
	/*   %489 = sext i16 %460 to i32*/
		main_gsm_mult_rexiti10_489 = $signed(main_lrph27i_460_reg);
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i10*/
	/*   %489 = sext i16 %460 to i32*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti10_160)) begin
		main_gsm_mult_rexiti10_489_reg <= main_gsm_mult_rexiti10_489;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti10_489) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti10_489_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i10*/
	/*   %490 = add nsw i32 %489, %.0.i1.i9*/
		main_gsm_mult_rexiti10_490 = main_signed_add_32_0;
end
always @(*) begin
/* main: %gsm_mult_r.exit.i10*/
/*   %490 = add nsw i32 %489, %.0.i1.i9*/
	main_gsm_mult_rexiti10_490_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %gsm_mult_r.exit.i10*/
	/*   %491 = icmp slt i32 %490, -32768*/
		main_gsm_mult_rexiti10_491 = ($signed(main_gsm_mult_rexiti10_490) < $signed(-32'd32768));
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i10*/
	/*   %491 = icmp slt i32 %490, -32768*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti10_160)) begin
		main_gsm_mult_rexiti10_491_reg <= main_gsm_mult_rexiti10_491;
		if (start == 1'b0 && ^(main_gsm_mult_rexiti10_491) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_mult_rexiti10_491_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %492*/
	/*   %493 = icmp sgt i32 %490, 32767*/
		main_492_493 = ($signed(main_gsm_mult_rexiti10_490_reg) > $signed(32'd32767));
end
always @(posedge clk) begin
	/* main: %492*/
	/*   %493 = icmp sgt i32 %490, 32767*/
	if ((cur_state == LEGUP_F_main_BB__492_161)) begin
		main_492_493_reg <= main_492_493;
		if (start == 1'b0 && ^(main_492_493) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_492_493_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %492*/
	/*   %494 = trunc i32 %490 to i16*/
		main_492_494 = main_gsm_mult_rexiti10_490_reg[15:0];
end
always @(posedge clk) begin
	/* main: %492*/
	/*   %494 = trunc i32 %490 to i16*/
	if ((cur_state == LEGUP_F_main_BB__492_161)) begin
		main_492_494_reg <= main_492_494;
		if (start == 1'b0 && ^(main_492_494) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_492_494_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %492*/
	/*   %phitmp.i.i = select i1 %493, i16 32767, i16 %494*/
		main_492_phitmpii = (main_492_493 ? 16'd32767 : main_492_494);
end
always @(posedge clk) begin
	/* main: %492*/
	/*   %phitmp.i.i = select i1 %493, i16 32767, i16 %494*/
	if ((cur_state == LEGUP_F_main_BB__492_161)) begin
		main_492_phitmpii_reg <= main_492_phitmpii;
		if (start == 1'b0 && ^(main_492_phitmpii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_492_phitmpii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit.i*/
	/*   %495 = phi i16 [ -32768, %gsm_mult_r.exit.i10 ], [ %phitmp.i.i, %492 ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti10_160) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexiti10_491 == 1'd1))) begin
		main_gsm_addexiti_495 = -16'd32768;
	end
	/* main: %gsm_add.exit.i*/
	/*   %495 = phi i16 [ -32768, %gsm_mult_r.exit.i10 ], [ %phitmp.i.i, %492 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__492_161) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_gsm_addexiti_495 = main_492_phitmpii;
	end
end
always @(posedge clk) begin
	/* main: %gsm_add.exit.i*/
	/*   %495 = phi i16 [ -32768, %gsm_mult_r.exit.i10 ], [ %phitmp.i.i, %492 ]*/
	if ((((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti10_160) & (memory_controller_waitrequest == 1'd0)) & (main_gsm_mult_rexiti10_491 == 1'd1))) begin
		main_gsm_addexiti_495_reg <= main_gsm_addexiti_495;
		if (start == 1'b0 && ^(main_gsm_addexiti_495) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexiti_495_reg"); $finish; end
	end
	/* main: %gsm_add.exit.i*/
	/*   %495 = phi i16 [ -32768, %gsm_mult_r.exit.i10 ], [ %phitmp.i.i, %492 ]*/
	if (((cur_state == LEGUP_F_main_BB__492_161) & (memory_controller_waitrequest == 1'd0))) begin
		main_gsm_addexiti_495_reg <= main_gsm_addexiti_495;
		if (start == 1'b0 && ^(main_gsm_addexiti_495) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexiti_495_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_add.exit.i*/
	/*   %exitcond36.i = icmp eq i32 %470, %indvars.iv.i*/
		main_gsm_addexiti_exitcond36i = (main_gsm_mult_rexit6i_470_reg == main_332_indvarsivi_reg);
end
always @(posedge clk) begin
	/* main: %gsm_add.exit.i*/
	/*   %exitcond36.i = icmp eq i32 %470, %indvars.iv.i*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexiti_162)) begin
		main_gsm_addexiti_exitcond36i_reg <= main_gsm_addexiti_exitcond36i;
		if (start == 1'b0 && ^(main_gsm_addexiti_exitcond36i) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_addexiti_exitcond36i_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %._crit_edge.i11*/
	/*   %496 = add nsw i32 %n.029.i, 1*/
		main__crit_edgei11_496 = main_signed_add_32_0;
end
always @(*) begin
/* main: %._crit_edge.i11*/
/*   %496 = add nsw i32 %n.029.i, 1*/
	main__crit_edgei11_496_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %._crit_edge.i11*/
	/*   %497 = icmp slt i32 %496, 9*/
		main__crit_edgei11_497 = ($signed(main__crit_edgei11_496) < $signed(32'd9));
end
always @(posedge clk) begin
	/* main: %._crit_edge.i11*/
	/*   %497 = icmp slt i32 %496, 9*/
	if ((cur_state == LEGUP_F_main_BB__crit_edgei11_164)) begin
		main__crit_edgei11_497_reg <= main__crit_edgei11_497;
		if (start == 1'b0 && ^(main__crit_edgei11_497) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__crit_edgei11_497_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %._crit_edge43.i*/
	/*   %indvars.iv.next.i = add i32 %indvars.iv.i, -1*/
		main__crit_edge43i_indvarsivnexti = main_signed_add_32_0;
end
always @(*) begin
/* main: %._crit_edge43.i*/
/*   %indvars.iv.next.i = add i32 %indvars.iv.i, -1*/
	main__crit_edge43i_indvarsivnexti_reg = main_1_5_reg;
end
always @(*) begin
	/* main: %._crit_edge43.i*/
	/*   %gep_int119 = ptrtoint i16* %.128.i to i32*/
		main__crit_edge43i_gep_int119 = main_332_128i_reg;
end
always @(posedge clk) begin
	/* main: %._crit_edge43.i*/
	/*   %gep_int119 = ptrtoint i16* %.128.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main__crit_edge43i_gep_int119_reg <= main__crit_edge43i_gep_int119;
		if (start == 1'b0 && ^(main__crit_edge43i_gep_int119) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__crit_edge43i_gep_int119_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %._crit_edge43.i*/
	/*   %gep120 = add i32 %gep_int119, 2*/
		main__crit_edge43i_gep120 = main_signed_add_32_14;
end
always @(*) begin
/* main: %._crit_edge43.i*/
/*   %gep120 = add i32 %gep_int119, 2*/
	main__crit_edge43i_gep120_reg = main_1_gep3_reg;
end
always @(*) begin
	/* main: %._crit_edge43.i*/
	/*   %498 = inttoptr i32 %gep120 to i16**/
		main__crit_edge43i_498 = main__crit_edge43i_gep120;
end
always @(posedge clk) begin
	/* main: %._crit_edge43.i*/
	/*   %498 = inttoptr i32 %gep120 to i16**/
	if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main__crit_edge43i_498_reg <= main__crit_edge43i_498;
		if (start == 1'b0 && ^(main__crit_edge43i_498) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__crit_edge43i_498_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %._crit_edge43.i*/
	/*   %.pre.i12 = load i16* %324, align 2, !tbaa !1*/
		main__crit_edge43i_prei12 = main_0_Pi_out_a;
end
always @(posedge clk) begin
	/* main: %._crit_edge43.i*/
	/*   %.pre.i12 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edge43i_166)) begin
		main__crit_edge43i_prei12_reg <= main__crit_edge43i_prei12;
		if (start == 1'b0 && ^(main__crit_edge43i_prei12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main__crit_edge43i_prei12_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheaderi2_61) & (memory_controller_waitrequest == 1'd0))) begin
		main_Reflection_coefficientsexit_i02ii = 32'd1;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB_preheader14i_97) & (memory_controller_waitrequest == 1'd0)) & (main_preheader14i_341 == 1'd0))) begin
		main_Reflection_coefficientsexit_i02ii = 32'd1;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB_lrphi_99) & (memory_controller_waitrequest == 1'd0)) & (main_lrphi_exitcondi7_reg == 1'd1))) begin
		main_Reflection_coefficientsexit_i02ii = 32'd1;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB__436_133) & (memory_controller_waitrequest == 1'd0)) & (main_436_438 == 1'd1))) begin
		main_Reflection_coefficientsexit_i02ii = 32'd1;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB__crit_edgei11_164) & (memory_controller_waitrequest == 1'd0)) & (main__crit_edgei11_497 == 1'd0))) begin
		main_Reflection_coefficientsexit_i02ii = 32'd1;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__517_177) & (memory_controller_waitrequest == 1'd0)) & (main_517_exitcondii_reg == 1'd0))) */ begin
		main_Reflection_coefficientsexit_i02ii = main_517_520_reg;
	end
end
always @(posedge clk) begin
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheaderi2_61) & (memory_controller_waitrequest == 1'd0))) begin
		main_Reflection_coefficientsexit_i02ii_reg <= main_Reflection_coefficientsexit_i02ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_i02ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_i02ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader14i_97) & (memory_controller_waitrequest == 1'd0)) & (main_preheader14i_341 == 1'd0))) begin
		main_Reflection_coefficientsexit_i02ii_reg <= main_Reflection_coefficientsexit_i02ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_i02ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_i02ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrphi_99) & (memory_controller_waitrequest == 1'd0)) & (main_lrphi_exitcondi7_reg == 1'd1))) begin
		main_Reflection_coefficientsexit_i02ii_reg <= main_Reflection_coefficientsexit_i02ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_i02ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_i02ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__436_133) & (memory_controller_waitrequest == 1'd0)) & (main_436_438 == 1'd1))) begin
		main_Reflection_coefficientsexit_i02ii_reg <= main_Reflection_coefficientsexit_i02ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_i02ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_i02ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__crit_edgei11_164) & (memory_controller_waitrequest == 1'd0)) & (main__crit_edgei11_497 == 1'd0))) begin
		main_Reflection_coefficientsexit_i02ii_reg <= main_Reflection_coefficientsexit_i02ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_i02ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_i02ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %i.02.i.i = phi i32 [ %520, %517 ], [ 1, %436 ], [ 1, %._crit_edge.i11 ], [ 1, %.lr.ph.i ], [ 1, %.preheader.i2 ], [ 1, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__517_177) & (memory_controller_waitrequest == 1'd0)) & (main_517_exitcondii_reg == 1'd0))) begin
		main_Reflection_coefficientsexit_i02ii_reg <= main_Reflection_coefficientsexit_i02ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_i02ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_i02ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheaderi2_61) & (memory_controller_waitrequest == 1'd0))) begin
		main_Reflection_coefficientsexit_01ii = main_18_19_reg;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB_preheader14i_97) & (memory_controller_waitrequest == 1'd0)) & (main_preheader14i_341 == 1'd0))) begin
		main_Reflection_coefficientsexit_01ii = main_18_19_reg;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB_lrphi_99) & (memory_controller_waitrequest == 1'd0)) & (main_lrphi_exitcondi7_reg == 1'd1))) begin
		main_Reflection_coefficientsexit_01ii = main_18_19_reg;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB__436_133) & (memory_controller_waitrequest == 1'd0)) & (main_436_438 == 1'd1))) begin
		main_Reflection_coefficientsexit_01ii = main_18_19_reg;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	else if ((((cur_state == LEGUP_F_main_BB__crit_edgei11_164) & (memory_controller_waitrequest == 1'd0)) & (main__crit_edgei11_497 == 1'd0))) begin
		main_Reflection_coefficientsexit_01ii = main_18_19_reg;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__517_177) & (memory_controller_waitrequest == 1'd0)) & (main_517_exitcondii_reg == 1'd0))) */ begin
		main_Reflection_coefficientsexit_01ii = main_517_521_reg;
	end
end
always @(posedge clk) begin
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	if (((cur_state == LEGUP_F_main_BB_preheaderi2_61) & (memory_controller_waitrequest == 1'd0))) begin
		main_Reflection_coefficientsexit_01ii_reg <= main_Reflection_coefficientsexit_01ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_01ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_01ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_preheader14i_97) & (memory_controller_waitrequest == 1'd0)) & (main_preheader14i_341 == 1'd0))) begin
		main_Reflection_coefficientsexit_01ii_reg <= main_Reflection_coefficientsexit_01ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_01ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_01ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB_lrphi_99) & (memory_controller_waitrequest == 1'd0)) & (main_lrphi_exitcondi7_reg == 1'd1))) begin
		main_Reflection_coefficientsexit_01ii_reg <= main_Reflection_coefficientsexit_01ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_01ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_01ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__436_133) & (memory_controller_waitrequest == 1'd0)) & (main_436_438 == 1'd1))) begin
		main_Reflection_coefficientsexit_01ii_reg <= main_Reflection_coefficientsexit_01ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_01ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_01ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__crit_edgei11_164) & (memory_controller_waitrequest == 1'd0)) & (main__crit_edgei11_497 == 1'd0))) begin
		main_Reflection_coefficientsexit_01ii_reg <= main_Reflection_coefficientsexit_01ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_01ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_01ii_reg"); $finish; end
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %.01.i.i = phi i16* [ %521, %517 ], [ %19, %436 ], [ %19, %._crit_edge.i11 ], [ %19, %.lr.ph.i ], [ %19, %.preheader.i2 ], [ %19, %.preheader14.i ]*/
	if ((((cur_state == LEGUP_F_main_BB__517_177) & (memory_controller_waitrequest == 1'd0)) & (main_517_exitcondii_reg == 1'd0))) begin
		main_Reflection_coefficientsexit_01ii_reg <= main_Reflection_coefficientsexit_01ii;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_01ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_01ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Reflection_coefficients.exit*/
	/*   %499 = load i16* %.01.i.i, align 2, !tbaa !1*/
		main_Reflection_coefficientsexit_499 = memory_controller_out_a[15:0];
end
always @(posedge clk) begin
	/* main: %Reflection_coefficients.exit*/
	/*   %499 = load i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Reflection_coefficientsexit_169)) begin
		main_Reflection_coefficientsexit_499_reg <= main_Reflection_coefficientsexit_499;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_499) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_499_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Reflection_coefficients.exit*/
	/*   %500 = icmp slt i16 %499, 0*/
		main_Reflection_coefficientsexit_500 = ($signed(main_Reflection_coefficientsexit_499) < $signed(16'd0));
end
always @(posedge clk) begin
	/* main: %Reflection_coefficients.exit*/
	/*   %500 = icmp slt i16 %499, 0*/
	if ((cur_state == LEGUP_F_main_BB_Reflection_coefficientsexit_169)) begin
		main_Reflection_coefficientsexit_500_reg <= main_Reflection_coefficientsexit_500;
		if (start == 1'b0 && ^(main_Reflection_coefficientsexit_500) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Reflection_coefficientsexit_500_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %501*/
	/*   %502 = icmp eq i16 %499, -32768*/
		main_501_502 = (main_Reflection_coefficientsexit_499_reg == -16'd32768);
end
always @(posedge clk) begin
	/* main: %501*/
	/*   %502 = icmp eq i16 %499, -32768*/
	if ((cur_state == LEGUP_F_main_BB__501_170)) begin
		main_501_502_reg <= main_501_502;
		if (start == 1'b0 && ^(main_501_502) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_501_502_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %501*/
	/*   %503 = sub i16 0, %499*/
		main_501_503 = main_signed_subtract_16_0;
end
always @(*) begin
/* main: %501*/
/*   %503 = sub i16 0, %499*/
	main_501_503_reg = main_12_14_reg;
end
always @(*) begin
	/* main: %gsm_abs.exit.i.i*/
	/*   %504 = phi i16 [ %503, %501 ], [ %499, %Reflection_coefficients.exit ]*/
	if ((((cur_state == LEGUP_F_main_BB_Reflection_coefficientsexit_169) & (memory_controller_waitrequest == 1'd0)) & (main_Reflection_coefficientsexit_500 == 1'd0))) begin
		main_gsm_absexitii_504 = main_Reflection_coefficientsexit_499;
	end
	/* main: %gsm_abs.exit.i.i*/
	/*   %504 = phi i16 [ %503, %501 ], [ %499, %Reflection_coefficients.exit ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__501_170) & (memory_controller_waitrequest == 1'd0)) & (main_501_502 == 1'd0))) */ begin
		main_gsm_absexitii_504 = main_501_503;
	end
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i.i*/
	/*   %504 = phi i16 [ %503, %501 ], [ %499, %Reflection_coefficients.exit ]*/
	if ((((cur_state == LEGUP_F_main_BB_Reflection_coefficientsexit_169) & (memory_controller_waitrequest == 1'd0)) & (main_Reflection_coefficientsexit_500 == 1'd0))) begin
		main_gsm_absexitii_504_reg <= main_gsm_absexitii_504;
		if (start == 1'b0 && ^(main_gsm_absexitii_504) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexitii_504_reg"); $finish; end
	end
	/* main: %gsm_abs.exit.i.i*/
	/*   %504 = phi i16 [ %503, %501 ], [ %499, %Reflection_coefficients.exit ]*/
	if ((((cur_state == LEGUP_F_main_BB__501_170) & (memory_controller_waitrequest == 1'd0)) & (main_501_502 == 1'd0))) begin
		main_gsm_absexitii_504_reg <= main_gsm_absexitii_504;
		if (start == 1'b0 && ^(main_gsm_absexitii_504) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexitii_504_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %gsm_abs.exit.i.i*/
	/*   %505 = icmp slt i16 %504, 22118*/
		main_gsm_absexitii_505 = ($signed(main_gsm_absexitii_504_reg) < $signed(16'd22118));
end
always @(posedge clk) begin
	/* main: %gsm_abs.exit.i.i*/
	/*   %505 = icmp slt i16 %504, 22118*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexitii_171)) begin
		main_gsm_absexitii_505_reg <= main_gsm_absexitii_505;
		if (start == 1'b0 && ^(main_gsm_absexitii_505) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_gsm_absexitii_505_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %506*/
	/*   %507 = sext i16 %504 to i32*/
		main_506_507 = $signed(main_gsm_absexitii_504_reg);
end
always @(posedge clk) begin
	/* main: %506*/
	/*   %507 = sext i16 %504 to i32*/
	if ((cur_state == LEGUP_F_main_BB__506_172)) begin
		main_506_507_reg <= main_506_507;
		if (start == 1'b0 && ^(main_506_507) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_506_507_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %506*/
	/*   %508 = lshr i32 %507, 1*/
		main_506_508 = (main_506_507 >>> (32'd1 % 32));
end
always @(posedge clk) begin
	/* main: %506*/
	/*   %508 = lshr i32 %507, 1*/
	if ((cur_state == LEGUP_F_main_BB__506_172)) begin
		main_506_508_reg <= main_506_508;
		if (start == 1'b0 && ^(main_506_508) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_506_508_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %506*/
	/*   %509 = trunc i32 %508 to i16*/
		main_506_509 = main_506_508[15:0];
end
always @(posedge clk) begin
	/* main: %506*/
	/*   %509 = trunc i32 %508 to i16*/
	if ((cur_state == LEGUP_F_main_BB__506_172)) begin
		main_506_509_reg <= main_506_509;
		if (start == 1'b0 && ^(main_506_509) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_506_509_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %510*/
	/*   %511 = icmp slt i16 %504, 31130*/
		main_510_511 = ($signed(main_gsm_absexitii_504_reg) < $signed(16'd31130));
end
always @(posedge clk) begin
	/* main: %510*/
	/*   %511 = icmp slt i16 %504, 31130*/
	if ((cur_state == LEGUP_F_main_BB__510_173)) begin
		main_510_511_reg <= main_510_511;
		if (start == 1'b0 && ^(main_510_511) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_510_511_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %512*/
	/*   %513 = add i16 %504, -11059*/
		main_512_513 = main_signed_add_16_0;
end
always @(posedge clk) begin
	/* main: %512*/
	/*   %513 = add i16 %504, -11059*/
	if ((cur_state == LEGUP_F_main_BB__512_174)) begin
		main_512_513_reg <= main_512_513;
		if (start == 1'b0 && ^(main_512_513) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_512_513_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i.i*/
	/*   %514 = phi i16 [ %504, %510 ], [ 32767, %501 ]*/
	if ((((cur_state == LEGUP_F_main_BB__501_170) & (memory_controller_waitrequest == 1'd0)) & (main_501_502 == 1'd1))) begin
		main_threadii_514 = 16'd32767;
	end
	/* main: %.thread.i.i*/
	/*   %514 = phi i16 [ %504, %510 ], [ 32767, %501 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__510_173) & (memory_controller_waitrequest == 1'd0)) & (main_510_511 == 1'd0))) */ begin
		main_threadii_514 = main_gsm_absexitii_504_reg;
	end
end
always @(posedge clk) begin
	/* main: %.thread.i.i*/
	/*   %514 = phi i16 [ %504, %510 ], [ 32767, %501 ]*/
	if ((((cur_state == LEGUP_F_main_BB__501_170) & (memory_controller_waitrequest == 1'd0)) & (main_501_502 == 1'd1))) begin
		main_threadii_514_reg <= main_threadii_514;
		if (start == 1'b0 && ^(main_threadii_514) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadii_514_reg"); $finish; end
	end
	/* main: %.thread.i.i*/
	/*   %514 = phi i16 [ %504, %510 ], [ 32767, %501 ]*/
	if ((((cur_state == LEGUP_F_main_BB__510_173) & (memory_controller_waitrequest == 1'd0)) & (main_510_511 == 1'd0))) begin
		main_threadii_514_reg <= main_threadii_514;
		if (start == 1'b0 && ^(main_threadii_514) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadii_514_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i.i*/
	/*   %515 = shl i16 %514, 2*/
		main_threadii_515 = (main_threadii_514_reg <<< (16'd2 % 16'd16));
end
always @(posedge clk) begin
	/* main: %.thread.i.i*/
	/*   %515 = shl i16 %514, 2*/
	if ((cur_state == LEGUP_F_main_BB_threadii_175)) begin
		main_threadii_515_reg <= main_threadii_515;
		if (start == 1'b0 && ^(main_threadii_515) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadii_515_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.thread.i.i*/
	/*   %516 = add i16 %515, 26624*/
		main_threadii_516 = main_signed_add_16_0;
end
always @(posedge clk) begin
	/* main: %.thread.i.i*/
	/*   %516 = add i16 %515, 26624*/
	if ((cur_state == LEGUP_F_main_BB_threadii_175)) begin
		main_threadii_516_reg <= main_threadii_516;
		if (start == 1'b0 && ^(main_threadii_516) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_threadii_516_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %517*/
	/*   %temp.0.i.i = phi i16 [ %509, %506 ], [ %513, %512 ], [ %516, %.thread.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__506_172) & (memory_controller_waitrequest == 1'd0))) begin
		main_517_temp0ii = main_506_509;
	end
	/* main: %517*/
	/*   %temp.0.i.i = phi i16 [ %509, %506 ], [ %513, %512 ], [ %516, %.thread.i.i ]*/
	else if (((cur_state == LEGUP_F_main_BB__512_174) & (memory_controller_waitrequest == 1'd0))) begin
		main_517_temp0ii = main_512_513;
	end
	/* main: %517*/
	/*   %temp.0.i.i = phi i16 [ %509, %506 ], [ %513, %512 ], [ %516, %.thread.i.i ]*/
	else /* if (((cur_state == LEGUP_F_main_BB_threadii_175) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_517_temp0ii = main_threadii_516;
	end
end
always @(posedge clk) begin
	/* main: %517*/
	/*   %temp.0.i.i = phi i16 [ %509, %506 ], [ %513, %512 ], [ %516, %.thread.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__506_172) & (memory_controller_waitrequest == 1'd0))) begin
		main_517_temp0ii_reg <= main_517_temp0ii;
		if (start == 1'b0 && ^(main_517_temp0ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_517_temp0ii_reg"); $finish; end
	end
	/* main: %517*/
	/*   %temp.0.i.i = phi i16 [ %509, %506 ], [ %513, %512 ], [ %516, %.thread.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB__512_174) & (memory_controller_waitrequest == 1'd0))) begin
		main_517_temp0ii_reg <= main_517_temp0ii;
		if (start == 1'b0 && ^(main_517_temp0ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_517_temp0ii_reg"); $finish; end
	end
	/* main: %517*/
	/*   %temp.0.i.i = phi i16 [ %509, %506 ], [ %513, %512 ], [ %516, %.thread.i.i ]*/
	if (((cur_state == LEGUP_F_main_BB_threadii_175) & (memory_controller_waitrequest == 1'd0))) begin
		main_517_temp0ii_reg <= main_517_temp0ii;
		if (start == 1'b0 && ^(main_517_temp0ii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_517_temp0ii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %517*/
	/*   %518 = sub i16 0, %temp.0.i.i*/
		main_517_518 = main_signed_subtract_16_0;
end
always @(*) begin
/* main: %517*/
/*   %518 = sub i16 0, %temp.0.i.i*/
	main_517_518_reg = main_12_14_reg;
end
always @(*) begin
	/* main: %517*/
	/*   %519 = select i1 %500, i16 %518, i16 %temp.0.i.i*/
		main_517_519 = (main_Reflection_coefficientsexit_500_reg ? main_517_518 : main_517_temp0ii_reg);
end
always @(posedge clk) begin
	/* main: %517*/
	/*   %519 = select i1 %500, i16 %518, i16 %temp.0.i.i*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_517_519_reg <= main_517_519;
		if (start == 1'b0 && ^(main_517_519) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_517_519_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %517*/
	/*   %520 = add nsw i32 %i.02.i.i, 1*/
		main_517_520 = main_signed_add_32_0;
end
always @(*) begin
/* main: %517*/
/*   %520 = add nsw i32 %i.02.i.i, 1*/
	main_517_520_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %517*/
	/*   %gep_int121 = ptrtoint i16* %.01.i.i to i32*/
		main_517_gep_int121 = main_Reflection_coefficientsexit_01ii_reg;
end
always @(posedge clk) begin
	/* main: %517*/
	/*   %gep_int121 = ptrtoint i16* %.01.i.i to i32*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_517_gep_int121_reg <= main_517_gep_int121;
		if (start == 1'b0 && ^(main_517_gep_int121) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_517_gep_int121_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %517*/
	/*   %gep122 = add i32 %gep_int121, 2*/
		main_517_gep122 = main_signed_add_32_14;
end
always @(*) begin
/* main: %517*/
/*   %gep122 = add i32 %gep_int121, 2*/
	main_517_gep122_reg = main_1_gep3_reg;
end
always @(*) begin
	/* main: %517*/
	/*   %521 = inttoptr i32 %gep122 to i16**/
		main_517_521 = main_517_gep122;
end
always @(posedge clk) begin
	/* main: %517*/
	/*   %521 = inttoptr i32 %gep122 to i16**/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_517_521_reg <= main_517_521;
		if (start == 1'b0 && ^(main_517_521) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_517_521_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %517*/
	/*   %exitcond.i.i = icmp eq i32 %520, 9*/
		main_517_exitcondii = (main_517_520 == 32'd9);
end
always @(posedge clk) begin
	/* main: %517*/
	/*   %exitcond.i.i = icmp eq i32 %520, 9*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_517_exitcondii_reg <= main_517_exitcondii;
		if (start == 1'b0 && ^(main_517_exitcondii) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_517_exitcondii_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int123 = ptrtoint [8 x i16]* %LARc to i32*/
if (reset) begin main_Gsm_LPC_Analysisexit_gep_int123 = 0; end
		main_Gsm_LPC_Analysisexit_gep_int123 = `TAG_main_0_LARc_a;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int123 = ptrtoint [8 x i16]* %LARc to i32*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_gep_int123_reg <= main_Gsm_LPC_Analysisexit_gep_int123;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep_int123) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_gep_int123_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep124 = add i32 %gep_int123, 2*/
		main_Gsm_LPC_Analysisexit_gep124 = main_signed_add_32_0;
end
always @(*) begin
/* main: %Gsm_LPC_Analysis.exit*/
/*   %gep124 = add i32 %gep_int123, 2*/
	main_Gsm_LPC_Analysisexit_gep124_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %522 = inttoptr i32 %gep124 to i16**/
		main_Gsm_LPC_Analysisexit_522 = main_Gsm_LPC_Analysisexit_gep124;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %522 = inttoptr i32 %gep124 to i16**/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_522_reg <= main_Gsm_LPC_Analysisexit_522;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_522) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_522_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int125 = ptrtoint [8 x i16]* %LARc to i32*/
if (reset) begin main_Gsm_LPC_Analysisexit_gep_int125 = 0; end
		main_Gsm_LPC_Analysisexit_gep_int125 = `TAG_main_0_LARc_a;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int125 = ptrtoint [8 x i16]* %LARc to i32*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_gep_int125_reg <= main_Gsm_LPC_Analysisexit_gep_int125;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep_int125) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_gep_int125_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep126 = add i32 %gep_int125, 4*/
		main_Gsm_LPC_Analysisexit_gep126 = main_signed_add_32_14;
end
always @(*) begin
/* main: %Gsm_LPC_Analysis.exit*/
/*   %gep126 = add i32 %gep_int125, 4*/
	main_Gsm_LPC_Analysisexit_gep126_reg = main_1_gep3_reg;
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %523 = inttoptr i32 %gep126 to i16**/
		main_Gsm_LPC_Analysisexit_523 = main_Gsm_LPC_Analysisexit_gep126;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %523 = inttoptr i32 %gep126 to i16**/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_523_reg <= main_Gsm_LPC_Analysisexit_523;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_523) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_523_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int127 = ptrtoint [8 x i16]* %LARc to i32*/
if (reset) begin main_Gsm_LPC_Analysisexit_gep_int127 = 0; end
		main_Gsm_LPC_Analysisexit_gep_int127 = `TAG_main_0_LARc_a;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int127 = ptrtoint [8 x i16]* %LARc to i32*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_gep_int127_reg <= main_Gsm_LPC_Analysisexit_gep_int127;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep_int127) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_gep_int127_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep128 = add i32 %gep_int127, 6*/
		main_Gsm_LPC_Analysisexit_gep128 = main_signed_add_32_13;
end
always @(*) begin
/* main: %Gsm_LPC_Analysis.exit*/
/*   %gep128 = add i32 %gep_int127, 6*/
	main_Gsm_LPC_Analysisexit_gep128_reg = main_threadi_gep36_reg;
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %524 = inttoptr i32 %gep128 to i16**/
		main_Gsm_LPC_Analysisexit_524 = main_Gsm_LPC_Analysisexit_gep128;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %524 = inttoptr i32 %gep128 to i16**/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_524_reg <= main_Gsm_LPC_Analysisexit_524;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_524) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_524_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int129 = ptrtoint [8 x i16]* %LARc to i32*/
if (reset) begin main_Gsm_LPC_Analysisexit_gep_int129 = 0; end
		main_Gsm_LPC_Analysisexit_gep_int129 = `TAG_main_0_LARc_a;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int129 = ptrtoint [8 x i16]* %LARc to i32*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_gep_int129_reg <= main_Gsm_LPC_Analysisexit_gep_int129;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep_int129) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_gep_int129_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep130 = add i32 %gep_int129, 8*/
		main_Gsm_LPC_Analysisexit_gep130 = main_signed_add_32_12;
end
always @(*) begin
/* main: %Gsm_LPC_Analysis.exit*/
/*   %gep130 = add i32 %gep_int129, 8*/
	main_Gsm_LPC_Analysisexit_gep130_reg = main_threadi_gep34_reg;
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %525 = inttoptr i32 %gep130 to i16**/
		main_Gsm_LPC_Analysisexit_525 = main_Gsm_LPC_Analysisexit_gep130;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %525 = inttoptr i32 %gep130 to i16**/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_525_reg <= main_Gsm_LPC_Analysisexit_525;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_525) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_525_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int131 = ptrtoint [8 x i16]* %LARc to i32*/
if (reset) begin main_Gsm_LPC_Analysisexit_gep_int131 = 0; end
		main_Gsm_LPC_Analysisexit_gep_int131 = `TAG_main_0_LARc_a;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int131 = ptrtoint [8 x i16]* %LARc to i32*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_gep_int131_reg <= main_Gsm_LPC_Analysisexit_gep_int131;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep_int131) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_gep_int131_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep132 = add i32 %gep_int131, 10*/
		main_Gsm_LPC_Analysisexit_gep132 = main_signed_add_32_9;
end
always @(*) begin
/* main: %Gsm_LPC_Analysis.exit*/
/*   %gep132 = add i32 %gep_int131, 10*/
	main_Gsm_LPC_Analysisexit_gep132_reg = main_threadi_166_reg;
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %526 = inttoptr i32 %gep132 to i16**/
		main_Gsm_LPC_Analysisexit_526 = main_Gsm_LPC_Analysisexit_gep132;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %526 = inttoptr i32 %gep132 to i16**/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_526_reg <= main_Gsm_LPC_Analysisexit_526;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_526) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_526_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int133 = ptrtoint [8 x i16]* %LARc to i32*/
if (reset) begin main_Gsm_LPC_Analysisexit_gep_int133 = 0; end
		main_Gsm_LPC_Analysisexit_gep_int133 = `TAG_main_0_LARc_a;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int133 = ptrtoint [8 x i16]* %LARc to i32*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_gep_int133_reg <= main_Gsm_LPC_Analysisexit_gep_int133;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep_int133) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_gep_int133_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep134 = add i32 %gep_int133, 12*/
		main_Gsm_LPC_Analysisexit_gep134 = main_signed_add_32_10;
end
always @(*) begin
/* main: %Gsm_LPC_Analysis.exit*/
/*   %gep134 = add i32 %gep_int133, 12*/
	main_Gsm_LPC_Analysisexit_gep134_reg = main_threadi_168_reg;
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %527 = inttoptr i32 %gep134 to i16**/
		main_Gsm_LPC_Analysisexit_527 = main_Gsm_LPC_Analysisexit_gep134;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %527 = inttoptr i32 %gep134 to i16**/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_527_reg <= main_Gsm_LPC_Analysisexit_527;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_527) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_527_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int135 = ptrtoint [8 x i16]* %LARc to i32*/
if (reset) begin main_Gsm_LPC_Analysisexit_gep_int135 = 0; end
		main_Gsm_LPC_Analysisexit_gep_int135 = `TAG_main_0_LARc_a;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep_int135 = ptrtoint [8 x i16]* %LARc to i32*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_gep_int135_reg <= main_Gsm_LPC_Analysisexit_gep_int135;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_gep_int135) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_gep_int135_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep136 = add i32 %gep_int135, 14*/
		main_Gsm_LPC_Analysisexit_gep136 = main_signed_add_32_11;
end
always @(*) begin
/* main: %Gsm_LPC_Analysis.exit*/
/*   %gep136 = add i32 %gep_int135, 14*/
	main_Gsm_LPC_Analysisexit_gep136_reg = main_threadi_170_reg;
end
always @(*) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %528 = inttoptr i32 %gep136 to i16**/
		main_Gsm_LPC_Analysisexit_528 = main_Gsm_LPC_Analysisexit_gep136;
end
always @(posedge clk) begin
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %528 = inttoptr i32 %gep136 to i16**/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_Gsm_LPC_Analysisexit_528_reg <= main_Gsm_LPC_Analysisexit_528;
		if (start == 1'b0 && ^(main_Gsm_LPC_Analysisexit_528) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_Gsm_LPC_Analysisexit_528_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader*/
	/*   %.lcssa = phi i32 [ %539, %532 ]*/
		main_preheader_lcssa = main_532_539;
end
always @(posedge clk) begin
	/* main: %.preheader*/
	/*   %.lcssa = phi i32 [ %539, %532 ]*/
	if ((((cur_state == LEGUP_F_main_BB__532_190) & (memory_controller_waitrequest == 1'd0)) & (main_532_exitcond_reg == 1'd1))) begin
		main_preheader_lcssa_reg <= main_preheader_lcssa;
		if (start == 1'b0 && ^(main_preheader_lcssa) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader_lcssa_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader*/
	/*   %529 = add nsw i32 %.lcssa, 4*/
		main_preheader_529 = main_signed_add_32_0;
end
always @(*) begin
/* main: %.preheader*/
/*   %529 = add nsw i32 %.lcssa, 4*/
	main_preheader_529_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %.preheader*/
	/*   %531 = icmp eq i32 %529, 168*/
		main_preheader_531 = (main_preheader_529 == 32'd168);
end
always @(posedge clk) begin
	/* main: %.preheader*/
	/*   %531 = icmp eq i32 %529, 168*/
	if ((cur_state == LEGUP_F_main_BB_preheader_187)) begin
		main_preheader_531_reg <= main_preheader_531;
		if (start == 1'b0 && ^(main_preheader_531) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_preheader_531_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %main_result.04 = phi i32 [ 0, %Gsm_LPC_Analysis.exit ], [ %539, %532 ]*/
	if (((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_186) & (memory_controller_waitrequest == 1'd0))) begin
		main_532_main_result04 = 32'd0;
	end
	/* main: %532*/
	/*   %main_result.04 = phi i32 [ 0, %Gsm_LPC_Analysis.exit ], [ %539, %532 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__532_190) & (memory_controller_waitrequest == 1'd0)) & (main_532_exitcond_reg == 1'd0))) */ begin
		main_532_main_result04 = main_532_539;
	end
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %main_result.04 = phi i32 [ 0, %Gsm_LPC_Analysis.exit ], [ %539, %532 ]*/
	if (((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_186) & (memory_controller_waitrequest == 1'd0))) begin
		main_532_main_result04_reg <= main_532_main_result04;
		if (start == 1'b0 && ^(main_532_main_result04) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_main_result04_reg"); $finish; end
	end
	/* main: %532*/
	/*   %main_result.04 = phi i32 [ 0, %Gsm_LPC_Analysis.exit ], [ %539, %532 ]*/
	if ((((cur_state == LEGUP_F_main_BB__532_190) & (memory_controller_waitrequest == 1'd0)) & (main_532_exitcond_reg == 1'd0))) begin
		main_532_main_result04_reg <= main_532_main_result04;
		if (start == 1'b0 && ^(main_532_main_result04) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_main_result04_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %i.13 = phi i32 [ 0, %Gsm_LPC_Analysis.exit ], [ %540, %532 ]*/
	if (((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_186) & (memory_controller_waitrequest == 1'd0))) begin
		main_532_i13 = 32'd0;
	end
	/* main: %532*/
	/*   %i.13 = phi i32 [ 0, %Gsm_LPC_Analysis.exit ], [ %540, %532 ]*/
	else /* if ((((cur_state == LEGUP_F_main_BB__532_190) & (memory_controller_waitrequest == 1'd0)) & (main_532_exitcond_reg == 1'd0))) */ begin
		main_532_i13 = main_532_540_reg;
	end
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %i.13 = phi i32 [ 0, %Gsm_LPC_Analysis.exit ], [ %540, %532 ]*/
	if (((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_186) & (memory_controller_waitrequest == 1'd0))) begin
		main_532_i13_reg <= main_532_i13;
		if (start == 1'b0 && ^(main_532_i13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_i13_reg"); $finish; end
	end
	/* main: %532*/
	/*   %i.13 = phi i32 [ 0, %Gsm_LPC_Analysis.exit ], [ %540, %532 ]*/
	if ((((cur_state == LEGUP_F_main_BB__532_190) & (memory_controller_waitrequest == 1'd0)) & (main_532_exitcond_reg == 1'd0))) begin
		main_532_i13_reg <= main_532_i13;
		if (start == 1'b0 && ^(main_532_i13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_i13_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %gep_int137 = ptrtoint [160 x i16]* %so to i32*/
if (reset) begin main_532_gep_int137 = 0; end
		main_532_gep_int137 = 1'd0;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %gep_int137 = ptrtoint [160 x i16]* %so to i32*/
	if ((cur_state == LEGUP_F_main_BB__532_188)) begin
		main_532_gep_int137_reg <= main_532_gep_int137;
		if (start == 1'b0 && ^(main_532_gep_int137) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_gep_int137_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %gep_array138 = mul i32 %i.13, 2*/
		main_532_gep_array138 = (main_532_i13_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %gep_array138 = mul i32 %i.13, 2*/
	if ((cur_state == LEGUP_F_main_BB__532_188)) begin
		main_532_gep_array138_reg <= main_532_gep_array138;
		if (start == 1'b0 && ^(main_532_gep_array138) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_gep_array138_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %gep139 = add i32 %gep_int137, %gep_array138*/
		main_532_gep139 = main_signed_add_32_0;
end
always @(*) begin
/* main: %532*/
/*   %gep139 = add i32 %gep_int137, %gep_array138*/
	main_532_gep139_reg = main_1_gep_reg;
end
always @(*) begin
	/* main: %532*/
	/*   %533 = inttoptr i32 %gep139 to i16**/
		main_532_533 = main_532_gep139;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %533 = inttoptr i32 %gep139 to i16**/
	if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		main_532_533_reg <= main_532_533;
		if (start == 1'b0 && ^(main_532_533) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_533_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %534 = load i16* %533, align 2, !tbaa !1*/
		main_532_534 = main_0_so_out_a;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %534 = load i16* %533, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__532_190)) begin
		main_532_534_reg <= main_532_534;
		if (start == 1'b0 && ^(main_532_534) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_534_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %gep_int140 = ptrtoint [160 x i16]* @outData to i32*/
if (reset) begin main_532_gep_int140 = 0; end
		main_532_gep_int140 = 1'd0;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %gep_int140 = ptrtoint [160 x i16]* @outData to i32*/
	if ((cur_state == LEGUP_F_main_BB__532_188)) begin
		main_532_gep_int140_reg <= main_532_gep_int140;
		if (start == 1'b0 && ^(main_532_gep_int140) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_gep_int140_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %gep_array141 = mul i32 %i.13, 2*/
		main_532_gep_array141 = (main_532_i13_reg * 32'd2);
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %gep_array141 = mul i32 %i.13, 2*/
	if ((cur_state == LEGUP_F_main_BB__532_188)) begin
		main_532_gep_array141_reg <= main_532_gep_array141;
		if (start == 1'b0 && ^(main_532_gep_array141) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_gep_array141_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %gep142 = add i32 %gep_int140, %gep_array141*/
		main_532_gep142 = main_signed_add_32_14;
end
always @(*) begin
/* main: %532*/
/*   %gep142 = add i32 %gep_int140, %gep_array141*/
	main_532_gep142_reg = main_1_gep3_reg;
end
always @(*) begin
	/* main: %532*/
	/*   %535 = inttoptr i32 %gep142 to i16**/
		main_532_535 = main_532_gep142;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %535 = inttoptr i32 %gep142 to i16**/
	if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		main_532_535_reg <= main_532_535;
		if (start == 1'b0 && ^(main_532_535) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_535_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %536 = load i16* %535, align 2, !tbaa !1*/
		main_532_536 = outData_out_a;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %536 = load i16* %535, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__532_190)) begin
		main_532_536_reg <= main_532_536;
		if (start == 1'b0 && ^(main_532_536) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_536_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %537 = icmp eq i16 %534, %536*/
		main_532_537 = (main_532_534 == main_532_536);
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %537 = icmp eq i16 %534, %536*/
	if ((cur_state == LEGUP_F_main_BB__532_190)) begin
		main_532_537_reg <= main_532_537;
		if (start == 1'b0 && ^(main_532_537) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_537_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %538 = zext i1 %537 to i32*/
		main_532_538 = main_532_537;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %538 = zext i1 %537 to i32*/
	if ((cur_state == LEGUP_F_main_BB__532_190)) begin
		main_532_538_reg <= main_532_538;
		if (start == 1'b0 && ^(main_532_538) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_538_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %539 = add nsw i32 %538, %main_result.04*/
		main_532_539 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %539 = add nsw i32 %538, %main_result.04*/
	if ((cur_state == LEGUP_F_main_BB__532_190)) begin
		main_532_539_reg <= main_532_539;
		if (start == 1'b0 && ^(main_532_539) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_539_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %540 = add nsw i32 %i.13, 1*/
		main_532_540 = main_signed_add_32_0;
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %540 = add nsw i32 %i.13, 1*/
	if ((cur_state == LEGUP_F_main_BB__532_188)) begin
		main_532_540_reg <= main_532_540;
		if (start == 1'b0 && ^(main_532_540) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_540_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %532*/
	/*   %exitcond = icmp eq i32 %540, 160*/
		main_532_exitcond = (main_532_540 == 32'd160);
end
always @(posedge clk) begin
	/* main: %532*/
	/*   %exitcond = icmp eq i32 %540, 160*/
	if ((cur_state == LEGUP_F_main_BB__532_188)) begin
		main_532_exitcond_reg <= main_532_exitcond;
		if (start == 1'b0 && ^(main_532_exitcond) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_532_exitcond_reg"); $finish; end
	end
end
always @(*) begin
	bitoff_address_a = 1'd0;
	/* main: %33*/
	/*   %36 = load i8* %35, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__33_18)) begin
		bitoff_address_a = (main_33_35 >>> 3'd0);
	end
	/* main: %39*/
	/*   %43 = load i8* %42, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		bitoff_address_a = (main_39_42 >>> 3'd0);
	end
	/* main: %49*/
	/*   %53 = load i8* %52, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		bitoff_address_a = (main_49_52 >>> 3'd0);
	end
	/* main: %56*/
	/*   %59 = load i8* %58, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__56_25)) begin
		bitoff_address_a = (main_56_58 >>> 3'd0);
	end
	/* main: %259*/
	/*   %262 = load i8* %261, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__259_67)) begin
		bitoff_address_a = (main_259_261 >>> 3'd0);
	end
	/* main: %265*/
	/*   %269 = load i8* %268, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		bitoff_address_a = (main_265_268 >>> 3'd0);
	end
	/* main: %275*/
	/*   %279 = load i8* %278, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		bitoff_address_a = (main_275_278 >>> 3'd0);
	end
	/* main: %282*/
	/*   %285 = load i8* %284, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__282_74)) begin
		bitoff_address_a = (main_282_284 >>> 3'd0);
	end
end
always @(*) begin
	bitoff_write_enable_a = 1'd0;
	/* main: %33*/
	/*   %36 = load i8* %35, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__33_18)) begin
		bitoff_write_enable_a = 1'd0;
	end
	/* main: %39*/
	/*   %43 = load i8* %42, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		bitoff_write_enable_a = 1'd0;
	end
	/* main: %49*/
	/*   %53 = load i8* %52, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		bitoff_write_enable_a = 1'd0;
	end
	/* main: %56*/
	/*   %59 = load i8* %58, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__56_25)) begin
		bitoff_write_enable_a = 1'd0;
	end
	/* main: %259*/
	/*   %262 = load i8* %261, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__259_67)) begin
		bitoff_write_enable_a = 1'd0;
	end
	/* main: %265*/
	/*   %269 = load i8* %268, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		bitoff_write_enable_a = 1'd0;
	end
	/* main: %275*/
	/*   %279 = load i8* %278, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		bitoff_write_enable_a = 1'd0;
	end
	/* main: %282*/
	/*   %285 = load i8* %284, align 1, !tbaa !5*/
	if ((cur_state == LEGUP_F_main_BB__282_74)) begin
		bitoff_write_enable_a = 1'd0;
	end
end
always @(*) begin
	inData_address_a = 1'd0;
	/* main: %1*/
	/*   %3 = load i16* %2, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		inData_address_a = (main_1_2 >>> 3'd1);
	end
end
always @(*) begin
	inData_write_enable_a = 1'd0;
	/* main: %1*/
	/*   %3 = load i16* %2, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		inData_write_enable_a = 1'd0;
	end
end
always @(*) begin
	outData_address_a = 1'd0;
	/* main: %532*/
	/*   %536 = load i16* %535, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		outData_address_a = (main_532_535 >>> 3'd1);
	end
end
always @(*) begin
	outData_write_enable_a = 1'd0;
	/* main: %532*/
	/*   %536 = load i16* %535, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		outData_write_enable_a = 1'd0;
	end
end
always @(*) begin
	main_0_Pi_address_a = 1'd0;
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %291, i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_83)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_323_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %294, i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_84)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_324_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %297, i16* %325, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_85)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_325_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %300, i16* %326, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_86)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_326_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %303, i16* %327, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_87)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_327_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %306, i16* %328, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_88)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_328_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %309, i16* %329, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_89)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_329_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %312, i16* %330, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_90)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_330_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %315, i16* %331, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_91)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_331_reg >>> 3'd1);
	end
	/* main: %gsm_abs.exit.i6*/
	/*   %339 = load i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexiti6_95)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_323_reg >>> 3'd1);
	end
	/* main: %gsm_div.exit.i*/
	/*   %432 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_129)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_324_reg >>> 3'd1);
	end
	/* main: %439*/
	/*   %440 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__439_134)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_324_reg >>> 3'd1);
	end
	/* main: %gsm_mult_r.exit11.i*/
	/*   %449 = load i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_138)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_323_reg >>> 3'd1);
	end
	/* main: %gsm_add.exit8.i*/
	/*   store i16 %456, i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit8i_141)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_323_reg >>> 3'd1);
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %472 = load i16* %471, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_150)) begin
		main_0_Pi_address_a = (main_gsm_mult_rexit6i_471 >>> 3'd1);
	end
	/* main: %gsm_add.exit3.i*/
	/*   store i16 %479, i16* %480, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_154)) begin
		main_0_Pi_address_a = (main_gsm_addexit3i_480 >>> 3'd1);
	end
	/* main: %._crit_edge43.i*/
	/*   %.pre.i12 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main_0_Pi_address_a = (main_gsm_normexiti_324_reg >>> 3'd1);
	end
end
always @(*) begin
	main_0_Pi_write_enable_a = 1'd0;
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %291, i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_83)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %294, i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_84)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %297, i16* %325, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_85)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %300, i16* %326, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_86)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %303, i16* %327, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_87)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %306, i16* %328, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_88)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %309, i16* %329, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_89)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %312, i16* %330, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_90)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %315, i16* %331, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_91)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_abs.exit.i6*/
	/*   %339 = load i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_absexiti6_95)) begin
		main_0_Pi_write_enable_a = 1'd0;
	end
	/* main: %gsm_div.exit.i*/
	/*   %432 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_129)) begin
		main_0_Pi_write_enable_a = 1'd0;
	end
	/* main: %439*/
	/*   %440 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__439_134)) begin
		main_0_Pi_write_enable_a = 1'd0;
	end
	/* main: %gsm_mult_r.exit11.i*/
	/*   %449 = load i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_138)) begin
		main_0_Pi_write_enable_a = 1'd0;
	end
	/* main: %gsm_add.exit8.i*/
	/*   store i16 %456, i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit8i_141)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %472 = load i16* %471, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_150)) begin
		main_0_Pi_write_enable_a = 1'd0;
	end
	/* main: %gsm_add.exit3.i*/
	/*   store i16 %479, i16* %480, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_154)) begin
		main_0_Pi_write_enable_a = 1'd1;
	end
	/* main: %._crit_edge43.i*/
	/*   %.pre.i12 = load i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main_0_Pi_write_enable_a = 1'd0;
	end
end
always @(*) begin
	main_0_Pi_in_a = 1'd0;
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %291, i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_83)) begin
		main_0_Pi_in_a = main_gsm_normexiti_291_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %294, i16* %324, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_84)) begin
		main_0_Pi_in_a = main_gsm_normexiti_294_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %297, i16* %325, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_85)) begin
		main_0_Pi_in_a = main_gsm_normexiti_297_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %300, i16* %326, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_86)) begin
		main_0_Pi_in_a = main_gsm_normexiti_300_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %303, i16* %327, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_87)) begin
		main_0_Pi_in_a = main_gsm_normexiti_303_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %306, i16* %328, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_88)) begin
		main_0_Pi_in_a = main_gsm_normexiti_306_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %309, i16* %329, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_89)) begin
		main_0_Pi_in_a = main_gsm_normexiti_309_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %312, i16* %330, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_90)) begin
		main_0_Pi_in_a = main_gsm_normexiti_312_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %315, i16* %331, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_91)) begin
		main_0_Pi_in_a = main_gsm_normexiti_315_reg;
	end
	/* main: %gsm_add.exit8.i*/
	/*   store i16 %456, i16* %323, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit8i_141)) begin
		main_0_Pi_in_a = main_gsm_addexit8i_456_reg;
	end
	/* main: %gsm_add.exit3.i*/
	/*   store i16 %479, i16* %480, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_154)) begin
		main_0_Pi_in_a = main_gsm_addexit3i_479_reg;
	end
end
always @(*) begin
	main_0_Ki_address_a = 1'd0;
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %294, i16* %316, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_0_Ki_address_a = (main_gsm_normexiti_316 >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %297, i16* %317, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_77)) begin
		main_0_Ki_address_a = (main_gsm_normexiti_317_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %300, i16* %318, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_78)) begin
		main_0_Ki_address_a = (main_gsm_normexiti_318_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %303, i16* %319, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_79)) begin
		main_0_Ki_address_a = (main_gsm_normexiti_319_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %306, i16* %320, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_80)) begin
		main_0_Ki_address_a = (main_gsm_normexiti_320_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %309, i16* %321, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_81)) begin
		main_0_Ki_address_a = (main_gsm_normexiti_321_reg >>> 3'd1);
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %312, i16* %322, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_82)) begin
		main_0_Ki_address_a = (main_gsm_normexiti_322_reg >>> 3'd1);
	end
	/* main: %.lr.ph27.i*/
	/*   %460 = load i16* %459, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_144)) begin
		main_0_Ki_address_a = (main_lrph27i_459 >>> 3'd1);
	end
	/* main: %gsm_add.exit.i*/
	/*   store i16 %495, i16* %459, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexiti_162)) begin
		main_0_Ki_address_a = (main_lrph27i_459_reg >>> 3'd1);
	end
end
always @(*) begin
	main_0_Ki_write_enable_a = 1'd0;
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %294, i16* %316, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_0_Ki_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %297, i16* %317, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_77)) begin
		main_0_Ki_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %300, i16* %318, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_78)) begin
		main_0_Ki_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %303, i16* %319, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_79)) begin
		main_0_Ki_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %306, i16* %320, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_80)) begin
		main_0_Ki_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %309, i16* %321, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_81)) begin
		main_0_Ki_write_enable_a = 1'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %312, i16* %322, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_82)) begin
		main_0_Ki_write_enable_a = 1'd1;
	end
	/* main: %.lr.ph27.i*/
	/*   %460 = load i16* %459, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_144)) begin
		main_0_Ki_write_enable_a = 1'd0;
	end
	/* main: %gsm_add.exit.i*/
	/*   store i16 %495, i16* %459, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexiti_162)) begin
		main_0_Ki_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_0_Ki_in_a = 1'd0;
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %294, i16* %316, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_0_Ki_in_a = main_gsm_normexiti_294;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %297, i16* %317, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_77)) begin
		main_0_Ki_in_a = main_gsm_normexiti_297_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %300, i16* %318, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_78)) begin
		main_0_Ki_in_a = main_gsm_normexiti_300_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %303, i16* %319, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_79)) begin
		main_0_Ki_in_a = main_gsm_normexiti_303_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %306, i16* %320, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_80)) begin
		main_0_Ki_in_a = main_gsm_normexiti_306_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %309, i16* %321, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_81)) begin
		main_0_Ki_in_a = main_gsm_normexiti_309_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   store i16 %312, i16* %322, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_82)) begin
		main_0_Ki_in_a = main_gsm_normexiti_312_reg;
	end
	/* main: %gsm_add.exit.i*/
	/*   store i16 %495, i16* %459, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexiti_162)) begin
		main_0_Ki_in_a = main_gsm_addexiti_495_reg;
	end
end
always @(*) begin
	main_0_so_address_a = 1'd0;
	/* main: %1*/
	/*   store i16 %3, i16* %4, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_4)) begin
		main_0_so_address_a = (main_1_4_reg >>> 3'd1);
	end
	/* main: %8*/
	/*   %10 = load i16* %9, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__8_8)) begin
		main_0_so_address_a = (main_8_9 >>> 3'd1);
	end
	/* main: %.preheader6.split.us.i*/
	/*   %72 = load i16* %71, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_30)) begin
		main_0_so_address_a = (main_preheader6splitusi_71 >>> 3'd1);
	end
	/* main: %gsm_mult_r.exit.us.i*/
	/*   store i16 %.0.i.us.i, i16* %71, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_34)) begin
		main_0_so_address_a = (main_preheader6splitusi_71_reg >>> 3'd1);
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %82 = load i16* %81, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_37)) begin
		main_0_so_address_a = (main_gsm_mult_rexiti_81 >>> 3'd1);
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   store i16 %87, i16* %81, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_0_so_address_a = (main_gsm_mult_rexiti_81_reg >>> 3'd1);
	end
	/* main: %.thread.i*/
	/*   %90 = load i16* %7, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_0_so_address_a = (main_6_7_reg >>> 3'd1);
	end
	/* main: %.thread.i*/
	/*   %99 = load i16* %98, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_0_so_address_a = (main_threadi_98_reg >>> 3'd1);
	end
	/* main: %.thread.i*/
	/*   %117 = load i16* %116, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_0_so_address_a = (main_threadi_116_reg >>> 3'd1);
	end
	/* main: %.thread.i*/
	/*   %143 = load i16* %142, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_0_so_address_a = (main_threadi_142_reg >>> 3'd1);
	end
	/* main: %185*/
	/*   %197 = load i16* %196, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_0_so_address_a = (main_185_196 >>> 3'd1);
	end
	/* main: %185*/
	/*   %210 = load i16* %209, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_0_so_address_a = (main_185_209_reg >>> 3'd1);
	end
	/* main: %185*/
	/*   %220 = load i16* %219, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_0_so_address_a = (main_185_219_reg >>> 3'd1);
	end
	/* main: %185*/
	/*   %230 = load i16* %229, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_0_so_address_a = (main_185_229_reg >>> 3'd1);
	end
	/* main: %.preheader.i*/
	/*   store i16 %244, i16* %.08.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_0_so_address_a = (main_preheaderi_08i_reg >>> 3'd1);
	end
	/* main: %._crit_edge.i*/
	/*   %.pre.i = load i16* %241, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edgei_56)) begin
		main_0_so_address_a = (main_preheaderi_241_reg >>> 3'd1);
	end
	/* main: %532*/
	/*   %534 = load i16* %533, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		main_0_so_address_a = (main_532_533 >>> 3'd1);
	end
end
always @(*) begin
	main_0_so_write_enable_a = 1'd0;
	/* main: %1*/
	/*   store i16 %3, i16* %4, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_4)) begin
		main_0_so_write_enable_a = 1'd1;
	end
	/* main: %8*/
	/*   %10 = load i16* %9, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__8_8)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %.preheader6.split.us.i*/
	/*   %72 = load i16* %71, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_30)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %gsm_mult_r.exit.us.i*/
	/*   store i16 %.0.i.us.i, i16* %71, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_34)) begin
		main_0_so_write_enable_a = 1'd1;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %82 = load i16* %81, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_37)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   store i16 %87, i16* %81, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_0_so_write_enable_a = 1'd1;
	end
	/* main: %.thread.i*/
	/*   %90 = load i16* %7, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %.thread.i*/
	/*   %99 = load i16* %98, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %.thread.i*/
	/*   %117 = load i16* %116, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %.thread.i*/
	/*   %143 = load i16* %142, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %185*/
	/*   %197 = load i16* %196, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %185*/
	/*   %210 = load i16* %209, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %185*/
	/*   %220 = load i16* %219, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %185*/
	/*   %230 = load i16* %229, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %.preheader.i*/
	/*   store i16 %244, i16* %.08.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_0_so_write_enable_a = 1'd1;
	end
	/* main: %._crit_edge.i*/
	/*   %.pre.i = load i16* %241, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__crit_edgei_56)) begin
		main_0_so_write_enable_a = 1'd0;
	end
	/* main: %532*/
	/*   %534 = load i16* %533, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		main_0_so_write_enable_a = 1'd0;
	end
end
always @(*) begin
	main_0_so_in_a = 1'd0;
	/* main: %1*/
	/*   store i16 %3, i16* %4, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__1_4)) begin
		main_0_so_in_a = main_1_3;
	end
	/* main: %gsm_mult_r.exit.us.i*/
	/*   store i16 %.0.i.us.i, i16* %71, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_34)) begin
		main_0_so_in_a = main_gsm_mult_rexitusi_0iusi_reg;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   store i16 %87, i16* %81, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_0_so_in_a = main_gsm_mult_rexiti_87;
	end
	/* main: %.preheader.i*/
	/*   store i16 %244, i16* %.08.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_0_so_in_a = main_preheaderi_244;
	end
end
always @(*) begin
	main_0_so_address_b = 1'd0;
	/* main: %.thread.i*/
	/*   %94 = load i16* %93, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_0_so_address_b = (main_threadi_93 >>> 3'd1);
	end
	/* main: %.thread.i*/
	/*   %107 = load i16* %106, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_0_so_address_b = (main_threadi_106_reg >>> 3'd1);
	end
	/* main: %.thread.i*/
	/*   %129 = load i16* %128, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_0_so_address_b = (main_threadi_128_reg >>> 3'd1);
	end
	/* main: %.thread.i*/
	/*   %159 = load i16* %158, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_0_so_address_b = (main_threadi_158_reg >>> 3'd1);
	end
	/* main: %185*/
	/*   %205 = load i16* %204, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_0_so_address_b = (main_185_204 >>> 3'd1);
	end
	/* main: %185*/
	/*   %215 = load i16* %214, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_0_so_address_b = (main_185_214_reg >>> 3'd1);
	end
	/* main: %185*/
	/*   %225 = load i16* %224, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_0_so_address_b = (main_185_224_reg >>> 3'd1);
	end
	/* main: %185*/
	/*   %235 = load i16* %234, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_0_so_address_b = (main_185_234_reg >>> 3'd1);
	end
end
always @(*) begin
	main_0_so_write_enable_b = 1'd0;
	/* main: %.thread.i*/
	/*   %94 = load i16* %93, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_0_so_write_enable_b = 1'd0;
	end
	/* main: %.thread.i*/
	/*   %107 = load i16* %106, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_0_so_write_enable_b = 1'd0;
	end
	/* main: %.thread.i*/
	/*   %129 = load i16* %128, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_0_so_write_enable_b = 1'd0;
	end
	/* main: %.thread.i*/
	/*   %159 = load i16* %158, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_0_so_write_enable_b = 1'd0;
	end
	/* main: %185*/
	/*   %205 = load i16* %204, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_0_so_write_enable_b = 1'd0;
	end
	/* main: %185*/
	/*   %215 = load i16* %214, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_0_so_write_enable_b = 1'd0;
	end
	/* main: %185*/
	/*   %225 = load i16* %224, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_0_so_write_enable_b = 1'd0;
	end
	/* main: %185*/
	/*   %235 = load i16* %234, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_0_so_write_enable_b = 1'd0;
	end
end
always @(posedge clk) begin
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi2_59)) begin
		legup_memset_2_i64_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_60)) begin
		legup_memset_2_i64_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi2_59)) begin
		legup_memset_2_i64_arg_m <= main_preheaderi2_248;
		if (start == 1'b0 && ^(main_preheaderi2_248) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_arg_m"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi2_59)) begin
		legup_memset_2_i64_arg_c1 <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_arg_c1"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_F_main_BB_preheaderi2_59)) begin
		legup_memset_2_i64_arg_n <= 64'd16;
		if (start == 1'b0 && ^(64'd16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_arg_n"); $finish; end
	end
end
always @(*) begin
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
		legup_memset_2_i64_memory_controller_out_a = memory_controller_out_a;
end
always @(*) begin
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
		legup_memset_2_i64_memory_controller_out_b = memory_controller_out_b;
end
always @(*) begin
	legup_memset_2_i64_memory_controller_waitrequest = memory_controller_waitrequest;
end
always @(*) begin
	legup_memset_2_i64_finish_final = legup_memset_2_i64_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB_preheaderi2_59))) begin
		legup_memset_2_i64_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_finish_reg"); $finish; end
	end
	if (legup_memset_2_i64_finish) begin
		legup_memset_2_i64_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memset_2_i64_finish_reg"); $finish; end
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		legup_function_call = 1'd1;
	end
end
always @(*) begin
	/* main: %1*/
	/*   %5 = add nsw i32 %i.05, 1*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_signed_add_32_0_op0 = main_1_i05_reg;
	end
	/* main: %1*/
	/*   %gep = add i32 %gep_int, %gep_array*/
	else if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		main_signed_add_32_0_op0 = main_1_gep_int_reg;
	end
	/* main: %8*/
	/*   %gep7 = add i32 %gep_int5, %gep_array6*/
	else if ((cur_state == LEGUP_F_main_BB__8_8)) begin
		main_signed_add_32_0_op0 = main_8_gep_int5_reg;
	end
	/* main: %gsm_abs.exit.i*/
	/*   %17 = add nsw i32 %k.029.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_absexiti_11)) begin
		main_signed_add_32_0_op0 = main_8_k029i_reg;
	end
	/* main: %33*/
	/*   %gep10 = add i32 %gep_int9, %34*/
	else if ((cur_state == LEGUP_F_main_BB__33_18)) begin
		main_signed_add_32_0_op0 = main_33_gep_int9;
	end
	/* main: %33*/
	/*   %38 = add nsw i32 %37, -1*/
	else if ((cur_state == LEGUP_F_main_BB__33_19)) begin
		main_signed_add_32_0_op0 = main_33_37;
	end
	/* main: %39*/
	/*   %gep12 = add i32 %gep_int11, %41*/
	else if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		main_signed_add_32_0_op0 = main_39_gep_int11;
	end
	/* main: %39*/
	/*   %45 = add nuw nsw i32 %44, 7*/
	else if ((cur_state == LEGUP_F_main_BB__39_21)) begin
		main_signed_add_32_0_op0 = main_39_44;
	end
	/* main: %49*/
	/*   %gep14 = add i32 %gep_int13, %51*/
	else if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		main_signed_add_32_0_op0 = main_49_gep_int13;
	end
	/* main: %49*/
	/*   %55 = add nuw nsw i32 %54, 15*/
	else if ((cur_state == LEGUP_F_main_BB__49_24)) begin
		main_signed_add_32_0_op0 = main_49_54;
	end
	/* main: %56*/
	/*   %gep16 = add i32 %gep_int15, %57*/
	else if ((cur_state == LEGUP_F_main_BB__56_25)) begin
		main_signed_add_32_0_op0 = main_56_gep_int15;
	end
	/* main: %56*/
	/*   %61 = add nuw nsw i32 %60, 23*/
	else if ((cur_state == LEGUP_F_main_BB__56_26)) begin
		main_signed_add_32_0_op0 = main_56_60;
	end
	/* main: %62*/
	/*   %sext.off.i = add i32 %sext.i, -1*/
	else if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_signed_add_32_0_op0 = main_62_sexti;
	end
	/* main: %.preheader6.i*/
	/*   %66 = add nsw i32 %phitmp.i, -1*/
	else if ((cur_state == LEGUP_F_main_BB_preheader6i_28)) begin
		main_signed_add_32_0_op0 = main_62_phitmpi_reg;
	end
	/* main: %.preheader6.split.us.i*/
	/*   %gep19 = add i32 %gep_int17, %gep_array18*/
	else if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_30)) begin
		main_signed_add_32_0_op0 = main_preheader6splitusi_gep_int17_reg;
	end
	/* main: %74*/
	/*   %77 = add nsw i32 %76, 16384*/
	else if ((cur_state == LEGUP_F_main_BB__74_33)) begin
		main_signed_add_32_0_op0 = main_74_76;
	end
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %80 = add nsw i32 %k.128.us.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_34)) begin
		main_signed_add_32_0_op0 = main_preheader6splitusi_k128usi_reg;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %88 = add nsw i32 %k.128.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_36)) begin
		main_signed_add_32_0_op0 = main_gsm_mult_rexiti_k128i_reg;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %gep22 = add i32 %gep_int20, %gep_array21*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_37)) begin
		main_signed_add_32_0_op0 = main_gsm_mult_rexiti_gep_int20_reg;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %85 = add nsw i32 %84, 16384*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_signed_add_32_0_op0 = main_gsm_mult_rexiti_84;
	end
	/* main: %.thread.i*/
	/*   %gep24 = add i32 %gep_int23, 2*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_0_op0 = main_threadi_gep_int23;
	end
	/* main: %.thread.i*/
	/*   %97 = add nuw nsw i32 %96, %92*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_add_32_0_op0 = main_threadi_96;
	end
	/* main: %.thread.i*/
	/*   %102 = add nuw nsw i32 %101, %97*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_add_32_0_op0 = main_threadi_101;
	end
	/* main: %.thread.i*/
	/*   %120 = add nuw nsw i32 %119, %110*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_0_op0 = main_threadi_119;
	end
	/* main: %.thread.i*/
	/*   %146 = add nuw nsw i32 %145, %132*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_0_op0 = main_threadi_145;
	end
	/* main: %185*/
	/*   %gep38 = add i32 %gep_int37, 2*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_0_op0 = main_185_gep_int37;
	end
	/* main: %185*/
	/*   %200 = add nsw i32 %199, %195*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_add_32_0_op0 = main_185_199;
	end
	/* main: %185*/
	/*   %213 = add nsw i32 %212, %192*/
	else if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_signed_add_32_0_op0 = main_185_212;
	end
	/* main: %185*/
	/*   %223 = add nsw i32 %222, %190*/
	else if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_signed_add_32_0_op0 = main_185_222;
	end
	/* main: %185*/
	/*   %233 = add nsw i32 %232, %188*/
	else if ((cur_state == LEGUP_F_main_BB__185_53)) begin
		main_signed_add_32_0_op0 = main_185_232;
	end
	/* main: %.preheader.i*/
	/*   %gep54 = add i32 %gep_int53, 2*/
	else if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_signed_add_32_0_op0 = main_preheaderi_gep_int53;
	end
	/* main: %._crit_edge.i*/
	/*   %246 = add nsw i32 %k.47.i, -1*/
	else if ((cur_state == LEGUP_F_main_BB__crit_edgei_56)) begin
		main_signed_add_32_0_op0 = main_preheaderi_k47i_reg;
	end
	/* main: %259*/
	/*   %gep70 = add i32 %gep_int69, %260*/
	else if ((cur_state == LEGUP_F_main_BB__259_67)) begin
		main_signed_add_32_0_op0 = main_259_gep_int69;
	end
	/* main: %259*/
	/*   %264 = add nsw i32 %263, -1*/
	else if ((cur_state == LEGUP_F_main_BB__259_68)) begin
		main_signed_add_32_0_op0 = main_259_263;
	end
	/* main: %265*/
	/*   %gep72 = add i32 %gep_int71, %267*/
	else if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		main_signed_add_32_0_op0 = main_265_gep_int71;
	end
	/* main: %265*/
	/*   %271 = add nuw nsw i32 %270, 7*/
	else if ((cur_state == LEGUP_F_main_BB__265_70)) begin
		main_signed_add_32_0_op0 = main_265_270;
	end
	/* main: %275*/
	/*   %gep74 = add i32 %gep_int73, %277*/
	else if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		main_signed_add_32_0_op0 = main_275_gep_int73;
	end
	/* main: %275*/
	/*   %281 = add nuw nsw i32 %280, 15*/
	else if ((cur_state == LEGUP_F_main_BB__275_73)) begin
		main_signed_add_32_0_op0 = main_275_280;
	end
	/* main: %282*/
	/*   %gep76 = add i32 %gep_int75, %283*/
	else if ((cur_state == LEGUP_F_main_BB__282_74)) begin
		main_signed_add_32_0_op0 = main_282_gep_int75;
	end
	/* main: %282*/
	/*   %287 = add nuw nsw i32 %286, 23*/
	else if ((cur_state == LEGUP_F_main_BB__282_75)) begin
		main_signed_add_32_0_op0 = main_282_286;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep78 = add i32 %gep_int77, 2*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_0_op0 = main_gsm_normexiti_gep_int77;
	end
	/* main: %.lr.ph.i*/
	/*   %gep109 = add i32 %gep_int108, 2*/
	else if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_signed_add_32_0_op0 = main_lrphi_gep_int108;
	end
	/* main: %443*/
	/*   %448 = add i32 %447, 32768*/
	else if ((cur_state == LEGUP_F_main_BB__443_137)) begin
		main_signed_add_32_0_op0 = main_443_447;
	end
	/* main: %gsm_mult_r.exit11.i*/
	/*   %451 = add nsw i32 %450, %.0.i10.i*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_139)) begin
		main_signed_add_32_0_op0 = main_gsm_mult_rexit11i_450;
	end
	/* main: %.lr.ph27.i*/
	/*   %gep112 = add i32 %gep_int110, %gep_array111*/
	else if ((cur_state == LEGUP_F_main_BB_lrph27i_144)) begin
		main_signed_add_32_0_op0 = main_lrph27i_gep_int110_reg;
	end
	/* main: %464*/
	/*   %469 = add i32 %468, 32768*/
	else if ((cur_state == LEGUP_F_main_BB__464_147)) begin
		main_signed_add_32_0_op0 = main_464_468;
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %470 = add nsw i32 %m.026.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_148)) begin
		main_signed_add_32_0_op0 = main_lrph27i_m026i_reg;
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %gep115 = add i32 %gep_int113, %gep_array114*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_150)) begin
		main_signed_add_32_0_op0 = main_gsm_mult_rexit6i_gep_int113_reg;
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %474 = add nsw i32 %473, %.0.i5.i*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_151)) begin
		main_signed_add_32_0_op0 = main_gsm_mult_rexit6i_473;
	end
	/* main: %gsm_add.exit3.i*/
	/*   %gep118 = add i32 %gep_int116, %gep_array117*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_154)) begin
		main_signed_add_32_0_op0 = main_gsm_addexit3i_gep_int116_reg;
	end
	/* main: %484*/
	/*   %488 = add i32 %487, 32768*/
	else if ((cur_state == LEGUP_F_main_BB__484_159)) begin
		main_signed_add_32_0_op0 = main_484_487;
	end
	/* main: %gsm_mult_r.exit.i10*/
	/*   %490 = add nsw i32 %489, %.0.i1.i9*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti10_160)) begin
		main_signed_add_32_0_op0 = main_gsm_mult_rexiti10_489;
	end
	/* main: %._crit_edge.i11*/
	/*   %496 = add nsw i32 %n.029.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB__crit_edgei11_164)) begin
		main_signed_add_32_0_op0 = main_332_n029i_reg;
	end
	/* main: %._crit_edge43.i*/
	/*   %indvars.iv.next.i = add i32 %indvars.iv.i, -1*/
	else if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main_signed_add_32_0_op0 = main_332_indvarsivi_reg;
	end
	/* main: %517*/
	/*   %520 = add nsw i32 %i.02.i.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_signed_add_32_0_op0 = main_Reflection_coefficientsexit_i02ii_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep124 = add i32 %gep_int123, 2*/
	else if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_signed_add_32_0_op0 = main_Gsm_LPC_Analysisexit_gep_int123;
	end
	/* main: %.preheader*/
	/*   %529 = add nsw i32 %.lcssa, 4*/
	else if ((cur_state == LEGUP_F_main_BB_preheader_187)) begin
		main_signed_add_32_0_op0 = main_preheader_lcssa_reg;
	end
	/* main: %532*/
	/*   %540 = add nsw i32 %i.13, 1*/
	else if ((cur_state == LEGUP_F_main_BB__532_188)) begin
		main_signed_add_32_0_op0 = main_532_i13_reg;
	end
	/* main: %532*/
	/*   %gep139 = add i32 %gep_int137, %gep_array138*/
	else if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		main_signed_add_32_0_op0 = main_532_gep_int137_reg;
	end
	/* main: %532*/
	/*   %539 = add nsw i32 %538, %main_result.04*/
	else /* if ((cur_state == LEGUP_F_main_BB__532_190)) */ begin
		main_signed_add_32_0_op0 = main_532_538;
	end
end
always @(*) begin
	/* main: %1*/
	/*   %5 = add nsw i32 %i.05, 1*/
	if ((cur_state == LEGUP_F_main_BB__1_2)) begin
		main_signed_add_32_0_op1 = 32'd1;
	end
	/* main: %1*/
	/*   %gep = add i32 %gep_int, %gep_array*/
	else if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		main_signed_add_32_0_op1 = main_1_gep_array_reg;
	end
	/* main: %8*/
	/*   %gep7 = add i32 %gep_int5, %gep_array6*/
	else if ((cur_state == LEGUP_F_main_BB__8_8)) begin
		main_signed_add_32_0_op1 = main_8_gep_array6_reg;
	end
	/* main: %gsm_abs.exit.i*/
	/*   %17 = add nsw i32 %k.029.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_absexiti_11)) begin
		main_signed_add_32_0_op1 = 32'd1;
	end
	/* main: %33*/
	/*   %gep10 = add i32 %gep_int9, %34*/
	else if ((cur_state == LEGUP_F_main_BB__33_18)) begin
		main_signed_add_32_0_op1 = main_33_34;
	end
	/* main: %33*/
	/*   %38 = add nsw i32 %37, -1*/
	else if ((cur_state == LEGUP_F_main_BB__33_19)) begin
		main_signed_add_32_0_op1 = -32'd1;
	end
	/* main: %39*/
	/*   %gep12 = add i32 %gep_int11, %41*/
	else if ((cur_state == LEGUP_F_main_BB__39_20)) begin
		main_signed_add_32_0_op1 = main_39_41;
	end
	/* main: %39*/
	/*   %45 = add nuw nsw i32 %44, 7*/
	else if ((cur_state == LEGUP_F_main_BB__39_21)) begin
		main_signed_add_32_0_op1 = 32'd7;
	end
	/* main: %49*/
	/*   %gep14 = add i32 %gep_int13, %51*/
	else if ((cur_state == LEGUP_F_main_BB__49_23)) begin
		main_signed_add_32_0_op1 = main_49_51;
	end
	/* main: %49*/
	/*   %55 = add nuw nsw i32 %54, 15*/
	else if ((cur_state == LEGUP_F_main_BB__49_24)) begin
		main_signed_add_32_0_op1 = 32'd15;
	end
	/* main: %56*/
	/*   %gep16 = add i32 %gep_int15, %57*/
	else if ((cur_state == LEGUP_F_main_BB__56_25)) begin
		main_signed_add_32_0_op1 = main_56_57;
	end
	/* main: %56*/
	/*   %61 = add nuw nsw i32 %60, 23*/
	else if ((cur_state == LEGUP_F_main_BB__56_26)) begin
		main_signed_add_32_0_op1 = 32'd23;
	end
	/* main: %62*/
	/*   %sext.off.i = add i32 %sext.i, -1*/
	else if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_signed_add_32_0_op1 = -32'd1;
	end
	/* main: %.preheader6.i*/
	/*   %66 = add nsw i32 %phitmp.i, -1*/
	else if ((cur_state == LEGUP_F_main_BB_preheader6i_28)) begin
		main_signed_add_32_0_op1 = -32'd1;
	end
	/* main: %.preheader6.split.us.i*/
	/*   %gep19 = add i32 %gep_int17, %gep_array18*/
	else if ((cur_state == LEGUP_F_main_BB_preheader6splitusi_30)) begin
		main_signed_add_32_0_op1 = main_preheader6splitusi_gep_array18_reg;
	end
	/* main: %74*/
	/*   %77 = add nsw i32 %76, 16384*/
	else if ((cur_state == LEGUP_F_main_BB__74_33)) begin
		main_signed_add_32_0_op1 = 32'd16384;
	end
	/* main: %gsm_mult_r.exit.us.i*/
	/*   %80 = add nsw i32 %k.128.us.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexitusi_34)) begin
		main_signed_add_32_0_op1 = 32'd1;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %88 = add nsw i32 %k.128.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_36)) begin
		main_signed_add_32_0_op1 = 32'd1;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %gep22 = add i32 %gep_int20, %gep_array21*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_37)) begin
		main_signed_add_32_0_op1 = main_gsm_mult_rexiti_gep_array21_reg;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %85 = add nsw i32 %84, 16384*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_39)) begin
		main_signed_add_32_0_op1 = 32'd16384;
	end
	/* main: %.thread.i*/
	/*   %gep24 = add i32 %gep_int23, 2*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_0_op1 = 32'd2;
	end
	/* main: %.thread.i*/
	/*   %97 = add nuw nsw i32 %96, %92*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_add_32_0_op1 = main_threadi_92;
	end
	/* main: %.thread.i*/
	/*   %102 = add nuw nsw i32 %101, %97*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_add_32_0_op1 = main_threadi_97_reg;
	end
	/* main: %.thread.i*/
	/*   %120 = add nuw nsw i32 %119, %110*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_0_op1 = main_threadi_110_reg;
	end
	/* main: %.thread.i*/
	/*   %146 = add nuw nsw i32 %145, %132*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_0_op1 = main_threadi_132_reg;
	end
	/* main: %185*/
	/*   %gep38 = add i32 %gep_int37, 2*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_0_op1 = 32'd2;
	end
	/* main: %185*/
	/*   %200 = add nsw i32 %199, %195*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_add_32_0_op1 = main_185_195_reg;
	end
	/* main: %185*/
	/*   %213 = add nsw i32 %212, %192*/
	else if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_signed_add_32_0_op1 = main_185_192_reg;
	end
	/* main: %185*/
	/*   %223 = add nsw i32 %222, %190*/
	else if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_signed_add_32_0_op1 = main_185_190_reg;
	end
	/* main: %185*/
	/*   %233 = add nsw i32 %232, %188*/
	else if ((cur_state == LEGUP_F_main_BB__185_53)) begin
		main_signed_add_32_0_op1 = main_185_188_reg;
	end
	/* main: %.preheader.i*/
	/*   %gep54 = add i32 %gep_int53, 2*/
	else if ((cur_state == LEGUP_F_main_BB_preheaderi_54)) begin
		main_signed_add_32_0_op1 = 32'd2;
	end
	/* main: %._crit_edge.i*/
	/*   %246 = add nsw i32 %k.47.i, -1*/
	else if ((cur_state == LEGUP_F_main_BB__crit_edgei_56)) begin
		main_signed_add_32_0_op1 = -32'd1;
	end
	/* main: %259*/
	/*   %gep70 = add i32 %gep_int69, %260*/
	else if ((cur_state == LEGUP_F_main_BB__259_67)) begin
		main_signed_add_32_0_op1 = main_259_260;
	end
	/* main: %259*/
	/*   %264 = add nsw i32 %263, -1*/
	else if ((cur_state == LEGUP_F_main_BB__259_68)) begin
		main_signed_add_32_0_op1 = -32'd1;
	end
	/* main: %265*/
	/*   %gep72 = add i32 %gep_int71, %267*/
	else if ((cur_state == LEGUP_F_main_BB__265_69)) begin
		main_signed_add_32_0_op1 = main_265_267;
	end
	/* main: %265*/
	/*   %271 = add nuw nsw i32 %270, 7*/
	else if ((cur_state == LEGUP_F_main_BB__265_70)) begin
		main_signed_add_32_0_op1 = 32'd7;
	end
	/* main: %275*/
	/*   %gep74 = add i32 %gep_int73, %277*/
	else if ((cur_state == LEGUP_F_main_BB__275_72)) begin
		main_signed_add_32_0_op1 = main_275_277;
	end
	/* main: %275*/
	/*   %281 = add nuw nsw i32 %280, 15*/
	else if ((cur_state == LEGUP_F_main_BB__275_73)) begin
		main_signed_add_32_0_op1 = 32'd15;
	end
	/* main: %282*/
	/*   %gep76 = add i32 %gep_int75, %283*/
	else if ((cur_state == LEGUP_F_main_BB__282_74)) begin
		main_signed_add_32_0_op1 = main_282_283;
	end
	/* main: %282*/
	/*   %287 = add nuw nsw i32 %286, 23*/
	else if ((cur_state == LEGUP_F_main_BB__282_75)) begin
		main_signed_add_32_0_op1 = 32'd23;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep78 = add i32 %gep_int77, 2*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_0_op1 = 32'd2;
	end
	/* main: %.lr.ph.i*/
	/*   %gep109 = add i32 %gep_int108, 2*/
	else if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_signed_add_32_0_op1 = 32'd2;
	end
	/* main: %443*/
	/*   %448 = add i32 %447, 32768*/
	else if ((cur_state == LEGUP_F_main_BB__443_137)) begin
		main_signed_add_32_0_op1 = 32'd32768;
	end
	/* main: %gsm_mult_r.exit11.i*/
	/*   %451 = add nsw i32 %450, %.0.i10.i*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit11i_139)) begin
		main_signed_add_32_0_op1 = main_gsm_mult_rexit11i_0i10i_reg;
	end
	/* main: %.lr.ph27.i*/
	/*   %gep112 = add i32 %gep_int110, %gep_array111*/
	else if ((cur_state == LEGUP_F_main_BB_lrph27i_144)) begin
		main_signed_add_32_0_op1 = main_lrph27i_gep_array111_reg;
	end
	/* main: %464*/
	/*   %469 = add i32 %468, 32768*/
	else if ((cur_state == LEGUP_F_main_BB__464_147)) begin
		main_signed_add_32_0_op1 = 32'd32768;
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %470 = add nsw i32 %m.026.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_148)) begin
		main_signed_add_32_0_op1 = 32'd1;
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %gep115 = add i32 %gep_int113, %gep_array114*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_150)) begin
		main_signed_add_32_0_op1 = main_gsm_mult_rexit6i_gep_array114_reg;
	end
	/* main: %gsm_mult_r.exit6.i*/
	/*   %474 = add nsw i32 %473, %.0.i5.i*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexit6i_151)) begin
		main_signed_add_32_0_op1 = main_gsm_mult_rexit6i_0i5i_reg;
	end
	/* main: %gsm_add.exit3.i*/
	/*   %gep118 = add i32 %gep_int116, %gep_array117*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_154)) begin
		main_signed_add_32_0_op1 = main_gsm_addexit3i_gep_array117_reg;
	end
	/* main: %484*/
	/*   %488 = add i32 %487, 32768*/
	else if ((cur_state == LEGUP_F_main_BB__484_159)) begin
		main_signed_add_32_0_op1 = 32'd32768;
	end
	/* main: %gsm_mult_r.exit.i10*/
	/*   %490 = add nsw i32 %489, %.0.i1.i9*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti10_160)) begin
		main_signed_add_32_0_op1 = main_gsm_mult_rexiti10_0i1i9_reg;
	end
	/* main: %._crit_edge.i11*/
	/*   %496 = add nsw i32 %n.029.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB__crit_edgei11_164)) begin
		main_signed_add_32_0_op1 = 32'd1;
	end
	/* main: %._crit_edge43.i*/
	/*   %indvars.iv.next.i = add i32 %indvars.iv.i, -1*/
	else if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main_signed_add_32_0_op1 = -32'd1;
	end
	/* main: %517*/
	/*   %520 = add nsw i32 %i.02.i.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_signed_add_32_0_op1 = 32'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep124 = add i32 %gep_int123, 2*/
	else if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_signed_add_32_0_op1 = 32'd2;
	end
	/* main: %.preheader*/
	/*   %529 = add nsw i32 %.lcssa, 4*/
	else if ((cur_state == LEGUP_F_main_BB_preheader_187)) begin
		main_signed_add_32_0_op1 = 32'd4;
	end
	/* main: %532*/
	/*   %540 = add nsw i32 %i.13, 1*/
	else if ((cur_state == LEGUP_F_main_BB__532_188)) begin
		main_signed_add_32_0_op1 = 32'd1;
	end
	/* main: %532*/
	/*   %gep139 = add i32 %gep_int137, %gep_array138*/
	else if ((cur_state == LEGUP_F_main_BB__532_189)) begin
		main_signed_add_32_0_op1 = main_532_gep_array138_reg;
	end
	/* main: %532*/
	/*   %539 = add nsw i32 %538, %main_result.04*/
	else /* if ((cur_state == LEGUP_F_main_BB__532_190)) */ begin
		main_signed_add_32_0_op1 = main_532_main_result04_reg;
	end
end
always @(*) begin
	main_signed_add_32_0 = (main_signed_add_32_0_op0 + main_signed_add_32_0_op1);
end
always @(*) begin
	/* main: %1*/
	/*   %gep3 = add i32 %gep_int1, %gep_array2*/
	if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		main_signed_add_32_14_op0 = main_1_gep_int1_reg;
	end
	/* main: %.thread.i*/
	/*   %gep26 = add i32 %gep_int25, 4*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_14_op0 = main_threadi_gep_int25;
	end
	/* main: %.thread.i*/
	/*   %103 = add nsw i32 %100, %91*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_add_32_14_op0 = main_threadi_100;
	end
	/* main: %.thread.i*/
	/*   %110 = add nuw nsw i32 %109, %102*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_add_32_14_op0 = main_threadi_109;
	end
	/* main: %.thread.i*/
	/*   %122 = add nsw i32 %121, %112*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_14_op0 = main_threadi_121;
	end
	/* main: %.thread.i*/
	/*   %148 = add nsw i32 %147, %134*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_14_op0 = main_threadi_147;
	end
	/* main: %185*/
	/*   %gep40 = add i32 %gep_int39, -2*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_14_op0 = main_185_gep_int39;
	end
	/* main: %185*/
	/*   %203 = add nsw i32 %202, %194*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_add_32_14_op0 = main_185_202;
	end
	/* main: %185*/
	/*   %218 = add nsw i32 %217, %191*/
	else if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_signed_add_32_14_op0 = main_185_217;
	end
	/* main: %185*/
	/*   %228 = add nsw i32 %227, %189*/
	else if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_signed_add_32_14_op0 = main_185_227;
	end
	/* main: %185*/
	/*   %238 = add nsw i32 %237, %187*/
	else if ((cur_state == LEGUP_F_main_BB__185_53)) begin
		main_signed_add_32_14_op0 = main_185_237;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep107 = add i32 %gep_int106, 16*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_14_op0 = main_gsm_normexiti_gep_int106;
	end
	/* main: %.lr.ph.i*/
	/*   %343 = add nsw i32 %i.425.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_signed_add_32_14_op0 = main_lrphi_i425i_reg;
	end
	/* main: %._crit_edge43.i*/
	/*   %gep120 = add i32 %gep_int119, 2*/
	else if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main_signed_add_32_14_op0 = main__crit_edge43i_gep_int119;
	end
	/* main: %517*/
	/*   %gep122 = add i32 %gep_int121, 2*/
	else if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_signed_add_32_14_op0 = main_517_gep_int121;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep126 = add i32 %gep_int125, 4*/
	else if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_signed_add_32_14_op0 = main_Gsm_LPC_Analysisexit_gep_int125;
	end
	/* main: %532*/
	/*   %gep142 = add i32 %gep_int140, %gep_array141*/
	else /* if ((cur_state == LEGUP_F_main_BB__532_189)) */ begin
		main_signed_add_32_14_op0 = main_532_gep_int140_reg;
	end
end
always @(*) begin
	/* main: %1*/
	/*   %gep3 = add i32 %gep_int1, %gep_array2*/
	if ((cur_state == LEGUP_F_main_BB__1_3)) begin
		main_signed_add_32_14_op1 = main_1_gep_array2_reg;
	end
	/* main: %.thread.i*/
	/*   %gep26 = add i32 %gep_int25, 4*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_14_op1 = 32'd4;
	end
	/* main: %.thread.i*/
	/*   %103 = add nsw i32 %100, %91*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_add_32_14_op1 = main_threadi_91_reg;
	end
	/* main: %.thread.i*/
	/*   %110 = add nuw nsw i32 %109, %102*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_add_32_14_op1 = main_threadi_102;
	end
	/* main: %.thread.i*/
	/*   %122 = add nsw i32 %121, %112*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_14_op1 = main_threadi_112_reg;
	end
	/* main: %.thread.i*/
	/*   %148 = add nsw i32 %147, %134*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_14_op1 = main_threadi_134_reg;
	end
	/* main: %185*/
	/*   %gep40 = add i32 %gep_int39, -2*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_14_op1 = -32'd2;
	end
	/* main: %185*/
	/*   %203 = add nsw i32 %202, %194*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_add_32_14_op1 = main_185_194_reg;
	end
	/* main: %185*/
	/*   %218 = add nsw i32 %217, %191*/
	else if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_signed_add_32_14_op1 = main_185_191_reg;
	end
	/* main: %185*/
	/*   %228 = add nsw i32 %227, %189*/
	else if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_signed_add_32_14_op1 = main_185_189_reg;
	end
	/* main: %185*/
	/*   %238 = add nsw i32 %237, %187*/
	else if ((cur_state == LEGUP_F_main_BB__185_53)) begin
		main_signed_add_32_14_op1 = main_185_187_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep107 = add i32 %gep_int106, 16*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_14_op1 = 32'd16;
	end
	/* main: %.lr.ph.i*/
	/*   %343 = add nsw i32 %i.425.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		main_signed_add_32_14_op1 = 32'd1;
	end
	/* main: %._crit_edge43.i*/
	/*   %gep120 = add i32 %gep_int119, 2*/
	else if ((cur_state == LEGUP_F_main_BB__crit_edge43i_165)) begin
		main_signed_add_32_14_op1 = 32'd2;
	end
	/* main: %517*/
	/*   %gep122 = add i32 %gep_int121, 2*/
	else if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		main_signed_add_32_14_op1 = 32'd2;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep126 = add i32 %gep_int125, 4*/
	else if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		main_signed_add_32_14_op1 = 32'd4;
	end
	/* main: %532*/
	/*   %gep142 = add i32 %gep_int140, %gep_array141*/
	else /* if ((cur_state == LEGUP_F_main_BB__532_189)) */ begin
		main_signed_add_32_14_op1 = main_532_gep_array141_reg;
	end
end
always @(*) begin
	main_signed_add_32_14 = (main_signed_add_32_14_op0 + main_signed_add_32_14_op1);
end
always @(*) begin
	/* main: %74*/
	/*   %76 = mul nsw i32 %75, %70*/
	if ((cur_state == LEGUP_F_main_BB__74_32)) begin
		main_signed_multiply_32_0_op0 = main_74_75;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %84 = mul nsw i32 %83, %70*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_38)) begin
		main_signed_multiply_32_0_op0 = main_gsm_mult_rexiti_83;
	end
	/* main: %.thread.i*/
	/*   %92 = mul nsw i32 %91, %91*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_signed_multiply_32_0_op0 = main_threadi_91;
	end
	/* main: %.thread.i*/
	/*   %113 = mul nsw i32 %95, %108*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_0_op0 = main_threadi_95_reg;
	end
	/* main: %.thread.i*/
	/*   %119 = mul nsw i32 %118, %118*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_0_op0 = main_threadi_118;
	end
	/* main: %.thread.i*/
	/*   %165 = mul nsw i32 %130, %160*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_multiply_32_0_op0 = main_threadi_130_reg;
	end
	/* main: %185*/
	/*   %199 = mul nsw i32 %198, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_signed_multiply_32_0_op0 = main_185_198;
	end
	/* main: %185*/
	/*   %212 = mul nsw i32 %211, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_multiply_32_0_op0 = main_185_211;
	end
	/* main: %185*/
	/*   %222 = mul nsw i32 %221, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_signed_multiply_32_0_op0 = main_185_221;
	end
	/* main: %185*/
	/*   %232 = mul nsw i32 %231, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_signed_multiply_32_0_op0 = main_185_231;
	end
	/* main: %443*/
	/*   %447 = mul i32 %446, %444*/
	else if ((cur_state == LEGUP_F_main_BB__443_136)) begin
		main_signed_multiply_32_0_op0 = main_443_446;
	end
	/* main: %464*/
	/*   %468 = mul i32 %467, %465*/
	else if ((cur_state == LEGUP_F_main_BB__464_146)) begin
		main_signed_multiply_32_0_op0 = main_464_467;
	end
	/* main: %484*/
	/*   %487 = mul i32 %486, %485*/
	else /* if ((cur_state == LEGUP_F_main_BB__484_158)) */ begin
		main_signed_multiply_32_0_op0 = main_484_486;
	end
end
always @(*) begin
	/* main: %74*/
	/*   %76 = mul nsw i32 %75, %70*/
	if ((cur_state == LEGUP_F_main_BB__74_32)) begin
		main_signed_multiply_32_0_op1 = main_preheader6i_70_reg;
	end
	/* main: %gsm_mult_r.exit.i*/
	/*   %84 = mul nsw i32 %83, %70*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_mult_rexiti_38)) begin
		main_signed_multiply_32_0_op1 = main_preheader6i_70_reg;
	end
	/* main: %.thread.i*/
	/*   %92 = mul nsw i32 %91, %91*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_signed_multiply_32_0_op1 = main_threadi_91;
	end
	/* main: %.thread.i*/
	/*   %113 = mul nsw i32 %95, %108*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_0_op1 = main_threadi_108;
	end
	/* main: %.thread.i*/
	/*   %119 = mul nsw i32 %118, %118*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_0_op1 = main_threadi_118;
	end
	/* main: %.thread.i*/
	/*   %165 = mul nsw i32 %130, %160*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_multiply_32_0_op1 = main_threadi_160;
	end
	/* main: %185*/
	/*   %199 = mul nsw i32 %198, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_signed_multiply_32_0_op1 = main_185_198;
	end
	/* main: %185*/
	/*   %212 = mul nsw i32 %211, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_multiply_32_0_op1 = main_185_198_reg;
	end
	/* main: %185*/
	/*   %222 = mul nsw i32 %221, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_signed_multiply_32_0_op1 = main_185_198_reg;
	end
	/* main: %185*/
	/*   %232 = mul nsw i32 %231, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_52)) begin
		main_signed_multiply_32_0_op1 = main_185_198_reg;
	end
	/* main: %443*/
	/*   %447 = mul i32 %446, %444*/
	else if ((cur_state == LEGUP_F_main_BB__443_136)) begin
		main_signed_multiply_32_0_op1 = main_443_444;
	end
	/* main: %464*/
	/*   %468 = mul i32 %467, %465*/
	else if ((cur_state == LEGUP_F_main_BB__464_146)) begin
		main_signed_multiply_32_0_op1 = main_464_465;
	end
	/* main: %484*/
	/*   %487 = mul i32 %486, %485*/
	else /* if ((cur_state == LEGUP_F_main_BB__484_158)) */ begin
		main_signed_multiply_32_0_op1 = main_484_485;
	end
end
always @(*) begin
	lpm_mult_main_gsm_mult_rexiti_84_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %gsm_mult_r.exit.i*/
	/*   %84 = mul nsw i32 %83, %70*/
	if ((lpm_mult_main_gsm_mult_rexiti_84_en == 1'd1)) begin
		main_gsm_mult_rexiti_84_stage0_reg <= (main_signed_multiply_32_0_op0 * main_signed_multiply_32_0_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_0 = main_gsm_mult_rexiti_84_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %96 = mul nsw i32 %95, %95*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_signed_multiply_32_14_op0 = main_threadi_95;
	end
	/* main: %.thread.i*/
	/*   %101 = mul nsw i32 %100, %100*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_14_op0 = main_threadi_100;
	end
	/* main: %.thread.i*/
	/*   %135 = mul nsw i32 %108, %130*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_14_op0 = main_threadi_108_reg;
	end
	/* main: %.thread.i*/
	/*   %149 = mul nsw i32 %118, %144*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_multiply_32_14_op0 = main_threadi_118_reg;
	end
	/* main: %185*/
	/*   %202 = mul nsw i32 %201, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_signed_multiply_32_14_op0 = main_185_201_reg;
	end
	/* main: %185*/
	/*   %217 = mul nsw i32 %216, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_multiply_32_14_op0 = main_185_216;
	end
	/* main: %185*/
	/*   %227 = mul nsw i32 %226, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_signed_multiply_32_14_op0 = main_185_226;
	end
	/* main: %185*/
	/*   %237 = mul nsw i32 %236, %198*/
	else /* if ((cur_state == LEGUP_F_main_BB__185_52)) */ begin
		main_signed_multiply_32_14_op0 = main_185_236;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %96 = mul nsw i32 %95, %95*/
	if ((cur_state == LEGUP_F_main_BB_threadi_42)) begin
		main_signed_multiply_32_14_op1 = main_threadi_95;
	end
	/* main: %.thread.i*/
	/*   %101 = mul nsw i32 %100, %100*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_14_op1 = main_threadi_100;
	end
	/* main: %.thread.i*/
	/*   %135 = mul nsw i32 %108, %130*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_14_op1 = main_threadi_130;
	end
	/* main: %.thread.i*/
	/*   %149 = mul nsw i32 %118, %144*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_multiply_32_14_op1 = main_threadi_144;
	end
	/* main: %185*/
	/*   %202 = mul nsw i32 %201, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_49)) begin
		main_signed_multiply_32_14_op1 = main_185_198;
	end
	/* main: %185*/
	/*   %217 = mul nsw i32 %216, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_multiply_32_14_op1 = main_185_198_reg;
	end
	/* main: %185*/
	/*   %227 = mul nsw i32 %226, %198*/
	else if ((cur_state == LEGUP_F_main_BB__185_51)) begin
		main_signed_multiply_32_14_op1 = main_185_198_reg;
	end
	/* main: %185*/
	/*   %237 = mul nsw i32 %236, %198*/
	else /* if ((cur_state == LEGUP_F_main_BB__185_52)) */ begin
		main_signed_multiply_32_14_op1 = main_185_198_reg;
	end
end
always @(*) begin
	lpm_mult_main_threadi_96_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %96 = mul nsw i32 %95, %95*/
	if ((lpm_mult_main_threadi_96_en == 1'd1)) begin
		main_threadi_96_stage0_reg <= (main_signed_multiply_32_14_op0 * main_signed_multiply_32_14_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_14 = main_threadi_96_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %104 = mul nsw i32 %95, %103*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_11_op0 = main_threadi_95_reg;
	end
	/* main: %.thread.i*/
	/*   %127 = mul nsw i32 %91, %118*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_11_op0 = main_threadi_91_reg;
	end
	/* main: %.thread.i*/
	/*   %169 = mul nsw i32 %108, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_11_op0 = main_threadi_108_reg;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %104 = mul nsw i32 %95, %103*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_11_op1 = main_threadi_103;
	end
	/* main: %.thread.i*/
	/*   %127 = mul nsw i32 %91, %118*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_11_op1 = main_threadi_118;
	end
	/* main: %.thread.i*/
	/*   %169 = mul nsw i32 %108, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_11_op1 = main_threadi_160;
	end
end
always @(*) begin
	lpm_mult_main_threadi_104_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %104 = mul nsw i32 %95, %103*/
	if ((lpm_mult_main_threadi_104_en == 1'd1)) begin
		main_threadi_104_stage0_reg <= (main_signed_multiply_32_11_op0 * main_signed_multiply_32_11_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_11 = main_threadi_104_stage0_reg;
end
always @(*) begin
	/* main: %12*/
	/*   %14 = sub i16 0, %10*/
	if ((cur_state == LEGUP_F_main_BB__12_10)) begin
		main_signed_subtract_16_0_op0 = 16'd0;
	end
	/* main: %335*/
	/*   %337 = sub i16 0, %333*/
	else if ((cur_state == LEGUP_F_main_BB__335_94)) begin
		main_signed_subtract_16_0_op0 = 16'd0;
	end
	/* main: %434*/
	/*   %435 = sub i16 0, %431*/
	else if ((cur_state == LEGUP_F_main_BB__434_131)) begin
		main_signed_subtract_16_0_op0 = 16'd0;
	end
	/* main: %501*/
	/*   %503 = sub i16 0, %499*/
	else if ((cur_state == LEGUP_F_main_BB__501_170)) begin
		main_signed_subtract_16_0_op0 = 16'd0;
	end
	/* main: %517*/
	/*   %518 = sub i16 0, %temp.0.i.i*/
	else /* if ((cur_state == LEGUP_F_main_BB__517_176)) */ begin
		main_signed_subtract_16_0_op0 = 16'd0;
	end
end
always @(*) begin
	/* main: %12*/
	/*   %14 = sub i16 0, %10*/
	if ((cur_state == LEGUP_F_main_BB__12_10)) begin
		main_signed_subtract_16_0_op1 = main_8_10_reg;
	end
	/* main: %335*/
	/*   %337 = sub i16 0, %333*/
	else if ((cur_state == LEGUP_F_main_BB__335_94)) begin
		main_signed_subtract_16_0_op1 = main_332_333_reg;
	end
	/* main: %434*/
	/*   %435 = sub i16 0, %431*/
	else if ((cur_state == LEGUP_F_main_BB__434_131)) begin
		main_signed_subtract_16_0_op1 = main_gsm_divexiti_431_reg;
	end
	/* main: %501*/
	/*   %503 = sub i16 0, %499*/
	else if ((cur_state == LEGUP_F_main_BB__501_170)) begin
		main_signed_subtract_16_0_op1 = main_Reflection_coefficientsexit_499_reg;
	end
	/* main: %517*/
	/*   %518 = sub i16 0, %temp.0.i.i*/
	else /* if ((cur_state == LEGUP_F_main_BB__517_176)) */ begin
		main_signed_subtract_16_0_op1 = main_517_temp0ii_reg;
	end
end
always @(*) begin
	main_signed_subtract_16_0 = (main_signed_subtract_16_0_op0 - main_signed_subtract_16_0_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep34 = add i32 %gep_int33, 12*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_12_op0 = main_threadi_gep_int33;
	end
	/* main: %.thread.i*/
	/*   %112 = add nsw i32 %111, %104*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_add_32_12_op0 = main_threadi_111;
	end
	/* main: %.thread.i*/
	/*   %124 = add nsw i32 %123, %114*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_12_op0 = main_threadi_123;
	end
	/* main: %.thread.i*/
	/*   %162 = add nsw i32 %161, %146*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_12_op0 = main_threadi_161;
	end
	/* main: %185*/
	/*   %gep42 = add i32 %gep_int41, -4*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_12_op0 = main_185_gep_int41;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep103 = add i32 %gep_int102, 12*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_12_op0 = main_gsm_normexiti_gep_int102;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep130 = add i32 %gep_int129, 8*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_12_op0 = main_Gsm_LPC_Analysisexit_gep_int129;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep34 = add i32 %gep_int33, 12*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_12_op1 = 32'd12;
	end
	/* main: %.thread.i*/
	/*   %112 = add nsw i32 %111, %104*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_add_32_12_op1 = main_threadi_104;
	end
	/* main: %.thread.i*/
	/*   %124 = add nsw i32 %123, %114*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_12_op1 = main_threadi_114_reg;
	end
	/* main: %.thread.i*/
	/*   %162 = add nsw i32 %161, %146*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_12_op1 = main_threadi_146;
	end
	/* main: %185*/
	/*   %gep42 = add i32 %gep_int41, -4*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_12_op1 = -32'd4;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep103 = add i32 %gep_int102, 12*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_12_op1 = 32'd12;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep130 = add i32 %gep_int129, 8*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_12_op1 = 32'd8;
	end
end
always @(*) begin
	main_signed_add_32_12 = (main_signed_add_32_12_op0 + main_signed_add_32_12_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %111 = mul nsw i32 %100, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_13_op0 = main_threadi_100;
	end
	/* main: %.thread.i*/
	/*   %139 = mul nsw i32 %95, %130*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_13_op0 = main_threadi_95_reg;
	end
	/* main: %.thread.i*/
	/*   %145 = mul nsw i32 %144, %144*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_13_op0 = main_threadi_144;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %111 = mul nsw i32 %100, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_13_op1 = main_threadi_108;
	end
	/* main: %.thread.i*/
	/*   %139 = mul nsw i32 %95, %130*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_13_op1 = main_threadi_130;
	end
	/* main: %.thread.i*/
	/*   %145 = mul nsw i32 %144, %144*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_13_op1 = main_threadi_144;
	end
end
always @(*) begin
	lpm_mult_main_threadi_145_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %145 = mul nsw i32 %144, %144*/
	if ((lpm_mult_main_threadi_145_en == 1'd1)) begin
		main_threadi_145_stage0_reg <= (main_signed_multiply_32_13_op0 * main_signed_multiply_32_13_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_13 = main_threadi_145_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %115 = mul nsw i32 %91, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_10_op0 = main_threadi_91_reg;
	end
	/* main: %.thread.i*/
	/*   %125 = mul nsw i32 %95, %118*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_10_op0 = main_threadi_95_reg;
	end
	/* main: %.thread.i*/
	/*   %147 = mul nsw i32 %130, %144*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_10_op0 = main_threadi_130_reg;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %115 = mul nsw i32 %91, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_10_op1 = main_threadi_108;
	end
	/* main: %.thread.i*/
	/*   %125 = mul nsw i32 %95, %118*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_10_op1 = main_threadi_118;
	end
	/* main: %.thread.i*/
	/*   %147 = mul nsw i32 %130, %144*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_10_op1 = main_threadi_144;
	end
end
always @(*) begin
	lpm_mult_main_threadi_147_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %147 = mul nsw i32 %130, %144*/
	if ((lpm_mult_main_threadi_147_en == 1'd1)) begin
		main_threadi_147_stage0_reg <= (main_signed_multiply_32_10_op0 * main_signed_multiply_32_10_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_10 = main_threadi_147_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %132 = add nuw nsw i32 %131, %120*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_7_op0 = main_threadi_131;
	end
	/* main: %.thread.i*/
	/*   %150 = add nsw i32 %149, %136*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_7_op0 = main_threadi_149;
	end
	/* main: %185*/
	/*   %gep52 = add i32 %gep_int51, -14*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_7_op0 = main_185_gep_int51;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep93 = add i32 %gep_int92, 2*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_7_op0 = main_gsm_normexiti_gep_int92;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %132 = add nuw nsw i32 %131, %120*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_7_op1 = main_threadi_120;
	end
	/* main: %.thread.i*/
	/*   %150 = add nsw i32 %149, %136*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_7_op1 = main_threadi_136_reg;
	end
	/* main: %185*/
	/*   %gep52 = add i32 %gep_int51, -14*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_7_op1 = -32'd14;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep93 = add i32 %gep_int92, 2*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_7_op1 = 32'd2;
	end
end
always @(*) begin
	main_signed_add_32_7 = (main_signed_add_32_7_op0 + main_signed_add_32_7_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %151 = mul nsw i32 %108, %144*/
		main_signed_multiply_32_2_op0 = main_threadi_108_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %151 = mul nsw i32 %108, %144*/
		main_signed_multiply_32_2_op1 = main_threadi_144;
end
always @(*) begin
	lpm_mult_main_threadi_151_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %151 = mul nsw i32 %108, %144*/
	if ((lpm_mult_main_threadi_151_en == 1'd1)) begin
		main_threadi_151_stage0_reg <= (main_signed_multiply_32_2_op0 * main_signed_multiply_32_2_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_2 = main_threadi_151_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %134 = add nsw i32 %133, %122*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_8_op0 = main_threadi_133;
	end
	/* main: %.thread.i*/
	/*   %152 = add nsw i32 %151, %138*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_8_op0 = main_threadi_151;
	end
	/* main: %185*/
	/*   %239 = add nsw i32 %i.010.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_8_op0 = main_185_i010i_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep95 = add i32 %gep_int94, 4*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_8_op0 = main_gsm_normexiti_gep_int94;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %134 = add nsw i32 %133, %122*/
	if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_8_op1 = main_threadi_122;
	end
	/* main: %.thread.i*/
	/*   %152 = add nsw i32 %151, %138*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_8_op1 = main_threadi_138_reg;
	end
	/* main: %185*/
	/*   %239 = add nsw i32 %i.010.i, 1*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_8_op1 = 32'd1;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep95 = add i32 %gep_int94, 4*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_8_op1 = 32'd4;
	end
end
always @(*) begin
	main_signed_add_32_8 = (main_signed_add_32_8_op0 + main_signed_add_32_8_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %131 = mul nsw i32 %130, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_7_op0 = main_threadi_130;
	end
	/* main: %.thread.i*/
	/*   %153 = mul nsw i32 %100, %144*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_7_op0 = main_threadi_100_reg;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %131 = mul nsw i32 %130, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_7_op1 = main_threadi_130;
	end
	/* main: %.thread.i*/
	/*   %153 = mul nsw i32 %100, %144*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_7_op1 = main_threadi_144;
	end
end
always @(*) begin
	lpm_mult_main_threadi_153_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %153 = mul nsw i32 %100, %144*/
	if ((lpm_mult_main_threadi_153_en == 1'd1)) begin
		main_threadi_153_stage0_reg <= (main_signed_multiply_32_7_op0 * main_signed_multiply_32_7_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_7 = main_threadi_153_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %154 = add nsw i32 %153, %140*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_3_op0 = main_threadi_153;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep84 = add i32 %gep_int83, 8*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_3_op0 = main_gsm_normexiti_gep_int83;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %154 = add nsw i32 %153, %140*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_3_op1 = main_threadi_140_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep84 = add i32 %gep_int83, 8*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_3_op1 = 32'd8;
	end
end
always @(*) begin
	main_signed_add_32_3 = (main_signed_add_32_3_op0 + main_signed_add_32_3_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %155 = mul nsw i32 %95, %144*/
		main_signed_multiply_32_3_op0 = main_threadi_95_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %155 = mul nsw i32 %95, %144*/
		main_signed_multiply_32_3_op1 = main_threadi_144;
end
always @(*) begin
	lpm_mult_main_threadi_155_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %155 = mul nsw i32 %95, %144*/
	if ((lpm_mult_main_threadi_155_en == 1'd1)) begin
		main_threadi_155_stage0_reg <= (main_signed_multiply_32_3_op0 * main_signed_multiply_32_3_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_3 = main_threadi_155_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %156 = add nsw i32 %155, %141*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_4_op0 = main_threadi_155;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep86 = add i32 %gep_int85, 10*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_4_op0 = main_gsm_normexiti_gep_int85;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %156 = add nsw i32 %155, %141*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_4_op1 = main_threadi_141_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep86 = add i32 %gep_int85, 10*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_4_op1 = 32'd10;
	end
end
always @(*) begin
	main_signed_add_32_4 = (main_signed_add_32_4_op0 + main_signed_add_32_4_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %157 = mul nsw i32 %91, %144*/
		main_signed_multiply_32_4_op0 = main_threadi_91_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %157 = mul nsw i32 %91, %144*/
		main_signed_multiply_32_4_op1 = main_threadi_144;
end
always @(*) begin
	lpm_mult_main_threadi_157_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %157 = mul nsw i32 %91, %144*/
	if ((lpm_mult_main_threadi_157_en == 1'd1)) begin
		main_threadi_157_stage0_reg <= (main_signed_multiply_32_4_op0 * main_signed_multiply_32_4_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_4 = main_threadi_157_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep36 = add i32 %gep_int35, 14*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_13_op0 = main_threadi_gep_int35;
	end
	/* main: %.thread.i*/
	/*   %114 = add nsw i32 %113, %105*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_add_32_13_op0 = main_threadi_113;
	end
	/* main: %.thread.i*/
	/*   %126 = add nsw i32 %125, %115*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_13_op0 = main_threadi_125;
	end
	/* main: %.thread.i*/
	/*   %164 = add nsw i32 %163, %148*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_13_op0 = main_threadi_163;
	end
	/* main: %185*/
	/*   %gep44 = add i32 %gep_int43, -6*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_13_op0 = main_185_gep_int43;
	end
	/* main: %185*/
	/*   %208 = add nsw i32 %207, %193*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_add_32_13_op0 = main_185_207;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep105 = add i32 %gep_int104, 14*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_13_op0 = main_gsm_normexiti_gep_int104;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep128 = add i32 %gep_int127, 6*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_13_op0 = main_Gsm_LPC_Analysisexit_gep_int127;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep36 = add i32 %gep_int35, 14*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_13_op1 = 32'd14;
	end
	/* main: %.thread.i*/
	/*   %114 = add nsw i32 %113, %105*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_add_32_13_op1 = main_threadi_105;
	end
	/* main: %.thread.i*/
	/*   %126 = add nsw i32 %125, %115*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_13_op1 = main_threadi_115_reg;
	end
	/* main: %.thread.i*/
	/*   %164 = add nsw i32 %163, %148*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_13_op1 = main_threadi_148;
	end
	/* main: %185*/
	/*   %gep44 = add i32 %gep_int43, -6*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_13_op1 = -32'd6;
	end
	/* main: %185*/
	/*   %208 = add nsw i32 %207, %193*/
	else if ((cur_state == LEGUP_F_main_BB__185_50)) begin
		main_signed_add_32_13_op1 = main_185_193_reg;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep105 = add i32 %gep_int104, 14*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_13_op1 = 32'd14;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep128 = add i32 %gep_int127, 6*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_13_op1 = 32'd6;
	end
end
always @(*) begin
	main_signed_add_32_13 = (main_signed_add_32_13_op0 + main_signed_add_32_13_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %133 = mul nsw i32 %118, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_8_op0 = main_threadi_118;
	end
	/* main: %.thread.i*/
	/*   %161 = mul nsw i32 %160, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_8_op0 = main_threadi_160;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %133 = mul nsw i32 %118, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_8_op1 = main_threadi_130;
	end
	/* main: %.thread.i*/
	/*   %161 = mul nsw i32 %160, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_8_op1 = main_threadi_160;
	end
end
always @(*) begin
	lpm_mult_main_threadi_161_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %161 = mul nsw i32 %160, %160*/
	if ((lpm_mult_main_threadi_161_en == 1'd1)) begin
		main_threadi_161_stage0_reg <= (main_signed_multiply_32_8_op0 * main_signed_multiply_32_8_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_8 = main_threadi_161_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %109 = mul nsw i32 %108, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_12_op0 = main_threadi_108;
	end
	/* main: %.thread.i*/
	/*   %137 = mul nsw i32 %100, %130*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_12_op0 = main_threadi_100_reg;
	end
	/* main: %.thread.i*/
	/*   %163 = mul nsw i32 %144, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_12_op0 = main_threadi_144;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %109 = mul nsw i32 %108, %108*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_12_op1 = main_threadi_108;
	end
	/* main: %.thread.i*/
	/*   %137 = mul nsw i32 %100, %130*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_12_op1 = main_threadi_130;
	end
	/* main: %.thread.i*/
	/*   %163 = mul nsw i32 %144, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_12_op1 = main_threadi_160;
	end
end
always @(*) begin
	lpm_mult_main_threadi_163_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %163 = mul nsw i32 %144, %160*/
	if ((lpm_mult_main_threadi_163_en == 1'd1)) begin
		main_threadi_163_stage0_reg <= (main_signed_multiply_32_12_op0 * main_signed_multiply_32_12_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_12 = main_threadi_163_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep28 = add i32 %gep_int27, 6*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_9_op0 = main_threadi_gep_int27;
	end
	/* main: %.thread.i*/
	/*   %136 = add nsw i32 %135, %124*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_9_op0 = main_threadi_135;
	end
	/* main: %.thread.i*/
	/*   %166 = add nsw i32 %165, %150*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_9_op0 = main_threadi_165;
	end
	/* main: %185*/
	/*   %gep46 = add i32 %gep_int45, -8*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_9_op0 = main_185_gep_int45;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep97 = add i32 %gep_int96, 6*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_9_op0 = main_gsm_normexiti_gep_int96;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep132 = add i32 %gep_int131, 10*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_9_op0 = main_Gsm_LPC_Analysisexit_gep_int131;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep28 = add i32 %gep_int27, 6*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_9_op1 = 32'd6;
	end
	/* main: %.thread.i*/
	/*   %136 = add nsw i32 %135, %124*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_9_op1 = main_threadi_124;
	end
	/* main: %.thread.i*/
	/*   %166 = add nsw i32 %165, %150*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_9_op1 = main_threadi_150;
	end
	/* main: %185*/
	/*   %gep46 = add i32 %gep_int45, -8*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_9_op1 = -32'd8;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep97 = add i32 %gep_int96, 6*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_9_op1 = 32'd6;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep132 = add i32 %gep_int131, 10*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_9_op1 = 32'd10;
	end
end
always @(*) begin
	main_signed_add_32_9 = (main_signed_add_32_9_op0 + main_signed_add_32_9_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %141 = mul nsw i32 %91, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_5_op0 = main_threadi_91_reg;
	end
	/* main: %.thread.i*/
	/*   %167 = mul nsw i32 %118, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_5_op0 = main_threadi_118_reg;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %141 = mul nsw i32 %91, %130*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_5_op1 = main_threadi_130;
	end
	/* main: %.thread.i*/
	/*   %167 = mul nsw i32 %118, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_5_op1 = main_threadi_160;
	end
end
always @(*) begin
	lpm_mult_main_threadi_167_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %167 = mul nsw i32 %118, %160*/
	if ((lpm_mult_main_threadi_167_en == 1'd1)) begin
		main_threadi_167_stage0_reg <= (main_signed_multiply_32_5_op0 * main_signed_multiply_32_5_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_5 = main_threadi_167_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep30 = add i32 %gep_int29, 8*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_10_op0 = main_threadi_gep_int29;
	end
	/* main: %.thread.i*/
	/*   %138 = add nsw i32 %137, %126*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_10_op0 = main_threadi_137;
	end
	/* main: %.thread.i*/
	/*   %168 = add nsw i32 %167, %152*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_10_op0 = main_threadi_167;
	end
	/* main: %185*/
	/*   %gep48 = add i32 %gep_int47, -10*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_10_op0 = main_185_gep_int47;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep99 = add i32 %gep_int98, 8*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_10_op0 = main_gsm_normexiti_gep_int98;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep134 = add i32 %gep_int133, 12*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_10_op0 = main_Gsm_LPC_Analysisexit_gep_int133;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep30 = add i32 %gep_int29, 8*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_10_op1 = 32'd8;
	end
	/* main: %.thread.i*/
	/*   %138 = add nsw i32 %137, %126*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_10_op1 = main_threadi_126;
	end
	/* main: %.thread.i*/
	/*   %168 = add nsw i32 %167, %152*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_10_op1 = main_threadi_152;
	end
	/* main: %185*/
	/*   %gep48 = add i32 %gep_int47, -10*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_10_op1 = -32'd10;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep99 = add i32 %gep_int98, 8*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_10_op1 = 32'd8;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep134 = add i32 %gep_int133, 12*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_10_op1 = 32'd12;
	end
end
always @(*) begin
	main_signed_add_32_10 = (main_signed_add_32_10_op0 + main_signed_add_32_10_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep32 = add i32 %gep_int31, 10*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_11_op0 = main_threadi_gep_int31;
	end
	/* main: %.thread.i*/
	/*   %140 = add nsw i32 %139, %127*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_11_op0 = main_threadi_139;
	end
	/* main: %.thread.i*/
	/*   %170 = add nsw i32 %169, %154*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_11_op0 = main_threadi_169;
	end
	/* main: %185*/
	/*   %gep50 = add i32 %gep_int49, -12*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_11_op0 = main_185_gep_int49;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep101 = add i32 %gep_int100, 10*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_11_op0 = main_gsm_normexiti_gep_int100;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep136 = add i32 %gep_int135, 14*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_11_op0 = main_Gsm_LPC_Analysisexit_gep_int135;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %gep32 = add i32 %gep_int31, 10*/
	if ((cur_state == LEGUP_F_main_BB_threadi_41)) begin
		main_signed_add_32_11_op1 = 32'd10;
	end
	/* main: %.thread.i*/
	/*   %140 = add nsw i32 %139, %127*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_add_32_11_op1 = main_threadi_127;
	end
	/* main: %.thread.i*/
	/*   %170 = add nsw i32 %169, %154*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_11_op1 = main_threadi_154;
	end
	/* main: %185*/
	/*   %gep50 = add i32 %gep_int49, -12*/
	else if ((cur_state == LEGUP_F_main_BB__185_48)) begin
		main_signed_add_32_11_op1 = -32'd12;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep101 = add i32 %gep_int100, 10*/
	else if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) begin
		main_signed_add_32_11_op1 = 32'd10;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   %gep136 = add i32 %gep_int135, 14*/
	else /* if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) */ begin
		main_signed_add_32_11_op1 = 32'd14;
	end
end
always @(*) begin
	main_signed_add_32_11 = (main_signed_add_32_11_op0 + main_signed_add_32_11_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %171 = mul nsw i32 %100, %160*/
		main_signed_multiply_32_1_op0 = main_threadi_100_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %171 = mul nsw i32 %100, %160*/
		main_signed_multiply_32_1_op1 = main_threadi_160;
end
always @(*) begin
	lpm_mult_main_threadi_171_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %171 = mul nsw i32 %100, %160*/
	if ((lpm_mult_main_threadi_171_en == 1'd1)) begin
		main_threadi_171_stage0_reg <= (main_signed_multiply_32_1_op0 * main_signed_multiply_32_1_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_1 = main_threadi_171_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %172 = add nsw i32 %171, %156*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_5_op0 = main_threadi_171;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep88 = add i32 %gep_int87, 12*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_5_op0 = main_gsm_normexiti_gep_int87;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %172 = add nsw i32 %171, %156*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_5_op1 = main_threadi_156;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep88 = add i32 %gep_int87, 12*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_5_op1 = 32'd12;
	end
end
always @(*) begin
	main_signed_add_32_5 = (main_signed_add_32_5_op0 + main_signed_add_32_5_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %105 = mul nsw i32 %91, %100*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_9_op0 = main_threadi_91_reg;
	end
	/* main: %.thread.i*/
	/*   %121 = mul nsw i32 %108, %118*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_9_op0 = main_threadi_108_reg;
	end
	/* main: %.thread.i*/
	/*   %173 = mul nsw i32 %95, %160*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_multiply_32_9_op0 = main_threadi_95_reg;
	end
	/* main: %185*/
	/*   %207 = mul nsw i32 %206, %198*/
	else /* if ((cur_state == LEGUP_F_main_BB__185_49)) */ begin
		main_signed_multiply_32_9_op0 = main_185_206;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %105 = mul nsw i32 %91, %100*/
	if ((cur_state == LEGUP_F_main_BB_threadi_43)) begin
		main_signed_multiply_32_9_op1 = main_threadi_100;
	end
	/* main: %.thread.i*/
	/*   %121 = mul nsw i32 %108, %118*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_9_op1 = main_threadi_118;
	end
	/* main: %.thread.i*/
	/*   %173 = mul nsw i32 %95, %160*/
	else if ((cur_state == LEGUP_F_main_BB_threadi_45)) begin
		main_signed_multiply_32_9_op1 = main_threadi_160;
	end
	/* main: %185*/
	/*   %207 = mul nsw i32 %206, %198*/
	else /* if ((cur_state == LEGUP_F_main_BB__185_49)) */ begin
		main_signed_multiply_32_9_op1 = main_185_198;
	end
end
always @(*) begin
	lpm_mult_main_threadi_173_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %173 = mul nsw i32 %95, %160*/
	if ((lpm_mult_main_threadi_173_en == 1'd1)) begin
		main_threadi_173_stage0_reg <= (main_signed_multiply_32_9_op0 * main_signed_multiply_32_9_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_9 = main_threadi_173_stage0_reg;
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %174 = add nsw i32 %173, %157*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_6_op0 = main_threadi_173;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep90 = add i32 %gep_int89, 14*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_6_op0 = main_gsm_normexiti_gep_int89;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %174 = add nsw i32 %173, %157*/
	if ((cur_state == LEGUP_F_main_BB_threadi_46)) begin
		main_signed_add_32_6_op1 = main_threadi_157;
	end
	/* main: %gsm_norm.exit.i*/
	/*   %gep90 = add i32 %gep_int89, 14*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_normexiti_76)) */ begin
		main_signed_add_32_6_op1 = 32'd14;
	end
end
always @(*) begin
	main_signed_add_32_6 = (main_signed_add_32_6_op0 + main_signed_add_32_6_op1);
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %123 = mul nsw i32 %100, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_6_op0 = main_threadi_100_reg;
	end
	/* main: %.thread.i*/
	/*   %175 = mul nsw i32 %91, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_6_op0 = main_threadi_91_reg;
	end
end
always @(*) begin
	/* main: %.thread.i*/
	/*   %123 = mul nsw i32 %100, %118*/
	if ((cur_state == LEGUP_F_main_BB_threadi_44)) begin
		main_signed_multiply_32_6_op1 = main_threadi_118;
	end
	/* main: %.thread.i*/
	/*   %175 = mul nsw i32 %91, %160*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadi_45)) */ begin
		main_signed_multiply_32_6_op1 = main_threadi_160;
	end
end
always @(*) begin
	lpm_mult_main_threadi_175_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	/* main: %.thread.i*/
	/*   %175 = mul nsw i32 %91, %160*/
	if ((lpm_mult_main_threadi_175_en == 1'd1)) begin
		main_threadi_175_stage0_reg <= (main_signed_multiply_32_6_op0 * main_signed_multiply_32_6_op1);
	end
end
always @(*) begin
	main_signed_multiply_32_6 = main_threadi_175_stage0_reg;
end
always @(*) begin
	/* main: %62*/
	/*   %63 = sub i32 4, %.01.i.i1*/
	if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_signed_subtract_32_0_op0 = 32'd4;
	end
	/* main: %.preheader.i.i*/
	/*   %..i1.i = sub nsw i32 %348, %350*/
	else if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_signed_subtract_32_0_op0 = main_preheaderii_348;
	end
	/* main: %353*/
	/*   %354 = sub nsw i32 %351, %345*/
	else if ((cur_state == LEGUP_F_main_BB__353_102)) begin
		main_signed_subtract_32_0_op0 = main_preheaderii_351_reg;
	end
	/* main: %359*/
	/*   %360 = sub nsw i32 %357, %345*/
	else if ((cur_state == LEGUP_F_main_BB__359_104)) begin
		main_signed_subtract_32_0_op0 = main_backedge1ii_357_reg;
	end
	/* main: %365*/
	/*   %366 = sub nsw i32 %363, %345*/
	else if ((cur_state == LEGUP_F_main_BB__365_106)) begin
		main_signed_subtract_32_0_op0 = main_backedge2ii_363_reg;
	end
	/* main: %371*/
	/*   %372 = sub nsw i32 %369, %345*/
	else if ((cur_state == LEGUP_F_main_BB__371_108)) begin
		main_signed_subtract_32_0_op0 = main_backedge3ii_369_reg;
	end
	/* main: %377*/
	/*   %378 = sub nsw i32 %375, %345*/
	else if ((cur_state == LEGUP_F_main_BB__377_110)) begin
		main_signed_subtract_32_0_op0 = main_backedge4ii_375_reg;
	end
	/* main: %383*/
	/*   %384 = sub nsw i32 %381, %345*/
	else if ((cur_state == LEGUP_F_main_BB__383_112)) begin
		main_signed_subtract_32_0_op0 = main_backedge5ii_381_reg;
	end
	/* main: %389*/
	/*   %390 = sub nsw i32 %387, %345*/
	else if ((cur_state == LEGUP_F_main_BB__389_114)) begin
		main_signed_subtract_32_0_op0 = main_backedge6ii_387_reg;
	end
	/* main: %395*/
	/*   %396 = sub nsw i32 %393, %345*/
	else if ((cur_state == LEGUP_F_main_BB__395_116)) begin
		main_signed_subtract_32_0_op0 = main_backedge7ii_393_reg;
	end
	/* main: %401*/
	/*   %402 = sub nsw i32 %399, %345*/
	else if ((cur_state == LEGUP_F_main_BB__401_118)) begin
		main_signed_subtract_32_0_op0 = main_backedge8ii_399_reg;
	end
	/* main: %407*/
	/*   %408 = sub nsw i32 %405, %345*/
	else if ((cur_state == LEGUP_F_main_BB__407_120)) begin
		main_signed_subtract_32_0_op0 = main_backedge9ii_405_reg;
	end
	/* main: %413*/
	/*   %414 = sub nsw i32 %411, %345*/
	else if ((cur_state == LEGUP_F_main_BB__413_122)) begin
		main_signed_subtract_32_0_op0 = main_backedge10ii_411_reg;
	end
	/* main: %419*/
	/*   %420 = sub nsw i32 %417, %345*/
	else if ((cur_state == LEGUP_F_main_BB__419_124)) begin
		main_signed_subtract_32_0_op0 = main_backedge11ii_417_reg;
	end
	/* main: %425*/
	/*   %426 = sub nsw i32 %423, %345*/
	else if ((cur_state == LEGUP_F_main_BB__425_126)) begin
		main_signed_subtract_32_0_op0 = main_backedge12ii_423_reg;
	end
	/* main: %gsm_add.exit8.i*/
	/*   %457 = sub nsw i32 8, %n.029.i*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_addexit8i_141)) */ begin
		main_signed_subtract_32_0_op0 = 32'd8;
	end
end
always @(*) begin
	/* main: %62*/
	/*   %63 = sub i32 4, %.01.i.i1*/
	if ((cur_state == LEGUP_F_main_BB__62_27)) begin
		main_signed_subtract_32_0_op1 = main_62_01ii1_reg;
	end
	/* main: %.preheader.i.i*/
	/*   %..i1.i = sub nsw i32 %348, %350*/
	else if ((cur_state == LEGUP_F_main_BB_preheaderii_101)) begin
		main_signed_subtract_32_0_op1 = main_preheaderii_350;
	end
	/* main: %353*/
	/*   %354 = sub nsw i32 %351, %345*/
	else if ((cur_state == LEGUP_F_main_BB__353_102)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %359*/
	/*   %360 = sub nsw i32 %357, %345*/
	else if ((cur_state == LEGUP_F_main_BB__359_104)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %365*/
	/*   %366 = sub nsw i32 %363, %345*/
	else if ((cur_state == LEGUP_F_main_BB__365_106)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %371*/
	/*   %372 = sub nsw i32 %369, %345*/
	else if ((cur_state == LEGUP_F_main_BB__371_108)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %377*/
	/*   %378 = sub nsw i32 %375, %345*/
	else if ((cur_state == LEGUP_F_main_BB__377_110)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %383*/
	/*   %384 = sub nsw i32 %381, %345*/
	else if ((cur_state == LEGUP_F_main_BB__383_112)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %389*/
	/*   %390 = sub nsw i32 %387, %345*/
	else if ((cur_state == LEGUP_F_main_BB__389_114)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %395*/
	/*   %396 = sub nsw i32 %393, %345*/
	else if ((cur_state == LEGUP_F_main_BB__395_116)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %401*/
	/*   %402 = sub nsw i32 %399, %345*/
	else if ((cur_state == LEGUP_F_main_BB__401_118)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %407*/
	/*   %408 = sub nsw i32 %405, %345*/
	else if ((cur_state == LEGUP_F_main_BB__407_120)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %413*/
	/*   %414 = sub nsw i32 %411, %345*/
	else if ((cur_state == LEGUP_F_main_BB__413_122)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %419*/
	/*   %420 = sub nsw i32 %417, %345*/
	else if ((cur_state == LEGUP_F_main_BB__419_124)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %425*/
	/*   %426 = sub nsw i32 %423, %345*/
	else if ((cur_state == LEGUP_F_main_BB__425_126)) begin
		main_signed_subtract_32_0_op1 = main_344_345_reg;
	end
	/* main: %gsm_add.exit8.i*/
	/*   %457 = sub nsw i32 8, %n.029.i*/
	else /* if ((cur_state == LEGUP_F_main_BB_gsm_addexit8i_141)) */ begin
		main_signed_subtract_32_0_op1 = main_332_n029i_reg;
	end
end
always @(*) begin
	main_signed_subtract_32_0 = (main_signed_subtract_32_0_op0 - main_signed_subtract_32_0_op1);
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep80 = add i32 %gep_int79, 4*/
		main_signed_add_32_1_op0 = main_gsm_normexiti_gep_int79;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep80 = add i32 %gep_int79, 4*/
if (reset) begin main_signed_add_32_1_op1 = 0; end
		main_signed_add_32_1_op1 = 32'd4;
end
always @(*) begin
	main_signed_add_32_1 = (main_signed_add_32_1_op0 + main_signed_add_32_1_op1);
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep82 = add i32 %gep_int81, 6*/
		main_signed_add_32_2_op0 = main_gsm_normexiti_gep_int81;
end
always @(*) begin
	/* main: %gsm_norm.exit.i*/
	/*   %gep82 = add i32 %gep_int81, 6*/
if (reset) begin main_signed_add_32_2_op1 = 0; end
		main_signed_add_32_2_op1 = 32'd6;
end
always @(*) begin
	main_signed_add_32_2 = (main_signed_add_32_2_op0 + main_signed_add_32_2_op1);
end
always @(*) begin
	/* main: %512*/
	/*   %513 = add i16 %504, -11059*/
	if ((cur_state == LEGUP_F_main_BB__512_174)) begin
		main_signed_add_16_0_op0 = main_gsm_absexitii_504_reg;
	end
	/* main: %.thread.i.i*/
	/*   %516 = add i16 %515, 26624*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadii_175)) */ begin
		main_signed_add_16_0_op0 = main_threadii_515;
	end
end
always @(*) begin
	/* main: %512*/
	/*   %513 = add i16 %504, -11059*/
	if ((cur_state == LEGUP_F_main_BB__512_174)) begin
		main_signed_add_16_0_op1 = -16'd11059;
	end
	/* main: %.thread.i.i*/
	/*   %516 = add i16 %515, 26624*/
	else /* if ((cur_state == LEGUP_F_main_BB_threadii_175)) */ begin
		main_signed_add_16_0_op1 = 16'd26624;
	end
end
always @(*) begin
	main_signed_add_16_0 = (main_signed_add_16_0_op0 + main_signed_add_16_0_op1);
end
always @(*) begin
	lpm_mult_main_74_76_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_92_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_101_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_105_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_109_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_111_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_113_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_115_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_119_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_121_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_123_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_125_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_127_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_131_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_133_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_135_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_137_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_139_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_141_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_149_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_165_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_threadi_169_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_199_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_202_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_207_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_212_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_217_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_222_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_227_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_232_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_185_237_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_443_447_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_464_468_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(*) begin
	lpm_mult_main_484_487_en = ((memory_controller_waitrequest == 1'd0) & (legup_function_call == 1'd0));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* main: %545*/
	/*   ret i32 %529*/
	if ((cur_state == LEGUP_F_main_BB__545_193)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_enable_a = legup_memset_2_i64_memory_controller_enable_a;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_enable_a = legup_memset_2_i64_memory_controller_enable_a;
	end
	/* main: %.lr.ph.i*/
	/*   store i16 0, i16* %.224.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %gsm_div.exit.i*/
	/*   store i16 %431, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_128)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %434*/
	/*   store i16 %435, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__434_131)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %.lr.ph27.i*/
	/*   %461 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_143)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %gsm_add.exit3.i*/
	/*   %481 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_155)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %499 = load i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Reflection_coefficientsexit_167)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %517*/
	/*   store i16 %519, i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %19, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %522, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_179)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 20, i16* %523, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_180)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 11, i16* %524, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_181)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 8, i16* %525, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_182)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 5, i16* %526, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_183)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 3, i16* %527, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_184)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 2, i16* %528, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_185)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memset_2_i64_memory_controller_address_a;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memset_2_i64_memory_controller_address_a;
	end
	/* main: %.lr.ph.i*/
	/*   store i16 0, i16* %.224.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		memory_controller_address_a = main_lrphi_224i_reg;
	end
	/* main: %gsm_div.exit.i*/
	/*   store i16 %431, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_128)) begin
		memory_controller_address_a = main_332_128i_reg;
	end
	/* main: %434*/
	/*   store i16 %435, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__434_131)) begin
		memory_controller_address_a = main_332_128i_reg;
	end
	/* main: %.lr.ph27.i*/
	/*   %461 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_143)) begin
		memory_controller_address_a = main_332_128i_reg;
	end
	/* main: %gsm_add.exit3.i*/
	/*   %481 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_155)) begin
		memory_controller_address_a = main_332_128i_reg;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %499 = load i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Reflection_coefficientsexit_167)) begin
		memory_controller_address_a = main_Reflection_coefficientsexit_01ii_reg;
	end
	/* main: %517*/
	/*   store i16 %519, i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		memory_controller_address_a = main_Reflection_coefficientsexit_01ii_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %19, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		memory_controller_address_a = main_18_19_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %522, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_179)) begin
		memory_controller_address_a = main_Gsm_LPC_Analysisexit_522_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 20, i16* %523, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_180)) begin
		memory_controller_address_a = main_Gsm_LPC_Analysisexit_523_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 11, i16* %524, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_181)) begin
		memory_controller_address_a = main_Gsm_LPC_Analysisexit_524_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 8, i16* %525, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_182)) begin
		memory_controller_address_a = main_Gsm_LPC_Analysisexit_525_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 5, i16* %526, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_183)) begin
		memory_controller_address_a = main_Gsm_LPC_Analysisexit_526_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 3, i16* %527, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_184)) begin
		memory_controller_address_a = main_Gsm_LPC_Analysisexit_527_reg;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 2, i16* %528, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_185)) begin
		memory_controller_address_a = main_Gsm_LPC_Analysisexit_528_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_write_enable_a = legup_memset_2_i64_memory_controller_write_enable_a;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_write_enable_a = legup_memset_2_i64_memory_controller_write_enable_a;
	end
	/* main: %.lr.ph.i*/
	/*   store i16 0, i16* %.224.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %gsm_div.exit.i*/
	/*   store i16 %431, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_128)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %434*/
	/*   store i16 %435, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__434_131)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %.lr.ph27.i*/
	/*   %461 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_143)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %gsm_add.exit3.i*/
	/*   %481 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_155)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %499 = load i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Reflection_coefficientsexit_167)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %517*/
	/*   store i16 %519, i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %19, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %522, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_179)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 20, i16* %523, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_180)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 11, i16* %524, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_181)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 8, i16* %525, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_182)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 5, i16* %526, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_183)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 3, i16* %527, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_184)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 2, i16* %528, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_185)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memset_2_i64_memory_controller_in_a;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memset_2_i64_memory_controller_in_a;
	end
	/* main: %.lr.ph.i*/
	/*   store i16 0, i16* %.224.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		memory_controller_in_a = 16'd0;
	end
	/* main: %gsm_div.exit.i*/
	/*   store i16 %431, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_128)) begin
		memory_controller_in_a = main_gsm_divexiti_431_reg;
	end
	/* main: %434*/
	/*   store i16 %435, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__434_131)) begin
		memory_controller_in_a = main_434_435;
	end
	/* main: %517*/
	/*   store i16 %519, i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		memory_controller_in_a = main_517_519;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %19, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		memory_controller_in_a = 16'd32;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %522, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_179)) begin
		memory_controller_in_a = 16'd32;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 20, i16* %523, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_180)) begin
		memory_controller_in_a = 16'd20;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 11, i16* %524, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_181)) begin
		memory_controller_in_a = 16'd11;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 8, i16* %525, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_182)) begin
		memory_controller_in_a = 16'd8;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 5, i16* %526, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_183)) begin
		memory_controller_in_a = 16'd5;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 3, i16* %527, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_184)) begin
		memory_controller_in_a = 16'd3;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 2, i16* %528, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_185)) begin
		memory_controller_in_a = 16'd2;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_size_a[1:0] = legup_memset_2_i64_memory_controller_size_a;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_size_a[1:0] = legup_memset_2_i64_memory_controller_size_a;
	end
	/* main: %.lr.ph.i*/
	/*   store i16 0, i16* %.224.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrphi_98)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %gsm_div.exit.i*/
	/*   store i16 %431, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_divexiti_128)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %434*/
	/*   store i16 %435, i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__434_131)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %.lr.ph27.i*/
	/*   %461 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_lrph27i_143)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %gsm_add.exit3.i*/
	/*   %481 = load i16* %.128.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_gsm_addexit3i_155)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Reflection_coefficients.exit*/
	/*   %499 = load i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Reflection_coefficientsexit_167)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %517*/
	/*   store i16 %519, i16* %.01.i.i, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB__517_176)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %19, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_178)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 32, i16* %522, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_179)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 20, i16* %523, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_180)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 11, i16* %524, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_181)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 8, i16* %525, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_182)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 5, i16* %526, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_183)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 3, i16* %527, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_184)) begin
		memory_controller_size_a = 2'd1;
	end
	/* main: %Gsm_LPC_Analysis.exit*/
	/*   store i16 2, i16* %528, align 2, !tbaa !1*/
	if ((cur_state == LEGUP_F_main_BB_Gsm_LPC_Analysisexit_185)) begin
		memory_controller_size_a = 2'd1;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_enable_b = legup_memset_2_i64_memory_controller_enable_b;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_enable_b = legup_memset_2_i64_memory_controller_enable_b;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memset_2_i64_memory_controller_address_b;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memset_2_i64_memory_controller_address_b;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_write_enable_b = legup_memset_2_i64_memory_controller_write_enable_b;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_write_enable_b = legup_memset_2_i64_memory_controller_write_enable_b;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memset_2_i64_memory_controller_in_b;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memset_2_i64_memory_controller_in_b;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_size_b[1:0] = legup_memset_2_i64_memory_controller_size_b;
	end
	/* main: %.preheader.i2*/
	/*   call void @legup_memset_2_i64(i8* %248, i8 0, i64 16)*/
	if ((cur_state == LEGUP_function_call_60)) begin
		memory_controller_size_b[1:0] = legup_memset_2_i64_memory_controller_size_b;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* main: %545*/
	/*   ret i32 %529*/
	if ((cur_state == LEGUP_F_main_BB__545_193)) begin
		return_val <= main_preheader_529_reg;
		if (start == 1'b0 && ^(main_preheader_529_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
// byte enable is unsupported by inferred RAMs
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin // Port A
if (wren_a)
begin
    ram[address_a] <= data_a;
    q_a_wire <= {width_a{1'bX}};
end
else
    q_a_wire <= ram[address_a];
end
always @ (posedge clk)
if (clken)
begin // Port b
if (wren_b)
begin
    ram[address_b] <= data_b;
    q_b_wire <= {width_b{1'bX}};
end
else
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a];
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
// Adding code from verilog file: ../../../boards/Virtex6/ML605/top.v


module ML605 (
       USER_CLOCK,
	    KEY,
	    SW,	    
       LED,
       LEDG,
		UART_RXD,
		UART_TXD

	    );

   input USER_CLOCK;
   input [4:0] KEY;
   input [7:0] SW;
   output [7:0] LED;
   output [7:0] LEDG;
   wire CLOCK_50;

    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;
   
   reg [6:0]   hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;

   assign CLOCK_50 = USER_CLOCK;
   assign LED = 0;
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

   

endmodule

// Adding code from verilog file: ../../../boards/StratixIV/DE4/top.v


module de4 ( 
    	     OSC_50_BANK2, 
             BUTTON, 
             LED, 
    	     SEG0_D, 
    	     SEG1_D 
	     ); 
   input OSC_50_BANK2; 
   input [1:0] BUTTON; 
   output [6:0] SEG0_D; 
   output [6:0] SEG1_D; 
   output [7:0] LED; 
   
   de2 de2_inst ( 
		  .CLOCK_50 (OSC_50_BANK2), 
		  .LEDG (LED), 
		  .KEY (BUTTON), 
		  .SW (), 
		  .HEX0 (SEG0_D), 
		  .HEX1 (SEG1_D), 
		  .HEX2 (), 
		  .HEX3 (), 
		  .HEX4 (), 
		  .HEX5 (), 
		  .HEX6 (), 
		  .HEX7 () 
		  ); 
   
endmodule
// Adding code from verilog file: ../../../boards/CycloneII/DE2/top.v


module de2 (
	    CLOCK_50,
	    KEY,
	    SW,
	    HEX0,
	    HEX1,
	    HEX2,
	    HEX3,
	    HEX4,
	    HEX5,
	    HEX6,
	    HEX7,
	    LEDG,
		UART_RXD,
		UART_TXD

	    );

   input CLOCK_50;
   input [3:0] KEY;
   input [17:0] SW;
   output [6:0] HEX0, HEX1,  HEX2,  HEX3,  HEX4,  HEX5,  HEX6,  HEX7;
   reg [6:0] 	hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
   

   output [7:0] LEDG;
    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;

   hex_digits h7( .x(hex7), .hex_LEDs(HEX7));
   hex_digits h6( .x(hex6), .hex_LEDs(HEX6));
   hex_digits h5( .x(hex5), .hex_LEDs(HEX5));
   hex_digits h4( .x(hex4), .hex_LEDs(HEX4));
   hex_digits h3( .x(hex3), .hex_LEDs(HEX3));
   hex_digits h2( .x(hex2), .hex_LEDs(HEX2));
   hex_digits h1( .x(hex1), .hex_LEDs(HEX1));
   hex_digits h0( .x(hex0), .hex_LEDs(HEX0));
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

endmodule

module circuit_start_control (
    go,
    control_key
);
    input control_key;
    output go;
    assign go = control_key;
endmodule
module hex_digits(x, hex_LEDs);
    input [3:0] x;
    output [6:0] hex_LEDs;
    
    assign hex_LEDs[0] = (~x[3] & ~x[2] & ~x[1] & x[0]) |
                            (~x[3] & x[2] & ~x[1] & ~x[0]) |
                            (x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & ~x[2] & x[1] & x[0]);
    assign hex_LEDs[1] = (~x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & x[1] & x[0]) |
                            (x[3] & x[2] & ~x[0]) |
                            (x[2] & x[1] & ~x[0]);
    assign hex_LEDs[2] = (x[3] & x[2] & ~x[0]) |
                            (x[3] & x[2] & x[1]) |
                            (~x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[3] = (~x[3] & ~x[2] & ~x[1] & x[0]) | 
                            (~x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (x[2] & x[1] & x[0]) | 
                            (x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[4] = (~x[3] & x[0]) |
                            (~x[3] & x[2] & ~x[1]) |
                            (~x[2] & ~x[1] & x[0]);
    assign hex_LEDs[5] = (~x[3] & ~x[2] & x[0]) | 
                            (~x[3] & ~x[2] & x[1]) | 
                            (~x[3] & x[1] & x[0]) | 
                            (x[3] & x[2] & ~x[1] & x[0]);
    assign hex_LEDs[6] = (~x[3] & ~x[2] & ~x[1]) | 
                            (x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (~x[3] & x[2] & x[1] & x[0]);
    
endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
reg  waitrequest;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.waitrequest (waitrequest),
	.finish (finish),
	.return_val (return_val)
);


// Local Rams



initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
@(negedge clk);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(finish) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end

initial begin
waitrequest <= 1;
@(negedge clk);
@(negedge clk);
waitrequest <= 0;
end


endmodule 
