ISim log file
Running: C:\Users\Markazi.co\Desktop\Computer architecture Lab\PipelineMIPS\MIPS_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 49.  For instance uut/fetch_stage/, width 16 of formal port branch_target is not equal to width 1 of actual signal branch_target.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" Line 33.  For instance decode_stage/reg_file/, width 16 of formal port write_data is not equal to width 3 of actual signal write_data.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 49.  For instance uut/execute/, width 16 of formal port branch_target is not equal to width 1 of actual signal branch_target.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 142.  For instance uut/execute/, width 16 of formal port aluResult is not equal to width 1 of actual signal aluResult.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 143.  For instance uut/execute/, width 3 of formal port write_reg_ex is not equal to width 1 of actual signal write_reg_ex.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 49.  For instance uut/fetch_stage/, width 16 of formal port branch_target is not equal to width 1 of actual signal branch_target.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" Line 33.  For instance decode_stage/reg_file/, width 16 of formal port write_data is not equal to width 3 of actual signal write_data.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 49.  For instance uut/execute/, width 16 of formal port branch_target is not equal to width 1 of actual signal branch_target.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 142.  For instance uut/execute/, width 16 of formal port aluResult is not equal to width 1 of actual signal aluResult.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 143.  For instance uut/execute/, width 3 of formal port write_reg_ex is not equal to width 1 of actual signal write_reg_ex.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 49.  For instance uut/fetch_stage/, width 16 of formal port branch_target is not equal to width 1 of actual signal branch_target.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" Line 33.  For instance decode_stage/reg_file/, width 16 of formal port write_data is not equal to width 3 of actual signal write_data.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 49.  For instance uut/execute/, width 16 of formal port branch_target is not equal to width 1 of actual signal branch_target.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 142.  For instance uut/execute/, width 16 of formal port aluResult is not equal to width 1 of actual signal aluResult.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" Line 143.  For instance uut/execute/, width 3 of formal port write_reg_ex is not equal to width 1 of actual signal write_reg_ex.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" Line 33.  For instance decode_stage/reg_file/, width 16 of formal port write_data is not equal to width 3 of actual signal write_data.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
