#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 27 07:54:17 2023
# Process ID: 40000
# Current directory: C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.runs/synth_1/Top.vds
# Journal file: C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 99576 
WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/AND2.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/FD.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module OR2 [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/OR2.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 759.328 ; gain = 181.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'CreateNumber' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/CreateNumber.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CreateNumber' (2#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/CreateNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplayNumber' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/DisplayNumber.v:3]
INFO: [Synth 8-6157] synthesizing module 'DisplaySync' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1b4' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/Mux4to1b4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1b4' (3#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/Mux4to1b4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (4#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplaySync' (5#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/MyMC14495.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (6#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/MyMC14495.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DisplayNumber' (7#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/DisplayNumber.v:3]
INFO: [Synth 8-6157] synthesizing module 'LEDP2S' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/LEDP2S.v:23]
INFO: [Synth 8-6157] synthesizing module 'P2S' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/P2S.v:22]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SR_Latch' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/SR_Latch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SR_Latch' (8#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/SR_Latch.v:23]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/shift_reg.v:21]
	Parameter BIT_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/AND2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (9#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/AND2.v:23]
INFO: [Synth 8-6157] synthesizing module 'OR2' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/OR2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (10#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/OR2.v:23]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/FD.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FD' (11#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/FD.v:22]
INFO: [Synth 8-6157] synthesizing module 'wire1' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/wire1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wire1' (12#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/wire1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (13#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/imports/new/shift_reg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'P2S' (14#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/P2S.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LEDP2S' (15#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/LEDP2S.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (16#1) [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design Top has unconnected port SW[14]
WARNING: [Synth 8-3331] design Top has unconnected port SW[13]
WARNING: [Synth 8-3331] design Top has unconnected port SW[12]
WARNING: [Synth 8-3331] design Top has unconnected port SW[11]
WARNING: [Synth 8-3331] design Top has unconnected port SW[10]
WARNING: [Synth 8-3331] design Top has unconnected port SW[9]
WARNING: [Synth 8-3331] design Top has unconnected port SW[8]
WARNING: [Synth 8-3331] design Top has unconnected port SW[7]
WARNING: [Synth 8-3331] design Top has unconnected port SW[6]
WARNING: [Synth 8-3331] design Top has unconnected port SW[5]
WARNING: [Synth 8-3331] design Top has unconnected port SW[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 797.543 ; gain = 219.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 797.543 ; gain = 219.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 797.543 ; gain = 219.883
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/constrs_1/new/LEDP2S.xdc]
Finished Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/constrs_1/new/LEDP2S.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/constrs_1/new/LEDP2S.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 939.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 939.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Q_reg_reg' [C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.srcs/sources_1/new/SR_Latch.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CreateNumber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
Module Mux4to1b4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module FD__mod 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Top has port LED_CLR driven by constant 1
WARNING: [Synth 8-3331] design Top has unconnected port SW[14]
WARNING: [Synth 8-3331] design Top has unconnected port SW[13]
WARNING: [Synth 8-3331] design Top has unconnected port SW[12]
WARNING: [Synth 8-3331] design Top has unconnected port SW[11]
WARNING: [Synth 8-3331] design Top has unconnected port SW[10]
WARNING: [Synth 8-3331] design Top has unconnected port SW[9]
WARNING: [Synth 8-3331] design Top has unconnected port SW[8]
WARNING: [Synth 8-3331] design Top has unconnected port SW[7]
WARNING: [Synth 8-3331] design Top has unconnected port SW[6]
WARNING: [Synth 8-3331] design Top has unconnected port SW[5]
WARNING: [Synth 8-3331] design Top has unconnected port SW[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |     6|
|3     |LUT1   |     6|
|4     |LUT2   |     8|
|5     |LUT3   |    20|
|6     |LUT4   |    16|
|7     |LUT5   |     1|
|8     |LUT6   |     6|
|9     |FDRE   |    54|
|10    |LDC    |     1|
|11    |IBUF   |     6|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------+------+
|      |Instance                 |Module       |Cells |
+------+-------------------------+-------------+------+
|1     |top                      |             |   145|
|2     |  U0                     |clk_div      |    32|
|3     |  U1                     |CreateNumber |    43|
|4     |  U3                     |LEDP2S       |    43|
|5     |    UUT                  |P2S          |    43|
|6     |      U1                 |SR_Latch     |     2|
|7     |      U2                 |shift_reg    |    41|
|8     |        \genblk1[0].fd   |FD__mod      |     1|
|9     |        \genblk1[10].fd  |FD__mod_0    |     7|
|10    |        \genblk1[11].fd  |FD__mod_1    |     2|
|11    |        \genblk1[12].fd  |FD__mod_2    |     2|
|12    |        \genblk1[13].fd  |FD__mod_3    |     2|
|13    |        \genblk1[14].fd  |FD__mod_4    |     3|
|14    |        \genblk1[15].fd  |FD__mod_5    |     2|
|15    |        \genblk1[16].fd  |FD__mod_6    |     2|
|16    |        \genblk1[1].fd   |FD__mod_7    |     2|
|17    |        \genblk1[2].fd   |FD__mod_8    |     3|
|18    |        \genblk1[3].fd   |FD__mod_9    |     2|
|19    |        \genblk1[4].fd   |FD__mod_10   |     2|
|20    |        \genblk1[5].fd   |FD__mod_11   |     2|
|21    |        \genblk1[6].fd   |FD__mod_12   |     3|
|22    |        \genblk1[7].fd   |FD__mod_13   |     2|
|23    |        \genblk1[8].fd   |FD__mod_14   |     2|
|24    |        \genblk1[9].fd   |FD__mod_15   |     2|
+------+-------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 939.812 ; gain = 362.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 939.812 ; gain = 219.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 939.812 ; gain = 362.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 944.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 944.578 ; gain = 639.992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/15390/Desktop/DD/Mylab/lab13/LEDP2S/LEDP2S.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 07:54:59 2023...
