mmUVD_MP_SWAP_CNTL	,	V_79
UVD_CGC_CTRL__WCB_MODE_MASK	,	V_224
UVD_SUVD_CGC_CTRL__SDB_MODE_MASK	,	V_233
UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT	,	V_72
ring	,	V_2
uvd_v6_0_mc_resume	,	F_32
"ring test on %d succeeded in %d usecs\n"	,	L_7
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH	,	V_127
amdgpu_ring_alloc	,	F_22
UVD_CGC_GATE__LMI_MC_MASK	,	V_177
mmUVD_SUVD_CGC_GATE	,	V_158
upper_32_bits	,	F_34
mmUVD_RBC_RB_RPTR_ADDR	,	V_105
UVD_CGC_GATE__MPRD_MASK	,	V_180
dev	,	V_148
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_18
PACKET0	,	F_24
state	,	V_152
mmUVD_CONTEXT_ID	,	V_112
uvd_v6_0_set_sw_clock_gating	,	F_66
mmUVD_RBC_RB_WPTR_CNTL	,	V_104
uvd_v6_0_enable_mgcg	,	F_20
mmUVD_GP_SCRATCH4	,	V_48
uvd_v6_0_set_interrupt_state	,	F_61
UVD_SUVD_CGC_CTRL__SIT_MODE_MASK	,	V_230
uvd_v6_0_post_soft_reset	,	F_60
UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK	,	V_73
UVD_CGC_CTRL__UDEC_MODE_MASK	,	V_213
asic_type	,	V_250
srbm_soft_reset	,	V_142
mmUVD_GP_SCRATCH8	,	V_135
uvd_v6_0_ring_emit_pipeline_sync	,	F_51
fence_drv	,	V_136
mmUVD_GP_SCRATCH9	,	V_138
mmUVD_SEMA_CNTL	,	V_21
AMD_IS_APU	,	V_24
size	,	V_26
mmUVD_SEMA_TIMEOUT_STATUS	,	V_20
AMD_CG_STATE_GATE	,	V_239
adev	,	V_4
"UVD not responding, giving up!!!\n"	,	L_5
uvd_v6_0_set_irq_funcs	,	F_8
UVD_CGC_CTRL__JPEG_MODE_MASK	,	V_226
UVD_LMI_CTRL2	,	V_58
SRBM_SOFT_RESET	,	V_69
UVD_MASTINT_EN__SYS_EN_MASK	,	V_93
uvd_v6_0_ring_emit_fence	,	F_43
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_66
mmUVD_LMI_CTRL2	,	V_108
mmVM_INVALIDATE_REQUEST	,	V_134
UVD_CGC_CTRL__MPC_MODE_MASK	,	V_221
amdgpu_ring_init	,	F_13
"IH: UVD TRAP\n"	,	L_10
uvd_v6_0_enable_clock_gating	,	F_65
UVD_CGC_CTRL__RBC_MODE_MASK	,	V_216
UVD_CGC_CTRL__LMI_UMC_MODE_MASK	,	V_218
RB_BUFSZ	,	V_97
UVD_CGC_CTRL__LMI_MC_MODE_MASK	,	V_217
mmUVD_RBC_RB_RPTR	,	V_5
cg_flags	,	V_235
RREG32	,	F_2
uvd_v6_0_pre_soft_reset	,	F_56
UVD_CGC_CTRL__UDEC_DB_MODE_MASK	,	V_210
mutex_unlock	,	F_74
max_handles	,	V_39
UVD_RBC_RB_CNTL	,	V_96
amdgpu_interrupt_state	,	V_151
EBUSY	,	V_240
UVD_CGC_GATE__LRBBM_MASK	,	V_183
uvd_v6_0_early_init	,	F_6
RREG32_SMC	,	F_73
ixCURRENT_PG_STATUS	,	V_248
order_base_2	,	F_41
seq	,	V_110
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_30
UVD_CGC_GATE__UDEC_DB_MASK	,	V_187
amd_powergating_state	,	V_241
uvd_v6_0_ring_emit_hdp_invalidate	,	F_46
data3	,	V_157
uvd_v6_0_sw_init	,	F_9
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_6
data2	,	V_198
data1	,	V_156
UVD_CGC_CTRL	,	V_204
uint32_t	,	T_1
irq	,	V_11
i	,	V_52
j	,	V_53
STALL_ARB_UMC	,	V_59
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_116
DRM_UDELAY	,	F_48
uvd_v6_0_get_clockgating_state	,	F_71
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_68
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH	,	V_107
orig	,	V_234
mutex_lock	,	F_72
AMD_PG_STATE_GATE	,	V_244
WREG32_UVD_CTX	,	F_69
uvd_v6_0_is_idle	,	F_52
config	,	V_44
REG_FIELD_SHIFT	,	F_67
uvd_v6_0_resume	,	F_31
mdelay	,	F_39
AMDGPU_UVD_HEAP_SIZE	,	V_34
mmUVD_STATUS	,	V_22
UVD_BUSY	,	V_145
source	,	V_150
AMD_CG_STATE_UNGATE	,	V_14
mmUVD_RBC_RB_WPTR	,	V_6
mmUVD_CGC_CTRL	,	V_199
UVD_CGC_CTRL__SYS_MODE_MASK	,	V_212
num_types	,	V_255
reg	,	V_131
mmUVD_GPCOM_VCPU_CMD	,	V_115
UVD_CGC_GATE__VCPU_MASK	,	V_195
mmUVD_MPC_SET_MUXB0	,	V_82
mmUVD_MPC_SET_MUXB1	,	V_83
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_19
VCPU_SOFT_RESET	,	V_90
RB_NO_FETCH	,	V_99
ret	,	V_242
UVD_CGC_GATE__UDEC_MP_MASK	,	V_188
UVD_SUVD_CGC_GATE__SIT_H264_MASK	,	V_167
amdgpu_uvd_sw_init	,	F_11
CHIP_POLARIS10	,	V_251
UVD_CGC_CTRL__LRBBM_MODE_MASK	,	V_223
UVD_CGC_GATE__UDEC_CM_MASK	,	V_185
VCPU_EN	,	V_57
uvd_v6_0_process_interrupt	,	F_62
UVD_CGC_CTRL__SCPU_MODE_MASK	,	V_227
ETIMEDOUT	,	V_141
DRM_ERROR	,	F_23
UVD_CGC_GATE__IDCT_MASK	,	V_179
name	,	V_12
UVD_SUVD_CGC_GATE__SCM_H264_MASK	,	V_169
uvd_v6_0_ring_phys_funcs	,	V_254
idx	,	V_118
UVD_CGC_GATE__UDEC_MASK	,	V_174
UVD_CGC_GATE__REGS_MASK	,	V_196
UVD_SUVD_CGC_GATE__SIT_HEVC_MASK	,	V_168
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW	,	V_106
UVD_CGC_CTRL__REGS_MODE_MASK	,	V_215
uvd_v6_0_ring_vm_funcs	,	V_253
WREG32	,	F_5
gpu_addr	,	V_28
mmUVD_VCPU_CACHE_OFFSET0	,	V_32
UVD_STATUS__VCPU_REPORT__SHIFT	,	V_94
uvd_v6_0_ring_emit_hdp_flush	,	F_45
mmUVD_RBC_IB_SIZE	,	V_128
UVD_CGC_CTRL__LBSI_MODE_MASK	,	V_222
RB_NO_UPDATE	,	V_101
fw	,	V_31
amdgpu_asic_set_uvd_clocks	,	F_18
mmUVD_VCPU_CACHE_OFFSET2	,	V_40
mmUVD_VCPU_CACHE_OFFSET1	,	V_35
UVD_SUVD_CGC_CTRL__SMP_MODE_MASK	,	V_231
UVD_CGC_GATE__JPEG_MASK	,	V_190
WREG32_FIELD	,	F_38
amdgpu_ring_write	,	F_25
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_62
UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK	,	V_74
AMDGPU_UVD_STACK_SIZE	,	V_37
amdgpu_uvd_suspend	,	F_15
UVD_POWER_STATUS__UVD_PG_EN_MASK	,	V_243
__BIG_ENDIAN	,	F_40
RREG32_UVD_CTX	,	F_68
UVD_CGC_GATE__SCPU_MASK	,	V_191
uvd_v6_0_soft_reset	,	F_57
UVD_MASTINT_EN	,	V_56
sync_seq	,	V_137
uvd_v6_0_ring_get_rptr	,	F_1
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_132
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_47
DRM_DEBUG	,	F_63
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK	,	V_202
uvd_v6_0_start	,	F_36
amdgpu_ring_commit	,	F_26
RB_RPTR_WR_EN	,	V_102
uint64_t	,	T_2
UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK	,	V_75
dev_info	,	F_58
mmUVD_LMI_CTRL	,	V_71
mmUVD_LMI_RBC_IB_VMID	,	V_125
CLK_GATE_DLY_TIMER	,	V_205
mmSRBM_STATUS	,	V_139
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_17
vm_id	,	V_123
UVD_SUVD_CGC_CTRL__SRE_MODE_MASK	,	V_229
tmp	,	V_13
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_2
enable	,	V_155
mmUVD_VCPU_CACHE_SIZE1	,	V_36
mmUVD_VCPU_CACHE_SIZE2	,	V_41
ib	,	V_122
mmUVD_VCPU_CACHE_SIZE0	,	V_33
uvd_v6_0_ring_test_ring	,	F_47
wptr	,	V_7
UVD_LMI_CTRL__REQ_MODE_MASK	,	V_76
UVD_CGC_CTRL__UDEC_RE_MODE_MASK	,	V_207
UVD_CGC_CTRL__IDCT_MODE_MASK	,	V_219
UVD_SUVD_CGC_GATE__SIT_MASK	,	V_161
RB_WPTR_POLL_EN	,	V_100
AMDGPU_UVD_STATUS_BUSY_MASK	,	V_146
handle	,	V_8
uvd_v6_0_ring_get_wptr	,	F_3
ctx_switch	,	V_124
mmUVD_CGC_GATE	,	V_159
pg_flags	,	V_193
UVD_CGC_GATE__RBC_MASK	,	V_176
mmUVD_MPC_SET_MUX	,	V_85
UVD_CGC_GATE__MPC_MASK	,	V_181
amdgpu_irq_add_id	,	F_10
uvd_v6_0_sw_fini	,	F_14
SRBM_STATUS	,	V_143
DRM_INFO	,	F_27
status	,	V_88
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_63
usec_timeout	,	V_119
ring_size	,	V_95
flags	,	V_23
UVD_SUVD_CGC_CTRL__SCM_MODE_MASK	,	V_232
mutex	,	V_247
UVD_CGC_GATE__SYS_MASK	,	V_173
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_61
AMD_CG_SUPPORT_UVD_MGCG	,	V_236
"UVD is enabled in VM mode\n"	,	L_12
out	,	V_245
amdgpu_ring_test_ring	,	F_21
mmHDP_DEBUG0	,	V_117
amdgpu_iv_entry	,	V_153
UVD_SUVD_CGC_GATE__SCM_HEVC_MASK	,	V_170
UVD_SOFT_RESET	,	V_89
AMDGPU_GPU_PAGE_ALIGN	,	F_35
UVD_VCPU_CNTL__CLK_EN_MASK	,	V_87
UVD_CGC_CTRL__CLK_OFF_DELAY_MASK	,	V_201
mmUVD_MPC_SET_ALU	,	V_84
amd_clockgating_state	,	V_238
UVD_CGC_GATE__WCB_MASK	,	V_189
REG_GET_FIELD	,	F_55
uvd_v6_0_hw_fini	,	F_28
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_65
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_64
UVD_SUVD_CGC_GATE__SDB_MASK	,	V_164
rb_bufsz	,	V_49
mmUVD_RBC_RB_CNTL	,	V_103
EINVAL	,	V_120
mmUVD_MPC_SET_MUXA1	,	V_81
length_dw	,	V_129
gfx	,	V_43
UVD_CGC_GATE__JPEG2_MASK	,	V_192
udelay	,	F_59
uvd_v6_0_suspend	,	F_30
mmUVD_MPC_SET_MUXA0	,	V_80
UVD_CGC_GATE__UDEC_RE_MASK	,	V_184
mmUVD_SOFT_RESET	,	V_60
UVD_SUVD_CGC_GATE__SMP_MASK	,	V_162
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW	,	V_27
data	,	V_197
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_8
uvd_v6_0_wait_for_idle	,	F_53
uvd_v6_0_ring_emit_vm_flush	,	F_50
UVD_SUVD_CGC_GATE__SDB_H264_MASK	,	V_171
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH	,	V_29
lower_32_bits	,	F_33
mp_swap_cntl	,	V_51
UVD_CGC_CTRL__MPRD_MODE_MASK	,	V_220
"Cannot get clockgating state when UVD is powergated.\n"	,	L_11
u32	,	T_4
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW	,	V_126
pd_addr	,	V_130
UVD_CGC_CTRL__UDEC_CM_MODE_MASK	,	V_208
AMD_PG_SUPPORT_UVD	,	V_194
REG_SET_FIELD	,	F_42
UVD_SUVD_CGC_GATE__SRE_HEVC_MASK	,	V_166
CLK_OFF_DELAY	,	V_206
uvd_v6_0_ring_emit_ib	,	F_49
offset	,	V_25
AMDGPU_UVD_SESSION_SIZE	,	V_38
mmUVD_POWER_STATUS	,	V_54
amdgpu_ib	,	V_121
UVD_SUVD_CGC_GATE__SDB_HEVC_MASK	,	V_172
UVD_CGC_CTRL__VCPU_MODE_MASK	,	V_225
uvd_v6_0_check_soft_reset	,	F_54
WREG32_P	,	F_37
UVD_CGC_GATE__MPEG2_MASK	,	V_175
UVD_SUVD_CGC_GATE__SRE_MASK	,	V_160
mmUVD_MASTINT_EN	,	V_91
done	,	V_16
mmUVD_SUVD_CGC_CTRL	,	V_200
amdgpu_uvd_resume	,	F_12
UVD_POWER_STATUS__UVD_PG_MODE_MASK	,	V_55
uvd_v6_0_set_clockgating_state	,	F_19
UVD_CGC_CTRL__UDEC_IT_MODE_MASK	,	V_209
entry	,	V_154
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_4
gb_addr_config	,	V_45
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_67
mmUVD_UDEC_ADDR_CONFIG	,	V_42
uvd_v6_0_set_powergating_state	,	F_70
UVD_LMI_CTRL__DISABLE_ON_FWV_FAIL_MASK	,	V_77
UVD_CGC_CTRL__MPEG2_MODE_MASK	,	V_214
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_46
RB_BLKSZ	,	V_98
uvd_v6_0_set_ring_funcs	,	F_7
CURRENT_PG_STATUS__UVD_PG_STATUS_MASK	,	V_249
"SRBM_SOFT_RESET=0x%08X\n"	,	L_9
amdgpu_irq_src	,	V_149
UVD_CGC_GATE__LBSI_MASK	,	V_182
mmSRBM_SOFT_RESET	,	V_147
UVD_CGC_CTRL__JPEG2_MODE_MASK	,	V_228
uvd_v6_0_irq_funcs	,	V_256
uvd_v6_0_ring_set_wptr	,	F_4
amdgpu_uvd_sw_fini	,	F_16
"UVD initialized successfully.\n"	,	L_3
SRBM_STATUS__UVD_BUSY_MASK	,	V_140
ready	,	V_15
"uvd"	,	L_1
uvd_v6_0_hw_init	,	F_17
uvd_v6_0_stop	,	F_29
SOFT_RESET_UVD	,	V_70
addr	,	V_109
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_133
UVD_MASTINT_EN__VCPU_EN_MASK	,	V_92
"UVD is enabled in physical mode\n"	,	L_13
mmUVD_LMI_SWAP_CNTL	,	V_78
amdgpu_device	,	V_3
uvd	,	V_10
mmUVD_GPCOM_VCPU_DATA1	,	V_114
mmUVD_GPCOM_VCPU_DATA0	,	V_113
UVD_CGC_GATE__UDEC_IT_MASK	,	V_186
WARN_ON	,	F_44
UVD_CGC_GATE__LMI_UMC_MASK	,	V_178
u64	,	T_3
UVD_SUVD_CGC_GATE__SRE_H264_MASK	,	V_165
UVD_CGC_CTRL__UDEC_MP_MODE_MASK	,	V_211
ixUVD_CGC_MEM_CTRL	,	V_237
mmUVD_VCPU_CNTL	,	V_86
funcs	,	V_252
UVD_RQ_PENDING	,	V_144
amdgpu_fence_process	,	F_64
UVD_SUVD_CGC_GATE__SCM_MASK	,	V_163
pm	,	V_246
lmi_swap_cntl	,	V_50
AMDGPU_FENCE_FLAG_64BIT	,	V_111
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_203
