
lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004adc  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f0  08004cc8  08004cc8  00014cc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080053b8  080053b8  000153b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080053bc  080053bc  000153bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000124  20000000  080053c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001ed8  20000124  080054e4  00020124  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20001ffc  080054e4  00021ffc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY
  9 .debug_info   000094e0  00000000  00000000  0002014d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002438  00000000  00000000  0002962d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000978  00000000  00000000  0002ba68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000840  00000000  00000000  0002c3e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0000750f  00000000  00000000  0002cc20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000029ed  00000000  00000000  0003412f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000050  00000000  00000000  00036b1c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000029a8  00000000  00000000  00036b6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000124 	.word	0x20000124
 8000204:	00000000 	.word	0x00000000
 8000208:	08004cac 	.word	0x08004cac

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000128 	.word	0x20000128
 8000224:	08004cac 	.word	0x08004cac

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <Ov7725_Init>:
uint16_t pixels[100][150];
/************************************************
 * Sensor_Init
 ************************************************/
ErrorStatus Ov7725_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8000b46:	2300      	movs	r3, #0
 8000b48:	80fb      	strh	r3, [r7, #6]
	uint8_t Sensor_IDCode = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	717b      	strb	r3, [r7, #5]

	if (0 == SCCB_WriteByte(0x12, 0x80)) /*reset sensor */
 8000b4e:	2180      	movs	r1, #128	; 0x80
 8000b50:	2012      	movs	r0, #18
 8000b52:	f000 fb07 	bl	8001164 <SCCB_WriteByte>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d101      	bne.n	8000b60 <Ov7725_Init+0x20>
	{
		return ERROR;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	e030      	b.n	8000bc2 <Ov7725_Init+0x82>
	}

	if (0 == SCCB_ReadByte(&Sensor_IDCode, 1, 0x0b)) /* read sensor ID*/
 8000b60:	1d7b      	adds	r3, r7, #5
 8000b62:	220b      	movs	r2, #11
 8000b64:	2101      	movs	r1, #1
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 fb2b 	bl	80011c2 <SCCB_ReadByte>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <Ov7725_Init+0x36>
	{
		return ERROR;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e025      	b.n	8000bc2 <Ov7725_Init+0x82>
	}
	// DEBUG("Sensor ID is 0x%x", Sensor_IDCode);

	if (Sensor_IDCode == OV7725_ID)
 8000b76:	797b      	ldrb	r3, [r7, #5]
 8000b78:	2b21      	cmp	r3, #33	; 0x21
 8000b7a:	d11f      	bne.n	8000bbc <Ov7725_Init+0x7c>
	{
		for (i = 0; i < OV7725_REG_NUM; i++)
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	80fb      	strh	r3, [r7, #6]
 8000b80:	e015      	b.n	8000bae <Ov7725_Init+0x6e>
		{
			if (0 == SCCB_WriteByte(Sensor_Config[i].Address, Sensor_Config[i].Value))
 8000b82:	88fb      	ldrh	r3, [r7, #6]
 8000b84:	4a11      	ldr	r2, [pc, #68]	; (8000bcc <Ov7725_Init+0x8c>)
 8000b86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000b8a:	b29a      	uxth	r2, r3
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	490f      	ldr	r1, [pc, #60]	; (8000bcc <Ov7725_Init+0x8c>)
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	440b      	add	r3, r1
 8000b94:	785b      	ldrb	r3, [r3, #1]
 8000b96:	4619      	mov	r1, r3
 8000b98:	4610      	mov	r0, r2
 8000b9a:	f000 fae3 	bl	8001164 <SCCB_WriteByte>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d101      	bne.n	8000ba8 <Ov7725_Init+0x68>
			{
				return ERROR;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	e00c      	b.n	8000bc2 <Ov7725_Init+0x82>
		for (i = 0; i < OV7725_REG_NUM; i++)
 8000ba8:	88fb      	ldrh	r3, [r7, #6]
 8000baa:	3301      	adds	r3, #1
 8000bac:	80fb      	strh	r3, [r7, #6]
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <Ov7725_Init+0x90>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	88fa      	ldrh	r2, [r7, #6]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d3e3      	bcc.n	8000b82 <Ov7725_Init+0x42>
 8000bba:	e001      	b.n	8000bc0 <Ov7725_Init+0x80>
			}
		}
	}
	else
	{
		return ERROR;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	e000      	b.n	8000bc2 <Ov7725_Init+0x82>
	}

	return SUCCESS;
 8000bc0:	2301      	movs	r3, #1
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000018 	.word	0x20000018
 8000bd0:	200000b2 	.word	0x200000b2

08000bd4 <ImagDisp>:

void ImagDisp(int start_x, int start_y, int end_x, int end_y)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08e      	sub	sp, #56	; 0x38
 8000bd8:	af02      	add	r7, sp, #8
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
 8000be0:	603b      	str	r3, [r7, #0]
	//	LCD_Rst();

	//	uint16_t x, y;
	uint16_t Camera_Data;
	memset(squareColors, 0, sizeof(squareColors));
 8000be2:	2212      	movs	r2, #18
 8000be4:	2100      	movs	r1, #0
 8000be6:	486f      	ldr	r0, [pc, #444]	; (8000da4 <ImagDisp+0x1d0>)
 8000be8:	f003 f950 	bl	8003e8c <memset>
	LCD_Cam_Gram();
 8000bec:	f000 ffb4 	bl	8001b58 <LCD_Cam_Gram>
	for (int i = 0; i < 240; i++)
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000bf4:	e07d      	b.n	8000cf2 <ImagDisp+0x11e>
	{
		for (int j = 0; j < 320; j++)
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000bfa:	e073      	b.n	8000ce4 <ImagDisp+0x110>
		{
			READ_FIFO_PIXEL(Camera_Data);
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000c00:	4b69      	ldr	r3, [pc, #420]	; (8000da8 <ImagDisp+0x1d4>)
 8000c02:	2220      	movs	r2, #32
 8000c04:	615a      	str	r2, [r3, #20]
 8000c06:	4b69      	ldr	r3, [pc, #420]	; (8000dac <ImagDisp+0x1d8>)
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000c10:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000c12:	4b65      	ldr	r3, [pc, #404]	; (8000da8 <ImagDisp+0x1d4>)
 8000c14:	2220      	movs	r2, #32
 8000c16:	611a      	str	r2, [r3, #16]
 8000c18:	4b63      	ldr	r3, [pc, #396]	; (8000da8 <ImagDisp+0x1d4>)
 8000c1a:	2220      	movs	r2, #32
 8000c1c:	615a      	str	r2, [r3, #20]
 8000c1e:	4b63      	ldr	r3, [pc, #396]	; (8000dac <ImagDisp+0x1d8>)
 8000c20:	689b      	ldr	r3, [r3, #8]
 8000c22:	0a1b      	lsrs	r3, r3, #8
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000c2e:	4b5e      	ldr	r3, [pc, #376]	; (8000da8 <ImagDisp+0x1d4>)
 8000c30:	2220      	movs	r2, #32
 8000c32:	611a      	str	r2, [r3, #16]
			LCD_Write_Data(Camera_Data);
 8000c34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000c36:	4618      	mov	r0, r3
 8000c38:	f000 fd0a 	bl	8001650 <LCD_Write_Data>
			// bottom row
			if( j == 110 && i == 60)
 8000c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c3e:	2b6e      	cmp	r3, #110	; 0x6e
 8000c40:	d105      	bne.n	8000c4e <ImagDisp+0x7a>
 8000c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c44:	2b3c      	cmp	r3, #60	; 0x3c
 8000c46:	d102      	bne.n	8000c4e <ImagDisp+0x7a>
				squareColors[0] = Camera_Data;
 8000c48:	4a56      	ldr	r2, [pc, #344]	; (8000da4 <ImagDisp+0x1d0>)
 8000c4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000c4c:	8013      	strh	r3, [r2, #0]
			
			if( j == 110 && i == 120)
 8000c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c50:	2b6e      	cmp	r3, #110	; 0x6e
 8000c52:	d105      	bne.n	8000c60 <ImagDisp+0x8c>
 8000c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c56:	2b78      	cmp	r3, #120	; 0x78
 8000c58:	d102      	bne.n	8000c60 <ImagDisp+0x8c>
				squareColors[1] = Camera_Data;
 8000c5a:	4a52      	ldr	r2, [pc, #328]	; (8000da4 <ImagDisp+0x1d0>)
 8000c5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000c5e:	8053      	strh	r3, [r2, #2]
			
			if( j == 110 && i == 170)
 8000c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c62:	2b6e      	cmp	r3, #110	; 0x6e
 8000c64:	d105      	bne.n	8000c72 <ImagDisp+0x9e>
 8000c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c68:	2baa      	cmp	r3, #170	; 0xaa
 8000c6a:	d102      	bne.n	8000c72 <ImagDisp+0x9e>
				squareColors[2] = Camera_Data;
 8000c6c:	4a4d      	ldr	r2, [pc, #308]	; (8000da4 <ImagDisp+0x1d0>)
 8000c6e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000c70:	8093      	strh	r3, [r2, #4]
			
			// // middle row
			if (j == 160 && i == 60)
 8000c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c74:	2ba0      	cmp	r3, #160	; 0xa0
 8000c76:	d105      	bne.n	8000c84 <ImagDisp+0xb0>
 8000c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c7a:	2b3c      	cmp	r3, #60	; 0x3c
 8000c7c:	d102      	bne.n	8000c84 <ImagDisp+0xb0>
				squareColors[3] = Camera_Data;
 8000c7e:	4a49      	ldr	r2, [pc, #292]	; (8000da4 <ImagDisp+0x1d0>)
 8000c80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000c82:	80d3      	strh	r3, [r2, #6]

			if (j == 160 && i == 120)
 8000c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c86:	2ba0      	cmp	r3, #160	; 0xa0
 8000c88:	d105      	bne.n	8000c96 <ImagDisp+0xc2>
 8000c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c8c:	2b78      	cmp	r3, #120	; 0x78
 8000c8e:	d102      	bne.n	8000c96 <ImagDisp+0xc2>
				squareColors[4] = Camera_Data;
 8000c90:	4a44      	ldr	r2, [pc, #272]	; (8000da4 <ImagDisp+0x1d0>)
 8000c92:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000c94:	8113      	strh	r3, [r2, #8]
			
			if (j == 160 && i == 170)
 8000c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c98:	2ba0      	cmp	r3, #160	; 0xa0
 8000c9a:	d105      	bne.n	8000ca8 <ImagDisp+0xd4>
 8000c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c9e:	2baa      	cmp	r3, #170	; 0xaa
 8000ca0:	d102      	bne.n	8000ca8 <ImagDisp+0xd4>
				squareColors[5] = Camera_Data;
 8000ca2:	4a40      	ldr	r2, [pc, #256]	; (8000da4 <ImagDisp+0x1d0>)
 8000ca4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000ca6:	8153      	strh	r3, [r2, #10]
			
			// top row

			if (j==210 && i==60)
 8000ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000caa:	2bd2      	cmp	r3, #210	; 0xd2
 8000cac:	d105      	bne.n	8000cba <ImagDisp+0xe6>
 8000cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cb0:	2b3c      	cmp	r3, #60	; 0x3c
 8000cb2:	d102      	bne.n	8000cba <ImagDisp+0xe6>
				squareColors[6] = Camera_Data;
 8000cb4:	4a3b      	ldr	r2, [pc, #236]	; (8000da4 <ImagDisp+0x1d0>)
 8000cb6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000cb8:	8193      	strh	r3, [r2, #12]
			
			if (j==210 && i==120)
 8000cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cbc:	2bd2      	cmp	r3, #210	; 0xd2
 8000cbe:	d105      	bne.n	8000ccc <ImagDisp+0xf8>
 8000cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cc2:	2b78      	cmp	r3, #120	; 0x78
 8000cc4:	d102      	bne.n	8000ccc <ImagDisp+0xf8>
				squareColors[7] = Camera_Data;
 8000cc6:	4a37      	ldr	r2, [pc, #220]	; (8000da4 <ImagDisp+0x1d0>)
 8000cc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000cca:	81d3      	strh	r3, [r2, #14]
			
			if (j==210 && i==170)
 8000ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cce:	2bd2      	cmp	r3, #210	; 0xd2
 8000cd0:	d105      	bne.n	8000cde <ImagDisp+0x10a>
 8000cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cd4:	2baa      	cmp	r3, #170	; 0xaa
 8000cd6:	d102      	bne.n	8000cde <ImagDisp+0x10a>
				squareColors[8] = Camera_Data;
 8000cd8:	4a32      	ldr	r2, [pc, #200]	; (8000da4 <ImagDisp+0x1d0>)
 8000cda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000cdc:	8213      	strh	r3, [r2, #16]
		for (int j = 0; j < 320; j++)
 8000cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ce6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000cea:	db87      	blt.n	8000bfc <ImagDisp+0x28>
	for (int i = 0; i < 240; i++)
 8000cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cee:	3301      	adds	r3, #1
 8000cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cf4:	2bef      	cmp	r3, #239	; 0xef
 8000cf6:	f77f af7e 	ble.w	8000bf6 <ImagDisp+0x22>
	//	LCD_DrawLine(75,190,230,190, 0x0000);
	//	LCD_DrawLine(75,35,75,190, 0x0000);
	//	LCD_DrawLine(230,35,230,190, 0x0000);
	// j , i
	uint16_t temp_colors[9];
	KNearest_match(temp_colors);
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f000 f856 	bl	8000db0 <KNearest_match>
	LCD_DrawEllipse(110, 60, 5, 5, temp_colors[0]); // 0 bottom left
 8000d04:	8abb      	ldrh	r3, [r7, #20]
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2305      	movs	r3, #5
 8000d0a:	2205      	movs	r2, #5
 8000d0c:	213c      	movs	r1, #60	; 0x3c
 8000d0e:	206e      	movs	r0, #110	; 0x6e
 8000d10:	f000 fed8 	bl	8001ac4 <LCD_DrawEllipse>
	LCD_DrawEllipse(110,120,5,5, temp_colors[1]); //1 bottom mid
 8000d14:	8afb      	ldrh	r3, [r7, #22]
 8000d16:	9300      	str	r3, [sp, #0]
 8000d18:	2305      	movs	r3, #5
 8000d1a:	2205      	movs	r2, #5
 8000d1c:	2178      	movs	r1, #120	; 0x78
 8000d1e:	206e      	movs	r0, #110	; 0x6e
 8000d20:	f000 fed0 	bl	8001ac4 <LCD_DrawEllipse>
	LCD_DrawEllipse(110,170,5,5, temp_colors[2]); //2 bottom right
 8000d24:	8b3b      	ldrh	r3, [r7, #24]
 8000d26:	9300      	str	r3, [sp, #0]
 8000d28:	2305      	movs	r3, #5
 8000d2a:	2205      	movs	r2, #5
 8000d2c:	21aa      	movs	r1, #170	; 0xaa
 8000d2e:	206e      	movs	r0, #110	; 0x6e
 8000d30:	f000 fec8 	bl	8001ac4 <LCD_DrawEllipse>

	LCD_DrawEllipse(160,60,5,5, temp_colors[3]); // 3 mid left
 8000d34:	8b7b      	ldrh	r3, [r7, #26]
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	2305      	movs	r3, #5
 8000d3a:	2205      	movs	r2, #5
 8000d3c:	213c      	movs	r1, #60	; 0x3c
 8000d3e:	20a0      	movs	r0, #160	; 0xa0
 8000d40:	f000 fec0 	bl	8001ac4 <LCD_DrawEllipse>
	LCD_DrawEllipse(160,120,5,5, temp_colors[4]);// 4 center
 8000d44:	8bbb      	ldrh	r3, [r7, #28]
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	2305      	movs	r3, #5
 8000d4a:	2205      	movs	r2, #5
 8000d4c:	2178      	movs	r1, #120	; 0x78
 8000d4e:	20a0      	movs	r0, #160	; 0xa0
 8000d50:	f000 feb8 	bl	8001ac4 <LCD_DrawEllipse>
	LCD_DrawEllipse(160,170,5,5, temp_colors[5]);// 5 mid right
 8000d54:	8bfb      	ldrh	r3, [r7, #30]
 8000d56:	9300      	str	r3, [sp, #0]
 8000d58:	2305      	movs	r3, #5
 8000d5a:	2205      	movs	r2, #5
 8000d5c:	21aa      	movs	r1, #170	; 0xaa
 8000d5e:	20a0      	movs	r0, #160	; 0xa0
 8000d60:	f000 feb0 	bl	8001ac4 <LCD_DrawEllipse>

	LCD_DrawEllipse(210,60,5,5, temp_colors[6]); // 6 top left
 8000d64:	8c3b      	ldrh	r3, [r7, #32]
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	2305      	movs	r3, #5
 8000d6a:	2205      	movs	r2, #5
 8000d6c:	213c      	movs	r1, #60	; 0x3c
 8000d6e:	20d2      	movs	r0, #210	; 0xd2
 8000d70:	f000 fea8 	bl	8001ac4 <LCD_DrawEllipse>
	LCD_DrawEllipse(210,120,5,5, temp_colors[7]); //7 top mid
 8000d74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000d76:	9300      	str	r3, [sp, #0]
 8000d78:	2305      	movs	r3, #5
 8000d7a:	2205      	movs	r2, #5
 8000d7c:	2178      	movs	r1, #120	; 0x78
 8000d7e:	20d2      	movs	r0, #210	; 0xd2
 8000d80:	f000 fea0 	bl	8001ac4 <LCD_DrawEllipse>
	LCD_DrawEllipse(210,170,5,5, temp_colors[8]); //8 top right
 8000d84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000d86:	9300      	str	r3, [sp, #0]
 8000d88:	2305      	movs	r3, #5
 8000d8a:	2205      	movs	r2, #5
 8000d8c:	21aa      	movs	r1, #170	; 0xaa
 8000d8e:	20d2      	movs	r0, #210	; 0xd2
 8000d90:	f000 fe98 	bl	8001ac4 <LCD_DrawEllipse>

	HAL_Delay(1000);
 8000d94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d98:	f001 fa26 	bl	80021e8 <HAL_Delay>
}
 8000d9c:	bf00      	nop
 8000d9e:	3730      	adds	r7, #48	; 0x30
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20000140 	.word	0x20000140
 8000da8:	40011000 	.word	0x40011000
 8000dac:	40010c00 	.word	0x40010c00

08000db0 <KNearest_match>:


// Do a KNN match on the colors
// KNN match
void KNearest_match(uint16_t temp_colors[9])
{
 8000db0:	b5b0      	push	{r4, r5, r7, lr}
 8000db2:	b08a      	sub	sp, #40	; 0x28
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 9; i++)
 8000db8:	2300      	movs	r3, #0
 8000dba:	627b      	str	r3, [r7, #36]	; 0x24
 8000dbc:	e0ad      	b.n	8000f1a <KNearest_match+0x16a>
	{
		int8_t temp[3];
		temp[0] = squareColors[i] & 0x1F;
 8000dbe:	4a5b      	ldr	r2, [pc, #364]	; (8000f2c <KNearest_match+0x17c>)
 8000dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dc6:	b25b      	sxtb	r3, r3
 8000dc8:	f003 031f 	and.w	r3, r3, #31
 8000dcc:	b25b      	sxtb	r3, r3
 8000dce:	743b      	strb	r3, [r7, #16]
		temp[1] = (squareColors[i] >> 5) & 0x3F;
 8000dd0:	4a56      	ldr	r2, [pc, #344]	; (8000f2c <KNearest_match+0x17c>)
 8000dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dd8:	095b      	lsrs	r3, r3, #5
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	b25b      	sxtb	r3, r3
 8000dde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000de2:	b25b      	sxtb	r3, r3
 8000de4:	747b      	strb	r3, [r7, #17]
		temp[2] = (squareColors[i] >> 11) & 0x1F;
 8000de6:	4a51      	ldr	r2, [pc, #324]	; (8000f2c <KNearest_match+0x17c>)
 8000de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dee:	0adb      	lsrs	r3, r3, #11
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	b25b      	sxtb	r3, r3
 8000df4:	f003 031f 	and.w	r3, r3, #31
 8000df8:	b25b      	sxtb	r3, r3
 8000dfa:	74bb      	strb	r3, [r7, #18]
		uint16_t min_dist = 0xFFFF;
 8000dfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e00:	847b      	strh	r3, [r7, #34]	; 0x22
		int min_index = -1;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295
 8000e06:	61fb      	str	r3, [r7, #28]
		for (size_t i = 0; i < 6; i++)
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61bb      	str	r3, [r7, #24]
 8000e0c:	e076      	b.n	8000efc <KNearest_match+0x14c>
		{
			int8_t temp2[3];
			temp2[0] = true_colors[i] & 0x1F;
 8000e0e:	4a48      	ldr	r2, [pc, #288]	; (8000f30 <KNearest_match+0x180>)
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e16:	b25b      	sxtb	r3, r3
 8000e18:	f003 031f 	and.w	r3, r3, #31
 8000e1c:	b25b      	sxtb	r3, r3
 8000e1e:	733b      	strb	r3, [r7, #12]
			temp2[1] = (true_colors[i] >> 5) & 0x3F;
 8000e20:	4a43      	ldr	r2, [pc, #268]	; (8000f30 <KNearest_match+0x180>)
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e28:	095b      	lsrs	r3, r3, #5
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b25b      	sxtb	r3, r3
 8000e2e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000e32:	b25b      	sxtb	r3, r3
 8000e34:	737b      	strb	r3, [r7, #13]
			temp2[2] = (true_colors[i] >> 11) & 0x1F;
 8000e36:	4a3e      	ldr	r2, [pc, #248]	; (8000f30 <KNearest_match+0x180>)
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e3e:	0adb      	lsrs	r3, r3, #11
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	b25b      	sxtb	r3, r3
 8000e44:	f003 031f 	and.w	r3, r3, #31
 8000e48:	b25b      	sxtb	r3, r3
 8000e4a:	73bb      	strb	r3, [r7, #14]
			uint16_t dist = sqrt(pow(temp[0] - temp2[0], 2) + pow(temp[1] - temp2[1], 2) + pow(temp[2] - temp2[2], 2));
 8000e4c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8000e50:	461a      	mov	r2, r3
 8000e52:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff fb37 	bl	80004cc <__aeabi_i2d>
 8000e5e:	f04f 0200 	mov.w	r2, #0
 8000e62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e66:	f003 f819 	bl	8003e9c <pow>
 8000e6a:	4604      	mov	r4, r0
 8000e6c:	460d      	mov	r5, r1
 8000e6e:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8000e72:	461a      	mov	r2, r3
 8000e74:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff fb26 	bl	80004cc <__aeabi_i2d>
 8000e80:	f04f 0200 	mov.w	r2, #0
 8000e84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e88:	f003 f808 	bl	8003e9c <pow>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	460b      	mov	r3, r1
 8000e90:	4620      	mov	r0, r4
 8000e92:	4629      	mov	r1, r5
 8000e94:	f7ff f9ce 	bl	8000234 <__adddf3>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	4614      	mov	r4, r2
 8000e9e:	461d      	mov	r5, r3
 8000ea0:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fb0d 	bl	80004cc <__aeabi_i2d>
 8000eb2:	f04f 0200 	mov.w	r2, #0
 8000eb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000eba:	f002 ffef 	bl	8003e9c <pow>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	4629      	mov	r1, r5
 8000ec6:	f7ff f9b5 	bl	8000234 <__adddf3>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	460b      	mov	r3, r1
 8000ece:	4610      	mov	r0, r2
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f003 f84b 	bl	8003f6c <sqrt>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	460b      	mov	r3, r1
 8000eda:	4610      	mov	r0, r2
 8000edc:	4619      	mov	r1, r3
 8000ede:	f7ff fe0f 	bl	8000b00 <__aeabi_d2uiz>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	82fb      	strh	r3, [r7, #22]
			if (dist < min_dist)
 8000ee6:	8afa      	ldrh	r2, [r7, #22]
 8000ee8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d203      	bcs.n	8000ef6 <KNearest_match+0x146>
			{
				min_dist = dist;
 8000eee:	8afb      	ldrh	r3, [r7, #22]
 8000ef0:	847b      	strh	r3, [r7, #34]	; 0x22
				min_index = i;
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	61fb      	str	r3, [r7, #28]
		for (size_t i = 0; i < 6; i++)
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	61bb      	str	r3, [r7, #24]
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	2b05      	cmp	r3, #5
 8000f00:	d985      	bls.n	8000e0e <KNearest_match+0x5e>
			}
		}
		temp_colors[i] = true1_colors[min_index];
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	4413      	add	r3, r2
 8000f0a:	490a      	ldr	r1, [pc, #40]	; (8000f34 <KNearest_match+0x184>)
 8000f0c:	69fa      	ldr	r2, [r7, #28]
 8000f0e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000f12:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 9; i++)
 8000f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f16:	3301      	adds	r3, #1
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
 8000f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1c:	2b08      	cmp	r3, #8
 8000f1e:	f77f af4e 	ble.w	8000dbe <KNearest_match+0xe>
		
	}
	return;
 8000f22:	bf00      	nop
}
 8000f24:	3728      	adds	r7, #40	; 0x28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bdb0      	pop	{r4, r5, r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000140 	.word	0x20000140
 8000f30:	20000000 	.word	0x20000000
 8000f34:	2000000c 	.word	0x2000000c

08000f38 <SCCB_delay>:

#define DEV_ADR  ADDR_OV7725 			 


static void SCCB_delay(void)
{	
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
   uint16_t i = 400; 
 8000f3e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000f42:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000f44:	e002      	b.n	8000f4c <SCCB_delay+0x14>
   { 
     i--; 
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000f4c:	88fb      	ldrh	r3, [r7, #6]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f9      	bne.n	8000f46 <SCCB_delay+0xe>
   } 
}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bc80      	pop	{r7}
 8000f5c:	4770      	bx	lr
	...

08000f60 <SCCB_Start>:


static int SCCB_Start(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
	SDA_H;
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <SCCB_Start+0x54>)
 8000f66:	2280      	movs	r2, #128	; 0x80
 8000f68:	611a      	str	r2, [r3, #16]
	SCL_H;
 8000f6a:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <SCCB_Start+0x54>)
 8000f6c:	2240      	movs	r2, #64	; 0x40
 8000f6e:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000f70:	f7ff ffe2 	bl	8000f38 <SCCB_delay>
	if(!SDA_read)
 8000f74:	2180      	movs	r1, #128	; 0x80
 8000f76:	480f      	ldr	r0, [pc, #60]	; (8000fb4 <SCCB_Start+0x54>)
 8000f78:	f001 fd04 	bl	8002984 <HAL_GPIO_ReadPin>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d101      	bne.n	8000f86 <SCCB_Start+0x26>
	return DISABLE;	
 8000f82:	2300      	movs	r3, #0
 8000f84:	e013      	b.n	8000fae <SCCB_Start+0x4e>
	SDA_L;
 8000f86:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <SCCB_Start+0x54>)
 8000f88:	2280      	movs	r2, #128	; 0x80
 8000f8a:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000f8c:	f7ff ffd4 	bl	8000f38 <SCCB_delay>
	if(SDA_read) 
 8000f90:	2180      	movs	r1, #128	; 0x80
 8000f92:	4808      	ldr	r0, [pc, #32]	; (8000fb4 <SCCB_Start+0x54>)
 8000f94:	f001 fcf6 	bl	8002984 <HAL_GPIO_ReadPin>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <SCCB_Start+0x42>
	return DISABLE;	
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	e005      	b.n	8000fae <SCCB_Start+0x4e>
	SDA_L;
 8000fa2:	4b04      	ldr	r3, [pc, #16]	; (8000fb4 <SCCB_Start+0x54>)
 8000fa4:	2280      	movs	r2, #128	; 0x80
 8000fa6:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000fa8:	f7ff ffc6 	bl	8000f38 <SCCB_delay>
	return ENABLE;
 8000fac:	2301      	movs	r3, #1
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40011000 	.word	0x40011000

08000fb8 <SCCB_Stop>:


static void SCCB_Stop(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	SCL_L;
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	; (8000fe8 <SCCB_Stop+0x30>)
 8000fbe:	2240      	movs	r2, #64	; 0x40
 8000fc0:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000fc2:	f7ff ffb9 	bl	8000f38 <SCCB_delay>
	SDA_L;
 8000fc6:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <SCCB_Stop+0x30>)
 8000fc8:	2280      	movs	r2, #128	; 0x80
 8000fca:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000fcc:	f7ff ffb4 	bl	8000f38 <SCCB_delay>
	SCL_H;
 8000fd0:	4b05      	ldr	r3, [pc, #20]	; (8000fe8 <SCCB_Stop+0x30>)
 8000fd2:	2240      	movs	r2, #64	; 0x40
 8000fd4:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000fd6:	f7ff ffaf 	bl	8000f38 <SCCB_delay>
	SDA_H;
 8000fda:	4b03      	ldr	r3, [pc, #12]	; (8000fe8 <SCCB_Stop+0x30>)
 8000fdc:	2280      	movs	r2, #128	; 0x80
 8000fde:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000fe0:	f7ff ffaa 	bl	8000f38 <SCCB_delay>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40011000 	.word	0x40011000

08000fec <SCCB_Ack>:


static void SCCB_Ack(void)
{	
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	SCL_L;
 8000ff0:	4b0a      	ldr	r3, [pc, #40]	; (800101c <SCCB_Ack+0x30>)
 8000ff2:	2240      	movs	r2, #64	; 0x40
 8000ff4:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000ff6:	f7ff ff9f 	bl	8000f38 <SCCB_delay>
	SDA_L;
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <SCCB_Ack+0x30>)
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8001000:	f7ff ff9a 	bl	8000f38 <SCCB_delay>
	SCL_H;
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <SCCB_Ack+0x30>)
 8001006:	2240      	movs	r2, #64	; 0x40
 8001008:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 800100a:	f7ff ff95 	bl	8000f38 <SCCB_delay>
	SCL_L;
 800100e:	4b03      	ldr	r3, [pc, #12]	; (800101c <SCCB_Ack+0x30>)
 8001010:	2240      	movs	r2, #64	; 0x40
 8001012:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8001014:	f7ff ff90 	bl	8000f38 <SCCB_delay>
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40011000 	.word	0x40011000

08001020 <SCCB_NoAck>:


static void SCCB_NoAck(void)
{	
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	SCL_L;
 8001024:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <SCCB_NoAck+0x30>)
 8001026:	2240      	movs	r2, #64	; 0x40
 8001028:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 800102a:	f7ff ff85 	bl	8000f38 <SCCB_delay>
	SDA_H;
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <SCCB_NoAck+0x30>)
 8001030:	2280      	movs	r2, #128	; 0x80
 8001032:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8001034:	f7ff ff80 	bl	8000f38 <SCCB_delay>
	SCL_H;
 8001038:	4b05      	ldr	r3, [pc, #20]	; (8001050 <SCCB_NoAck+0x30>)
 800103a:	2240      	movs	r2, #64	; 0x40
 800103c:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 800103e:	f7ff ff7b 	bl	8000f38 <SCCB_delay>
	SCL_L;
 8001042:	4b03      	ldr	r3, [pc, #12]	; (8001050 <SCCB_NoAck+0x30>)
 8001044:	2240      	movs	r2, #64	; 0x40
 8001046:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8001048:	f7ff ff76 	bl	8000f38 <SCCB_delay>
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40011000 	.word	0x40011000

08001054 <SCCB_WaitAck>:


static int SCCB_WaitAck(void) 	
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
	SCL_L;
 8001058:	4b10      	ldr	r3, [pc, #64]	; (800109c <SCCB_WaitAck+0x48>)
 800105a:	2240      	movs	r2, #64	; 0x40
 800105c:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 800105e:	f7ff ff6b 	bl	8000f38 <SCCB_delay>
	SDA_H;			
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <SCCB_WaitAck+0x48>)
 8001064:	2280      	movs	r2, #128	; 0x80
 8001066:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8001068:	f7ff ff66 	bl	8000f38 <SCCB_delay>
	SCL_H;
 800106c:	4b0b      	ldr	r3, [pc, #44]	; (800109c <SCCB_WaitAck+0x48>)
 800106e:	2240      	movs	r2, #64	; 0x40
 8001070:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8001072:	f7ff ff61 	bl	8000f38 <SCCB_delay>
	if(SDA_read)
 8001076:	2180      	movs	r1, #128	; 0x80
 8001078:	4808      	ldr	r0, [pc, #32]	; (800109c <SCCB_WaitAck+0x48>)
 800107a:	f001 fc83 	bl	8002984 <HAL_GPIO_ReadPin>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d004      	beq.n	800108e <SCCB_WaitAck+0x3a>
	{
      SCL_L;
 8001084:	4b05      	ldr	r3, [pc, #20]	; (800109c <SCCB_WaitAck+0x48>)
 8001086:	2240      	movs	r2, #64	; 0x40
 8001088:	615a      	str	r2, [r3, #20]
      return DISABLE;
 800108a:	2300      	movs	r3, #0
 800108c:	e003      	b.n	8001096 <SCCB_WaitAck+0x42>
	}
	SCL_L;
 800108e:	4b03      	ldr	r3, [pc, #12]	; (800109c <SCCB_WaitAck+0x48>)
 8001090:	2240      	movs	r2, #64	; 0x40
 8001092:	615a      	str	r2, [r3, #20]
	return ENABLE;
 8001094:	2301      	movs	r3, #1
}
 8001096:	4618      	mov	r0, r3
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40011000 	.word	0x40011000

080010a0 <SCCB_SendByte>:


static void SCCB_SendByte(uint8_t SendByte) 
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
    uint8_t i=8;
 80010aa:	2308      	movs	r3, #8
 80010ac:	73fb      	strb	r3, [r7, #15]
    while(i--)
 80010ae:	e019      	b.n	80010e4 <SCCB_SendByte+0x44>
    {
        SCL_L;
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <SCCB_SendByte+0x5c>)
 80010b2:	2240      	movs	r2, #64	; 0x40
 80010b4:	615a      	str	r2, [r3, #20]
        SCCB_delay();
 80010b6:	f7ff ff3f 	bl	8000f38 <SCCB_delay>
      if(SendByte&0x80)
 80010ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	da03      	bge.n	80010ca <SCCB_SendByte+0x2a>
        SDA_H;  
 80010c2:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <SCCB_SendByte+0x5c>)
 80010c4:	2280      	movs	r2, #128	; 0x80
 80010c6:	611a      	str	r2, [r3, #16]
 80010c8:	e002      	b.n	80010d0 <SCCB_SendByte+0x30>
      else 
        SDA_L;   
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <SCCB_SendByte+0x5c>)
 80010cc:	2280      	movs	r2, #128	; 0x80
 80010ce:	615a      	str	r2, [r3, #20]
        SendByte<<=1;
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	71fb      	strb	r3, [r7, #7]
        SCCB_delay();
 80010d6:	f7ff ff2f 	bl	8000f38 <SCCB_delay>
		SCL_H;
 80010da:	4b08      	ldr	r3, [pc, #32]	; (80010fc <SCCB_SendByte+0x5c>)
 80010dc:	2240      	movs	r2, #64	; 0x40
 80010de:	611a      	str	r2, [r3, #16]
        SCCB_delay();
 80010e0:	f7ff ff2a 	bl	8000f38 <SCCB_delay>
    while(i--)
 80010e4:	7bfb      	ldrb	r3, [r7, #15]
 80010e6:	1e5a      	subs	r2, r3, #1
 80010e8:	73fa      	strb	r2, [r7, #15]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d1e0      	bne.n	80010b0 <SCCB_SendByte+0x10>
    }
    SCL_L;
 80010ee:	4b03      	ldr	r3, [pc, #12]	; (80010fc <SCCB_SendByte+0x5c>)
 80010f0:	2240      	movs	r2, #64	; 0x40
 80010f2:	615a      	str	r2, [r3, #20]
}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40011000 	.word	0x40011000

08001100 <SCCB_ReceiveByte>:


static int SCCB_ReceiveByte(void)  
{ 
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
    uint8_t i=8;
 8001106:	2308      	movs	r3, #8
 8001108:	71fb      	strb	r3, [r7, #7]
    uint8_t ReceiveByte=0;
 800110a:	2300      	movs	r3, #0
 800110c:	71bb      	strb	r3, [r7, #6]

    SDA_H;				
 800110e:	4b14      	ldr	r3, [pc, #80]	; (8001160 <SCCB_ReceiveByte+0x60>)
 8001110:	2280      	movs	r2, #128	; 0x80
 8001112:	611a      	str	r2, [r3, #16]
    while(i--)
 8001114:	e017      	b.n	8001146 <SCCB_ReceiveByte+0x46>
    {
      ReceiveByte<<=1;      
 8001116:	79bb      	ldrb	r3, [r7, #6]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	71bb      	strb	r3, [r7, #6]
      SCL_L;
 800111c:	4b10      	ldr	r3, [pc, #64]	; (8001160 <SCCB_ReceiveByte+0x60>)
 800111e:	2240      	movs	r2, #64	; 0x40
 8001120:	615a      	str	r2, [r3, #20]
      SCCB_delay();
 8001122:	f7ff ff09 	bl	8000f38 <SCCB_delay>
	  SCL_H;
 8001126:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <SCCB_ReceiveByte+0x60>)
 8001128:	2240      	movs	r2, #64	; 0x40
 800112a:	611a      	str	r2, [r3, #16]
      SCCB_delay();	
 800112c:	f7ff ff04 	bl	8000f38 <SCCB_delay>
      if(SDA_read)
 8001130:	2180      	movs	r1, #128	; 0x80
 8001132:	480b      	ldr	r0, [pc, #44]	; (8001160 <SCCB_ReceiveByte+0x60>)
 8001134:	f001 fc26 	bl	8002984 <HAL_GPIO_ReadPin>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <SCCB_ReceiveByte+0x46>
      {
        ReceiveByte|=0x01;
 800113e:	79bb      	ldrb	r3, [r7, #6]
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	71bb      	strb	r3, [r7, #6]
    while(i--)
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	1e5a      	subs	r2, r3, #1
 800114a:	71fa      	strb	r2, [r7, #7]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1e2      	bne.n	8001116 <SCCB_ReceiveByte+0x16>
      }
    }
    SCL_L;
 8001150:	4b03      	ldr	r3, [pc, #12]	; (8001160 <SCCB_ReceiveByte+0x60>)
 8001152:	2240      	movs	r2, #64	; 0x40
 8001154:	615a      	str	r2, [r3, #20]
    return ReceiveByte;
 8001156:	79bb      	ldrb	r3, [r7, #6]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40011000 	.word	0x40011000

08001164 <SCCB_WriteByte>:

          
int SCCB_WriteByte( uint16_t WriteAddress , uint8_t SendByte )
{		
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	460a      	mov	r2, r1
 800116e:	80fb      	strh	r3, [r7, #6]
 8001170:	4613      	mov	r3, r2
 8001172:	717b      	strb	r3, [r7, #5]
    if(!SCCB_Start())
 8001174:	f7ff fef4 	bl	8000f60 <SCCB_Start>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d101      	bne.n	8001182 <SCCB_WriteByte+0x1e>
	{
	    return DISABLE;
 800117e:	2300      	movs	r3, #0
 8001180:	e01b      	b.n	80011ba <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte( DEV_ADR );                
 8001182:	2042      	movs	r0, #66	; 0x42
 8001184:	f7ff ff8c 	bl	80010a0 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8001188:	f7ff ff64 	bl	8001054 <SCCB_WaitAck>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d103      	bne.n	800119a <SCCB_WriteByte+0x36>
	{
		SCCB_Stop(); 
 8001192:	f7ff ff11 	bl	8000fb8 <SCCB_Stop>
		return DISABLE;
 8001196:	2300      	movs	r3, #0
 8001198:	e00f      	b.n	80011ba <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte((uint8_t)(WriteAddress & 0x00FF));  
 800119a:	88fb      	ldrh	r3, [r7, #6]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ff7e 	bl	80010a0 <SCCB_SendByte>
    SCCB_WaitAck();	
 80011a4:	f7ff ff56 	bl	8001054 <SCCB_WaitAck>
    SCCB_SendByte(SendByte);
 80011a8:	797b      	ldrb	r3, [r7, #5]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ff78 	bl	80010a0 <SCCB_SendByte>
    SCCB_WaitAck();   
 80011b0:	f7ff ff50 	bl	8001054 <SCCB_WaitAck>
    SCCB_Stop(); 
 80011b4:	f7ff ff00 	bl	8000fb8 <SCCB_Stop>
    return ENABLE;
 80011b8:	2301      	movs	r3, #1
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <SCCB_ReadByte>:

          
int SCCB_ReadByte(uint8_t* pBuffer, uint16_t length, uint8_t ReadAddress)
{	
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	460b      	mov	r3, r1
 80011cc:	807b      	strh	r3, [r7, #2]
 80011ce:	4613      	mov	r3, r2
 80011d0:	707b      	strb	r3, [r7, #1]
    if(!SCCB_Start())
 80011d2:	f7ff fec5 	bl	8000f60 <SCCB_Start>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d101      	bne.n	80011e0 <SCCB_ReadByte+0x1e>
	{
	    return DISABLE;
 80011dc:	2300      	movs	r3, #0
 80011de:	e040      	b.n	8001262 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR );       
 80011e0:	2042      	movs	r0, #66	; 0x42
 80011e2:	f7ff ff5d 	bl	80010a0 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 80011e6:	f7ff ff35 	bl	8001054 <SCCB_WaitAck>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d103      	bne.n	80011f8 <SCCB_ReadByte+0x36>
	{
		SCCB_Stop(); 
 80011f0:	f7ff fee2 	bl	8000fb8 <SCCB_Stop>
		return DISABLE;
 80011f4:	2300      	movs	r3, #0
 80011f6:	e034      	b.n	8001262 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( ReadAddress );     
 80011f8:	787b      	ldrb	r3, [r7, #1]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff ff50 	bl	80010a0 <SCCB_SendByte>
    SCCB_WaitAck();	
 8001200:	f7ff ff28 	bl	8001054 <SCCB_WaitAck>
    SCCB_Stop(); 
 8001204:	f7ff fed8 	bl	8000fb8 <SCCB_Stop>
	
    if(!SCCB_Start())
 8001208:	f7ff feaa 	bl	8000f60 <SCCB_Start>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <SCCB_ReadByte+0x54>
	{
		return DISABLE;
 8001212:	2300      	movs	r3, #0
 8001214:	e025      	b.n	8001262 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR + 1 );   
 8001216:	2043      	movs	r0, #67	; 0x43
 8001218:	f7ff ff42 	bl	80010a0 <SCCB_SendByte>
    if(!SCCB_WaitAck())
 800121c:	f7ff ff1a 	bl	8001054 <SCCB_WaitAck>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d117      	bne.n	8001256 <SCCB_ReadByte+0x94>
	{
		SCCB_Stop(); 
 8001226:	f7ff fec7 	bl	8000fb8 <SCCB_Stop>
		return DISABLE;
 800122a:	2300      	movs	r3, #0
 800122c:	e019      	b.n	8001262 <SCCB_ReadByte+0xa0>
	}
    while(length)
    {
      *pBuffer = SCCB_ReceiveByte();
 800122e:	f7ff ff67 	bl	8001100 <SCCB_ReceiveByte>
 8001232:	4603      	mov	r3, r0
 8001234:	b2da      	uxtb	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	701a      	strb	r2, [r3, #0]
      if(length == 1)
 800123a:	887b      	ldrh	r3, [r7, #2]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d102      	bne.n	8001246 <SCCB_ReadByte+0x84>
	  {
		  SCCB_NoAck();
 8001240:	f7ff feee 	bl	8001020 <SCCB_NoAck>
 8001244:	e001      	b.n	800124a <SCCB_ReadByte+0x88>
	  }
      else
	  {
		SCCB_Ack(); 
 8001246:	f7ff fed1 	bl	8000fec <SCCB_Ack>
	  }
      pBuffer++;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3301      	adds	r3, #1
 800124e:	607b      	str	r3, [r7, #4]
      length--;
 8001250:	887b      	ldrh	r3, [r7, #2]
 8001252:	3b01      	subs	r3, #1
 8001254:	807b      	strh	r3, [r7, #2]
    while(length)
 8001256:	887b      	ldrh	r3, [r7, #2]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d1e8      	bne.n	800122e <SCCB_ReadByte+0x6c>
    }
    SCCB_Stop();
 800125c:	f7ff feac 	bl	8000fb8 <SCCB_Stop>
    return ENABLE;
 8001260:	2301      	movs	r3, #1
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
	...

0800126c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
 8001280:	615a      	str	r2, [r3, #20]
 8001282:	619a      	str	r2, [r3, #24]

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001284:	4b28      	ldr	r3, [pc, #160]	; (8001328 <MX_FSMC_Init+0xbc>)
 8001286:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800128a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800128c:	4b26      	ldr	r3, [pc, #152]	; (8001328 <MX_FSMC_Init+0xbc>)
 800128e:	4a27      	ldr	r2, [pc, #156]	; (800132c <MX_FSMC_Init+0xc0>)
 8001290:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001292:	4b25      	ldr	r3, [pc, #148]	; (8001328 <MX_FSMC_Init+0xbc>)
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001298:	4b23      	ldr	r3, [pc, #140]	; (8001328 <MX_FSMC_Init+0xbc>)
 800129a:	2200      	movs	r2, #0
 800129c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800129e:	4b22      	ldr	r3, [pc, #136]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80012a4:	4b20      	ldr	r3, [pc, #128]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012a6:	2210      	movs	r2, #16
 80012a8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80012aa:	4b1f      	ldr	r3, [pc, #124]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80012b6:	4b1c      	ldr	r3, [pc, #112]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80012bc:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012be:	2200      	movs	r2, #0
 80012c0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80012c2:	4b19      	ldr	r3, [pc, #100]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012c8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80012d0:	4b15      	ldr	r3, [pc, #84]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80012d6:	4b14      	ldr	r3, [pc, #80]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012d8:	2200      	movs	r2, #0
 80012da:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80012dc:	4b12      	ldr	r3, [pc, #72]	; (8001328 <MX_FSMC_Init+0xbc>)
 80012de:	2200      	movs	r2, #0
 80012e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 80012e2:	230f      	movs	r3, #15
 80012e4:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80012e6:	230f      	movs	r3, #15
 80012e8:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80012ea:	23ff      	movs	r3, #255	; 0xff
 80012ec:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80012ee:	230f      	movs	r3, #15
 80012f0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80012f2:	2310      	movs	r3, #16
 80012f4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80012f6:	2311      	movs	r3, #17
 80012f8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	2200      	movs	r2, #0
 8001302:	4619      	mov	r1, r3
 8001304:	4808      	ldr	r0, [pc, #32]	; (8001328 <MX_FSMC_Init+0xbc>)
 8001306:	f001 ff97 	bl	8003238 <HAL_SRAM_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001310:	f000 fcfb 	bl	8001d0a <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <MX_FSMC_Init+0xc4>)
 8001316:	69db      	ldr	r3, [r3, #28]
 8001318:	4a05      	ldr	r2, [pc, #20]	; (8001330 <MX_FSMC_Init+0xc4>)
 800131a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800131e:	61d3      	str	r3, [r2, #28]

}
 8001320:	bf00      	nop
 8001322:	3720      	adds	r7, #32
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000154 	.word	0x20000154
 800132c:	a0000104 	.word	0xa0000104
 8001330:	40010000 	.word	0x40010000

08001334 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133a:	f107 0308 	add.w	r3, r7, #8
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001348:	4b18      	ldr	r3, [pc, #96]	; (80013ac <HAL_FSMC_MspInit+0x78>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d129      	bne.n	80013a4 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8001350:	4b16      	ldr	r3, [pc, #88]	; (80013ac <HAL_FSMC_MspInit+0x78>)
 8001352:	2201      	movs	r2, #1
 8001354:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001356:	4b16      	ldr	r3, [pc, #88]	; (80013b0 <HAL_FSMC_MspInit+0x7c>)
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	4a15      	ldr	r2, [pc, #84]	; (80013b0 <HAL_FSMC_MspInit+0x7c>)
 800135c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001360:	6153      	str	r3, [r2, #20]
 8001362:	4b13      	ldr	r3, [pc, #76]	; (80013b0 <HAL_FSMC_MspInit+0x7c>)
 8001364:	695b      	ldr	r3, [r3, #20]
 8001366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800136e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001372:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001374:	2302      	movs	r3, #2
 8001376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001378:	2303      	movs	r3, #3
 800137a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800137c:	f107 0308 	add.w	r3, r7, #8
 8001380:	4619      	mov	r1, r3
 8001382:	480c      	ldr	r0, [pc, #48]	; (80013b4 <HAL_FSMC_MspInit+0x80>)
 8001384:	f001 f966 	bl	8002654 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001388:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 800138c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001392:	2303      	movs	r3, #3
 8001394:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	4619      	mov	r1, r3
 800139c:	4806      	ldr	r0, [pc, #24]	; (80013b8 <HAL_FSMC_MspInit+0x84>)
 800139e:	f001 f959 	bl	8002654 <HAL_GPIO_Init>
 80013a2:	e000      	b.n	80013a6 <HAL_FSMC_MspInit+0x72>
    return;
 80013a4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20000198 	.word	0x20000198
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40011800 	.word	0x40011800
 80013b8:	40011400 	.word	0x40011400

080013bc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80013c4:	f7ff ffb6 	bl	8001334 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013c8:	bf00      	nop
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08a      	sub	sp, #40	; 0x28
 80013d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d6:	f107 0318 	add.w	r3, r7, #24
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]
 80013e0:	609a      	str	r2, [r3, #8]
 80013e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e4:	4b5e      	ldr	r3, [pc, #376]	; (8001560 <MX_GPIO_Init+0x190>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	4a5d      	ldr	r2, [pc, #372]	; (8001560 <MX_GPIO_Init+0x190>)
 80013ea:	f043 0310 	orr.w	r3, r3, #16
 80013ee:	6193      	str	r3, [r2, #24]
 80013f0:	4b5b      	ldr	r3, [pc, #364]	; (8001560 <MX_GPIO_Init+0x190>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	f003 0310 	and.w	r3, r3, #16
 80013f8:	617b      	str	r3, [r7, #20]
 80013fa:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fc:	4b58      	ldr	r3, [pc, #352]	; (8001560 <MX_GPIO_Init+0x190>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	4a57      	ldr	r2, [pc, #348]	; (8001560 <MX_GPIO_Init+0x190>)
 8001402:	f043 0304 	orr.w	r3, r3, #4
 8001406:	6193      	str	r3, [r2, #24]
 8001408:	4b55      	ldr	r3, [pc, #340]	; (8001560 <MX_GPIO_Init+0x190>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001414:	4b52      	ldr	r3, [pc, #328]	; (8001560 <MX_GPIO_Init+0x190>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	4a51      	ldr	r2, [pc, #324]	; (8001560 <MX_GPIO_Init+0x190>)
 800141a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800141e:	6193      	str	r3, [r2, #24]
 8001420:	4b4f      	ldr	r3, [pc, #316]	; (8001560 <MX_GPIO_Init+0x190>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800142c:	4b4c      	ldr	r3, [pc, #304]	; (8001560 <MX_GPIO_Init+0x190>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a4b      	ldr	r2, [pc, #300]	; (8001560 <MX_GPIO_Init+0x190>)
 8001432:	f043 0308 	orr.w	r3, r3, #8
 8001436:	6193      	str	r3, [r2, #24]
 8001438:	4b49      	ldr	r3, [pc, #292]	; (8001560 <MX_GPIO_Init+0x190>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f003 0308 	and.w	r3, r3, #8
 8001440:	60bb      	str	r3, [r7, #8]
 8001442:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001444:	4b46      	ldr	r3, [pc, #280]	; (8001560 <MX_GPIO_Init+0x190>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	4a45      	ldr	r2, [pc, #276]	; (8001560 <MX_GPIO_Init+0x190>)
 800144a:	f043 0320 	orr.w	r3, r3, #32
 800144e:	6193      	str	r3, [r2, #24]
 8001450:	4b43      	ldr	r3, [pc, #268]	; (8001560 <MX_GPIO_Init+0x190>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0320 	and.w	r3, r3, #32
 8001458:	607b      	str	r3, [r7, #4]
 800145a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	210c      	movs	r1, #12
 8001460:	4840      	ldr	r0, [pc, #256]	; (8001564 <MX_GPIO_Init+0x194>)
 8001462:	f001 faa6 	bl	80029b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	21f0      	movs	r1, #240	; 0xf0
 800146a:	483f      	ldr	r0, [pc, #252]	; (8001568 <MX_GPIO_Init+0x198>)
 800146c:	f001 faa1 	bl	80029b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_3, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	f241 0108 	movw	r1, #4104	; 0x1008
 8001476:	483d      	ldr	r0, [pc, #244]	; (800156c <MX_GPIO_Init+0x19c>)
 8001478:	f001 fa9b 	bl	80029b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	2102      	movs	r1, #2
 8001480:	483b      	ldr	r0, [pc, #236]	; (8001570 <MX_GPIO_Init+0x1a0>)
 8001482:	f001 fa96 	bl	80029b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001486:	2308      	movs	r3, #8
 8001488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800148a:	4b3a      	ldr	r3, [pc, #232]	; (8001574 <MX_GPIO_Init+0x1a4>)
 800148c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001492:	f107 0318 	add.w	r3, r7, #24
 8001496:	4619      	mov	r1, r3
 8001498:	4833      	ldr	r0, [pc, #204]	; (8001568 <MX_GPIO_Init+0x198>)
 800149a:	f001 f8db 	bl	8002654 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800149e:	230c      	movs	r3, #12
 80014a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a2:	2301      	movs	r3, #1
 80014a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014aa:	2303      	movs	r3, #3
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ae:	f107 0318 	add.w	r3, r7, #24
 80014b2:	4619      	mov	r1, r3
 80014b4:	482b      	ldr	r0, [pc, #172]	; (8001564 <MX_GPIO_Init+0x194>)
 80014b6:	f001 f8cd 	bl	8002654 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80014ba:	2330      	movs	r3, #48	; 0x30
 80014bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014be:	2301      	movs	r3, #1
 80014c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014c6:	2303      	movs	r3, #3
 80014c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ca:	f107 0318 	add.w	r3, r7, #24
 80014ce:	4619      	mov	r1, r3
 80014d0:	4825      	ldr	r0, [pc, #148]	; (8001568 <MX_GPIO_Init+0x198>)
 80014d2:	f001 f8bf 	bl	8002654 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80014d6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80014da:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	f107 0318 	add.w	r3, r7, #24
 80014e8:	4619      	mov	r1, r3
 80014ea:	4823      	ldr	r0, [pc, #140]	; (8001578 <MX_GPIO_Init+0x1a8>)
 80014ec:	f001 f8b2 	bl	8002654 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3;
 80014f0:	f241 0308 	movw	r3, #4104	; 0x1008
 80014f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f6:	2301      	movs	r3, #1
 80014f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014fe:	2303      	movs	r3, #3
 8001500:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001502:	f107 0318 	add.w	r3, r7, #24
 8001506:	4619      	mov	r1, r3
 8001508:	4818      	ldr	r0, [pc, #96]	; (800156c <MX_GPIO_Init+0x19c>)
 800150a:	f001 f8a3 	bl	8002654 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800150e:	23c0      	movs	r3, #192	; 0xc0
 8001510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001512:	2311      	movs	r3, #17
 8001514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800151a:	2303      	movs	r3, #3
 800151c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800151e:	f107 0318 	add.w	r3, r7, #24
 8001522:	4619      	mov	r1, r3
 8001524:	4810      	ldr	r0, [pc, #64]	; (8001568 <MX_GPIO_Init+0x198>)
 8001526:	f001 f895 	bl	8002654 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800152a:	2302      	movs	r3, #2
 800152c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152e:	2301      	movs	r3, #1
 8001530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001536:	2303      	movs	r3, #3
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800153a:	f107 0318 	add.w	r3, r7, #24
 800153e:	4619      	mov	r1, r3
 8001540:	480b      	ldr	r0, [pc, #44]	; (8001570 <MX_GPIO_Init+0x1a0>)
 8001542:	f001 f887 	bl	8002654 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	2009      	movs	r0, #9
 800154c:	f000 ff43 	bl	80023d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001550:	2009      	movs	r0, #9
 8001552:	f000 ff5c 	bl	800240e <HAL_NVIC_EnableIRQ>

}
 8001556:	bf00      	nop
 8001558:	3728      	adds	r7, #40	; 0x28
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40021000 	.word	0x40021000
 8001564:	40010800 	.word	0x40010800
 8001568:	40011000 	.word	0x40011000
 800156c:	40011400 	.word	0x40011400
 8001570:	40011800 	.word	0x40011800
 8001574:	10210000 	.word	0x10210000
 8001578:	40010c00 	.word	0x40010c00

0800157c <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	e002      	b.n	800158c <Delay+0x10>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3b01      	subs	r3, #1
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1f9      	bne.n	8001586 <Delay+0xa>
 8001592:	bf00      	nop
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr

0800159e <LCD_INIT>:

void LCD_INIT ( void )
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 80015a4:	2001      	movs	r0, #1
 80015a6:	f000 f829 	bl	80015fc <LCD_BackLed_Control>
	LCD_Rst();
 80015aa:	f000 f80f 	bl	80015cc <LCD_Rst>
	LCD_REG_Config();
 80015ae:	f000 f85f 	bl	8001670 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 80015b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80015bc:	22f0      	movs	r2, #240	; 0xf0
 80015be:	2100      	movs	r1, #0
 80015c0:	2000      	movs	r0, #0
 80015c2:	f000 f9e6 	bl	8001992 <LCD_Clear>
}
 80015c6:	bf00      	nop
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <LCD_Rst>:



void LCD_Rst ( void )
{			
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2102      	movs	r1, #2
 80015d4:	4807      	ldr	r0, [pc, #28]	; (80015f4 <LCD_Rst+0x28>)
 80015d6:	f001 f9ec 	bl	80029b2 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 80015da:	4807      	ldr	r0, [pc, #28]	; (80015f8 <LCD_Rst+0x2c>)
 80015dc:	f7ff ffce 	bl	800157c <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2102      	movs	r1, #2
 80015e4:	4803      	ldr	r0, [pc, #12]	; (80015f4 <LCD_Rst+0x28>)
 80015e6:	f001 f9e4 	bl	80029b2 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 80015ea:	4803      	ldr	r0, [pc, #12]	; (80015f8 <LCD_Rst+0x2c>)
 80015ec:	f7ff ffc6 	bl	800157c <Delay>
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40011800 	.word	0x40011800
 80015f8:	0002bffc 	.word	0x0002bffc

080015fc <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d006      	beq.n	800161a <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 800160c:	2200      	movs	r2, #0
 800160e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001612:	4807      	ldr	r0, [pc, #28]	; (8001630 <LCD_BackLed_Control+0x34>)
 8001614:	f001 f9cd 	bl	80029b2 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8001618:	e005      	b.n	8001626 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 800161a:	2201      	movs	r2, #1
 800161c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001620:	4803      	ldr	r0, [pc, #12]	; (8001630 <LCD_BackLed_Control+0x34>)
 8001622:	f001 f9c6 	bl	80029b2 <HAL_GPIO_WritePin>
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40011400 	.word	0x40011400

08001634 <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800163e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	8013      	strh	r3, [r2, #0]
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 800165a:	4a04      	ldr	r2, [pc, #16]	; (800166c <LCD_Write_Data+0x1c>)
 800165c:	88fb      	ldrh	r3, [r7, #6]
 800165e:	8013      	strh	r3, [r2, #0]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	60020000 	.word	0x60020000

08001670 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8001674:	20cf      	movs	r0, #207	; 0xcf
 8001676:	f7ff ffdd 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 800167a:	2000      	movs	r0, #0
 800167c:	f7ff ffe8 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8001680:	2081      	movs	r0, #129	; 0x81
 8001682:	f7ff ffe5 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8001686:	2030      	movs	r0, #48	; 0x30
 8001688:	f7ff ffe2 	bl	8001650 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 800168c:	20ed      	movs	r0, #237	; 0xed
 800168e:	f7ff ffd1 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8001692:	2064      	movs	r0, #100	; 0x64
 8001694:	f7ff ffdc 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001698:	2003      	movs	r0, #3
 800169a:	f7ff ffd9 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800169e:	2012      	movs	r0, #18
 80016a0:	f7ff ffd6 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 80016a4:	2081      	movs	r0, #129	; 0x81
 80016a6:	f7ff ffd3 	bl	8001650 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 80016aa:	20e8      	movs	r0, #232	; 0xe8
 80016ac:	f7ff ffc2 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 80016b0:	2085      	movs	r0, #133	; 0x85
 80016b2:	f7ff ffcd 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 80016b6:	2010      	movs	r0, #16
 80016b8:	f7ff ffca 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 80016bc:	2078      	movs	r0, #120	; 0x78
 80016be:	f7ff ffc7 	bl	8001650 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 80016c2:	20cb      	movs	r0, #203	; 0xcb
 80016c4:	f7ff ffb6 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 80016c8:	2039      	movs	r0, #57	; 0x39
 80016ca:	f7ff ffc1 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 80016ce:	202c      	movs	r0, #44	; 0x2c
 80016d0:	f7ff ffbe 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80016d4:	2000      	movs	r0, #0
 80016d6:	f7ff ffbb 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 80016da:	2034      	movs	r0, #52	; 0x34
 80016dc:	f7ff ffb8 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 80016e0:	2002      	movs	r0, #2
 80016e2:	f7ff ffb5 	bl	8001650 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 80016e6:	20f7      	movs	r0, #247	; 0xf7
 80016e8:	f7ff ffa4 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 80016ec:	2020      	movs	r0, #32
 80016ee:	f7ff ffaf 	bl	8001650 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 80016f2:	20ea      	movs	r0, #234	; 0xea
 80016f4:	f7ff ff9e 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80016f8:	2000      	movs	r0, #0
 80016fa:	f7ff ffa9 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80016fe:	2000      	movs	r0, #0
 8001700:	f7ff ffa6 	bl	8001650 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8001704:	20b1      	movs	r0, #177	; 0xb1
 8001706:	f7ff ff95 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800170a:	2000      	movs	r0, #0
 800170c:	f7ff ffa0 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8001710:	201b      	movs	r0, #27
 8001712:	f7ff ff9d 	bl	8001650 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8001716:	20b6      	movs	r0, #182	; 0xb6
 8001718:	f7ff ff8c 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 800171c:	200a      	movs	r0, #10
 800171e:	f7ff ff97 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8001722:	20a2      	movs	r0, #162	; 0xa2
 8001724:	f7ff ff94 	bl	8001650 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8001728:	20c0      	movs	r0, #192	; 0xc0
 800172a:	f7ff ff83 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 800172e:	2035      	movs	r0, #53	; 0x35
 8001730:	f7ff ff8e 	bl	8001650 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8001734:	20c1      	movs	r0, #193	; 0xc1
 8001736:	f7ff ff7d 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 800173a:	2011      	movs	r0, #17
 800173c:	f7ff ff88 	bl	8001650 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8001740:	20c5      	movs	r0, #197	; 0xc5
 8001742:	f7ff ff77 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8001746:	2045      	movs	r0, #69	; 0x45
 8001748:	f7ff ff82 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 800174c:	2045      	movs	r0, #69	; 0x45
 800174e:	f7ff ff7f 	bl	8001650 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8001752:	20c7      	movs	r0, #199	; 0xc7
 8001754:	f7ff ff6e 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8001758:	20a2      	movs	r0, #162	; 0xa2
 800175a:	f7ff ff79 	bl	8001650 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 800175e:	20f2      	movs	r0, #242	; 0xf2
 8001760:	f7ff ff68 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001764:	2000      	movs	r0, #0
 8001766:	f7ff ff73 	bl	8001650 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 800176a:	2026      	movs	r0, #38	; 0x26
 800176c:	f7ff ff62 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8001770:	2001      	movs	r0, #1
 8001772:	f7ff ff6d 	bl	8001650 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8001776:	20e0      	movs	r0, #224	; 0xe0
 8001778:	f7ff ff5c 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 800177c:	200f      	movs	r0, #15
 800177e:	f7ff ff67 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8001782:	2026      	movs	r0, #38	; 0x26
 8001784:	f7ff ff64 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8001788:	2024      	movs	r0, #36	; 0x24
 800178a:	f7ff ff61 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800178e:	200b      	movs	r0, #11
 8001790:	f7ff ff5e 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8001794:	200e      	movs	r0, #14
 8001796:	f7ff ff5b 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800179a:	2009      	movs	r0, #9
 800179c:	f7ff ff58 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 80017a0:	2054      	movs	r0, #84	; 0x54
 80017a2:	f7ff ff55 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 80017a6:	20a8      	movs	r0, #168	; 0xa8
 80017a8:	f7ff ff52 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 80017ac:	2046      	movs	r0, #70	; 0x46
 80017ae:	f7ff ff4f 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 80017b2:	200c      	movs	r0, #12
 80017b4:	f7ff ff4c 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 80017b8:	2017      	movs	r0, #23
 80017ba:	f7ff ff49 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 80017be:	2009      	movs	r0, #9
 80017c0:	f7ff ff46 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80017c4:	200f      	movs	r0, #15
 80017c6:	f7ff ff43 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80017ca:	2007      	movs	r0, #7
 80017cc:	f7ff ff40 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80017d0:	2000      	movs	r0, #0
 80017d2:	f7ff ff3d 	bl	8001650 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 80017d6:	20e1      	movs	r0, #225	; 0xe1
 80017d8:	f7ff ff2c 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80017dc:	2000      	movs	r0, #0
 80017de:	f7ff ff37 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 80017e2:	2019      	movs	r0, #25
 80017e4:	f7ff ff34 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80017e8:	201b      	movs	r0, #27
 80017ea:	f7ff ff31 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 80017ee:	2004      	movs	r0, #4
 80017f0:	f7ff ff2e 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 80017f4:	2010      	movs	r0, #16
 80017f6:	f7ff ff2b 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80017fa:	2007      	movs	r0, #7
 80017fc:	f7ff ff28 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8001800:	202a      	movs	r0, #42	; 0x2a
 8001802:	f7ff ff25 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 8001806:	2047      	movs	r0, #71	; 0x47
 8001808:	f7ff ff22 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 800180c:	2039      	movs	r0, #57	; 0x39
 800180e:	f7ff ff1f 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001812:	2003      	movs	r0, #3
 8001814:	f7ff ff1c 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8001818:	2006      	movs	r0, #6
 800181a:	f7ff ff19 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 800181e:	2006      	movs	r0, #6
 8001820:	f7ff ff16 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8001824:	2030      	movs	r0, #48	; 0x30
 8001826:	f7ff ff13 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 800182a:	2038      	movs	r0, #56	; 0x38
 800182c:	f7ff ff10 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8001830:	200f      	movs	r0, #15
 8001832:	f7ff ff0d 	bl	8001650 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8001836:	2036      	movs	r0, #54	; 0x36
 8001838:	f7ff fefc 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 800183c:	20c8      	movs	r0, #200	; 0xc8
 800183e:	f7ff ff07 	bl	8001650 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8001842:	202a      	movs	r0, #42	; 0x2a
 8001844:	f7ff fef6 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001848:	2000      	movs	r0, #0
 800184a:	f7ff ff01 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800184e:	2000      	movs	r0, #0
 8001850:	f7ff fefe 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001854:	2000      	movs	r0, #0
 8001856:	f7ff fefb 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 800185a:	20ef      	movs	r0, #239	; 0xef
 800185c:	f7ff fef8 	bl	8001650 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8001860:	202b      	movs	r0, #43	; 0x2b
 8001862:	f7ff fee7 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001866:	2000      	movs	r0, #0
 8001868:	f7ff fef2 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800186c:	2000      	movs	r0, #0
 800186e:	f7ff feef 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8001872:	2001      	movs	r0, #1
 8001874:	f7ff feec 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8001878:	203f      	movs	r0, #63	; 0x3f
 800187a:	f7ff fee9 	bl	8001650 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800187e:	203a      	movs	r0, #58	; 0x3a
 8001880:	f7ff fed8 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8001884:	2055      	movs	r0, #85	; 0x55
 8001886:	f7ff fee3 	bl	8001650 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 800188a:	2011      	movs	r0, #17
 800188c:	f7ff fed2 	bl	8001634 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8001890:	4803      	ldr	r0, [pc, #12]	; (80018a0 <LCD_REG_Config+0x230>)
 8001892:	f7ff fe73 	bl	800157c <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8001896:	2029      	movs	r0, #41	; 0x29
 8001898:	f7ff fecc 	bl	8001634 <LCD_Write_Cmd>
	
	
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	0002bffc 	.word	0x0002bffc

080018a4 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 80018a4:	b590      	push	{r4, r7, lr}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4604      	mov	r4, r0
 80018ac:	4608      	mov	r0, r1
 80018ae:	4611      	mov	r1, r2
 80018b0:	461a      	mov	r2, r3
 80018b2:	4623      	mov	r3, r4
 80018b4:	80fb      	strh	r3, [r7, #6]
 80018b6:	4603      	mov	r3, r0
 80018b8:	80bb      	strh	r3, [r7, #4]
 80018ba:	460b      	mov	r3, r1
 80018bc:	807b      	strh	r3, [r7, #2]
 80018be:	4613      	mov	r3, r2
 80018c0:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 80018c2:	202a      	movs	r0, #42	; 0x2a
 80018c4:	f7ff feb6 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 80018c8:	88fb      	ldrh	r3, [r7, #6]
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff febe 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 80018d4:	88fb      	ldrh	r3, [r7, #6]
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	b29b      	uxth	r3, r3
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff feb8 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 80018e0:	88fa      	ldrh	r2, [r7, #6]
 80018e2:	887b      	ldrh	r3, [r7, #2]
 80018e4:	4413      	add	r3, r2
 80018e6:	3b01      	subs	r3, #1
 80018e8:	121b      	asrs	r3, r3, #8
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff feaf 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 80018f2:	88fa      	ldrh	r2, [r7, #6]
 80018f4:	887b      	ldrh	r3, [r7, #2]
 80018f6:	4413      	add	r3, r2
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	3b01      	subs	r3, #1
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	b29b      	uxth	r3, r3
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fea4 	bl	8001650 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8001908:	202b      	movs	r0, #43	; 0x2b
 800190a:	f7ff fe93 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 800190e:	88bb      	ldrh	r3, [r7, #4]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	b29b      	uxth	r3, r3
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff fe9b 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 800191a:	88bb      	ldrh	r3, [r7, #4]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	b29b      	uxth	r3, r3
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff fe95 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8001926:	88ba      	ldrh	r2, [r7, #4]
 8001928:	883b      	ldrh	r3, [r7, #0]
 800192a:	4413      	add	r3, r2
 800192c:	3b01      	subs	r3, #1
 800192e:	121b      	asrs	r3, r3, #8
 8001930:	b29b      	uxth	r3, r3
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fe8c 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8001938:	88ba      	ldrh	r2, [r7, #4]
 800193a:	883b      	ldrh	r3, [r7, #0]
 800193c:	4413      	add	r3, r2
 800193e:	b29b      	uxth	r3, r3
 8001940:	3b01      	subs	r3, #1
 8001942:	b29b      	uxth	r3, r3
 8001944:	b2db      	uxtb	r3, r3
 8001946:	b29b      	uxth	r3, r3
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fe81 	bl	8001650 <LCD_Write_Data>
	
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	bd90      	pop	{r4, r7, pc}

08001956 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b084      	sub	sp, #16
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
 800195e:	460b      	mov	r3, r1
 8001960:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001966:	202c      	movs	r0, #44	; 0x2c
 8001968:	f7ff fe64 	bl	8001634 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	e006      	b.n	8001980 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8001972:	887b      	ldrh	r3, [r7, #2]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fe6b 	bl	8001650 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	3301      	adds	r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	429a      	cmp	r2, r3
 8001986:	d3f4      	bcc.n	8001972 <LCD_FillColor+0x1c>
		
}
 8001988:	bf00      	nop
 800198a:	bf00      	nop
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8001992:	b590      	push	{r4, r7, lr}
 8001994:	b083      	sub	sp, #12
 8001996:	af00      	add	r7, sp, #0
 8001998:	4604      	mov	r4, r0
 800199a:	4608      	mov	r0, r1
 800199c:	4611      	mov	r1, r2
 800199e:	461a      	mov	r2, r3
 80019a0:	4623      	mov	r3, r4
 80019a2:	80fb      	strh	r3, [r7, #6]
 80019a4:	4603      	mov	r3, r0
 80019a6:	80bb      	strh	r3, [r7, #4]
 80019a8:	460b      	mov	r3, r1
 80019aa:	807b      	strh	r3, [r7, #2]
 80019ac:	4613      	mov	r3, r2
 80019ae:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 80019b0:	883b      	ldrh	r3, [r7, #0]
 80019b2:	887a      	ldrh	r2, [r7, #2]
 80019b4:	88b9      	ldrh	r1, [r7, #4]
 80019b6:	88f8      	ldrh	r0, [r7, #6]
 80019b8:	f7ff ff74 	bl	80018a4 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 80019bc:	887b      	ldrh	r3, [r7, #2]
 80019be:	883a      	ldrh	r2, [r7, #0]
 80019c0:	fb02 f303 	mul.w	r3, r2, r3
 80019c4:	461a      	mov	r2, r3
 80019c6:	8b3b      	ldrh	r3, [r7, #24]
 80019c8:	4619      	mov	r1, r3
 80019ca:	4610      	mov	r0, r2
 80019cc:	f7ff ffc3 	bl	8001956 <LCD_FillColor>
	
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd90      	pop	{r4, r7, pc}

080019d8 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	80fb      	strh	r3, [r7, #6]
 80019e2:	460b      	mov	r3, r1
 80019e4:	80bb      	strh	r3, [r7, #4]
 80019e6:	4613      	mov	r3, r2
 80019e8:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 80019ea:	78fb      	ldrb	r3, [r7, #3]
 80019ec:	3b20      	subs	r3, #32
 80019ee:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80019f0:	88b9      	ldrh	r1, [r7, #4]
 80019f2:	88f8      	ldrh	r0, [r7, #6]
 80019f4:	2310      	movs	r3, #16
 80019f6:	2208      	movs	r2, #8
 80019f8:	f7ff ff54 	bl	80018a4 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80019fc:	202c      	movs	r0, #44	; 0x2c
 80019fe:	f7ff fe19 	bl	8001634 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001a02:	2300      	movs	r3, #0
 8001a04:	73bb      	strb	r3, [r7, #14]
 8001a06:	e023      	b.n	8001a50 <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8001a08:	7b3a      	ldrb	r2, [r7, #12]
 8001a0a:	7bbb      	ldrb	r3, [r7, #14]
 8001a0c:	4914      	ldr	r1, [pc, #80]	; (8001a60 <LCD_DrawChar+0x88>)
 8001a0e:	0112      	lsls	r2, r2, #4
 8001a10:	440a      	add	r2, r1
 8001a12:	4413      	add	r3, r2
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001a18:	2300      	movs	r3, #0
 8001a1a:	737b      	strb	r3, [r7, #13]
 8001a1c:	e012      	b.n	8001a44 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 8001a28:	201f      	movs	r0, #31
 8001a2a:	f7ff fe11 	bl	8001650 <LCD_Write_Data>
 8001a2e:	e003      	b.n	8001a38 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 8001a30:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001a34:	f7ff fe0c 	bl	8001650 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8001a38:	7bfb      	ldrb	r3, [r7, #15]
 8001a3a:	085b      	lsrs	r3, r3, #1
 8001a3c:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001a3e:	7b7b      	ldrb	r3, [r7, #13]
 8001a40:	3301      	adds	r3, #1
 8001a42:	737b      	strb	r3, [r7, #13]
 8001a44:	7b7b      	ldrb	r3, [r7, #13]
 8001a46:	2b07      	cmp	r3, #7
 8001a48:	d9e9      	bls.n	8001a1e <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001a4a:	7bbb      	ldrb	r3, [r7, #14]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	73bb      	strb	r3, [r7, #14]
 8001a50:	7bbb      	ldrb	r3, [r7, #14]
 8001a52:	2b0f      	cmp	r3, #15
 8001a54:	d9d8      	bls.n	8001a08 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	08004d20 	.word	0x08004d20

08001a64 <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	603a      	str	r2, [r7, #0]
 8001a6e:	80fb      	strh	r3, [r7, #6]
 8001a70:	460b      	mov	r3, r1
 8001a72:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001a74:	e01c      	b.n	8001ab0 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001a76:	88fb      	ldrh	r3, [r7, #6]
 8001a78:	2be8      	cmp	r3, #232	; 0xe8
 8001a7a:	d904      	bls.n	8001a86 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8001a80:	88bb      	ldrh	r3, [r7, #4]
 8001a82:	3310      	adds	r3, #16
 8001a84:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001a86:	88bb      	ldrh	r3, [r7, #4]
 8001a88:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001a8c:	d903      	bls.n	8001a96 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	781a      	ldrb	r2, [r3, #0]
 8001a9a:	88b9      	ldrh	r1, [r7, #4]
 8001a9c:	88fb      	ldrh	r3, [r7, #6]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff ff9a 	bl	80019d8 <LCD_DrawChar>
		
		pStr ++;
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	3308      	adds	r3, #8
 8001aae:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1de      	bne.n	8001a76 <LCD_DrawString+0x12>
		
	}
	
}
 8001ab8:	bf00      	nop
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <LCD_DrawEllipse>:

//Task 3
volatile uint8_t ellipse[2 * 75 + 1][2 * 25 + 1];

void LCD_DrawEllipse ( uint16_t usC, uint16_t usP, uint16_t SR, uint16_t LR, uint16_t usColor)
{	
 8001ac4:	b590      	push	{r4, r7, lr}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4604      	mov	r4, r0
 8001acc:	4608      	mov	r0, r1
 8001ace:	4611      	mov	r1, r2
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4623      	mov	r3, r4
 8001ad4:	80fb      	strh	r3, [r7, #6]
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	80bb      	strh	r3, [r7, #4]
 8001ada:	460b      	mov	r3, r1
 8001adc:	807b      	strh	r3, [r7, #2]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	803b      	strh	r3, [r7, #0]
	/*
	 *  Task 3 : Implement LCD_DrawEllipse by using LCD_DrawDot
	 */
	memset(ellipse, 0, sizeof(ellipse));
 8001ae2:	f641 6215 	movw	r2, #7701	; 0x1e15
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	481a      	ldr	r0, [pc, #104]	; (8001b54 <LCD_DrawEllipse+0x90>)
 8001aea:	f002 f9cf 	bl	8003e8c <memset>
	// memset(ellipse, 1, 50 * (2 * SR + 1));
	uint8_t leftTopY = usC - SR;
 8001aee:	88fb      	ldrh	r3, [r7, #6]
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	887b      	ldrh	r3, [r7, #2]
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	73fb      	strb	r3, [r7, #15]
	uint8_t leftTopX = usP - LR;
 8001afa:	88bb      	ldrh	r3, [r7, #4]
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	883b      	ldrh	r3, [r7, #0]
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	73bb      	strb	r3, [r7, #14]
	LCD_OpenWindow(leftTopY, leftTopX, 2 * SR + 1, 2 * LR + 1);
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	b298      	uxth	r0, r3
 8001b0a:	7bbb      	ldrb	r3, [r7, #14]
 8001b0c:	b299      	uxth	r1, r3
 8001b0e:	887b      	ldrh	r3, [r7, #2]
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	3301      	adds	r3, #1
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	883b      	ldrh	r3, [r7, #0]
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	3301      	adds	r3, #1
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	f7ff febf 	bl	80018a4 <LCD_OpenWindow>
	uint8_t usWidth = 2*SR;
 8001b26:	887b      	ldrh	r3, [r7, #2]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	737b      	strb	r3, [r7, #13]
	uint8_t usHeight = 2*LR;
 8001b2e:	883b      	ldrh	r3, [r7, #0]
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	733b      	strb	r3, [r7, #12]
	LCD_FillColor ( usWidth * usHeight, usColor );
 8001b36:	7b7b      	ldrb	r3, [r7, #13]
 8001b38:	7b3a      	ldrb	r2, [r7, #12]
 8001b3a:	fb02 f303 	mul.w	r3, r2, r3
 8001b3e:	461a      	mov	r2, r3
 8001b40:	8c3b      	ldrh	r3, [r7, #32]
 8001b42:	4619      	mov	r1, r3
 8001b44:	4610      	mov	r0, r2
 8001b46:	f7ff ff06 	bl	8001956 <LCD_FillColor>
	// 			LCD_Write_Data(0xffff);
	// 	}
	// }
	
	
}
 8001b4a:	bf00      	nop
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd90      	pop	{r4, r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2000019c 	.word	0x2000019c

08001b58 <LCD_Cam_Gram>:
// This actually shows the image of the to the camera
void LCD_Cam_Gram()
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 );
 8001b5c:	2036      	movs	r0, #54	; 0x36
 8001b5e:	f7ff fd69 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x68 );
 8001b62:	2068      	movs	r0, #104	; 0x68
 8001b64:	f7ff fd74 	bl	8001650 <LCD_Write_Data>
	DEBUG_DELAY ();

	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN );
 8001b68:	202a      	movs	r0, #42	; 0x2a
 8001b6a:	f7ff fd63 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f7ff fd6e 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001b74:	2000      	movs	r0, #0
 8001b76:	f7ff fd6b 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8001b7a:	2001      	movs	r0, #1
 8001b7c:	f7ff fd68 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8001b80:	203f      	movs	r0, #63	; 0x3f
 8001b82:	f7ff fd65 	bl	8001650 <LCD_Write_Data>

	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE );
 8001b86:	202b      	movs	r0, #43	; 0x2b
 8001b88:	f7ff fd54 	bl	8001634 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001b8c:	2000      	movs	r0, #0
 8001b8e:	f7ff fd5f 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001b92:	2000      	movs	r0, #0
 8001b94:	f7ff fd5c 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001b98:	2000      	movs	r0, #0
 8001b9a:	f7ff fd59 	bl	8001650 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8001b9e:	20ef      	movs	r0, #239	; 0xef
 8001ba0:	f7ff fd56 	bl	8001650 <LCD_Write_Data>

	LCD_Write_Cmd ( 0x2C );
 8001ba4:	202c      	movs	r0, #44	; 0x2c
 8001ba6:	f7ff fd45 	bl	8001634 <LCD_Write_Cmd>

}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
	...

08001bb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bb6:	f000 fab5 	bl	8002124 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bba:	f000 f861 	bl	8001c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bbe:	f7ff fc07 	bl	80013d0 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001bc2:	f7ff fb53 	bl	800126c <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8001bc6:	f000 fa09 	bl	8001fdc <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  motor_flag = 7;
 8001bca:	4b26      	ldr	r3, [pc, #152]	; (8001c64 <main+0xb4>)
 8001bcc:	2207      	movs	r2, #7
 8001bce:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxBuffer, 3);
 8001bd0:	2203      	movs	r2, #3
 8001bd2:	4925      	ldr	r1, [pc, #148]	; (8001c68 <main+0xb8>)
 8001bd4:	4825      	ldr	r0, [pc, #148]	; (8001c6c <main+0xbc>)
 8001bd6:	f001 fc59 	bl	800348c <HAL_UART_Receive_IT>
  LCD_INIT();
 8001bda:	f7ff fce0 	bl	800159e <LCD_INIT>

  LCD_Clear(50, 80, 140, 70, RED);
 8001bde:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	2346      	movs	r3, #70	; 0x46
 8001be6:	228c      	movs	r2, #140	; 0x8c
 8001be8:	2150      	movs	r1, #80	; 0x50
 8001bea:	2032      	movs	r0, #50	; 0x32
 8001bec:	f7ff fed1 	bl	8001992 <LCD_Clear>
  LCD_DrawString(75, 100, "CAMERA TESTER");
 8001bf0:	4a1f      	ldr	r2, [pc, #124]	; (8001c70 <main+0xc0>)
 8001bf2:	2164      	movs	r1, #100	; 0x64
 8001bf4:	204b      	movs	r0, #75	; 0x4b
 8001bf6:	f7ff ff35 	bl	8001a64 <LCD_DrawString>
  HAL_Delay(2000);
 8001bfa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001bfe:	f000 faf3 	bl	80021e8 <HAL_Delay>

   while (Ov7725_Init() != SUCCESS)
 8001c02:	bf00      	nop
 8001c04:	f7fe ff9c 	bl	8000b40 <Ov7725_Init>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d1fa      	bne.n	8001c04 <main+0x54>
     ;
   Ov7725_vsync = 0;
 8001c0e:	4b19      	ldr	r3, [pc, #100]	; (8001c74 <main+0xc4>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    L;
 8001c14:	2301      	movs	r3, #1
 8001c16:	225a      	movs	r2, #90	; 0x5a
 8001c18:	2101      	movs	r1, #1
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	f000 f87c 	bl	8001d18 <rotateInPosMode>
//    HAL_Delay(500);
	if (Ov7725_vsync == 2)
 8001c20:	4b14      	ldr	r3, [pc, #80]	; (8001c74 <main+0xc4>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d1f4      	bne.n	8001c14 <main+0x64>
	{
		FIFO_PREPARE;
 8001c2a:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <main+0xc8>)
 8001c2c:	2204      	movs	r2, #4
 8001c2e:	615a      	str	r2, [r3, #20]
 8001c30:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <main+0xcc>)
 8001c32:	2220      	movs	r2, #32
 8001c34:	615a      	str	r2, [r3, #20]
 8001c36:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <main+0xcc>)
 8001c38:	2220      	movs	r2, #32
 8001c3a:	611a      	str	r2, [r3, #16]
 8001c3c:	4b0e      	ldr	r3, [pc, #56]	; (8001c78 <main+0xc8>)
 8001c3e:	2204      	movs	r2, #4
 8001c40:	611a      	str	r2, [r3, #16]
 8001c42:	4b0e      	ldr	r3, [pc, #56]	; (8001c7c <main+0xcc>)
 8001c44:	2220      	movs	r2, #32
 8001c46:	615a      	str	r2, [r3, #20]
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <main+0xcc>)
 8001c4a:	2220      	movs	r2, #32
 8001c4c:	611a      	str	r2, [r3, #16]
		ImagDisp(50,100,150,250);
 8001c4e:	23fa      	movs	r3, #250	; 0xfa
 8001c50:	2296      	movs	r2, #150	; 0x96
 8001c52:	2164      	movs	r1, #100	; 0x64
 8001c54:	2032      	movs	r0, #50	; 0x32
 8001c56:	f7fe ffbd 	bl	8000bd4 <ImagDisp>
		Ov7725_vsync = 0;
 8001c5a:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <main+0xc4>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]
    L;
 8001c60:	e7d8      	b.n	8001c14 <main+0x64>
 8001c62:	bf00      	nop
 8001c64:	20001fb2 	.word	0x20001fb2
 8001c68:	20001fb4 	.word	0x20001fb4
 8001c6c:	20001fb8 	.word	0x20001fb8
 8001c70:	08004d00 	.word	0x08004d00
 8001c74:	20001fb1 	.word	0x20001fb1
 8001c78:	40010800 	.word	0x40010800
 8001c7c:	40011000 	.word	0x40011000

08001c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b090      	sub	sp, #64	; 0x40
 8001c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c86:	f107 0318 	add.w	r3, r7, #24
 8001c8a:	2228      	movs	r2, #40	; 0x28
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f002 f8fc 	bl	8003e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]
 8001ca0:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ca6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001caa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001cac:	2300      	movs	r3, #0
 8001cae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cbc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001cbe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cc4:	f107 0318 	add.w	r3, r7, #24
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f000 fe95 	bl	80029f8 <HAL_RCC_OscConfig>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001cd4:	f000 f819 	bl	8001d0a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cd8:	230f      	movs	r3, #15
 8001cda:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ce8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cee:	1d3b      	adds	r3, r7, #4
 8001cf0:	2102      	movs	r1, #2
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f001 f8e4 	bl	8002ec0 <HAL_RCC_ClockConfig>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001cfe:	f000 f804 	bl	8001d0a <Error_Handler>
  }
}
 8001d02:	bf00      	nop
 8001d04:	3740      	adds	r7, #64	; 0x40
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d0e:	b672      	cpsid	i
}
 8001d10:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d12:	e7fe      	b.n	8001d12 <Error_Handler+0x8>
 8001d14:	0000      	movs	r0, r0
	...

08001d18 <rotateInPosMode>:
volatile uint8_t k;
volatile uint8_t b;
volatile uint8_t c;
uint8_t RxBuffer[RXBUFFERSIZE];
void rotateInPosMode(uint8_t ID, uint8_t dir, uint16_t angle, uint8_t wait_flag)
{
 8001d18:	b590      	push	{r4, r7, lr}
 8001d1a:	b087      	sub	sp, #28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4604      	mov	r4, r0
 8001d20:	4608      	mov	r0, r1
 8001d22:	4611      	mov	r1, r2
 8001d24:	461a      	mov	r2, r3
 8001d26:	4623      	mov	r3, r4
 8001d28:	71fb      	strb	r3, [r7, #7]
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71bb      	strb	r3, [r7, #6]
 8001d2e:	460b      	mov	r3, r1
 8001d30:	80bb      	strh	r3, [r7, #4]
 8001d32:	4613      	mov	r3, r2
 8001d34:	70fb      	strb	r3, [r7, #3]
    uint32_t steps = angle / STEP_DGREE * M_STEP;
 8001d36:	88bb      	ldrh	r3, [r7, #4]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7fe fbc7 	bl	80004cc <__aeabi_i2d>
 8001d3e:	a336      	add	r3, pc, #216	; (adr r3, 8001e18 <rotateInPosMode+0x100>)
 8001d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d44:	f7fe fd56 	bl	80007f4 <__aeabi_ddiv>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	4619      	mov	r1, r3
 8001d50:	f04f 0200 	mov.w	r2, #0
 8001d54:	4b32      	ldr	r3, [pc, #200]	; (8001e20 <rotateInPosMode+0x108>)
 8001d56:	f7fe fc23 	bl	80005a0 <__aeabi_dmul>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4610      	mov	r0, r2
 8001d60:	4619      	mov	r1, r3
 8001d62:	f7fe fecd 	bl	8000b00 <__aeabi_d2uiz>
 8001d66:	4603      	mov	r3, r0
 8001d68:	617b      	str	r3, [r7, #20]
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
    uint8_t TxBuffer[9];
    memcpy(TxBuffer, &ID, 1);
 8001d6c:	723b      	strb	r3, [r7, #8]
    TxBuffer[1] = POS_REG;
 8001d6e:	23fd      	movs	r3, #253	; 0xfd
 8001d70:	727b      	strb	r3, [r7, #9]
    uint16_t speed = (SPEED | (uint8_t)dir << 15);
 8001d72:	79bb      	ldrb	r3, [r7, #6]
 8001d74:	03db      	lsls	r3, r3, #15
 8001d76:	b21b      	sxth	r3, r3
 8001d78:	f043 0310 	orr.w	r3, r3, #16
 8001d7c:	b21b      	sxth	r3, r3
 8001d7e:	827b      	strh	r3, [r7, #18]
    TxBuffer[2] = (uint8_t)(speed >> 8);
 8001d80:	8a7b      	ldrh	r3, [r7, #18]
 8001d82:	0a1b      	lsrs	r3, r3, #8
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	72bb      	strb	r3, [r7, #10]
    TxBuffer[3] = (uint8_t)(speed & 0x00FF);
 8001d8a:	8a7b      	ldrh	r3, [r7, #18]
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	72fb      	strb	r3, [r7, #11]
    TxBuffer[4] = (uint8_t)ACCELERATION;
 8001d90:	2300      	movs	r3, #0
 8001d92:	733b      	strb	r3, [r7, #12]
    TxBuffer[5] = (uint8_t)(steps >> 16);
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	0c1b      	lsrs	r3, r3, #16
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	737b      	strb	r3, [r7, #13]
    TxBuffer[6] = (uint8_t)(steps >> 8);
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	0a1b      	lsrs	r3, r3, #8
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	73bb      	strb	r3, [r7, #14]
    TxBuffer[7] = (uint8_t)(steps & 0x00FF);
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	73fb      	strb	r3, [r7, #15]
    TxBuffer[8] = CHECK_BIT;
 8001daa:	236b      	movs	r3, #107	; 0x6b
 8001dac:	743b      	strb	r3, [r7, #16]
    HAL_Delay(10);
 8001dae:	200a      	movs	r0, #10
 8001db0:	f000 fa1a 	bl	80021e8 <HAL_Delay>
    while (!(motor_flag & (0x01 << (ID - 1))))
 8001db4:	bf00      	nop
 8001db6:	4b1b      	ldr	r3, [pc, #108]	; (8001e24 <rotateInPosMode+0x10c>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	fa42 f303 	asr.w	r3, r2, r3
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d0f3      	beq.n	8001db6 <rotateInPosMode+0x9e>
        ;
    while (wait_flag && motor_flag != 7)
 8001dce:	78fb      	ldrb	r3, [r7, #3]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d004      	beq.n	8001dde <rotateInPosMode+0xc6>
 8001dd4:	4b13      	ldr	r3, [pc, #76]	; (8001e24 <rotateInPosMode+0x10c>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b07      	cmp	r3, #7
 8001ddc:	d1f7      	bne.n	8001dce <rotateInPosMode+0xb6>
        ;

    HAL_UART_Transmit(&huart1, (uint8_t *)&TxBuffer, 9, 0xFFFF);
 8001dde:	f107 0108 	add.w	r1, r7, #8
 8001de2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001de6:	2209      	movs	r2, #9
 8001de8:	480f      	ldr	r0, [pc, #60]	; (8001e28 <rotateInPosMode+0x110>)
 8001dea:	f001 fab6 	bl	800335a <HAL_UART_Transmit>
    motor_flag &= ~(0x01 << (ID - 1));
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	3b01      	subs	r3, #1
 8001df2:	2201      	movs	r2, #1
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	b25b      	sxtb	r3, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	b25a      	sxtb	r2, r3
 8001dfe:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <rotateInPosMode+0x10c>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	b25b      	sxtb	r3, r3
 8001e06:	4013      	ands	r3, r2
 8001e08:	b25b      	sxtb	r3, r3
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	4b05      	ldr	r3, [pc, #20]	; (8001e24 <rotateInPosMode+0x10c>)
 8001e0e:	701a      	strb	r2, [r3, #0]
}
 8001e10:	bf00      	nop
 8001e12:	371c      	adds	r7, #28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd90      	pop	{r4, r7, pc}
 8001e18:	cccccccd 	.word	0xcccccccd
 8001e1c:	3ffccccc 	.word	0x3ffccccc
 8001e20:	40300000 	.word	0x40300000
 8001e24:	20001fb2 	.word	0x20001fb2
 8001e28:	20001fb8 	.word	0x20001fb8

08001e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e32:	4b15      	ldr	r3, [pc, #84]	; (8001e88 <HAL_MspInit+0x5c>)
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	4a14      	ldr	r2, [pc, #80]	; (8001e88 <HAL_MspInit+0x5c>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	6193      	str	r3, [r2, #24]
 8001e3e:	4b12      	ldr	r3, [pc, #72]	; (8001e88 <HAL_MspInit+0x5c>)
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	60bb      	str	r3, [r7, #8]
 8001e48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e4a:	4b0f      	ldr	r3, [pc, #60]	; (8001e88 <HAL_MspInit+0x5c>)
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	4a0e      	ldr	r2, [pc, #56]	; (8001e88 <HAL_MspInit+0x5c>)
 8001e50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e54:	61d3      	str	r3, [r2, #28]
 8001e56:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <HAL_MspInit+0x5c>)
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5e:	607b      	str	r3, [r7, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e62:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <HAL_MspInit+0x60>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	4a04      	ldr	r2, [pc, #16]	; (8001e8c <HAL_MspInit+0x60>)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	3714      	adds	r7, #20
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40010000 	.word	0x40010000

08001e90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e94:	e7fe      	b.n	8001e94 <NMI_Handler+0x4>

08001e96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e96:	b480      	push	{r7}
 8001e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e9a:	e7fe      	b.n	8001e9a <HardFault_Handler+0x4>

08001e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ea0:	e7fe      	b.n	8001ea0 <MemManage_Handler+0x4>

08001ea2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ea6:	e7fe      	b.n	8001ea6 <BusFault_Handler+0x4>

08001ea8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eac:	e7fe      	b.n	8001eac <UsageFault_Handler+0x4>

08001eae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr

08001eba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bc80      	pop	{r7}
 8001ec4:	4770      	bx	lr

08001ec6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bc80      	pop	{r7}
 8001ed0:	4770      	bx	lr

08001ed2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ed6:	f000 f96b 	bl	80021b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
 {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
   /* USER CODE BEGIN EXTI3_IRQn 0 */
   if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_3) != RESET)
 8001ee4:	4b15      	ldr	r3, [pc, #84]	; (8001f3c <EXTI3_IRQHandler+0x5c>)
 8001ee6:	695b      	ldr	r3, [r3, #20]
 8001ee8:	f003 0308 	and.w	r3, r3, #8
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d023      	beq.n	8001f38 <EXTI3_IRQHandler+0x58>
   {
 		if( Ov7725_vsync == 0 )
 8001ef0:	4b13      	ldr	r3, [pc, #76]	; (8001f40 <EXTI3_IRQHandler+0x60>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10f      	bne.n	8001f18 <EXTI3_IRQHandler+0x38>
     {
 				FIFO_WRST_L();
 8001ef8:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <EXTI3_IRQHandler+0x64>)
 8001efa:	2210      	movs	r2, #16
 8001efc:	615a      	str	r2, [r3, #20]
         FIFO_WE_H();
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <EXTI3_IRQHandler+0x68>)
 8001f00:	2208      	movs	r2, #8
 8001f02:	611a      	str	r2, [r3, #16]

         Ov7725_vsync = 1;
 8001f04:	4b0e      	ldr	r3, [pc, #56]	; (8001f40 <EXTI3_IRQHandler+0x60>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	701a      	strb	r2, [r3, #0]
         FIFO_WE_H();
 8001f0a:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <EXTI3_IRQHandler+0x68>)
 8001f0c:	2208      	movs	r2, #8
 8001f0e:	611a      	str	r2, [r3, #16]
         FIFO_WRST_H();
 8001f10:	4b0c      	ldr	r3, [pc, #48]	; (8001f44 <EXTI3_IRQHandler+0x64>)
 8001f12:	2210      	movs	r2, #16
 8001f14:	611a      	str	r2, [r3, #16]
 8001f16:	e009      	b.n	8001f2c <EXTI3_IRQHandler+0x4c>
     }
     else if( Ov7725_vsync == 1 )
 8001f18:	4b09      	ldr	r3, [pc, #36]	; (8001f40 <EXTI3_IRQHandler+0x60>)
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d105      	bne.n	8001f2c <EXTI3_IRQHandler+0x4c>
     {
         FIFO_WE_L();
 8001f20:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <EXTI3_IRQHandler+0x68>)
 8001f22:	2208      	movs	r2, #8
 8001f24:	615a      	str	r2, [r3, #20]
         Ov7725_vsync = 2;
 8001f26:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <EXTI3_IRQHandler+0x60>)
 8001f28:	2202      	movs	r2, #2
 8001f2a:	701a      	strb	r2, [r3, #0]
     }


     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 8001f2c:	4b03      	ldr	r3, [pc, #12]	; (8001f3c <EXTI3_IRQHandler+0x5c>)
 8001f2e:	2208      	movs	r2, #8
 8001f30:	615a      	str	r2, [r3, #20]
     HAL_GPIO_EXTI_Callback(GPIO_PIN_3);
 8001f32:	2008      	movs	r0, #8
 8001f34:	f000 fd55 	bl	80029e2 <HAL_GPIO_EXTI_Callback>
   }
 }
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40010400 	.word	0x40010400
 8001f40:	20001fb1 	.word	0x20001fb1
 8001f44:	40011000 	.word	0x40011000
 8001f48:	40011400 	.word	0x40011400

08001f4c <USART1_IRQHandler>:
/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  if (RxBuffer[2] == 0x6b)
 8001f50:	4b1c      	ldr	r3, [pc, #112]	; (8001fc4 <USART1_IRQHandler+0x78>)
 8001f52:	789b      	ldrb	r3, [r3, #2]
 8001f54:	2b6b      	cmp	r3, #107	; 0x6b
 8001f56:	d12a      	bne.n	8001fae <USART1_IRQHandler+0x62>
  {
    if (RxBuffer[1] == 0x9f)
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <USART1_IRQHandler+0x78>)
 8001f5a:	785b      	ldrb	r3, [r3, #1]
 8001f5c:	2b9f      	cmp	r3, #159	; 0x9f
 8001f5e:	d110      	bne.n	8001f82 <USART1_IRQHandler+0x36>
    {
      motor_flag |= 0x01 << (RxBuffer[0] - 1);
 8001f60:	4b18      	ldr	r3, [pc, #96]	; (8001fc4 <USART1_IRQHandler+0x78>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	3b01      	subs	r3, #1
 8001f66:	2201      	movs	r2, #1
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	b25a      	sxtb	r2, r3
 8001f6e:	4b16      	ldr	r3, [pc, #88]	; (8001fc8 <USART1_IRQHandler+0x7c>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	b25b      	sxtb	r3, r3
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b25b      	sxtb	r3, r3
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <USART1_IRQHandler+0x7c>)
 8001f7e:	701a      	strb	r2, [r3, #0]
 8001f80:	e015      	b.n	8001fae <USART1_IRQHandler+0x62>
    }
    else if (RxBuffer[1] == 0x02)
 8001f82:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <USART1_IRQHandler+0x78>)
 8001f84:	785b      	ldrb	r3, [r3, #1]
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d111      	bne.n	8001fae <USART1_IRQHandler+0x62>
    {
      motor_flag &= ~(0x01 << (RxBuffer[0] - 1));
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <USART1_IRQHandler+0x78>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	2201      	movs	r2, #1
 8001f92:	fa02 f303 	lsl.w	r3, r2, r3
 8001f96:	b25b      	sxtb	r3, r3
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	b25a      	sxtb	r2, r3
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <USART1_IRQHandler+0x7c>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	b25b      	sxtb	r3, r3
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	b25b      	sxtb	r3, r3
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <USART1_IRQHandler+0x7c>)
 8001fac:	701a      	strb	r2, [r3, #0]
    }
  }
  HAL_UART_IRQHandler(&huart1);
 8001fae:	4807      	ldr	r0, [pc, #28]	; (8001fcc <USART1_IRQHandler+0x80>)
 8001fb0:	f001 fac0 	bl	8003534 <HAL_UART_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */

  /* USER CODE BEGIN USART2_IRQn 1 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxBuffer, RXBUFFERSIZE);
 8001fb4:	2203      	movs	r2, #3
 8001fb6:	4903      	ldr	r1, [pc, #12]	; (8001fc4 <USART1_IRQHandler+0x78>)
 8001fb8:	4804      	ldr	r0, [pc, #16]	; (8001fcc <USART1_IRQHandler+0x80>)
 8001fba:	f001 fa67 	bl	800348c <HAL_UART_Receive_IT>

}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20001fb4 	.word	0x20001fb4
 8001fc8:	20001fb2 	.word	0x20001fb2
 8001fcc:	20001fb8 	.word	0x20001fb8

08001fd0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001fe0:	4b11      	ldr	r3, [pc, #68]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 8001fe2:	4a12      	ldr	r2, [pc, #72]	; (800202c <MX_USART1_UART_Init+0x50>)
 8001fe4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fe6:	4b10      	ldr	r3, [pc, #64]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 8001fe8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ffa:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002000:	4b09      	ldr	r3, [pc, #36]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 8002002:	220c      	movs	r2, #12
 8002004:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002006:	4b08      	ldr	r3, [pc, #32]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 8002008:	2200      	movs	r2, #0
 800200a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 800200e:	2200      	movs	r2, #0
 8002010:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002012:	4805      	ldr	r0, [pc, #20]	; (8002028 <MX_USART1_UART_Init+0x4c>)
 8002014:	f001 f954 	bl	80032c0 <HAL_UART_Init>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800201e:	f7ff fe74 	bl	8001d0a <Error_Handler>
  }

}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20001fb8 	.word	0x20001fb8
 800202c:	40013800 	.word	0x40013800

08002030 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002038:	f107 0310 	add.w	r3, r7, #16
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a20      	ldr	r2, [pc, #128]	; (80020cc <HAL_UART_MspInit+0x9c>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d139      	bne.n	80020c4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002050:	4b1f      	ldr	r3, [pc, #124]	; (80020d0 <HAL_UART_MspInit+0xa0>)
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	4a1e      	ldr	r2, [pc, #120]	; (80020d0 <HAL_UART_MspInit+0xa0>)
 8002056:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800205a:	6193      	str	r3, [r2, #24]
 800205c:	4b1c      	ldr	r3, [pc, #112]	; (80020d0 <HAL_UART_MspInit+0xa0>)
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002064:	60fb      	str	r3, [r7, #12]
 8002066:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002068:	4b19      	ldr	r3, [pc, #100]	; (80020d0 <HAL_UART_MspInit+0xa0>)
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	4a18      	ldr	r2, [pc, #96]	; (80020d0 <HAL_UART_MspInit+0xa0>)
 800206e:	f043 0304 	orr.w	r3, r3, #4
 8002072:	6193      	str	r3, [r2, #24]
 8002074:	4b16      	ldr	r3, [pc, #88]	; (80020d0 <HAL_UART_MspInit+0xa0>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002080:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002084:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800208a:	2303      	movs	r3, #3
 800208c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208e:	f107 0310 	add.w	r3, r7, #16
 8002092:	4619      	mov	r1, r3
 8002094:	480f      	ldr	r0, [pc, #60]	; (80020d4 <HAL_UART_MspInit+0xa4>)
 8002096:	f000 fadd 	bl	8002654 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800209a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800209e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a8:	f107 0310 	add.w	r3, r7, #16
 80020ac:	4619      	mov	r1, r3
 80020ae:	4809      	ldr	r0, [pc, #36]	; (80020d4 <HAL_UART_MspInit+0xa4>)
 80020b0:	f000 fad0 	bl	8002654 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020b4:	2200      	movs	r2, #0
 80020b6:	2100      	movs	r1, #0
 80020b8:	2025      	movs	r0, #37	; 0x25
 80020ba:	f000 f98c 	bl	80023d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020be:	2025      	movs	r0, #37	; 0x25
 80020c0:	f000 f9a5 	bl	800240e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80020c4:	bf00      	nop
 80020c6:	3720      	adds	r7, #32
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40013800 	.word	0x40013800
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40010800 	.word	0x40010800

080020d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80020d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80020da:	e003      	b.n	80020e4 <LoopCopyDataInit>

080020dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80020dc:	4b0b      	ldr	r3, [pc, #44]	; (800210c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80020de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80020e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80020e2:	3104      	adds	r1, #4

080020e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80020e4:	480a      	ldr	r0, [pc, #40]	; (8002110 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80020e6:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80020e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80020ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80020ec:	d3f6      	bcc.n	80020dc <CopyDataInit>
  ldr r2, =_sbss
 80020ee:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80020f0:	e002      	b.n	80020f8 <LoopFillZerobss>

080020f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80020f2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80020f4:	f842 3b04 	str.w	r3, [r2], #4

080020f8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80020f8:	4b08      	ldr	r3, [pc, #32]	; (800211c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80020fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80020fc:	d3f9      	bcc.n	80020f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80020fe:	f7ff ff67 	bl	8001fd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002102:	f001 fe9f 	bl	8003e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002106:	f7ff fd53 	bl	8001bb0 <main>
  bx lr
 800210a:	4770      	bx	lr
  ldr r3, =_sidata
 800210c:	080053c0 	.word	0x080053c0
  ldr r0, =_sdata
 8002110:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002114:	20000124 	.word	0x20000124
  ldr r2, =_sbss
 8002118:	20000124 	.word	0x20000124
  ldr r3, = _ebss
 800211c:	20001ffc 	.word	0x20001ffc

08002120 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002120:	e7fe      	b.n	8002120 <ADC1_2_IRQHandler>
	...

08002124 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <HAL_Init+0x28>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a07      	ldr	r2, [pc, #28]	; (800214c <HAL_Init+0x28>)
 800212e:	f043 0310 	orr.w	r3, r3, #16
 8002132:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002134:	2003      	movs	r0, #3
 8002136:	f000 f943 	bl	80023c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800213a:	2000      	movs	r0, #0
 800213c:	f000 f808 	bl	8002150 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002140:	f7ff fe74 	bl	8001e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40022000 	.word	0x40022000

08002150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002158:	4b12      	ldr	r3, [pc, #72]	; (80021a4 <HAL_InitTick+0x54>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4b12      	ldr	r3, [pc, #72]	; (80021a8 <HAL_InitTick+0x58>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	4619      	mov	r1, r3
 8002162:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002166:	fbb3 f3f1 	udiv	r3, r3, r1
 800216a:	fbb2 f3f3 	udiv	r3, r2, r3
 800216e:	4618      	mov	r0, r3
 8002170:	f000 f95b 	bl	800242a <HAL_SYSTICK_Config>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e00e      	b.n	800219c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2b0f      	cmp	r3, #15
 8002182:	d80a      	bhi.n	800219a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002184:	2200      	movs	r2, #0
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	f04f 30ff 	mov.w	r0, #4294967295
 800218c:	f000 f923 	bl	80023d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002190:	4a06      	ldr	r2, [pc, #24]	; (80021ac <HAL_InitTick+0x5c>)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002196:	2300      	movs	r3, #0
 8002198:	e000      	b.n	800219c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
}
 800219c:	4618      	mov	r0, r3
 800219e:	3708      	adds	r7, #8
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	200000b4 	.word	0x200000b4
 80021a8:	200000bc 	.word	0x200000bc
 80021ac:	200000b8 	.word	0x200000b8

080021b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021b4:	4b05      	ldr	r3, [pc, #20]	; (80021cc <HAL_IncTick+0x1c>)
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	461a      	mov	r2, r3
 80021ba:	4b05      	ldr	r3, [pc, #20]	; (80021d0 <HAL_IncTick+0x20>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4413      	add	r3, r2
 80021c0:	4a03      	ldr	r2, [pc, #12]	; (80021d0 <HAL_IncTick+0x20>)
 80021c2:	6013      	str	r3, [r2, #0]
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr
 80021cc:	200000bc 	.word	0x200000bc
 80021d0:	20001ff8 	.word	0x20001ff8

080021d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return uwTick;
 80021d8:	4b02      	ldr	r3, [pc, #8]	; (80021e4 <HAL_GetTick+0x10>)
 80021da:	681b      	ldr	r3, [r3, #0]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr
 80021e4:	20001ff8 	.word	0x20001ff8

080021e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021f0:	f7ff fff0 	bl	80021d4 <HAL_GetTick>
 80021f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002200:	d005      	beq.n	800220e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002202:	4b0a      	ldr	r3, [pc, #40]	; (800222c <HAL_Delay+0x44>)
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4413      	add	r3, r2
 800220c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800220e:	bf00      	nop
 8002210:	f7ff ffe0 	bl	80021d4 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	429a      	cmp	r2, r3
 800221e:	d8f7      	bhi.n	8002210 <HAL_Delay+0x28>
  {
  }
}
 8002220:	bf00      	nop
 8002222:	bf00      	nop
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	200000bc 	.word	0x200000bc

08002230 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <NVIC_SetPriorityGrouping+0x44>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800224c:	4013      	ands	r3, r2
 800224e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002258:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800225c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002262:	4a04      	ldr	r2, [pc, #16]	; (8002274 <NVIC_SetPriorityGrouping+0x44>)
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	60d3      	str	r3, [r2, #12]
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	e000ed00 	.word	0xe000ed00

08002278 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800227c:	4b04      	ldr	r3, [pc, #16]	; (8002290 <NVIC_GetPriorityGrouping+0x18>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	0a1b      	lsrs	r3, r3, #8
 8002282:	f003 0307 	and.w	r3, r3, #7
}
 8002286:	4618      	mov	r0, r3
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	e000ed00 	.word	0xe000ed00

08002294 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	f003 021f 	and.w	r2, r3, #31
 80022a4:	4906      	ldr	r1, [pc, #24]	; (80022c0 <NVIC_EnableIRQ+0x2c>)
 80022a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022aa:	095b      	lsrs	r3, r3, #5
 80022ac:	2001      	movs	r0, #1
 80022ae:	fa00 f202 	lsl.w	r2, r0, r2
 80022b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	e000e100 	.word	0xe000e100

080022c4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4603      	mov	r3, r0
 80022cc:	6039      	str	r1, [r7, #0]
 80022ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80022d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	da0b      	bge.n	80022f0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	b2da      	uxtb	r2, r3
 80022dc:	490c      	ldr	r1, [pc, #48]	; (8002310 <NVIC_SetPriority+0x4c>)
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	f003 030f 	and.w	r3, r3, #15
 80022e4:	3b04      	subs	r3, #4
 80022e6:	0112      	lsls	r2, r2, #4
 80022e8:	b2d2      	uxtb	r2, r2
 80022ea:	440b      	add	r3, r1
 80022ec:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ee:	e009      	b.n	8002304 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	4907      	ldr	r1, [pc, #28]	; (8002314 <NVIC_SetPriority+0x50>)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	0112      	lsls	r2, r2, #4
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	440b      	add	r3, r1
 8002300:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	bc80      	pop	{r7}
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	e000ed00 	.word	0xe000ed00
 8002314:	e000e100 	.word	0xe000e100

08002318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002318:	b480      	push	{r7}
 800231a:	b089      	sub	sp, #36	; 0x24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f003 0307 	and.w	r3, r3, #7
 800232a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f1c3 0307 	rsb	r3, r3, #7
 8002332:	2b04      	cmp	r3, #4
 8002334:	bf28      	it	cs
 8002336:	2304      	movcs	r3, #4
 8002338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	3304      	adds	r3, #4
 800233e:	2b06      	cmp	r3, #6
 8002340:	d902      	bls.n	8002348 <NVIC_EncodePriority+0x30>
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	3b03      	subs	r3, #3
 8002346:	e000      	b.n	800234a <NVIC_EncodePriority+0x32>
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800234c:	f04f 32ff 	mov.w	r2, #4294967295
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43da      	mvns	r2, r3
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	401a      	ands	r2, r3
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002360:	f04f 31ff 	mov.w	r1, #4294967295
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	fa01 f303 	lsl.w	r3, r1, r3
 800236a:	43d9      	mvns	r1, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002370:	4313      	orrs	r3, r2
         );
}
 8002372:	4618      	mov	r0, r3
 8002374:	3724      	adds	r7, #36	; 0x24
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr

0800237c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800238c:	d301      	bcc.n	8002392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800238e:	2301      	movs	r3, #1
 8002390:	e00f      	b.n	80023b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002392:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <SysTick_Config+0x40>)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3b01      	subs	r3, #1
 8002398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800239a:	210f      	movs	r1, #15
 800239c:	f04f 30ff 	mov.w	r0, #4294967295
 80023a0:	f7ff ff90 	bl	80022c4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a4:	4b05      	ldr	r3, [pc, #20]	; (80023bc <SysTick_Config+0x40>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023aa:	4b04      	ldr	r3, [pc, #16]	; (80023bc <SysTick_Config+0x40>)
 80023ac:	2207      	movs	r2, #7
 80023ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	e000e010 	.word	0xe000e010

080023c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff ff31 	bl	8002230 <NVIC_SetPriorityGrouping>
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b086      	sub	sp, #24
 80023da:	af00      	add	r7, sp, #0
 80023dc:	4603      	mov	r3, r0
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
 80023e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023e8:	f7ff ff46 	bl	8002278 <NVIC_GetPriorityGrouping>
 80023ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	68b9      	ldr	r1, [r7, #8]
 80023f2:	6978      	ldr	r0, [r7, #20]
 80023f4:	f7ff ff90 	bl	8002318 <NVIC_EncodePriority>
 80023f8:	4602      	mov	r2, r0
 80023fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fe:	4611      	mov	r1, r2
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ff5f 	bl	80022c4 <NVIC_SetPriority>
}
 8002406:	bf00      	nop
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	4603      	mov	r3, r0
 8002416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff39 	bl	8002294 <NVIC_EnableIRQ>
}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff ffa2 	bl	800237c <SysTick_Config>
 8002438:	4603      	mov	r3, r0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800244c:	2300      	movs	r3, #0
 800244e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002456:	2b02      	cmp	r3, #2
 8002458:	d005      	beq.n	8002466 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2204      	movs	r2, #4
 800245e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e0d6      	b.n	8002614 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 020e 	bic.w	r2, r2, #14
 8002474:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f022 0201 	bic.w	r2, r2, #1
 8002484:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	4b64      	ldr	r3, [pc, #400]	; (8002620 <HAL_DMA_Abort_IT+0x1dc>)
 800248e:	429a      	cmp	r2, r3
 8002490:	d958      	bls.n	8002544 <HAL_DMA_Abort_IT+0x100>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a63      	ldr	r2, [pc, #396]	; (8002624 <HAL_DMA_Abort_IT+0x1e0>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d04f      	beq.n	800253c <HAL_DMA_Abort_IT+0xf8>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a61      	ldr	r2, [pc, #388]	; (8002628 <HAL_DMA_Abort_IT+0x1e4>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d048      	beq.n	8002538 <HAL_DMA_Abort_IT+0xf4>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a60      	ldr	r2, [pc, #384]	; (800262c <HAL_DMA_Abort_IT+0x1e8>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d040      	beq.n	8002532 <HAL_DMA_Abort_IT+0xee>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a5e      	ldr	r2, [pc, #376]	; (8002630 <HAL_DMA_Abort_IT+0x1ec>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d038      	beq.n	800252c <HAL_DMA_Abort_IT+0xe8>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a5d      	ldr	r2, [pc, #372]	; (8002634 <HAL_DMA_Abort_IT+0x1f0>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d030      	beq.n	8002526 <HAL_DMA_Abort_IT+0xe2>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a5b      	ldr	r2, [pc, #364]	; (8002638 <HAL_DMA_Abort_IT+0x1f4>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d028      	beq.n	8002520 <HAL_DMA_Abort_IT+0xdc>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a53      	ldr	r2, [pc, #332]	; (8002620 <HAL_DMA_Abort_IT+0x1dc>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d020      	beq.n	800251a <HAL_DMA_Abort_IT+0xd6>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a57      	ldr	r2, [pc, #348]	; (800263c <HAL_DMA_Abort_IT+0x1f8>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d019      	beq.n	8002516 <HAL_DMA_Abort_IT+0xd2>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a56      	ldr	r2, [pc, #344]	; (8002640 <HAL_DMA_Abort_IT+0x1fc>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d012      	beq.n	8002512 <HAL_DMA_Abort_IT+0xce>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a54      	ldr	r2, [pc, #336]	; (8002644 <HAL_DMA_Abort_IT+0x200>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d00a      	beq.n	800250c <HAL_DMA_Abort_IT+0xc8>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a53      	ldr	r2, [pc, #332]	; (8002648 <HAL_DMA_Abort_IT+0x204>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d102      	bne.n	8002506 <HAL_DMA_Abort_IT+0xc2>
 8002500:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002504:	e01b      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 8002506:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800250a:	e018      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 800250c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002510:	e015      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 8002512:	2310      	movs	r3, #16
 8002514:	e013      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 8002516:	2301      	movs	r3, #1
 8002518:	e011      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 800251a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800251e:	e00e      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 8002520:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002524:	e00b      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 8002526:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800252a:	e008      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 800252c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002530:	e005      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 8002532:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002536:	e002      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 8002538:	2310      	movs	r3, #16
 800253a:	e000      	b.n	800253e <HAL_DMA_Abort_IT+0xfa>
 800253c:	2301      	movs	r3, #1
 800253e:	4a43      	ldr	r2, [pc, #268]	; (800264c <HAL_DMA_Abort_IT+0x208>)
 8002540:	6053      	str	r3, [r2, #4]
 8002542:	e057      	b.n	80025f4 <HAL_DMA_Abort_IT+0x1b0>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a36      	ldr	r2, [pc, #216]	; (8002624 <HAL_DMA_Abort_IT+0x1e0>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d04f      	beq.n	80025ee <HAL_DMA_Abort_IT+0x1aa>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a35      	ldr	r2, [pc, #212]	; (8002628 <HAL_DMA_Abort_IT+0x1e4>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d048      	beq.n	80025ea <HAL_DMA_Abort_IT+0x1a6>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a33      	ldr	r2, [pc, #204]	; (800262c <HAL_DMA_Abort_IT+0x1e8>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d040      	beq.n	80025e4 <HAL_DMA_Abort_IT+0x1a0>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a32      	ldr	r2, [pc, #200]	; (8002630 <HAL_DMA_Abort_IT+0x1ec>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d038      	beq.n	80025de <HAL_DMA_Abort_IT+0x19a>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a30      	ldr	r2, [pc, #192]	; (8002634 <HAL_DMA_Abort_IT+0x1f0>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d030      	beq.n	80025d8 <HAL_DMA_Abort_IT+0x194>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a2f      	ldr	r2, [pc, #188]	; (8002638 <HAL_DMA_Abort_IT+0x1f4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d028      	beq.n	80025d2 <HAL_DMA_Abort_IT+0x18e>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a26      	ldr	r2, [pc, #152]	; (8002620 <HAL_DMA_Abort_IT+0x1dc>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d020      	beq.n	80025cc <HAL_DMA_Abort_IT+0x188>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a2b      	ldr	r2, [pc, #172]	; (800263c <HAL_DMA_Abort_IT+0x1f8>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d019      	beq.n	80025c8 <HAL_DMA_Abort_IT+0x184>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a29      	ldr	r2, [pc, #164]	; (8002640 <HAL_DMA_Abort_IT+0x1fc>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d012      	beq.n	80025c4 <HAL_DMA_Abort_IT+0x180>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a28      	ldr	r2, [pc, #160]	; (8002644 <HAL_DMA_Abort_IT+0x200>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d00a      	beq.n	80025be <HAL_DMA_Abort_IT+0x17a>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a26      	ldr	r2, [pc, #152]	; (8002648 <HAL_DMA_Abort_IT+0x204>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d102      	bne.n	80025b8 <HAL_DMA_Abort_IT+0x174>
 80025b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025b6:	e01b      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025bc:	e018      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025c2:	e015      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025c4:	2310      	movs	r3, #16
 80025c6:	e013      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025c8:	2301      	movs	r3, #1
 80025ca:	e011      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025d0:	e00e      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80025d6:	e00b      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025dc:	e008      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025e2:	e005      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025e8:	e002      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025ea:	2310      	movs	r3, #16
 80025ec:	e000      	b.n	80025f0 <HAL_DMA_Abort_IT+0x1ac>
 80025ee:	2301      	movs	r3, #1
 80025f0:	4a17      	ldr	r2, [pc, #92]	; (8002650 <HAL_DMA_Abort_IT+0x20c>)
 80025f2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002608:	2b00      	cmp	r3, #0
 800260a:	d003      	beq.n	8002614 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	4798      	blx	r3
    } 
  }
  return status;
 8002614:	7bfb      	ldrb	r3, [r7, #15]
}
 8002616:	4618      	mov	r0, r3
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40020080 	.word	0x40020080
 8002624:	40020008 	.word	0x40020008
 8002628:	4002001c 	.word	0x4002001c
 800262c:	40020030 	.word	0x40020030
 8002630:	40020044 	.word	0x40020044
 8002634:	40020058 	.word	0x40020058
 8002638:	4002006c 	.word	0x4002006c
 800263c:	40020408 	.word	0x40020408
 8002640:	4002041c 	.word	0x4002041c
 8002644:	40020430 	.word	0x40020430
 8002648:	40020444 	.word	0x40020444
 800264c:	40020400 	.word	0x40020400
 8002650:	40020000 	.word	0x40020000

08002654 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002654:	b480      	push	{r7}
 8002656:	b08b      	sub	sp, #44	; 0x2c
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8002662:	2300      	movs	r3, #0
 8002664:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800266a:	2300      	movs	r3, #0
 800266c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8002672:	2300      	movs	r3, #0
 8002674:	627b      	str	r3, [r7, #36]	; 0x24
 8002676:	e179      	b.n	800296c <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8002678:	2201      	movs	r2, #1
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	69fa      	ldr	r2, [r7, #28]
 8002688:	4013      	ands	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	429a      	cmp	r2, r3
 8002692:	f040 8168 	bne.w	8002966 <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	4a96      	ldr	r2, [pc, #600]	; (80028f4 <HAL_GPIO_Init+0x2a0>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d05e      	beq.n	800275e <HAL_GPIO_Init+0x10a>
 80026a0:	4a94      	ldr	r2, [pc, #592]	; (80028f4 <HAL_GPIO_Init+0x2a0>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d875      	bhi.n	8002792 <HAL_GPIO_Init+0x13e>
 80026a6:	4a94      	ldr	r2, [pc, #592]	; (80028f8 <HAL_GPIO_Init+0x2a4>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d058      	beq.n	800275e <HAL_GPIO_Init+0x10a>
 80026ac:	4a92      	ldr	r2, [pc, #584]	; (80028f8 <HAL_GPIO_Init+0x2a4>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d86f      	bhi.n	8002792 <HAL_GPIO_Init+0x13e>
 80026b2:	4a92      	ldr	r2, [pc, #584]	; (80028fc <HAL_GPIO_Init+0x2a8>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d052      	beq.n	800275e <HAL_GPIO_Init+0x10a>
 80026b8:	4a90      	ldr	r2, [pc, #576]	; (80028fc <HAL_GPIO_Init+0x2a8>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d869      	bhi.n	8002792 <HAL_GPIO_Init+0x13e>
 80026be:	4a90      	ldr	r2, [pc, #576]	; (8002900 <HAL_GPIO_Init+0x2ac>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d04c      	beq.n	800275e <HAL_GPIO_Init+0x10a>
 80026c4:	4a8e      	ldr	r2, [pc, #568]	; (8002900 <HAL_GPIO_Init+0x2ac>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d863      	bhi.n	8002792 <HAL_GPIO_Init+0x13e>
 80026ca:	4a8e      	ldr	r2, [pc, #568]	; (8002904 <HAL_GPIO_Init+0x2b0>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d046      	beq.n	800275e <HAL_GPIO_Init+0x10a>
 80026d0:	4a8c      	ldr	r2, [pc, #560]	; (8002904 <HAL_GPIO_Init+0x2b0>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d85d      	bhi.n	8002792 <HAL_GPIO_Init+0x13e>
 80026d6:	2b12      	cmp	r3, #18
 80026d8:	d82a      	bhi.n	8002730 <HAL_GPIO_Init+0xdc>
 80026da:	2b12      	cmp	r3, #18
 80026dc:	d859      	bhi.n	8002792 <HAL_GPIO_Init+0x13e>
 80026de:	a201      	add	r2, pc, #4	; (adr r2, 80026e4 <HAL_GPIO_Init+0x90>)
 80026e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e4:	0800275f 	.word	0x0800275f
 80026e8:	08002739 	.word	0x08002739
 80026ec:	0800274b 	.word	0x0800274b
 80026f0:	0800278d 	.word	0x0800278d
 80026f4:	08002793 	.word	0x08002793
 80026f8:	08002793 	.word	0x08002793
 80026fc:	08002793 	.word	0x08002793
 8002700:	08002793 	.word	0x08002793
 8002704:	08002793 	.word	0x08002793
 8002708:	08002793 	.word	0x08002793
 800270c:	08002793 	.word	0x08002793
 8002710:	08002793 	.word	0x08002793
 8002714:	08002793 	.word	0x08002793
 8002718:	08002793 	.word	0x08002793
 800271c:	08002793 	.word	0x08002793
 8002720:	08002793 	.word	0x08002793
 8002724:	08002793 	.word	0x08002793
 8002728:	08002741 	.word	0x08002741
 800272c:	08002755 	.word	0x08002755
 8002730:	4a75      	ldr	r2, [pc, #468]	; (8002908 <HAL_GPIO_Init+0x2b4>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d013      	beq.n	800275e <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002736:	e02c      	b.n	8002792 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	623b      	str	r3, [r7, #32]
          break;
 800273e:	e029      	b.n	8002794 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	3304      	adds	r3, #4
 8002746:	623b      	str	r3, [r7, #32]
          break;
 8002748:	e024      	b.n	8002794 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	3308      	adds	r3, #8
 8002750:	623b      	str	r3, [r7, #32]
          break;
 8002752:	e01f      	b.n	8002794 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	330c      	adds	r3, #12
 800275a:	623b      	str	r3, [r7, #32]
          break;
 800275c:	e01a      	b.n	8002794 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d102      	bne.n	800276c <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002766:	2304      	movs	r3, #4
 8002768:	623b      	str	r3, [r7, #32]
          break;
 800276a:	e013      	b.n	8002794 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d105      	bne.n	8002780 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002774:	2308      	movs	r3, #8
 8002776:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	69fa      	ldr	r2, [r7, #28]
 800277c:	611a      	str	r2, [r3, #16]
          break;
 800277e:	e009      	b.n	8002794 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002780:	2308      	movs	r3, #8
 8002782:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69fa      	ldr	r2, [r7, #28]
 8002788:	615a      	str	r2, [r3, #20]
          break;
 800278a:	e003      	b.n	8002794 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800278c:	2300      	movs	r3, #0
 800278e:	623b      	str	r3, [r7, #32]
          break;
 8002790:	e000      	b.n	8002794 <HAL_GPIO_Init+0x140>
          break;
 8002792:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	2bff      	cmp	r3, #255	; 0xff
 8002798:	d801      	bhi.n	800279e <HAL_GPIO_Init+0x14a>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	e001      	b.n	80027a2 <HAL_GPIO_Init+0x14e>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3304      	adds	r3, #4
 80027a2:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	2bff      	cmp	r3, #255	; 0xff
 80027a8:	d802      	bhi.n	80027b0 <HAL_GPIO_Init+0x15c>
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	e002      	b.n	80027b6 <HAL_GPIO_Init+0x162>
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	3b08      	subs	r3, #8
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	210f      	movs	r1, #15
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	fa01 f303 	lsl.w	r3, r1, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	401a      	ands	r2, r3
 80027c8:	6a39      	ldr	r1, [r7, #32]
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	fa01 f303 	lsl.w	r3, r1, r3
 80027d0:	431a      	orrs	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 80c1 	beq.w	8002966 <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027e4:	4b49      	ldr	r3, [pc, #292]	; (800290c <HAL_GPIO_Init+0x2b8>)
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	4a48      	ldr	r2, [pc, #288]	; (800290c <HAL_GPIO_Init+0x2b8>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	6193      	str	r3, [r2, #24]
 80027f0:	4b46      	ldr	r3, [pc, #280]	; (800290c <HAL_GPIO_Init+0x2b8>)
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	f003 0301 	and.w	r3, r3, #1
 80027f8:	60bb      	str	r3, [r7, #8]
 80027fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80027fc:	4a44      	ldr	r2, [pc, #272]	; (8002910 <HAL_GPIO_Init+0x2bc>)
 80027fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002800:	089b      	lsrs	r3, r3, #2
 8002802:	3302      	adds	r3, #2
 8002804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002808:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800280a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	220f      	movs	r2, #15
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	4013      	ands	r3, r2
 800281e:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a3c      	ldr	r2, [pc, #240]	; (8002914 <HAL_GPIO_Init+0x2c0>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d01f      	beq.n	8002868 <HAL_GPIO_Init+0x214>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a3b      	ldr	r2, [pc, #236]	; (8002918 <HAL_GPIO_Init+0x2c4>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d019      	beq.n	8002864 <HAL_GPIO_Init+0x210>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a3a      	ldr	r2, [pc, #232]	; (800291c <HAL_GPIO_Init+0x2c8>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d013      	beq.n	8002860 <HAL_GPIO_Init+0x20c>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a39      	ldr	r2, [pc, #228]	; (8002920 <HAL_GPIO_Init+0x2cc>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d00d      	beq.n	800285c <HAL_GPIO_Init+0x208>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a38      	ldr	r2, [pc, #224]	; (8002924 <HAL_GPIO_Init+0x2d0>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d007      	beq.n	8002858 <HAL_GPIO_Init+0x204>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a37      	ldr	r2, [pc, #220]	; (8002928 <HAL_GPIO_Init+0x2d4>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d101      	bne.n	8002854 <HAL_GPIO_Init+0x200>
 8002850:	2305      	movs	r3, #5
 8002852:	e00a      	b.n	800286a <HAL_GPIO_Init+0x216>
 8002854:	2306      	movs	r3, #6
 8002856:	e008      	b.n	800286a <HAL_GPIO_Init+0x216>
 8002858:	2304      	movs	r3, #4
 800285a:	e006      	b.n	800286a <HAL_GPIO_Init+0x216>
 800285c:	2303      	movs	r3, #3
 800285e:	e004      	b.n	800286a <HAL_GPIO_Init+0x216>
 8002860:	2302      	movs	r3, #2
 8002862:	e002      	b.n	800286a <HAL_GPIO_Init+0x216>
 8002864:	2301      	movs	r3, #1
 8002866:	e000      	b.n	800286a <HAL_GPIO_Init+0x216>
 8002868:	2300      	movs	r3, #0
 800286a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286c:	f002 0203 	and.w	r2, r2, #3
 8002870:	0092      	lsls	r2, r2, #2
 8002872:	4093      	lsls	r3, r2
 8002874:	697a      	ldr	r2, [r7, #20]
 8002876:	4313      	orrs	r3, r2
 8002878:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 800287a:	4925      	ldr	r1, [pc, #148]	; (8002910 <HAL_GPIO_Init+0x2bc>)
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	089b      	lsrs	r3, r3, #2
 8002880:	3302      	adds	r3, #2
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d006      	beq.n	80028a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002894:	4b25      	ldr	r3, [pc, #148]	; (800292c <HAL_GPIO_Init+0x2d8>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	4924      	ldr	r1, [pc, #144]	; (800292c <HAL_GPIO_Init+0x2d8>)
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	4313      	orrs	r3, r2
 800289e:	600b      	str	r3, [r1, #0]
 80028a0:	e006      	b.n	80028b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028a2:	4b22      	ldr	r3, [pc, #136]	; (800292c <HAL_GPIO_Init+0x2d8>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	4920      	ldr	r1, [pc, #128]	; (800292c <HAL_GPIO_Init+0x2d8>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d006      	beq.n	80028ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028bc:	4b1b      	ldr	r3, [pc, #108]	; (800292c <HAL_GPIO_Init+0x2d8>)
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	491a      	ldr	r1, [pc, #104]	; (800292c <HAL_GPIO_Init+0x2d8>)
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	604b      	str	r3, [r1, #4]
 80028c8:	e006      	b.n	80028d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028ca:	4b18      	ldr	r3, [pc, #96]	; (800292c <HAL_GPIO_Init+0x2d8>)
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	43db      	mvns	r3, r3
 80028d2:	4916      	ldr	r1, [pc, #88]	; (800292c <HAL_GPIO_Init+0x2d8>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d025      	beq.n	8002930 <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <HAL_GPIO_Init+0x2d8>)
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	4910      	ldr	r1, [pc, #64]	; (800292c <HAL_GPIO_Init+0x2d8>)
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	608b      	str	r3, [r1, #8]
 80028f0:	e025      	b.n	800293e <HAL_GPIO_Init+0x2ea>
 80028f2:	bf00      	nop
 80028f4:	10320000 	.word	0x10320000
 80028f8:	10310000 	.word	0x10310000
 80028fc:	10220000 	.word	0x10220000
 8002900:	10210000 	.word	0x10210000
 8002904:	10120000 	.word	0x10120000
 8002908:	10110000 	.word	0x10110000
 800290c:	40021000 	.word	0x40021000
 8002910:	40010000 	.word	0x40010000
 8002914:	40010800 	.word	0x40010800
 8002918:	40010c00 	.word	0x40010c00
 800291c:	40011000 	.word	0x40011000
 8002920:	40011400 	.word	0x40011400
 8002924:	40011800 	.word	0x40011800
 8002928:	40011c00 	.word	0x40011c00
 800292c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002930:	4b13      	ldr	r3, [pc, #76]	; (8002980 <HAL_GPIO_Init+0x32c>)
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	43db      	mvns	r3, r3
 8002938:	4911      	ldr	r1, [pc, #68]	; (8002980 <HAL_GPIO_Init+0x32c>)
 800293a:	4013      	ands	r3, r2
 800293c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d006      	beq.n	8002958 <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800294a:	4b0d      	ldr	r3, [pc, #52]	; (8002980 <HAL_GPIO_Init+0x32c>)
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	490c      	ldr	r1, [pc, #48]	; (8002980 <HAL_GPIO_Init+0x32c>)
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	4313      	orrs	r3, r2
 8002954:	60cb      	str	r3, [r1, #12]
 8002956:	e006      	b.n	8002966 <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002958:	4b09      	ldr	r3, [pc, #36]	; (8002980 <HAL_GPIO_Init+0x32c>)
 800295a:	68da      	ldr	r2, [r3, #12]
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	43db      	mvns	r3, r3
 8002960:	4907      	ldr	r1, [pc, #28]	; (8002980 <HAL_GPIO_Init+0x32c>)
 8002962:	4013      	ands	r3, r2
 8002964:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8002966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002968:	3301      	adds	r3, #1
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
 800296c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296e:	2b0f      	cmp	r3, #15
 8002970:	f67f ae82 	bls.w	8002678 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8002974:	bf00      	nop
 8002976:	bf00      	nop
 8002978:	372c      	adds	r7, #44	; 0x2c
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr
 8002980:	40010400 	.word	0x40010400

08002984 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	887b      	ldrh	r3, [r7, #2]
 8002996:	4013      	ands	r3, r2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d002      	beq.n	80029a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800299c:	2301      	movs	r3, #1
 800299e:	73fb      	strb	r3, [r7, #15]
 80029a0:	e001      	b.n	80029a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029a2:	2300      	movs	r3, #0
 80029a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr

080029b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
 80029ba:	460b      	mov	r3, r1
 80029bc:	807b      	strh	r3, [r7, #2]
 80029be:	4613      	mov	r3, r2
 80029c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029c2:	787b      	ldrb	r3, [r7, #1]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d003      	beq.n	80029d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029c8:	887a      	ldrh	r2, [r7, #2]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029ce:	e003      	b.n	80029d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029d0:	887b      	ldrh	r3, [r7, #2]
 80029d2:	041a      	lsls	r2, r3, #16
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	611a      	str	r2, [r3, #16]
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	bc80      	pop	{r7}
 80029e0:	4770      	bx	lr

080029e2 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029e2:	b480      	push	{r7}
 80029e4:	b083      	sub	sp, #12
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	4603      	mov	r3, r0
 80029ea:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr
	...

080029f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	f000 8087 	beq.w	8002b20 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a12:	4b92      	ldr	r3, [pc, #584]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f003 030c 	and.w	r3, r3, #12
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d00c      	beq.n	8002a38 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a1e:	4b8f      	ldr	r3, [pc, #572]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f003 030c 	and.w	r3, r3, #12
 8002a26:	2b08      	cmp	r3, #8
 8002a28:	d112      	bne.n	8002a50 <HAL_RCC_OscConfig+0x58>
 8002a2a:	4b8c      	ldr	r3, [pc, #560]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a36:	d10b      	bne.n	8002a50 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a38:	4b88      	ldr	r3, [pc, #544]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d06c      	beq.n	8002b1e <HAL_RCC_OscConfig+0x126>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d168      	bne.n	8002b1e <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e22d      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a58:	d106      	bne.n	8002a68 <HAL_RCC_OscConfig+0x70>
 8002a5a:	4b80      	ldr	r3, [pc, #512]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a7f      	ldr	r2, [pc, #508]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a64:	6013      	str	r3, [r2, #0]
 8002a66:	e02e      	b.n	8002ac6 <HAL_RCC_OscConfig+0xce>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10c      	bne.n	8002a8a <HAL_RCC_OscConfig+0x92>
 8002a70:	4b7a      	ldr	r3, [pc, #488]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a79      	ldr	r2, [pc, #484]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	4b77      	ldr	r3, [pc, #476]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a76      	ldr	r2, [pc, #472]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	e01d      	b.n	8002ac6 <HAL_RCC_OscConfig+0xce>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a92:	d10c      	bne.n	8002aae <HAL_RCC_OscConfig+0xb6>
 8002a94:	4b71      	ldr	r3, [pc, #452]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a70      	ldr	r2, [pc, #448]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002a9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	4b6e      	ldr	r3, [pc, #440]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a6d      	ldr	r2, [pc, #436]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aaa:	6013      	str	r3, [r2, #0]
 8002aac:	e00b      	b.n	8002ac6 <HAL_RCC_OscConfig+0xce>
 8002aae:	4b6b      	ldr	r3, [pc, #428]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a6a      	ldr	r2, [pc, #424]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002ab4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	4b68      	ldr	r3, [pc, #416]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a67      	ldr	r2, [pc, #412]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002ac0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ac4:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d013      	beq.n	8002af6 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ace:	f7ff fb81 	bl	80021d4 <HAL_GetTick>
 8002ad2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad4:	e008      	b.n	8002ae8 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ad6:	f7ff fb7d 	bl	80021d4 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b64      	cmp	r3, #100	; 0x64
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e1e1      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae8:	4b5c      	ldr	r3, [pc, #368]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0f0      	beq.n	8002ad6 <HAL_RCC_OscConfig+0xde>
 8002af4:	e014      	b.n	8002b20 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af6:	f7ff fb6d 	bl	80021d4 <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002afe:	f7ff fb69 	bl	80021d4 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b64      	cmp	r3, #100	; 0x64
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e1cd      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b10:	4b52      	ldr	r3, [pc, #328]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1f0      	bne.n	8002afe <HAL_RCC_OscConfig+0x106>
 8002b1c:	e000      	b.n	8002b20 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b1e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d063      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002b2c:	4b4b      	ldr	r3, [pc, #300]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f003 030c 	and.w	r3, r3, #12
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00b      	beq.n	8002b50 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b38:	4b48      	ldr	r3, [pc, #288]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 030c 	and.w	r3, r3, #12
 8002b40:	2b08      	cmp	r3, #8
 8002b42:	d11c      	bne.n	8002b7e <HAL_RCC_OscConfig+0x186>
 8002b44:	4b45      	ldr	r3, [pc, #276]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d116      	bne.n	8002b7e <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b50:	4b42      	ldr	r3, [pc, #264]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <HAL_RCC_OscConfig+0x170>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	691b      	ldr	r3, [r3, #16]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e1a1      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b68:	4b3c      	ldr	r3, [pc, #240]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	4939      	ldr	r1, [pc, #228]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b7c:	e03a      	b.n	8002bf4 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d020      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b86:	4b36      	ldr	r3, [pc, #216]	; (8002c60 <HAL_RCC_OscConfig+0x268>)
 8002b88:	2201      	movs	r2, #1
 8002b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8c:	f7ff fb22 	bl	80021d4 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b94:	f7ff fb1e 	bl	80021d4 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e182      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba6:	4b2d      	ldr	r3, [pc, #180]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0f0      	beq.n	8002b94 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bb2:	4b2a      	ldr	r3, [pc, #168]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	695b      	ldr	r3, [r3, #20]
 8002bbe:	00db      	lsls	r3, r3, #3
 8002bc0:	4926      	ldr	r1, [pc, #152]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	600b      	str	r3, [r1, #0]
 8002bc6:	e015      	b.n	8002bf4 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bc8:	4b25      	ldr	r3, [pc, #148]	; (8002c60 <HAL_RCC_OscConfig+0x268>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bce:	f7ff fb01 	bl	80021d4 <HAL_GetTick>
 8002bd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bd4:	e008      	b.n	8002be8 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bd6:	f7ff fafd 	bl	80021d4 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d901      	bls.n	8002be8 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e161      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002be8:	4b1c      	ldr	r3, [pc, #112]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0302 	and.w	r3, r3, #2
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1f0      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0308 	and.w	r3, r3, #8
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d039      	beq.n	8002c74 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d019      	beq.n	8002c3c <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c08:	4b16      	ldr	r3, [pc, #88]	; (8002c64 <HAL_RCC_OscConfig+0x26c>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c0e:	f7ff fae1 	bl	80021d4 <HAL_GetTick>
 8002c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c14:	e008      	b.n	8002c28 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c16:	f7ff fadd 	bl	80021d4 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e141      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c28:	4b0c      	ldr	r3, [pc, #48]	; (8002c5c <HAL_RCC_OscConfig+0x264>)
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2c:	f003 0302 	and.w	r3, r3, #2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d0f0      	beq.n	8002c16 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8002c34:	2001      	movs	r0, #1
 8002c36:	f000 fadf 	bl	80031f8 <RCC_Delay>
 8002c3a:	e01b      	b.n	8002c74 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c3c:	4b09      	ldr	r3, [pc, #36]	; (8002c64 <HAL_RCC_OscConfig+0x26c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c42:	f7ff fac7 	bl	80021d4 <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c48:	e00e      	b.n	8002c68 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c4a:	f7ff fac3 	bl	80021d4 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d907      	bls.n	8002c68 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e127      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	42420000 	.word	0x42420000
 8002c64:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c68:	4b92      	ldr	r3, [pc, #584]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1ea      	bne.n	8002c4a <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f000 80a6 	beq.w	8002dce <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c82:	2300      	movs	r3, #0
 8002c84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c86:	4b8b      	ldr	r3, [pc, #556]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10d      	bne.n	8002cae <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c92:	4b88      	ldr	r3, [pc, #544]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002c94:	69db      	ldr	r3, [r3, #28]
 8002c96:	4a87      	ldr	r2, [pc, #540]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c9c:	61d3      	str	r3, [r2, #28]
 8002c9e:	4b85      	ldr	r3, [pc, #532]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	60fb      	str	r3, [r7, #12]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002caa:	2301      	movs	r3, #1
 8002cac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cae:	4b82      	ldr	r3, [pc, #520]	; (8002eb8 <HAL_RCC_OscConfig+0x4c0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d118      	bne.n	8002cec <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cba:	4b7f      	ldr	r3, [pc, #508]	; (8002eb8 <HAL_RCC_OscConfig+0x4c0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a7e      	ldr	r2, [pc, #504]	; (8002eb8 <HAL_RCC_OscConfig+0x4c0>)
 8002cc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cc6:	f7ff fa85 	bl	80021d4 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cce:	f7ff fa81 	bl	80021d4 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b64      	cmp	r3, #100	; 0x64
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e0e5      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce0:	4b75      	ldr	r3, [pc, #468]	; (8002eb8 <HAL_RCC_OscConfig+0x4c0>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0f0      	beq.n	8002cce <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d106      	bne.n	8002d02 <HAL_RCC_OscConfig+0x30a>
 8002cf4:	4b6f      	ldr	r3, [pc, #444]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	4a6e      	ldr	r2, [pc, #440]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	6213      	str	r3, [r2, #32]
 8002d00:	e02d      	b.n	8002d5e <HAL_RCC_OscConfig+0x366>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10c      	bne.n	8002d24 <HAL_RCC_OscConfig+0x32c>
 8002d0a:	4b6a      	ldr	r3, [pc, #424]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	4a69      	ldr	r2, [pc, #420]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d10:	f023 0301 	bic.w	r3, r3, #1
 8002d14:	6213      	str	r3, [r2, #32]
 8002d16:	4b67      	ldr	r3, [pc, #412]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	4a66      	ldr	r2, [pc, #408]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d1c:	f023 0304 	bic.w	r3, r3, #4
 8002d20:	6213      	str	r3, [r2, #32]
 8002d22:	e01c      	b.n	8002d5e <HAL_RCC_OscConfig+0x366>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	2b05      	cmp	r3, #5
 8002d2a:	d10c      	bne.n	8002d46 <HAL_RCC_OscConfig+0x34e>
 8002d2c:	4b61      	ldr	r3, [pc, #388]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	4a60      	ldr	r2, [pc, #384]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d32:	f043 0304 	orr.w	r3, r3, #4
 8002d36:	6213      	str	r3, [r2, #32]
 8002d38:	4b5e      	ldr	r3, [pc, #376]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	4a5d      	ldr	r2, [pc, #372]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d3e:	f043 0301 	orr.w	r3, r3, #1
 8002d42:	6213      	str	r3, [r2, #32]
 8002d44:	e00b      	b.n	8002d5e <HAL_RCC_OscConfig+0x366>
 8002d46:	4b5b      	ldr	r3, [pc, #364]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	4a5a      	ldr	r2, [pc, #360]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d4c:	f023 0301 	bic.w	r3, r3, #1
 8002d50:	6213      	str	r3, [r2, #32]
 8002d52:	4b58      	ldr	r3, [pc, #352]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	4a57      	ldr	r2, [pc, #348]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d58:	f023 0304 	bic.w	r3, r3, #4
 8002d5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d015      	beq.n	8002d92 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d66:	f7ff fa35 	bl	80021d4 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d6c:	e00a      	b.n	8002d84 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d6e:	f7ff fa31 	bl	80021d4 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e093      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d84:	4b4b      	ldr	r3, [pc, #300]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0ee      	beq.n	8002d6e <HAL_RCC_OscConfig+0x376>
 8002d90:	e014      	b.n	8002dbc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d92:	f7ff fa1f 	bl	80021d4 <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d98:	e00a      	b.n	8002db0 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d9a:	f7ff fa1b 	bl	80021d4 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e07d      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db0:	4b40      	ldr	r3, [pc, #256]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1ee      	bne.n	8002d9a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dbc:	7dfb      	ldrb	r3, [r7, #23]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d105      	bne.n	8002dce <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dc2:	4b3c      	ldr	r3, [pc, #240]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	4a3b      	ldr	r2, [pc, #236]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002dc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d069      	beq.n	8002eaa <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dd6:	4b37      	ldr	r3, [pc, #220]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d061      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69db      	ldr	r3, [r3, #28]
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d146      	bne.n	8002e78 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dea:	4b34      	ldr	r3, [pc, #208]	; (8002ebc <HAL_RCC_OscConfig+0x4c4>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df0:	f7ff f9f0 	bl	80021d4 <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002df8:	f7ff f9ec 	bl	80021d4 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e050      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e0a:	4b2a      	ldr	r3, [pc, #168]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f0      	bne.n	8002df8 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e1e:	d108      	bne.n	8002e32 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e20:	4b24      	ldr	r3, [pc, #144]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	4921      	ldr	r1, [pc, #132]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e32:	4b20      	ldr	r3, [pc, #128]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a19      	ldr	r1, [r3, #32]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e42:	430b      	orrs	r3, r1
 8002e44:	491b      	ldr	r1, [pc, #108]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e4a:	4b1c      	ldr	r3, [pc, #112]	; (8002ebc <HAL_RCC_OscConfig+0x4c4>)
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e50:	f7ff f9c0 	bl	80021d4 <HAL_GetTick>
 8002e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e58:	f7ff f9bc 	bl	80021d4 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e020      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e6a:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0f0      	beq.n	8002e58 <HAL_RCC_OscConfig+0x460>
 8002e76:	e018      	b.n	8002eaa <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e78:	4b10      	ldr	r3, [pc, #64]	; (8002ebc <HAL_RCC_OscConfig+0x4c4>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e7e:	f7ff f9a9 	bl	80021d4 <HAL_GetTick>
 8002e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e86:	f7ff f9a5 	bl	80021d4 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e009      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e98:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <HAL_RCC_OscConfig+0x4bc>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1f0      	bne.n	8002e86 <HAL_RCC_OscConfig+0x48e>
 8002ea4:	e001      	b.n	8002eaa <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	40007000 	.word	0x40007000
 8002ebc:	42420060 	.word	0x42420060

08002ec0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002ece:	4b7e      	ldr	r3, [pc, #504]	; (80030c8 <HAL_RCC_ClockConfig+0x208>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d910      	bls.n	8002efe <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002edc:	4b7a      	ldr	r3, [pc, #488]	; (80030c8 <HAL_RCC_ClockConfig+0x208>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f023 0207 	bic.w	r2, r3, #7
 8002ee4:	4978      	ldr	r1, [pc, #480]	; (80030c8 <HAL_RCC_ClockConfig+0x208>)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002eec:	4b76      	ldr	r3, [pc, #472]	; (80030c8 <HAL_RCC_ClockConfig+0x208>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d001      	beq.n	8002efe <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e0e0      	b.n	80030c0 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d020      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d005      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f16:	4b6d      	ldr	r3, [pc, #436]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4a6c      	ldr	r2, [pc, #432]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f1c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f20:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0308 	and.w	r3, r3, #8
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d005      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f2e:	4b67      	ldr	r3, [pc, #412]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4a66      	ldr	r2, [pc, #408]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f34:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f38:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f3a:	4b64      	ldr	r3, [pc, #400]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	4961      	ldr	r1, [pc, #388]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d06a      	beq.n	800302e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d107      	bne.n	8002f70 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f60:	4b5a      	ldr	r3, [pc, #360]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d115      	bne.n	8002f98 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e0a7      	b.n	80030c0 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d107      	bne.n	8002f88 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f78:	4b54      	ldr	r3, [pc, #336]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d109      	bne.n	8002f98 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e09b      	b.n	80030c0 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f88:	4b50      	ldr	r3, [pc, #320]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e093      	b.n	80030c0 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f98:	4b4c      	ldr	r3, [pc, #304]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f023 0203 	bic.w	r2, r3, #3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	4949      	ldr	r1, [pc, #292]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002faa:	f7ff f913 	bl	80021d4 <HAL_GetTick>
 8002fae:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d112      	bne.n	8002fde <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fb8:	e00a      	b.n	8002fd0 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fba:	f7ff f90b 	bl	80021d4 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e077      	b.n	80030c0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fd0:	4b3e      	ldr	r3, [pc, #248]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 030c 	and.w	r3, r3, #12
 8002fd8:	2b04      	cmp	r3, #4
 8002fda:	d1ee      	bne.n	8002fba <HAL_RCC_ClockConfig+0xfa>
 8002fdc:	e027      	b.n	800302e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d11d      	bne.n	8003022 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fe6:	e00a      	b.n	8002ffe <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe8:	f7ff f8f4 	bl	80021d4 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e060      	b.n	80030c0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ffe:	4b33      	ldr	r3, [pc, #204]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 030c 	and.w	r3, r3, #12
 8003006:	2b08      	cmp	r3, #8
 8003008:	d1ee      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x128>
 800300a:	e010      	b.n	800302e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800300c:	f7ff f8e2 	bl	80021d4 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	f241 3288 	movw	r2, #5000	; 0x1388
 800301a:	4293      	cmp	r3, r2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e04e      	b.n	80030c0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003022:	4b2a      	ldr	r3, [pc, #168]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1ee      	bne.n	800300c <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800302e:	4b26      	ldr	r3, [pc, #152]	; (80030c8 <HAL_RCC_ClockConfig+0x208>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	429a      	cmp	r2, r3
 800303a:	d210      	bcs.n	800305e <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303c:	4b22      	ldr	r3, [pc, #136]	; (80030c8 <HAL_RCC_ClockConfig+0x208>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f023 0207 	bic.w	r2, r3, #7
 8003044:	4920      	ldr	r1, [pc, #128]	; (80030c8 <HAL_RCC_ClockConfig+0x208>)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	4313      	orrs	r3, r2
 800304a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800304c:	4b1e      	ldr	r3, [pc, #120]	; (80030c8 <HAL_RCC_ClockConfig+0x208>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d001      	beq.n	800305e <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e030      	b.n	80030c0 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0304 	and.w	r3, r3, #4
 8003066:	2b00      	cmp	r3, #0
 8003068:	d008      	beq.n	800307c <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800306a:	4b18      	ldr	r3, [pc, #96]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	4915      	ldr	r1, [pc, #84]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8003078:	4313      	orrs	r3, r2
 800307a:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0308 	and.w	r3, r3, #8
 8003084:	2b00      	cmp	r3, #0
 8003086:	d009      	beq.n	800309c <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003088:	4b10      	ldr	r3, [pc, #64]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	490d      	ldr	r1, [pc, #52]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 8003098:	4313      	orrs	r3, r2
 800309a:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800309c:	f000 f81c 	bl	80030d8 <HAL_RCC_GetSysClockFreq>
 80030a0:	4602      	mov	r2, r0
 80030a2:	4b0a      	ldr	r3, [pc, #40]	; (80030cc <HAL_RCC_ClockConfig+0x20c>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	091b      	lsrs	r3, r3, #4
 80030a8:	f003 030f 	and.w	r3, r3, #15
 80030ac:	4908      	ldr	r1, [pc, #32]	; (80030d0 <HAL_RCC_ClockConfig+0x210>)
 80030ae:	5ccb      	ldrb	r3, [r1, r3]
 80030b0:	fa22 f303 	lsr.w	r3, r2, r3
 80030b4:	4a07      	ldr	r2, [pc, #28]	; (80030d4 <HAL_RCC_ClockConfig+0x214>)
 80030b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80030b8:	2000      	movs	r0, #0
 80030ba:	f7ff f849 	bl	8002150 <HAL_InitTick>
  
  return HAL_OK;
 80030be:	2300      	movs	r3, #0
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40022000 	.word	0x40022000
 80030cc:	40021000 	.word	0x40021000
 80030d0:	08005310 	.word	0x08005310
 80030d4:	200000b4 	.word	0x200000b4

080030d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030d8:	b490      	push	{r4, r7}
 80030da:	b08a      	sub	sp, #40	; 0x28
 80030dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80030de:	4b29      	ldr	r3, [pc, #164]	; (8003184 <HAL_RCC_GetSysClockFreq+0xac>)
 80030e0:	1d3c      	adds	r4, r7, #4
 80030e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80030e8:	f240 2301 	movw	r3, #513	; 0x201
 80030ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
 80030f2:	2300      	movs	r3, #0
 80030f4:	61bb      	str	r3, [r7, #24]
 80030f6:	2300      	movs	r3, #0
 80030f8:	627b      	str	r3, [r7, #36]	; 0x24
 80030fa:	2300      	movs	r3, #0
 80030fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003102:	4b21      	ldr	r3, [pc, #132]	; (8003188 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	f003 030c 	and.w	r3, r3, #12
 800310e:	2b04      	cmp	r3, #4
 8003110:	d002      	beq.n	8003118 <HAL_RCC_GetSysClockFreq+0x40>
 8003112:	2b08      	cmp	r3, #8
 8003114:	d003      	beq.n	800311e <HAL_RCC_GetSysClockFreq+0x46>
 8003116:	e02b      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003118:	4b1c      	ldr	r3, [pc, #112]	; (800318c <HAL_RCC_GetSysClockFreq+0xb4>)
 800311a:	623b      	str	r3, [r7, #32]
      break;
 800311c:	e02b      	b.n	8003176 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	0c9b      	lsrs	r3, r3, #18
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	3328      	adds	r3, #40	; 0x28
 8003128:	443b      	add	r3, r7
 800312a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800312e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d012      	beq.n	8003160 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800313a:	4b13      	ldr	r3, [pc, #76]	; (8003188 <HAL_RCC_GetSysClockFreq+0xb0>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	0c5b      	lsrs	r3, r3, #17
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	3328      	adds	r3, #40	; 0x28
 8003146:	443b      	add	r3, r7
 8003148:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800314c:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	4a0e      	ldr	r2, [pc, #56]	; (800318c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003152:	fb03 f202 	mul.w	r2, r3, r2
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	fbb2 f3f3 	udiv	r3, r2, r3
 800315c:	627b      	str	r3, [r7, #36]	; 0x24
 800315e:	e004      	b.n	800316a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	4a0b      	ldr	r2, [pc, #44]	; (8003190 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003164:	fb02 f303 	mul.w	r3, r2, r3
 8003168:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800316a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316c:	623b      	str	r3, [r7, #32]
      break;
 800316e:	e002      	b.n	8003176 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003170:	4b06      	ldr	r3, [pc, #24]	; (800318c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003172:	623b      	str	r3, [r7, #32]
      break;
 8003174:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003176:	6a3b      	ldr	r3, [r7, #32]
}
 8003178:	4618      	mov	r0, r3
 800317a:	3728      	adds	r7, #40	; 0x28
 800317c:	46bd      	mov	sp, r7
 800317e:	bc90      	pop	{r4, r7}
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	08004d10 	.word	0x08004d10
 8003188:	40021000 	.word	0x40021000
 800318c:	007a1200 	.word	0x007a1200
 8003190:	003d0900 	.word	0x003d0900

08003194 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003198:	4b02      	ldr	r3, [pc, #8]	; (80031a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800319a:	681b      	ldr	r3, [r3, #0]
}
 800319c:	4618      	mov	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc80      	pop	{r7}
 80031a2:	4770      	bx	lr
 80031a4:	200000b4 	.word	0x200000b4

080031a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031ac:	f7ff fff2 	bl	8003194 <HAL_RCC_GetHCLKFreq>
 80031b0:	4602      	mov	r2, r0
 80031b2:	4b05      	ldr	r3, [pc, #20]	; (80031c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	0a1b      	lsrs	r3, r3, #8
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	4903      	ldr	r1, [pc, #12]	; (80031cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80031be:	5ccb      	ldrb	r3, [r1, r3]
 80031c0:	fa22 f303 	lsr.w	r3, r2, r3
}    
 80031c4:	4618      	mov	r0, r3
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40021000 	.word	0x40021000
 80031cc:	08005320 	.word	0x08005320

080031d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80031d4:	f7ff ffde 	bl	8003194 <HAL_RCC_GetHCLKFreq>
 80031d8:	4602      	mov	r2, r0
 80031da:	4b05      	ldr	r3, [pc, #20]	; (80031f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	0adb      	lsrs	r3, r3, #11
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	4903      	ldr	r1, [pc, #12]	; (80031f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031e6:	5ccb      	ldrb	r3, [r1, r3]
 80031e8:	fa22 f303 	lsr.w	r3, r2, r3
} 
 80031ec:	4618      	mov	r0, r3
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40021000 	.word	0x40021000
 80031f4:	08005320 	.word	0x08005320

080031f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003200:	4b0b      	ldr	r3, [pc, #44]	; (8003230 <RCC_Delay+0x38>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a0b      	ldr	r2, [pc, #44]	; (8003234 <RCC_Delay+0x3c>)
 8003206:	fba2 2303 	umull	r2, r3, r2, r3
 800320a:	0a5b      	lsrs	r3, r3, #9
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	fb02 f303 	mul.w	r3, r2, r3
 8003212:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003214:	bf00      	nop
}
 8003216:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1e5a      	subs	r2, r3, #1
 800321c:	60fa      	str	r2, [r7, #12]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1f8      	bne.n	8003214 <RCC_Delay+0x1c>
}
 8003222:	bf00      	nop
 8003224:	bf00      	nop
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	bc80      	pop	{r7}
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	200000b4 	.word	0x200000b4
 8003234:	10624dd3 	.word	0x10624dd3

08003238 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e034      	b.n	80032b8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d106      	bne.n	8003268 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f7fe f8aa 	bl	80013bc <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	3308      	adds	r3, #8
 8003270:	4619      	mov	r1, r3
 8003272:	4610      	mov	r0, r2
 8003274:	f000 fcf4 	bl	8003c60 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6818      	ldr	r0, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	461a      	mov	r2, r3
 8003282:	68b9      	ldr	r1, [r7, #8]
 8003284:	f000 fd6c 	bl	8003d60 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6858      	ldr	r0, [r3, #4]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	f000 fd97 	bl	8003dc8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	6892      	ldr	r2, [r2, #8]
 80032a2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	6892      	ldr	r2, [r2, #8]
 80032ae:	f041 0101 	orr.w	r1, r1, #1
 80032b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e03f      	b.n	8003352 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d106      	bne.n	80032ec <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f7fe fea2 	bl	8002030 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2224      	movs	r2, #36	; 0x24
 80032f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003302:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 fb93 	bl	8003a30 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	691a      	ldr	r2, [r3, #16]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003318:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	695a      	ldr	r2, [r3, #20]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003328:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003338:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2220      	movs	r2, #32
 8003344:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b088      	sub	sp, #32
 800335e:	af02      	add	r7, sp, #8
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	603b      	str	r3, [r7, #0]
 8003366:	4613      	mov	r3, r2
 8003368:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800336a:	2300      	movs	r3, #0
 800336c:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b20      	cmp	r3, #32
 8003378:	f040 8083 	bne.w	8003482 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d002      	beq.n	8003388 <HAL_UART_Transmit+0x2e>
 8003382:	88fb      	ldrh	r3, [r7, #6]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e07b      	b.n	8003484 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003392:	2b01      	cmp	r3, #1
 8003394:	d101      	bne.n	800339a <HAL_UART_Transmit+0x40>
 8003396:	2302      	movs	r3, #2
 8003398:	e074      	b.n	8003484 <HAL_UART_Transmit+0x12a>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2221      	movs	r2, #33	; 0x21
 80033ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80033b0:	f7fe ff10 	bl	80021d4 <HAL_GetTick>
 80033b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	88fa      	ldrh	r2, [r7, #6]
 80033ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	88fa      	ldrh	r2, [r7, #6]
 80033c0:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80033c2:	e042      	b.n	800344a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033da:	d122      	bne.n	8003422 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	9300      	str	r3, [sp, #0]
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	2200      	movs	r2, #0
 80033e4:	2180      	movs	r1, #128	; 0x80
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 f9b9 	bl	800375e <UART_WaitOnFlagUntilTimeout>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e046      	b.n	8003484 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	881b      	ldrh	r3, [r3, #0]
 80033fe:	461a      	mov	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003408:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d103      	bne.n	800341a <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	3302      	adds	r3, #2
 8003416:	60bb      	str	r3, [r7, #8]
 8003418:	e017      	b.n	800344a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	3301      	adds	r3, #1
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	e013      	b.n	800344a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	2200      	movs	r2, #0
 800342a:	2180      	movs	r1, #128	; 0x80
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f000 f996 	bl	800375e <UART_WaitOnFlagUntilTimeout>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e023      	b.n	8003484 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	60ba      	str	r2, [r7, #8]
 8003442:	781a      	ldrb	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800344e:	b29b      	uxth	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1b7      	bne.n	80033c4 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	2200      	movs	r2, #0
 800345c:	2140      	movs	r1, #64	; 0x40
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f000 f97d 	bl	800375e <UART_WaitOnFlagUntilTimeout>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e00a      	b.n	8003484 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2220      	movs	r2, #32
 8003472:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800347e:	2300      	movs	r3, #0
 8003480:	e000      	b.n	8003484 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003482:	2302      	movs	r3, #2
  }
}
 8003484:	4618      	mov	r0, r3
 8003486:	3718      	adds	r7, #24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	4613      	mov	r3, r2
 8003498:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b20      	cmp	r3, #32
 80034a4:	d140      	bne.n	8003528 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <HAL_UART_Receive_IT+0x26>
 80034ac:	88fb      	ldrh	r3, [r7, #6]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e039      	b.n	800352a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d101      	bne.n	80034c4 <HAL_UART_Receive_IT+0x38>
 80034c0:	2302      	movs	r3, #2
 80034c2:	e032      	b.n	800352a <HAL_UART_Receive_IT+0x9e>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	88fa      	ldrh	r2, [r7, #6]
 80034d6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	88fa      	ldrh	r2, [r7, #6]
 80034dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2222      	movs	r2, #34	; 0x22
 80034e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003502:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	695a      	ldr	r2, [r3, #20]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0201 	orr.w	r2, r2, #1
 8003512:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0220 	orr.w	r2, r2, #32
 8003522:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	e000      	b.n	800352a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003528:	2302      	movs	r3, #2
  }
}
 800352a:	4618      	mov	r0, r3
 800352c:	3714      	adds	r7, #20
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr

08003534 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b088      	sub	sp, #32
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003554:	2300      	movs	r3, #0
 8003556:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003558:	2300      	movs	r3, #0
 800355a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	f003 030f 	and.w	r3, r3, #15
 8003562:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10d      	bne.n	8003586 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	f003 0320 	and.w	r3, r3, #32
 8003570:	2b00      	cmp	r3, #0
 8003572:	d008      	beq.n	8003586 <HAL_UART_IRQHandler+0x52>
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b00      	cmp	r3, #0
 800357c:	d003      	beq.n	8003586 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f9d5 	bl	800392e <UART_Receive_IT>
      return;
 8003584:	e0cb      	b.n	800371e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	2b00      	cmp	r3, #0
 800358a:	f000 80ab 	beq.w	80036e4 <HAL_UART_IRQHandler+0x1b0>
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	2b00      	cmp	r3, #0
 8003596:	d105      	bne.n	80035a4 <HAL_UART_IRQHandler+0x70>
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f000 80a0 	beq.w	80036e4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <HAL_UART_IRQHandler+0x90>
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035bc:	f043 0201 	orr.w	r2, r3, #1
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 0304 	and.w	r3, r3, #4
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00a      	beq.n	80035e4 <HAL_UART_IRQHandler+0xb0>
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d005      	beq.n	80035e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035dc:	f043 0202 	orr.w	r2, r3, #2
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <HAL_UART_IRQHandler+0xd0>
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035fc:	f043 0204 	orr.w	r2, r3, #4
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f003 0308 	and.w	r3, r3, #8
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HAL_UART_IRQHandler+0xf0>
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800361c:	f043 0208 	orr.w	r2, r3, #8
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003628:	2b00      	cmp	r3, #0
 800362a:	d077      	beq.n	800371c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	f003 0320 	and.w	r3, r3, #32
 8003632:	2b00      	cmp	r3, #0
 8003634:	d007      	beq.n	8003646 <HAL_UART_IRQHandler+0x112>
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	f003 0320 	and.w	r3, r3, #32
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 f974 	bl	800392e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003650:	2b00      	cmp	r3, #0
 8003652:	bf14      	ite	ne
 8003654:	2301      	movne	r3, #1
 8003656:	2300      	moveq	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b00      	cmp	r3, #0
 8003666:	d102      	bne.n	800366e <HAL_UART_IRQHandler+0x13a>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d031      	beq.n	80036d2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f8bf 	bl	80037f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367e:	2b00      	cmp	r3, #0
 8003680:	d023      	beq.n	80036ca <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695a      	ldr	r2, [r3, #20]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003690:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003696:	2b00      	cmp	r3, #0
 8003698:	d013      	beq.n	80036c2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800369e:	4a21      	ldr	r2, [pc, #132]	; (8003724 <HAL_UART_IRQHandler+0x1f0>)
 80036a0:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7fe fecc 	bl	8002444 <HAL_DMA_Abort_IT>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d016      	beq.n	80036e0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036bc:	4610      	mov	r0, r2
 80036be:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036c0:	e00e      	b.n	80036e0 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f842 	bl	800374c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036c8:	e00a      	b.n	80036e0 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 f83e 	bl	800374c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036d0:	e006      	b.n	80036e0 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 f83a 	bl	800374c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80036de:	e01d      	b.n	800371c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036e0:	bf00      	nop
    return;
 80036e2:	e01b      	b.n	800371c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d008      	beq.n	8003700 <HAL_UART_IRQHandler+0x1cc>
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 f8ab 	bl	8003854 <UART_Transmit_IT>
    return;
 80036fe:	e00e      	b.n	800371e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003706:	2b00      	cmp	r3, #0
 8003708:	d009      	beq.n	800371e <HAL_UART_IRQHandler+0x1ea>
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003710:	2b00      	cmp	r3, #0
 8003712:	d004      	beq.n	800371e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 f8f2 	bl	80038fe <UART_EndTransmit_IT>
    return;
 800371a:	e000      	b.n	800371e <HAL_UART_IRQHandler+0x1ea>
    return;
 800371c:	bf00      	nop
  }
}
 800371e:	3720      	adds	r7, #32
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	0800382d 	.word	0x0800382d

08003728 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	bc80      	pop	{r7}
 8003738:	4770      	bx	lr

0800373a <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800373a:	b480      	push	{r7}
 800373c:	b083      	sub	sp, #12
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr

0800374c <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	bc80      	pop	{r7}
 800375c:	4770      	bx	lr

0800375e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b084      	sub	sp, #16
 8003762:	af00      	add	r7, sp, #0
 8003764:	60f8      	str	r0, [r7, #12]
 8003766:	60b9      	str	r1, [r7, #8]
 8003768:	603b      	str	r3, [r7, #0]
 800376a:	4613      	mov	r3, r2
 800376c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800376e:	e02c      	b.n	80037ca <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003776:	d028      	beq.n	80037ca <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d007      	beq.n	800378e <UART_WaitOnFlagUntilTimeout+0x30>
 800377e:	f7fe fd29 	bl	80021d4 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	429a      	cmp	r2, r3
 800378c:	d21d      	bcs.n	80037ca <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800379c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	695a      	ldr	r2, [r3, #20]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0201 	bic.w	r2, r2, #1
 80037ac:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2220      	movs	r2, #32
 80037b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2220      	movs	r2, #32
 80037ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e00f      	b.n	80037ea <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	4013      	ands	r3, r2
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	bf0c      	ite	eq
 80037da:	2301      	moveq	r3, #1
 80037dc:	2300      	movne	r3, #0
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	461a      	mov	r2, r3
 80037e2:	79fb      	ldrb	r3, [r7, #7]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d0c3      	beq.n	8003770 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68da      	ldr	r2, [r3, #12]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003808:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	695a      	ldr	r2, [r3, #20]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 0201 	bic.w	r2, r2, #1
 8003818:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2220      	movs	r2, #32
 800381e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr

0800382c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f7ff ff80 	bl	800374c <HAL_UART_ErrorCallback>
}
 800384c:	bf00      	nop
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b21      	cmp	r3, #33	; 0x21
 8003866:	d144      	bne.n	80038f2 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003870:	d11a      	bne.n	80038a8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	881b      	ldrh	r3, [r3, #0]
 800387c:	461a      	mov	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003886:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d105      	bne.n	800389c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	1c9a      	adds	r2, r3, #2
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	621a      	str	r2, [r3, #32]
 800389a:	e00e      	b.n	80038ba <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	1c5a      	adds	r2, r3, #1
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	621a      	str	r2, [r3, #32]
 80038a6:	e008      	b.n	80038ba <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	1c59      	adds	r1, r3, #1
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	6211      	str	r1, [r2, #32]
 80038b2:	781a      	ldrb	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	4619      	mov	r1, r3
 80038c8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10f      	bne.n	80038ee <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68da      	ldr	r2, [r3, #12]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038dc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68da      	ldr	r2, [r3, #12]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038ec:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038ee:	2300      	movs	r3, #0
 80038f0:	e000      	b.n	80038f4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80038f2:	2302      	movs	r3, #2
  }
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3714      	adds	r7, #20
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc80      	pop	{r7}
 80038fc:	4770      	bx	lr

080038fe <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68da      	ldr	r2, [r3, #12]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003914:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7ff ff02 	bl	8003728 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b084      	sub	sp, #16
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b22      	cmp	r3, #34	; 0x22
 8003940:	d171      	bne.n	8003a26 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800394a:	d123      	bne.n	8003994 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003950:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10e      	bne.n	8003978 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	b29b      	uxth	r3, r3
 8003962:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003970:	1c9a      	adds	r2, r3, #2
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	629a      	str	r2, [r3, #40]	; 0x28
 8003976:	e029      	b.n	80039cc <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	b29b      	uxth	r3, r3
 8003980:	b2db      	uxtb	r3, r3
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	629a      	str	r2, [r3, #40]	; 0x28
 8003992:	e01b      	b.n	80039cc <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10a      	bne.n	80039b2 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	6858      	ldr	r0, [r3, #4]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a6:	1c59      	adds	r1, r3, #1
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	6291      	str	r1, [r2, #40]	; 0x28
 80039ac:	b2c2      	uxtb	r2, r0
 80039ae:	701a      	strb	r2, [r3, #0]
 80039b0:	e00c      	b.n	80039cc <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039be:	1c58      	adds	r0, r3, #1
 80039c0:	6879      	ldr	r1, [r7, #4]
 80039c2:	6288      	str	r0, [r1, #40]	; 0x28
 80039c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80039c8:	b2d2      	uxtb	r2, r2
 80039ca:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	4619      	mov	r1, r3
 80039da:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d120      	bne.n	8003a22 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f022 0220 	bic.w	r2, r2, #32
 80039ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039fe:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	695a      	ldr	r2, [r3, #20]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
 8003a0e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2220      	movs	r2, #32
 8003a14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f7ff fe8e 	bl	800373a <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e002      	b.n	8003a28 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	e000      	b.n	8003a28 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003a26:	2302      	movs	r3, #2
  }
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a30:	b5b0      	push	{r4, r5, r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	431a      	orrs	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a72:	f023 030c 	bic.w	r3, r3, #12
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6812      	ldr	r2, [r2, #0]
 8003a7a:	68f9      	ldr	r1, [r7, #12]
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	699a      	ldr	r2, [r3, #24]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a6f      	ldr	r2, [pc, #444]	; (8003c58 <UART_SetConfig+0x228>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d16b      	bne.n	8003b78 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003aa0:	f7ff fb96 	bl	80031d0 <HAL_RCC_GetPCLK2Freq>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	009a      	lsls	r2, r3, #2
 8003aae:	441a      	add	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aba:	4a68      	ldr	r2, [pc, #416]	; (8003c5c <UART_SetConfig+0x22c>)
 8003abc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac0:	095b      	lsrs	r3, r3, #5
 8003ac2:	011c      	lsls	r4, r3, #4
 8003ac4:	f7ff fb84 	bl	80031d0 <HAL_RCC_GetPCLK2Freq>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	4613      	mov	r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	4413      	add	r3, r2
 8003ad0:	009a      	lsls	r2, r3, #2
 8003ad2:	441a      	add	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	fbb2 f5f3 	udiv	r5, r2, r3
 8003ade:	f7ff fb77 	bl	80031d0 <HAL_RCC_GetPCLK2Freq>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	009a      	lsls	r2, r3, #2
 8003aec:	441a      	add	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af8:	4a58      	ldr	r2, [pc, #352]	; (8003c5c <UART_SetConfig+0x22c>)
 8003afa:	fba2 2303 	umull	r2, r3, r2, r3
 8003afe:	095b      	lsrs	r3, r3, #5
 8003b00:	2264      	movs	r2, #100	; 0x64
 8003b02:	fb02 f303 	mul.w	r3, r2, r3
 8003b06:	1aeb      	subs	r3, r5, r3
 8003b08:	011b      	lsls	r3, r3, #4
 8003b0a:	3332      	adds	r3, #50	; 0x32
 8003b0c:	4a53      	ldr	r2, [pc, #332]	; (8003c5c <UART_SetConfig+0x22c>)
 8003b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b12:	095b      	lsrs	r3, r3, #5
 8003b14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b18:	441c      	add	r4, r3
 8003b1a:	f7ff fb59 	bl	80031d0 <HAL_RCC_GetPCLK2Freq>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	4613      	mov	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	4413      	add	r3, r2
 8003b26:	009a      	lsls	r2, r3, #2
 8003b28:	441a      	add	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	fbb2 f5f3 	udiv	r5, r2, r3
 8003b34:	f7ff fb4c 	bl	80031d0 <HAL_RCC_GetPCLK2Freq>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	4413      	add	r3, r2
 8003b40:	009a      	lsls	r2, r3, #2
 8003b42:	441a      	add	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b4e:	4a43      	ldr	r2, [pc, #268]	; (8003c5c <UART_SetConfig+0x22c>)
 8003b50:	fba2 2303 	umull	r2, r3, r2, r3
 8003b54:	095b      	lsrs	r3, r3, #5
 8003b56:	2264      	movs	r2, #100	; 0x64
 8003b58:	fb02 f303 	mul.w	r3, r2, r3
 8003b5c:	1aeb      	subs	r3, r5, r3
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	3332      	adds	r3, #50	; 0x32
 8003b62:	4a3e      	ldr	r2, [pc, #248]	; (8003c5c <UART_SetConfig+0x22c>)
 8003b64:	fba2 2303 	umull	r2, r3, r2, r3
 8003b68:	095b      	lsrs	r3, r3, #5
 8003b6a:	f003 020f 	and.w	r2, r3, #15
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4422      	add	r2, r4
 8003b74:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003b76:	e06a      	b.n	8003c4e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003b78:	f7ff fb16 	bl	80031a8 <HAL_RCC_GetPCLK1Freq>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	4613      	mov	r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4413      	add	r3, r2
 8003b84:	009a      	lsls	r2, r3, #2
 8003b86:	441a      	add	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b92:	4a32      	ldr	r2, [pc, #200]	; (8003c5c <UART_SetConfig+0x22c>)
 8003b94:	fba2 2303 	umull	r2, r3, r2, r3
 8003b98:	095b      	lsrs	r3, r3, #5
 8003b9a:	011c      	lsls	r4, r3, #4
 8003b9c:	f7ff fb04 	bl	80031a8 <HAL_RCC_GetPCLK1Freq>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4413      	add	r3, r2
 8003ba8:	009a      	lsls	r2, r3, #2
 8003baa:	441a      	add	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	fbb2 f5f3 	udiv	r5, r2, r3
 8003bb6:	f7ff faf7 	bl	80031a8 <HAL_RCC_GetPCLK1Freq>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	009a      	lsls	r2, r3, #2
 8003bc4:	441a      	add	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd0:	4a22      	ldr	r2, [pc, #136]	; (8003c5c <UART_SetConfig+0x22c>)
 8003bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd6:	095b      	lsrs	r3, r3, #5
 8003bd8:	2264      	movs	r2, #100	; 0x64
 8003bda:	fb02 f303 	mul.w	r3, r2, r3
 8003bde:	1aeb      	subs	r3, r5, r3
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	3332      	adds	r3, #50	; 0x32
 8003be4:	4a1d      	ldr	r2, [pc, #116]	; (8003c5c <UART_SetConfig+0x22c>)
 8003be6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bea:	095b      	lsrs	r3, r3, #5
 8003bec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bf0:	441c      	add	r4, r3
 8003bf2:	f7ff fad9 	bl	80031a8 <HAL_RCC_GetPCLK1Freq>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	4413      	add	r3, r2
 8003bfe:	009a      	lsls	r2, r3, #2
 8003c00:	441a      	add	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	fbb2 f5f3 	udiv	r5, r2, r3
 8003c0c:	f7ff facc 	bl	80031a8 <HAL_RCC_GetPCLK1Freq>
 8003c10:	4602      	mov	r2, r0
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	009a      	lsls	r2, r3, #2
 8003c1a:	441a      	add	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c26:	4a0d      	ldr	r2, [pc, #52]	; (8003c5c <UART_SetConfig+0x22c>)
 8003c28:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2c:	095b      	lsrs	r3, r3, #5
 8003c2e:	2264      	movs	r2, #100	; 0x64
 8003c30:	fb02 f303 	mul.w	r3, r2, r3
 8003c34:	1aeb      	subs	r3, r5, r3
 8003c36:	011b      	lsls	r3, r3, #4
 8003c38:	3332      	adds	r3, #50	; 0x32
 8003c3a:	4a08      	ldr	r2, [pc, #32]	; (8003c5c <UART_SetConfig+0x22c>)
 8003c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c40:	095b      	lsrs	r3, r3, #5
 8003c42:	f003 020f 	and.w	r2, r3, #15
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4422      	add	r2, r4
 8003c4c:	609a      	str	r2, [r3, #8]
}
 8003c4e:	bf00      	nop
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bdb0      	pop	{r4, r5, r7, pc}
 8003c56:	bf00      	nop
 8003c58:	40013800 	.word	0x40013800
 8003c5c:	51eb851f 	.word	0x51eb851f

08003c60 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	6812      	ldr	r2, [r2, #0]
 8003c78:	f023 0101 	bic.w	r1, r3, #1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d132      	bne.n	8003cf0 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003c94:	4b31      	ldr	r3, [pc, #196]	; (8003d5c <FSMC_NORSRAM_Init+0xfc>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	6851      	ldr	r1, [r2, #4]
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	6892      	ldr	r2, [r2, #8]
 8003ca0:	4311      	orrs	r1, r2
 8003ca2:	683a      	ldr	r2, [r7, #0]
 8003ca4:	68d2      	ldr	r2, [r2, #12]
 8003ca6:	4311      	orrs	r1, r2
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	6912      	ldr	r2, [r2, #16]
 8003cac:	4311      	orrs	r1, r2
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	6952      	ldr	r2, [r2, #20]
 8003cb2:	4311      	orrs	r1, r2
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	6992      	ldr	r2, [r2, #24]
 8003cb8:	4311      	orrs	r1, r2
 8003cba:	683a      	ldr	r2, [r7, #0]
 8003cbc:	69d2      	ldr	r2, [r2, #28]
 8003cbe:	4311      	orrs	r1, r2
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	6a12      	ldr	r2, [r2, #32]
 8003cc4:	4311      	orrs	r1, r2
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003cca:	4311      	orrs	r1, r2
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003cd0:	4311      	orrs	r1, r2
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003cd6:	4311      	orrs	r1, r2
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	6812      	ldr	r2, [r2, #0]
 8003ce4:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003cee:	e02f      	b.n	8003d50 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003cfa:	4b18      	ldr	r3, [pc, #96]	; (8003d5c <FSMC_NORSRAM_Init+0xfc>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	6851      	ldr	r1, [r2, #4]
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	6892      	ldr	r2, [r2, #8]
 8003d06:	4311      	orrs	r1, r2
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	68d2      	ldr	r2, [r2, #12]
 8003d0c:	4311      	orrs	r1, r2
 8003d0e:	683a      	ldr	r2, [r7, #0]
 8003d10:	6912      	ldr	r2, [r2, #16]
 8003d12:	4311      	orrs	r1, r2
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	6952      	ldr	r2, [r2, #20]
 8003d18:	4311      	orrs	r1, r2
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	6992      	ldr	r2, [r2, #24]
 8003d1e:	4311      	orrs	r1, r2
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	69d2      	ldr	r2, [r2, #28]
 8003d24:	4311      	orrs	r1, r2
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	6a12      	ldr	r2, [r2, #32]
 8003d2a:	4311      	orrs	r1, r2
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d30:	4311      	orrs	r1, r2
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003d36:	4311      	orrs	r1, r2
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003d3c:	4311      	orrs	r1, r2
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003d42:	4311      	orrs	r1, r2
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	6812      	ldr	r2, [r2, #0]
 8003d48:	4319      	orrs	r1, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bc80      	pop	{r7}
 8003d5a:	4770      	bx	lr
 8003d5c:	fff70081 	.word	0xfff70081

08003d60 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	1c5a      	adds	r2, r3, #1
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d76:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	431a      	orrs	r2, r3
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	021b      	lsls	r3, r3, #8
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	041b      	lsls	r3, r3, #16
 8003d94:	431a      	orrs	r2, r3
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	051b      	lsls	r3, r3, #20
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	695b      	ldr	r3, [r3, #20]
 8003da4:	3b02      	subs	r3, #2
 8003da6:	061b      	lsls	r3, r3, #24
 8003da8:	431a      	orrs	r2, r3
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	3201      	adds	r2, #1
 8003db4:	4319      	orrs	r1, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bc80      	pop	{r7}
 8003dc6:	4770      	bx	lr

08003dc8 <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
 8003dd4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ddc:	d11d      	bne.n	8003e1a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003de6:	4b13      	ldr	r3, [pc, #76]	; (8003e34 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	68ba      	ldr	r2, [r7, #8]
 8003dec:	6811      	ldr	r1, [r2, #0]
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	6852      	ldr	r2, [r2, #4]
 8003df2:	0112      	lsls	r2, r2, #4
 8003df4:	4311      	orrs	r1, r2
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	6892      	ldr	r2, [r2, #8]
 8003dfa:	0212      	lsls	r2, r2, #8
 8003dfc:	4311      	orrs	r1, r2
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	6992      	ldr	r2, [r2, #24]
 8003e02:	4311      	orrs	r1, r2
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	68d2      	ldr	r2, [r2, #12]
 8003e08:	0412      	lsls	r2, r2, #16
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	ea43 0102 	orr.w	r1, r3, r2
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003e18:	e005      	b.n	8003e26 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bc80      	pop	{r7}
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	cff00000 	.word	0xcff00000

08003e38 <__errno>:
 8003e38:	4b01      	ldr	r3, [pc, #4]	; (8003e40 <__errno+0x8>)
 8003e3a:	6818      	ldr	r0, [r3, #0]
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	200000c0 	.word	0x200000c0

08003e44 <__libc_init_array>:
 8003e44:	b570      	push	{r4, r5, r6, lr}
 8003e46:	2600      	movs	r6, #0
 8003e48:	4d0c      	ldr	r5, [pc, #48]	; (8003e7c <__libc_init_array+0x38>)
 8003e4a:	4c0d      	ldr	r4, [pc, #52]	; (8003e80 <__libc_init_array+0x3c>)
 8003e4c:	1b64      	subs	r4, r4, r5
 8003e4e:	10a4      	asrs	r4, r4, #2
 8003e50:	42a6      	cmp	r6, r4
 8003e52:	d109      	bne.n	8003e68 <__libc_init_array+0x24>
 8003e54:	f000 ff2a 	bl	8004cac <_init>
 8003e58:	2600      	movs	r6, #0
 8003e5a:	4d0a      	ldr	r5, [pc, #40]	; (8003e84 <__libc_init_array+0x40>)
 8003e5c:	4c0a      	ldr	r4, [pc, #40]	; (8003e88 <__libc_init_array+0x44>)
 8003e5e:	1b64      	subs	r4, r4, r5
 8003e60:	10a4      	asrs	r4, r4, #2
 8003e62:	42a6      	cmp	r6, r4
 8003e64:	d105      	bne.n	8003e72 <__libc_init_array+0x2e>
 8003e66:	bd70      	pop	{r4, r5, r6, pc}
 8003e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e6c:	4798      	blx	r3
 8003e6e:	3601      	adds	r6, #1
 8003e70:	e7ee      	b.n	8003e50 <__libc_init_array+0xc>
 8003e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e76:	4798      	blx	r3
 8003e78:	3601      	adds	r6, #1
 8003e7a:	e7f2      	b.n	8003e62 <__libc_init_array+0x1e>
 8003e7c:	080053b8 	.word	0x080053b8
 8003e80:	080053b8 	.word	0x080053b8
 8003e84:	080053b8 	.word	0x080053b8
 8003e88:	080053bc 	.word	0x080053bc

08003e8c <memset>:
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	4402      	add	r2, r0
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d100      	bne.n	8003e96 <memset+0xa>
 8003e94:	4770      	bx	lr
 8003e96:	f803 1b01 	strb.w	r1, [r3], #1
 8003e9a:	e7f9      	b.n	8003e90 <memset+0x4>

08003e9c <pow>:
 8003e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ea0:	4614      	mov	r4, r2
 8003ea2:	461d      	mov	r5, r3
 8003ea4:	4680      	mov	r8, r0
 8003ea6:	4689      	mov	r9, r1
 8003ea8:	f000 f886 	bl	8003fb8 <__ieee754_pow>
 8003eac:	4622      	mov	r2, r4
 8003eae:	4606      	mov	r6, r0
 8003eb0:	460f      	mov	r7, r1
 8003eb2:	462b      	mov	r3, r5
 8003eb4:	4620      	mov	r0, r4
 8003eb6:	4629      	mov	r1, r5
 8003eb8:	f7fc fe0c 	bl	8000ad4 <__aeabi_dcmpun>
 8003ebc:	bbc8      	cbnz	r0, 8003f32 <pow+0x96>
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	4640      	mov	r0, r8
 8003ec4:	4649      	mov	r1, r9
 8003ec6:	f7fc fdd3 	bl	8000a70 <__aeabi_dcmpeq>
 8003eca:	b1b8      	cbz	r0, 8003efc <pow+0x60>
 8003ecc:	2200      	movs	r2, #0
 8003ece:	2300      	movs	r3, #0
 8003ed0:	4620      	mov	r0, r4
 8003ed2:	4629      	mov	r1, r5
 8003ed4:	f7fc fdcc 	bl	8000a70 <__aeabi_dcmpeq>
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d141      	bne.n	8003f60 <pow+0xc4>
 8003edc:	4620      	mov	r0, r4
 8003ede:	4629      	mov	r1, r5
 8003ee0:	f000 fe5f 	bl	8004ba2 <finite>
 8003ee4:	b328      	cbz	r0, 8003f32 <pow+0x96>
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	2300      	movs	r3, #0
 8003eea:	4620      	mov	r0, r4
 8003eec:	4629      	mov	r1, r5
 8003eee:	f7fc fdc9 	bl	8000a84 <__aeabi_dcmplt>
 8003ef2:	b1f0      	cbz	r0, 8003f32 <pow+0x96>
 8003ef4:	f7ff ffa0 	bl	8003e38 <__errno>
 8003ef8:	2322      	movs	r3, #34	; 0x22
 8003efa:	e019      	b.n	8003f30 <pow+0x94>
 8003efc:	4630      	mov	r0, r6
 8003efe:	4639      	mov	r1, r7
 8003f00:	f000 fe4f 	bl	8004ba2 <finite>
 8003f04:	b9c8      	cbnz	r0, 8003f3a <pow+0x9e>
 8003f06:	4640      	mov	r0, r8
 8003f08:	4649      	mov	r1, r9
 8003f0a:	f000 fe4a 	bl	8004ba2 <finite>
 8003f0e:	b1a0      	cbz	r0, 8003f3a <pow+0x9e>
 8003f10:	4620      	mov	r0, r4
 8003f12:	4629      	mov	r1, r5
 8003f14:	f000 fe45 	bl	8004ba2 <finite>
 8003f18:	b178      	cbz	r0, 8003f3a <pow+0x9e>
 8003f1a:	4632      	mov	r2, r6
 8003f1c:	463b      	mov	r3, r7
 8003f1e:	4630      	mov	r0, r6
 8003f20:	4639      	mov	r1, r7
 8003f22:	f7fc fdd7 	bl	8000ad4 <__aeabi_dcmpun>
 8003f26:	2800      	cmp	r0, #0
 8003f28:	d0e4      	beq.n	8003ef4 <pow+0x58>
 8003f2a:	f7ff ff85 	bl	8003e38 <__errno>
 8003f2e:	2321      	movs	r3, #33	; 0x21
 8003f30:	6003      	str	r3, [r0, #0]
 8003f32:	4630      	mov	r0, r6
 8003f34:	4639      	mov	r1, r7
 8003f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	4630      	mov	r0, r6
 8003f40:	4639      	mov	r1, r7
 8003f42:	f7fc fd95 	bl	8000a70 <__aeabi_dcmpeq>
 8003f46:	2800      	cmp	r0, #0
 8003f48:	d0f3      	beq.n	8003f32 <pow+0x96>
 8003f4a:	4640      	mov	r0, r8
 8003f4c:	4649      	mov	r1, r9
 8003f4e:	f000 fe28 	bl	8004ba2 <finite>
 8003f52:	2800      	cmp	r0, #0
 8003f54:	d0ed      	beq.n	8003f32 <pow+0x96>
 8003f56:	4620      	mov	r0, r4
 8003f58:	4629      	mov	r1, r5
 8003f5a:	f000 fe22 	bl	8004ba2 <finite>
 8003f5e:	e7c8      	b.n	8003ef2 <pow+0x56>
 8003f60:	2600      	movs	r6, #0
 8003f62:	4f01      	ldr	r7, [pc, #4]	; (8003f68 <pow+0xcc>)
 8003f64:	e7e5      	b.n	8003f32 <pow+0x96>
 8003f66:	bf00      	nop
 8003f68:	3ff00000 	.word	0x3ff00000

08003f6c <sqrt>:
 8003f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f6e:	4606      	mov	r6, r0
 8003f70:	460f      	mov	r7, r1
 8003f72:	f000 fd37 	bl	80049e4 <__ieee754_sqrt>
 8003f76:	4632      	mov	r2, r6
 8003f78:	4604      	mov	r4, r0
 8003f7a:	460d      	mov	r5, r1
 8003f7c:	463b      	mov	r3, r7
 8003f7e:	4630      	mov	r0, r6
 8003f80:	4639      	mov	r1, r7
 8003f82:	f7fc fda7 	bl	8000ad4 <__aeabi_dcmpun>
 8003f86:	b990      	cbnz	r0, 8003fae <sqrt+0x42>
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	4630      	mov	r0, r6
 8003f8e:	4639      	mov	r1, r7
 8003f90:	f7fc fd78 	bl	8000a84 <__aeabi_dcmplt>
 8003f94:	b158      	cbz	r0, 8003fae <sqrt+0x42>
 8003f96:	f7ff ff4f 	bl	8003e38 <__errno>
 8003f9a:	2321      	movs	r3, #33	; 0x21
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	6003      	str	r3, [r0, #0]
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	4610      	mov	r0, r2
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	f7fc fc25 	bl	80007f4 <__aeabi_ddiv>
 8003faa:	4604      	mov	r4, r0
 8003fac:	460d      	mov	r5, r1
 8003fae:	4620      	mov	r0, r4
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fb4:	0000      	movs	r0, r0
	...

08003fb8 <__ieee754_pow>:
 8003fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fbc:	b093      	sub	sp, #76	; 0x4c
 8003fbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fc2:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8003fc6:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8003fca:	4689      	mov	r9, r1
 8003fcc:	ea56 0102 	orrs.w	r1, r6, r2
 8003fd0:	4680      	mov	r8, r0
 8003fd2:	d111      	bne.n	8003ff8 <__ieee754_pow+0x40>
 8003fd4:	1803      	adds	r3, r0, r0
 8003fd6:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 8003fda:	4152      	adcs	r2, r2
 8003fdc:	4299      	cmp	r1, r3
 8003fde:	4b82      	ldr	r3, [pc, #520]	; (80041e8 <__ieee754_pow+0x230>)
 8003fe0:	4193      	sbcs	r3, r2
 8003fe2:	f080 84b9 	bcs.w	8004958 <__ieee754_pow+0x9a0>
 8003fe6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003fea:	4640      	mov	r0, r8
 8003fec:	4649      	mov	r1, r9
 8003fee:	f7fc f921 	bl	8000234 <__adddf3>
 8003ff2:	4683      	mov	fp, r0
 8003ff4:	468c      	mov	ip, r1
 8003ff6:	e06f      	b.n	80040d8 <__ieee754_pow+0x120>
 8003ff8:	4b7c      	ldr	r3, [pc, #496]	; (80041ec <__ieee754_pow+0x234>)
 8003ffa:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8003ffe:	429c      	cmp	r4, r3
 8004000:	464d      	mov	r5, r9
 8004002:	4682      	mov	sl, r0
 8004004:	dc06      	bgt.n	8004014 <__ieee754_pow+0x5c>
 8004006:	d101      	bne.n	800400c <__ieee754_pow+0x54>
 8004008:	2800      	cmp	r0, #0
 800400a:	d1ec      	bne.n	8003fe6 <__ieee754_pow+0x2e>
 800400c:	429e      	cmp	r6, r3
 800400e:	dc01      	bgt.n	8004014 <__ieee754_pow+0x5c>
 8004010:	d10f      	bne.n	8004032 <__ieee754_pow+0x7a>
 8004012:	b172      	cbz	r2, 8004032 <__ieee754_pow+0x7a>
 8004014:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8004018:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800401c:	ea55 050a 	orrs.w	r5, r5, sl
 8004020:	d1e1      	bne.n	8003fe6 <__ieee754_pow+0x2e>
 8004022:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004026:	18db      	adds	r3, r3, r3
 8004028:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800402c:	4152      	adcs	r2, r2
 800402e:	429d      	cmp	r5, r3
 8004030:	e7d5      	b.n	8003fde <__ieee754_pow+0x26>
 8004032:	2d00      	cmp	r5, #0
 8004034:	da39      	bge.n	80040aa <__ieee754_pow+0xf2>
 8004036:	4b6e      	ldr	r3, [pc, #440]	; (80041f0 <__ieee754_pow+0x238>)
 8004038:	429e      	cmp	r6, r3
 800403a:	dc52      	bgt.n	80040e2 <__ieee754_pow+0x12a>
 800403c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004040:	429e      	cmp	r6, r3
 8004042:	f340 849c 	ble.w	800497e <__ieee754_pow+0x9c6>
 8004046:	1533      	asrs	r3, r6, #20
 8004048:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800404c:	2b14      	cmp	r3, #20
 800404e:	dd0f      	ble.n	8004070 <__ieee754_pow+0xb8>
 8004050:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004054:	fa22 f103 	lsr.w	r1, r2, r3
 8004058:	fa01 f303 	lsl.w	r3, r1, r3
 800405c:	4293      	cmp	r3, r2
 800405e:	f040 848e 	bne.w	800497e <__ieee754_pow+0x9c6>
 8004062:	f001 0101 	and.w	r1, r1, #1
 8004066:	f1c1 0302 	rsb	r3, r1, #2
 800406a:	9300      	str	r3, [sp, #0]
 800406c:	b182      	cbz	r2, 8004090 <__ieee754_pow+0xd8>
 800406e:	e05d      	b.n	800412c <__ieee754_pow+0x174>
 8004070:	2a00      	cmp	r2, #0
 8004072:	d159      	bne.n	8004128 <__ieee754_pow+0x170>
 8004074:	f1c3 0314 	rsb	r3, r3, #20
 8004078:	fa46 f103 	asr.w	r1, r6, r3
 800407c:	fa01 f303 	lsl.w	r3, r1, r3
 8004080:	42b3      	cmp	r3, r6
 8004082:	f040 8479 	bne.w	8004978 <__ieee754_pow+0x9c0>
 8004086:	f001 0101 	and.w	r1, r1, #1
 800408a:	f1c1 0302 	rsb	r3, r1, #2
 800408e:	9300      	str	r3, [sp, #0]
 8004090:	4b58      	ldr	r3, [pc, #352]	; (80041f4 <__ieee754_pow+0x23c>)
 8004092:	429e      	cmp	r6, r3
 8004094:	d132      	bne.n	80040fc <__ieee754_pow+0x144>
 8004096:	2f00      	cmp	r7, #0
 8004098:	f280 846a 	bge.w	8004970 <__ieee754_pow+0x9b8>
 800409c:	4642      	mov	r2, r8
 800409e:	464b      	mov	r3, r9
 80040a0:	2000      	movs	r0, #0
 80040a2:	4954      	ldr	r1, [pc, #336]	; (80041f4 <__ieee754_pow+0x23c>)
 80040a4:	f7fc fba6 	bl	80007f4 <__aeabi_ddiv>
 80040a8:	e7a3      	b.n	8003ff2 <__ieee754_pow+0x3a>
 80040aa:	2300      	movs	r3, #0
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	2a00      	cmp	r2, #0
 80040b0:	d13c      	bne.n	800412c <__ieee754_pow+0x174>
 80040b2:	4b4e      	ldr	r3, [pc, #312]	; (80041ec <__ieee754_pow+0x234>)
 80040b4:	429e      	cmp	r6, r3
 80040b6:	d1eb      	bne.n	8004090 <__ieee754_pow+0xd8>
 80040b8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80040bc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80040c0:	ea53 030a 	orrs.w	r3, r3, sl
 80040c4:	f000 8448 	beq.w	8004958 <__ieee754_pow+0x9a0>
 80040c8:	4b4b      	ldr	r3, [pc, #300]	; (80041f8 <__ieee754_pow+0x240>)
 80040ca:	429c      	cmp	r4, r3
 80040cc:	dd0b      	ble.n	80040e6 <__ieee754_pow+0x12e>
 80040ce:	2f00      	cmp	r7, #0
 80040d0:	f2c0 8448 	blt.w	8004964 <__ieee754_pow+0x9ac>
 80040d4:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80040d8:	4658      	mov	r0, fp
 80040da:	4661      	mov	r1, ip
 80040dc:	b013      	add	sp, #76	; 0x4c
 80040de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e2:	2302      	movs	r3, #2
 80040e4:	e7e2      	b.n	80040ac <__ieee754_pow+0xf4>
 80040e6:	2f00      	cmp	r7, #0
 80040e8:	f04f 0b00 	mov.w	fp, #0
 80040ec:	f04f 0c00 	mov.w	ip, #0
 80040f0:	daf2      	bge.n	80040d8 <__ieee754_pow+0x120>
 80040f2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80040f6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80040fa:	e7ed      	b.n	80040d8 <__ieee754_pow+0x120>
 80040fc:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8004100:	d106      	bne.n	8004110 <__ieee754_pow+0x158>
 8004102:	4642      	mov	r2, r8
 8004104:	464b      	mov	r3, r9
 8004106:	4640      	mov	r0, r8
 8004108:	4649      	mov	r1, r9
 800410a:	f7fc fa49 	bl	80005a0 <__aeabi_dmul>
 800410e:	e770      	b.n	8003ff2 <__ieee754_pow+0x3a>
 8004110:	4b3a      	ldr	r3, [pc, #232]	; (80041fc <__ieee754_pow+0x244>)
 8004112:	429f      	cmp	r7, r3
 8004114:	d10a      	bne.n	800412c <__ieee754_pow+0x174>
 8004116:	2d00      	cmp	r5, #0
 8004118:	db08      	blt.n	800412c <__ieee754_pow+0x174>
 800411a:	4640      	mov	r0, r8
 800411c:	4649      	mov	r1, r9
 800411e:	b013      	add	sp, #76	; 0x4c
 8004120:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004124:	f000 bc5e 	b.w	80049e4 <__ieee754_sqrt>
 8004128:	2300      	movs	r3, #0
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	4640      	mov	r0, r8
 800412e:	4649      	mov	r1, r9
 8004130:	f000 fd34 	bl	8004b9c <fabs>
 8004134:	4683      	mov	fp, r0
 8004136:	468c      	mov	ip, r1
 8004138:	f1ba 0f00 	cmp.w	sl, #0
 800413c:	d128      	bne.n	8004190 <__ieee754_pow+0x1d8>
 800413e:	b124      	cbz	r4, 800414a <__ieee754_pow+0x192>
 8004140:	4b2c      	ldr	r3, [pc, #176]	; (80041f4 <__ieee754_pow+0x23c>)
 8004142:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8004146:	429a      	cmp	r2, r3
 8004148:	d122      	bne.n	8004190 <__ieee754_pow+0x1d8>
 800414a:	2f00      	cmp	r7, #0
 800414c:	da07      	bge.n	800415e <__ieee754_pow+0x1a6>
 800414e:	465a      	mov	r2, fp
 8004150:	4663      	mov	r3, ip
 8004152:	2000      	movs	r0, #0
 8004154:	4927      	ldr	r1, [pc, #156]	; (80041f4 <__ieee754_pow+0x23c>)
 8004156:	f7fc fb4d 	bl	80007f4 <__aeabi_ddiv>
 800415a:	4683      	mov	fp, r0
 800415c:	468c      	mov	ip, r1
 800415e:	2d00      	cmp	r5, #0
 8004160:	daba      	bge.n	80040d8 <__ieee754_pow+0x120>
 8004162:	9b00      	ldr	r3, [sp, #0]
 8004164:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004168:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800416c:	4323      	orrs	r3, r4
 800416e:	d108      	bne.n	8004182 <__ieee754_pow+0x1ca>
 8004170:	465a      	mov	r2, fp
 8004172:	4663      	mov	r3, ip
 8004174:	4658      	mov	r0, fp
 8004176:	4661      	mov	r1, ip
 8004178:	f7fc f85a 	bl	8000230 <__aeabi_dsub>
 800417c:	4602      	mov	r2, r0
 800417e:	460b      	mov	r3, r1
 8004180:	e790      	b.n	80040a4 <__ieee754_pow+0xec>
 8004182:	9b00      	ldr	r3, [sp, #0]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d1a7      	bne.n	80040d8 <__ieee754_pow+0x120>
 8004188:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800418c:	469c      	mov	ip, r3
 800418e:	e7a3      	b.n	80040d8 <__ieee754_pow+0x120>
 8004190:	0feb      	lsrs	r3, r5, #31
 8004192:	3b01      	subs	r3, #1
 8004194:	930c      	str	r3, [sp, #48]	; 0x30
 8004196:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004198:	9b00      	ldr	r3, [sp, #0]
 800419a:	4313      	orrs	r3, r2
 800419c:	d104      	bne.n	80041a8 <__ieee754_pow+0x1f0>
 800419e:	4642      	mov	r2, r8
 80041a0:	464b      	mov	r3, r9
 80041a2:	4640      	mov	r0, r8
 80041a4:	4649      	mov	r1, r9
 80041a6:	e7e7      	b.n	8004178 <__ieee754_pow+0x1c0>
 80041a8:	4b15      	ldr	r3, [pc, #84]	; (8004200 <__ieee754_pow+0x248>)
 80041aa:	429e      	cmp	r6, r3
 80041ac:	f340 80f6 	ble.w	800439c <__ieee754_pow+0x3e4>
 80041b0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80041b4:	429e      	cmp	r6, r3
 80041b6:	4b10      	ldr	r3, [pc, #64]	; (80041f8 <__ieee754_pow+0x240>)
 80041b8:	dd09      	ble.n	80041ce <__ieee754_pow+0x216>
 80041ba:	429c      	cmp	r4, r3
 80041bc:	dc0c      	bgt.n	80041d8 <__ieee754_pow+0x220>
 80041be:	2f00      	cmp	r7, #0
 80041c0:	da0c      	bge.n	80041dc <__ieee754_pow+0x224>
 80041c2:	2000      	movs	r0, #0
 80041c4:	b013      	add	sp, #76	; 0x4c
 80041c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ca:	f000 bce2 	b.w	8004b92 <__math_oflow>
 80041ce:	429c      	cmp	r4, r3
 80041d0:	dbf5      	blt.n	80041be <__ieee754_pow+0x206>
 80041d2:	4b08      	ldr	r3, [pc, #32]	; (80041f4 <__ieee754_pow+0x23c>)
 80041d4:	429c      	cmp	r4, r3
 80041d6:	dd15      	ble.n	8004204 <__ieee754_pow+0x24c>
 80041d8:	2f00      	cmp	r7, #0
 80041da:	dcf2      	bgt.n	80041c2 <__ieee754_pow+0x20a>
 80041dc:	2000      	movs	r0, #0
 80041de:	b013      	add	sp, #76	; 0x4c
 80041e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041e4:	f000 bcd0 	b.w	8004b88 <__math_uflow>
 80041e8:	fff00000 	.word	0xfff00000
 80041ec:	7ff00000 	.word	0x7ff00000
 80041f0:	433fffff 	.word	0x433fffff
 80041f4:	3ff00000 	.word	0x3ff00000
 80041f8:	3fefffff 	.word	0x3fefffff
 80041fc:	3fe00000 	.word	0x3fe00000
 8004200:	41e00000 	.word	0x41e00000
 8004204:	4661      	mov	r1, ip
 8004206:	2200      	movs	r2, #0
 8004208:	4658      	mov	r0, fp
 800420a:	4b5f      	ldr	r3, [pc, #380]	; (8004388 <__ieee754_pow+0x3d0>)
 800420c:	f7fc f810 	bl	8000230 <__aeabi_dsub>
 8004210:	a355      	add	r3, pc, #340	; (adr r3, 8004368 <__ieee754_pow+0x3b0>)
 8004212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004216:	4604      	mov	r4, r0
 8004218:	460d      	mov	r5, r1
 800421a:	f7fc f9c1 	bl	80005a0 <__aeabi_dmul>
 800421e:	a354      	add	r3, pc, #336	; (adr r3, 8004370 <__ieee754_pow+0x3b8>)
 8004220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004224:	4606      	mov	r6, r0
 8004226:	460f      	mov	r7, r1
 8004228:	4620      	mov	r0, r4
 800422a:	4629      	mov	r1, r5
 800422c:	f7fc f9b8 	bl	80005a0 <__aeabi_dmul>
 8004230:	2200      	movs	r2, #0
 8004232:	4682      	mov	sl, r0
 8004234:	468b      	mov	fp, r1
 8004236:	4620      	mov	r0, r4
 8004238:	4629      	mov	r1, r5
 800423a:	4b54      	ldr	r3, [pc, #336]	; (800438c <__ieee754_pow+0x3d4>)
 800423c:	f7fc f9b0 	bl	80005a0 <__aeabi_dmul>
 8004240:	4602      	mov	r2, r0
 8004242:	460b      	mov	r3, r1
 8004244:	a14c      	add	r1, pc, #304	; (adr r1, 8004378 <__ieee754_pow+0x3c0>)
 8004246:	e9d1 0100 	ldrd	r0, r1, [r1]
 800424a:	f7fb fff1 	bl	8000230 <__aeabi_dsub>
 800424e:	4622      	mov	r2, r4
 8004250:	462b      	mov	r3, r5
 8004252:	f7fc f9a5 	bl	80005a0 <__aeabi_dmul>
 8004256:	4602      	mov	r2, r0
 8004258:	460b      	mov	r3, r1
 800425a:	2000      	movs	r0, #0
 800425c:	494c      	ldr	r1, [pc, #304]	; (8004390 <__ieee754_pow+0x3d8>)
 800425e:	f7fb ffe7 	bl	8000230 <__aeabi_dsub>
 8004262:	4622      	mov	r2, r4
 8004264:	462b      	mov	r3, r5
 8004266:	4680      	mov	r8, r0
 8004268:	4689      	mov	r9, r1
 800426a:	4620      	mov	r0, r4
 800426c:	4629      	mov	r1, r5
 800426e:	f7fc f997 	bl	80005a0 <__aeabi_dmul>
 8004272:	4602      	mov	r2, r0
 8004274:	460b      	mov	r3, r1
 8004276:	4640      	mov	r0, r8
 8004278:	4649      	mov	r1, r9
 800427a:	f7fc f991 	bl	80005a0 <__aeabi_dmul>
 800427e:	a340      	add	r3, pc, #256	; (adr r3, 8004380 <__ieee754_pow+0x3c8>)
 8004280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004284:	f7fc f98c 	bl	80005a0 <__aeabi_dmul>
 8004288:	4602      	mov	r2, r0
 800428a:	460b      	mov	r3, r1
 800428c:	4650      	mov	r0, sl
 800428e:	4659      	mov	r1, fp
 8004290:	f7fb ffce 	bl	8000230 <__aeabi_dsub>
 8004294:	f04f 0a00 	mov.w	sl, #0
 8004298:	4602      	mov	r2, r0
 800429a:	460b      	mov	r3, r1
 800429c:	4604      	mov	r4, r0
 800429e:	460d      	mov	r5, r1
 80042a0:	4630      	mov	r0, r6
 80042a2:	4639      	mov	r1, r7
 80042a4:	f7fb ffc6 	bl	8000234 <__adddf3>
 80042a8:	4632      	mov	r2, r6
 80042aa:	463b      	mov	r3, r7
 80042ac:	4650      	mov	r0, sl
 80042ae:	468b      	mov	fp, r1
 80042b0:	f7fb ffbe 	bl	8000230 <__aeabi_dsub>
 80042b4:	4602      	mov	r2, r0
 80042b6:	460b      	mov	r3, r1
 80042b8:	4620      	mov	r0, r4
 80042ba:	4629      	mov	r1, r5
 80042bc:	f7fb ffb8 	bl	8000230 <__aeabi_dsub>
 80042c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80042c4:	9b00      	ldr	r3, [sp, #0]
 80042c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80042c8:	3b01      	subs	r3, #1
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f04f 0600 	mov.w	r6, #0
 80042d0:	f04f 0200 	mov.w	r2, #0
 80042d4:	bf0c      	ite	eq
 80042d6:	4b2f      	ldreq	r3, [pc, #188]	; (8004394 <__ieee754_pow+0x3dc>)
 80042d8:	4b2b      	ldrne	r3, [pc, #172]	; (8004388 <__ieee754_pow+0x3d0>)
 80042da:	4604      	mov	r4, r0
 80042dc:	460d      	mov	r5, r1
 80042de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042e2:	e9cd 2300 	strd	r2, r3, [sp]
 80042e6:	4632      	mov	r2, r6
 80042e8:	463b      	mov	r3, r7
 80042ea:	f7fb ffa1 	bl	8000230 <__aeabi_dsub>
 80042ee:	4652      	mov	r2, sl
 80042f0:	465b      	mov	r3, fp
 80042f2:	f7fc f955 	bl	80005a0 <__aeabi_dmul>
 80042f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042fa:	4680      	mov	r8, r0
 80042fc:	4689      	mov	r9, r1
 80042fe:	4620      	mov	r0, r4
 8004300:	4629      	mov	r1, r5
 8004302:	f7fc f94d 	bl	80005a0 <__aeabi_dmul>
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	4640      	mov	r0, r8
 800430c:	4649      	mov	r1, r9
 800430e:	f7fb ff91 	bl	8000234 <__adddf3>
 8004312:	4632      	mov	r2, r6
 8004314:	463b      	mov	r3, r7
 8004316:	4680      	mov	r8, r0
 8004318:	4689      	mov	r9, r1
 800431a:	4650      	mov	r0, sl
 800431c:	4659      	mov	r1, fp
 800431e:	f7fc f93f 	bl	80005a0 <__aeabi_dmul>
 8004322:	4604      	mov	r4, r0
 8004324:	460d      	mov	r5, r1
 8004326:	460b      	mov	r3, r1
 8004328:	4602      	mov	r2, r0
 800432a:	4649      	mov	r1, r9
 800432c:	4640      	mov	r0, r8
 800432e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004332:	f7fb ff7f 	bl	8000234 <__adddf3>
 8004336:	4b18      	ldr	r3, [pc, #96]	; (8004398 <__ieee754_pow+0x3e0>)
 8004338:	4682      	mov	sl, r0
 800433a:	4299      	cmp	r1, r3
 800433c:	460f      	mov	r7, r1
 800433e:	460e      	mov	r6, r1
 8004340:	f340 82e5 	ble.w	800490e <__ieee754_pow+0x956>
 8004344:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004348:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800434c:	4303      	orrs	r3, r0
 800434e:	f000 81df 	beq.w	8004710 <__ieee754_pow+0x758>
 8004352:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004356:	2200      	movs	r2, #0
 8004358:	2300      	movs	r3, #0
 800435a:	f7fc fb93 	bl	8000a84 <__aeabi_dcmplt>
 800435e:	3800      	subs	r0, #0
 8004360:	bf18      	it	ne
 8004362:	2001      	movne	r0, #1
 8004364:	e72e      	b.n	80041c4 <__ieee754_pow+0x20c>
 8004366:	bf00      	nop
 8004368:	60000000 	.word	0x60000000
 800436c:	3ff71547 	.word	0x3ff71547
 8004370:	f85ddf44 	.word	0xf85ddf44
 8004374:	3e54ae0b 	.word	0x3e54ae0b
 8004378:	55555555 	.word	0x55555555
 800437c:	3fd55555 	.word	0x3fd55555
 8004380:	652b82fe 	.word	0x652b82fe
 8004384:	3ff71547 	.word	0x3ff71547
 8004388:	3ff00000 	.word	0x3ff00000
 800438c:	3fd00000 	.word	0x3fd00000
 8004390:	3fe00000 	.word	0x3fe00000
 8004394:	bff00000 	.word	0xbff00000
 8004398:	408fffff 	.word	0x408fffff
 800439c:	4bd2      	ldr	r3, [pc, #840]	; (80046e8 <__ieee754_pow+0x730>)
 800439e:	2200      	movs	r2, #0
 80043a0:	402b      	ands	r3, r5
 80043a2:	b943      	cbnz	r3, 80043b6 <__ieee754_pow+0x3fe>
 80043a4:	4658      	mov	r0, fp
 80043a6:	4661      	mov	r1, ip
 80043a8:	4bd0      	ldr	r3, [pc, #832]	; (80046ec <__ieee754_pow+0x734>)
 80043aa:	f7fc f8f9 	bl	80005a0 <__aeabi_dmul>
 80043ae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80043b2:	4683      	mov	fp, r0
 80043b4:	460c      	mov	r4, r1
 80043b6:	1523      	asrs	r3, r4, #20
 80043b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80043bc:	4413      	add	r3, r2
 80043be:	930b      	str	r3, [sp, #44]	; 0x2c
 80043c0:	4bcb      	ldr	r3, [pc, #812]	; (80046f0 <__ieee754_pow+0x738>)
 80043c2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80043c6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80043ca:	429c      	cmp	r4, r3
 80043cc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80043d0:	dd08      	ble.n	80043e4 <__ieee754_pow+0x42c>
 80043d2:	4bc8      	ldr	r3, [pc, #800]	; (80046f4 <__ieee754_pow+0x73c>)
 80043d4:	429c      	cmp	r4, r3
 80043d6:	f340 8199 	ble.w	800470c <__ieee754_pow+0x754>
 80043da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043dc:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80043e0:	3301      	adds	r3, #1
 80043e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80043e4:	2600      	movs	r6, #0
 80043e6:	00f3      	lsls	r3, r6, #3
 80043e8:	930d      	str	r3, [sp, #52]	; 0x34
 80043ea:	4bc3      	ldr	r3, [pc, #780]	; (80046f8 <__ieee754_pow+0x740>)
 80043ec:	4658      	mov	r0, fp
 80043ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80043f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80043f6:	4629      	mov	r1, r5
 80043f8:	461a      	mov	r2, r3
 80043fa:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80043fe:	4623      	mov	r3, r4
 8004400:	f7fb ff16 	bl	8000230 <__aeabi_dsub>
 8004404:	46da      	mov	sl, fp
 8004406:	462b      	mov	r3, r5
 8004408:	4652      	mov	r2, sl
 800440a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800440e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004412:	f7fb ff0f 	bl	8000234 <__adddf3>
 8004416:	4602      	mov	r2, r0
 8004418:	460b      	mov	r3, r1
 800441a:	2000      	movs	r0, #0
 800441c:	49b7      	ldr	r1, [pc, #732]	; (80046fc <__ieee754_pow+0x744>)
 800441e:	f7fc f9e9 	bl	80007f4 <__aeabi_ddiv>
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800442a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800442e:	f7fc f8b7 	bl	80005a0 <__aeabi_dmul>
 8004432:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004436:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800443a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800443e:	2300      	movs	r3, #0
 8004440:	2200      	movs	r2, #0
 8004442:	46ab      	mov	fp, r5
 8004444:	106d      	asrs	r5, r5, #1
 8004446:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800444a:	9304      	str	r3, [sp, #16]
 800444c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004450:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004454:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8004458:	4640      	mov	r0, r8
 800445a:	4649      	mov	r1, r9
 800445c:	4614      	mov	r4, r2
 800445e:	461d      	mov	r5, r3
 8004460:	f7fc f89e 	bl	80005a0 <__aeabi_dmul>
 8004464:	4602      	mov	r2, r0
 8004466:	460b      	mov	r3, r1
 8004468:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800446c:	f7fb fee0 	bl	8000230 <__aeabi_dsub>
 8004470:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004474:	4606      	mov	r6, r0
 8004476:	460f      	mov	r7, r1
 8004478:	4620      	mov	r0, r4
 800447a:	4629      	mov	r1, r5
 800447c:	f7fb fed8 	bl	8000230 <__aeabi_dsub>
 8004480:	4602      	mov	r2, r0
 8004482:	460b      	mov	r3, r1
 8004484:	4650      	mov	r0, sl
 8004486:	4659      	mov	r1, fp
 8004488:	f7fb fed2 	bl	8000230 <__aeabi_dsub>
 800448c:	4642      	mov	r2, r8
 800448e:	464b      	mov	r3, r9
 8004490:	f7fc f886 	bl	80005a0 <__aeabi_dmul>
 8004494:	4602      	mov	r2, r0
 8004496:	460b      	mov	r3, r1
 8004498:	4630      	mov	r0, r6
 800449a:	4639      	mov	r1, r7
 800449c:	f7fb fec8 	bl	8000230 <__aeabi_dsub>
 80044a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80044a4:	f7fc f87c 	bl	80005a0 <__aeabi_dmul>
 80044a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80044ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80044b0:	4610      	mov	r0, r2
 80044b2:	4619      	mov	r1, r3
 80044b4:	f7fc f874 	bl	80005a0 <__aeabi_dmul>
 80044b8:	a379      	add	r3, pc, #484	; (adr r3, 80046a0 <__ieee754_pow+0x6e8>)
 80044ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044be:	4604      	mov	r4, r0
 80044c0:	460d      	mov	r5, r1
 80044c2:	f7fc f86d 	bl	80005a0 <__aeabi_dmul>
 80044c6:	a378      	add	r3, pc, #480	; (adr r3, 80046a8 <__ieee754_pow+0x6f0>)
 80044c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044cc:	f7fb feb2 	bl	8000234 <__adddf3>
 80044d0:	4622      	mov	r2, r4
 80044d2:	462b      	mov	r3, r5
 80044d4:	f7fc f864 	bl	80005a0 <__aeabi_dmul>
 80044d8:	a375      	add	r3, pc, #468	; (adr r3, 80046b0 <__ieee754_pow+0x6f8>)
 80044da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044de:	f7fb fea9 	bl	8000234 <__adddf3>
 80044e2:	4622      	mov	r2, r4
 80044e4:	462b      	mov	r3, r5
 80044e6:	f7fc f85b 	bl	80005a0 <__aeabi_dmul>
 80044ea:	a373      	add	r3, pc, #460	; (adr r3, 80046b8 <__ieee754_pow+0x700>)
 80044ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f0:	f7fb fea0 	bl	8000234 <__adddf3>
 80044f4:	4622      	mov	r2, r4
 80044f6:	462b      	mov	r3, r5
 80044f8:	f7fc f852 	bl	80005a0 <__aeabi_dmul>
 80044fc:	a370      	add	r3, pc, #448	; (adr r3, 80046c0 <__ieee754_pow+0x708>)
 80044fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004502:	f7fb fe97 	bl	8000234 <__adddf3>
 8004506:	4622      	mov	r2, r4
 8004508:	462b      	mov	r3, r5
 800450a:	f7fc f849 	bl	80005a0 <__aeabi_dmul>
 800450e:	a36e      	add	r3, pc, #440	; (adr r3, 80046c8 <__ieee754_pow+0x710>)
 8004510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004514:	f7fb fe8e 	bl	8000234 <__adddf3>
 8004518:	4622      	mov	r2, r4
 800451a:	4606      	mov	r6, r0
 800451c:	460f      	mov	r7, r1
 800451e:	462b      	mov	r3, r5
 8004520:	4620      	mov	r0, r4
 8004522:	4629      	mov	r1, r5
 8004524:	f7fc f83c 	bl	80005a0 <__aeabi_dmul>
 8004528:	4602      	mov	r2, r0
 800452a:	460b      	mov	r3, r1
 800452c:	4630      	mov	r0, r6
 800452e:	4639      	mov	r1, r7
 8004530:	f7fc f836 	bl	80005a0 <__aeabi_dmul>
 8004534:	4604      	mov	r4, r0
 8004536:	460d      	mov	r5, r1
 8004538:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800453c:	4642      	mov	r2, r8
 800453e:	464b      	mov	r3, r9
 8004540:	f7fb fe78 	bl	8000234 <__adddf3>
 8004544:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004548:	f7fc f82a 	bl	80005a0 <__aeabi_dmul>
 800454c:	4622      	mov	r2, r4
 800454e:	462b      	mov	r3, r5
 8004550:	f7fb fe70 	bl	8000234 <__adddf3>
 8004554:	4642      	mov	r2, r8
 8004556:	4606      	mov	r6, r0
 8004558:	460f      	mov	r7, r1
 800455a:	464b      	mov	r3, r9
 800455c:	4640      	mov	r0, r8
 800455e:	4649      	mov	r1, r9
 8004560:	f7fc f81e 	bl	80005a0 <__aeabi_dmul>
 8004564:	2200      	movs	r2, #0
 8004566:	4b66      	ldr	r3, [pc, #408]	; (8004700 <__ieee754_pow+0x748>)
 8004568:	4682      	mov	sl, r0
 800456a:	468b      	mov	fp, r1
 800456c:	f7fb fe62 	bl	8000234 <__adddf3>
 8004570:	4632      	mov	r2, r6
 8004572:	463b      	mov	r3, r7
 8004574:	f7fb fe5e 	bl	8000234 <__adddf3>
 8004578:	2400      	movs	r4, #0
 800457a:	460d      	mov	r5, r1
 800457c:	4622      	mov	r2, r4
 800457e:	460b      	mov	r3, r1
 8004580:	4640      	mov	r0, r8
 8004582:	4649      	mov	r1, r9
 8004584:	f7fc f80c 	bl	80005a0 <__aeabi_dmul>
 8004588:	2200      	movs	r2, #0
 800458a:	4680      	mov	r8, r0
 800458c:	4689      	mov	r9, r1
 800458e:	4620      	mov	r0, r4
 8004590:	4629      	mov	r1, r5
 8004592:	4b5b      	ldr	r3, [pc, #364]	; (8004700 <__ieee754_pow+0x748>)
 8004594:	f7fb fe4c 	bl	8000230 <__aeabi_dsub>
 8004598:	4652      	mov	r2, sl
 800459a:	465b      	mov	r3, fp
 800459c:	f7fb fe48 	bl	8000230 <__aeabi_dsub>
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	4630      	mov	r0, r6
 80045a6:	4639      	mov	r1, r7
 80045a8:	f7fb fe42 	bl	8000230 <__aeabi_dsub>
 80045ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80045b0:	f7fb fff6 	bl	80005a0 <__aeabi_dmul>
 80045b4:	4622      	mov	r2, r4
 80045b6:	4606      	mov	r6, r0
 80045b8:	460f      	mov	r7, r1
 80045ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80045be:	462b      	mov	r3, r5
 80045c0:	f7fb ffee 	bl	80005a0 <__aeabi_dmul>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	4630      	mov	r0, r6
 80045ca:	4639      	mov	r1, r7
 80045cc:	f7fb fe32 	bl	8000234 <__adddf3>
 80045d0:	2400      	movs	r4, #0
 80045d2:	4606      	mov	r6, r0
 80045d4:	460f      	mov	r7, r1
 80045d6:	4602      	mov	r2, r0
 80045d8:	460b      	mov	r3, r1
 80045da:	4640      	mov	r0, r8
 80045dc:	4649      	mov	r1, r9
 80045de:	f7fb fe29 	bl	8000234 <__adddf3>
 80045e2:	a33b      	add	r3, pc, #236	; (adr r3, 80046d0 <__ieee754_pow+0x718>)
 80045e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e8:	4620      	mov	r0, r4
 80045ea:	460d      	mov	r5, r1
 80045ec:	f7fb ffd8 	bl	80005a0 <__aeabi_dmul>
 80045f0:	4642      	mov	r2, r8
 80045f2:	464b      	mov	r3, r9
 80045f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80045f8:	4620      	mov	r0, r4
 80045fa:	4629      	mov	r1, r5
 80045fc:	f7fb fe18 	bl	8000230 <__aeabi_dsub>
 8004600:	4602      	mov	r2, r0
 8004602:	460b      	mov	r3, r1
 8004604:	4630      	mov	r0, r6
 8004606:	4639      	mov	r1, r7
 8004608:	f7fb fe12 	bl	8000230 <__aeabi_dsub>
 800460c:	a332      	add	r3, pc, #200	; (adr r3, 80046d8 <__ieee754_pow+0x720>)
 800460e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004612:	f7fb ffc5 	bl	80005a0 <__aeabi_dmul>
 8004616:	a332      	add	r3, pc, #200	; (adr r3, 80046e0 <__ieee754_pow+0x728>)
 8004618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461c:	4606      	mov	r6, r0
 800461e:	460f      	mov	r7, r1
 8004620:	4620      	mov	r0, r4
 8004622:	4629      	mov	r1, r5
 8004624:	f7fb ffbc 	bl	80005a0 <__aeabi_dmul>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	4630      	mov	r0, r6
 800462e:	4639      	mov	r1, r7
 8004630:	f7fb fe00 	bl	8000234 <__adddf3>
 8004634:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004636:	4b33      	ldr	r3, [pc, #204]	; (8004704 <__ieee754_pow+0x74c>)
 8004638:	f04f 0a00 	mov.w	sl, #0
 800463c:	4413      	add	r3, r2
 800463e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004642:	f7fb fdf7 	bl	8000234 <__adddf3>
 8004646:	4680      	mov	r8, r0
 8004648:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800464a:	4689      	mov	r9, r1
 800464c:	f7fb ff3e 	bl	80004cc <__aeabi_i2d>
 8004650:	4604      	mov	r4, r0
 8004652:	460d      	mov	r5, r1
 8004654:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004656:	4b2c      	ldr	r3, [pc, #176]	; (8004708 <__ieee754_pow+0x750>)
 8004658:	4413      	add	r3, r2
 800465a:	e9d3 6700 	ldrd	r6, r7, [r3]
 800465e:	4642      	mov	r2, r8
 8004660:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004664:	464b      	mov	r3, r9
 8004666:	f7fb fde5 	bl	8000234 <__adddf3>
 800466a:	4632      	mov	r2, r6
 800466c:	463b      	mov	r3, r7
 800466e:	f7fb fde1 	bl	8000234 <__adddf3>
 8004672:	4622      	mov	r2, r4
 8004674:	462b      	mov	r3, r5
 8004676:	f7fb fddd 	bl	8000234 <__adddf3>
 800467a:	4622      	mov	r2, r4
 800467c:	462b      	mov	r3, r5
 800467e:	4650      	mov	r0, sl
 8004680:	468b      	mov	fp, r1
 8004682:	f7fb fdd5 	bl	8000230 <__aeabi_dsub>
 8004686:	4632      	mov	r2, r6
 8004688:	463b      	mov	r3, r7
 800468a:	f7fb fdd1 	bl	8000230 <__aeabi_dsub>
 800468e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004692:	f7fb fdcd 	bl	8000230 <__aeabi_dsub>
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4640      	mov	r0, r8
 800469c:	4649      	mov	r1, r9
 800469e:	e60d      	b.n	80042bc <__ieee754_pow+0x304>
 80046a0:	4a454eef 	.word	0x4a454eef
 80046a4:	3fca7e28 	.word	0x3fca7e28
 80046a8:	93c9db65 	.word	0x93c9db65
 80046ac:	3fcd864a 	.word	0x3fcd864a
 80046b0:	a91d4101 	.word	0xa91d4101
 80046b4:	3fd17460 	.word	0x3fd17460
 80046b8:	518f264d 	.word	0x518f264d
 80046bc:	3fd55555 	.word	0x3fd55555
 80046c0:	db6fabff 	.word	0xdb6fabff
 80046c4:	3fdb6db6 	.word	0x3fdb6db6
 80046c8:	33333303 	.word	0x33333303
 80046cc:	3fe33333 	.word	0x3fe33333
 80046d0:	e0000000 	.word	0xe0000000
 80046d4:	3feec709 	.word	0x3feec709
 80046d8:	dc3a03fd 	.word	0xdc3a03fd
 80046dc:	3feec709 	.word	0x3feec709
 80046e0:	145b01f5 	.word	0x145b01f5
 80046e4:	be3e2fe0 	.word	0xbe3e2fe0
 80046e8:	7ff00000 	.word	0x7ff00000
 80046ec:	43400000 	.word	0x43400000
 80046f0:	0003988e 	.word	0x0003988e
 80046f4:	000bb679 	.word	0x000bb679
 80046f8:	08005388 	.word	0x08005388
 80046fc:	3ff00000 	.word	0x3ff00000
 8004700:	40080000 	.word	0x40080000
 8004704:	080053a8 	.word	0x080053a8
 8004708:	08005398 	.word	0x08005398
 800470c:	2601      	movs	r6, #1
 800470e:	e66a      	b.n	80043e6 <__ieee754_pow+0x42e>
 8004710:	a39d      	add	r3, pc, #628	; (adr r3, 8004988 <__ieee754_pow+0x9d0>)
 8004712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004716:	4640      	mov	r0, r8
 8004718:	4649      	mov	r1, r9
 800471a:	f7fb fd8b 	bl	8000234 <__adddf3>
 800471e:	4622      	mov	r2, r4
 8004720:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004724:	462b      	mov	r3, r5
 8004726:	4650      	mov	r0, sl
 8004728:	4639      	mov	r1, r7
 800472a:	f7fb fd81 	bl	8000230 <__aeabi_dsub>
 800472e:	4602      	mov	r2, r0
 8004730:	460b      	mov	r3, r1
 8004732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004736:	f7fc f9c3 	bl	8000ac0 <__aeabi_dcmpgt>
 800473a:	2800      	cmp	r0, #0
 800473c:	f47f ae09 	bne.w	8004352 <__ieee754_pow+0x39a>
 8004740:	4aa3      	ldr	r2, [pc, #652]	; (80049d0 <__ieee754_pow+0xa18>)
 8004742:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8004746:	4293      	cmp	r3, r2
 8004748:	f340 8101 	ble.w	800494e <__ieee754_pow+0x996>
 800474c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004750:	2000      	movs	r0, #0
 8004752:	151b      	asrs	r3, r3, #20
 8004754:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004758:	fa4a f303 	asr.w	r3, sl, r3
 800475c:	4433      	add	r3, r6
 800475e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004762:	4f9c      	ldr	r7, [pc, #624]	; (80049d4 <__ieee754_pow+0xa1c>)
 8004764:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004768:	4117      	asrs	r7, r2
 800476a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800476e:	ea23 0107 	bic.w	r1, r3, r7
 8004772:	f1c2 0214 	rsb	r2, r2, #20
 8004776:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800477a:	460b      	mov	r3, r1
 800477c:	fa4a fa02 	asr.w	sl, sl, r2
 8004780:	2e00      	cmp	r6, #0
 8004782:	4602      	mov	r2, r0
 8004784:	4629      	mov	r1, r5
 8004786:	4620      	mov	r0, r4
 8004788:	bfb8      	it	lt
 800478a:	f1ca 0a00 	rsblt	sl, sl, #0
 800478e:	f7fb fd4f 	bl	8000230 <__aeabi_dsub>
 8004792:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800479a:	2400      	movs	r4, #0
 800479c:	4642      	mov	r2, r8
 800479e:	464b      	mov	r3, r9
 80047a0:	f7fb fd48 	bl	8000234 <__adddf3>
 80047a4:	a37a      	add	r3, pc, #488	; (adr r3, 8004990 <__ieee754_pow+0x9d8>)
 80047a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047aa:	4620      	mov	r0, r4
 80047ac:	460d      	mov	r5, r1
 80047ae:	f7fb fef7 	bl	80005a0 <__aeabi_dmul>
 80047b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80047b6:	4606      	mov	r6, r0
 80047b8:	460f      	mov	r7, r1
 80047ba:	4620      	mov	r0, r4
 80047bc:	4629      	mov	r1, r5
 80047be:	f7fb fd37 	bl	8000230 <__aeabi_dsub>
 80047c2:	4602      	mov	r2, r0
 80047c4:	460b      	mov	r3, r1
 80047c6:	4640      	mov	r0, r8
 80047c8:	4649      	mov	r1, r9
 80047ca:	f7fb fd31 	bl	8000230 <__aeabi_dsub>
 80047ce:	a372      	add	r3, pc, #456	; (adr r3, 8004998 <__ieee754_pow+0x9e0>)
 80047d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d4:	f7fb fee4 	bl	80005a0 <__aeabi_dmul>
 80047d8:	a371      	add	r3, pc, #452	; (adr r3, 80049a0 <__ieee754_pow+0x9e8>)
 80047da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047de:	4680      	mov	r8, r0
 80047e0:	4689      	mov	r9, r1
 80047e2:	4620      	mov	r0, r4
 80047e4:	4629      	mov	r1, r5
 80047e6:	f7fb fedb 	bl	80005a0 <__aeabi_dmul>
 80047ea:	4602      	mov	r2, r0
 80047ec:	460b      	mov	r3, r1
 80047ee:	4640      	mov	r0, r8
 80047f0:	4649      	mov	r1, r9
 80047f2:	f7fb fd1f 	bl	8000234 <__adddf3>
 80047f6:	4604      	mov	r4, r0
 80047f8:	460d      	mov	r5, r1
 80047fa:	4602      	mov	r2, r0
 80047fc:	460b      	mov	r3, r1
 80047fe:	4630      	mov	r0, r6
 8004800:	4639      	mov	r1, r7
 8004802:	f7fb fd17 	bl	8000234 <__adddf3>
 8004806:	4632      	mov	r2, r6
 8004808:	463b      	mov	r3, r7
 800480a:	4680      	mov	r8, r0
 800480c:	4689      	mov	r9, r1
 800480e:	f7fb fd0f 	bl	8000230 <__aeabi_dsub>
 8004812:	4602      	mov	r2, r0
 8004814:	460b      	mov	r3, r1
 8004816:	4620      	mov	r0, r4
 8004818:	4629      	mov	r1, r5
 800481a:	f7fb fd09 	bl	8000230 <__aeabi_dsub>
 800481e:	4642      	mov	r2, r8
 8004820:	4606      	mov	r6, r0
 8004822:	460f      	mov	r7, r1
 8004824:	464b      	mov	r3, r9
 8004826:	4640      	mov	r0, r8
 8004828:	4649      	mov	r1, r9
 800482a:	f7fb feb9 	bl	80005a0 <__aeabi_dmul>
 800482e:	a35e      	add	r3, pc, #376	; (adr r3, 80049a8 <__ieee754_pow+0x9f0>)
 8004830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004834:	4604      	mov	r4, r0
 8004836:	460d      	mov	r5, r1
 8004838:	f7fb feb2 	bl	80005a0 <__aeabi_dmul>
 800483c:	a35c      	add	r3, pc, #368	; (adr r3, 80049b0 <__ieee754_pow+0x9f8>)
 800483e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004842:	f7fb fcf5 	bl	8000230 <__aeabi_dsub>
 8004846:	4622      	mov	r2, r4
 8004848:	462b      	mov	r3, r5
 800484a:	f7fb fea9 	bl	80005a0 <__aeabi_dmul>
 800484e:	a35a      	add	r3, pc, #360	; (adr r3, 80049b8 <__ieee754_pow+0xa00>)
 8004850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004854:	f7fb fcee 	bl	8000234 <__adddf3>
 8004858:	4622      	mov	r2, r4
 800485a:	462b      	mov	r3, r5
 800485c:	f7fb fea0 	bl	80005a0 <__aeabi_dmul>
 8004860:	a357      	add	r3, pc, #348	; (adr r3, 80049c0 <__ieee754_pow+0xa08>)
 8004862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004866:	f7fb fce3 	bl	8000230 <__aeabi_dsub>
 800486a:	4622      	mov	r2, r4
 800486c:	462b      	mov	r3, r5
 800486e:	f7fb fe97 	bl	80005a0 <__aeabi_dmul>
 8004872:	a355      	add	r3, pc, #340	; (adr r3, 80049c8 <__ieee754_pow+0xa10>)
 8004874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004878:	f7fb fcdc 	bl	8000234 <__adddf3>
 800487c:	4622      	mov	r2, r4
 800487e:	462b      	mov	r3, r5
 8004880:	f7fb fe8e 	bl	80005a0 <__aeabi_dmul>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4640      	mov	r0, r8
 800488a:	4649      	mov	r1, r9
 800488c:	f7fb fcd0 	bl	8000230 <__aeabi_dsub>
 8004890:	4604      	mov	r4, r0
 8004892:	460d      	mov	r5, r1
 8004894:	4602      	mov	r2, r0
 8004896:	460b      	mov	r3, r1
 8004898:	4640      	mov	r0, r8
 800489a:	4649      	mov	r1, r9
 800489c:	f7fb fe80 	bl	80005a0 <__aeabi_dmul>
 80048a0:	2200      	movs	r2, #0
 80048a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80048aa:	4620      	mov	r0, r4
 80048ac:	4629      	mov	r1, r5
 80048ae:	f7fb fcbf 	bl	8000230 <__aeabi_dsub>
 80048b2:	4602      	mov	r2, r0
 80048b4:	460b      	mov	r3, r1
 80048b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048ba:	f7fb ff9b 	bl	80007f4 <__aeabi_ddiv>
 80048be:	4632      	mov	r2, r6
 80048c0:	4604      	mov	r4, r0
 80048c2:	460d      	mov	r5, r1
 80048c4:	463b      	mov	r3, r7
 80048c6:	4640      	mov	r0, r8
 80048c8:	4649      	mov	r1, r9
 80048ca:	f7fb fe69 	bl	80005a0 <__aeabi_dmul>
 80048ce:	4632      	mov	r2, r6
 80048d0:	463b      	mov	r3, r7
 80048d2:	f7fb fcaf 	bl	8000234 <__adddf3>
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	4620      	mov	r0, r4
 80048dc:	4629      	mov	r1, r5
 80048de:	f7fb fca7 	bl	8000230 <__aeabi_dsub>
 80048e2:	4642      	mov	r2, r8
 80048e4:	464b      	mov	r3, r9
 80048e6:	f7fb fca3 	bl	8000230 <__aeabi_dsub>
 80048ea:	4602      	mov	r2, r0
 80048ec:	460b      	mov	r3, r1
 80048ee:	2000      	movs	r0, #0
 80048f0:	4939      	ldr	r1, [pc, #228]	; (80049d8 <__ieee754_pow+0xa20>)
 80048f2:	f7fb fc9d 	bl	8000230 <__aeabi_dsub>
 80048f6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80048fa:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80048fe:	da29      	bge.n	8004954 <__ieee754_pow+0x99c>
 8004900:	4652      	mov	r2, sl
 8004902:	f000 f955 	bl	8004bb0 <scalbn>
 8004906:	e9dd 2300 	ldrd	r2, r3, [sp]
 800490a:	f7ff bbfe 	b.w	800410a <__ieee754_pow+0x152>
 800490e:	4b33      	ldr	r3, [pc, #204]	; (80049dc <__ieee754_pow+0xa24>)
 8004910:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8004914:	429f      	cmp	r7, r3
 8004916:	f77f af13 	ble.w	8004740 <__ieee754_pow+0x788>
 800491a:	4b31      	ldr	r3, [pc, #196]	; (80049e0 <__ieee754_pow+0xa28>)
 800491c:	440b      	add	r3, r1
 800491e:	4303      	orrs	r3, r0
 8004920:	d009      	beq.n	8004936 <__ieee754_pow+0x97e>
 8004922:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004926:	2200      	movs	r2, #0
 8004928:	2300      	movs	r3, #0
 800492a:	f7fc f8ab 	bl	8000a84 <__aeabi_dcmplt>
 800492e:	3800      	subs	r0, #0
 8004930:	bf18      	it	ne
 8004932:	2001      	movne	r0, #1
 8004934:	e453      	b.n	80041de <__ieee754_pow+0x226>
 8004936:	4622      	mov	r2, r4
 8004938:	462b      	mov	r3, r5
 800493a:	f7fb fc79 	bl	8000230 <__aeabi_dsub>
 800493e:	4642      	mov	r2, r8
 8004940:	464b      	mov	r3, r9
 8004942:	f7fc f8b3 	bl	8000aac <__aeabi_dcmpge>
 8004946:	2800      	cmp	r0, #0
 8004948:	f43f aefa 	beq.w	8004740 <__ieee754_pow+0x788>
 800494c:	e7e9      	b.n	8004922 <__ieee754_pow+0x96a>
 800494e:	f04f 0a00 	mov.w	sl, #0
 8004952:	e720      	b.n	8004796 <__ieee754_pow+0x7de>
 8004954:	4621      	mov	r1, r4
 8004956:	e7d6      	b.n	8004906 <__ieee754_pow+0x94e>
 8004958:	f04f 0b00 	mov.w	fp, #0
 800495c:	f8df c078 	ldr.w	ip, [pc, #120]	; 80049d8 <__ieee754_pow+0xa20>
 8004960:	f7ff bbba 	b.w	80040d8 <__ieee754_pow+0x120>
 8004964:	f04f 0b00 	mov.w	fp, #0
 8004968:	f04f 0c00 	mov.w	ip, #0
 800496c:	f7ff bbb4 	b.w	80040d8 <__ieee754_pow+0x120>
 8004970:	4640      	mov	r0, r8
 8004972:	4649      	mov	r1, r9
 8004974:	f7ff bb3d 	b.w	8003ff2 <__ieee754_pow+0x3a>
 8004978:	9200      	str	r2, [sp, #0]
 800497a:	f7ff bb89 	b.w	8004090 <__ieee754_pow+0xd8>
 800497e:	2300      	movs	r3, #0
 8004980:	f7ff bb73 	b.w	800406a <__ieee754_pow+0xb2>
 8004984:	f3af 8000 	nop.w
 8004988:	652b82fe 	.word	0x652b82fe
 800498c:	3c971547 	.word	0x3c971547
 8004990:	00000000 	.word	0x00000000
 8004994:	3fe62e43 	.word	0x3fe62e43
 8004998:	fefa39ef 	.word	0xfefa39ef
 800499c:	3fe62e42 	.word	0x3fe62e42
 80049a0:	0ca86c39 	.word	0x0ca86c39
 80049a4:	be205c61 	.word	0xbe205c61
 80049a8:	72bea4d0 	.word	0x72bea4d0
 80049ac:	3e663769 	.word	0x3e663769
 80049b0:	c5d26bf1 	.word	0xc5d26bf1
 80049b4:	3ebbbd41 	.word	0x3ebbbd41
 80049b8:	af25de2c 	.word	0xaf25de2c
 80049bc:	3f11566a 	.word	0x3f11566a
 80049c0:	16bebd93 	.word	0x16bebd93
 80049c4:	3f66c16c 	.word	0x3f66c16c
 80049c8:	5555553e 	.word	0x5555553e
 80049cc:	3fc55555 	.word	0x3fc55555
 80049d0:	3fe00000 	.word	0x3fe00000
 80049d4:	000fffff 	.word	0x000fffff
 80049d8:	3ff00000 	.word	0x3ff00000
 80049dc:	4090cbff 	.word	0x4090cbff
 80049e0:	3f6f3400 	.word	0x3f6f3400

080049e4 <__ieee754_sqrt>:
 80049e4:	f8df c158 	ldr.w	ip, [pc, #344]	; 8004b40 <__ieee754_sqrt+0x15c>
 80049e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049ec:	ea3c 0c01 	bics.w	ip, ip, r1
 80049f0:	4606      	mov	r6, r0
 80049f2:	460d      	mov	r5, r1
 80049f4:	460c      	mov	r4, r1
 80049f6:	460a      	mov	r2, r1
 80049f8:	4607      	mov	r7, r0
 80049fa:	4603      	mov	r3, r0
 80049fc:	d10f      	bne.n	8004a1e <__ieee754_sqrt+0x3a>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	f7fb fdcd 	bl	80005a0 <__aeabi_dmul>
 8004a06:	4602      	mov	r2, r0
 8004a08:	460b      	mov	r3, r1
 8004a0a:	4630      	mov	r0, r6
 8004a0c:	4629      	mov	r1, r5
 8004a0e:	f7fb fc11 	bl	8000234 <__adddf3>
 8004a12:	4606      	mov	r6, r0
 8004a14:	460d      	mov	r5, r1
 8004a16:	4630      	mov	r0, r6
 8004a18:	4629      	mov	r1, r5
 8004a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a1e:	2900      	cmp	r1, #0
 8004a20:	dc0e      	bgt.n	8004a40 <__ieee754_sqrt+0x5c>
 8004a22:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8004a26:	ea5c 0707 	orrs.w	r7, ip, r7
 8004a2a:	d0f4      	beq.n	8004a16 <__ieee754_sqrt+0x32>
 8004a2c:	b141      	cbz	r1, 8004a40 <__ieee754_sqrt+0x5c>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	f7fb fbfd 	bl	8000230 <__aeabi_dsub>
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	f7fb fedb 	bl	80007f4 <__aeabi_ddiv>
 8004a3e:	e7e8      	b.n	8004a12 <__ieee754_sqrt+0x2e>
 8004a40:	1521      	asrs	r1, r4, #20
 8004a42:	d075      	beq.n	8004b30 <__ieee754_sqrt+0x14c>
 8004a44:	07cc      	lsls	r4, r1, #31
 8004a46:	f04f 0400 	mov.w	r4, #0
 8004a4a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8004a4e:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8004a52:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004a56:	bf5e      	ittt	pl
 8004a58:	0fd9      	lsrpl	r1, r3, #31
 8004a5a:	005b      	lslpl	r3, r3, #1
 8004a5c:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8004a60:	0fd9      	lsrs	r1, r3, #31
 8004a62:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8004a66:	2516      	movs	r5, #22
 8004a68:	4620      	mov	r0, r4
 8004a6a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a6e:	107f      	asrs	r7, r7, #1
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	1846      	adds	r6, r0, r1
 8004a74:	4296      	cmp	r6, r2
 8004a76:	bfde      	ittt	le
 8004a78:	1b92      	suble	r2, r2, r6
 8004a7a:	1870      	addle	r0, r6, r1
 8004a7c:	1864      	addle	r4, r4, r1
 8004a7e:	0052      	lsls	r2, r2, #1
 8004a80:	3d01      	subs	r5, #1
 8004a82:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8004a86:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8004a8a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004a8e:	d1f0      	bne.n	8004a72 <__ieee754_sqrt+0x8e>
 8004a90:	4629      	mov	r1, r5
 8004a92:	f04f 0e20 	mov.w	lr, #32
 8004a96:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004a9a:	4282      	cmp	r2, r0
 8004a9c:	eb06 0c05 	add.w	ip, r6, r5
 8004aa0:	dc02      	bgt.n	8004aa8 <__ieee754_sqrt+0xc4>
 8004aa2:	d113      	bne.n	8004acc <__ieee754_sqrt+0xe8>
 8004aa4:	459c      	cmp	ip, r3
 8004aa6:	d811      	bhi.n	8004acc <__ieee754_sqrt+0xe8>
 8004aa8:	f1bc 0f00 	cmp.w	ip, #0
 8004aac:	eb0c 0506 	add.w	r5, ip, r6
 8004ab0:	da43      	bge.n	8004b3a <__ieee754_sqrt+0x156>
 8004ab2:	2d00      	cmp	r5, #0
 8004ab4:	db41      	blt.n	8004b3a <__ieee754_sqrt+0x156>
 8004ab6:	f100 0801 	add.w	r8, r0, #1
 8004aba:	1a12      	subs	r2, r2, r0
 8004abc:	4640      	mov	r0, r8
 8004abe:	459c      	cmp	ip, r3
 8004ac0:	bf88      	it	hi
 8004ac2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8004ac6:	eba3 030c 	sub.w	r3, r3, ip
 8004aca:	4431      	add	r1, r6
 8004acc:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8004ad0:	f1be 0e01 	subs.w	lr, lr, #1
 8004ad4:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8004ad8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004adc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004ae0:	d1db      	bne.n	8004a9a <__ieee754_sqrt+0xb6>
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	d006      	beq.n	8004af4 <__ieee754_sqrt+0x110>
 8004ae6:	1c48      	adds	r0, r1, #1
 8004ae8:	bf0b      	itete	eq
 8004aea:	4671      	moveq	r1, lr
 8004aec:	3101      	addne	r1, #1
 8004aee:	3401      	addeq	r4, #1
 8004af0:	f021 0101 	bicne.w	r1, r1, #1
 8004af4:	1063      	asrs	r3, r4, #1
 8004af6:	0849      	lsrs	r1, r1, #1
 8004af8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8004afc:	07e2      	lsls	r2, r4, #31
 8004afe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004b02:	bf48      	it	mi
 8004b04:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8004b08:	460e      	mov	r6, r1
 8004b0a:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8004b0e:	e782      	b.n	8004a16 <__ieee754_sqrt+0x32>
 8004b10:	0ada      	lsrs	r2, r3, #11
 8004b12:	3815      	subs	r0, #21
 8004b14:	055b      	lsls	r3, r3, #21
 8004b16:	2a00      	cmp	r2, #0
 8004b18:	d0fa      	beq.n	8004b10 <__ieee754_sqrt+0x12c>
 8004b1a:	02d5      	lsls	r5, r2, #11
 8004b1c:	d50a      	bpl.n	8004b34 <__ieee754_sqrt+0x150>
 8004b1e:	f1c1 0420 	rsb	r4, r1, #32
 8004b22:	fa23 f404 	lsr.w	r4, r3, r4
 8004b26:	1e4d      	subs	r5, r1, #1
 8004b28:	408b      	lsls	r3, r1
 8004b2a:	4322      	orrs	r2, r4
 8004b2c:	1b41      	subs	r1, r0, r5
 8004b2e:	e789      	b.n	8004a44 <__ieee754_sqrt+0x60>
 8004b30:	4608      	mov	r0, r1
 8004b32:	e7f0      	b.n	8004b16 <__ieee754_sqrt+0x132>
 8004b34:	0052      	lsls	r2, r2, #1
 8004b36:	3101      	adds	r1, #1
 8004b38:	e7ef      	b.n	8004b1a <__ieee754_sqrt+0x136>
 8004b3a:	4680      	mov	r8, r0
 8004b3c:	e7bd      	b.n	8004aba <__ieee754_sqrt+0xd6>
 8004b3e:	bf00      	nop
 8004b40:	7ff00000 	.word	0x7ff00000

08004b44 <with_errno>:
 8004b44:	b570      	push	{r4, r5, r6, lr}
 8004b46:	4604      	mov	r4, r0
 8004b48:	460d      	mov	r5, r1
 8004b4a:	4616      	mov	r6, r2
 8004b4c:	f7ff f974 	bl	8003e38 <__errno>
 8004b50:	4629      	mov	r1, r5
 8004b52:	6006      	str	r6, [r0, #0]
 8004b54:	4620      	mov	r0, r4
 8004b56:	bd70      	pop	{r4, r5, r6, pc}

08004b58 <xflow>:
 8004b58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b5a:	4615      	mov	r5, r2
 8004b5c:	461c      	mov	r4, r3
 8004b5e:	b180      	cbz	r0, 8004b82 <xflow+0x2a>
 8004b60:	4610      	mov	r0, r2
 8004b62:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004b66:	e9cd 0100 	strd	r0, r1, [sp]
 8004b6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b6e:	4628      	mov	r0, r5
 8004b70:	4621      	mov	r1, r4
 8004b72:	f7fb fd15 	bl	80005a0 <__aeabi_dmul>
 8004b76:	2222      	movs	r2, #34	; 0x22
 8004b78:	b003      	add	sp, #12
 8004b7a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b7e:	f7ff bfe1 	b.w	8004b44 <with_errno>
 8004b82:	4610      	mov	r0, r2
 8004b84:	4619      	mov	r1, r3
 8004b86:	e7ee      	b.n	8004b66 <xflow+0xe>

08004b88 <__math_uflow>:
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004b8e:	f7ff bfe3 	b.w	8004b58 <xflow>

08004b92 <__math_oflow>:
 8004b92:	2200      	movs	r2, #0
 8004b94:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004b98:	f7ff bfde 	b.w	8004b58 <xflow>

08004b9c <fabs>:
 8004b9c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004ba0:	4770      	bx	lr

08004ba2 <finite>:
 8004ba2:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8004ba6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8004baa:	0fc0      	lsrs	r0, r0, #31
 8004bac:	4770      	bx	lr
	...

08004bb0 <scalbn>:
 8004bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	460d      	mov	r5, r1
 8004bba:	4617      	mov	r7, r2
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	b996      	cbnz	r6, 8004be6 <scalbn+0x36>
 8004bc0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004bc4:	4303      	orrs	r3, r0
 8004bc6:	d039      	beq.n	8004c3c <scalbn+0x8c>
 8004bc8:	4b33      	ldr	r3, [pc, #204]	; (8004c98 <scalbn+0xe8>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f7fb fce8 	bl	80005a0 <__aeabi_dmul>
 8004bd0:	4b32      	ldr	r3, [pc, #200]	; (8004c9c <scalbn+0xec>)
 8004bd2:	4604      	mov	r4, r0
 8004bd4:	429f      	cmp	r7, r3
 8004bd6:	460d      	mov	r5, r1
 8004bd8:	da0f      	bge.n	8004bfa <scalbn+0x4a>
 8004bda:	a32b      	add	r3, pc, #172	; (adr r3, 8004c88 <scalbn+0xd8>)
 8004bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be0:	f7fb fcde 	bl	80005a0 <__aeabi_dmul>
 8004be4:	e006      	b.n	8004bf4 <scalbn+0x44>
 8004be6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004bea:	4296      	cmp	r6, r2
 8004bec:	d10a      	bne.n	8004c04 <scalbn+0x54>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	f7fb fb20 	bl	8000234 <__adddf3>
 8004bf4:	4604      	mov	r4, r0
 8004bf6:	460d      	mov	r5, r1
 8004bf8:	e020      	b.n	8004c3c <scalbn+0x8c>
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8004c00:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8004c04:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8004c08:	19b9      	adds	r1, r7, r6
 8004c0a:	4291      	cmp	r1, r2
 8004c0c:	dd0e      	ble.n	8004c2c <scalbn+0x7c>
 8004c0e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8004c12:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8004c16:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8004c1a:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8004c1e:	4820      	ldr	r0, [pc, #128]	; (8004ca0 <scalbn+0xf0>)
 8004c20:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8004c24:	a31a      	add	r3, pc, #104	; (adr r3, 8004c90 <scalbn+0xe0>)
 8004c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2a:	e7d9      	b.n	8004be0 <scalbn+0x30>
 8004c2c:	2900      	cmp	r1, #0
 8004c2e:	dd08      	ble.n	8004c42 <scalbn+0x92>
 8004c30:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004c34:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004c38:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8004c3c:	4620      	mov	r0, r4
 8004c3e:	4629      	mov	r1, r5
 8004c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c42:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8004c46:	da12      	bge.n	8004c6e <scalbn+0xbe>
 8004c48:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004c4c:	429f      	cmp	r7, r3
 8004c4e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8004c52:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 8004c56:	dcdc      	bgt.n	8004c12 <scalbn+0x62>
 8004c58:	a30b      	add	r3, pc, #44	; (adr r3, 8004c88 <scalbn+0xd8>)
 8004c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5e:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8004c62:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8004c66:	480f      	ldr	r0, [pc, #60]	; (8004ca4 <scalbn+0xf4>)
 8004c68:	f041 011f 	orr.w	r1, r1, #31
 8004c6c:	e7b8      	b.n	8004be0 <scalbn+0x30>
 8004c6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004c72:	3136      	adds	r1, #54	; 0x36
 8004c74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004c78:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	4629      	mov	r1, r5
 8004c80:	2200      	movs	r2, #0
 8004c82:	4b09      	ldr	r3, [pc, #36]	; (8004ca8 <scalbn+0xf8>)
 8004c84:	e7ac      	b.n	8004be0 <scalbn+0x30>
 8004c86:	bf00      	nop
 8004c88:	c2f8f359 	.word	0xc2f8f359
 8004c8c:	01a56e1f 	.word	0x01a56e1f
 8004c90:	8800759c 	.word	0x8800759c
 8004c94:	7e37e43c 	.word	0x7e37e43c
 8004c98:	43500000 	.word	0x43500000
 8004c9c:	ffff3cb0 	.word	0xffff3cb0
 8004ca0:	8800759c 	.word	0x8800759c
 8004ca4:	c2f8f359 	.word	0xc2f8f359
 8004ca8:	3c900000 	.word	0x3c900000

08004cac <_init>:
 8004cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cae:	bf00      	nop
 8004cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cb2:	bc08      	pop	{r3}
 8004cb4:	469e      	mov	lr, r3
 8004cb6:	4770      	bx	lr

08004cb8 <_fini>:
 8004cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cba:	bf00      	nop
 8004cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cbe:	bc08      	pop	{r3}
 8004cc0:	469e      	mov	lr, r3
 8004cc2:	4770      	bx	lr
