@P:  Worst Slack : 1.521
@P:  CLK0_PAD - Estimated Frequency : NA
@P:  CLK0_PAD - Requested Frequency : 51.0 MHz
@P:  CLK0_PAD - Estimated Period : NA
@P:  CLK0_PAD - Requested Period : 19.608
@P:  CLK0_PAD - Slack : NA
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Slack : 6.079
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Estimated Frequency : 136.5 MHz
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Requested Frequency : 100.0 MHz
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Estimated Period : 7.327
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Requested Period : 10.000
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Slack : 2.673
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Estimated Frequency : 117.9 MHz
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Requested Frequency : 100.0 MHz
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Estimated Period : 8.479
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Requested Period : 10.000
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Slack : 1.521
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Estimated Frequency : 179.3 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Estimated Period : 5.576
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Requested Period : 10.000
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Slack : 4.424
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Estimated Frequency : 180.3 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Estimated Period : 5.547
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Requested Period : 10.000
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Slack : 4.453
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Estimated Frequency : 179.3 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Estimated Period : 5.576
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Requested Period : 10.000
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Slack : 4.424
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Estimated Frequency : 179.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Estimated Period : 5.588
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Requested Period : 10.000
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Slack : 4.412
@P:  System - Estimated Frequency : 272.7 MHz
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : 3.667
@P:  System - Requested Period : 10.000
@P:  System - Slack : 6.333
@P: FineSteeringMirror Part : m2s010vf400std
@P: FineSteeringMirror Register bits  : 1975 
@P: FineSteeringMirror DSP Blocks  : 0
@P: FineSteeringMirror I/O primitives : 84
@P: FineSteeringMirror RAM1K18 :  8
@P:  CPU Time : 0h:00m:10s
