0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/hp/Universal/Universal.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/hdl/Universal_wrapper.v,1722531853,verilog,,,,Universal_wrapper,,,,,,,,
C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_c_addsub_0_0/sim/Universal_c_addsub_0_0.vhd,1722531854,vhdl,,,,universal_c_addsub_0_0,,,,,,,,
C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_ila_0_0/sim/Universal_ila_0_0.v,1722531861,verilog,,C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/sim/Universal.v,,Universal_ila_0_0,,,,,,,,
C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_vio_0_0/sim/Universal_vio_0_0.v,1722531857,verilog,,C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/ip/Universal_ila_0_0/sim/Universal_ila_0_0.v,,Universal_vio_0_0,,,,,,,,
C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/sim/Universal.v,1722531853,verilog,,C:/Users/hp/Universal/Universal.srcs/sources_1/bd/Universal/hdl/Universal_wrapper.v,,Universal,,,,,,,,
