set verilog_files {\
	uart.v\
	u_rec.v\
	u_xmit.v\
}

set clk sys_clk

set top_des_name uart

set dont_touch_module_name TSC
