// Seed: 3292957029
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'd0;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  initial @(1) id_3[1'b0] = "";
  assign id_4 = -1;
  bit id_7, id_8, id_9;
  always @(posedge id_6) id_8 <= id_8;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
