INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rew/Documents/final_project/camera/camera.srcs/sources_1/new/test_pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rew/Documents/final_project/camera/camera.srcs/sim_1/new/test_pattern_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pattern_tb
