
AKU_Yeni.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013040  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  08013210  08013210  00014210  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013a74  08013a74  000151d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013a74  08013a74  00014a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013a7c  08013a7c  000151d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013a7c  08013a7c  00014a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013a80  08013a80  00014a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08013a84  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ea8  200001d8  08013c5c  000151d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005080  08013c5c  00016080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027f75  00000000  00000000  00015208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000621d  00000000  00000000  0003d17d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021b8  00000000  00000000  000433a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a1a  00000000  00000000  00045558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad8d  00000000  00000000  00046f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e5f4  00000000  00000000  00071cff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8daf  00000000  00000000  000a02f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001890a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a0a4  00000000  00000000  001890e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0019318c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080131f8 	.word	0x080131f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	080131f8 	.word	0x080131f8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b988 	b.w	8000ff0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	468e      	mov	lr, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	4688      	mov	r8, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d962      	bls.n	8000dd4 <__udivmoddi4+0xdc>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	b14e      	cbz	r6, 8000d28 <__udivmoddi4+0x30>
 8000d14:	f1c6 0320 	rsb	r3, r6, #32
 8000d18:	fa01 f806 	lsl.w	r8, r1, r6
 8000d1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d20:	40b7      	lsls	r7, r6
 8000d22:	ea43 0808 	orr.w	r8, r3, r8
 8000d26:	40b4      	lsls	r4, r6
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d34:	0c23      	lsrs	r3, r4, #16
 8000d36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d4c:	f080 80ea 	bcs.w	8000f24 <__udivmoddi4+0x22c>
 8000d50:	429a      	cmp	r2, r3
 8000d52:	f240 80e7 	bls.w	8000f24 <__udivmoddi4+0x22c>
 8000d56:	3902      	subs	r1, #2
 8000d58:	443b      	add	r3, r7
 8000d5a:	1a9a      	subs	r2, r3, r2
 8000d5c:	b2a3      	uxth	r3, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6e:	459c      	cmp	ip, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x8e>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d78:	f080 80d6 	bcs.w	8000f28 <__udivmoddi4+0x230>
 8000d7c:	459c      	cmp	ip, r3
 8000d7e:	f240 80d3 	bls.w	8000f28 <__udivmoddi4+0x230>
 8000d82:	443b      	add	r3, r7
 8000d84:	3802      	subs	r0, #2
 8000d86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8a:	eba3 030c 	sub.w	r3, r3, ip
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11d      	cbz	r5, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40f3      	lsrs	r3, r6
 8000d94:	2200      	movs	r2, #0
 8000d96:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d905      	bls.n	8000dae <__udivmoddi4+0xb6>
 8000da2:	b10d      	cbz	r5, 8000da8 <__udivmoddi4+0xb0>
 8000da4:	e9c5 0100 	strd	r0, r1, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4608      	mov	r0, r1
 8000dac:	e7f5      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dae:	fab3 f183 	clz	r1, r3
 8000db2:	2900      	cmp	r1, #0
 8000db4:	d146      	bne.n	8000e44 <__udivmoddi4+0x14c>
 8000db6:	4573      	cmp	r3, lr
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xc8>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 8105 	bhi.w	8000fca <__udivmoddi4+0x2d2>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	4690      	mov	r8, r2
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e5      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dce:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd2:	e7e2      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f000 8090 	beq.w	8000efa <__udivmoddi4+0x202>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f040 80a4 	bne.w	8000f2c <__udivmoddi4+0x234>
 8000de4:	1a8a      	subs	r2, r1, r2
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	b280      	uxth	r0, r0
 8000dee:	b2bc      	uxth	r4, r7
 8000df0:	2101      	movs	r1, #1
 8000df2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x11e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x11c>
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	f200 80e0 	bhi.w	8000fd4 <__udivmoddi4+0x2dc>
 8000e14:	46c4      	mov	ip, r8
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e24:	fb02 f404 	mul.w	r4, r2, r4
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x144>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x142>
 8000e34:	429c      	cmp	r4, r3
 8000e36:	f200 80ca 	bhi.w	8000fce <__udivmoddi4+0x2d6>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e42:	e7a5      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e44:	f1c1 0620 	rsb	r6, r1, #32
 8000e48:	408b      	lsls	r3, r1
 8000e4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	fa0e f401 	lsl.w	r4, lr, r1
 8000e54:	fa20 f306 	lsr.w	r3, r0, r6
 8000e58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e60:	4323      	orrs	r3, r4
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	fa1f fc87 	uxth.w	ip, r7
 8000e6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e82:	d909      	bls.n	8000e98 <__udivmoddi4+0x1a0>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8a:	f080 809c 	bcs.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	f240 8099 	bls.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	eba4 040e 	sub.w	r4, r4, lr
 8000e9c:	fa1f fe83 	uxth.w	lr, r3
 8000ea0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb0:	45a4      	cmp	ip, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x1ce>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eba:	f080 8082 	bcs.w	8000fc2 <__udivmoddi4+0x2ca>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d97f      	bls.n	8000fc2 <__udivmoddi4+0x2ca>
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed2:	4564      	cmp	r4, ip
 8000ed4:	4673      	mov	r3, lr
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	d362      	bcc.n	8000fa0 <__udivmoddi4+0x2a8>
 8000eda:	d05f      	beq.n	8000f9c <__udivmoddi4+0x2a4>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x1fe>
 8000ede:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eea:	fa22 f301 	lsr.w	r3, r2, r1
 8000eee:	431e      	orrs	r6, r3
 8000ef0:	40cc      	lsrs	r4, r1
 8000ef2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	e74f      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000efa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efe:	0c01      	lsrs	r1, r0, #16
 8000f00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f04:	b280      	uxth	r0, r0
 8000f06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	463c      	mov	r4, r7
 8000f10:	46b8      	mov	r8, r7
 8000f12:	46be      	mov	lr, r7
 8000f14:	2620      	movs	r6, #32
 8000f16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1a:	eba2 0208 	sub.w	r2, r2, r8
 8000f1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f22:	e766      	b.n	8000df2 <__udivmoddi4+0xfa>
 8000f24:	4601      	mov	r1, r0
 8000f26:	e718      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f28:	4610      	mov	r0, r2
 8000f2a:	e72c      	b.n	8000d86 <__udivmoddi4+0x8e>
 8000f2c:	f1c6 0220 	rsb	r2, r6, #32
 8000f30:	fa2e f302 	lsr.w	r3, lr, r2
 8000f34:	40b7      	lsls	r7, r6
 8000f36:	40b1      	lsls	r1, r6
 8000f38:	fa20 f202 	lsr.w	r2, r0, r2
 8000f3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f40:	430a      	orrs	r2, r1
 8000f42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	0c11      	lsrs	r1, r2, #16
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb08 f904 	mul.w	r9, r8, r4
 8000f56:	40b0      	lsls	r0, r6
 8000f58:	4589      	cmp	r9, r1
 8000f5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5e:	b280      	uxth	r0, r0
 8000f60:	d93e      	bls.n	8000fe0 <__udivmoddi4+0x2e8>
 8000f62:	1879      	adds	r1, r7, r1
 8000f64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f68:	d201      	bcs.n	8000f6e <__udivmoddi4+0x276>
 8000f6a:	4589      	cmp	r9, r1
 8000f6c:	d81f      	bhi.n	8000fae <__udivmoddi4+0x2b6>
 8000f6e:	eba1 0109 	sub.w	r1, r1, r9
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f84:	4542      	cmp	r2, r8
 8000f86:	d229      	bcs.n	8000fdc <__udivmoddi4+0x2e4>
 8000f88:	18ba      	adds	r2, r7, r2
 8000f8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8e:	d2c4      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f90:	4542      	cmp	r2, r8
 8000f92:	d2c2      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f94:	f1a9 0102 	sub.w	r1, r9, #2
 8000f98:	443a      	add	r2, r7
 8000f9a:	e7be      	b.n	8000f1a <__udivmoddi4+0x222>
 8000f9c:	45f0      	cmp	r8, lr
 8000f9e:	d29d      	bcs.n	8000edc <__udivmoddi4+0x1e4>
 8000fa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa8:	3801      	subs	r0, #1
 8000faa:	46e1      	mov	r9, ip
 8000fac:	e796      	b.n	8000edc <__udivmoddi4+0x1e4>
 8000fae:	eba7 0909 	sub.w	r9, r7, r9
 8000fb2:	4449      	add	r1, r9
 8000fb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbc:	fb09 f804 	mul.w	r8, r9, r4
 8000fc0:	e7db      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fc2:	4673      	mov	r3, lr
 8000fc4:	e77f      	b.n	8000ec6 <__udivmoddi4+0x1ce>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	e766      	b.n	8000e98 <__udivmoddi4+0x1a0>
 8000fca:	4608      	mov	r0, r1
 8000fcc:	e6fd      	b.n	8000dca <__udivmoddi4+0xd2>
 8000fce:	443b      	add	r3, r7
 8000fd0:	3a02      	subs	r2, #2
 8000fd2:	e733      	b.n	8000e3c <__udivmoddi4+0x144>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	443b      	add	r3, r7
 8000fda:	e71c      	b.n	8000e16 <__udivmoddi4+0x11e>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	e79c      	b.n	8000f1a <__udivmoddi4+0x222>
 8000fe0:	eba1 0109 	sub.w	r1, r1, r9
 8000fe4:	46c4      	mov	ip, r8
 8000fe6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fea:	fb09 f804 	mul.w	r8, r9, r4
 8000fee:	e7c4      	b.n	8000f7a <__udivmoddi4+0x282>

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <BMI088_Init_I2C>:
 *
 */

uint8_t BMI088_Init_I2C(BMI088 *imu,
                        I2C_HandleTypeDef *i2cHandle,
                        uint8_t accAddress, uint8_t gyrAddress) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	@ 0x28
 8000ff8:	af04      	add	r7, sp, #16
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	4611      	mov	r1, r2
 8001000:	461a      	mov	r2, r3
 8001002:	460b      	mov	r3, r1
 8001004:	71fb      	strb	r3, [r7, #7]
 8001006:	4613      	mov	r3, r2
 8001008:	71bb      	strb	r3, [r7, #6]

    imu->i2cHandle = i2cHandle;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	68ba      	ldr	r2, [r7, #8]
 800100e:	601a      	str	r2, [r3, #0]
    imu->accAddress = 0x18 << 1;  // = 0x30
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	2230      	movs	r2, #48	@ 0x30
 8001014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    imu->gyrAddress = 0x68 << 1;  // = 0xD0
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	22d0      	movs	r2, #208	@ 0xd0
 800101c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    imu->readingAcc = 0;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	2200      	movs	r2, #0
 8001024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    imu->readingGyr = 0;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2200      	movs	r2, #0
 800102c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

    uint8_t status = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	75fb      	strb	r3, [r7, #23]
    uint8_t data = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	75bb      	strb	r3, [r7, #22]

    if (HAL_I2C_IsDeviceReady(i2cHandle, 0x68 << 1, 3, 100) == HAL_OK) {
 8001038:	2364      	movs	r3, #100	@ 0x64
 800103a:	2203      	movs	r2, #3
 800103c:	21d0      	movs	r1, #208	@ 0xd0
 800103e:	68b8      	ldr	r0, [r7, #8]
 8001040:	f004 ff34 	bl	8005eac <HAL_I2C_IsDeviceReady>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d102      	bne.n	8001050 <BMI088_Init_I2C+0x5c>
        // BMI bulundu
    	printf("ok");
 800104a:	4891      	ldr	r0, [pc, #580]	@ (8001290 <BMI088_Init_I2C+0x29c>)
 800104c:	f00f f962 	bl	8010314 <iprintf>
    } else {
        // BMI bal deil / bus kitli
    }

    if (HAL_I2C_IsDeviceReady(i2cHandle, imu->accAddress, 3, 100) == HAL_OK)
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001056:	4619      	mov	r1, r3
 8001058:	2364      	movs	r3, #100	@ 0x64
 800105a:	2203      	movs	r2, #3
 800105c:	68b8      	ldr	r0, [r7, #8]
 800105e:	f004 ff25 	bl	8005eac <HAL_I2C_IsDeviceReady>
     * ACCELEROMETER
     *
     */

    // Soft reset accelerometer
    data = 0xB6;
 8001062:	23b6      	movs	r3, #182	@ 0xb6
 8001064:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->accAddress, BMI_ACC_SOFTRESET, 1, &data, 1, HAL_MAX_DELAY);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800106c:	4619      	mov	r1, r3
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	9302      	str	r3, [sp, #8]
 8001074:	2301      	movs	r3, #1
 8001076:	9301      	str	r3, [sp, #4]
 8001078:	f107 0316 	add.w	r3, r7, #22
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	2301      	movs	r3, #1
 8001080:	227e      	movs	r2, #126	@ 0x7e
 8001082:	68b8      	ldr	r0, [r7, #8]
 8001084:	f004 fbe6 	bl	8005854 <HAL_I2C_Mem_Write>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	7dfb      	ldrb	r3, [r7, #23]
 800108e:	4413      	add	r3, r2
 8001090:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(50);
 8001092:	2032      	movs	r0, #50	@ 0x32
 8001094:	f003 fa7c 	bl	8004590 <HAL_Delay>

    // Read and check chip ID
    status += HAL_I2C_Mem_Read(i2cHandle, imu->accAddress, BMI_ACC_CHIP_ID, 1, &data, 1, HAL_MAX_DELAY);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800109e:	4619      	mov	r1, r3
 80010a0:	f04f 33ff 	mov.w	r3, #4294967295
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	2301      	movs	r3, #1
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	f107 0316 	add.w	r3, r7, #22
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	2301      	movs	r3, #1
 80010b2:	2200      	movs	r2, #0
 80010b4:	68b8      	ldr	r0, [r7, #8]
 80010b6:	f004 fcc7 	bl	8005a48 <HAL_I2C_Mem_Read>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461a      	mov	r2, r3
 80010be:	7dfb      	ldrb	r3, [r7, #23]
 80010c0:	4413      	add	r3, r2
 80010c2:	75fb      	strb	r3, [r7, #23]
    if (data != 0x1E) {
 80010c4:	7dbb      	ldrb	r3, [r7, #22]
 80010c6:	2b1e      	cmp	r3, #30
 80010c8:	d001      	beq.n	80010ce <BMI088_Init_I2C+0xda>
        return 1; // ACC chip ID mismatch
 80010ca:	2301      	movs	r3, #1
 80010cc:	e175      	b.n	80013ba <BMI088_Init_I2C+0x3c6>
    }

    HAL_Delay(10);
 80010ce:	200a      	movs	r0, #10
 80010d0:	f003 fa5e 	bl	8004590 <HAL_Delay>

    // Configure accelerometer
    data = 0xA8;
 80010d4:	23a8      	movs	r3, #168	@ 0xa8
 80010d6:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->accAddress, BMI_ACC_CONF, 1, &data, 1, HAL_MAX_DELAY);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80010de:	4619      	mov	r1, r3
 80010e0:	f04f 33ff 	mov.w	r3, #4294967295
 80010e4:	9302      	str	r3, [sp, #8]
 80010e6:	2301      	movs	r3, #1
 80010e8:	9301      	str	r3, [sp, #4]
 80010ea:	f107 0316 	add.w	r3, r7, #22
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2301      	movs	r3, #1
 80010f2:	2240      	movs	r2, #64	@ 0x40
 80010f4:	68b8      	ldr	r0, [r7, #8]
 80010f6:	f004 fbad 	bl	8005854 <HAL_I2C_Mem_Write>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	7dfb      	ldrb	r3, [r7, #23]
 8001100:	4413      	add	r3, r2
 8001102:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 8001104:	200a      	movs	r0, #10
 8001106:	f003 fa43 	bl	8004590 <HAL_Delay>

    data = 0x00; // 3g
 800110a:	2300      	movs	r3, #0
 800110c:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->accAddress, BMI_ACC_RANGE, 1, &data, 1, HAL_MAX_DELAY);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001114:	4619      	mov	r1, r3
 8001116:	f04f 33ff 	mov.w	r3, #4294967295
 800111a:	9302      	str	r3, [sp, #8]
 800111c:	2301      	movs	r3, #1
 800111e:	9301      	str	r3, [sp, #4]
 8001120:	f107 0316 	add.w	r3, r7, #22
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2301      	movs	r3, #1
 8001128:	2241      	movs	r2, #65	@ 0x41
 800112a:	68b8      	ldr	r0, [r7, #8]
 800112c:	f004 fb92 	bl	8005854 <HAL_I2C_Mem_Write>
 8001130:	4603      	mov	r3, r0
 8001132:	461a      	mov	r2, r3
 8001134:	7dfb      	ldrb	r3, [r7, #23]
 8001136:	4413      	add	r3, r2
 8001138:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 800113a:	200a      	movs	r0, #10
 800113c:	f003 fa28 	bl	8004590 <HAL_Delay>

    // Enable accelerometer interrupts (optional)
    data = 0x0A;
 8001140:	230a      	movs	r3, #10
 8001142:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->accAddress, BMI_INT1_IO_CONF, 1, &data, 1, HAL_MAX_DELAY);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800114a:	4619      	mov	r1, r3
 800114c:	f04f 33ff 	mov.w	r3, #4294967295
 8001150:	9302      	str	r3, [sp, #8]
 8001152:	2301      	movs	r3, #1
 8001154:	9301      	str	r3, [sp, #4]
 8001156:	f107 0316 	add.w	r3, r7, #22
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2301      	movs	r3, #1
 800115e:	2253      	movs	r2, #83	@ 0x53
 8001160:	68b8      	ldr	r0, [r7, #8]
 8001162:	f004 fb77 	bl	8005854 <HAL_I2C_Mem_Write>
 8001166:	4603      	mov	r3, r0
 8001168:	461a      	mov	r2, r3
 800116a:	7dfb      	ldrb	r3, [r7, #23]
 800116c:	4413      	add	r3, r2
 800116e:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 8001170:	200a      	movs	r0, #10
 8001172:	f003 fa0d 	bl	8004590 <HAL_Delay>

    data = 0x04;
 8001176:	2304      	movs	r3, #4
 8001178:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->accAddress, BMI_INT1_INT2_MAP_DATA, 1, &data, 1, HAL_MAX_DELAY);
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001180:	4619      	mov	r1, r3
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
 8001186:	9302      	str	r3, [sp, #8]
 8001188:	2301      	movs	r3, #1
 800118a:	9301      	str	r3, [sp, #4]
 800118c:	f107 0316 	add.w	r3, r7, #22
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	2301      	movs	r3, #1
 8001194:	2258      	movs	r2, #88	@ 0x58
 8001196:	68b8      	ldr	r0, [r7, #8]
 8001198:	f004 fb5c 	bl	8005854 <HAL_I2C_Mem_Write>
 800119c:	4603      	mov	r3, r0
 800119e:	461a      	mov	r2, r3
 80011a0:	7dfb      	ldrb	r3, [r7, #23]
 80011a2:	4413      	add	r3, r2
 80011a4:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 80011a6:	200a      	movs	r0, #10
 80011a8:	f003 f9f2 	bl	8004590 <HAL_Delay>

    // Power ON
    data = 0x00;
 80011ac:	2300      	movs	r3, #0
 80011ae:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->accAddress, BMI_ACC_PWR_CONF, 1, &data, 1, HAL_MAX_DELAY);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80011b6:	4619      	mov	r1, r3
 80011b8:	f04f 33ff 	mov.w	r3, #4294967295
 80011bc:	9302      	str	r3, [sp, #8]
 80011be:	2301      	movs	r3, #1
 80011c0:	9301      	str	r3, [sp, #4]
 80011c2:	f107 0316 	add.w	r3, r7, #22
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	2301      	movs	r3, #1
 80011ca:	227c      	movs	r2, #124	@ 0x7c
 80011cc:	68b8      	ldr	r0, [r7, #8]
 80011ce:	f004 fb41 	bl	8005854 <HAL_I2C_Mem_Write>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	7dfb      	ldrb	r3, [r7, #23]
 80011d8:	4413      	add	r3, r2
 80011da:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 80011dc:	200a      	movs	r0, #10
 80011de:	f003 f9d7 	bl	8004590 <HAL_Delay>

    data = 0x04;
 80011e2:	2304      	movs	r3, #4
 80011e4:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->accAddress, BMI_ACC_PWR_CTRL, 1, &data, 1, HAL_MAX_DELAY);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80011ec:	4619      	mov	r1, r3
 80011ee:	f04f 33ff 	mov.w	r3, #4294967295
 80011f2:	9302      	str	r3, [sp, #8]
 80011f4:	2301      	movs	r3, #1
 80011f6:	9301      	str	r3, [sp, #4]
 80011f8:	f107 0316 	add.w	r3, r7, #22
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	2301      	movs	r3, #1
 8001200:	227d      	movs	r2, #125	@ 0x7d
 8001202:	68b8      	ldr	r0, [r7, #8]
 8001204:	f004 fb26 	bl	8005854 <HAL_I2C_Mem_Write>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	7dfb      	ldrb	r3, [r7, #23]
 800120e:	4413      	add	r3, r2
 8001210:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 8001212:	200a      	movs	r0, #10
 8001214:	f003 f9bc 	bl	8004590 <HAL_Delay>

    imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4a1e      	ldr	r2, [pc, #120]	@ (8001294 <BMI088_Init_I2C+0x2a0>)
 800121c:	639a      	str	r2, [r3, #56]	@ 0x38
    imu->accTxBuf[0] = BMI_ACC_DATA;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	2212      	movs	r2, #18
 8001222:	711a      	strb	r2, [r3, #4]
     * GYROSCOPE
     *
     */

    // Soft reset gyro
    data = 0xB6;
 8001224:	23b6      	movs	r3, #182	@ 0xb6
 8001226:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->gyrAddress, BMI_GYR_SOFTRESET, 1, &data, 1, HAL_MAX_DELAY);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800122e:	4619      	mov	r1, r3
 8001230:	f04f 33ff 	mov.w	r3, #4294967295
 8001234:	9302      	str	r3, [sp, #8]
 8001236:	2301      	movs	r3, #1
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	f107 0316 	add.w	r3, r7, #22
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	2301      	movs	r3, #1
 8001242:	2214      	movs	r2, #20
 8001244:	68b8      	ldr	r0, [r7, #8]
 8001246:	f004 fb05 	bl	8005854 <HAL_I2C_Mem_Write>
 800124a:	4603      	mov	r3, r0
 800124c:	461a      	mov	r2, r3
 800124e:	7dfb      	ldrb	r3, [r7, #23]
 8001250:	4413      	add	r3, r2
 8001252:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(250);
 8001254:	20fa      	movs	r0, #250	@ 0xfa
 8001256:	f003 f99b 	bl	8004590 <HAL_Delay>

    // Read and check chip ID
    status += HAL_I2C_Mem_Read(i2cHandle, imu->gyrAddress, BMI_GYR_CHIP_ID, 1, &data, 1, HAL_MAX_DELAY);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001260:	4619      	mov	r1, r3
 8001262:	f04f 33ff 	mov.w	r3, #4294967295
 8001266:	9302      	str	r3, [sp, #8]
 8001268:	2301      	movs	r3, #1
 800126a:	9301      	str	r3, [sp, #4]
 800126c:	f107 0316 	add.w	r3, r7, #22
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	2301      	movs	r3, #1
 8001274:	2200      	movs	r2, #0
 8001276:	68b8      	ldr	r0, [r7, #8]
 8001278:	f004 fbe6 	bl	8005a48 <HAL_I2C_Mem_Read>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	7dfb      	ldrb	r3, [r7, #23]
 8001282:	4413      	add	r3, r2
 8001284:	75fb      	strb	r3, [r7, #23]
    if (data != 0x0F) {
 8001286:	7dbb      	ldrb	r3, [r7, #22]
 8001288:	2b0f      	cmp	r3, #15
 800128a:	d005      	beq.n	8001298 <BMI088_Init_I2C+0x2a4>
        return 2; // GYR chip ID mismatch
 800128c:	2302      	movs	r3, #2
 800128e:	e094      	b.n	80013ba <BMI088_Init_I2C+0x3c6>
 8001290:	08013210 	.word	0x08013210
 8001294:	3a6b70a4 	.word	0x3a6b70a4
    }

    HAL_Delay(10);
 8001298:	200a      	movs	r0, #10
 800129a:	f003 f979 	bl	8004590 <HAL_Delay>

    // Configure gyroscope
    data = 0x01; // 1000 dps
 800129e:	2301      	movs	r3, #1
 80012a0:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->gyrAddress, BMI_GYR_RANGE, 1, &data, 1, HAL_MAX_DELAY);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80012a8:	4619      	mov	r1, r3
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	2301      	movs	r3, #1
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	f107 0316 	add.w	r3, r7, #22
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	2301      	movs	r3, #1
 80012bc:	220f      	movs	r2, #15
 80012be:	68b8      	ldr	r0, [r7, #8]
 80012c0:	f004 fac8 	bl	8005854 <HAL_I2C_Mem_Write>
 80012c4:	4603      	mov	r3, r0
 80012c6:	461a      	mov	r2, r3
 80012c8:	7dfb      	ldrb	r3, [r7, #23]
 80012ca:	4413      	add	r3, r2
 80012cc:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 80012ce:	200a      	movs	r0, #10
 80012d0:	f003 f95e 	bl	8004590 <HAL_Delay>

    data = 0x07;
 80012d4:	2307      	movs	r3, #7
 80012d6:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->gyrAddress, BMI_GYR_BANDWIDTH, 1, &data, 1, HAL_MAX_DELAY);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80012de:	4619      	mov	r1, r3
 80012e0:	f04f 33ff 	mov.w	r3, #4294967295
 80012e4:	9302      	str	r3, [sp, #8]
 80012e6:	2301      	movs	r3, #1
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	f107 0316 	add.w	r3, r7, #22
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2301      	movs	r3, #1
 80012f2:	2210      	movs	r2, #16
 80012f4:	68b8      	ldr	r0, [r7, #8]
 80012f6:	f004 faad 	bl	8005854 <HAL_I2C_Mem_Write>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	7dfb      	ldrb	r3, [r7, #23]
 8001300:	4413      	add	r3, r2
 8001302:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 8001304:	200a      	movs	r0, #10
 8001306:	f003 f943 	bl	8004590 <HAL_Delay>

    // Gyro interrupts (optional)
    data = 0x80;
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->gyrAddress, BMI_GYR_INT_CTRL, 1, &data, 1, HAL_MAX_DELAY);
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001314:	4619      	mov	r1, r3
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	9302      	str	r3, [sp, #8]
 800131c:	2301      	movs	r3, #1
 800131e:	9301      	str	r3, [sp, #4]
 8001320:	f107 0316 	add.w	r3, r7, #22
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	2301      	movs	r3, #1
 8001328:	2215      	movs	r2, #21
 800132a:	68b8      	ldr	r0, [r7, #8]
 800132c:	f004 fa92 	bl	8005854 <HAL_I2C_Mem_Write>
 8001330:	4603      	mov	r3, r0
 8001332:	461a      	mov	r2, r3
 8001334:	7dfb      	ldrb	r3, [r7, #23]
 8001336:	4413      	add	r3, r2
 8001338:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 800133a:	200a      	movs	r0, #10
 800133c:	f003 f928 	bl	8004590 <HAL_Delay>

    data = 0x01;
 8001340:	2301      	movs	r3, #1
 8001342:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->gyrAddress, BMI_INT3_INT4_IO_CONF, 1, &data, 1, HAL_MAX_DELAY);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800134a:	4619      	mov	r1, r3
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	9302      	str	r3, [sp, #8]
 8001352:	2301      	movs	r3, #1
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	f107 0316 	add.w	r3, r7, #22
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2301      	movs	r3, #1
 800135e:	2216      	movs	r2, #22
 8001360:	68b8      	ldr	r0, [r7, #8]
 8001362:	f004 fa77 	bl	8005854 <HAL_I2C_Mem_Write>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	7dfb      	ldrb	r3, [r7, #23]
 800136c:	4413      	add	r3, r2
 800136e:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 8001370:	200a      	movs	r0, #10
 8001372:	f003 f90d 	bl	8004590 <HAL_Delay>

    data = 0x01;
 8001376:	2301      	movs	r3, #1
 8001378:	75bb      	strb	r3, [r7, #22]
    status += HAL_I2C_Mem_Write(i2cHandle, imu->gyrAddress, BMI_INT3_INT4_IO_MAP, 1, &data, 1, HAL_MAX_DELAY);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 33ff 	mov.w	r3, #4294967295
 8001386:	9302      	str	r3, [sp, #8]
 8001388:	2301      	movs	r3, #1
 800138a:	9301      	str	r3, [sp, #4]
 800138c:	f107 0316 	add.w	r3, r7, #22
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	2301      	movs	r3, #1
 8001394:	2218      	movs	r2, #24
 8001396:	68b8      	ldr	r0, [r7, #8]
 8001398:	f004 fa5c 	bl	8005854 <HAL_I2C_Mem_Write>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	7dfb      	ldrb	r3, [r7, #23]
 80013a2:	4413      	add	r3, r2
 80013a4:	75fb      	strb	r3, [r7, #23]
    HAL_Delay(10);
 80013a6:	200a      	movs	r0, #10
 80013a8:	f003 f8f2 	bl	8004590 <HAL_Delay>

    imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4a05      	ldr	r2, [pc, #20]	@ (80013c4 <BMI088_Init_I2C+0x3d0>)
 80013b0:	63da      	str	r2, [r3, #60]	@ 0x3c
    imu->gyrTxBuf[0] = BMI_GYR_DATA;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2202      	movs	r2, #2
 80013b6:	72da      	strb	r2, [r3, #11]

    return status;
 80013b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	3a0ba058 	.word	0x3a0ba058

080013c8 <rollpitchyaw>:

uint8_t rollpitchyaw(BMI088 *imu){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	ed2d 8b02 	vpush	{d8}
 80013ce:	b088      	sub	sp, #32
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
           // Derece cinsinden yn as



	    uint32_t now = HAL_GetTick();  // ms
 80013d4:	f003 f8d0 	bl	8004578 <HAL_GetTick>
 80013d8:	61f8      	str	r0, [r7, #28]
	    float dt = (now - lastTime) / 1000.0f;
 80013da:	4b51      	ldr	r3, [pc, #324]	@ (8001520 <rollpitchyaw+0x158>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	69fa      	ldr	r2, [r7, #28]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013ea:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8001524 <rollpitchyaw+0x15c>
 80013ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013f2:	edc7 7a06 	vstr	s15, [r7, #24]
	    lastTime = now;
 80013f6:	4a4a      	ldr	r2, [pc, #296]	@ (8001520 <rollpitchyaw+0x158>)
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	6013      	str	r3, [r2, #0]

	    // vme verilerini oku
	    float acc_x = imu->acc_mps2[0];
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	695b      	ldr	r3, [r3, #20]
 8001400:	617b      	str	r3, [r7, #20]
	    float acc_y = imu->acc_mps2[1];
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	613b      	str	r3, [r7, #16]
	    float acc_z = imu->acc_mps2[2];
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	60fb      	str	r3, [r7, #12]

	    // Roll ve pitch hesapla (ivme verisi ile)
	    roll  = atan2f(acc_y, acc_z) * 180.0f / 3.14159f;
 800140e:	edd7 0a03 	vldr	s1, [r7, #12]
 8001412:	ed97 0a04 	vldr	s0, [r7, #16]
 8001416:	f011 f993 	bl	8012740 <atan2f>
 800141a:	eef0 7a40 	vmov.f32	s15, s0
 800141e:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001528 <rollpitchyaw+0x160>
 8001422:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001426:	eddf 6a41 	vldr	s13, [pc, #260]	@ 800152c <rollpitchyaw+0x164>
 800142a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800142e:	4b40      	ldr	r3, [pc, #256]	@ (8001530 <rollpitchyaw+0x168>)
 8001430:	edc3 7a00 	vstr	s15, [r3]
	  	pitch = atan2f(-acc_x, sqrtf(acc_y * acc_y + acc_z * acc_z)) * 180.0f / 3.14159f;
 8001434:	edd7 7a05 	vldr	s15, [r7, #20]
 8001438:	eeb1 8a67 	vneg.f32	s16, s15
 800143c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001440:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001444:	edd7 7a03 	vldr	s15, [r7, #12]
 8001448:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800144c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001450:	eeb0 0a67 	vmov.f32	s0, s15
 8001454:	f011 f9ce 	bl	80127f4 <sqrtf>
 8001458:	eef0 7a40 	vmov.f32	s15, s0
 800145c:	eef0 0a67 	vmov.f32	s1, s15
 8001460:	eeb0 0a48 	vmov.f32	s0, s16
 8001464:	f011 f96c 	bl	8012740 <atan2f>
 8001468:	eef0 7a40 	vmov.f32	s15, s0
 800146c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001528 <rollpitchyaw+0x160>
 8001470:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001474:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800152c <rollpitchyaw+0x164>
 8001478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800147c:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <rollpitchyaw+0x16c>)
 800147e:	edc3 7a00 	vstr	s15, [r3]

	    // Yaw hesapla (gyro verisi ile)
	    float gyro_z_deg = (imu->gyr_rps[2] - gyro_z_offset) * 180.0f / 3.14159f;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001488:	4b2b      	ldr	r3, [pc, #172]	@ (8001538 <rollpitchyaw+0x170>)
 800148a:	edd3 7a00 	vldr	s15, [r3]
 800148e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001492:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001528 <rollpitchyaw+0x160>
 8001496:	ee27 7a87 	vmul.f32	s14, s15, s14
 800149a:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800152c <rollpitchyaw+0x164>
 800149e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014a2:	edc7 7a02 	vstr	s15, [r7, #8]
	    yaw += gyro_z_deg * dt;
 80014a6:	ed97 7a02 	vldr	s14, [r7, #8]
 80014aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80014ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014b2:	4b22      	ldr	r3, [pc, #136]	@ (800153c <rollpitchyaw+0x174>)
 80014b4:	edd3 7a00 	vldr	s15, [r3]
 80014b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014bc:	4b1f      	ldr	r3, [pc, #124]	@ (800153c <rollpitchyaw+0x174>)
 80014be:	edc3 7a00 	vstr	s15, [r3]

	    // Yaw asn -180 ~ +180 arasnda tut
	    if (yaw > 180.0f) yaw -= 360.0f;
 80014c2:	4b1e      	ldr	r3, [pc, #120]	@ (800153c <rollpitchyaw+0x174>)
 80014c4:	edd3 7a00 	vldr	s15, [r3]
 80014c8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001528 <rollpitchyaw+0x160>
 80014cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d4:	dd09      	ble.n	80014ea <rollpitchyaw+0x122>
 80014d6:	4b19      	ldr	r3, [pc, #100]	@ (800153c <rollpitchyaw+0x174>)
 80014d8:	edd3 7a00 	vldr	s15, [r3]
 80014dc:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001540 <rollpitchyaw+0x178>
 80014e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014e4:	4b15      	ldr	r3, [pc, #84]	@ (800153c <rollpitchyaw+0x174>)
 80014e6:	edc3 7a00 	vstr	s15, [r3]
	    if (yaw < -180.0f) yaw += 360.0f;
 80014ea:	4b14      	ldr	r3, [pc, #80]	@ (800153c <rollpitchyaw+0x174>)
 80014ec:	edd3 7a00 	vldr	s15, [r3]
 80014f0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001544 <rollpitchyaw+0x17c>
 80014f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014fc:	d509      	bpl.n	8001512 <rollpitchyaw+0x14a>
 80014fe:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <rollpitchyaw+0x174>)
 8001500:	edd3 7a00 	vldr	s15, [r3]
 8001504:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001540 <rollpitchyaw+0x178>
 8001508:	ee77 7a87 	vadd.f32	s15, s15, s14
 800150c:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <rollpitchyaw+0x174>)
 800150e:	edc3 7a00 	vstr	s15, [r3]

	    return 1;
 8001512:	2301      	movs	r3, #1
}
 8001514:	4618      	mov	r0, r3
 8001516:	3720      	adds	r7, #32
 8001518:	46bd      	mov	sp, r7
 800151a:	ecbd 8b02 	vpop	{d8}
 800151e:	bd80      	pop	{r7, pc}
 8001520:	200001f4 	.word	0x200001f4
 8001524:	447a0000 	.word	0x447a0000
 8001528:	43340000 	.word	0x43340000
 800152c:	40490fd0 	.word	0x40490fd0
 8001530:	2000027c 	.word	0x2000027c
 8001534:	20000280 	.word	0x20000280
 8001538:	200001f8 	.word	0x200001f8
 800153c:	20000284 	.word	0x20000284
 8001540:	43b40000 	.word	0x43b40000
 8001544:	c3340000 	.word	0xc3340000

08001548 <BMI088_ReadAccelerometer>:
/*
 *
 * POLLING
 *
 */
uint8_t BMI088_ReadAccelerometer(BMI088 *imu) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b08c      	sub	sp, #48	@ 0x30
 800154c:	af04      	add	r7, sp, #16
 800154e:	6078      	str	r0, [r7, #4]
	uint8_t acc_raw[6];
		  int16_t acc_x_raw, acc_y_raw, acc_z_raw;
		  float accel_range_factor; // ACC_RANGE register'na gre hesaplanacak

		  // 0x12'den 6 byte oku (X_LSB, X_MSB, Y_LSB, Y_MSB, Z_LSB, Z_MSB)
		  HAL_I2C_Mem_Read(imu->i2cHandle, imu->accAddress, 0x12, 1, acc_raw, 6, 100);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6818      	ldr	r0, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800155a:	4619      	mov	r1, r3
 800155c:	2364      	movs	r3, #100	@ 0x64
 800155e:	9302      	str	r3, [sp, #8]
 8001560:	2306      	movs	r3, #6
 8001562:	9301      	str	r3, [sp, #4]
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	9300      	str	r3, [sp, #0]
 800156a:	2301      	movs	r3, #1
 800156c:	2212      	movs	r2, #18
 800156e:	f004 fa6b 	bl	8005a48 <HAL_I2C_Mem_Read>

		  // RAW verileri 16-bit signed sayya dntr
		  acc_x_raw = (int16_t)((acc_raw[1] << 8) | acc_raw[0]);
 8001572:	7b7b      	ldrb	r3, [r7, #13]
 8001574:	b21b      	sxth	r3, r3
 8001576:	021b      	lsls	r3, r3, #8
 8001578:	b21a      	sxth	r2, r3
 800157a:	7b3b      	ldrb	r3, [r7, #12]
 800157c:	b21b      	sxth	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	83fb      	strh	r3, [r7, #30]
		  acc_y_raw = (int16_t)((acc_raw[3] << 8) | acc_raw[2]);
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	b21b      	sxth	r3, r3
 8001586:	021b      	lsls	r3, r3, #8
 8001588:	b21a      	sxth	r2, r3
 800158a:	7bbb      	ldrb	r3, [r7, #14]
 800158c:	b21b      	sxth	r3, r3
 800158e:	4313      	orrs	r3, r2
 8001590:	83bb      	strh	r3, [r7, #28]
		  acc_z_raw = (int16_t)((acc_raw[5] << 8) | acc_raw[4]);
 8001592:	7c7b      	ldrb	r3, [r7, #17]
 8001594:	b21b      	sxth	r3, r3
 8001596:	021b      	lsls	r3, r3, #8
 8001598:	b21a      	sxth	r2, r3
 800159a:	7c3b      	ldrb	r3, [r7, #16]
 800159c:	b21b      	sxth	r3, r3
 800159e:	4313      	orrs	r3, r2
 80015a0:	837b      	strh	r3, [r7, #26]

		  // ACC_RANGE register (0x41) oku
		  uint8_t acc_range_raw;
		  HAL_I2C_Mem_Read(imu->i2cHandle, imu->accAddress, 0x41, 1, &acc_range_raw, 1, 100);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6818      	ldr	r0, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80015ac:	4619      	mov	r1, r3
 80015ae:	2364      	movs	r3, #100	@ 0x64
 80015b0:	9302      	str	r3, [sp, #8]
 80015b2:	2301      	movs	r3, #1
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	f107 030b 	add.w	r3, r7, #11
 80015ba:	9300      	str	r3, [sp, #0]
 80015bc:	2301      	movs	r3, #1
 80015be:	2241      	movs	r2, #65	@ 0x41
 80015c0:	f004 fa42 	bl	8005a48 <HAL_I2C_Mem_Read>

		  // range: 0  3g, 1  6g, 2  12g, 3  24g gibi olabilir (datasheet'e gre)
		  accel_range_factor = powf(2, (acc_range_raw + 1)) * 1.5f;  // g cinsinden
 80015c4:	7afb      	ldrb	r3, [r7, #11]
 80015c6:	3301      	adds	r3, #1
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d0:	eef0 0a67 	vmov.f32	s1, s15
 80015d4:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80015d8:	f011 f8b4 	bl	8012744 <powf>
 80015dc:	eef0 7a40 	vmov.f32	s15, s0
 80015e0:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80015e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015e8:	edc7 7a05 	vstr	s15, [r7, #20]

		  // mg  m/s dnm (1g = 9.80665 m/s)
		  imu->acc_mps2[0] = ((float)acc_x_raw / 32768.0f) * accel_range_factor * 9.80665f;
 80015ec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80015f0:	ee07 3a90 	vmov	s15, r3
 80015f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015f8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8001674 <BMI088_ReadAccelerometer+0x12c>
 80015fc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001600:	edd7 7a05 	vldr	s15, [r7, #20]
 8001604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001608:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001678 <BMI088_ReadAccelerometer+0x130>
 800160c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	edc3 7a05 	vstr	s15, [r3, #20]
		  imu->acc_mps2[1] = ((float)acc_y_raw / 32768.0f) * accel_range_factor * 9.80665f;
 8001616:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800161a:	ee07 3a90 	vmov	s15, r3
 800161e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001622:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001674 <BMI088_ReadAccelerometer+0x12c>
 8001626:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800162a:	edd7 7a05 	vldr	s15, [r7, #20]
 800162e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001632:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001678 <BMI088_ReadAccelerometer+0x130>
 8001636:	ee67 7a87 	vmul.f32	s15, s15, s14
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	edc3 7a06 	vstr	s15, [r3, #24]
		  imu->acc_mps2[2] = ((float)acc_z_raw / 32768.0f) * accel_range_factor * 9.80665f;
 8001640:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001644:	ee07 3a90 	vmov	s15, r3
 8001648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800164c:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001674 <BMI088_ReadAccelerometer+0x12c>
 8001650:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001654:	edd7 7a05 	vldr	s15, [r7, #20]
 8001658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800165c:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001678 <BMI088_ReadAccelerometer+0x130>
 8001660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	edc3 7a07 	vstr	s15, [r3, #28]

}
 800166a:	bf00      	nop
 800166c:	4618      	mov	r0, r3
 800166e:	3720      	adds	r7, #32
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	47000000 	.word	0x47000000
 8001678:	411ce80a 	.word	0x411ce80a

0800167c <BMI088_ReadGyroscope>:



uint8_t BMI088_ReadGyroscope(BMI088 *imu) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b08c      	sub	sp, #48	@ 0x30
 8001680:	af04      	add	r7, sp, #16
 8001682:	6078      	str	r0, [r7, #4]
	 uint8_t gyro_raw[6];
	    int16_t gyro_x_raw, gyro_y_raw, gyro_z_raw;
	    float gyro_sensitivity = 2000.0f / 32768.0f; // default range: 2000 dps
 8001684:	4b3d      	ldr	r3, [pc, #244]	@ (800177c <BMI088_ReadGyroscope+0x100>)
 8001686:	61fb      	str	r3, [r7, #28]

	    // 0x02'den balayarak 6 byte oku (X_LSB, X_MSB, Y_LSB, Y_MSB, Z_LSB, Z_MSB)
	    if (HAL_I2C_Mem_Read(imu->i2cHandle, imu->gyrAddress, 0x02, 1, gyro_raw, 6, 100) != HAL_OK) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6818      	ldr	r0, [r3, #0]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001692:	4619      	mov	r1, r3
 8001694:	2364      	movs	r3, #100	@ 0x64
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	2306      	movs	r3, #6
 800169a:	9301      	str	r3, [sp, #4]
 800169c:	f107 0308 	add.w	r3, r7, #8
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2301      	movs	r3, #1
 80016a4:	2202      	movs	r2, #2
 80016a6:	f004 f9cf 	bl	8005a48 <HAL_I2C_Mem_Read>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <BMI088_ReadGyroscope+0x38>
	        return 1; // Hata
 80016b0:	2301      	movs	r3, #1
 80016b2:	e05f      	b.n	8001774 <BMI088_ReadGyroscope+0xf8>
	    }

	    // 16-bit signed dnm (MSB nce shiftlenir)
	    gyro_x_raw = (int16_t)((gyro_raw[1] << 8) | gyro_raw[0]);
 80016b4:	7a7b      	ldrb	r3, [r7, #9]
 80016b6:	b21b      	sxth	r3, r3
 80016b8:	021b      	lsls	r3, r3, #8
 80016ba:	b21a      	sxth	r2, r3
 80016bc:	7a3b      	ldrb	r3, [r7, #8]
 80016be:	b21b      	sxth	r3, r3
 80016c0:	4313      	orrs	r3, r2
 80016c2:	837b      	strh	r3, [r7, #26]
	    gyro_y_raw = (int16_t)((gyro_raw[3] << 8) | gyro_raw[2]);
 80016c4:	7afb      	ldrb	r3, [r7, #11]
 80016c6:	b21b      	sxth	r3, r3
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	7abb      	ldrb	r3, [r7, #10]
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	4313      	orrs	r3, r2
 80016d2:	833b      	strh	r3, [r7, #24]
	    gyro_z_raw = (int16_t)((gyro_raw[5] << 8) | gyro_raw[4]);
 80016d4:	7b7b      	ldrb	r3, [r7, #13]
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	b21a      	sxth	r2, r3
 80016dc:	7b3b      	ldrb	r3, [r7, #12]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	4313      	orrs	r3, r2
 80016e2:	82fb      	strh	r3, [r7, #22]
	    // Asal hzlar hesapla (dps cinsinden)
	        imu->gyr_dps[0] = (float)gyro_x_raw * gyro_sensitivity;
 80016e4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80016e8:	ee07 3a90 	vmov	s15, r3
 80016ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80016f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	        imu->gyr_dps[1] = (float)gyro_y_raw * gyro_sensitivity;
 80016fe:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001702:	ee07 3a90 	vmov	s15, r3
 8001706:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170a:	edd7 7a07 	vldr	s15, [r7, #28]
 800170e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	        imu->gyr_dps[2] = (float)gyro_z_raw * gyro_sensitivity;
 8001718:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800171c:	ee07 3a90 	vmov	s15, r3
 8001720:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001724:	edd7 7a07 	vldr	s15, [r7, #28]
 8001728:	ee67 7a27 	vmul.f32	s15, s14, s15
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	        // Eer rad/s istiyorsan ayrca unu da hesaplayabilirsin:
	        float deg2rad = 3.14159f / 180.0f;
 8001732:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <BMI088_ReadGyroscope+0x104>)
 8001734:	613b      	str	r3, [r7, #16]
	        imu->gyr_rps[0] = imu->gyr_dps[0] * deg2rad;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800173c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	edc3 7a08 	vstr	s15, [r3, #32]
	        imu->gyr_rps[1] = imu->gyr_dps[1] * deg2rad;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001750:	edd7 7a04 	vldr	s15, [r7, #16]
 8001754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	        imu->gyr_rps[2] = imu->gyr_dps[2] * deg2rad;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001764:	edd7 7a04 	vldr	s15, [r7, #16]
 8001768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	        return 0;
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	3720      	adds	r7, #32
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	3d7a0000 	.word	0x3d7a0000
 8001780:	3c8efa2e 	.word	0x3c8efa2e

08001784 <configureLoRa>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
LoRa configureLoRa(){
 8001784:	b4b0      	push	{r4, r5, r7}
 8001786:	b08f      	sub	sp, #60	@ 0x3c
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001790:	637b      	str	r3, [r7, #52]	@ 0x34
	void main(void) {
	    myLoRa = configureLoRa();  //  Geerli  stacke kopyalanr
	    LoRa_init(&myLoRa);        //  Pointer olarak gnderilir
	}

	myLoRa.CS_port         = NSS_GPIO_Port;
 8001792:	4b19      	ldr	r3, [pc, #100]	@ (80017f8 <configureLoRa+0x74>)
 8001794:	60bb      	str	r3, [r7, #8]
		myLoRa.CS_pin          = NSS_Pin;
 8001796:	2310      	movs	r3, #16
 8001798:	81bb      	strh	r3, [r7, #12]
		myLoRa.reset_port      = RST_GPIO_Port;
 800179a:	4b17      	ldr	r3, [pc, #92]	@ (80017f8 <configureLoRa+0x74>)
 800179c:	613b      	str	r3, [r7, #16]
		myLoRa.reset_pin       = RST_Pin;
 800179e:	2308      	movs	r3, #8
 80017a0:	82bb      	strh	r3, [r7, #20]
		myLoRa.DIO0_port       = DIO0_GPIO_Port;
 80017a2:	4b16      	ldr	r3, [pc, #88]	@ (80017fc <configureLoRa+0x78>)
 80017a4:	61bb      	str	r3, [r7, #24]
		myLoRa.DIO0_pin        = DIO0_Pin;
 80017a6:	2310      	movs	r3, #16
 80017a8:	83bb      	strh	r3, [r7, #28]
		myLoRa.hSPIx           = &hspi1;
 80017aa:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <configureLoRa+0x7c>)
 80017ac:	623b      	str	r3, [r7, #32]

		myLoRa.frequency             = 433.663   ;
 80017ae:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <configureLoRa+0x80>)
 80017b0:	62bb      	str	r3, [r7, #40]	@ 0x28
		myLoRa.spredingFactor        = SF_7      ;
 80017b2:	2307      	movs	r3, #7
 80017b4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
		myLoRa.bandWidth			 = BW_500KHz ;
 80017b8:	2309      	movs	r3, #9
 80017ba:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
		myLoRa.crcRate               = CR_4_5    ;
 80017be:	2301      	movs	r3, #1
 80017c0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		myLoRa.power				 = POWER_20db;
 80017c4:	23ff      	movs	r3, #255	@ 0xff
 80017c6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
		myLoRa.overCurrentProtection = 250       ;
 80017ca:	23fa      	movs	r3, #250	@ 0xfa
 80017cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		myLoRa.preamble			     = 8         ;
 80017d0:	2308      	movs	r3, #8
 80017d2:	863b      	strh	r3, [r7, #48]	@ 0x30

	return myLoRa;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	461d      	mov	r5, r3
 80017d8:	f107 0408 	add.w	r4, r7, #8
 80017dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80017e8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	373c      	adds	r7, #60	@ 0x3c
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bcb0      	pop	{r4, r5, r7}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40020800 	.word	0x40020800
 8001800:	20000e34 	.word	0x20000e34
 8001804:	43d8d4dd 	.word	0x43d8d4dd

08001808 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8001812:	2101      	movs	r1, #1
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 fa1e 	bl	8001c56 <LoRa_read>
 800181a:	4603      	mov	r3, r0
 800181c:	73bb      	strb	r3, [r7, #14]
	data = read;
 800181e:	7bbb      	ldrb	r3, [r7, #14]
 8001820:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d107      	bne.n	8001838 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8001828:	7bbb      	ldrb	r3, [r7, #14]
 800182a:	f023 0307 	bic.w	r3, r3, #7
 800182e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2200      	movs	r2, #0
 8001834:	61da      	str	r2, [r3, #28]
 8001836:	e03e      	b.n	80018b6 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d10c      	bne.n	8001858 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 800183e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001842:	f023 0307 	bic.w	r3, r3, #7
 8001846:	b25b      	sxtb	r3, r3
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	b25b      	sxtb	r3, r3
 800184e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2201      	movs	r2, #1
 8001854:	61da      	str	r2, [r3, #28]
 8001856:	e02e      	b.n	80018b6 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	2b03      	cmp	r3, #3
 800185c:	d10c      	bne.n	8001878 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 800185e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001862:	f023 0307 	bic.w	r3, r3, #7
 8001866:	b25b      	sxtb	r3, r3
 8001868:	f043 0303 	orr.w	r3, r3, #3
 800186c:	b25b      	sxtb	r3, r3
 800186e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2203      	movs	r2, #3
 8001874:	61da      	str	r2, [r3, #28]
 8001876:	e01e      	b.n	80018b6 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	2b05      	cmp	r3, #5
 800187c:	d10c      	bne.n	8001898 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 800187e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001882:	f023 0307 	bic.w	r3, r3, #7
 8001886:	b25b      	sxtb	r3, r3
 8001888:	f043 0305 	orr.w	r3, r3, #5
 800188c:	b25b      	sxtb	r3, r3
 800188e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2205      	movs	r2, #5
 8001894:	61da      	str	r2, [r3, #28]
 8001896:	e00e      	b.n	80018b6 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	2b06      	cmp	r3, #6
 800189c:	d10b      	bne.n	80018b6 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 800189e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80018a2:	f023 0307 	bic.w	r3, r3, #7
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	f043 0306 	orr.w	r3, r3, #6
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2206      	movs	r2, #6
 80018b4:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 80018b6:	7bfb      	ldrb	r3, [r7, #15]
 80018b8:	461a      	mov	r2, r3
 80018ba:	2101      	movs	r1, #1
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f000 f9e4 	bl	8001c8a <LoRa_write>
	//HAL_Delay(10);
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b084      	sub	sp, #16
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	60f8      	str	r0, [r7, #12]
 80018d2:	60b9      	str	r1, [r7, #8]
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	4613      	mov	r3, r2
 80018d8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	889b      	ldrh	r3, [r3, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	4619      	mov	r1, r3
 80018e6:	f003 fe27 	bl	8005538 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	6998      	ldr	r0, [r3, #24]
 80018ee:	88fa      	ldrh	r2, [r7, #6]
 80018f0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	f007 fac7 	bl	8008e88 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80018fa:	bf00      	nop
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	4618      	mov	r0, r3
 8001902:	f007 ffd1 	bl	80098a8 <HAL_SPI_GetState>
 8001906:	4603      	mov	r3, r0
 8001908:	2b01      	cmp	r3, #1
 800190a:	d1f7      	bne.n	80018fc <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6998      	ldr	r0, [r3, #24]
 8001910:	8b3a      	ldrh	r2, [r7, #24]
 8001912:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001916:	6839      	ldr	r1, [r7, #0]
 8001918:	f007 fbfa 	bl	8009110 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800191c:	bf00      	nop
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	4618      	mov	r0, r3
 8001924:	f007 ffc0 	bl	80098a8 <HAL_SPI_GetState>
 8001928:	4603      	mov	r3, r0
 800192a:	2b01      	cmp	r3, #1
 800192c:	d1f7      	bne.n	800191e <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	6818      	ldr	r0, [r3, #0]
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	889b      	ldrh	r3, [r3, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	4619      	mov	r1, r3
 800193a:	f003 fdfd 	bl	8005538 <HAL_GPIO_WritePin>
}
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8001946:	b580      	push	{r7, lr}
 8001948:	b084      	sub	sp, #16
 800194a:	af00      	add	r7, sp, #0
 800194c:	60f8      	str	r0, [r7, #12]
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	603b      	str	r3, [r7, #0]
 8001952:	4613      	mov	r3, r2
 8001954:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6818      	ldr	r0, [r3, #0]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	889b      	ldrh	r3, [r3, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	4619      	mov	r1, r3
 8001962:	f003 fde9 	bl	8005538 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	6998      	ldr	r0, [r3, #24]
 800196a:	88fa      	ldrh	r2, [r7, #6]
 800196c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001970:	68b9      	ldr	r1, [r7, #8]
 8001972:	f007 fa89 	bl	8008e88 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001976:	bf00      	nop
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	4618      	mov	r0, r3
 800197e:	f007 ff93 	bl	80098a8 <HAL_SPI_GetState>
 8001982:	4603      	mov	r3, r0
 8001984:	2b01      	cmp	r3, #1
 8001986:	d1f7      	bne.n	8001978 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6998      	ldr	r0, [r3, #24]
 800198c:	8b3a      	ldrh	r2, [r7, #24]
 800198e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001992:	6839      	ldr	r1, [r7, #0]
 8001994:	f007 fa78 	bl	8008e88 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001998:	bf00      	nop
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	4618      	mov	r0, r3
 80019a0:	f007 ff82 	bl	80098a8 <HAL_SPI_GetState>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d1f7      	bne.n	800199a <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6818      	ldr	r0, [r3, #0]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	889b      	ldrh	r3, [r3, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	4619      	mov	r1, r3
 80019b6:	f003 fdbf 	bl	8005538 <HAL_GPIO_WritePin>
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b084      	sub	sp, #16
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
 80019ca:	460b      	mov	r3, r1
 80019cc:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 80019ce:	2126      	movs	r1, #38	@ 0x26
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f000 f940 	bl	8001c56 <LoRa_read>
 80019d6:	4603      	mov	r3, r0
 80019d8:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 80019da:	78fb      	ldrb	r3, [r7, #3]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d004      	beq.n	80019ea <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 80019e0:	7bbb      	ldrb	r3, [r7, #14]
 80019e2:	f043 0308 	orr.w	r3, r3, #8
 80019e6:	73fb      	strb	r3, [r7, #15]
 80019e8:	e003      	b.n	80019f2 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 80019ea:	7bbb      	ldrb	r3, [r7, #14]
 80019ec:	f023 0308 	bic.w	r3, r3, #8
 80019f0:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
 80019f4:	461a      	mov	r2, r3
 80019f6:	2126      	movs	r1, #38	@ 0x26
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f000 f946 	bl	8001c8a <LoRa_write>
	HAL_Delay(10);
 80019fe:	200a      	movs	r0, #10
 8001a00:	f002 fdc6 	bl	8004590 <HAL_Delay>
}
 8001a04:	bf00      	nop
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b096      	sub	sp, #88	@ 0x58
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001a14:	4a17      	ldr	r2, [pc, #92]	@ (8001a74 <LoRa_setAutoLDO+0x68>)
 8001a16:	f107 0308 	add.w	r3, r7, #8
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	2250      	movs	r2, #80	@ 0x50
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f00e fed3 	bl	80107ca <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	4093      	lsls	r3, r2
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fd97 	bl	8000564 <__aeabi_i2d>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	3358      	adds	r3, #88	@ 0x58
 8001a40:	443b      	add	r3, r7
 8001a42:	3b50      	subs	r3, #80	@ 0x50
 8001a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a48:	f7fe ff20 	bl	800088c <__aeabi_ddiv>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4610      	mov	r0, r2
 8001a52:	4619      	mov	r1, r3
 8001a54:	f7ff f8a0 	bl	8000b98 <__aeabi_d2iz>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b10      	cmp	r3, #16
 8001a5c:	bfcc      	ite	gt
 8001a5e:	2301      	movgt	r3, #1
 8001a60:	2300      	movle	r3, #0
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	4619      	mov	r1, r3
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ffab 	bl	80019c2 <LoRa_setLowDaraRateOptimization>
}
 8001a6c:	bf00      	nop
 8001a6e:	3758      	adds	r7, #88	@ 0x58
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	08013218 	.word	0x08013218

08001a78 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, float freq){
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	ed87 0a00 	vstr	s0, [r7]
	uint8_t  data;
	uint32_t F;
	F = (uint32_t)((freq * 1000000.0) / 61.03515625);
 8001a84:	6838      	ldr	r0, [r7, #0]
 8001a86:	f7fe fd7f 	bl	8000588 <__aeabi_f2d>
 8001a8a:	a31f      	add	r3, pc, #124	@ (adr r3, 8001b08 <LoRa_setFrequency+0x90>)
 8001a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a90:	f7fe fdd2 	bl	8000638 <__aeabi_dmul>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4610      	mov	r0, r2
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	a31c      	add	r3, pc, #112	@ (adr r3, 8001b10 <LoRa_setFrequency+0x98>)
 8001a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa2:	f7fe fef3 	bl	800088c <__aeabi_ddiv>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	4610      	mov	r0, r2
 8001aac:	4619      	mov	r1, r3
 8001aae:	f7ff f89b 	bl	8000be8 <__aeabi_d2uiz>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	0c1b      	lsrs	r3, r3, #16
 8001aba:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8001abc:	7afb      	ldrb	r3, [r7, #11]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	2106      	movs	r1, #6
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 f8e1 	bl	8001c8a <LoRa_write>
	HAL_Delay(5);
 8001ac8:	2005      	movs	r0, #5
 8001aca:	f002 fd61 	bl	8004590 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	0a1b      	lsrs	r3, r3, #8
 8001ad2:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001ad4:	7afb      	ldrb	r3, [r7, #11]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	2107      	movs	r1, #7
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f8d5 	bl	8001c8a <LoRa_write>
	HAL_Delay(5);
 8001ae0:	2005      	movs	r0, #5
 8001ae2:	f002 fd55 	bl	8004590 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8001aea:	7afb      	ldrb	r3, [r7, #11]
 8001aec:	461a      	mov	r2, r3
 8001aee:	2108      	movs	r1, #8
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f000 f8ca 	bl	8001c8a <LoRa_write>
	HAL_Delay(5);
 8001af6:	2005      	movs	r0, #5
 8001af8:	f002 fd4a 	bl	8004590 <HAL_Delay>
}
 8001afc:	bf00      	nop
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	f3af 8000 	nop.w
 8001b08:	00000000 	.word	0x00000000
 8001b0c:	412e8480 	.word	0x412e8480
 8001b10:	00000000 	.word	0x00000000
 8001b14:	404e8480 	.word	0x404e8480

08001b18 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	2b0c      	cmp	r3, #12
 8001b26:	dd01      	ble.n	8001b2c <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8001b28:	230c      	movs	r3, #12
 8001b2a:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	2b06      	cmp	r3, #6
 8001b30:	dc01      	bgt.n	8001b36 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8001b32:	2307      	movs	r3, #7
 8001b34:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001b36:	211e      	movs	r1, #30
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 f88c 	bl	8001c56 <LoRa_read>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8001b42:	200a      	movs	r0, #10
 8001b44:	f002 fd24 	bl	8004590 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
 8001b52:	f003 030f 	and.w	r3, r3, #15
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	4413      	add	r3, r2
 8001b5a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8001b5c:	7bbb      	ldrb	r3, [r7, #14]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	211e      	movs	r1, #30
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f891 	bl	8001c8a <LoRa_write>
	HAL_Delay(10);
 8001b68:	200a      	movs	r0, #10
 8001b6a:	f002 fd11 	bl	8004590 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff ff4c 	bl	8001a0c <LoRa_setAutoLDO>
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001b88:	78fb      	ldrb	r3, [r7, #3]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	2109      	movs	r1, #9
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f000 f87b 	bl	8001c8a <LoRa_write>
	HAL_Delay(10);
 8001b94:	200a      	movs	r0, #10
 8001b96:	f002 fcfb 	bl	8004590 <HAL_Delay>
}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001bb4:	78fb      	ldrb	r3, [r7, #3]
 8001bb6:	2b2c      	cmp	r3, #44	@ 0x2c
 8001bb8:	d801      	bhi.n	8001bbe <LoRa_setOCP+0x1a>
		current = 45;
 8001bba:	232d      	movs	r3, #45	@ 0x2d
 8001bbc:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8001bbe:	78fb      	ldrb	r3, [r7, #3]
 8001bc0:	2bf0      	cmp	r3, #240	@ 0xf0
 8001bc2:	d901      	bls.n	8001bc8 <LoRa_setOCP+0x24>
		current = 240;
 8001bc4:	23f0      	movs	r3, #240	@ 0xf0
 8001bc6:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001bc8:	78fb      	ldrb	r3, [r7, #3]
 8001bca:	2b78      	cmp	r3, #120	@ 0x78
 8001bcc:	d809      	bhi.n	8001be2 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8001bce:	78fb      	ldrb	r3, [r7, #3]
 8001bd0:	3b2d      	subs	r3, #45	@ 0x2d
 8001bd2:	4a12      	ldr	r2, [pc, #72]	@ (8001c1c <LoRa_setOCP+0x78>)
 8001bd4:	fb82 1203 	smull	r1, r2, r2, r3
 8001bd8:	1052      	asrs	r2, r2, #1
 8001bda:	17db      	asrs	r3, r3, #31
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	73fb      	strb	r3, [r7, #15]
 8001be0:	e00b      	b.n	8001bfa <LoRa_setOCP+0x56>
	else if(current <= 240)
 8001be2:	78fb      	ldrb	r3, [r7, #3]
 8001be4:	2bf0      	cmp	r3, #240	@ 0xf0
 8001be6:	d808      	bhi.n	8001bfa <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001be8:	78fb      	ldrb	r3, [r7, #3]
 8001bea:	331e      	adds	r3, #30
 8001bec:	4a0b      	ldr	r2, [pc, #44]	@ (8001c1c <LoRa_setOCP+0x78>)
 8001bee:	fb82 1203 	smull	r1, r2, r2, r3
 8001bf2:	1092      	asrs	r2, r2, #2
 8001bf4:	17db      	asrs	r3, r3, #31
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	3320      	adds	r3, #32
 8001bfe:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	461a      	mov	r2, r3
 8001c04:	210b      	movs	r1, #11
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f83f 	bl	8001c8a <LoRa_write>
	HAL_Delay(10);
 8001c0c:	200a      	movs	r0, #10
 8001c0e:	f002 fcbf 	bl	8004590 <HAL_Delay>
}
 8001c12:	bf00      	nop
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	66666667 	.word	0x66666667

08001c20 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001c28:	211e      	movs	r1, #30
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 f813 	bl	8001c56 <LoRa_read>
 8001c30:	4603      	mov	r3, r0
 8001c32:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8001c34:	7bfb      	ldrb	r3, [r7, #15]
 8001c36:	f043 0307 	orr.w	r3, r3, #7
 8001c3a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8001c3c:	7bbb      	ldrb	r3, [r7, #14]
 8001c3e:	461a      	mov	r2, r3
 8001c40:	211e      	movs	r1, #30
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 f821 	bl	8001c8a <LoRa_write>
	HAL_Delay(10);
 8001c48:	200a      	movs	r0, #10
 8001c4a:	f002 fca1 	bl	8004590 <HAL_Delay>
}
 8001c4e:	bf00      	nop
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b086      	sub	sp, #24
 8001c5a:	af02      	add	r7, sp, #8
 8001c5c:	6078      	str	r0, [r7, #4]
 8001c5e:	460b      	mov	r3, r1
 8001c60:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001c62:	78fb      	ldrb	r3, [r7, #3]
 8001c64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001c6c:	f107 030f 	add.w	r3, r7, #15
 8001c70:	f107 010e 	add.w	r1, r7, #14
 8001c74:	2201      	movs	r2, #1
 8001c76:	9200      	str	r2, [sp, #0]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff fe25 	bl	80018ca <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b086      	sub	sp, #24
 8001c8e:	af02      	add	r7, sp, #8
 8001c90:	6078      	str	r0, [r7, #4]
 8001c92:	460b      	mov	r3, r1
 8001c94:	70fb      	strb	r3, [r7, #3]
 8001c96:	4613      	mov	r3, r2
 8001c98:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001c9a:	78fb      	ldrb	r3, [r7, #3]
 8001c9c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001ca4:	78bb      	ldrb	r3, [r7, #2]
 8001ca6:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001ca8:	f107 030f 	add.w	r3, r7, #15
 8001cac:	f107 010e 	add.w	r1, r7, #14
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	9200      	str	r2, [sp, #0]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f7ff fe45 	bl	8001946 <LoRa_writeReg>
	HAL_Delay(5);
 8001cbc:	2005      	movs	r0, #5
 8001cbe:	f002 fc67 	bl	8004590 <HAL_Delay>
}
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b086      	sub	sp, #24
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	60f8      	str	r0, [r7, #12]
 8001cd2:	607a      	str	r2, [r7, #4]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	72fb      	strb	r3, [r7, #11]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8001cde:	7afb      	ldrb	r3, [r7, #11]
 8001ce0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	889b      	ldrh	r3, [r3, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f003 fc20 	bl	8005538 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6998      	ldr	r0, [r3, #24]
 8001cfc:	f107 0117 	add.w	r1, r7, #23
 8001d00:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001d04:	2201      	movs	r2, #1
 8001d06:	f007 f8bf 	bl	8008e88 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001d0a:	bf00      	nop
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f007 fdc9 	bl	80098a8 <HAL_SPI_GetState>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d1f7      	bne.n	8001d0c <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6998      	ldr	r0, [r3, #24]
 8001d20:	7abb      	ldrb	r3, [r7, #10]
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001d28:	6879      	ldr	r1, [r7, #4]
 8001d2a:	f007 f8ad 	bl	8008e88 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001d2e:	bf00      	nop
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f007 fdb7 	bl	80098a8 <HAL_SPI_GetState>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d1f7      	bne.n	8001d30 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6818      	ldr	r0, [r3, #0]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	889b      	ldrh	r3, [r3, #4]
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f003 fbf4 	bl	8005538 <HAL_GPIO_WritePin>
}
 8001d50:	bf00      	nop
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

	return 1;
 8001d60:	2301      	movs	r3, #1
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b086      	sub	sp, #24
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	4611      	mov	r1, r2
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	71fb      	strb	r3, [r7, #7]
 8001d80:	4613      	mov	r3, r2
 8001d82:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	69db      	ldr	r3, [r3, #28]
 8001d88:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	68f8      	ldr	r0, [r7, #12]
 8001d8e:	f7ff fd3b 	bl	8001808 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001d92:	210e      	movs	r1, #14
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f7ff ff5e 	bl	8001c56 <LoRa_read>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001d9e:	7cfb      	ldrb	r3, [r7, #19]
 8001da0:	461a      	mov	r2, r3
 8001da2:	210d      	movs	r1, #13
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f7ff ff70 	bl	8001c8a <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	461a      	mov	r2, r3
 8001dae:	2122      	movs	r1, #34	@ 0x22
 8001db0:	68f8      	ldr	r0, [r7, #12]
 8001db2:	f7ff ff6a 	bl	8001c8a <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	68ba      	ldr	r2, [r7, #8]
 8001dba:	2100      	movs	r1, #0
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f7ff ff84 	bl	8001cca <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001dc2:	2103      	movs	r1, #3
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	f7ff fd1f 	bl	8001808 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001dca:	2112      	movs	r1, #18
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	f7ff ff42 	bl	8001c56 <LoRa_read>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 8001dd6:	7cfb      	ldrb	r3, [r7, #19]
 8001dd8:	f003 0308 	and.w	r3, r3, #8
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d00a      	beq.n	8001df6 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001de0:	22ff      	movs	r2, #255	@ 0xff
 8001de2:	2112      	movs	r1, #18
 8001de4:	68f8      	ldr	r0, [r7, #12]
 8001de6:	f7ff ff50 	bl	8001c8a <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8001dea:	6979      	ldr	r1, [r7, #20]
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	f7ff fd0b 	bl	8001808 <LoRa_gotoMode>
			return 1;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e00f      	b.n	8001e16 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 8001df6:	88bb      	ldrh	r3, [r7, #4]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	80bb      	strh	r3, [r7, #4]
 8001dfc:	88bb      	ldrh	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d105      	bne.n	8001e0e <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 8001e02:	6979      	ldr	r1, [r7, #20]
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f7ff fcff 	bl	8001808 <LoRa_gotoMode>
				return 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e003      	b.n	8001e16 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 8001e0e:	2001      	movs	r0, #1
 8001e10:	f002 fbbe 	bl	8004590 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001e14:	e7d9      	b.n	8001dca <LoRa_transmit+0x5c>
	}
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001e26:	2105      	movs	r1, #5
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f7ff fced 	bl	8001808 <LoRa_gotoMode>
}
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b084      	sub	sp, #16
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff ff8a 	bl	8001d58 <LoRa_isvalid>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f000 8098 	beq.w	8001f7c <LoRa_init+0x146>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff fcda 	bl	8001808 <LoRa_gotoMode>
			HAL_Delay(10);
 8001e54:	200a      	movs	r0, #10
 8001e56:	f002 fb9b 	bl	8004590 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff fefa 	bl	8001c56 <LoRa_read>
 8001e62:	4603      	mov	r3, r0
 8001e64:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8001e66:	200a      	movs	r0, #10
 8001e68:	f002 fb92 	bl	8004590 <HAL_Delay>
			data = read | 0x80;
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e72:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8001e74:	7bbb      	ldrb	r3, [r7, #14]
 8001e76:	461a      	mov	r2, r3
 8001e78:	2101      	movs	r1, #1
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff ff05 	bl	8001c8a <LoRa_write>
			HAL_Delay(100);
 8001e80:	2064      	movs	r0, #100	@ 0x64
 8001e82:	f002 fb85 	bl	8004590 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff fdf1 	bl	8001a78 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7ff fe6c 	bl	8001b7c <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001eaa:	4619      	mov	r1, r3
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff fe79 	bl	8001ba4 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8001eb2:	2223      	movs	r2, #35	@ 0x23
 8001eb4:	210c      	movs	r1, #12
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7ff fee7 	bl	8001c8a <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f7ff feaf 	bl	8001c20 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ec8:	4619      	mov	r1, r3
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff fe24 	bl	8001b18 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001ed0:	22ff      	movs	r2, #255	@ 0xff
 8001ed2:	211f      	movs	r1, #31
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff fed8 	bl	8001c8a <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ee4:	011b      	lsls	r3, r3, #4
 8001ee6:	b2da      	uxtb	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	4413      	add	r3, r2
 8001ef4:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001ef6:	7bbb      	ldrb	r3, [r7, #14]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	211d      	movs	r1, #29
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7ff fec4 	bl	8001c8a <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff fd82 	bl	8001a0c <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f0c:	0a1b      	lsrs	r3, r3, #8
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	461a      	mov	r2, r3
 8001f14:	2120      	movs	r1, #32
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff feb7 	bl	8001c8a <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	461a      	mov	r2, r3
 8001f24:	2121      	movs	r1, #33	@ 0x21
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7ff feaf 	bl	8001c8a <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8001f2c:	2140      	movs	r1, #64	@ 0x40
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7ff fe91 	bl	8001c56 <LoRa_read>
 8001f34:	4603      	mov	r3, r0
 8001f36:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8001f3e:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8001f40:	7bbb      	ldrb	r3, [r7, #14]
 8001f42:	461a      	mov	r2, r3
 8001f44:	2140      	movs	r1, #64	@ 0x40
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f7ff fe9f 	bl	8001c8a <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7ff fc5a 	bl	8001808 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8001f5a:	200a      	movs	r0, #10
 8001f5c:	f002 fb18 	bl	8004590 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8001f60:	2142      	movs	r1, #66	@ 0x42
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7ff fe77 	bl	8001c56 <LoRa_read>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
 8001f6e:	2b12      	cmp	r3, #18
 8001f70:	d101      	bne.n	8001f76 <LoRa_init+0x140>
				return LORA_OK;
 8001f72:	23c8      	movs	r3, #200	@ 0xc8
 8001f74:	e004      	b.n	8001f80 <LoRa_init+0x14a>
			else
				return LORA_NOT_FOUND;
 8001f76:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001f7a:	e001      	b.n	8001f80 <LoRa_init+0x14a>
	}
	else {
		return LORA_UNAVAILABLE;
 8001f7c:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <bmp5_init>:
*  @brief This API is the entry point.
*  It performs the selection of I2C/I3C/SPI read mechanism according to the
*  selected interface and reads the chip-id of the sensor.
*/
int8_t bmp5_init(struct bmp5_dev *dev)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t chip_id;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 fc71 	bl	8002878 <null_ptr_check>
 8001f96:	4603      	mov	r3, r0
 8001f98:	73fb      	strb	r3, [r7, #15]
     chip_id = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	737b      	strb	r3, [r7, #13]
     rslt = bmp5_get_regs(BMP5_REG_CHIP_ID, &chip_id, 1, dev);//chip_id neden okundu?sensrn gerekten bal 
 8001f9e:	f107 010d 	add.w	r1, r7, #13
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	f000 f843 	bl	8002032 <bmp5_get_regs>
 8001fac:	4603      	mov	r3, r0
 8001fae:	73fb      	strb	r3, [r7, #15]
     //ve doru model olduunu kontrol etmek iin

     if (rslt == BMP5_OK)
 8001fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d136      	bne.n	8002026 <bmp5_init+0x9e>
         {
             dev->chip_id = 0;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	701a      	strb	r2, [r3, #0]

             if (dev->intf == BMP5_SPI_INTF)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	7d5b      	ldrb	r3, [r3, #21]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d108      	bne.n	8001fd8 <bmp5_init+0x50>
             {
                 /* Performing a single read via SPI of registers,
                  * e.g. registers CHIP_ID, before the actual
                  * SPI communication with the device.
                  */
                 rslt = bmp5_get_regs(BMP5_REG_CHIP_ID, &reg_data, 1, dev);
 8001fc6:	f107 010e 	add.w	r1, r7, #14
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	2001      	movs	r0, #1
 8001fd0:	f000 f82f 	bl	8002032 <bmp5_get_regs>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]
             }

             if (rslt == BMP5_OK)
 8001fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d122      	bne.n	8002026 <bmp5_init+0x9e>
             {
                 /* Read chip_id */
                 rslt = bmp5_get_regs(BMP5_REG_CHIP_ID, &chip_id, 1, dev);
 8001fe0:	f107 010d 	add.w	r1, r7, #13
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	2001      	movs	r0, #1
 8001fea:	f000 f822 	bl	8002032 <bmp5_get_regs>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	73fb      	strb	r3, [r7, #15]

                 if (rslt == BMP5_OK)
 8001ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d115      	bne.n	8002026 <bmp5_init+0x9e>
                 {
                     if (chip_id != 0)
 8001ffa:	7b7b      	ldrb	r3, [r7, #13]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d005      	beq.n	800200c <bmp5_init+0x84>
                     {
                         /* Validate post power-up procedure */
                         rslt = power_up_check(dev);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f000 fc75 	bl	80028f0 <power_up_check>
 8002006:	4603      	mov	r3, r0
 8002008:	73fb      	strb	r3, [r7, #15]
 800200a:	e001      	b.n	8002010 <bmp5_init+0x88>
                     }
                     else
                     {
                         rslt = BMP5_E_INVALID_CHIP_ID;
 800200c:	23fc      	movs	r3, #252	@ 0xfc
 800200e:	73fb      	strb	r3, [r7, #15]
                     }

                     if (rslt == BMP5_OK)
 8002010:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d106      	bne.n	8002026 <bmp5_init+0x9e>
                     {
                         rslt = validate_chip_id(chip_id, dev);
 8002018:	7b7b      	ldrb	r3, [r7, #13]
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	4618      	mov	r0, r3
 800201e:	f000 fc4b 	bl	80028b8 <validate_chip_id>
 8002022:	4603      	mov	r3, r0
 8002024:	73fb      	strb	r3, [r7, #15]
                     }
                 }
             }
         }

         return rslt;
 8002026:	f997 300f 	ldrsb.w	r3, [r7, #15]
     }
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <bmp5_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmp5_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp5_dev *dev)
{
 8002032:	b590      	push	{r4, r7, lr}
 8002034:	b087      	sub	sp, #28
 8002036:	af00      	add	r7, sp, #0
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
 800203c:	603b      	str	r3, [r7, #0]
 800203e:	4603      	mov	r3, r0
 8002040:	73fb      	strb	r3, [r7, #15]
    //mikrodenetleyici (veya yazlm), sensrn iindeki verileri renmek istiyor. Bu veriler sensrn register denilen hafza alanlarnda tutulur.
    //Bu fonksiyon da gidip o verileri okur ve RAM'deki bir tampon deikene (reg_data) yazar
    int8_t rslt;
    rslt = null_ptr_check(dev);
 8002042:	6838      	ldr	r0, [r7, #0]
 8002044:	f000 fc18 	bl	8002878 <null_ptr_check>
 8002048:	4603      	mov	r3, r0
 800204a:	75fb      	strb	r3, [r7, #23]


    /* Proceed if null check is fine */
    if ((rslt == BMP5_OK) && (reg_data != NULL))
 800204c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d116      	bne.n	8002082 <bmp5_get_regs+0x50>
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d013      	beq.n	8002082 <bmp5_get_regs+0x50>
    {
        /* Read the data from the reg_addr */
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	689c      	ldr	r4, [r3, #8]
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	7bf8      	ldrb	r0, [r7, #15]
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	68b9      	ldr	r1, [r7, #8]
 8002068:	47a0      	blx	r4
 800206a:	4603      	mov	r3, r0
 800206c:	461a      	mov	r2, r3
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	751a      	strb	r2, [r3, #20]

        if (dev->intf_rslt != BMP5_INTF_RET_SUCCESS)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d004      	beq.n	8002086 <bmp5_get_regs+0x54>
        {
            /* Failure case */
            rslt = BMP5_E_COM_FAIL; //read ilemi baarsz
 800207c:	23fe      	movs	r3, #254	@ 0xfe
 800207e:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP5_INTF_RET_SUCCESS)
 8002080:	e001      	b.n	8002086 <bmp5_get_regs+0x54>
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR; //en bata bir ey null ise
 8002082:	23ff      	movs	r3, #255	@ 0xff
 8002084:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002086:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800208a:	4618      	mov	r0, r3
 800208c:	371c      	adds	r7, #28
 800208e:	46bd      	mov	sp, r7
 8002090:	bd90      	pop	{r4, r7, pc}

08002092 <bmp5_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmp5_set_regs(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp5_dev *dev)
{
 8002092:	b590      	push	{r4, r7, lr}
 8002094:	b087      	sub	sp, #28
 8002096:	af00      	add	r7, sp, #0
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
 800209c:	603b      	str	r3, [r7, #0]
 800209e:	4603      	mov	r3, r0
 80020a0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t idx = 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	75bb      	strb	r3, [r7, #22]

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80020a6:	6838      	ldr	r0, [r7, #0]
 80020a8:	f000 fbe6 	bl	8002878 <null_ptr_check>
 80020ac:	4603      	mov	r3, r0
 80020ae:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMP5_OK) && (reg_data != NULL))
 80020b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d140      	bne.n	800213a <bmp5_set_regs+0xa8>
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d03d      	beq.n	800213a <bmp5_set_regs+0xa8>
    {
        if (dev->intf == BMP5_SPI_INTF)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	7d5b      	ldrb	r3, [r3, #21]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d11d      	bne.n	8002102 <bmp5_set_regs+0x70>
        {
            /* Write the data to the reg_addr */
            do
            {
                dev->intf_rslt = dev->write((reg_addr + idx), &reg_data[idx], 1, dev->intf_ptr);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	68dc      	ldr	r4, [r3, #12]
 80020ca:	7bfa      	ldrb	r2, [r7, #15]
 80020cc:	7dbb      	ldrb	r3, [r7, #22]
 80020ce:	4413      	add	r3, r2
 80020d0:	b2d8      	uxtb	r0, r3
 80020d2:	7dbb      	ldrb	r3, [r7, #22]
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	18d1      	adds	r1, r2, r3
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	47a0      	blx	r4
 80020e0:	4603      	mov	r3, r0
 80020e2:	461a      	mov	r2, r3
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	751a      	strb	r2, [r3, #20]
                idx++;
 80020e8:	7dbb      	ldrb	r3, [r7, #22]
 80020ea:	3301      	adds	r3, #1
 80020ec:	75bb      	strb	r3, [r7, #22]
            } while ((idx < len) && (dev->intf_rslt == BMP5_INTF_RET_SUCCESS));
 80020ee:	7dbb      	ldrb	r3, [r7, #22]
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d919      	bls.n	800212a <bmp5_set_regs+0x98>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0e2      	beq.n	80020c6 <bmp5_set_regs+0x34>
 8002100:	e013      	b.n	800212a <bmp5_set_regs+0x98>
        }
        else if ((dev->intf == BMP5_I2C_INTF) || (dev->intf == BMP5_I3C_INTF))
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	7d5b      	ldrb	r3, [r3, #21]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d003      	beq.n	8002112 <bmp5_set_regs+0x80>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	7d5b      	ldrb	r3, [r3, #21]
 800210e:	2b02      	cmp	r3, #2
 8002110:	d10b      	bne.n	800212a <bmp5_set_regs+0x98>
        {
            /* Write the data to the reg_addr */
            dev->intf_rslt = dev->write(reg_addr, reg_data, len, dev->intf_ptr);
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	68dc      	ldr	r4, [r3, #12]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	7bf8      	ldrb	r0, [r7, #15]
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	68b9      	ldr	r1, [r7, #8]
 8002120:	47a0      	blx	r4
 8002122:	4603      	mov	r3, r0
 8002124:	461a      	mov	r2, r3
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	751a      	strb	r2, [r3, #20]
        }

        if (dev->intf_rslt != BMP5_INTF_RET_SUCCESS)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d004      	beq.n	800213e <bmp5_set_regs+0xac>
        {
            /* Failure case */
            rslt = BMP5_E_COM_FAIL;
 8002134:	23fe      	movs	r3, #254	@ 0xfe
 8002136:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP5_INTF_RET_SUCCESS)
 8002138:	e001      	b.n	800213e <bmp5_set_regs+0xac>
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800213a:	23ff      	movs	r3, #255	@ 0xff
 800213c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800213e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002142:	4618      	mov	r0, r3
 8002144:	371c      	adds	r7, #28
 8002146:	46bd      	mov	sp, r7
 8002148:	bd90      	pop	{r4, r7, pc}

0800214a <bmp5_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bmp5_soft_reset(struct bmp5_dev *dev)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b084      	sub	sp, #16
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t por_status;
    uint8_t data = BMP5_SOFT_RESET_CMD;
 8002152:	23b6      	movs	r3, #182	@ 0xb6
 8002154:	733b      	strb	r3, [r7, #12]

    /* Reset the device */
    rslt = bmp5_set_regs(BMP5_REG_CMD, &data, 1, dev);
 8002156:	f107 010c 	add.w	r1, r7, #12
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2201      	movs	r2, #1
 800215e:	207e      	movs	r0, #126	@ 0x7e
 8002160:	f7ff ff97 	bl	8002092 <bmp5_set_regs>
 8002164:	4603      	mov	r3, r0
 8002166:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 8002168:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d129      	bne.n	80021c4 <bmp5_soft_reset+0x7a>
    {
        /* Soft-reset execution takes 2 ms */
        //dev->delay_us(BMP5_DELAY_US_SOFT_RESET, dev->intf_ptr);
        HAL_Delay(10);
 8002170:	200a      	movs	r0, #10
 8002172:	f002 fa0d 	bl	8004590 <HAL_Delay>
        if (dev->intf == BMP5_SPI_INTF)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	7d5b      	ldrb	r3, [r3, #21]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d108      	bne.n	8002190 <bmp5_soft_reset+0x46>
        {
            /* Performing a single read via SPI of registers,
            * e.g. registers CHIP_ID, before the actual
            * SPI communication with the device.
            */
            rslt = bmp5_get_regs(BMP5_REG_CHIP_ID, &reg_data, 1, dev);
 800217e:	f107 010e 	add.w	r1, r7, #14
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2201      	movs	r2, #1
 8002186:	2001      	movs	r0, #1
 8002188:	f7ff ff53 	bl	8002032 <bmp5_get_regs>
 800218c:	4603      	mov	r3, r0
 800218e:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMP5_OK)
 8002190:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d115      	bne.n	80021c4 <bmp5_soft_reset+0x7a>
        {
            rslt = bmp5_get_interrupt_status(&por_status, dev);
 8002198:	f107 030d 	add.w	r3, r7, #13
 800219c:	6879      	ldr	r1, [r7, #4]
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 f816 	bl	80021d0 <bmp5_get_interrupt_status>
 80021a4:	4603      	mov	r3, r0
 80021a6:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 80021a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d109      	bne.n	80021c4 <bmp5_soft_reset+0x7a>
            {
                if (por_status & BMP5_INT_ASSERTED_POR_SOFTRESET_COMPLETE)
 80021b0:	7b7b      	ldrb	r3, [r7, #13]
 80021b2:	f003 0310 	and.w	r3, r3, #16
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d002      	beq.n	80021c0 <bmp5_soft_reset+0x76>
                {
                    rslt = BMP5_OK;
 80021ba:	2300      	movs	r3, #0
 80021bc:	73fb      	strb	r3, [r7, #15]
 80021be:	e001      	b.n	80021c4 <bmp5_soft_reset+0x7a>
                }
                else
                {
                    rslt = BMP5_E_POR_SOFTRESET;
 80021c0:	23fa      	movs	r3, #250	@ 0xfa
 80021c2:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 80021c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <bmp5_get_interrupt_status>:

/*!
 *  @brief This API is used to get interrupt status.
 */
int8_t bmp5_get_interrupt_status(uint8_t *int_status, struct bmp5_dev *dev)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (int_status != NULL)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d008      	beq.n	80021f2 <bmp5_get_interrupt_status+0x22>
    {
        rslt = bmp5_get_regs(BMP5_REG_INT_STATUS, int_status, 1, dev);
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	2201      	movs	r2, #1
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	201d      	movs	r0, #29
 80021e8:	f7ff ff23 	bl	8002032 <bmp5_get_regs>
 80021ec:	4603      	mov	r3, r0
 80021ee:	73fb      	strb	r3, [r7, #15]
 80021f0:	e001      	b.n	80021f6 <bmp5_get_interrupt_status+0x26>
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 80021f2:	23ff      	movs	r3, #255	@ 0xff
 80021f4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80021f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <bmp5_get_power_mode>:

/*!
 *  @brief This API is used to get powermode of the sensor.
 */
int8_t bmp5_get_power_mode(enum bmp5_powermode *powermode, struct bmp5_dev *dev)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t deep_dis;
    uint8_t reg_data;
    uint8_t pwrmode;

    if (powermode != NULL)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d03f      	beq.n	8002294 <bmp5_get_power_mode+0x90>
    {
        /* Read the power mode register */
        rslt = bmp5_get_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 8002214:	f107 010c 	add.w	r1, r7, #12
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	2201      	movs	r2, #1
 800221c:	2037      	movs	r0, #55	@ 0x37
 800221e:	f7ff ff08 	bl	8002032 <bmp5_get_regs>
 8002222:	4603      	mov	r3, r0
 8002224:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP5_OK)
 8002226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d134      	bne.n	8002298 <bmp5_get_power_mode+0x94>
        {
            pwrmode = BMP5_GET_BITS_POS_0(reg_data, BMP5_POWERMODE);
 800222e:	7b3b      	ldrb	r3, [r7, #12]
 8002230:	f003 0303 	and.w	r3, r3, #3
 8002234:	73bb      	strb	r3, [r7, #14]

            switch (pwrmode)
 8002236:	7bbb      	ldrb	r3, [r7, #14]
 8002238:	2b03      	cmp	r3, #3
 800223a:	d828      	bhi.n	800228e <bmp5_get_power_mode+0x8a>
 800223c:	a201      	add	r2, pc, #4	@ (adr r2, 8002244 <bmp5_get_power_mode+0x40>)
 800223e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002242:	bf00      	nop
 8002244:	08002255 	.word	0x08002255
 8002248:	08002277 	.word	0x08002277
 800224c:	0800227f 	.word	0x0800227f
 8002250:	08002287 	.word	0x08002287
            {
                case BMP5_POWERMODE_STANDBY:

                    /* Getting deep disable status */
                    deep_dis = BMP5_GET_BITSLICE(reg_data, BMP5_DEEP_DISABLE);
 8002254:	7b3b      	ldrb	r3, [r7, #12]
 8002256:	09db      	lsrs	r3, r3, #7
 8002258:	737b      	strb	r3, [r7, #13]
                    /* Checking deepstandby status only when powermode is in standby mode */

                    /* If deep_dis = 0(BMP5_DEEP_ENABLED) then deepstandby mode is enabled.
                     * If deep_dis = 1(BMP5_DEEP_DISABLED) then deepstandby mode is disabled
                     */
                    if (deep_dis == BMP5_DEEP_ENABLED)
 800225a:	7b7b      	ldrb	r3, [r7, #13]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d106      	bne.n	800226e <bmp5_get_power_mode+0x6a>
                    {
                        rslt = check_deepstandby_mode(powermode, dev);
 8002260:	6839      	ldr	r1, [r7, #0]
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 fb83 	bl	800296e <check_deepstandby_mode>
 8002268:	4603      	mov	r3, r0
 800226a:	73fb      	strb	r3, [r7, #15]
                    else
                    {
                        *powermode = BMP5_POWERMODE_STANDBY;
                    }

                    break;
 800226c:	e014      	b.n	8002298 <bmp5_get_power_mode+0x94>
                        *powermode = BMP5_POWERMODE_STANDBY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]
                    break;
 8002274:	e010      	b.n	8002298 <bmp5_get_power_mode+0x94>
                case BMP5_POWERMODE_NORMAL:
                    *powermode = BMP5_POWERMODE_NORMAL;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2201      	movs	r2, #1
 800227a:	701a      	strb	r2, [r3, #0]
                    break;
 800227c:	e00c      	b.n	8002298 <bmp5_get_power_mode+0x94>
                case BMP5_POWERMODE_FORCED:
                    *powermode = BMP5_POWERMODE_FORCED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2202      	movs	r2, #2
 8002282:	701a      	strb	r2, [r3, #0]
                    break;
 8002284:	e008      	b.n	8002298 <bmp5_get_power_mode+0x94>
                case BMP5_POWERMODE_CONTINOUS:
                    *powermode = BMP5_POWERMODE_CONTINOUS;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2203      	movs	r2, #3
 800228a:	701a      	strb	r2, [r3, #0]
                    break;
 800228c:	e004      	b.n	8002298 <bmp5_get_power_mode+0x94>
                default:
                    rslt = BMP5_E_INVALID_POWERMODE;
 800228e:	23f9      	movs	r3, #249	@ 0xf9
 8002290:	73fb      	strb	r3, [r7, #15]
                    break;
 8002292:	e001      	b.n	8002298 <bmp5_get_power_mode+0x94>
            }
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 8002294:	23ff      	movs	r3, #255	@ 0xff
 8002296:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002298:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <bmp5_set_power_mode>:

/*!
 *  @brief This API is used to set powermode of the sensor.
 */
int8_t bmp5_set_power_mode(enum bmp5_powermode powermode, struct bmp5_dev *dev)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	6039      	str	r1, [r7, #0]
 80022ae:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    enum bmp5_powermode lst_pwrmode;

    /* Existing power mode of the device is received in lst_pwrmode */
    rslt = bmp5_get_power_mode(&lst_pwrmode, dev);//Sensr u anda hangi g modunda?
 80022b0:	f107 030e 	add.w	r3, r7, #14
 80022b4:	6839      	ldr	r1, [r7, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff ffa4 	bl	8002204 <bmp5_get_power_mode>
 80022bc:	4603      	mov	r3, r0
 80022be:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 80022c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d132      	bne.n	800232e <bmp5_set_power_mode+0x8a>
    {
        /* If the sensor is not in standby mode set the device to
         *  standby mode.
         */
        if (lst_pwrmode != BMP5_POWERMODE_STANDBY)
 80022c8:	7bbb      	ldrb	r3, [r7, #14]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00c      	beq.n	80022e8 <bmp5_set_power_mode+0x44>
        {
            /* Device should be set to standby before transiting to
             * forced mode or normal mode or continous mode.
             */
            rslt = set_power_mode(BMP5_POWERMODE_STANDBY, dev);
 80022ce:	6839      	ldr	r1, [r7, #0]
 80022d0:	2000      	movs	r0, #0
 80022d2:	f000 fc00 	bl	8002ad6 <set_power_mode>
 80022d6:	4603      	mov	r3, r0
 80022d8:	73fb      	strb	r3, [r7, #15]
            //STANDBY moduna al.Sensrn modunu deitirmeden nce STANDBY modunda olmas gerekir.

            if (rslt == BMP5_OK)
 80022da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d102      	bne.n	80022e8 <bmp5_set_power_mode+0x44>
            {
                /* Give t_standby(as per data sheet) time for device to go into standby mode */
                //dev->delay_us(BMP5_DELAY_US_STANDBY, dev->intf_ptr);
            	HAL_Delay(10);
 80022e2:	200a      	movs	r0, #10
 80022e4:	f002 f954 	bl	8004590 <HAL_Delay>
            }
        }

        /* Set the desired power mode */
        if (rslt == BMP5_OK)
 80022e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d11e      	bne.n	800232e <bmp5_set_power_mode+0x8a>
        {
            switch (powermode)
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d009      	beq.n	800230a <bmp5_set_power_mode+0x66>
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	dc15      	bgt.n	8002326 <bmp5_set_power_mode+0x82>
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d016      	beq.n	800232c <bmp5_set_power_mode+0x88>
 80022fe:	2b00      	cmp	r3, #0
 8002300:	db11      	blt.n	8002326 <bmp5_set_power_mode+0x82>
 8002302:	3b01      	subs	r3, #1
 8002304:	2b02      	cmp	r3, #2
 8002306:	d80e      	bhi.n	8002326 <bmp5_set_power_mode+0x82>
 8002308:	e005      	b.n	8002316 <bmp5_set_power_mode+0x72>
            {
                case BMP5_POWERMODE_DEEP_STANDBY:
                    rslt = set_deep_standby_mode(dev);
 800230a:	6838      	ldr	r0, [r7, #0]
 800230c:	f000 fb76 	bl	80029fc <set_deep_standby_mode>
 8002310:	4603      	mov	r3, r0
 8002312:	73fb      	strb	r3, [r7, #15]
                    break;
 8002314:	e00b      	b.n	800232e <bmp5_set_power_mode+0x8a>
                     */
                    break;
                case BMP5_POWERMODE_NORMAL:
                case BMP5_POWERMODE_FORCED:
                case BMP5_POWERMODE_CONTINOUS:
                    rslt = set_power_mode(powermode, dev);//stenen moda ge
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	6839      	ldr	r1, [r7, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f000 fbdb 	bl	8002ad6 <set_power_mode>
 8002320:	4603      	mov	r3, r0
 8002322:	73fb      	strb	r3, [r7, #15]
                    break;
 8002324:	e003      	b.n	800232e <bmp5_set_power_mode+0x8a>
                default:
                    rslt = BMP5_E_INVALID_POWERMODE;
 8002326:	23f9      	movs	r3, #249	@ 0xf9
 8002328:	73fb      	strb	r3, [r7, #15]
                    break;
 800232a:	e000      	b.n	800232e <bmp5_set_power_mode+0x8a>
                    break;
 800232c:	bf00      	nop
            }
        }
    }

    return rslt;
 800232e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <bmp5_get_sensor_data>:
 * sensor and store it in the bmp5_sensor_data structure instance passed by the user.
 */
int8_t bmp5_get_sensor_data(struct bmp5_sensor_data *sensor_data,
                            const struct bmp5_osr_odr_press_config *osr_odr_press_cfg,
                            struct bmp5_dev *dev)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08a      	sub	sp, #40	@ 0x28
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[6] = { 0 };
 8002348:	f107 0314 	add.w	r3, r7, #20
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	809a      	strh	r2, [r3, #4]
    int32_t raw_data_t;
    uint32_t raw_data_p;

    rslt = bmp5_get_regs(BMP5_REG_TEMP_DATA_XLSB, reg_data, 6, dev);
 8002352:	f107 0114 	add.w	r1, r7, #20
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2206      	movs	r2, #6
 800235a:	201d      	movs	r0, #29
 800235c:	f7ff fe69 	bl	8002032 <bmp5_get_regs>
 8002360:	4603      	mov	r3, r0
 8002362:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP5_OK)
 8002366:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800236a:	2b00      	cmp	r3, #0
 800236c:	d13d      	bne.n	80023ea <bmp5_get_sensor_data+0xae>
    {
        raw_data_t = (int32_t) ((int32_t) ((uint32_t)(((uint32_t)reg_data[2] << 16) | ((uint16_t)reg_data[1] << 8) | reg_data[0]) << 8) >> 8);
 800236e:	7dbb      	ldrb	r3, [r7, #22]
 8002370:	041a      	lsls	r2, r3, #16
 8002372:	7d7b      	ldrb	r3, [r7, #21]
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	4313      	orrs	r3, r2
 8002378:	7d3a      	ldrb	r2, [r7, #20]
 800237a:	4313      	orrs	r3, r2
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	121b      	asrs	r3, r3, #8
 8002380:	623b      	str	r3, [r7, #32]
        sensor_data->temperature =
            (int64_t)((raw_data_t / (float)65536.0) * (power(10, BMP5_FIXED_POINT_DIGIT_PRECISION)));
#else

        /* Division by 2^16(whose equivalent value is 65536) is performed to get temperature data in deg C */
        sensor_data->temperature = (float)(raw_data_t / 65536.0);
 8002382:	6a38      	ldr	r0, [r7, #32]
 8002384:	f7fe f8ee 	bl	8000564 <__aeabi_i2d>
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	4b1a      	ldr	r3, [pc, #104]	@ (80023f8 <bmp5_get_sensor_data+0xbc>)
 800238e:	f7fe fa7d 	bl	800088c <__aeabi_ddiv>
 8002392:	4602      	mov	r2, r0
 8002394:	460b      	mov	r3, r1
 8002396:	4610      	mov	r0, r2
 8002398:	4619      	mov	r1, r3
 800239a:	f7fe fc45 	bl	8000c28 <__aeabi_d2f>
 800239e:	4602      	mov	r2, r0
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	605a      	str	r2, [r3, #4]
#endif

        if (osr_odr_press_cfg->press_en == BMP5_ENABLE)
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	789b      	ldrb	r3, [r3, #2]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d11a      	bne.n	80023e2 <bmp5_get_sensor_data+0xa6>
        {
            raw_data_p = (uint32_t)((uint32_t)(reg_data[5] << 16) | (uint16_t)(reg_data[4] << 8) | reg_data[3]);
 80023ac:	7e7b      	ldrb	r3, [r7, #25]
 80023ae:	041b      	lsls	r3, r3, #16
 80023b0:	7e3a      	ldrb	r2, [r7, #24]
 80023b2:	0212      	lsls	r2, r2, #8
 80023b4:	b292      	uxth	r2, r2
 80023b6:	4313      	orrs	r3, r2
 80023b8:	7dfa      	ldrb	r2, [r7, #23]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	61fb      	str	r3, [r7, #28]
            sensor_data->pressure =
                (uint64_t)((raw_data_p / (float)64.0) * (power(10, BMP5_FIXED_POINT_DIGIT_PRECISION)));
#else

            /* Division by 2^6(whose equivalent value is 64) is performed to get pressure data in Pa */
            sensor_data->pressure = (float)(raw_data_p / 64.0);
 80023be:	69f8      	ldr	r0, [r7, #28]
 80023c0:	f7fe f8c0 	bl	8000544 <__aeabi_ui2d>
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	4b0c      	ldr	r3, [pc, #48]	@ (80023fc <bmp5_get_sensor_data+0xc0>)
 80023ca:	f7fe fa5f 	bl	800088c <__aeabi_ddiv>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4610      	mov	r0, r2
 80023d4:	4619      	mov	r1, r3
 80023d6:	f7fe fc27 	bl	8000c28 <__aeabi_d2f>
 80023da:	4602      	mov	r2, r0
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	e003      	b.n	80023ea <bmp5_get_sensor_data+0xae>
#endif
        }
        else
        {
            sensor_data->pressure = 0.0;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
        }
    }

    return rslt;
 80023ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3728      	adds	r7, #40	@ 0x28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40f00000 	.word	0x40f00000
 80023fc:	40500000 	.word	0x40500000

08002400 <bmp5_int_source_select>:
/*!
 *  @brief This API is used to enable the interrupts(drdy interrupt, fifo full interrupt,
 *   fifo threshold enable and pressure data out of range interrupt).
 */
int8_t bmp5_int_source_select(const struct bmp5_int_source_select *int_source_select, struct bmp5_dev *dev)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    if (int_source_select != NULL)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d058      	beq.n	80024c2 <bmp5_int_source_select+0xc2>
    {
        rslt = bmp5_get_regs(BMP5_REG_INT_SOURCE, &reg_data, 1, dev);
 8002410:	f107 010e 	add.w	r1, r7, #14
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	2201      	movs	r2, #1
 8002418:	2015      	movs	r0, #21
 800241a:	f7ff fe0a 	bl	8002032 <bmp5_get_regs>
 800241e:	4603      	mov	r3, r0
 8002420:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP5_OK)
 8002422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d14d      	bne.n	80024c6 <bmp5_int_source_select+0xc6>
        {
            reg_data = BMP5_SET_BITS_POS_0(reg_data, BMP5_INT_DRDY_EN, int_source_select->drdy_en);
 800242a:	7bbb      	ldrb	r3, [r7, #14]
 800242c:	b25b      	sxtb	r3, r3
 800242e:	f023 0301 	bic.w	r3, r3, #1
 8002432:	b25a      	sxtb	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b25b      	sxtb	r3, r3
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	b25b      	sxtb	r3, r3
 8002440:	4313      	orrs	r3, r2
 8002442:	b25b      	sxtb	r3, r3
 8002444:	b2db      	uxtb	r3, r3
 8002446:	73bb      	strb	r3, [r7, #14]

            reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_INT_FIFO_FULL_EN, int_source_select->fifo_full_en);
 8002448:	7bbb      	ldrb	r3, [r7, #14]
 800244a:	b25b      	sxtb	r3, r3
 800244c:	f023 0302 	bic.w	r3, r3, #2
 8002450:	b25a      	sxtb	r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	785b      	ldrb	r3, [r3, #1]
 8002456:	b25b      	sxtb	r3, r3
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	b25b      	sxtb	r3, r3
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	b25b      	sxtb	r3, r3
 8002462:	4313      	orrs	r3, r2
 8002464:	b25b      	sxtb	r3, r3
 8002466:	b2db      	uxtb	r3, r3
 8002468:	73bb      	strb	r3, [r7, #14]

            reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_INT_FIFO_THRES_EN, int_source_select->fifo_thres_en);
 800246a:	7bbb      	ldrb	r3, [r7, #14]
 800246c:	b25b      	sxtb	r3, r3
 800246e:	f023 0304 	bic.w	r3, r3, #4
 8002472:	b25a      	sxtb	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	789b      	ldrb	r3, [r3, #2]
 8002478:	b25b      	sxtb	r3, r3
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	b25b      	sxtb	r3, r3
 800247e:	f003 0304 	and.w	r3, r3, #4
 8002482:	b25b      	sxtb	r3, r3
 8002484:	4313      	orrs	r3, r2
 8002486:	b25b      	sxtb	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	73bb      	strb	r3, [r7, #14]

            reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_INT_OOR_PRESS_EN, int_source_select->oor_press_en);
 800248c:	7bbb      	ldrb	r3, [r7, #14]
 800248e:	b25b      	sxtb	r3, r3
 8002490:	f023 0308 	bic.w	r3, r3, #8
 8002494:	b25a      	sxtb	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	78db      	ldrb	r3, [r3, #3]
 800249a:	b25b      	sxtb	r3, r3
 800249c:	00db      	lsls	r3, r3, #3
 800249e:	b25b      	sxtb	r3, r3
 80024a0:	f003 0308 	and.w	r3, r3, #8
 80024a4:	b25b      	sxtb	r3, r3
 80024a6:	4313      	orrs	r3, r2
 80024a8:	b25b      	sxtb	r3, r3
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	73bb      	strb	r3, [r7, #14]

            rslt = bmp5_set_regs(BMP5_REG_INT_SOURCE, &reg_data, 1, dev);
 80024ae:	f107 010e 	add.w	r1, r7, #14
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	2201      	movs	r2, #1
 80024b6:	2015      	movs	r0, #21
 80024b8:	f7ff fdeb 	bl	8002092 <bmp5_set_regs>
 80024bc:	4603      	mov	r3, r0
 80024be:	73fb      	strb	r3, [r7, #15]
 80024c0:	e001      	b.n	80024c6 <bmp5_int_source_select+0xc6>
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 80024c2:	23ff      	movs	r3, #255	@ 0xff
 80024c4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80024c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <bmp5_configure_interrupt>:
int8_t bmp5_configure_interrupt(enum bmp5_intr_mode int_mode,
                                enum bmp5_intr_polarity int_pol,
                                enum bmp5_intr_drive int_od,
                                enum bmp5_intr_en_dis int_en,
                                struct bmp5_dev *dev)
{
 80024d2:	b590      	push	{r4, r7, lr}
 80024d4:	b085      	sub	sp, #20
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	4604      	mov	r4, r0
 80024da:	4608      	mov	r0, r1
 80024dc:	4611      	mov	r1, r2
 80024de:	461a      	mov	r2, r3
 80024e0:	4623      	mov	r3, r4
 80024e2:	71fb      	strb	r3, [r7, #7]
 80024e4:	4603      	mov	r3, r0
 80024e6:	71bb      	strb	r3, [r7, #6]
 80024e8:	460b      	mov	r3, r1
 80024ea:	717b      	strb	r3, [r7, #5]
 80024ec:	4613      	mov	r3, r2
 80024ee:	713b      	strb	r3, [r7, #4]
    /* Variable to store the function result */
    int8_t rslt;

    /* Variable to get interrupt configuration */
    uint8_t reg_data = 0;
 80024f0:	2300      	movs	r3, #0
 80024f2:	73bb      	strb	r3, [r7, #14]

    /* Variable to set interrupt source */
    uint8_t int_source = 0;
 80024f4:	2300      	movs	r3, #0
 80024f6:	737b      	strb	r3, [r7, #13]

    /* Variable to get interrupt status */
    uint8_t int_status = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	733b      	strb	r3, [r7, #12]

    /* Get interrupt configuration */
    rslt = bmp5_get_regs(BMP5_REG_INT_CONFIG, &reg_data, 1, dev);
 80024fc:	f107 010e 	add.w	r1, r7, #14
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	2201      	movs	r2, #1
 8002504:	2014      	movs	r0, #20
 8002506:	f7ff fd94 	bl	8002032 <bmp5_get_regs>
 800250a:	4603      	mov	r3, r0
 800250c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 800250e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d160      	bne.n	80025d8 <bmp5_configure_interrupt+0x106>
    {
        /* Any change between latched/pulsed mode has to be applied while interrupt is disabled */
        /* Step 1 : Turn off all INT sources (INT_SOURCE -> 0x00) */
        rslt = bmp5_set_regs(BMP5_REG_INT_SOURCE, &int_source, 1, dev);
 8002516:	f107 010d 	add.w	r1, r7, #13
 800251a:	6a3b      	ldr	r3, [r7, #32]
 800251c:	2201      	movs	r2, #1
 800251e:	2015      	movs	r0, #21
 8002520:	f7ff fdb7 	bl	8002092 <bmp5_set_regs>
 8002524:	4603      	mov	r3, r0
 8002526:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP5_OK)
 8002528:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d153      	bne.n	80025d8 <bmp5_configure_interrupt+0x106>
        {
            /* Step 2 : Read the INT_STATUS register to clear the status */
            rslt = bmp5_get_regs(BMP5_REG_INT_STATUS, &int_status, 1, dev);
 8002530:	f107 010c 	add.w	r1, r7, #12
 8002534:	6a3b      	ldr	r3, [r7, #32]
 8002536:	2201      	movs	r2, #1
 8002538:	201d      	movs	r0, #29
 800253a:	f7ff fd7a 	bl	8002032 <bmp5_get_regs>
 800253e:	4603      	mov	r3, r0
 8002540:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 8002542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d146      	bne.n	80025d8 <bmp5_configure_interrupt+0x106>
            {
                /* Step 3 : Set the desired mode in INT_CONFIG.int_mode */
                reg_data = BMP5_SET_BITS_POS_0(reg_data, BMP5_INT_MODE, int_mode);
 800254a:	7bbb      	ldrb	r3, [r7, #14]
 800254c:	b25b      	sxtb	r3, r3
 800254e:	f023 0301 	bic.w	r3, r3, #1
 8002552:	b25a      	sxtb	r2, r3
 8002554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	b25b      	sxtb	r3, r3
 800255e:	4313      	orrs	r3, r2
 8002560:	b25b      	sxtb	r3, r3
 8002562:	b2db      	uxtb	r3, r3
 8002564:	73bb      	strb	r3, [r7, #14]
                reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_INT_POL, int_pol);
 8002566:	7bbb      	ldrb	r3, [r7, #14]
 8002568:	b25b      	sxtb	r3, r3
 800256a:	f023 0302 	bic.w	r3, r3, #2
 800256e:	b25a      	sxtb	r2, r3
 8002570:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	b25b      	sxtb	r3, r3
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	b25b      	sxtb	r3, r3
 800257e:	4313      	orrs	r3, r2
 8002580:	b25b      	sxtb	r3, r3
 8002582:	b2db      	uxtb	r3, r3
 8002584:	73bb      	strb	r3, [r7, #14]
                reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_INT_OD, int_od);
 8002586:	7bbb      	ldrb	r3, [r7, #14]
 8002588:	b25b      	sxtb	r3, r3
 800258a:	f023 0304 	bic.w	r3, r3, #4
 800258e:	b25a      	sxtb	r2, r3
 8002590:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	b25b      	sxtb	r3, r3
 8002598:	f003 0304 	and.w	r3, r3, #4
 800259c:	b25b      	sxtb	r3, r3
 800259e:	4313      	orrs	r3, r2
 80025a0:	b25b      	sxtb	r3, r3
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	73bb      	strb	r3, [r7, #14]
                reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_INT_EN, int_en);
 80025a6:	7bbb      	ldrb	r3, [r7, #14]
 80025a8:	b25b      	sxtb	r3, r3
 80025aa:	f023 0308 	bic.w	r3, r3, #8
 80025ae:	b25a      	sxtb	r2, r3
 80025b0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80025b4:	00db      	lsls	r3, r3, #3
 80025b6:	b25b      	sxtb	r3, r3
 80025b8:	f003 0308 	and.w	r3, r3, #8
 80025bc:	b25b      	sxtb	r3, r3
 80025be:	4313      	orrs	r3, r2
 80025c0:	b25b      	sxtb	r3, r3
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	73bb      	strb	r3, [r7, #14]

                /* Finally transfer the interrupt configurations */
                rslt = bmp5_set_regs(BMP5_REG_INT_CONFIG, &reg_data, 1, dev);
 80025c6:	f107 010e 	add.w	r1, r7, #14
 80025ca:	6a3b      	ldr	r3, [r7, #32]
 80025cc:	2201      	movs	r2, #1
 80025ce:	2014      	movs	r0, #20
 80025d0:	f7ff fd5f 	bl	8002092 <bmp5_set_regs>
 80025d4:	4603      	mov	r3, r0
 80025d6:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 80025d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd90      	pop	{r4, r7, pc}

080025e4 <bmp5_get_osr_odr_press_config>:
/*!
 *  @brief This API gets the configuration for oversampling of temperature, oversampling of
 *  pressure and ODR configuration along with pressure enable.
 */
int8_t bmp5_get_osr_odr_press_config(struct bmp5_osr_odr_press_config *osr_odr_press_cfg, struct bmp5_dev *dev)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Variable to store OSR and ODR config */
    uint8_t reg_data[2];

    if (osr_odr_press_cfg != NULL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d02b      	beq.n	800264c <bmp5_get_osr_odr_press_config+0x68>
    {
        /* Get OSR and ODR configuration in burst read */
        rslt = bmp5_get_regs(BMP5_REG_OSR_CONFIG, reg_data, 2, dev);
 80025f4:	f107 010c 	add.w	r1, r7, #12
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	2202      	movs	r2, #2
 80025fc:	2036      	movs	r0, #54	@ 0x36
 80025fe:	f7ff fd18 	bl	8002032 <bmp5_get_regs>
 8002602:	4603      	mov	r3, r0
 8002604:	73fb      	strb	r3, [r7, #15]
        //BMP5_REG_OSR_CONFIG adresinden bala ve 2 bayt oku.
        //Bu iki bayt iinde hem OSR hem ODR ayarlar bulunur.

        if (rslt == BMP5_OK)
 8002606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d120      	bne.n	8002650 <bmp5_get_osr_odr_press_config+0x6c>
        {
            //Bitleri parala ve yap iine doldur:
            osr_odr_press_cfg->osr_t = BMP5_GET_BITS_POS_0(reg_data[0], BMP5_TEMP_OS);
 800260e:	7b3b      	ldrb	r3, [r7, #12]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	b2da      	uxtb	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	701a      	strb	r2, [r3, #0]
            osr_odr_press_cfg->osr_p = BMP5_GET_BITSLICE(reg_data[0], BMP5_PRESS_OS);
 800261a:	7b3b      	ldrb	r3, [r7, #12]
 800261c:	10db      	asrs	r3, r3, #3
 800261e:	b2db      	uxtb	r3, r3
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	b2da      	uxtb	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	705a      	strb	r2, [r3, #1]
            osr_odr_press_cfg->press_en = BMP5_GET_BITSLICE(reg_data[0], BMP5_PRESS_EN);
 800262a:	7b3b      	ldrb	r3, [r7, #12]
 800262c:	119b      	asrs	r3, r3, #6
 800262e:	b2db      	uxtb	r3, r3
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	b2da      	uxtb	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	709a      	strb	r2, [r3, #2]
            osr_odr_press_cfg->odr = BMP5_GET_BITSLICE(reg_data[1], BMP5_ODR);
 800263a:	7b7b      	ldrb	r3, [r7, #13]
 800263c:	109b      	asrs	r3, r3, #2
 800263e:	b2db      	uxtb	r3, r3
 8002640:	f003 031f 	and.w	r3, r3, #31
 8002644:	b2da      	uxtb	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	70da      	strb	r2, [r3, #3]
 800264a:	e001      	b.n	8002650 <bmp5_get_osr_odr_press_config+0x6c>
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 800264c:	23ff      	movs	r3, #255	@ 0xff
 800264e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002650:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <bmp5_set_osr_odr_press_config>:
 *
 *  @note If ODR is set to a value higher than 5Hz then powermode is set as standby mode, as ODR value greater than 5HZ
 *  without disabling deep-standby mode makes powermode invalid.
 */
int8_t bmp5_set_osr_odr_press_config(const struct bmp5_osr_odr_press_config *osr_odr_press_cfg, struct bmp5_dev *dev)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
    /* Variable to store the function result */
    int8_t rslt = 0;
 8002666:	2300      	movs	r3, #0
 8002668:	73fb      	strb	r3, [r7, #15]

    /* Variable to set ODR and OSR config */
    uint8_t reg_data[2] = { 0 };
 800266a:	2300      	movs	r3, #0
 800266c:	81bb      	strh	r3, [r7, #12]

    if (osr_odr_press_cfg != NULL)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d065      	beq.n	8002740 <bmp5_set_osr_odr_press_config+0xe4>
        /* If ODR is set to a value higher than 5Hz then powermode is set as standby mode, as ODR value greater than 5HZ
         * without disabling deep-standby mode makes powermode invalid.
         * NOTE: Register value for 5Hz is greater compared to ODRs higher than it. Thus in this below condition odr
         * is checked whether less than 5Hz macro.
         */
        if (osr_odr_press_cfg->odr < BMP5_ODR_05_HZ)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	78db      	ldrb	r3, [r3, #3]
 8002678:	2b17      	cmp	r3, #23
 800267a:	d804      	bhi.n	8002686 <bmp5_set_osr_odr_press_config+0x2a>
        {
            rslt = set_standby_mode(dev);
 800267c:	6838      	ldr	r0, [r7, #0]
 800267e:	f000 fa5f 	bl	8002b40 <set_standby_mode>
 8002682:	4603      	mov	r3, r0
 8002684:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMP5_OK)
 8002686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d15a      	bne.n	8002744 <bmp5_set_osr_odr_press_config+0xe8>
        {
            rslt = bmp5_get_regs(BMP5_REG_OSR_CONFIG, reg_data, 2, dev);
 800268e:	f107 010c 	add.w	r1, r7, #12
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2202      	movs	r2, #2
 8002696:	2036      	movs	r0, #54	@ 0x36
 8002698:	f7ff fccb 	bl	8002032 <bmp5_get_regs>
 800269c:	4603      	mov	r3, r0
 800269e:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 80026a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d14d      	bne.n	8002744 <bmp5_set_osr_odr_press_config+0xe8>
            {
                reg_data[0] = BMP5_SET_BITS_POS_0(reg_data[0], BMP5_TEMP_OS, osr_odr_press_cfg->osr_t);
 80026a8:	7b3b      	ldrb	r3, [r7, #12]
 80026aa:	b25b      	sxtb	r3, r3
 80026ac:	f023 0307 	bic.w	r3, r3, #7
 80026b0:	b25a      	sxtb	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	b25b      	sxtb	r3, r3
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	4313      	orrs	r3, r2
 80026c0:	b25b      	sxtb	r3, r3
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	733b      	strb	r3, [r7, #12]
                reg_data[0] = BMP5_SET_BITSLICE(reg_data[0], BMP5_PRESS_OS, osr_odr_press_cfg->osr_p);
 80026c6:	7b3b      	ldrb	r3, [r7, #12]
 80026c8:	b25b      	sxtb	r3, r3
 80026ca:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80026ce:	b25a      	sxtb	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	785b      	ldrb	r3, [r3, #1]
 80026d4:	b25b      	sxtb	r3, r3
 80026d6:	00db      	lsls	r3, r3, #3
 80026d8:	b25b      	sxtb	r3, r3
 80026da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026de:	b25b      	sxtb	r3, r3
 80026e0:	4313      	orrs	r3, r2
 80026e2:	b25b      	sxtb	r3, r3
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	733b      	strb	r3, [r7, #12]
                reg_data[0] = BMP5_SET_BITSLICE(reg_data[0], BMP5_PRESS_EN, osr_odr_press_cfg->press_en);
 80026e8:	7b3b      	ldrb	r3, [r7, #12]
 80026ea:	b25b      	sxtb	r3, r3
 80026ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80026f0:	b25a      	sxtb	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	789b      	ldrb	r3, [r3, #2]
 80026f6:	b25b      	sxtb	r3, r3
 80026f8:	019b      	lsls	r3, r3, #6
 80026fa:	b25b      	sxtb	r3, r3
 80026fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002700:	b25b      	sxtb	r3, r3
 8002702:	4313      	orrs	r3, r2
 8002704:	b25b      	sxtb	r3, r3
 8002706:	b2db      	uxtb	r3, r3
 8002708:	733b      	strb	r3, [r7, #12]
                reg_data[1] = BMP5_SET_BITSLICE(reg_data[1], BMP5_ODR, osr_odr_press_cfg->odr);
 800270a:	7b7b      	ldrb	r3, [r7, #13]
 800270c:	b25b      	sxtb	r3, r3
 800270e:	f023 037c 	bic.w	r3, r3, #124	@ 0x7c
 8002712:	b25a      	sxtb	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	78db      	ldrb	r3, [r3, #3]
 8002718:	b25b      	sxtb	r3, r3
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	b25b      	sxtb	r3, r3
 800271e:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8002722:	b25b      	sxtb	r3, r3
 8002724:	4313      	orrs	r3, r2
 8002726:	b25b      	sxtb	r3, r3
 8002728:	b2db      	uxtb	r3, r3
 800272a:	737b      	strb	r3, [r7, #13]

                /* Set ODR and OSR configuration */
                rslt = bmp5_set_regs(BMP5_REG_OSR_CONFIG, reg_data, 2, dev);
 800272c:	f107 010c 	add.w	r1, r7, #12
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	2202      	movs	r2, #2
 8002734:	2036      	movs	r0, #54	@ 0x36
 8002736:	f7ff fcac 	bl	8002092 <bmp5_set_regs>
 800273a:	4603      	mov	r3, r0
 800273c:	73fb      	strb	r3, [r7, #15]
 800273e:	e001      	b.n	8002744 <bmp5_set_osr_odr_press_config+0xe8>
            }
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 8002740:	23ff      	movs	r3, #255	@ 0xff
 8002742:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002744:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <bmp5_get_iir_config>:

/*!
 *  @brief This API gets the configuration for IIR of temperature and pressure.
 */
int8_t bmp5_get_iir_config(struct bmp5_iir_config *iir_cfg, struct bmp5_dev *dev)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Variable to get IIR config */
    uint8_t reg_data[2];

    if (iir_cfg != NULL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d02f      	beq.n	80027c0 <bmp5_get_iir_config+0x70>
    {
        /* Get IIR configuration */
        rslt = bmp5_get_regs(BMP5_REG_DSP_CONFIG, reg_data, 2, dev);
 8002760:	f107 010c 	add.w	r1, r7, #12
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	2202      	movs	r2, #2
 8002768:	2030      	movs	r0, #48	@ 0x30
 800276a:	f7ff fc62 	bl	8002032 <bmp5_get_regs>
 800276e:	4603      	mov	r3, r0
 8002770:	73fb      	strb	r3, [r7, #15]

        iir_cfg->shdw_set_iir_t = BMP5_GET_BITSLICE(reg_data[0], BMP5_SHDW_SET_IIR_TEMP);
 8002772:	7b3b      	ldrb	r3, [r7, #12]
 8002774:	10db      	asrs	r3, r3, #3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	b2da      	uxtb	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	709a      	strb	r2, [r3, #2]
        iir_cfg->shdw_set_iir_p = BMP5_GET_BITSLICE(reg_data[0], BMP5_SHDW_SET_IIR_PRESS);
 8002782:	7b3b      	ldrb	r3, [r7, #12]
 8002784:	115b      	asrs	r3, r3, #5
 8002786:	b2db      	uxtb	r3, r3
 8002788:	f003 0301 	and.w	r3, r3, #1
 800278c:	b2da      	uxtb	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	70da      	strb	r2, [r3, #3]
        iir_cfg->iir_flush_forced_en = BMP5_GET_BITSLICE(reg_data[0], BMP5_IIR_FLUSH_FORCED_EN);
 8002792:	7b3b      	ldrb	r3, [r7, #12]
 8002794:	109b      	asrs	r3, r3, #2
 8002796:	b2db      	uxtb	r3, r3
 8002798:	f003 0301 	and.w	r3, r3, #1
 800279c:	b2da      	uxtb	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	711a      	strb	r2, [r3, #4]

        iir_cfg->set_iir_t = BMP5_GET_BITS_POS_0(reg_data[1], BMP5_SET_IIR_TEMP);
 80027a2:	7b7b      	ldrb	r3, [r7, #13]
 80027a4:	f003 0307 	and.w	r3, r3, #7
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	701a      	strb	r2, [r3, #0]
        iir_cfg->set_iir_p = BMP5_GET_BITSLICE(reg_data[1], BMP5_SET_IIR_PRESS);
 80027ae:	7b7b      	ldrb	r3, [r7, #13]
 80027b0:	10db      	asrs	r3, r3, #3
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	705a      	strb	r2, [r3, #1]
 80027be:	e001      	b.n	80027c4 <bmp5_get_iir_config+0x74>
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 80027c0:	23ff      	movs	r3, #255	@ 0xff
 80027c2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80027c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <bmp5_set_iir_config>:
 *
 *  @note If IIR value for both temperature and pressure is set a value other than bypass then powermode is set
 *  as standby mode, as IIR with value other than bypass without disabling deep-standby mode makes powermode invalid.
 */
int8_t bmp5_set_iir_config(const struct bmp5_iir_config *iir_cfg, struct bmp5_dev *dev)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
    /* Variable to store the function result */
    int8_t rslt = 0;
 80027da:	2300      	movs	r3, #0
 80027dc:	73fb      	strb	r3, [r7, #15]

    /* Variable to store existing powermode */
    enum bmp5_powermode curr_pwrmode;

    if (iir_cfg != NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d041      	beq.n	8002868 <bmp5_set_iir_config+0x98>
    {
        /* If IIR value for both temperature and pressure is set a value other than bypass then powermode is set
         * as standby mode, as IIR with value other than bypass without disabling deep-standby mode makes powermode
         * invalid.
         */
        if ((iir_cfg->set_iir_t != BMP5_IIR_FILTER_BYPASS) || (iir_cfg->set_iir_p != BMP5_IIR_FILTER_BYPASS))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d103      	bne.n	80027f4 <bmp5_set_iir_config+0x24>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	785b      	ldrb	r3, [r3, #1]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d004      	beq.n	80027fe <bmp5_set_iir_config+0x2e>
        {
            rslt = set_standby_mode(dev);
 80027f4:	6838      	ldr	r0, [r7, #0]
 80027f6:	f000 f9a3 	bl	8002b40 <set_standby_mode>
 80027fa:	4603      	mov	r3, r0
 80027fc:	73fb      	strb	r3, [r7, #15]
        }

        if (rslt == BMP5_OK)
 80027fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d132      	bne.n	800286c <bmp5_set_iir_config+0x9c>
        {
            rslt = bmp5_get_power_mode(&curr_pwrmode, dev);
 8002806:	f107 030e 	add.w	r3, r7, #14
 800280a:	6839      	ldr	r1, [r7, #0]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff fcf9 	bl	8002204 <bmp5_get_power_mode>
 8002812:	4603      	mov	r3, r0
 8002814:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 8002816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d126      	bne.n	800286c <bmp5_set_iir_config+0x9c>
            {
                /* IIR configuration is writable only during STANDBY mode(as per datasheet) */
                if (curr_pwrmode != BMP5_POWERMODE_STANDBY)
 800281e:	7bbb      	ldrb	r3, [r7, #14]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <bmp5_set_iir_config+0x60>
                {
                    /* If sensor is not in standby mode, set sensor in standby mode */
                    rslt = bmp5_set_power_mode(BMP5_POWERMODE_STANDBY, dev);
 8002824:	6839      	ldr	r1, [r7, #0]
 8002826:	2000      	movs	r0, #0
 8002828:	f7ff fd3c 	bl	80022a4 <bmp5_set_power_mode>
 800282c:	4603      	mov	r3, r0
 800282e:	73fb      	strb	r3, [r7, #15]
                }

                if (rslt == BMP5_OK)
 8002830:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d105      	bne.n	8002844 <bmp5_set_iir_config+0x74>
                {
                    rslt = set_iir_config(iir_cfg, dev);
 8002838:	6839      	ldr	r1, [r7, #0]
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f99f 	bl	8002b7e <set_iir_config>
 8002840:	4603      	mov	r3, r0
 8002842:	73fb      	strb	r3, [r7, #15]
                }

                /* If previous mode is not standbymode return sensor to that previous mode
                * after setting iir configuration
                */
                if (rslt == BMP5_OK)
 8002844:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d10f      	bne.n	800286c <bmp5_set_iir_config+0x9c>
                {
                    /* Since IIR works only in standby mode we are not re-writing to deepstandby mode
                    * as deep standby mode resets the IIR settings to default
                    */
                    if ((curr_pwrmode != BMP5_POWERMODE_STANDBY) && (curr_pwrmode != BMP5_POWERMODE_DEEP_STANDBY))
 800284c:	7bbb      	ldrb	r3, [r7, #14]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00c      	beq.n	800286c <bmp5_set_iir_config+0x9c>
 8002852:	7bbb      	ldrb	r3, [r7, #14]
 8002854:	2b04      	cmp	r3, #4
 8002856:	d009      	beq.n	800286c <bmp5_set_iir_config+0x9c>
                    {
                        rslt = bmp5_set_power_mode(curr_pwrmode, dev);
 8002858:	7bbb      	ldrb	r3, [r7, #14]
 800285a:	6839      	ldr	r1, [r7, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff fd21 	bl	80022a4 <bmp5_set_power_mode>
 8002862:	4603      	mov	r3, r0
 8002864:	73fb      	strb	r3, [r7, #15]
 8002866:	e001      	b.n	800286c <bmp5_set_iir_config+0x9c>
            }
        }
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 8002868:	23ff      	movs	r3, #255	@ 0xff
 800286a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800286c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmp5_dev *dev)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
    //dev yaps ve iindeki fonksiyonlarn atanm (null olmayan) olup olmadn kontrol eder
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00b      	beq.n	800289e <null_ptr_check+0x26>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d007      	beq.n	800289e <null_ptr_check+0x26>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <null_ptr_check+0x26>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d102      	bne.n	80028a4 <null_ptr_check+0x2c>
    {
        /* Device structure pointer is not valid */
        rslt = BMP5_E_NULL_PTR;
 800289e:	23ff      	movs	r3, #255	@ 0xff
 80028a0:	73fb      	strb	r3, [r7, #15]
 80028a2:	e001      	b.n	80028a8 <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMP5_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80028a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <validate_chip_id>:

/*!
 * @brief This internal API is used to validate the chip id of the sensor.
 */
static int8_t validate_chip_id(uint8_t chip_id, struct bmp5_dev *dev)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	6039      	str	r1, [r7, #0]
 80028c2:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;

    if ((chip_id == BMP5_CHIP_ID_PRIM) || (chip_id == BMP5_CHIP_ID_SEC))
 80028c4:	79fb      	ldrb	r3, [r7, #7]
 80028c6:	2b50      	cmp	r3, #80	@ 0x50
 80028c8:	d002      	beq.n	80028d0 <validate_chip_id+0x18>
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	2b51      	cmp	r3, #81	@ 0x51
 80028ce:	d105      	bne.n	80028dc <validate_chip_id+0x24>
    {
        /* Updating chip_id in device structure */
        dev->chip_id = chip_id;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	79fa      	ldrb	r2, [r7, #7]
 80028d4:	701a      	strb	r2, [r3, #0]
        rslt = BMP5_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	73fb      	strb	r3, [r7, #15]
 80028da:	e001      	b.n	80028e0 <validate_chip_id+0x28>
    }
    else
    {
        rslt = BMP5_E_DEV_NOT_FOUND;
 80028dc:	23fd      	movs	r3, #253	@ 0xfd
 80028de:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80028e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <power_up_check>:
/*!
 * @brief This internal API is used to validate the post power-up procedure.
 */

static int8_t power_up_check(struct bmp5_dev *dev)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t nvm_status;
    uint8_t por_status;

    bmp5_soft_reset(dev); //Sensr yazlmsal olarak resetleniyor.
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff fc26 	bl	800214a <bmp5_soft_reset>
    HAL_Delay(10);
 80028fe:	200a      	movs	r0, #10
 8002900:	f001 fe46 	bl	8004590 <HAL_Delay>

    rslt = get_nvm_status(&nvm_status, dev); //Sensr iindeki NVM (kalc bellek) hazr m?
 8002904:	f107 030e 	add.w	r3, r7, #14
 8002908:	6879      	ldr	r1, [r7, #4]
 800290a:	4618      	mov	r0, r3
 800290c:	f000 f99f 	bl	8002c4e <get_nvm_status>
 8002910:	4603      	mov	r3, r0
 8002912:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 8002914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d122      	bne.n	8002962 <power_up_check+0x72>
    {
        /* Check if nvm_rdy status = 1 and nvm_err status = 0 to proceed */
        if ((nvm_status & BMP5_INT_NVM_RDY) && (!(nvm_status & BMP5_INT_NVM_ERR)))
 800291c:	7bbb      	ldrb	r3, [r7, #14]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d01b      	beq.n	800295e <power_up_check+0x6e>
 8002926:	7bbb      	ldrb	r3, [r7, #14]
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	2b00      	cmp	r3, #0
 800292e:	d116      	bne.n	800295e <power_up_check+0x6e>
        {
            rslt = bmp5_get_interrupt_status(&por_status, dev); //Bu, sensrn "al/reset ilemi tamamland m?" bilgisini alr.
 8002930:	f107 030d 	add.w	r3, r7, #13
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fc4a 	bl	80021d0 <bmp5_get_interrupt_status>
 800293c:	4603      	mov	r3, r0
 800293e:	73fb      	strb	r3, [r7, #15]
            //POR (Power-On Reset) durumu kontrol edilir
            if (rslt == BMP5_OK)
 8002940:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10c      	bne.n	8002962 <power_up_check+0x72>
            {
                /* Check if por/soft-reset complete status = 1 to proceed */
                //POR( bir cihazn ilk defa enerji verildiinde kendini resetlemesi anlamna gelir.) tamamlanm m?
                if (por_status & BMP5_INT_ASSERTED_POR_SOFTRESET_COMPLETE)
 8002948:	7b7b      	ldrb	r3, [r7, #13]
 800294a:	f003 0310 	and.w	r3, r3, #16
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <power_up_check+0x68>
                {
                    rslt = BMP5_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMP5_OK)
 8002956:	e004      	b.n	8002962 <power_up_check+0x72>
                }
                else
                {
                    rslt = BMP5_E_POWER_UP;
 8002958:	23fb      	movs	r3, #251	@ 0xfb
 800295a:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMP5_OK)
 800295c:	e001      	b.n	8002962 <power_up_check+0x72>
                }
            }
        }
        else
        {
            rslt = BMP5_E_POWER_UP;
 800295e:	23fb      	movs	r3, #251	@ 0xfb
 8002960:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8002962:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <check_deepstandby_mode>:

/*!
 * @brief This internal API is used to check if sensor is in deepstandby mode.
 */
static int8_t check_deepstandby_mode(enum bmp5_powermode *powermode, struct bmp5_dev *dev)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b086      	sub	sp, #24
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
 8002976:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t fifo_frame_sel;
    struct bmp5_iir_config iir_cfg = { 0 };
 8002978:	f107 0310 	add.w	r3, r7, #16
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	711a      	strb	r2, [r3, #4]
    struct bmp5_osr_odr_press_config osr_odr_press_cfg = { 0 };
 8002982:	2300      	movs	r3, #0
 8002984:	60fb      	str	r3, [r7, #12]

    rslt = bmp5_get_regs(BMP5_REG_FIFO_SEL, &fifo_frame_sel, 1, dev);
 8002986:	f107 0116 	add.w	r1, r7, #22
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2201      	movs	r2, #1
 800298e:	2018      	movs	r0, #24
 8002990:	f7ff fb4f 	bl	8002032 <bmp5_get_regs>
 8002994:	4603      	mov	r3, r0
 8002996:	75fb      	strb	r3, [r7, #23]
    fifo_frame_sel = BMP5_GET_BITS_POS_0(fifo_frame_sel, BMP5_FIFO_FRAME_SEL);
 8002998:	7dbb      	ldrb	r3, [r7, #22]
 800299a:	f003 0303 	and.w	r3, r3, #3
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	75bb      	strb	r3, [r7, #22]

    if (rslt == BMP5_OK)
 80029a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d113      	bne.n	80029d2 <check_deepstandby_mode+0x64>
    {
        rslt = bmp5_get_osr_odr_press_config(&osr_odr_press_cfg, dev);
 80029aa:	f107 030c 	add.w	r3, r7, #12
 80029ae:	6839      	ldr	r1, [r7, #0]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff fe17 	bl	80025e4 <bmp5_get_osr_odr_press_config>
 80029b6:	4603      	mov	r3, r0
 80029b8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP5_OK)
 80029ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d107      	bne.n	80029d2 <check_deepstandby_mode+0x64>
        {
            rslt = bmp5_get_iir_config(&iir_cfg, dev);
 80029c2:	f107 0310 	add.w	r3, r7, #16
 80029c6:	6839      	ldr	r1, [r7, #0]
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff fec1 	bl	8002750 <bmp5_get_iir_config>
 80029ce:	4603      	mov	r3, r0
 80029d0:	75fb      	strb	r3, [r7, #23]
    }

    /* As per datasheet odr should be less than 5Hz. But register value for 5Hz is less than 4Hz and so,
     * thus in this below condition odr is checked whether greater than 5Hz macro.
     */
    if ((osr_odr_press_cfg.odr > BMP5_ODR_05_HZ) && (fifo_frame_sel == BMP5_DISABLE) &&
 80029d2:	7bfb      	ldrb	r3, [r7, #15]
 80029d4:	2b18      	cmp	r3, #24
 80029d6:	d90b      	bls.n	80029f0 <check_deepstandby_mode+0x82>
 80029d8:	7dbb      	ldrb	r3, [r7, #22]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d108      	bne.n	80029f0 <check_deepstandby_mode+0x82>
        (iir_cfg.set_iir_t == BMP5_IIR_FILTER_BYPASS) && (iir_cfg.set_iir_p == BMP5_IIR_FILTER_BYPASS))
 80029de:	7c3b      	ldrb	r3, [r7, #16]
    if ((osr_odr_press_cfg.odr > BMP5_ODR_05_HZ) && (fifo_frame_sel == BMP5_DISABLE) &&
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d105      	bne.n	80029f0 <check_deepstandby_mode+0x82>
        (iir_cfg.set_iir_t == BMP5_IIR_FILTER_BYPASS) && (iir_cfg.set_iir_p == BMP5_IIR_FILTER_BYPASS))
 80029e4:	7c7b      	ldrb	r3, [r7, #17]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d102      	bne.n	80029f0 <check_deepstandby_mode+0x82>
    {
        *powermode = BMP5_POWERMODE_DEEP_STANDBY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2204      	movs	r2, #4
 80029ee:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 80029f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <set_deep_standby_mode>:

/*!
 * @brief This internal API is used to set sensor in deep standby mode.
 */
static int8_t set_deep_standby_mode(struct bmp5_dev *dev)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp5_get_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 8002a04:	f107 010e 	add.w	r1, r7, #14
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	2037      	movs	r0, #55	@ 0x37
 8002a0e:	f7ff fb10 	bl	8002032 <bmp5_get_regs>
 8002a12:	4603      	mov	r3, r0
 8002a14:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 8002a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d155      	bne.n	8002aca <set_deep_standby_mode+0xce>
    {
        /* Setting deep_dis = 0(BMP5_DEEP_ENABLED) enables the deep standby mode */
        reg_data = BMP5_SET_BIT_VAL_0(reg_data, BMP5_DEEP_DISABLE);
 8002a1e:	7bbb      	ldrb	r3, [r7, #14]
 8002a20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	73bb      	strb	r3, [r7, #14]

        /* Set ODR less then 5Hz - ODR used is 1Hz */
        reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_ODR, BMP5_ODR_01_HZ);
 8002a28:	7bbb      	ldrb	r3, [r7, #14]
 8002a2a:	b25b      	sxtb	r3, r3
 8002a2c:	f023 037c 	bic.w	r3, r3, #124	@ 0x7c
 8002a30:	b25b      	sxtb	r3, r3
 8002a32:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002a36:	b25b      	sxtb	r3, r3
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	73bb      	strb	r3, [r7, #14]

        /* Write the value to the odr config register(0x37) */
        rslt = bmp5_set_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 8002a3c:	f107 010e 	add.w	r1, r7, #14
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	2037      	movs	r0, #55	@ 0x37
 8002a46:	f7ff fb24 	bl	8002092 <bmp5_set_regs>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP5_OK)
 8002a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d11a      	bne.n	8002a8c <set_deep_standby_mode+0x90>
        {
            rslt = bmp5_get_regs(BMP5_REG_DSP_IIR, &reg_data, 1, dev);
 8002a56:	f107 010e 	add.w	r1, r7, #14
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	2031      	movs	r0, #49	@ 0x31
 8002a60:	f7ff fae7 	bl	8002032 <bmp5_get_regs>
 8002a64:	4603      	mov	r3, r0
 8002a66:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 8002a68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10d      	bne.n	8002a8c <set_deep_standby_mode+0x90>
                /* Set iir_t and iir_p as Bypass(0x00) */

                /* The register holds only iir_t and iir_p and the last 2 bits are reserved.
                 * Thus using the macro BMP5_IIR_BYPASS(0xC0) the register value is set as zero.
                 */
                reg_data = reg_data & BMP5_IIR_BYPASS;
 8002a70:	7bbb      	ldrb	r3, [r7, #14]
 8002a72:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	73bb      	strb	r3, [r7, #14]

                /* Write the value to the IIR register(0x31) */
                rslt = bmp5_set_regs(BMP5_REG_DSP_IIR, &reg_data, 1, dev);
 8002a7a:	f107 010e 	add.w	r1, r7, #14
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	2031      	movs	r0, #49	@ 0x31
 8002a84:	f7ff fb05 	bl	8002092 <bmp5_set_regs>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	73fb      	strb	r3, [r7, #15]
            }
        }

        if (rslt == BMP5_OK)
 8002a8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d11a      	bne.n	8002aca <set_deep_standby_mode+0xce>
        {
            rslt = bmp5_get_regs(BMP5_REG_FIFO_SEL, &reg_data, 1, dev);
 8002a94:	f107 010e 	add.w	r1, r7, #14
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	2018      	movs	r0, #24
 8002a9e:	f7ff fac8 	bl	8002032 <bmp5_get_regs>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMP5_OK)
 8002aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10d      	bne.n	8002aca <set_deep_standby_mode+0xce>
            {
                /* Disable fifo frame selct */
                reg_data = BMP5_SET_BIT_VAL_0(reg_data, BMP5_FIFO_FRAME_SEL);
 8002aae:	7bbb      	ldrb	r3, [r7, #14]
 8002ab0:	f023 0303 	bic.w	r3, r3, #3
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	73bb      	strb	r3, [r7, #14]

                /* Write the value to the fifo select register(0x18) */
                rslt = bmp5_set_regs(BMP5_REG_FIFO_SEL, &reg_data, 1, dev);
 8002ab8:	f107 010e 	add.w	r1, r7, #14
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	2018      	movs	r0, #24
 8002ac2:	f7ff fae6 	bl	8002092 <bmp5_set_regs>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8002aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <set_power_mode>:

/*!
 * @brief This internal API is used to set sensor in standby or normal or forced or continous powermode.
 */
static int8_t set_power_mode(enum bmp5_powermode powermode, struct bmp5_dev *dev)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b084      	sub	sp, #16
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	4603      	mov	r3, r0
 8002ade:	6039      	str	r1, [r7, #0]
 8002ae0:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmp5_get_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 8002ae2:	f107 010e 	add.w	r1, r7, #14
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	2037      	movs	r0, #55	@ 0x37
 8002aec:	f7ff faa1 	bl	8002032 <bmp5_get_regs>
 8002af0:	4603      	mov	r3, r0
 8002af2:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 8002af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d11b      	bne.n	8002b34 <set_power_mode+0x5e>
    {
        /* Setting deep_dis = 1(BMP5_DEEP_DISABLED) disables the deep standby mode */
        reg_data = BMP5_SET_BITSLICE(reg_data, BMP5_DEEP_DISABLE, BMP5_DEEP_DISABLED);
 8002afc:	7bbb      	ldrb	r3, [r7, #14]
 8002afe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	73bb      	strb	r3, [r7, #14]

        reg_data = BMP5_SET_BITS_POS_0(reg_data, BMP5_POWERMODE, powermode);
 8002b06:	7bbb      	ldrb	r3, [r7, #14]
 8002b08:	b25b      	sxtb	r3, r3
 8002b0a:	f023 0303 	bic.w	r3, r3, #3
 8002b0e:	b25a      	sxtb	r2, r3
 8002b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b14:	f003 0303 	and.w	r3, r3, #3
 8002b18:	b25b      	sxtb	r3, r3
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	b25b      	sxtb	r3, r3
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	73bb      	strb	r3, [r7, #14]

        rslt = bmp5_set_regs(BMP5_REG_ODR_CONFIG, &reg_data, 1, dev);
 8002b22:	f107 010e 	add.w	r1, r7, #14
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	2037      	movs	r0, #55	@ 0x37
 8002b2c:	f7ff fab1 	bl	8002092 <bmp5_set_regs>
 8002b30:	4603      	mov	r3, r0
 8002b32:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <set_standby_mode>:

/*!
 * @brief This internal API is used to set sensor in standby powermode when powermode is deepstandby mode.
 */
static int8_t set_standby_mode(struct bmp5_dev *dev)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    enum bmp5_powermode pwrmode;

    rslt = bmp5_get_power_mode(&pwrmode, dev);
 8002b48:	f107 030e 	add.w	r3, r7, #14
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff fb58 	bl	8002204 <bmp5_get_power_mode>
 8002b54:	4603      	mov	r3, r0
 8002b56:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 8002b58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d108      	bne.n	8002b72 <set_standby_mode+0x32>
    {
        if (pwrmode == BMP5_POWERMODE_DEEP_STANDBY)
 8002b60:	7bbb      	ldrb	r3, [r7, #14]
 8002b62:	2b04      	cmp	r3, #4
 8002b64:	d105      	bne.n	8002b72 <set_standby_mode+0x32>
        {
            rslt = bmp5_set_power_mode(BMP5_POWERMODE_STANDBY, dev);
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	2000      	movs	r0, #0
 8002b6a:	f7ff fb9b 	bl	80022a4 <bmp5_set_power_mode>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8002b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <set_iir_config>:

/*!
 * @brief This internal API is used to set the IIR for temperature and pressure.
 */
static int8_t set_iir_config(const struct bmp5_iir_config *iir_cfg, struct bmp5_dev *dev)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b084      	sub	sp, #16
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
 8002b86:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Variable to set IIR config */
    uint8_t reg_data[2];

    rslt = bmp5_get_regs(BMP5_REG_DSP_CONFIG, reg_data, 2, dev);
 8002b88:	f107 010c 	add.w	r1, r7, #12
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	2202      	movs	r2, #2
 8002b90:	2030      	movs	r0, #48	@ 0x30
 8002b92:	f7ff fa4e 	bl	8002032 <bmp5_get_regs>
 8002b96:	4603      	mov	r3, r0
 8002b98:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP5_OK)
 8002b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d14f      	bne.n	8002c42 <set_iir_config+0xc4>
    {
        reg_data[0] = BMP5_SET_BITSLICE(reg_data[0], BMP5_SHDW_SET_IIR_TEMP, iir_cfg->shdw_set_iir_t);
 8002ba2:	7b3b      	ldrb	r3, [r7, #12]
 8002ba4:	b25b      	sxtb	r3, r3
 8002ba6:	f023 0308 	bic.w	r3, r3, #8
 8002baa:	b25a      	sxtb	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	789b      	ldrb	r3, [r3, #2]
 8002bb0:	b25b      	sxtb	r3, r3
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	b25b      	sxtb	r3, r3
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	b25b      	sxtb	r3, r3
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	b25b      	sxtb	r3, r3
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	733b      	strb	r3, [r7, #12]
        reg_data[0] = BMP5_SET_BITSLICE(reg_data[0], BMP5_SHDW_SET_IIR_PRESS, iir_cfg->shdw_set_iir_p);
 8002bc4:	7b3b      	ldrb	r3, [r7, #12]
 8002bc6:	b25b      	sxtb	r3, r3
 8002bc8:	f023 0320 	bic.w	r3, r3, #32
 8002bcc:	b25a      	sxtb	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	78db      	ldrb	r3, [r3, #3]
 8002bd2:	b25b      	sxtb	r3, r3
 8002bd4:	015b      	lsls	r3, r3, #5
 8002bd6:	b25b      	sxtb	r3, r3
 8002bd8:	f003 0320 	and.w	r3, r3, #32
 8002bdc:	b25b      	sxtb	r3, r3
 8002bde:	4313      	orrs	r3, r2
 8002be0:	b25b      	sxtb	r3, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	733b      	strb	r3, [r7, #12]
        reg_data[0] = BMP5_SET_BITSLICE(reg_data[0], BMP5_IIR_FLUSH_FORCED_EN, iir_cfg->iir_flush_forced_en);
 8002be6:	7b3b      	ldrb	r3, [r7, #12]
 8002be8:	b25b      	sxtb	r3, r3
 8002bea:	f023 0304 	bic.w	r3, r3, #4
 8002bee:	b25a      	sxtb	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	791b      	ldrb	r3, [r3, #4]
 8002bf4:	b25b      	sxtb	r3, r3
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	b25b      	sxtb	r3, r3
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	b25b      	sxtb	r3, r3
 8002c00:	4313      	orrs	r3, r2
 8002c02:	b25b      	sxtb	r3, r3
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	733b      	strb	r3, [r7, #12]

        reg_data[1] = iir_cfg->set_iir_t;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	737b      	strb	r3, [r7, #13]
        reg_data[1] = BMP5_SET_BITSLICE(reg_data[1], BMP5_SET_IIR_PRESS, iir_cfg->set_iir_p);
 8002c0e:	7b7b      	ldrb	r3, [r7, #13]
 8002c10:	b25b      	sxtb	r3, r3
 8002c12:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002c16:	b25a      	sxtb	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	785b      	ldrb	r3, [r3, #1]
 8002c1c:	b25b      	sxtb	r3, r3
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	b25b      	sxtb	r3, r3
 8002c22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c26:	b25b      	sxtb	r3, r3
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	b25b      	sxtb	r3, r3
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	737b      	strb	r3, [r7, #13]

        /* Set IIR configuration */
        rslt = bmp5_set_regs(BMP5_REG_DSP_CONFIG, reg_data, 2, dev);
 8002c30:	f107 010c 	add.w	r1, r7, #12
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	2202      	movs	r2, #2
 8002c38:	2030      	movs	r0, #48	@ 0x30
 8002c3a:	f7ff fa2a 	bl	8002092 <bmp5_set_regs>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <get_nvm_status>:

/*!
 *  @brief This API is used to get nvm status.
 */
static int8_t get_nvm_status(uint8_t *nvm_status, struct bmp5_dev *dev)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b084      	sub	sp, #16
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
 8002c56:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (nvm_status != NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d008      	beq.n	8002c70 <get_nvm_status+0x22>
    {
        rslt = bmp5_get_regs(BMP5_REG_STATUS, nvm_status, 1, dev);
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	2201      	movs	r2, #1
 8002c62:	6879      	ldr	r1, [r7, #4]
 8002c64:	2028      	movs	r0, #40	@ 0x28
 8002c66:	f7ff f9e4 	bl	8002032 <bmp5_get_regs>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	73fb      	strb	r3, [r7, #15]
 8002c6e:	e001      	b.n	8002c74 <get_nvm_status+0x26>
    }
    else
    {
        rslt = BMP5_E_NULL_PTR;
 8002c70:	23ff      	movs	r3, #255	@ 0xff
 8002c72:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002c74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <bmp5_i2c_read>:
 */
BMP5_INTF_RET_TYPE bmp5_i2c_read(uint8_t reg_addr,
                                  uint8_t *reg_data,
                                  uint32_t length,
                                  void *intf_ptr)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b08c      	sub	sp, #48	@ 0x30
 8002c84:	af04      	add	r7, sp, #16
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	607a      	str	r2, [r7, #4]
 8002c8a:	603b      	str	r3, [r7, #0]
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	73fb      	strb	r3, [r7, #15]
	uint8_t device_addr = BMP581_I2C_ADDR<<1;
 8002c90:	238c      	movs	r3, #140	@ 0x8c
 8002c92:	77fb      	strb	r3, [r7, #31]

	    (void)intf_ptr;
    HAL_StatusTypeDef status;
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	61bb      	str	r3, [r7, #24]

    // Hattn megul olup olmadn kontrol et

        HAL_I2C_DeInit(hi2c);
 8002c98:	69b8      	ldr	r0, [r7, #24]
 8002c9a:	f002 fdab 	bl	80057f4 <HAL_I2C_DeInit>
        HAL_Delay(10);
 8002c9e:	200a      	movs	r0, #10
 8002ca0:	f001 fc76 	bl	8004590 <HAL_Delay>
        HAL_I2C_Init(hi2c);
 8002ca4:	69b8      	ldr	r0, [r7, #24]
 8002ca6:	f002 fc61 	bl	800556c <HAL_I2C_Init>



    // Cihaz hazr m?
    if (HAL_I2C_IsDeviceReady(hi2c, device_addr, 3, 10) != HAL_OK)
 8002caa:	7ffb      	ldrb	r3, [r7, #31]
 8002cac:	b299      	uxth	r1, r3
 8002cae:	230a      	movs	r3, #10
 8002cb0:	2203      	movs	r2, #3
 8002cb2:	69b8      	ldr	r0, [r7, #24]
 8002cb4:	f003 f8fa 	bl	8005eac <HAL_I2C_IsDeviceReady>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d007      	beq.n	8002cce <bmp5_i2c_read+0x4e>
    {
        printf("I2C Cihaz hazr deil! Adres: 0x%02X\n", device_addr);
 8002cbe:	7ffb      	ldrb	r3, [r7, #31]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4826      	ldr	r0, [pc, #152]	@ (8002d5c <bmp5_i2c_read+0xdc>)
 8002cc4:	f00d fb26 	bl	8010314 <iprintf>
        return BMP5_E_COM_FAIL;
 8002cc8:	f06f 0301 	mvn.w	r3, #1
 8002ccc:	e041      	b.n	8002d52 <bmp5_i2c_read+0xd2>
    }
    status = HAL_I2C_IsDeviceReady(hi2c, 0x8C, 3, 10);
 8002cce:	230a      	movs	r3, #10
 8002cd0:	2203      	movs	r2, #3
 8002cd2:	218c      	movs	r1, #140	@ 0x8c
 8002cd4:	69b8      	ldr	r0, [r7, #24]
 8002cd6:	f003 f8e9 	bl	8005eac <HAL_I2C_IsDeviceReady>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	75fb      	strb	r3, [r7, #23]
    printf("IsDeviceReady: %s\n", (status == HAL_OK) ? "OK" : "FAIL");
 8002cde:	7dfb      	ldrb	r3, [r7, #23]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <bmp5_i2c_read+0x68>
 8002ce4:	4b1e      	ldr	r3, [pc, #120]	@ (8002d60 <bmp5_i2c_read+0xe0>)
 8002ce6:	e000      	b.n	8002cea <bmp5_i2c_read+0x6a>
 8002ce8:	4b1e      	ldr	r3, [pc, #120]	@ (8002d64 <bmp5_i2c_read+0xe4>)
 8002cea:	4619      	mov	r1, r3
 8002cec:	481e      	ldr	r0, [pc, #120]	@ (8002d68 <bmp5_i2c_read+0xe8>)
 8002cee:	f00d fb11 	bl	8010314 <iprintf>


    // Okuma ilemi
    status = HAL_I2C_Mem_Read(hi2c,
 8002cf2:	7bfb      	ldrb	r3, [r7, #15]
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	210a      	movs	r1, #10
 8002cfc:	9102      	str	r1, [sp, #8]
 8002cfe:	9301      	str	r3, [sp, #4]
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	2301      	movs	r3, #1
 8002d06:	218c      	movs	r1, #140	@ 0x8c
 8002d08:	69b8      	ldr	r0, [r7, #24]
 8002d0a:	f002 fe9d 	bl	8005a48 <HAL_I2C_Mem_Read>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	75fb      	strb	r3, [r7, #23]
                               reg_addr,
                               I2C_MEMADD_SIZE_8BIT,
                               reg_data,
                               length,
                               10);
    printf("READ: addr=0x%02X reg=0x%02X len=%lu\n", dev_addr, reg_addr, length);
 8002d12:	4b16      	ldr	r3, [pc, #88]	@ (8002d6c <bmp5_i2c_read+0xec>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	4619      	mov	r1, r3
 8002d18:	7bfa      	ldrb	r2, [r7, #15]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4814      	ldr	r0, [pc, #80]	@ (8002d70 <bmp5_i2c_read+0xf0>)
 8002d1e:	f00d faf9 	bl	8010314 <iprintf>

    if (status != HAL_OK)
 8002d22:	7dfb      	ldrb	r3, [r7, #23]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <bmp5_i2c_read+0xb8>
    {
        printf("HAL_I2C_Mem_Read FAILED! Status=%d\n", status);
 8002d28:	7dfb      	ldrb	r3, [r7, #23]
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4811      	ldr	r0, [pc, #68]	@ (8002d74 <bmp5_i2c_read+0xf4>)
 8002d2e:	f00d faf1 	bl	8010314 <iprintf>
        return BMP5_E_COM_FAIL;
 8002d32:	f06f 0301 	mvn.w	r3, #1
 8002d36:	e00c      	b.n	8002d52 <bmp5_i2c_read+0xd2>
    }




    if (status != HAL_OK)
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d008      	beq.n	8002d50 <bmp5_i2c_read+0xd0>
    {
        printf("I2C READ ERROR: Reg=0x%02X Len=%lu Status=%d\n", reg_addr, length, status);
 8002d3e:	7bf9      	ldrb	r1, [r7, #15]
 8002d40:	7dfb      	ldrb	r3, [r7, #23]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	480c      	ldr	r0, [pc, #48]	@ (8002d78 <bmp5_i2c_read+0xf8>)
 8002d46:	f00d fae5 	bl	8010314 <iprintf>
        return BMP5_E_COM_FAIL;
 8002d4a:	f06f 0301 	mvn.w	r3, #1
 8002d4e:	e000      	b.n	8002d52 <bmp5_i2c_read+0xd2>
    }

    return BMP5_INTF_RET_SUCCESS;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3720      	adds	r7, #32
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	08013268 	.word	0x08013268
 8002d60:	08013290 	.word	0x08013290
 8002d64:	08013294 	.word	0x08013294
 8002d68:	0801329c 	.word	0x0801329c
 8002d6c:	200001fc 	.word	0x200001fc
 8002d70:	080132b0 	.word	0x080132b0
 8002d74:	080132d8 	.word	0x080132d8
 8002d78:	080132fc 	.word	0x080132fc

08002d7c <bmp5_i2c_write>:
 */
BMP5_INTF_RET_TYPE bmp5_i2c_write(uint8_t reg_addr,
                                   const uint8_t *reg_data,
                                   uint32_t length,
                                   void *intf_ptr)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08a      	sub	sp, #40	@ 0x28
 8002d80:	af04      	add	r7, sp, #16
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	607a      	str	r2, [r7, #4]
 8002d86:	603b      	str	r3, [r7, #0]
 8002d88:	4603      	mov	r3, r0
 8002d8a:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status;

    // I2C handle' interface pointer'dan al
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	617b      	str	r3, [r7, #20]

    // I2C 8-bit adres (0x46 << 1 = 0x8C, veya 0x47 << 1 = 0x8E)
    uint8_t dev_addr = BMP581_I2C_ADDR;  // rn: #define BMP581_I2C_ADDR (0x46 << 1)
 8002d90:	2346      	movs	r3, #70	@ 0x46
 8002d92:	74fb      	strb	r3, [r7, #19]

    // Yazma ilemini gerekletir
    status = HAL_I2C_Mem_Write(hi2c,
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	210a      	movs	r1, #10
 8002d9e:	9102      	str	r1, [sp, #8]
 8002da0:	9301      	str	r3, [sp, #4]
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	2301      	movs	r3, #1
 8002da8:	218c      	movs	r1, #140	@ 0x8c
 8002daa:	6978      	ldr	r0, [r7, #20]
 8002dac:	f002 fd52 	bl	8005854 <HAL_I2C_Mem_Write>
 8002db0:	4603      	mov	r3, r0
 8002db2:	74bb      	strb	r3, [r7, #18]
                               (uint8_t *)reg_data,
                               length,
                               10);  // timeout: 100 ms

    // Baar kontrol
    if (status != HAL_OK)
 8002db4:	7cbb      	ldrb	r3, [r7, #18]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d008      	beq.n	8002dcc <bmp5_i2c_write+0x50>
    {
        printf("I2C WRITE FAIL: Reg=0x%02X Len=%lu Status=%d\n", reg_addr, length, status);
 8002dba:	7bf9      	ldrb	r1, [r7, #15]
 8002dbc:	7cbb      	ldrb	r3, [r7, #18]
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	4805      	ldr	r0, [pc, #20]	@ (8002dd8 <bmp5_i2c_write+0x5c>)
 8002dc2:	f00d faa7 	bl	8010314 <iprintf>
        return BMP5_E_COM_FAIL;
 8002dc6:	f06f 0301 	mvn.w	r3, #1
 8002dca:	e000      	b.n	8002dce <bmp5_i2c_write+0x52>
    }

    return BMP5_INTF_RET_SUCCESS;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3718      	adds	r7, #24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	0801332c 	.word	0x0801332c

08002ddc <bmp5_error_codes_print_result>:

/*!
 *  @brief Prints the execution status of the APIs.
 */
void bmp5_error_codes_print_result(const char api_name[], int8_t rslt)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	70fb      	strb	r3, [r7, #3]
    if (rslt != BMP5_OK)
 8002de8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d05d      	beq.n	8002eac <bmp5_error_codes_print_result+0xd0>
    {
        printf("%s\t", api_name);
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	4830      	ldr	r0, [pc, #192]	@ (8002eb4 <bmp5_error_codes_print_result+0xd8>)
 8002df4:	f00d fa8e 	bl	8010314 <iprintf>
        if (rslt == BMP5_E_NULL_PTR)
 8002df8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e00:	d106      	bne.n	8002e10 <bmp5_error_codes_print_result+0x34>
        {
            printf("Error [%d] : Null pointer\r\n", rslt);
 8002e02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e06:	4619      	mov	r1, r3
 8002e08:	482b      	ldr	r0, [pc, #172]	@ (8002eb8 <bmp5_error_codes_print_result+0xdc>)
 8002e0a:	f00d fa83 	bl	8010314 <iprintf>
        {
            /* For more error codes refer "*_defs.h" */
            printf("Error [%d] : Unknown error code\r\n", rslt);
        }
    }
}
 8002e0e:	e04d      	b.n	8002eac <bmp5_error_codes_print_result+0xd0>
        else if (rslt == BMP5_E_COM_FAIL)
 8002e10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e14:	f113 0f02 	cmn.w	r3, #2
 8002e18:	d106      	bne.n	8002e28 <bmp5_error_codes_print_result+0x4c>
            printf("Error [%d] : Communication failure\r\n", rslt);
 8002e1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e1e:	4619      	mov	r1, r3
 8002e20:	4826      	ldr	r0, [pc, #152]	@ (8002ebc <bmp5_error_codes_print_result+0xe0>)
 8002e22:	f00d fa77 	bl	8010314 <iprintf>
}
 8002e26:	e041      	b.n	8002eac <bmp5_error_codes_print_result+0xd0>
        else if (rslt == BMP5_E_DEV_NOT_FOUND)
 8002e28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e2c:	f113 0f03 	cmn.w	r3, #3
 8002e30:	d106      	bne.n	8002e40 <bmp5_error_codes_print_result+0x64>
            printf("Error [%d] : Device not found\r\n", rslt);
 8002e32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e36:	4619      	mov	r1, r3
 8002e38:	4821      	ldr	r0, [pc, #132]	@ (8002ec0 <bmp5_error_codes_print_result+0xe4>)
 8002e3a:	f00d fa6b 	bl	8010314 <iprintf>
}
 8002e3e:	e035      	b.n	8002eac <bmp5_error_codes_print_result+0xd0>
        else if (rslt == BMP5_E_INVALID_CHIP_ID)
 8002e40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e44:	f113 0f04 	cmn.w	r3, #4
 8002e48:	d106      	bne.n	8002e58 <bmp5_error_codes_print_result+0x7c>
            printf("Error [%d] : Invalid chip id\r\n", rslt);
 8002e4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e4e:	4619      	mov	r1, r3
 8002e50:	481c      	ldr	r0, [pc, #112]	@ (8002ec4 <bmp5_error_codes_print_result+0xe8>)
 8002e52:	f00d fa5f 	bl	8010314 <iprintf>
}
 8002e56:	e029      	b.n	8002eac <bmp5_error_codes_print_result+0xd0>
        else if (rslt == BMP5_E_POWER_UP)
 8002e58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e5c:	f113 0f05 	cmn.w	r3, #5
 8002e60:	d106      	bne.n	8002e70 <bmp5_error_codes_print_result+0x94>
            printf("Error [%d] : Power up error\r\n", rslt);
 8002e62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e66:	4619      	mov	r1, r3
 8002e68:	4817      	ldr	r0, [pc, #92]	@ (8002ec8 <bmp5_error_codes_print_result+0xec>)
 8002e6a:	f00d fa53 	bl	8010314 <iprintf>
}
 8002e6e:	e01d      	b.n	8002eac <bmp5_error_codes_print_result+0xd0>
        else if (rslt == BMP5_E_POR_SOFTRESET)
 8002e70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e74:	f113 0f06 	cmn.w	r3, #6
 8002e78:	d106      	bne.n	8002e88 <bmp5_error_codes_print_result+0xac>
            printf("Error [%d] : Power-on reset/softreset failure\r\n", rslt);
 8002e7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4812      	ldr	r0, [pc, #72]	@ (8002ecc <bmp5_error_codes_print_result+0xf0>)
 8002e82:	f00d fa47 	bl	8010314 <iprintf>
}
 8002e86:	e011      	b.n	8002eac <bmp5_error_codes_print_result+0xd0>
        else if (rslt == BMP5_E_INVALID_POWERMODE)
 8002e88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e8c:	f113 0f07 	cmn.w	r3, #7
 8002e90:	d106      	bne.n	8002ea0 <bmp5_error_codes_print_result+0xc4>
            printf("Error [%d] : Invalid powermode\r\n", rslt);
 8002e92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e96:	4619      	mov	r1, r3
 8002e98:	480d      	ldr	r0, [pc, #52]	@ (8002ed0 <bmp5_error_codes_print_result+0xf4>)
 8002e9a:	f00d fa3b 	bl	8010314 <iprintf>
}
 8002e9e:	e005      	b.n	8002eac <bmp5_error_codes_print_result+0xd0>
            printf("Error [%d] : Unknown error code\r\n", rslt);
 8002ea0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	480b      	ldr	r0, [pc, #44]	@ (8002ed4 <bmp5_error_codes_print_result+0xf8>)
 8002ea8:	f00d fa34 	bl	8010314 <iprintf>
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	0801335c 	.word	0x0801335c
 8002eb8:	08013360 	.word	0x08013360
 8002ebc:	0801337c 	.word	0x0801337c
 8002ec0:	080133a4 	.word	0x080133a4
 8002ec4:	080133c4 	.word	0x080133c4
 8002ec8:	080133e4 	.word	0x080133e4
 8002ecc:	08013404 	.word	0x08013404
 8002ed0:	08013434 	.word	0x08013434
 8002ed4:	08013458 	.word	0x08013458

08002ed8 <init_bmp5_interface>:

/*!
 *  @brief Function to select the interface between SPI and I2C.
 */
int8_t init_bmp5_interface(struct bmp5_dev *bmp5_dev, uint8_t intf)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08a      	sub	sp, #40	@ 0x28
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	70fb      	strb	r3, [r7, #3]
    int8_t rslt = BMP5_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (bmp5_dev == NULL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d102      	bne.n	8002ef6 <init_bmp5_interface+0x1e>
    {
        return BMP5_E_NULL_PTR;
 8002ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef4:	e039      	b.n	8002f6a <init_bmp5_interface+0x92>
    }

    // I2C arayz kullanlacaksa
    if (intf == BMP5_I2C_INTF)
 8002ef6:	78fb      	ldrb	r3, [r7, #3]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d134      	bne.n	8002f66 <init_bmp5_interface+0x8e>
    {
        printf("I2C Interface\n");
 8002efc:	481d      	ldr	r0, [pc, #116]	@ (8002f74 <init_bmp5_interface+0x9c>)
 8002efe:	f00d fa71 	bl	80103e4 <puts>

        bmp5_dev->intf_ptr = &hi2c1;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a1c      	ldr	r2, [pc, #112]	@ (8002f78 <init_bmp5_interface+0xa0>)
 8002f06:	605a      	str	r2, [r3, #4]
        bmp5_dev->read = bmp5_i2c_read;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f7c <init_bmp5_interface+0xa4>)
 8002f0c:	609a      	str	r2, [r3, #8]
        bmp5_dev->write = bmp5_i2c_write;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a1b      	ldr	r2, [pc, #108]	@ (8002f80 <init_bmp5_interface+0xa8>)
 8002f12:	60da      	str	r2, [r3, #12]
        bmp5_dev->intf = BMP5_I2C_INTF;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	755a      	strb	r2, [r3, #21]
        //bmp5_dev->delay_us = bmp5_delay;

        // INT pini ayarla (PB6)
        GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f1a:	f107 0310 	add.w	r3, r7, #16
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
 8002f28:	611a      	str	r2, [r3, #16]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	4b15      	ldr	r3, [pc, #84]	@ (8002f84 <init_bmp5_interface+0xac>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	4a14      	ldr	r2, [pc, #80]	@ (8002f84 <init_bmp5_interface+0xac>)
 8002f34:	f043 0302 	orr.w	r3, r3, #2
 8002f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f3a:	4b12      	ldr	r3, [pc, #72]	@ (8002f84 <init_bmp5_interface+0xac>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	60fb      	str	r3, [r7, #12]
 8002f44:	68fb      	ldr	r3, [r7, #12]
        GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f46:	2340      	movs	r3, #64	@ 0x40
 8002f48:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f4a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002f4e:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f54:	f107 0310 	add.w	r3, r7, #16
 8002f58:	4619      	mov	r1, r3
 8002f5a:	480b      	ldr	r0, [pc, #44]	@ (8002f88 <init_bmp5_interface+0xb0>)
 8002f5c:	f002 f84c 	bl	8004ff8 <HAL_GPIO_Init>
    else
    {
        return BMP5_E_COM_FAIL;  // Geersiz arayz tipi
    }

    return rslt;  // Baaryla tamamlandysa BMP5_OK dner
 8002f60:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002f64:	e001      	b.n	8002f6a <init_bmp5_interface+0x92>
        return BMP5_E_COM_FAIL;  // Geersiz arayz tipi
 8002f66:	f06f 0301 	mvn.w	r3, #1
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3728      	adds	r7, #40	@ 0x28
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	0801347c 	.word	0x0801347c
 8002f78:	20000c48 	.word	0x20000c48
 8002f7c:	08002c81 	.word	0x08002c81
 8002f80:	08002d7d 	.word	0x08002d7d
 8002f84:	40023800 	.word	0x40023800
 8002f88:	40020400 	.word	0x40020400

08002f8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	607b      	str	r3, [r7, #4]
 8002f96:	4b10      	ldr	r3, [pc, #64]	@ (8002fd8 <MX_DMA_Init+0x4c>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9a:	4a0f      	ldr	r2, [pc, #60]	@ (8002fd8 <MX_DMA_Init+0x4c>)
 8002f9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd8 <MX_DMA_Init+0x4c>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002faa:	607b      	str	r3, [r7, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2105      	movs	r1, #5
 8002fb2:	203b      	movs	r0, #59	@ 0x3b
 8002fb4:	f001 fbec 	bl	8004790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002fb8:	203b      	movs	r0, #59	@ 0x3b
 8002fba:	f001 fc05 	bl	80047c8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	2105      	movs	r1, #5
 8002fc2:	2045      	movs	r0, #69	@ 0x45
 8002fc4:	f001 fbe4 	bl	8004790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002fc8:	2045      	movs	r0, #69	@ 0x45
 8002fca:	f001 fbfd 	bl	80047c8 <HAL_NVIC_EnableIRQ>

}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40023800 	.word	0x40023800

08002fdc <vApplicationIdleHook>:
void vApplicationTickHook(void);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8002fe0:	bf00      	nop
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
__weak void vApplicationTickHook( void )
{
 8002fea:	b480      	push	{r7}
 8002fec:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8002fee:	bf00      	nop
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <vApplicationMallocFailedHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8002ffc:	bf00      	nop
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
	...

08003008 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4a07      	ldr	r2, [pc, #28]	@ (8003034 <vApplicationGetIdleTaskMemory+0x2c>)
 8003018:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	4a06      	ldr	r2, [pc, #24]	@ (8003038 <vApplicationGetIdleTaskMemory+0x30>)
 800301e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003026:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8003028:	bf00      	nop
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	200003a8 	.word	0x200003a8
 8003038:	20000448 	.word	0x20000448

0800303c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800303c:	b5b0      	push	{r4, r5, r7, lr}
 800303e:	b0aa      	sub	sp, #168	@ 0xa8
 8003040:	af00      	add	r7, sp, #0
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

	spiMutex = xSemaphoreCreateMutex();
 8003042:	2001      	movs	r0, #1
 8003044:	f00a f965 	bl	800d312 <xQueueCreateMutex>
 8003048:	4603      	mov	r3, r0
 800304a:	4a3e      	ldr	r2, [pc, #248]	@ (8003144 <MX_FREERTOS_Init+0x108>)
 800304c:	6013      	str	r3, [r2, #0]
	sdMutex = xSemaphoreCreateMutex();
 800304e:	2001      	movs	r0, #1
 8003050:	f00a f95f 	bl	800d312 <xQueueCreateMutex>
 8003054:	4603      	mov	r3, r0
 8003056:	4a3c      	ldr	r2, [pc, #240]	@ (8003148 <MX_FREERTOS_Init+0x10c>)
 8003058:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512);
 800305a:	4b3c      	ldr	r3, [pc, #240]	@ (800314c <MX_FREERTOS_Init+0x110>)
 800305c:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8003060:	461d      	mov	r5, r3
 8003062:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003064:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003066:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800306a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800306e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8003072:	2100      	movs	r1, #0
 8003074:	4618      	mov	r0, r3
 8003076:	f009 fd50 	bl	800cb1a <osThreadCreate>
 800307a:	4603      	mov	r3, r0
 800307c:	4a34      	ldr	r2, [pc, #208]	@ (8003150 <MX_FREERTOS_Init+0x114>)
 800307e:	6013      	str	r3, [r2, #0]

  /* definition and creation of YRT_BMI088 */
  osThreadDef(YRT_BMI088, BMI088_fonk, osPriorityBelowNormal, 0, 512);
 8003080:	4b34      	ldr	r3, [pc, #208]	@ (8003154 <MX_FREERTOS_Init+0x118>)
 8003082:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8003086:	461d      	mov	r5, r3
 8003088:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800308a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800308c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003090:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  YRT_BMI088Handle = osThreadCreate(osThread(YRT_BMI088), NULL);
 8003094:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003098:	2100      	movs	r1, #0
 800309a:	4618      	mov	r0, r3
 800309c:	f009 fd3d 	bl	800cb1a <osThreadCreate>
 80030a0:	4603      	mov	r3, r0
 80030a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003158 <MX_FREERTOS_Init+0x11c>)
 80030a4:	6013      	str	r3, [r2, #0]

  /* definition and creation of YRT_BMP581 */
  osThreadDef(YRT_BMP581, BMP581_fonk, osPriorityNormal, 0, 512);
 80030a6:	4b2d      	ldr	r3, [pc, #180]	@ (800315c <MX_FREERTOS_Init+0x120>)
 80030a8:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80030ac:	461d      	mov	r5, r3
 80030ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80030b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  YRT_BMP581Handle = osThreadCreate(osThread(YRT_BMP581), NULL);
 80030ba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80030be:	2100      	movs	r1, #0
 80030c0:	4618      	mov	r0, r3
 80030c2:	f009 fd2a 	bl	800cb1a <osThreadCreate>
 80030c6:	4603      	mov	r3, r0
 80030c8:	4a25      	ldr	r2, [pc, #148]	@ (8003160 <MX_FREERTOS_Init+0x124>)
 80030ca:	6013      	str	r3, [r2, #0]

  /* definition and creation of YRT_TRANSMIT */
  osThreadDef(YRT_TRANSMIT, Transmit_veri, osPriorityAboveNormal, 0, 512);
 80030cc:	4b25      	ldr	r3, [pc, #148]	@ (8003164 <MX_FREERTOS_Init+0x128>)
 80030ce:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80030d2:	461d      	mov	r5, r3
 80030d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030d8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80030dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  YRT_TRANSMITHandle = osThreadCreate(osThread(YRT_TRANSMIT), NULL);
 80030e0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80030e4:	2100      	movs	r1, #0
 80030e6:	4618      	mov	r0, r3
 80030e8:	f009 fd17 	bl	800cb1a <osThreadCreate>
 80030ec:	4603      	mov	r3, r0
 80030ee:	4a1e      	ldr	r2, [pc, #120]	@ (8003168 <MX_FREERTOS_Init+0x12c>)
 80030f0:	6013      	str	r3, [r2, #0]

  /* definition and creation of YRT_SDCARD */
  osThreadDef(YRT_SDCARD, SDfonk, osPriorityNormal, 0, 512);
 80030f2:	4b1e      	ldr	r3, [pc, #120]	@ (800316c <MX_FREERTOS_Init+0x130>)
 80030f4:	f107 041c 	add.w	r4, r7, #28
 80030f8:	461d      	mov	r5, r3
 80030fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003102:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  YRT_SDCARDHandle = osThreadCreate(osThread(YRT_SDCARD), NULL);
 8003106:	f107 031c 	add.w	r3, r7, #28
 800310a:	2100      	movs	r1, #0
 800310c:	4618      	mov	r0, r3
 800310e:	f009 fd04 	bl	800cb1a <osThreadCreate>
 8003112:	4603      	mov	r3, r0
 8003114:	4a16      	ldr	r2, [pc, #88]	@ (8003170 <MX_FREERTOS_Init+0x134>)
 8003116:	6013      	str	r3, [r2, #0]

  /* definition and creation of YRT_ServoMotor */
  osThreadDef(YRT_ServoMotor, servo_fonk, osPriorityNormal, 0, 512);
 8003118:	4b16      	ldr	r3, [pc, #88]	@ (8003174 <MX_FREERTOS_Init+0x138>)
 800311a:	463c      	mov	r4, r7
 800311c:	461d      	mov	r5, r3
 800311e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003120:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003122:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003126:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  YRT_ServoMotorHandle = osThreadCreate(osThread(YRT_ServoMotor), NULL);
 800312a:	463b      	mov	r3, r7
 800312c:	2100      	movs	r1, #0
 800312e:	4618      	mov	r0, r3
 8003130:	f009 fcf3 	bl	800cb1a <osThreadCreate>
 8003134:	4603      	mov	r3, r0
 8003136:	4a10      	ldr	r2, [pc, #64]	@ (8003178 <MX_FREERTOS_Init+0x13c>)
 8003138:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800313a:	bf00      	nop
 800313c:	37a8      	adds	r7, #168	@ 0xa8
 800313e:	46bd      	mov	sp, r7
 8003140:	bdb0      	pop	{r4, r5, r7, pc}
 8003142:	bf00      	nop
 8003144:	20000200 	.word	0x20000200
 8003148:	20000204 	.word	0x20000204
 800314c:	08013498 	.word	0x08013498
 8003150:	20000390 	.word	0x20000390
 8003154:	080134c0 	.word	0x080134c0
 8003158:	20000394 	.word	0x20000394
 800315c:	080134e8 	.word	0x080134e8
 8003160:	20000398 	.word	0x20000398
 8003164:	08013514 	.word	0x08013514
 8003168:	2000039c 	.word	0x2000039c
 800316c:	0801353c 	.word	0x0801353c
 8003170:	200003a0 	.word	0x200003a0
 8003174:	08013568 	.word	0x08013568
 8003178:	200003a4 	.word	0x200003a4

0800317c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003184:	2001      	movs	r0, #1
 8003186:	f009 fd14 	bl	800cbb2 <osDelay>
 800318a:	e7fb      	b.n	8003184 <StartDefaultTask+0x8>

0800318c <BMI088_fonk>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_BMI088_fonk */
void BMI088_fonk(void const * argument)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BMI088_fonk */
	 BMI088_Init_I2C(&imu, &hi2c3, 0x18 << 1, 0x69 << 1);
 8003194:	23d2      	movs	r3, #210	@ 0xd2
 8003196:	2230      	movs	r2, #48	@ 0x30
 8003198:	4908      	ldr	r1, [pc, #32]	@ (80031bc <BMI088_fonk+0x30>)
 800319a:	4809      	ldr	r0, [pc, #36]	@ (80031c0 <BMI088_fonk+0x34>)
 800319c:	f7fd ff2a 	bl	8000ff4 <BMI088_Init_I2C>
  /* Infinite loop */
  for(;;)
  {
	  BMI088_ReadAccelerometer(&imu);
 80031a0:	4807      	ldr	r0, [pc, #28]	@ (80031c0 <BMI088_fonk+0x34>)
 80031a2:	f7fe f9d1 	bl	8001548 <BMI088_ReadAccelerometer>
	 	 	  BMI088_ReadGyroscope(&imu);
 80031a6:	4806      	ldr	r0, [pc, #24]	@ (80031c0 <BMI088_fonk+0x34>)
 80031a8:	f7fe fa68 	bl	800167c <BMI088_ReadGyroscope>
	 	 	  rollpitchyaw(&imu);
 80031ac:	4804      	ldr	r0, [pc, #16]	@ (80031c0 <BMI088_fonk+0x34>)
 80031ae:	f7fe f90b 	bl	80013c8 <rollpitchyaw>
	 vTaskDelay(pdMS_TO_TICKS(50));
 80031b2:	2032      	movs	r0, #50	@ 0x32
 80031b4:	f00b f8aa 	bl	800e30c <vTaskDelay>
  {
 80031b8:	bf00      	nop
 80031ba:	e7f1      	b.n	80031a0 <BMI088_fonk+0x14>
 80031bc:	20000c9c 	.word	0x20000c9c
 80031c0:	20000208 	.word	0x20000208

080031c4 <BMP581_fonk>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_BMP581_fonk */
void BMP581_fonk(void const * argument)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BMP581_fonk */
  /* Infinite loop */
  for(;;)
  {
	  BMP581();
 80031cc:	f000 fc9e 	bl	8003b0c <BMP581>
	  vTaskDelay(pdMS_TO_TICKS(100));
 80031d0:	2064      	movs	r0, #100	@ 0x64
 80031d2:	f00b f89b 	bl	800e30c <vTaskDelay>
  {
 80031d6:	bf00      	nop
 80031d8:	e7f8      	b.n	80031cc <BMP581_fonk+0x8>
	...

080031dc <Transmit_veri>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Transmit_veri */
void Transmit_veri(void const * argument)
{
 80031dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031e0:	b09e      	sub	sp, #120	@ 0x78
 80031e2:	af0c      	add	r7, sp, #48	@ 0x30
 80031e4:	6478      	str	r0, [r7, #68]	@ 0x44
  /* USER CODE BEGIN Transmit_veri */

	    // SPI ile Lora ilem
	 myLoRa = configureLoRa();
 80031e6:	4c64      	ldr	r4, [pc, #400]	@ (8003378 <Transmit_veri+0x19c>)
 80031e8:	f107 0310 	add.w	r3, r7, #16
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7fe fac9 	bl	8001784 <configureLoRa>
 80031f2:	4625      	mov	r5, r4
 80031f4:	f107 0410 	add.w	r4, r7, #16
 80031f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003200:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003204:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	 if(LoRa_init(&myLoRa)== LORA_OK){
 8003208:	485b      	ldr	r0, [pc, #364]	@ (8003378 <Transmit_veri+0x19c>)
 800320a:	f7fe fe14 	bl	8001e36 <LoRa_init>
 800320e:	4603      	mov	r3, r0
 8003210:	2bc8      	cmp	r3, #200	@ 0xc8
 8003212:	d102      	bne.n	800321a <Transmit_veri+0x3e>
	    LoRa_stat = 1;
 8003214:	4b59      	ldr	r3, [pc, #356]	@ (800337c <Transmit_veri+0x1a0>)
 8003216:	2201      	movs	r2, #1
 8003218:	701a      	strb	r2, [r3, #0]
	    }
	   LoRa_startReceiving(&myLoRa);
 800321a:	4857      	ldr	r0, [pc, #348]	@ (8003378 <Transmit_veri+0x19c>)
 800321c:	f7fe fdff 	bl	8001e1e <LoRa_startReceiving>

	   snprintf(logBuf,sizeof(logBuf), "ivme_x: %.3f,\nivme_y: %.3f,\nivme_z: %.3f,\nroll: %.3f,\npitch: %.3f,\nyaw: %.3f\n\r", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8003220:	4b57      	ldr	r3, [pc, #348]	@ (8003380 <Transmit_veri+0x1a4>)
 8003222:	695b      	ldr	r3, [r3, #20]
 8003224:	4618      	mov	r0, r3
 8003226:	f7fd f9af 	bl	8000588 <__aeabi_f2d>
 800322a:	4604      	mov	r4, r0
 800322c:	460d      	mov	r5, r1
 800322e:	4b54      	ldr	r3, [pc, #336]	@ (8003380 <Transmit_veri+0x1a4>)
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	4618      	mov	r0, r3
 8003234:	f7fd f9a8 	bl	8000588 <__aeabi_f2d>
 8003238:	4680      	mov	r8, r0
 800323a:	4689      	mov	r9, r1
 800323c:	4b50      	ldr	r3, [pc, #320]	@ (8003380 <Transmit_veri+0x1a4>)
 800323e:	69db      	ldr	r3, [r3, #28]
 8003240:	4618      	mov	r0, r3
 8003242:	f7fd f9a1 	bl	8000588 <__aeabi_f2d>
 8003246:	4682      	mov	sl, r0
 8003248:	468b      	mov	fp, r1
 800324a:	4b4e      	ldr	r3, [pc, #312]	@ (8003384 <Transmit_veri+0x1a8>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f7fd f99a 	bl	8000588 <__aeabi_f2d>
 8003254:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003258:	4b4b      	ldr	r3, [pc, #300]	@ (8003388 <Transmit_veri+0x1ac>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f7fd f993 	bl	8000588 <__aeabi_f2d>
 8003262:	e9c7 0100 	strd	r0, r1, [r7]
 8003266:	4b49      	ldr	r3, [pc, #292]	@ (800338c <Transmit_veri+0x1b0>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7fd f98c 	bl	8000588 <__aeabi_f2d>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8003278:	ed97 7b00 	vldr	d7, [r7]
 800327c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003280:	ed97 7b02 	vldr	d7, [r7, #8]
 8003284:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003288:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800328c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003290:	e9cd 4500 	strd	r4, r5, [sp]
 8003294:	4a3e      	ldr	r2, [pc, #248]	@ (8003390 <Transmit_veri+0x1b4>)
 8003296:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800329a:	483e      	ldr	r0, [pc, #248]	@ (8003394 <Transmit_veri+0x1b8>)
 800329c:	f00d f8aa 	bl	80103f4 <sniprintf>
	   	 		  roll, pitch, yaw);

	   LoRa_transmit(&myLoRa, (uint8_t*)logBuf, strlen(logBuf), 10);
 80032a0:	483c      	ldr	r0, [pc, #240]	@ (8003394 <Transmit_veri+0x1b8>)
 80032a2:	f7fd f805 	bl	80002b0 <strlen>
 80032a6:	4603      	mov	r3, r0
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	230a      	movs	r3, #10
 80032ac:	4939      	ldr	r1, [pc, #228]	@ (8003394 <Transmit_veri+0x1b8>)
 80032ae:	4832      	ldr	r0, [pc, #200]	@ (8003378 <Transmit_veri+0x19c>)
 80032b0:	f7fe fd5d 	bl	8001d6e <LoRa_transmit>
  /* Infinite loop */
  for(;;)
  {
	  snprintf(logBuf,sizeof(logBuf), "ivme_x: %.3f,\nivme_y: %.3f,\nivme_z: %.3f,\nroll: %.3f,\npitch: %.3f,\nyaw: %.3f\n\r", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 80032b4:	4b32      	ldr	r3, [pc, #200]	@ (8003380 <Transmit_veri+0x1a4>)
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fd f965 	bl	8000588 <__aeabi_f2d>
 80032be:	4604      	mov	r4, r0
 80032c0:	460d      	mov	r5, r1
 80032c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003380 <Transmit_veri+0x1a4>)
 80032c4:	699b      	ldr	r3, [r3, #24]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fd f95e 	bl	8000588 <__aeabi_f2d>
 80032cc:	4680      	mov	r8, r0
 80032ce:	4689      	mov	r9, r1
 80032d0:	4b2b      	ldr	r3, [pc, #172]	@ (8003380 <Transmit_veri+0x1a4>)
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fd f957 	bl	8000588 <__aeabi_f2d>
 80032da:	4682      	mov	sl, r0
 80032dc:	468b      	mov	fp, r1
 80032de:	4b29      	ldr	r3, [pc, #164]	@ (8003384 <Transmit_veri+0x1a8>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fd f950 	bl	8000588 <__aeabi_f2d>
 80032e8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80032ec:	4b26      	ldr	r3, [pc, #152]	@ (8003388 <Transmit_veri+0x1ac>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fd f949 	bl	8000588 <__aeabi_f2d>
 80032f6:	e9c7 0100 	strd	r0, r1, [r7]
 80032fa:	4b24      	ldr	r3, [pc, #144]	@ (800338c <Transmit_veri+0x1b0>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fd f942 	bl	8000588 <__aeabi_f2d>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 800330c:	ed97 7b00 	vldr	d7, [r7]
 8003310:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003314:	ed97 7b02 	vldr	d7, [r7, #8]
 8003318:	ed8d 7b06 	vstr	d7, [sp, #24]
 800331c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003320:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003324:	e9cd 4500 	strd	r4, r5, [sp]
 8003328:	4a19      	ldr	r2, [pc, #100]	@ (8003390 <Transmit_veri+0x1b4>)
 800332a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800332e:	4819      	ldr	r0, [pc, #100]	@ (8003394 <Transmit_veri+0x1b8>)
 8003330:	f00d f860 	bl	80103f4 <sniprintf>
	 	   	 		  roll, pitch, yaw);
	  if (xSemaphoreTake(spiMutex, portMAX_DELAY) == pdTRUE) {
 8003334:	4b18      	ldr	r3, [pc, #96]	@ (8003398 <Transmit_veri+0x1bc>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f04f 31ff 	mov.w	r1, #4294967295
 800333c:	4618      	mov	r0, r3
 800333e:	f00a fb2d 	bl	800d99c <xQueueSemaphoreTake>
 8003342:	4603      	mov	r3, r0
 8003344:	2b01      	cmp	r3, #1
 8003346:	d1b5      	bne.n	80032b4 <Transmit_veri+0xd8>

	 	   LoRa_transmit(&myLoRa, (uint8_t*)logBuf, strlen(logBuf), 10);
 8003348:	4812      	ldr	r0, [pc, #72]	@ (8003394 <Transmit_veri+0x1b8>)
 800334a:	f7fc ffb1 	bl	80002b0 <strlen>
 800334e:	4603      	mov	r3, r0
 8003350:	b2da      	uxtb	r2, r3
 8003352:	230a      	movs	r3, #10
 8003354:	490f      	ldr	r1, [pc, #60]	@ (8003394 <Transmit_veri+0x1b8>)
 8003356:	4808      	ldr	r0, [pc, #32]	@ (8003378 <Transmit_veri+0x19c>)
 8003358:	f7fe fd09 	bl	8001d6e <LoRa_transmit>
    osDelay(1);
 800335c:	2001      	movs	r0, #1
 800335e:	f009 fc28 	bl	800cbb2 <osDelay>
    xSemaphoreGive(spiMutex); // ii bitince brak
 8003362:	4b0d      	ldr	r3, [pc, #52]	@ (8003398 <Transmit_veri+0x1bc>)
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	2300      	movs	r3, #0
 8003368:	2200      	movs	r2, #0
 800336a:	2100      	movs	r1, #0
 800336c:	f00a f804 	bl	800d378 <xQueueGenericSend>
    vTaskDelay(pdMS_TO_TICKS(200));
 8003370:	20c8      	movs	r0, #200	@ 0xc8
 8003372:	f00a ffcb 	bl	800e30c <vTaskDelay>
	  snprintf(logBuf,sizeof(logBuf), "ivme_x: %.3f,\nivme_y: %.3f,\nivme_z: %.3f,\nroll: %.3f,\npitch: %.3f,\nyaw: %.3f\n\r", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
 8003376:	e79d      	b.n	80032b4 <Transmit_veri+0xd8>
 8003378:	2000024c 	.word	0x2000024c
 800337c:	20000278 	.word	0x20000278
 8003380:	20000208 	.word	0x20000208
 8003384:	2000027c 	.word	0x2000027c
 8003388:	20000280 	.word	0x20000280
 800338c:	20000284 	.word	0x20000284
 8003390:	08013584 	.word	0x08013584
 8003394:	20000288 	.word	0x20000288
 8003398:	20000200 	.word	0x20000200

0800339c <SDfonk>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SDfonk */
void SDfonk(void const * argument)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
//	  	            	 f_close(&file);
//	  	  	           xSemaphoreGive(sdMutex);
//
//	  	             }
//	  	         }
    osDelay(1);
 80033a4:	2001      	movs	r0, #1
 80033a6:	f009 fc04 	bl	800cbb2 <osDelay>
 80033aa:	e7fb      	b.n	80033a4 <SDfonk+0x8>

080033ac <servo_fonk>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servo_fonk */
void servo_fonk(void const * argument)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servo_fonk */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80033b4:	2100      	movs	r1, #0
 80033b6:	4815      	ldr	r0, [pc, #84]	@ (800340c <servo_fonk+0x60>)
 80033b8:	f006 fcf4 	bl	8009da4 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
	  for(uint8_t angle=0;angle<=180;angle+=10){
 80033bc:	2300      	movs	r3, #0
 80033be:	73fb      	strb	r3, [r7, #15]
 80033c0:	e00b      	b.n	80033da <servo_fonk+0x2e>
	  Set_Servo_Angle(&htim2, TIM_CHANNEL_1, angle);
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	461a      	mov	r2, r3
 80033c6:	2100      	movs	r1, #0
 80033c8:	4810      	ldr	r0, [pc, #64]	@ (800340c <servo_fonk+0x60>)
 80033ca:	f000 fa01 	bl	80037d0 <Set_Servo_Angle>
	  HAL_Delay(10);
 80033ce:	200a      	movs	r0, #10
 80033d0:	f001 f8de 	bl	8004590 <HAL_Delay>
	  for(uint8_t angle=0;angle<=180;angle+=10){
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	330a      	adds	r3, #10
 80033d8:	73fb      	strb	r3, [r7, #15]
 80033da:	7bfb      	ldrb	r3, [r7, #15]
 80033dc:	2bb4      	cmp	r3, #180	@ 0xb4
 80033de:	d9f0      	bls.n	80033c2 <servo_fonk+0x16>
	  }
	  for(uint8_t angle=180;angle>0;angle-=10){
 80033e0:	23b4      	movs	r3, #180	@ 0xb4
 80033e2:	73bb      	strb	r3, [r7, #14]
 80033e4:	e00b      	b.n	80033fe <servo_fonk+0x52>
	  	  Set_Servo_Angle(&htim2, TIM_CHANNEL_1, angle);
 80033e6:	7bbb      	ldrb	r3, [r7, #14]
 80033e8:	461a      	mov	r2, r3
 80033ea:	2100      	movs	r1, #0
 80033ec:	4807      	ldr	r0, [pc, #28]	@ (800340c <servo_fonk+0x60>)
 80033ee:	f000 f9ef 	bl	80037d0 <Set_Servo_Angle>
	  	  HAL_Delay(10);
 80033f2:	200a      	movs	r0, #10
 80033f4:	f001 f8cc 	bl	8004590 <HAL_Delay>
	  for(uint8_t angle=180;angle>0;angle-=10){
 80033f8:	7bbb      	ldrb	r3, [r7, #14]
 80033fa:	3b0a      	subs	r3, #10
 80033fc:	73bb      	strb	r3, [r7, #14]
 80033fe:	7bbb      	ldrb	r3, [r7, #14]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1f0      	bne.n	80033e6 <servo_fonk+0x3a>
	  	  }

    osDelay(1);
 8003404:	2001      	movs	r0, #1
 8003406:	f009 fbd4 	bl	800cbb2 <osDelay>
	  for(uint8_t angle=0;angle<=180;angle+=10){
 800340a:	e7d7      	b.n	80033bc <servo_fonk+0x10>
 800340c:	20000ed8 	.word	0x20000ed8

08003410 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b08a      	sub	sp, #40	@ 0x28
 8003414:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003416:	f107 0314 	add.w	r3, r7, #20
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	60da      	str	r2, [r3, #12]
 8003424:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	613b      	str	r3, [r7, #16]
 800342a:	4b48      	ldr	r3, [pc, #288]	@ (800354c <MX_GPIO_Init+0x13c>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	4a47      	ldr	r2, [pc, #284]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003430:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003434:	6313      	str	r3, [r2, #48]	@ 0x30
 8003436:	4b45      	ldr	r3, [pc, #276]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800343e:	613b      	str	r3, [r7, #16]
 8003440:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
 8003446:	4b41      	ldr	r3, [pc, #260]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344a:	4a40      	ldr	r2, [pc, #256]	@ (800354c <MX_GPIO_Init+0x13c>)
 800344c:	f043 0301 	orr.w	r3, r3, #1
 8003450:	6313      	str	r3, [r2, #48]	@ 0x30
 8003452:	4b3e      	ldr	r3, [pc, #248]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	60fb      	str	r3, [r7, #12]
 800345c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800345e:	2300      	movs	r3, #0
 8003460:	60bb      	str	r3, [r7, #8]
 8003462:	4b3a      	ldr	r3, [pc, #232]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003466:	4a39      	ldr	r2, [pc, #228]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003468:	f043 0304 	orr.w	r3, r3, #4
 800346c:	6313      	str	r3, [r2, #48]	@ 0x30
 800346e:	4b37      	ldr	r3, [pc, #220]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800347a:	2300      	movs	r3, #0
 800347c:	607b      	str	r3, [r7, #4]
 800347e:	4b33      	ldr	r3, [pc, #204]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003482:	4a32      	ldr	r2, [pc, #200]	@ (800354c <MX_GPIO_Init+0x13c>)
 8003484:	f043 0302 	orr.w	r3, r3, #2
 8003488:	6313      	str	r3, [r2, #48]	@ 0x30
 800348a:	4b30      	ldr	r3, [pc, #192]	@ (800354c <MX_GPIO_Init+0x13c>)
 800348c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	607b      	str	r3, [r7, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003496:	2300      	movs	r3, #0
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	4b2c      	ldr	r3, [pc, #176]	@ (800354c <MX_GPIO_Init+0x13c>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349e:	4a2b      	ldr	r2, [pc, #172]	@ (800354c <MX_GPIO_Init+0x13c>)
 80034a0:	f043 0308 	orr.w	r3, r3, #8
 80034a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034a6:	4b29      	ldr	r3, [pc, #164]	@ (800354c <MX_GPIO_Init+0x13c>)
 80034a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	603b      	str	r3, [r7, #0]
 80034b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|NSS_Pin, GPIO_PIN_SET);
 80034b2:	2201      	movs	r2, #1
 80034b4:	2118      	movs	r1, #24
 80034b6:	4826      	ldr	r0, [pc, #152]	@ (8003550 <MX_GPIO_Init+0x140>)
 80034b8:	f002 f83e 	bl	8005538 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RST_Pin NSS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|NSS_Pin;
 80034bc:	2318      	movs	r3, #24
 80034be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034c0:	2301      	movs	r3, #1
 80034c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c8:	2300      	movs	r3, #0
 80034ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034cc:	f107 0314 	add.w	r3, r7, #20
 80034d0:	4619      	mov	r1, r3
 80034d2:	481f      	ldr	r0, [pc, #124]	@ (8003550 <MX_GPIO_Init+0x140>)
 80034d4:	f001 fd90 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80034d8:	2310      	movs	r3, #16
 80034da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80034dc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80034e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80034e6:	f107 0314 	add.w	r3, r7, #20
 80034ea:	4619      	mov	r1, r3
 80034ec:	4819      	ldr	r0, [pc, #100]	@ (8003554 <MX_GPIO_Init+0x144>)
 80034ee:	f001 fd83 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80034f2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80034f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80034fc:	2302      	movs	r3, #2
 80034fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003500:	f107 0314 	add.w	r3, r7, #20
 8003504:	4619      	mov	r1, r3
 8003506:	4814      	ldr	r0, [pc, #80]	@ (8003558 <MX_GPIO_Init+0x148>)
 8003508:	f001 fd76 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_ACC_Pin INT_GYR_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|INT_GYR_Pin;
 800350c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003510:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003512:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003516:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003518:	2300      	movs	r3, #0
 800351a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800351c:	f107 0314 	add.w	r3, r7, #20
 8003520:	4619      	mov	r1, r3
 8003522:	480b      	ldr	r0, [pc, #44]	@ (8003550 <MX_GPIO_Init+0x140>)
 8003524:	f001 fd68 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP_INT_Pin */
  GPIO_InitStruct.Pin = BMP_INT_Pin;
 8003528:	2320      	movs	r3, #32
 800352a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800352c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003530:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003532:	2300      	movs	r3, #0
 8003534:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 8003536:	f107 0314 	add.w	r3, r7, #20
 800353a:	4619      	mov	r1, r3
 800353c:	4806      	ldr	r0, [pc, #24]	@ (8003558 <MX_GPIO_Init+0x148>)
 800353e:	f001 fd5b 	bl	8004ff8 <HAL_GPIO_Init>

}
 8003542:	bf00      	nop
 8003544:	3728      	adds	r7, #40	@ 0x28
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	40023800 	.word	0x40023800
 8003550:	40020000 	.word	0x40020000
 8003554:	40020800 	.word	0x40020800
 8003558:	40020400 	.word	0x40020400

0800355c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003560:	4b12      	ldr	r3, [pc, #72]	@ (80035ac <MX_I2C1_Init+0x50>)
 8003562:	4a13      	ldr	r2, [pc, #76]	@ (80035b0 <MX_I2C1_Init+0x54>)
 8003564:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003566:	4b11      	ldr	r3, [pc, #68]	@ (80035ac <MX_I2C1_Init+0x50>)
 8003568:	4a12      	ldr	r2, [pc, #72]	@ (80035b4 <MX_I2C1_Init+0x58>)
 800356a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800356c:	4b0f      	ldr	r3, [pc, #60]	@ (80035ac <MX_I2C1_Init+0x50>)
 800356e:	2200      	movs	r2, #0
 8003570:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003572:	4b0e      	ldr	r3, [pc, #56]	@ (80035ac <MX_I2C1_Init+0x50>)
 8003574:	2200      	movs	r2, #0
 8003576:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003578:	4b0c      	ldr	r3, [pc, #48]	@ (80035ac <MX_I2C1_Init+0x50>)
 800357a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800357e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003580:	4b0a      	ldr	r3, [pc, #40]	@ (80035ac <MX_I2C1_Init+0x50>)
 8003582:	2200      	movs	r2, #0
 8003584:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003586:	4b09      	ldr	r3, [pc, #36]	@ (80035ac <MX_I2C1_Init+0x50>)
 8003588:	2200      	movs	r2, #0
 800358a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800358c:	4b07      	ldr	r3, [pc, #28]	@ (80035ac <MX_I2C1_Init+0x50>)
 800358e:	2200      	movs	r2, #0
 8003590:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003592:	4b06      	ldr	r3, [pc, #24]	@ (80035ac <MX_I2C1_Init+0x50>)
 8003594:	2200      	movs	r2, #0
 8003596:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003598:	4804      	ldr	r0, [pc, #16]	@ (80035ac <MX_I2C1_Init+0x50>)
 800359a:	f001 ffe7 	bl	800556c <HAL_I2C_Init>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80035a4:	f000 fa06 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80035a8:	bf00      	nop
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	20000c48 	.word	0x20000c48
 80035b0:	40005400 	.word	0x40005400
 80035b4:	000186a0 	.word	0x000186a0

080035b8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80035bc:	4b12      	ldr	r3, [pc, #72]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035be:	4a13      	ldr	r2, [pc, #76]	@ (800360c <MX_I2C3_Init+0x54>)
 80035c0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80035c2:	4b11      	ldr	r3, [pc, #68]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035c4:	4a12      	ldr	r2, [pc, #72]	@ (8003610 <MX_I2C3_Init+0x58>)
 80035c6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80035c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80035ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035da:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035de:	2200      	movs	r2, #0
 80035e0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80035e2:	4b09      	ldr	r3, [pc, #36]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035e8:	4b07      	ldr	r3, [pc, #28]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035ee:	4b06      	ldr	r3, [pc, #24]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80035f4:	4804      	ldr	r0, [pc, #16]	@ (8003608 <MX_I2C3_Init+0x50>)
 80035f6:	f001 ffb9 	bl	800556c <HAL_I2C_Init>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003600:	f000 f9d8 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003604:	bf00      	nop
 8003606:	bd80      	pop	{r7, pc}
 8003608:	20000c9c 	.word	0x20000c9c
 800360c:	40005c00 	.word	0x40005c00
 8003610:	000186a0 	.word	0x000186a0

08003614 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b08c      	sub	sp, #48	@ 0x30
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361c:	f107 031c 	add.w	r3, r7, #28
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	605a      	str	r2, [r3, #4]
 8003626:	609a      	str	r2, [r3, #8]
 8003628:	60da      	str	r2, [r3, #12]
 800362a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a42      	ldr	r2, [pc, #264]	@ (800373c <HAL_I2C_MspInit+0x128>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d12c      	bne.n	8003690 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	61bb      	str	r3, [r7, #24]
 800363a:	4b41      	ldr	r3, [pc, #260]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363e:	4a40      	ldr	r2, [pc, #256]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 8003640:	f043 0302 	orr.w	r3, r3, #2
 8003644:	6313      	str	r3, [r2, #48]	@ 0x30
 8003646:	4b3e      	ldr	r3, [pc, #248]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	61bb      	str	r3, [r7, #24]
 8003650:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003652:	23c0      	movs	r3, #192	@ 0xc0
 8003654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003656:	2312      	movs	r3, #18
 8003658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800365a:	2301      	movs	r3, #1
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800365e:	2303      	movs	r3, #3
 8003660:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003662:	2304      	movs	r3, #4
 8003664:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003666:	f107 031c 	add.w	r3, r7, #28
 800366a:	4619      	mov	r1, r3
 800366c:	4835      	ldr	r0, [pc, #212]	@ (8003744 <HAL_I2C_MspInit+0x130>)
 800366e:	f001 fcc3 	bl	8004ff8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	617b      	str	r3, [r7, #20]
 8003676:	4b32      	ldr	r3, [pc, #200]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367a:	4a31      	ldr	r2, [pc, #196]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 800367c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003680:	6413      	str	r3, [r2, #64]	@ 0x40
 8003682:	4b2f      	ldr	r3, [pc, #188]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003686:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800368a:	617b      	str	r3, [r7, #20]
 800368c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800368e:	e050      	b.n	8003732 <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a2c      	ldr	r2, [pc, #176]	@ (8003748 <HAL_I2C_MspInit+0x134>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d14b      	bne.n	8003732 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800369a:	2300      	movs	r3, #0
 800369c:	613b      	str	r3, [r7, #16]
 800369e:	4b28      	ldr	r3, [pc, #160]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a2:	4a27      	ldr	r2, [pc, #156]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 80036a4:	f043 0304 	orr.w	r3, r3, #4
 80036a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036aa:	4b25      	ldr	r3, [pc, #148]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 80036ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ae:	f003 0304 	and.w	r3, r3, #4
 80036b2:	613b      	str	r3, [r7, #16]
 80036b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]
 80036ba:	4b21      	ldr	r3, [pc, #132]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 80036bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036be:	4a20      	ldr	r2, [pc, #128]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80036c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 80036c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80036d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036d8:	2312      	movs	r3, #18
 80036da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036dc:	2301      	movs	r3, #1
 80036de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036e0:	2303      	movs	r3, #3
 80036e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80036e4:	2304      	movs	r3, #4
 80036e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036e8:	f107 031c 	add.w	r3, r7, #28
 80036ec:	4619      	mov	r1, r3
 80036ee:	4817      	ldr	r0, [pc, #92]	@ (800374c <HAL_I2C_MspInit+0x138>)
 80036f0:	f001 fc82 	bl	8004ff8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80036f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036fa:	2312      	movs	r3, #18
 80036fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036fe:	2301      	movs	r3, #1
 8003700:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003702:	2303      	movs	r3, #3
 8003704:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003706:	2304      	movs	r3, #4
 8003708:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800370a:	f107 031c 	add.w	r3, r7, #28
 800370e:	4619      	mov	r1, r3
 8003710:	480f      	ldr	r0, [pc, #60]	@ (8003750 <HAL_I2C_MspInit+0x13c>)
 8003712:	f001 fc71 	bl	8004ff8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003716:	2300      	movs	r3, #0
 8003718:	60bb      	str	r3, [r7, #8]
 800371a:	4b09      	ldr	r3, [pc, #36]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 800371c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371e:	4a08      	ldr	r2, [pc, #32]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 8003720:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003724:	6413      	str	r3, [r2, #64]	@ 0x40
 8003726:	4b06      	ldr	r3, [pc, #24]	@ (8003740 <HAL_I2C_MspInit+0x12c>)
 8003728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800372e:	60bb      	str	r3, [r7, #8]
 8003730:	68bb      	ldr	r3, [r7, #8]
}
 8003732:	bf00      	nop
 8003734:	3730      	adds	r7, #48	@ 0x30
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40005400 	.word	0x40005400
 8003740:	40023800 	.word	0x40023800
 8003744:	40020400 	.word	0x40020400
 8003748:	40005c00 	.word	0x40005c00
 800374c:	40020800 	.word	0x40020800
 8003750:	40020000 	.word	0x40020000

08003754 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a15      	ldr	r2, [pc, #84]	@ (80037b8 <HAL_I2C_MspDeInit+0x64>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d10e      	bne.n	8003784 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003766:	4b15      	ldr	r3, [pc, #84]	@ (80037bc <HAL_I2C_MspDeInit+0x68>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376a:	4a14      	ldr	r2, [pc, #80]	@ (80037bc <HAL_I2C_MspDeInit+0x68>)
 800376c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003770:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8003772:	2140      	movs	r1, #64	@ 0x40
 8003774:	4812      	ldr	r0, [pc, #72]	@ (80037c0 <HAL_I2C_MspDeInit+0x6c>)
 8003776:	f001 fdd3 	bl	8005320 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800377a:	2180      	movs	r1, #128	@ 0x80
 800377c:	4810      	ldr	r0, [pc, #64]	@ (80037c0 <HAL_I2C_MspDeInit+0x6c>)
 800377e:	f001 fdcf 	bl	8005320 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8003782:	e014      	b.n	80037ae <HAL_I2C_MspDeInit+0x5a>
  else if(i2cHandle->Instance==I2C3)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a0e      	ldr	r2, [pc, #56]	@ (80037c4 <HAL_I2C_MspDeInit+0x70>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d10f      	bne.n	80037ae <HAL_I2C_MspDeInit+0x5a>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800378e:	4b0b      	ldr	r3, [pc, #44]	@ (80037bc <HAL_I2C_MspDeInit+0x68>)
 8003790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003792:	4a0a      	ldr	r2, [pc, #40]	@ (80037bc <HAL_I2C_MspDeInit+0x68>)
 8003794:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003798:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800379a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800379e:	480a      	ldr	r0, [pc, #40]	@ (80037c8 <HAL_I2C_MspDeInit+0x74>)
 80037a0:	f001 fdbe 	bl	8005320 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 80037a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037a8:	4808      	ldr	r0, [pc, #32]	@ (80037cc <HAL_I2C_MspDeInit+0x78>)
 80037aa:	f001 fdb9 	bl	8005320 <HAL_GPIO_DeInit>
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40005400 	.word	0x40005400
 80037bc:	40023800 	.word	0x40023800
 80037c0:	40020400 	.word	0x40020400
 80037c4:	40005c00 	.word	0x40005c00
 80037c8:	40020800 	.word	0x40020800
 80037cc:	40020000 	.word	0x40020000

080037d0 <Set_Servo_Angle>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Set_Servo_Angle (TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle){
 80037d0:	b480      	push	{r7}
 80037d2:	b087      	sub	sp, #28
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	4613      	mov	r3, r2
 80037dc:	71fb      	strb	r3, [r7, #7]
	uint32_t pulse_lenght = 210 + (angle*(1050-210)/180);
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	f44f 7252 	mov.w	r2, #840	@ 0x348
 80037e4:	fb02 f303 	mul.w	r3, r2, r3
 80037e8:	4a15      	ldr	r2, [pc, #84]	@ (8003840 <Set_Servo_Angle+0x70>)
 80037ea:	fb82 1203 	smull	r1, r2, r2, r3
 80037ee:	441a      	add	r2, r3
 80037f0:	11d2      	asrs	r2, r2, #7
 80037f2:	17db      	asrs	r3, r3, #31
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	33d2      	adds	r3, #210	@ 0xd2
 80037f8:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SET_COMPARE(htim,channel,pulse_lenght);
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d104      	bne.n	800380a <Set_Servo_Angle+0x3a>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003808:	e013      	b.n	8003832 <Set_Servo_Angle+0x62>
	__HAL_TIM_SET_COMPARE(htim,channel,pulse_lenght);
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	2b04      	cmp	r3, #4
 800380e:	d104      	bne.n	800381a <Set_Servo_Angle+0x4a>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003818:	e00b      	b.n	8003832 <Set_Servo_Angle+0x62>
	__HAL_TIM_SET_COMPARE(htim,channel,pulse_lenght);
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2b08      	cmp	r3, #8
 800381e:	d104      	bne.n	800382a <Set_Servo_Angle+0x5a>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003828:	e003      	b.n	8003832 <Set_Servo_Angle+0x62>
	__HAL_TIM_SET_COMPARE(htim,channel,pulse_lenght);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003832:	bf00      	nop
 8003834:	371c      	adds	r7, #28
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	b60b60b7 	.word	0xb60b60b7

08003844 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003848:	f000 fe60 	bl	800450c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800384c:	f000 f834 	bl	80038b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003850:	f7ff fdde 	bl	8003410 <MX_GPIO_Init>
  MX_DMA_Init();
 8003854:	f7ff fb9a 	bl	8002f8c <MX_DMA_Init>
  MX_I2C1_Init();
 8003858:	f7ff fe80 	bl	800355c <MX_I2C1_Init>
  MX_I2C3_Init();
 800385c:	f7ff feac 	bl	80035b8 <MX_I2C3_Init>
  MX_SPI1_Init();
 8003860:	f000 fb10 	bl	8003e84 <MX_SPI1_Init>
  MX_SDIO_SD_Init();
 8003864:	f000 f986 	bl	8003b74 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8003868:	f007 feec 	bl	800b644 <MX_FATFS_Init>
  MX_TIM2_Init();
 800386c:	f000 fd56 	bl	800431c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_SD_DeInit(&hsd);
 8003870:	480e      	ldr	r0, [pc, #56]	@ (80038ac <main+0x68>)
 8003872:	f004 f9e9 	bl	8007c48 <HAL_SD_DeInit>
  HAL_Delay(10);
 8003876:	200a      	movs	r0, #10
 8003878:	f000 fe8a 	bl	8004590 <HAL_Delay>
  if (HAL_SD_Init(&hsd) == HAL_OK) {
 800387c:	480b      	ldr	r0, [pc, #44]	@ (80038ac <main+0x68>)
 800387e:	f004 f93b 	bl	8007af8 <HAL_SD_Init>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10a      	bne.n	800389e <main+0x5a>
      if (HAL_SD_InitCard(&hsd) == HAL_OK) {
 8003888:	4808      	ldr	r0, [pc, #32]	@ (80038ac <main+0x68>)
 800388a:	f004 f965 	bl	8007b58 <HAL_SD_InitCard>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d104      	bne.n	800389e <main+0x5a>
          f_mount(&SDFatFS, SDPath, 1);
 8003894:	2201      	movs	r2, #1
 8003896:	4906      	ldr	r1, [pc, #24]	@ (80038b0 <main+0x6c>)
 8003898:	4806      	ldr	r0, [pc, #24]	@ (80038b4 <main+0x70>)
 800389a:	f008 ffe7 	bl	800c86c <f_mount>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800389e:	f7ff fbcd 	bl	800303c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80038a2:	f009 f917 	bl	800cad4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80038a6:	bf00      	nop
 80038a8:	e7fd      	b.n	80038a6 <main+0x62>
 80038aa:	bf00      	nop
 80038ac:	20000cf0 	.word	0x20000cf0
 80038b0:	20000f28 	.word	0x20000f28
 80038b4:	20000f2c 	.word	0x20000f2c

080038b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b094      	sub	sp, #80	@ 0x50
 80038bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038be:	f107 031c 	add.w	r3, r7, #28
 80038c2:	2234      	movs	r2, #52	@ 0x34
 80038c4:	2100      	movs	r1, #0
 80038c6:	4618      	mov	r0, r3
 80038c8:	f00c fea2 	bl	8010610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038cc:	f107 0308 	add.w	r3, r7, #8
 80038d0:	2200      	movs	r2, #0
 80038d2:	601a      	str	r2, [r3, #0]
 80038d4:	605a      	str	r2, [r3, #4]
 80038d6:	609a      	str	r2, [r3, #8]
 80038d8:	60da      	str	r2, [r3, #12]
 80038da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80038dc:	2300      	movs	r3, #0
 80038de:	607b      	str	r3, [r7, #4]
 80038e0:	4b29      	ldr	r3, [pc, #164]	@ (8003988 <SystemClock_Config+0xd0>)
 80038e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e4:	4a28      	ldr	r2, [pc, #160]	@ (8003988 <SystemClock_Config+0xd0>)
 80038e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ec:	4b26      	ldr	r3, [pc, #152]	@ (8003988 <SystemClock_Config+0xd0>)
 80038ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f4:	607b      	str	r3, [r7, #4]
 80038f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80038f8:	2300      	movs	r3, #0
 80038fa:	603b      	str	r3, [r7, #0]
 80038fc:	4b23      	ldr	r3, [pc, #140]	@ (800398c <SystemClock_Config+0xd4>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a22      	ldr	r2, [pc, #136]	@ (800398c <SystemClock_Config+0xd4>)
 8003902:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003906:	6013      	str	r3, [r2, #0]
 8003908:	4b20      	ldr	r3, [pc, #128]	@ (800398c <SystemClock_Config+0xd4>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003910:	603b      	str	r3, [r7, #0]
 8003912:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003914:	2301      	movs	r3, #1
 8003916:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003918:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800391c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800391e:	2302      	movs	r3, #2
 8003920:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003922:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003926:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003928:	2308      	movs	r3, #8
 800392a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800392c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8003930:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003932:	2302      	movs	r3, #2
 8003934:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003936:	2307      	movs	r3, #7
 8003938:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800393a:	2302      	movs	r3, #2
 800393c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800393e:	f107 031c 	add.w	r3, r7, #28
 8003942:	4618      	mov	r0, r3
 8003944:	f003 fe3a 	bl	80075bc <HAL_RCC_OscConfig>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800394e:	f000 f831 	bl	80039b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003952:	230f      	movs	r3, #15
 8003954:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003956:	2302      	movs	r3, #2
 8003958:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800395a:	2300      	movs	r3, #0
 800395c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800395e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003962:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003964:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003968:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800396a:	f107 0308 	add.w	r3, r7, #8
 800396e:	2105      	movs	r1, #5
 8003970:	4618      	mov	r0, r3
 8003972:	f002 ff7d 	bl	8006870 <HAL_RCC_ClockConfig>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800397c:	f000 f81a 	bl	80039b4 <Error_Handler>
  }
}
 8003980:	bf00      	nop
 8003982:	3750      	adds	r7, #80	@ 0x50
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	40023800 	.word	0x40023800
 800398c:	40007000 	.word	0x40007000

08003990 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a04      	ldr	r2, [pc, #16]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d101      	bne.n	80039a6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80039a2:	f000 fdd5 	bl	8004550 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80039a6:	bf00      	nop
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40010000 	.word	0x40010000

080039b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039b8:	b672      	cpsid	i
}
 80039ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039bc:	bf00      	nop
 80039be:	e7fd      	b.n	80039bc <Error_Handler+0x8>

080039c0 <set_config>:

/******************************************************************************/
/*!            Functions                                        */

static int8_t set_config(struct bmp5_osr_odr_press_config *osr_odr_press_cfg, struct bmp5_dev *dev)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b088      	sub	sp, #32
 80039c4:	af02      	add	r7, sp, #8
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
    //BMP5 sensrn lm yapmaya hazr hale getirecek ekilde konfigre etmek
    int8_t rslt;
    struct bmp5_iir_config set_iir_cfg;
    struct bmp5_int_source_select int_source_select;

    rslt = bmp5_set_power_mode(BMP5_POWERMODE_STANDBY, dev);
 80039ca:	6839      	ldr	r1, [r7, #0]
 80039cc:	2000      	movs	r0, #0
 80039ce:	f7fe fc69 	bl	80022a4 <bmp5_set_power_mode>
 80039d2:	4603      	mov	r3, r0
 80039d4:	75fb      	strb	r3, [r7, #23]
    //bmp5_error_codes_print_result("bmp5_set_power_mode1", rslt);

    if (rslt == BMP5_OK)
 80039d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d148      	bne.n	8003a70 <set_config+0xb0>
    {
        /* Get default odr */
        rslt = bmp5_get_osr_odr_press_config(osr_odr_press_cfg, dev);
 80039de:	6839      	ldr	r1, [r7, #0]
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7fe fdff 	bl	80025e4 <bmp5_get_osr_odr_press_config>
 80039e6:	4603      	mov	r3, r0
 80039e8:	75fb      	strb	r3, [r7, #23]
        //u anki scaklk/basn oversampling ve data rate bilgileri okunur.
        //bmp5_error_codes_print_result("bmp5_get_osr_odr_press_config", rslt);

        if (rslt == BMP5_OK)
 80039ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d108      	bne.n	8003a04 <set_config+0x44>
        {
            /* Enable pressure */
            osr_odr_press_cfg->press_en = BMP5_ENABLE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	709a      	strb	r2, [r3, #2]
            rslt = bmp5_set_osr_odr_press_config(osr_odr_press_cfg, dev);
 80039f8:	6839      	ldr	r1, [r7, #0]
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7fe fe2e 	bl	800265c <bmp5_set_osr_odr_press_config>
 8003a00:	4603      	mov	r3, r0
 8003a02:	75fb      	strb	r3, [r7, #23]
            //Basn lmn etkinletir ve yeni ayar yaz
            //bmp5_error_codes_print_result("bmp5_set_osr_odr_press_config", rslt);
        }

        if (rslt == BMP5_OK)
 8003a04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d10f      	bne.n	8003a2c <set_config+0x6c>
        {
            //IIR (Filtre) ayarlarn yap:
            set_iir_cfg.set_iir_t = BMP5_IIR_FILTER_COEFF_1;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	743b      	strb	r3, [r7, #16]
            set_iir_cfg.set_iir_p = BMP5_IIR_FILTER_COEFF_1; //COEFF_1 = en hafif filtreleme (hzl tepki, daha az yumuatma).
 8003a10:	2301      	movs	r3, #1
 8003a12:	747b      	strb	r3, [r7, #17]
            set_iir_cfg.shdw_set_iir_t = BMP5_ENABLE;
 8003a14:	2301      	movs	r3, #1
 8003a16:	74bb      	strb	r3, [r7, #18]
            set_iir_cfg.shdw_set_iir_p = BMP5_ENABLE;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	74fb      	strb	r3, [r7, #19]

            rslt = bmp5_set_iir_config(&set_iir_cfg, dev);
 8003a1c:	f107 0310 	add.w	r3, r7, #16
 8003a20:	6839      	ldr	r1, [r7, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fe fed4 	bl	80027d0 <bmp5_set_iir_config>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	75fb      	strb	r3, [r7, #23]
            //bmp5_error_codes_print_result("bmp5_set_iir_config", rslt);
        }

        if (rslt == BMP5_OK)
 8003a2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d117      	bne.n	8003a64 <set_config+0xa4>
        {
            rslt = bmp5_configure_interrupt(BMP5_PULSED, BMP5_ACTIVE_HIGH, BMP5_INTR_PUSH_PULL, BMP5_INTR_ENABLE, dev);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	2301      	movs	r3, #1
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	2000      	movs	r0, #0
 8003a40:	f7fe fd47 	bl	80024d2 <bmp5_configure_interrupt>
 8003a44:	4603      	mov	r3, r0
 8003a46:	75fb      	strb	r3, [r7, #23]
            //bmp5_error_codes_print_result("bmp5_configure_interrupt", rslt);

            if (rslt == BMP5_OK)
 8003a48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d109      	bne.n	8003a64 <set_config+0xa4>
            {
                /* Note : Select INT_SOURCE after configuring interrupt */
                int_source_select.drdy_en = BMP5_ENABLE;
 8003a50:	2301      	movs	r3, #1
 8003a52:	733b      	strb	r3, [r7, #12]
                rslt = bmp5_int_source_select(&int_source_select, dev);
 8003a54:	f107 030c 	add.w	r3, r7, #12
 8003a58:	6839      	ldr	r1, [r7, #0]
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7fe fcd0 	bl	8002400 <bmp5_int_source_select>
 8003a60:	4603      	mov	r3, r0
 8003a62:	75fb      	strb	r3, [r7, #23]
            }
        }

        /* Set powermode as continous */
        //Sensr srekli lm moduna al (continuous):
        rslt = bmp5_set_power_mode(BMP5_POWERMODE_CONTINOUS, dev);
 8003a64:	6839      	ldr	r1, [r7, #0]
 8003a66:	2003      	movs	r0, #3
 8003a68:	f7fe fc1c 	bl	80022a4 <bmp5_set_power_mode>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	75fb      	strb	r3, [r7, #23]
        //bmp5_error_codes_print_result("bmp5_set_power_mode", rslt);
    }

    return rslt;
 8003a70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3718      	adds	r7, #24
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <get_sensor_data>:

static int8_t get_sensor_data(const struct bmp5_osr_odr_press_config *osr_odr_press_cfg, struct bmp5_dev *dev)
{
 8003a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a7e:	b087      	sub	sp, #28
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
	int8_t rslt = 0;
 8003a86:	2300      	movs	r3, #0
 8003a88:	73fb      	strb	r3, [r7, #15]
	    uint8_t idx = 0;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	73bb      	strb	r3, [r7, #14]
	    extern struct bmp5_sensor_data sensor_data;

	    while (idx < 3)
 8003a8e:	e02d      	b.n	8003aec <get_sensor_data+0x70>
	    {
            //BMP5 sensrnden 3 defa lm alarak scaklk ve basn verilerini okumak
	        rslt = bmp5_get_sensor_data(&sensor_data, osr_odr_press_cfg, dev);
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	481a      	ldr	r0, [pc, #104]	@ (8003b00 <get_sensor_data+0x84>)
 8003a96:	f7fe fc51 	bl	800233c <bmp5_get_sensor_data>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	73fb      	strb	r3, [r7, #15]
	        bmp5_error_codes_print_result("bmp5_get_sensor_data", rslt);
 8003a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4817      	ldr	r0, [pc, #92]	@ (8003b04 <get_sensor_data+0x88>)
 8003aa6:	f7ff f999 	bl	8002ddc <bmp5_error_codes_print_result>

	        if (rslt == BMP5_OK)
 8003aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d119      	bne.n	8003ae6 <get_sensor_data+0x6a>
	        {
	#ifdef BMP5_USE_FIXED_POINT
	            //printf("%d, %lu, %ld\n", idx, pressure, temperature);
	#else
	            printf("%d, %f, %f\n", idx, sensor_data.pressure, sensor_data.temperature);
 8003ab2:	7bbe      	ldrb	r6, [r7, #14]
 8003ab4:	4b12      	ldr	r3, [pc, #72]	@ (8003b00 <get_sensor_data+0x84>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7fc fd65 	bl	8000588 <__aeabi_f2d>
 8003abe:	4604      	mov	r4, r0
 8003ac0:	460d      	mov	r5, r1
 8003ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b00 <get_sensor_data+0x84>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fc fd5e 	bl	8000588 <__aeabi_f2d>
 8003acc:	4602      	mov	r2, r0
 8003ace:	460b      	mov	r3, r1
 8003ad0:	e9cd 2300 	strd	r2, r3, [sp]
 8003ad4:	4622      	mov	r2, r4
 8003ad6:	462b      	mov	r3, r5
 8003ad8:	4631      	mov	r1, r6
 8003ada:	480b      	ldr	r0, [pc, #44]	@ (8003b08 <get_sensor_data+0x8c>)
 8003adc:	f00c fc1a 	bl	8010314 <iprintf>
	#endif
	            idx++;
 8003ae0:	7bbb      	ldrb	r3, [r7, #14]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	73bb      	strb	r3, [r7, #14]
	        }

	        HAL_Delay(10);  // 20ms bekle, sensr ODR'sine gre ayarla
 8003ae6:	200a      	movs	r0, #10
 8003ae8:	f000 fd52 	bl	8004590 <HAL_Delay>
	    while (idx < 3)
 8003aec:	7bbb      	ldrb	r3, [r7, #14]
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d9ce      	bls.n	8003a90 <get_sensor_data+0x14>
	    }

	    return rslt;
 8003af2:	f997 300f 	ldrsb.w	r3, [r7, #15]
	}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3714      	adds	r7, #20
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003afe:	bf00      	nop
 8003b00:	20000388 	.word	0x20000388
 8003b04:	080135d4 	.word	0x080135d4
 8003b08:	080135ec 	.word	0x080135ec

08003b0c <BMP581>:

void BMP581(void){
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b088      	sub	sp, #32
 8003b10:	af00      	add	r7, sp, #0
int8_t rslt;
	      struct bmp5_dev dev;
	      struct bmp5_osr_odr_press_config osr_odr_press_cfg = { 0 };
 8003b12:	2300      	movs	r3, #0
 8003b14:	603b      	str	r3, [r7, #0]

	      /* Interface reference is given as a parameter
	       * For I2C : BMP5_I2C_INTF
	       * For SPI : BMP5_SPI_INTF
	       */
	      rslt = init_bmp5_interface(&dev, BMP5_I2C_INTF);
 8003b16:	1d3b      	adds	r3, r7, #4
 8003b18:	2101      	movs	r1, #1
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff f9dc 	bl	8002ed8 <init_bmp5_interface>
 8003b20:	4603      	mov	r3, r0
 8003b22:	77fb      	strb	r3, [r7, #31]
	      bmp5_error_codes_print_result("bmp5_interface_init", rslt);
 8003b24:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4811      	ldr	r0, [pc, #68]	@ (8003b70 <BMP581+0x64>)
 8003b2c:	f7ff f956 	bl	8002ddc <bmp5_error_codes_print_result>

	      if (rslt == BMP5_OK)
 8003b30:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d116      	bne.n	8003b66 <BMP581+0x5a>
	      {
	          rslt = bmp5_init(&dev);
 8003b38:	1d3b      	adds	r3, r7, #4
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe fa24 	bl	8001f88 <bmp5_init>
 8003b40:	4603      	mov	r3, r0
 8003b42:	77fb      	strb	r3, [r7, #31]
	          //bmp5_error_codes_print_result("bmp5_init", rslt);
	          rslt = set_config(&osr_odr_press_cfg, &dev);
 8003b44:	1d3a      	adds	r2, r7, #4
 8003b46:	463b      	mov	r3, r7
 8003b48:	4611      	mov	r1, r2
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7ff ff38 	bl	80039c0 <set_config>
 8003b50:	4603      	mov	r3, r0
 8003b52:	77fb      	strb	r3, [r7, #31]
	          //bmp5_error_codes_print_result("set_config", rslt);
	          rslt = get_sensor_data(&osr_odr_press_cfg, &dev);
 8003b54:	1d3a      	adds	r2, r7, #4
 8003b56:	463b      	mov	r3, r7
 8003b58:	4611      	mov	r1, r2
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff ff8e 	bl	8003a7c <get_sensor_data>
 8003b60:	4603      	mov	r3, r0
 8003b62:	77fb      	strb	r3, [r7, #31]
	          //bmp5_error_codes_print_result("get_sensor_data", rslt);
	          
	      }
	      return rslt;
 8003b64:	bf00      	nop
 8003b66:	bf00      	nop
        }
 8003b68:	3720      	adds	r7, #32
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	080135f8 	.word	0x080135f8

08003b74 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8003b78:	4b0c      	ldr	r3, [pc, #48]	@ (8003bac <MX_SDIO_SD_Init+0x38>)
 8003b7a:	4a0d      	ldr	r2, [pc, #52]	@ (8003bb0 <MX_SDIO_SD_Init+0x3c>)
 8003b7c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8003b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003bac <MX_SDIO_SD_Init+0x38>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8003b84:	4b09      	ldr	r3, [pc, #36]	@ (8003bac <MX_SDIO_SD_Init+0x38>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003b8a:	4b08      	ldr	r3, [pc, #32]	@ (8003bac <MX_SDIO_SD_Init+0x38>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8003b90:	4b06      	ldr	r3, [pc, #24]	@ (8003bac <MX_SDIO_SD_Init+0x38>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003b96:	4b05      	ldr	r3, [pc, #20]	@ (8003bac <MX_SDIO_SD_Init+0x38>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8003b9c:	4b03      	ldr	r3, [pc, #12]	@ (8003bac <MX_SDIO_SD_Init+0x38>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8003ba2:	bf00      	nop
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	20000cf0 	.word	0x20000cf0
 8003bb0:	40012c00 	.word	0x40012c00

08003bb4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b0a2      	sub	sp, #136	@ 0x88
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bbc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	605a      	str	r2, [r3, #4]
 8003bc6:	609a      	str	r2, [r3, #8]
 8003bc8:	60da      	str	r2, [r3, #12]
 8003bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003bcc:	f107 0318 	add.w	r3, r7, #24
 8003bd0:	225c      	movs	r2, #92	@ 0x5c
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f00c fd1b 	bl	8010610 <memset>
  if(sdHandle->Instance==SDIO)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a84      	ldr	r2, [pc, #528]	@ (8003df0 <HAL_SD_MspInit+0x23c>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	f040 8100 	bne.w	8003de6 <HAL_SD_MspInit+0x232>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8003be6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003bea:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8003bec:	2300      	movs	r3, #0
 8003bee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003bf4:	f107 0318 	add.w	r3, r7, #24
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f002 ff85 	bl	8006b08 <HAL_RCCEx_PeriphCLKConfig>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d001      	beq.n	8003c08 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8003c04:	f7ff fed6 	bl	80039b4 <Error_Handler>
    }

    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]
 8003c0c:	4b79      	ldr	r3, [pc, #484]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c10:	4a78      	ldr	r2, [pc, #480]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c12:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c16:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c18:	4b76      	ldr	r3, [pc, #472]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c24:	2300      	movs	r3, #0
 8003c26:	613b      	str	r3, [r7, #16]
 8003c28:	4b72      	ldr	r3, [pc, #456]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2c:	4a71      	ldr	r2, [pc, #452]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c2e:	f043 0302 	orr.w	r3, r3, #2
 8003c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c34:	4b6f      	ldr	r3, [pc, #444]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	613b      	str	r3, [r7, #16]
 8003c3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c40:	2300      	movs	r3, #0
 8003c42:	60fb      	str	r3, [r7, #12]
 8003c44:	4b6b      	ldr	r3, [pc, #428]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c48:	4a6a      	ldr	r2, [pc, #424]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c4a:	f043 0304 	orr.w	r3, r3, #4
 8003c4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c50:	4b68      	ldr	r3, [pc, #416]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60bb      	str	r3, [r7, #8]
 8003c60:	4b64      	ldr	r3, [pc, #400]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c64:	4a63      	ldr	r2, [pc, #396]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c66:	f043 0308 	orr.w	r3, r3, #8
 8003c6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c6c:	4b61      	ldr	r3, [pc, #388]	@ (8003df4 <HAL_SD_MspInit+0x240>)
 8003c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c70:	f003 0308 	and.w	r3, r3, #8
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003c78:	2304      	movs	r3, #4
 8003c7a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c7c:	2302      	movs	r3, #2
 8003c7e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c80:	2301      	movs	r3, #1
 8003c82:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c84:	2303      	movs	r3, #3
 8003c86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003c8a:	230c      	movs	r3, #12
 8003c8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c90:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003c94:	4619      	mov	r1, r3
 8003c96:	4858      	ldr	r0, [pc, #352]	@ (8003df8 <HAL_SD_MspInit+0x244>)
 8003c98:	f001 f9ae 	bl	8004ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003c9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ca0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003caa:	2303      	movs	r3, #3
 8003cac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003cb0:	230c      	movs	r3, #12
 8003cb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cb6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003cba:	4619      	mov	r1, r3
 8003cbc:	484f      	ldr	r0, [pc, #316]	@ (8003dfc <HAL_SD_MspInit+0x248>)
 8003cbe:	f001 f99b 	bl	8004ff8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003cc2:	2304      	movs	r3, #4
 8003cc4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003cd4:	230c      	movs	r3, #12
 8003cd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cda:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4847      	ldr	r0, [pc, #284]	@ (8003e00 <HAL_SD_MspInit+0x24c>)
 8003ce2:	f001 f989 	bl	8004ff8 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8003ce6:	4b47      	ldr	r3, [pc, #284]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003ce8:	4a47      	ldr	r2, [pc, #284]	@ (8003e08 <HAL_SD_MspInit+0x254>)
 8003cea:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003cec:	4b45      	ldr	r3, [pc, #276]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003cee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003cf2:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cf4:	4b43      	ldr	r3, [pc, #268]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cfa:	4b42      	ldr	r3, [pc, #264]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d00:	4b40      	ldr	r3, [pc, #256]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d06:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003d08:	4b3e      	ldr	r3, [pc, #248]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d0e:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003d10:	4b3c      	ldr	r3, [pc, #240]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d16:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003d18:	4b3a      	ldr	r3, [pc, #232]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003d1e:	4b39      	ldr	r3, [pc, #228]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d20:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d24:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003d26:	4b37      	ldr	r3, [pc, #220]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d28:	2204      	movs	r2, #4
 8003d2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003d2c:	4b35      	ldr	r3, [pc, #212]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d2e:	2203      	movs	r2, #3
 8003d30:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8003d32:	4b34      	ldr	r3, [pc, #208]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d34:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003d38:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003d3a:	4b32      	ldr	r3, [pc, #200]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d3c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003d40:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8003d42:	4830      	ldr	r0, [pc, #192]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d44:	f000 fd5c 	bl	8004800 <HAL_DMA_Init>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8003d4e:	f7ff fe31 	bl	80039b4 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a2b      	ldr	r2, [pc, #172]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d56:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d58:	4a2a      	ldr	r2, [pc, #168]	@ (8003e04 <HAL_SD_MspInit+0x250>)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8003d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d60:	4a2b      	ldr	r2, [pc, #172]	@ (8003e10 <HAL_SD_MspInit+0x25c>)
 8003d62:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8003d64:	4b29      	ldr	r3, [pc, #164]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d66:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003d6a:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d6c:	4b27      	ldr	r3, [pc, #156]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d6e:	2240      	movs	r2, #64	@ 0x40
 8003d70:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d72:	4b26      	ldr	r3, [pc, #152]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d78:	4b24      	ldr	r3, [pc, #144]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d7e:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003d80:	4b22      	ldr	r3, [pc, #136]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d82:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d86:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003d88:	4b20      	ldr	r3, [pc, #128]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d8a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003d8e:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8003d90:	4b1e      	ldr	r3, [pc, #120]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d92:	2220      	movs	r2, #32
 8003d94:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003d96:	4b1d      	ldr	r3, [pc, #116]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003d98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d9c:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003da0:	2204      	movs	r2, #4
 8003da2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003da4:	4b19      	ldr	r3, [pc, #100]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003da6:	2203      	movs	r2, #3
 8003da8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003daa:	4b18      	ldr	r3, [pc, #96]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003dac:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003db0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003db2:	4b16      	ldr	r3, [pc, #88]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003db4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003db8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003dba:	4814      	ldr	r0, [pc, #80]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003dbc:	f000 fd20 	bl	8004800 <HAL_DMA_Init>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_SD_MspInit+0x216>
    {
      Error_Handler();
 8003dc6:	f7ff fdf5 	bl	80039b4 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a0f      	ldr	r2, [pc, #60]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003dce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003dd0:	4a0e      	ldr	r2, [pc, #56]	@ (8003e0c <HAL_SD_MspInit+0x258>)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	2105      	movs	r1, #5
 8003dda:	2031      	movs	r0, #49	@ 0x31
 8003ddc:	f000 fcd8 	bl	8004790 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8003de0:	2031      	movs	r0, #49	@ 0x31
 8003de2:	f000 fcf1 	bl	80047c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8003de6:	bf00      	nop
 8003de8:	3788      	adds	r7, #136	@ 0x88
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40012c00 	.word	0x40012c00
 8003df4:	40023800 	.word	0x40023800
 8003df8:	40020400 	.word	0x40020400
 8003dfc:	40020800 	.word	0x40020800
 8003e00:	40020c00 	.word	0x40020c00
 8003e04:	20000d74 	.word	0x20000d74
 8003e08:	40026458 	.word	0x40026458
 8003e0c:	20000dd4 	.word	0x20000dd4
 8003e10:	400264a0 	.word	0x400264a0

08003e14 <HAL_SD_MspDeInit>:

void HAL_SD_MspDeInit(SD_HandleTypeDef* sdHandle)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]

  if(sdHandle->Instance==SDIO)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a13      	ldr	r2, [pc, #76]	@ (8003e70 <HAL_SD_MspDeInit+0x5c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d11f      	bne.n	8003e66 <HAL_SD_MspDeInit+0x52>
  {
  /* USER CODE BEGIN SDIO_MspDeInit 0 */

  /* USER CODE END SDIO_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDIO_CLK_DISABLE();
 8003e26:	4b13      	ldr	r3, [pc, #76]	@ (8003e74 <HAL_SD_MspDeInit+0x60>)
 8003e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2a:	4a12      	ldr	r2, [pc, #72]	@ (8003e74 <HAL_SD_MspDeInit+0x60>)
 8003e2c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e30:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SDIO GPIO Configuration
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PD2     ------> SDIO_CMD
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2);
 8003e32:	2104      	movs	r1, #4
 8003e34:	4810      	ldr	r0, [pc, #64]	@ (8003e78 <HAL_SD_MspDeInit+0x64>)
 8003e36:	f001 fa73 	bl	8005320 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 8003e3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e3e:	480f      	ldr	r0, [pc, #60]	@ (8003e7c <HAL_SD_MspDeInit+0x68>)
 8003e40:	f001 fa6e 	bl	8005320 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8003e44:	2104      	movs	r1, #4
 8003e46:	480e      	ldr	r0, [pc, #56]	@ (8003e80 <HAL_SD_MspDeInit+0x6c>)
 8003e48:	f001 fa6a 	bl	8005320 <HAL_GPIO_DeInit>

    /* SDIO DMA DeInit */
    HAL_DMA_DeInit(sdHandle->hdmarx);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 fd83 	bl	800495c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(sdHandle->hdmatx);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fd7e 	bl	800495c <HAL_DMA_DeInit>

    /* SDIO interrupt Deinit */
    HAL_NVIC_DisableIRQ(SDIO_IRQn);
 8003e60:	2031      	movs	r0, #49	@ 0x31
 8003e62:	f000 fcbf 	bl	80047e4 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SDIO_MspDeInit 1 */

  /* USER CODE END SDIO_MspDeInit 1 */
  }
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40012c00 	.word	0x40012c00
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40020400 	.word	0x40020400
 8003e7c:	40020800 	.word	0x40020800
 8003e80:	40020c00 	.word	0x40020c00

08003e84 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003e88:	4b17      	ldr	r3, [pc, #92]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003e8a:	4a18      	ldr	r2, [pc, #96]	@ (8003eec <MX_SPI1_Init+0x68>)
 8003e8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003e8e:	4b16      	ldr	r3, [pc, #88]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003e90:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003e94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003e96:	4b14      	ldr	r3, [pc, #80]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e9c:	4b12      	ldr	r3, [pc, #72]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ea2:	4b11      	ldr	r3, [pc, #68]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003eae:	4b0e      	ldr	r3, [pc, #56]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003eb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003eb4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003eb8:	2210      	movs	r2, #16
 8003eba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ec2:	4b09      	ldr	r3, [pc, #36]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ec8:	4b07      	ldr	r3, [pc, #28]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003ece:	4b06      	ldr	r3, [pc, #24]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003ed0:	220a      	movs	r2, #10
 8003ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003ed4:	4804      	ldr	r0, [pc, #16]	@ (8003ee8 <MX_SPI1_Init+0x64>)
 8003ed6:	f004 ff4e 	bl	8008d76 <HAL_SPI_Init>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003ee0:	f7ff fd68 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003ee4:	bf00      	nop
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	20000e34 	.word	0x20000e34
 8003eec:	40013000 	.word	0x40013000

08003ef0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b08a      	sub	sp, #40	@ 0x28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ef8:	f107 0314 	add.w	r3, r7, #20
 8003efc:	2200      	movs	r2, #0
 8003efe:	601a      	str	r2, [r3, #0]
 8003f00:	605a      	str	r2, [r3, #4]
 8003f02:	609a      	str	r2, [r3, #8]
 8003f04:	60da      	str	r2, [r3, #12]
 8003f06:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003f84 <HAL_SPI_MspInit+0x94>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d133      	bne.n	8003f7a <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	613b      	str	r3, [r7, #16]
 8003f16:	4b1c      	ldr	r3, [pc, #112]	@ (8003f88 <HAL_SPI_MspInit+0x98>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003f88 <HAL_SPI_MspInit+0x98>)
 8003f1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f20:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f22:	4b19      	ldr	r3, [pc, #100]	@ (8003f88 <HAL_SPI_MspInit+0x98>)
 8003f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f2a:	613b      	str	r3, [r7, #16]
 8003f2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f2e:	2300      	movs	r3, #0
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	4b15      	ldr	r3, [pc, #84]	@ (8003f88 <HAL_SPI_MspInit+0x98>)
 8003f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f36:	4a14      	ldr	r2, [pc, #80]	@ (8003f88 <HAL_SPI_MspInit+0x98>)
 8003f38:	f043 0301 	orr.w	r3, r3, #1
 8003f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f3e:	4b12      	ldr	r3, [pc, #72]	@ (8003f88 <HAL_SPI_MspInit+0x98>)
 8003f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	60fb      	str	r3, [r7, #12]
 8003f48:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003f4a:	23e0      	movs	r3, #224	@ 0xe0
 8003f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f4e:	2302      	movs	r3, #2
 8003f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f52:	2300      	movs	r3, #0
 8003f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f56:	2303      	movs	r3, #3
 8003f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003f5a:	2305      	movs	r3, #5
 8003f5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f5e:	f107 0314 	add.w	r3, r7, #20
 8003f62:	4619      	mov	r1, r3
 8003f64:	4809      	ldr	r0, [pc, #36]	@ (8003f8c <HAL_SPI_MspInit+0x9c>)
 8003f66:	f001 f847 	bl	8004ff8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	2105      	movs	r1, #5
 8003f6e:	2023      	movs	r0, #35	@ 0x23
 8003f70:	f000 fc0e 	bl	8004790 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003f74:	2023      	movs	r0, #35	@ 0x23
 8003f76:	f000 fc27 	bl	80047c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003f7a:	bf00      	nop
 8003f7c:	3728      	adds	r7, #40	@ 0x28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	40013000 	.word	0x40013000
 8003f88:	40023800 	.word	0x40023800
 8003f8c:	40020000 	.word	0x40020000

08003f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f96:	2300      	movs	r3, #0
 8003f98:	607b      	str	r3, [r7, #4]
 8003f9a:	4b12      	ldr	r3, [pc, #72]	@ (8003fe4 <HAL_MspInit+0x54>)
 8003f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f9e:	4a11      	ldr	r2, [pc, #68]	@ (8003fe4 <HAL_MspInit+0x54>)
 8003fa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe4 <HAL_MspInit+0x54>)
 8003fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003faa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fae:	607b      	str	r3, [r7, #4]
 8003fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	603b      	str	r3, [r7, #0]
 8003fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe4 <HAL_MspInit+0x54>)
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fba:	4a0a      	ldr	r2, [pc, #40]	@ (8003fe4 <HAL_MspInit+0x54>)
 8003fbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fc2:	4b08      	ldr	r3, [pc, #32]	@ (8003fe4 <HAL_MspInit+0x54>)
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003fce:	2200      	movs	r2, #0
 8003fd0:	210f      	movs	r1, #15
 8003fd2:	f06f 0001 	mvn.w	r0, #1
 8003fd6:	f000 fbdb 	bl	8004790 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fda:	bf00      	nop
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023800 	.word	0x40023800

08003fe8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b08c      	sub	sp, #48	@ 0x30
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	60bb      	str	r3, [r7, #8]
 8003ffc:	4b2f      	ldr	r3, [pc, #188]	@ (80040bc <HAL_InitTick+0xd4>)
 8003ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004000:	4a2e      	ldr	r2, [pc, #184]	@ (80040bc <HAL_InitTick+0xd4>)
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	6453      	str	r3, [r2, #68]	@ 0x44
 8004008:	4b2c      	ldr	r3, [pc, #176]	@ (80040bc <HAL_InitTick+0xd4>)
 800400a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	60bb      	str	r3, [r7, #8]
 8004012:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004014:	f107 020c 	add.w	r2, r7, #12
 8004018:	f107 0310 	add.w	r3, r7, #16
 800401c:	4611      	mov	r1, r2
 800401e:	4618      	mov	r0, r3
 8004020:	f002 fd40 	bl	8006aa4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8004024:	f002 fd2a 	bl	8006a7c <HAL_RCC_GetPCLK2Freq>
 8004028:	4603      	mov	r3, r0
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800402e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004030:	4a23      	ldr	r2, [pc, #140]	@ (80040c0 <HAL_InitTick+0xd8>)
 8004032:	fba2 2303 	umull	r2, r3, r2, r3
 8004036:	0c9b      	lsrs	r3, r3, #18
 8004038:	3b01      	subs	r3, #1
 800403a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800403c:	4b21      	ldr	r3, [pc, #132]	@ (80040c4 <HAL_InitTick+0xdc>)
 800403e:	4a22      	ldr	r2, [pc, #136]	@ (80040c8 <HAL_InitTick+0xe0>)
 8004040:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004042:	4b20      	ldr	r3, [pc, #128]	@ (80040c4 <HAL_InitTick+0xdc>)
 8004044:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004048:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800404a:	4a1e      	ldr	r2, [pc, #120]	@ (80040c4 <HAL_InitTick+0xdc>)
 800404c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004050:	4b1c      	ldr	r3, [pc, #112]	@ (80040c4 <HAL_InitTick+0xdc>)
 8004052:	2200      	movs	r2, #0
 8004054:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004056:	4b1b      	ldr	r3, [pc, #108]	@ (80040c4 <HAL_InitTick+0xdc>)
 8004058:	2200      	movs	r2, #0
 800405a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800405c:	4b19      	ldr	r3, [pc, #100]	@ (80040c4 <HAL_InitTick+0xdc>)
 800405e:	2200      	movs	r2, #0
 8004060:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8004062:	4818      	ldr	r0, [pc, #96]	@ (80040c4 <HAL_InitTick+0xdc>)
 8004064:	f005 fd84 	bl	8009b70 <HAL_TIM_Base_Init>
 8004068:	4603      	mov	r3, r0
 800406a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800406e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004072:	2b00      	cmp	r3, #0
 8004074:	d11b      	bne.n	80040ae <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004076:	4813      	ldr	r0, [pc, #76]	@ (80040c4 <HAL_InitTick+0xdc>)
 8004078:	f005 fdca 	bl	8009c10 <HAL_TIM_Base_Start_IT>
 800407c:	4603      	mov	r3, r0
 800407e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8004082:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004086:	2b00      	cmp	r3, #0
 8004088:	d111      	bne.n	80040ae <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800408a:	2019      	movs	r0, #25
 800408c:	f000 fb9c 	bl	80047c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b0f      	cmp	r3, #15
 8004094:	d808      	bhi.n	80040a8 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8004096:	2200      	movs	r2, #0
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	2019      	movs	r0, #25
 800409c:	f000 fb78 	bl	8004790 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040a0:	4a0a      	ldr	r2, [pc, #40]	@ (80040cc <HAL_InitTick+0xe4>)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6013      	str	r3, [r2, #0]
 80040a6:	e002      	b.n	80040ae <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80040ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3730      	adds	r7, #48	@ 0x30
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40023800 	.word	0x40023800
 80040c0:	431bde83 	.word	0x431bde83
 80040c4:	20000e8c 	.word	0x20000e8c
 80040c8:	40010000 	.word	0x40010000
 80040cc:	20000004 	.word	0x20000004

080040d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040d4:	bf00      	nop
 80040d6:	e7fd      	b.n	80040d4 <NMI_Handler+0x4>

080040d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040dc:	bf00      	nop
 80040de:	e7fd      	b.n	80040dc <HardFault_Handler+0x4>

080040e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040e4:	bf00      	nop
 80040e6:	e7fd      	b.n	80040e4 <MemManage_Handler+0x4>

080040e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80040ec:	bf00      	nop
 80040ee:	e7fd      	b.n	80040ec <BusFault_Handler+0x4>

080040f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040f4:	bf00      	nop
 80040f6:	e7fd      	b.n	80040f4 <UsageFault_Handler+0x4>

080040f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80040fc:	bf00      	nop
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
	...

08004108 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800410c:	4802      	ldr	r0, [pc, #8]	@ (8004118 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800410e:	f005 ff11 	bl	8009f34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004112:	bf00      	nop
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	20000e8c 	.word	0x20000e8c

0800411c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004120:	4802      	ldr	r0, [pc, #8]	@ (800412c <SPI1_IRQHandler+0x10>)
 8004122:	f005 fab7 	bl	8009694 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004126:	bf00      	nop
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	20000e34 	.word	0x20000e34

08004130 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8004134:	4802      	ldr	r0, [pc, #8]	@ (8004140 <SDIO_IRQHandler+0x10>)
 8004136:	f003 ff69 	bl	800800c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800413a:	bf00      	nop
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	20000cf0 	.word	0x20000cf0

08004144 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8004148:	4802      	ldr	r0, [pc, #8]	@ (8004154 <DMA2_Stream3_IRQHandler+0x10>)
 800414a:	f000 fcdf 	bl	8004b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800414e:	bf00      	nop
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000d74 	.word	0x20000d74

08004158 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800415c:	4802      	ldr	r0, [pc, #8]	@ (8004168 <DMA2_Stream6_IRQHandler+0x10>)
 800415e:	f000 fcd5 	bl	8004b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004162:	bf00      	nop
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	20000dd4 	.word	0x20000dd4

0800416c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0
  return 1;
 8004170:	2301      	movs	r3, #1
}
 8004172:	4618      	mov	r0, r3
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <_kill>:

int _kill(int pid, int sig)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004186:	f00c faf3 	bl	8010770 <__errno>
 800418a:	4603      	mov	r3, r0
 800418c:	2216      	movs	r2, #22
 800418e:	601a      	str	r2, [r3, #0]
  return -1;
 8004190:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004194:	4618      	mov	r0, r3
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <_exit>:

void _exit (int status)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80041a4:	f04f 31ff 	mov.w	r1, #4294967295
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f7ff ffe7 	bl	800417c <_kill>
  while (1) {}    /* Make sure we hang here */
 80041ae:	bf00      	nop
 80041b0:	e7fd      	b.n	80041ae <_exit+0x12>

080041b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b086      	sub	sp, #24
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	60b9      	str	r1, [r7, #8]
 80041bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	e00a      	b.n	80041da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041c4:	f3af 8000 	nop.w
 80041c8:	4601      	mov	r1, r0
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	60ba      	str	r2, [r7, #8]
 80041d0:	b2ca      	uxtb	r2, r1
 80041d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	3301      	adds	r3, #1
 80041d8:	617b      	str	r3, [r7, #20]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	429a      	cmp	r2, r3
 80041e0:	dbf0      	blt.n	80041c4 <_read+0x12>
  }

  return len;
 80041e2:	687b      	ldr	r3, [r7, #4]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	e009      	b.n	8004212 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	60ba      	str	r2, [r7, #8]
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	3301      	adds	r3, #1
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	429a      	cmp	r2, r3
 8004218:	dbf1      	blt.n	80041fe <_write+0x12>
  }
  return len;
 800421a:	687b      	ldr	r3, [r7, #4]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <_close>:

int _close(int file)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800422c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004230:	4618      	mov	r0, r3
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800424c:	605a      	str	r2, [r3, #4]
  return 0;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <_isatty>:

int _isatty(int file)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004264:	2301      	movs	r3, #1
}
 8004266:	4618      	mov	r0, r3
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004272:	b480      	push	{r7}
 8004274:	b085      	sub	sp, #20
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b086      	sub	sp, #24
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004294:	4a14      	ldr	r2, [pc, #80]	@ (80042e8 <_sbrk+0x5c>)
 8004296:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <_sbrk+0x60>)
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042a0:	4b13      	ldr	r3, [pc, #76]	@ (80042f0 <_sbrk+0x64>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d102      	bne.n	80042ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042a8:	4b11      	ldr	r3, [pc, #68]	@ (80042f0 <_sbrk+0x64>)
 80042aa:	4a12      	ldr	r2, [pc, #72]	@ (80042f4 <_sbrk+0x68>)
 80042ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042ae:	4b10      	ldr	r3, [pc, #64]	@ (80042f0 <_sbrk+0x64>)
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4413      	add	r3, r2
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d207      	bcs.n	80042cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042bc:	f00c fa58 	bl	8010770 <__errno>
 80042c0:	4603      	mov	r3, r0
 80042c2:	220c      	movs	r2, #12
 80042c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042c6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ca:	e009      	b.n	80042e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042cc:	4b08      	ldr	r3, [pc, #32]	@ (80042f0 <_sbrk+0x64>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042d2:	4b07      	ldr	r3, [pc, #28]	@ (80042f0 <_sbrk+0x64>)
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4413      	add	r3, r2
 80042da:	4a05      	ldr	r2, [pc, #20]	@ (80042f0 <_sbrk+0x64>)
 80042dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042de:	68fb      	ldr	r3, [r7, #12]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3718      	adds	r7, #24
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	20020000 	.word	0x20020000
 80042ec:	00000400 	.word	0x00000400
 80042f0:	20000ed4 	.word	0x20000ed4
 80042f4:	20005080 	.word	0x20005080

080042f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80042fc:	4b06      	ldr	r3, [pc, #24]	@ (8004318 <SystemInit+0x20>)
 80042fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004302:	4a05      	ldr	r2, [pc, #20]	@ (8004318 <SystemInit+0x20>)
 8004304:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004308:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800430c:	bf00      	nop
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	e000ed00 	.word	0xe000ed00

0800431c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b08e      	sub	sp, #56	@ 0x38
 8004320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004322:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004326:	2200      	movs	r2, #0
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	605a      	str	r2, [r3, #4]
 800432c:	609a      	str	r2, [r3, #8]
 800432e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004330:	f107 0320 	add.w	r3, r7, #32
 8004334:	2200      	movs	r2, #0
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800433a:	1d3b      	adds	r3, r7, #4
 800433c:	2200      	movs	r2, #0
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	605a      	str	r2, [r3, #4]
 8004342:	609a      	str	r2, [r3, #8]
 8004344:	60da      	str	r2, [r3, #12]
 8004346:	611a      	str	r2, [r3, #16]
 8004348:	615a      	str	r2, [r3, #20]
 800434a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800434c:	4b2d      	ldr	r3, [pc, #180]	@ (8004404 <MX_TIM2_Init+0xe8>)
 800434e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004352:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 8004354:	4b2b      	ldr	r3, [pc, #172]	@ (8004404 <MX_TIM2_Init+0xe8>)
 8004356:	f240 628f 	movw	r2, #1679	@ 0x68f
 800435a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800435c:	4b29      	ldr	r3, [pc, #164]	@ (8004404 <MX_TIM2_Init+0xe8>)
 800435e:	2200      	movs	r2, #0
 8004360:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 8004362:	4b28      	ldr	r3, [pc, #160]	@ (8004404 <MX_TIM2_Init+0xe8>)
 8004364:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8004368:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800436a:	4b26      	ldr	r3, [pc, #152]	@ (8004404 <MX_TIM2_Init+0xe8>)
 800436c:	2200      	movs	r2, #0
 800436e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004370:	4b24      	ldr	r3, [pc, #144]	@ (8004404 <MX_TIM2_Init+0xe8>)
 8004372:	2200      	movs	r2, #0
 8004374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004376:	4823      	ldr	r0, [pc, #140]	@ (8004404 <MX_TIM2_Init+0xe8>)
 8004378:	f005 fbfa 	bl	8009b70 <HAL_TIM_Base_Init>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004382:	f7ff fb17 	bl	80039b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004386:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800438a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800438c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004390:	4619      	mov	r1, r3
 8004392:	481c      	ldr	r0, [pc, #112]	@ (8004404 <MX_TIM2_Init+0xe8>)
 8004394:	f005 ff80 	bl	800a298 <HAL_TIM_ConfigClockSource>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800439e:	f7ff fb09 	bl	80039b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80043a2:	4818      	ldr	r0, [pc, #96]	@ (8004404 <MX_TIM2_Init+0xe8>)
 80043a4:	f005 fca4 	bl	8009cf0 <HAL_TIM_PWM_Init>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80043ae:	f7ff fb01 	bl	80039b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043b2:	2300      	movs	r3, #0
 80043b4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043b6:	2300      	movs	r3, #0
 80043b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80043ba:	f107 0320 	add.w	r3, r7, #32
 80043be:	4619      	mov	r1, r3
 80043c0:	4810      	ldr	r0, [pc, #64]	@ (8004404 <MX_TIM2_Init+0xe8>)
 80043c2:	f006 fb6f 	bl	800aaa4 <HAL_TIMEx_MasterConfigSynchronization>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80043cc:	f7ff faf2 	bl	80039b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043d0:	2360      	movs	r3, #96	@ 0x60
 80043d2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80043d4:	2300      	movs	r3, #0
 80043d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043d8:	2300      	movs	r3, #0
 80043da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043dc:	2300      	movs	r3, #0
 80043de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043e0:	1d3b      	adds	r3, r7, #4
 80043e2:	2200      	movs	r2, #0
 80043e4:	4619      	mov	r1, r3
 80043e6:	4807      	ldr	r0, [pc, #28]	@ (8004404 <MX_TIM2_Init+0xe8>)
 80043e8:	f005 fe94 	bl	800a114 <HAL_TIM_PWM_ConfigChannel>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80043f2:	f7ff fadf 	bl	80039b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80043f6:	4803      	ldr	r0, [pc, #12]	@ (8004404 <MX_TIM2_Init+0xe8>)
 80043f8:	f000 f826 	bl	8004448 <HAL_TIM_MspPostInit>

}
 80043fc:	bf00      	nop
 80043fe:	3738      	adds	r7, #56	@ 0x38
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	20000ed8 	.word	0x20000ed8

08004408 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004418:	d10d      	bne.n	8004436 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800441a:	2300      	movs	r3, #0
 800441c:	60fb      	str	r3, [r7, #12]
 800441e:	4b09      	ldr	r3, [pc, #36]	@ (8004444 <HAL_TIM_Base_MspInit+0x3c>)
 8004420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004422:	4a08      	ldr	r2, [pc, #32]	@ (8004444 <HAL_TIM_Base_MspInit+0x3c>)
 8004424:	f043 0301 	orr.w	r3, r3, #1
 8004428:	6413      	str	r3, [r2, #64]	@ 0x40
 800442a:	4b06      	ldr	r3, [pc, #24]	@ (8004444 <HAL_TIM_Base_MspInit+0x3c>)
 800442c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004436:	bf00      	nop
 8004438:	3714      	adds	r7, #20
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	40023800 	.word	0x40023800

08004448 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004450:	f107 030c 	add.w	r3, r7, #12
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	605a      	str	r2, [r3, #4]
 800445a:	609a      	str	r2, [r3, #8]
 800445c:	60da      	str	r2, [r3, #12]
 800445e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004468:	d11d      	bne.n	80044a6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800446a:	2300      	movs	r3, #0
 800446c:	60bb      	str	r3, [r7, #8]
 800446e:	4b10      	ldr	r3, [pc, #64]	@ (80044b0 <HAL_TIM_MspPostInit+0x68>)
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	4a0f      	ldr	r2, [pc, #60]	@ (80044b0 <HAL_TIM_MspPostInit+0x68>)
 8004474:	f043 0301 	orr.w	r3, r3, #1
 8004478:	6313      	str	r3, [r2, #48]	@ 0x30
 800447a:	4b0d      	ldr	r3, [pc, #52]	@ (80044b0 <HAL_TIM_MspPostInit+0x68>)
 800447c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	60bb      	str	r3, [r7, #8]
 8004484:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004486:	2301      	movs	r3, #1
 8004488:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448a:	2302      	movs	r3, #2
 800448c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800448e:	2300      	movs	r3, #0
 8004490:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004492:	2300      	movs	r3, #0
 8004494:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004496:	2301      	movs	r3, #1
 8004498:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800449a:	f107 030c 	add.w	r3, r7, #12
 800449e:	4619      	mov	r1, r3
 80044a0:	4804      	ldr	r0, [pc, #16]	@ (80044b4 <HAL_TIM_MspPostInit+0x6c>)
 80044a2:	f000 fda9 	bl	8004ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80044a6:	bf00      	nop
 80044a8:	3720      	adds	r7, #32
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40023800 	.word	0x40023800
 80044b4:	40020000 	.word	0x40020000

080044b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80044b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80044f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80044bc:	f7ff ff1c 	bl	80042f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044c0:	480c      	ldr	r0, [pc, #48]	@ (80044f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80044c2:	490d      	ldr	r1, [pc, #52]	@ (80044f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80044c4:	4a0d      	ldr	r2, [pc, #52]	@ (80044fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80044c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044c8:	e002      	b.n	80044d0 <LoopCopyDataInit>

080044ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044ce:	3304      	adds	r3, #4

080044d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044d4:	d3f9      	bcc.n	80044ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044d6:	4a0a      	ldr	r2, [pc, #40]	@ (8004500 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80044d8:	4c0a      	ldr	r4, [pc, #40]	@ (8004504 <LoopFillZerobss+0x22>)
  movs r3, #0
 80044da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044dc:	e001      	b.n	80044e2 <LoopFillZerobss>

080044de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044e0:	3204      	adds	r2, #4

080044e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044e4:	d3fb      	bcc.n	80044de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80044e6:	f00c f949 	bl	801077c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044ea:	f7ff f9ab 	bl	8003844 <main>
  bx  lr    
 80044ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80044f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80044f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044f8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80044fc:	08013a84 	.word	0x08013a84
  ldr r2, =_sbss
 8004500:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004504:	20005080 	.word	0x20005080

08004508 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004508:	e7fe      	b.n	8004508 <ADC_IRQHandler>
	...

0800450c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004510:	4b0e      	ldr	r3, [pc, #56]	@ (800454c <HAL_Init+0x40>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a0d      	ldr	r2, [pc, #52]	@ (800454c <HAL_Init+0x40>)
 8004516:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800451a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800451c:	4b0b      	ldr	r3, [pc, #44]	@ (800454c <HAL_Init+0x40>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a0a      	ldr	r2, [pc, #40]	@ (800454c <HAL_Init+0x40>)
 8004522:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004526:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004528:	4b08      	ldr	r3, [pc, #32]	@ (800454c <HAL_Init+0x40>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a07      	ldr	r2, [pc, #28]	@ (800454c <HAL_Init+0x40>)
 800452e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004532:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004534:	2003      	movs	r0, #3
 8004536:	f000 f920 	bl	800477a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800453a:	200f      	movs	r0, #15
 800453c:	f7ff fd54 	bl	8003fe8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004540:	f7ff fd26 	bl	8003f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40023c00 	.word	0x40023c00

08004550 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004554:	4b06      	ldr	r3, [pc, #24]	@ (8004570 <HAL_IncTick+0x20>)
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	461a      	mov	r2, r3
 800455a:	4b06      	ldr	r3, [pc, #24]	@ (8004574 <HAL_IncTick+0x24>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4413      	add	r3, r2
 8004560:	4a04      	ldr	r2, [pc, #16]	@ (8004574 <HAL_IncTick+0x24>)
 8004562:	6013      	str	r3, [r2, #0]
}
 8004564:	bf00      	nop
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	20000008 	.word	0x20000008
 8004574:	20000f20 	.word	0x20000f20

08004578 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  return uwTick;
 800457c:	4b03      	ldr	r3, [pc, #12]	@ (800458c <HAL_GetTick+0x14>)
 800457e:	681b      	ldr	r3, [r3, #0]
}
 8004580:	4618      	mov	r0, r3
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	20000f20 	.word	0x20000f20

08004590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004598:	f7ff ffee 	bl	8004578 <HAL_GetTick>
 800459c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a8:	d005      	beq.n	80045b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045aa:	4b0a      	ldr	r3, [pc, #40]	@ (80045d4 <HAL_Delay+0x44>)
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	461a      	mov	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4413      	add	r3, r2
 80045b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80045b6:	bf00      	nop
 80045b8:	f7ff ffde 	bl	8004578 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d8f7      	bhi.n	80045b8 <HAL_Delay+0x28>
  {
  }
}
 80045c8:	bf00      	nop
 80045ca:	bf00      	nop
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20000008 	.word	0x20000008

080045d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f003 0307 	and.w	r3, r3, #7
 80045e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045e8:	4b0c      	ldr	r3, [pc, #48]	@ (800461c <__NVIC_SetPriorityGrouping+0x44>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80045f4:	4013      	ands	r3, r2
 80045f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004600:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800460a:	4a04      	ldr	r2, [pc, #16]	@ (800461c <__NVIC_SetPriorityGrouping+0x44>)
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	60d3      	str	r3, [r2, #12]
}
 8004610:	bf00      	nop
 8004612:	3714      	adds	r7, #20
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	e000ed00 	.word	0xe000ed00

08004620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004624:	4b04      	ldr	r3, [pc, #16]	@ (8004638 <__NVIC_GetPriorityGrouping+0x18>)
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	0a1b      	lsrs	r3, r3, #8
 800462a:	f003 0307 	and.w	r3, r3, #7
}
 800462e:	4618      	mov	r0, r3
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr
 8004638:	e000ed00 	.word	0xe000ed00

0800463c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800464a:	2b00      	cmp	r3, #0
 800464c:	db0b      	blt.n	8004666 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	f003 021f 	and.w	r2, r3, #31
 8004654:	4907      	ldr	r1, [pc, #28]	@ (8004674 <__NVIC_EnableIRQ+0x38>)
 8004656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465a:	095b      	lsrs	r3, r3, #5
 800465c:	2001      	movs	r0, #1
 800465e:	fa00 f202 	lsl.w	r2, r0, r2
 8004662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	e000e100 	.word	0xe000e100

08004678 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	4603      	mov	r3, r0
 8004680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004686:	2b00      	cmp	r3, #0
 8004688:	db12      	blt.n	80046b0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800468a:	79fb      	ldrb	r3, [r7, #7]
 800468c:	f003 021f 	and.w	r2, r3, #31
 8004690:	490a      	ldr	r1, [pc, #40]	@ (80046bc <__NVIC_DisableIRQ+0x44>)
 8004692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004696:	095b      	lsrs	r3, r3, #5
 8004698:	2001      	movs	r0, #1
 800469a:	fa00 f202 	lsl.w	r2, r0, r2
 800469e:	3320      	adds	r3, #32
 80046a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80046a4:	f3bf 8f4f 	dsb	sy
}
 80046a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80046aa:	f3bf 8f6f 	isb	sy
}
 80046ae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	e000e100 	.word	0xe000e100

080046c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	4603      	mov	r3, r0
 80046c8:	6039      	str	r1, [r7, #0]
 80046ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	db0a      	blt.n	80046ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	490c      	ldr	r1, [pc, #48]	@ (800470c <__NVIC_SetPriority+0x4c>)
 80046da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046de:	0112      	lsls	r2, r2, #4
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	440b      	add	r3, r1
 80046e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046e8:	e00a      	b.n	8004700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	4908      	ldr	r1, [pc, #32]	@ (8004710 <__NVIC_SetPriority+0x50>)
 80046f0:	79fb      	ldrb	r3, [r7, #7]
 80046f2:	f003 030f 	and.w	r3, r3, #15
 80046f6:	3b04      	subs	r3, #4
 80046f8:	0112      	lsls	r2, r2, #4
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	440b      	add	r3, r1
 80046fe:	761a      	strb	r2, [r3, #24]
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr
 800470c:	e000e100 	.word	0xe000e100
 8004710:	e000ed00 	.word	0xe000ed00

08004714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004714:	b480      	push	{r7}
 8004716:	b089      	sub	sp, #36	@ 0x24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f1c3 0307 	rsb	r3, r3, #7
 800472e:	2b04      	cmp	r3, #4
 8004730:	bf28      	it	cs
 8004732:	2304      	movcs	r3, #4
 8004734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	3304      	adds	r3, #4
 800473a:	2b06      	cmp	r3, #6
 800473c:	d902      	bls.n	8004744 <NVIC_EncodePriority+0x30>
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	3b03      	subs	r3, #3
 8004742:	e000      	b.n	8004746 <NVIC_EncodePriority+0x32>
 8004744:	2300      	movs	r3, #0
 8004746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004748:	f04f 32ff 	mov.w	r2, #4294967295
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	43da      	mvns	r2, r3
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	401a      	ands	r2, r3
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800475c:	f04f 31ff 	mov.w	r1, #4294967295
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	fa01 f303 	lsl.w	r3, r1, r3
 8004766:	43d9      	mvns	r1, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800476c:	4313      	orrs	r3, r2
         );
}
 800476e:	4618      	mov	r0, r3
 8004770:	3724      	adds	r7, #36	@ 0x24
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr

0800477a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800477a:	b580      	push	{r7, lr}
 800477c:	b082      	sub	sp, #8
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7ff ff28 	bl	80045d8 <__NVIC_SetPriorityGrouping>
}
 8004788:	bf00      	nop
 800478a:	3708      	adds	r7, #8
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	4603      	mov	r3, r0
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
 800479c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047a2:	f7ff ff3d 	bl	8004620 <__NVIC_GetPriorityGrouping>
 80047a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	68b9      	ldr	r1, [r7, #8]
 80047ac:	6978      	ldr	r0, [r7, #20]
 80047ae:	f7ff ffb1 	bl	8004714 <NVIC_EncodePriority>
 80047b2:	4602      	mov	r2, r0
 80047b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047b8:	4611      	mov	r1, r2
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7ff ff80 	bl	80046c0 <__NVIC_SetPriority>
}
 80047c0:	bf00      	nop
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	4603      	mov	r3, r0
 80047d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7ff ff30 	bl	800463c <__NVIC_EnableIRQ>
}
 80047dc:	bf00      	nop
 80047de:	3708      	adds	r7, #8
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80047ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff ff40 	bl	8004678 <__NVIC_DisableIRQ>
}
 80047f8:	bf00      	nop
 80047fa:	3708      	adds	r7, #8
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800480c:	f7ff feb4 	bl	8004578 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d101      	bne.n	800481c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e099      	b.n	8004950 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 0201 	bic.w	r2, r2, #1
 800483a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800483c:	e00f      	b.n	800485e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800483e:	f7ff fe9b 	bl	8004578 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b05      	cmp	r3, #5
 800484a:	d908      	bls.n	800485e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2220      	movs	r2, #32
 8004850:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2203      	movs	r2, #3
 8004856:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e078      	b.n	8004950 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1e8      	bne.n	800483e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	4b38      	ldr	r3, [pc, #224]	@ (8004958 <HAL_DMA_Init+0x158>)
 8004878:	4013      	ands	r3, r2
 800487a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685a      	ldr	r2, [r3, #4]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800488a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004896:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b4:	2b04      	cmp	r3, #4
 80048b6:	d107      	bne.n	80048c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c0:	4313      	orrs	r3, r2
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f023 0307 	bic.w	r3, r3, #7
 80048de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e4:	697a      	ldr	r2, [r7, #20]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	2b04      	cmp	r3, #4
 80048f0:	d117      	bne.n	8004922 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00e      	beq.n	8004922 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 fafb 	bl	8004f00 <DMA_CheckFifoParam>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d008      	beq.n	8004922 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2240      	movs	r2, #64	@ 0x40
 8004914:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800491e:	2301      	movs	r3, #1
 8004920:	e016      	b.n	8004950 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	697a      	ldr	r2, [r7, #20]
 8004928:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 fab2 	bl	8004e94 <DMA_CalcBaseAndBitshift>
 8004930:	4603      	mov	r3, r0
 8004932:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004938:	223f      	movs	r2, #63	@ 0x3f
 800493a:	409a      	lsls	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	f010803f 	.word	0xf010803f

0800495c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e050      	b.n	8004a10 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d101      	bne.n	800497e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800497a:	2302      	movs	r3, #2
 800497c:	e048      	b.n	8004a10 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0201 	bic.w	r2, r2, #1
 800498c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2200      	movs	r2, #0
 8004994:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2200      	movs	r2, #0
 800499c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2200      	movs	r2, #0
 80049a4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2200      	movs	r2, #0
 80049ac:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2200      	movs	r2, #0
 80049b4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2221      	movs	r2, #33	@ 0x21
 80049bc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 fa68 	bl	8004e94 <DMA_CalcBaseAndBitshift>
 80049c4:	4603      	mov	r3, r0
 80049c6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f0:	223f      	movs	r2, #63	@ 0x3f
 80049f2:	409a      	lsls	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
 8004a24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a26:	2300      	movs	r3, #0
 8004a28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d101      	bne.n	8004a3e <HAL_DMA_Start_IT+0x26>
 8004a3a:	2302      	movs	r3, #2
 8004a3c:	e040      	b.n	8004ac0 <HAL_DMA_Start_IT+0xa8>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2201      	movs	r2, #1
 8004a42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d12f      	bne.n	8004ab2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2202      	movs	r2, #2
 8004a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	68b9      	ldr	r1, [r7, #8]
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 f9e6 	bl	8004e38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a70:	223f      	movs	r2, #63	@ 0x3f
 8004a72:	409a      	lsls	r2, r3
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0216 	orr.w	r2, r2, #22
 8004a86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d007      	beq.n	8004aa0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0208 	orr.w	r2, r2, #8
 8004a9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f042 0201 	orr.w	r2, r2, #1
 8004aae:	601a      	str	r2, [r3, #0]
 8004ab0:	e005      	b.n	8004abe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004aba:	2302      	movs	r3, #2
 8004abc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d004      	beq.n	8004ae6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2280      	movs	r2, #128	@ 0x80
 8004ae0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e00c      	b.n	8004b00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2205      	movs	r2, #5
 8004aea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 0201 	bic.w	r2, r2, #1
 8004afc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b18:	4b8e      	ldr	r3, [pc, #568]	@ (8004d54 <HAL_DMA_IRQHandler+0x248>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a8e      	ldr	r2, [pc, #568]	@ (8004d58 <HAL_DMA_IRQHandler+0x24c>)
 8004b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b22:	0a9b      	lsrs	r3, r3, #10
 8004b24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b36:	2208      	movs	r2, #8
 8004b38:	409a      	lsls	r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d01a      	beq.n	8004b78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d013      	beq.n	8004b78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 0204 	bic.w	r2, r2, #4
 8004b5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b64:	2208      	movs	r2, #8
 8004b66:	409a      	lsls	r2, r3
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b70:	f043 0201 	orr.w	r2, r3, #1
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	409a      	lsls	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d012      	beq.n	8004bae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00b      	beq.n	8004bae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	409a      	lsls	r2, r3
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ba6:	f043 0202 	orr.w	r2, r3, #2
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bb2:	2204      	movs	r2, #4
 8004bb4:	409a      	lsls	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d012      	beq.n	8004be4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00b      	beq.n	8004be4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bd0:	2204      	movs	r2, #4
 8004bd2:	409a      	lsls	r2, r3
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bdc:	f043 0204 	orr.w	r2, r3, #4
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be8:	2210      	movs	r2, #16
 8004bea:	409a      	lsls	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d043      	beq.n	8004c7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d03c      	beq.n	8004c7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c06:	2210      	movs	r2, #16
 8004c08:	409a      	lsls	r2, r3
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d018      	beq.n	8004c4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d108      	bne.n	8004c3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d024      	beq.n	8004c7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	4798      	blx	r3
 8004c3a:	e01f      	b.n	8004c7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d01b      	beq.n	8004c7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	4798      	blx	r3
 8004c4c:	e016      	b.n	8004c7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d107      	bne.n	8004c6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0208 	bic.w	r2, r2, #8
 8004c6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d003      	beq.n	8004c7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c80:	2220      	movs	r2, #32
 8004c82:	409a      	lsls	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	4013      	ands	r3, r2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f000 808f 	beq.w	8004dac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0310 	and.w	r3, r3, #16
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f000 8087 	beq.w	8004dac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	409a      	lsls	r2, r3
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b05      	cmp	r3, #5
 8004cb4:	d136      	bne.n	8004d24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0216 	bic.w	r2, r2, #22
 8004cc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	695a      	ldr	r2, [r3, #20]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004cd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d103      	bne.n	8004ce6 <HAL_DMA_IRQHandler+0x1da>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d007      	beq.n	8004cf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 0208 	bic.w	r2, r2, #8
 8004cf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cfa:	223f      	movs	r2, #63	@ 0x3f
 8004cfc:	409a      	lsls	r2, r3
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2201      	movs	r2, #1
 8004d06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d07e      	beq.n	8004e18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	4798      	blx	r3
        }
        return;
 8004d22:	e079      	b.n	8004e18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d01d      	beq.n	8004d6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10d      	bne.n	8004d5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d031      	beq.n	8004dac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	4798      	blx	r3
 8004d50:	e02c      	b.n	8004dac <HAL_DMA_IRQHandler+0x2a0>
 8004d52:	bf00      	nop
 8004d54:	20000000 	.word	0x20000000
 8004d58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d023      	beq.n	8004dac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	4798      	blx	r3
 8004d6c:	e01e      	b.n	8004dac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d10f      	bne.n	8004d9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 0210 	bic.w	r2, r2, #16
 8004d8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d032      	beq.n	8004e1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d022      	beq.n	8004e06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2205      	movs	r2, #5
 8004dc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f022 0201 	bic.w	r2, r2, #1
 8004dd6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d307      	bcc.n	8004df4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1f2      	bne.n	8004dd8 <HAL_DMA_IRQHandler+0x2cc>
 8004df2:	e000      	b.n	8004df6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004df4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d005      	beq.n	8004e1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	4798      	blx	r3
 8004e16:	e000      	b.n	8004e1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004e18:	bf00      	nop
    }
  }
}
 8004e1a:	3718      	adds	r7, #24
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004e54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	2b40      	cmp	r3, #64	@ 0x40
 8004e64:	d108      	bne.n	8004e78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e76:	e007      	b.n	8004e88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	60da      	str	r2, [r3, #12]
}
 8004e88:	bf00      	nop
 8004e8a:	3714      	adds	r7, #20
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	3b10      	subs	r3, #16
 8004ea4:	4a14      	ldr	r2, [pc, #80]	@ (8004ef8 <DMA_CalcBaseAndBitshift+0x64>)
 8004ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eaa:	091b      	lsrs	r3, r3, #4
 8004eac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004eae:	4a13      	ldr	r2, [pc, #76]	@ (8004efc <DMA_CalcBaseAndBitshift+0x68>)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b03      	cmp	r3, #3
 8004ec0:	d909      	bls.n	8004ed6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004eca:	f023 0303 	bic.w	r3, r3, #3
 8004ece:	1d1a      	adds	r2, r3, #4
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ed4:	e007      	b.n	8004ee6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004ede:	f023 0303 	bic.w	r3, r3, #3
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3714      	adds	r7, #20
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	aaaaaaab 	.word	0xaaaaaaab
 8004efc:	08013690 	.word	0x08013690

08004f00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d11f      	bne.n	8004f5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	2b03      	cmp	r3, #3
 8004f1e:	d856      	bhi.n	8004fce <DMA_CheckFifoParam+0xce>
 8004f20:	a201      	add	r2, pc, #4	@ (adr r2, 8004f28 <DMA_CheckFifoParam+0x28>)
 8004f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f26:	bf00      	nop
 8004f28:	08004f39 	.word	0x08004f39
 8004f2c:	08004f4b 	.word	0x08004f4b
 8004f30:	08004f39 	.word	0x08004f39
 8004f34:	08004fcf 	.word	0x08004fcf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d046      	beq.n	8004fd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f48:	e043      	b.n	8004fd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004f52:	d140      	bne.n	8004fd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f58:	e03d      	b.n	8004fd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f62:	d121      	bne.n	8004fa8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	2b03      	cmp	r3, #3
 8004f68:	d837      	bhi.n	8004fda <DMA_CheckFifoParam+0xda>
 8004f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f70 <DMA_CheckFifoParam+0x70>)
 8004f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f70:	08004f81 	.word	0x08004f81
 8004f74:	08004f87 	.word	0x08004f87
 8004f78:	08004f81 	.word	0x08004f81
 8004f7c:	08004f99 	.word	0x08004f99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
      break;
 8004f84:	e030      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d025      	beq.n	8004fde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f96:	e022      	b.n	8004fde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004fa0:	d11f      	bne.n	8004fe2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004fa6:	e01c      	b.n	8004fe2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d903      	bls.n	8004fb6 <DMA_CheckFifoParam+0xb6>
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	2b03      	cmp	r3, #3
 8004fb2:	d003      	beq.n	8004fbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004fb4:	e018      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	73fb      	strb	r3, [r7, #15]
      break;
 8004fba:	e015      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00e      	beq.n	8004fe6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	73fb      	strb	r3, [r7, #15]
      break;
 8004fcc:	e00b      	b.n	8004fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8004fce:	bf00      	nop
 8004fd0:	e00a      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fd2:	bf00      	nop
 8004fd4:	e008      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fd6:	bf00      	nop
 8004fd8:	e006      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fda:	bf00      	nop
 8004fdc:	e004      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fde:	bf00      	nop
 8004fe0:	e002      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004fe2:	bf00      	nop
 8004fe4:	e000      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fe6:	bf00      	nop
    }
  } 
  
  return status; 
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop

08004ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b089      	sub	sp, #36	@ 0x24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005002:	2300      	movs	r3, #0
 8005004:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005006:	2300      	movs	r3, #0
 8005008:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800500a:	2300      	movs	r3, #0
 800500c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800500e:	2300      	movs	r3, #0
 8005010:	61fb      	str	r3, [r7, #28]
 8005012:	e165      	b.n	80052e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005014:	2201      	movs	r2, #1
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	fa02 f303 	lsl.w	r3, r2, r3
 800501c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	4013      	ands	r3, r2
 8005026:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	429a      	cmp	r2, r3
 800502e:	f040 8154 	bne.w	80052da <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f003 0303 	and.w	r3, r3, #3
 800503a:	2b01      	cmp	r3, #1
 800503c:	d005      	beq.n	800504a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005046:	2b02      	cmp	r3, #2
 8005048:	d130      	bne.n	80050ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	005b      	lsls	r3, r3, #1
 8005054:	2203      	movs	r2, #3
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	43db      	mvns	r3, r3
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	4013      	ands	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	68da      	ldr	r2, [r3, #12]
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	005b      	lsls	r3, r3, #1
 800506a:	fa02 f303 	lsl.w	r3, r2, r3
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4313      	orrs	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	69ba      	ldr	r2, [r7, #24]
 8005078:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005080:	2201      	movs	r2, #1
 8005082:	69fb      	ldr	r3, [r7, #28]
 8005084:	fa02 f303 	lsl.w	r3, r2, r3
 8005088:	43db      	mvns	r3, r3
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	4013      	ands	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	091b      	lsrs	r3, r3, #4
 8005096:	f003 0201 	and.w	r2, r3, #1
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	fa02 f303 	lsl.w	r3, r2, r3
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69ba      	ldr	r2, [r7, #24]
 80050aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f003 0303 	and.w	r3, r3, #3
 80050b4:	2b03      	cmp	r3, #3
 80050b6:	d017      	beq.n	80050e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	2203      	movs	r2, #3
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	43db      	mvns	r3, r3
 80050ca:	69ba      	ldr	r2, [r7, #24]
 80050cc:	4013      	ands	r3, r2
 80050ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	4313      	orrs	r3, r2
 80050e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69ba      	ldr	r2, [r7, #24]
 80050e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f003 0303 	and.w	r3, r3, #3
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d123      	bne.n	800513c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	08da      	lsrs	r2, r3, #3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3208      	adds	r2, #8
 80050fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005100:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	220f      	movs	r2, #15
 800510c:	fa02 f303 	lsl.w	r3, r2, r3
 8005110:	43db      	mvns	r3, r3
 8005112:	69ba      	ldr	r2, [r7, #24]
 8005114:	4013      	ands	r3, r2
 8005116:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	f003 0307 	and.w	r3, r3, #7
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	fa02 f303 	lsl.w	r3, r2, r3
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	4313      	orrs	r3, r2
 800512c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	08da      	lsrs	r2, r3, #3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	3208      	adds	r2, #8
 8005136:	69b9      	ldr	r1, [r7, #24]
 8005138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	2203      	movs	r2, #3
 8005148:	fa02 f303 	lsl.w	r3, r2, r3
 800514c:	43db      	mvns	r3, r3
 800514e:	69ba      	ldr	r2, [r7, #24]
 8005150:	4013      	ands	r3, r2
 8005152:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f003 0203 	and.w	r2, r3, #3
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	005b      	lsls	r3, r3, #1
 8005160:	fa02 f303 	lsl.w	r3, r2, r3
 8005164:	69ba      	ldr	r2, [r7, #24]
 8005166:	4313      	orrs	r3, r2
 8005168:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005178:	2b00      	cmp	r3, #0
 800517a:	f000 80ae 	beq.w	80052da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	4b5d      	ldr	r3, [pc, #372]	@ (80052f8 <HAL_GPIO_Init+0x300>)
 8005184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005186:	4a5c      	ldr	r2, [pc, #368]	@ (80052f8 <HAL_GPIO_Init+0x300>)
 8005188:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800518c:	6453      	str	r3, [r2, #68]	@ 0x44
 800518e:	4b5a      	ldr	r3, [pc, #360]	@ (80052f8 <HAL_GPIO_Init+0x300>)
 8005190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005192:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005196:	60fb      	str	r3, [r7, #12]
 8005198:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800519a:	4a58      	ldr	r2, [pc, #352]	@ (80052fc <HAL_GPIO_Init+0x304>)
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	089b      	lsrs	r3, r3, #2
 80051a0:	3302      	adds	r3, #2
 80051a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	220f      	movs	r2, #15
 80051b2:	fa02 f303 	lsl.w	r3, r2, r3
 80051b6:	43db      	mvns	r3, r3
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	4013      	ands	r3, r2
 80051bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a4f      	ldr	r2, [pc, #316]	@ (8005300 <HAL_GPIO_Init+0x308>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d025      	beq.n	8005212 <HAL_GPIO_Init+0x21a>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a4e      	ldr	r2, [pc, #312]	@ (8005304 <HAL_GPIO_Init+0x30c>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d01f      	beq.n	800520e <HAL_GPIO_Init+0x216>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a4d      	ldr	r2, [pc, #308]	@ (8005308 <HAL_GPIO_Init+0x310>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d019      	beq.n	800520a <HAL_GPIO_Init+0x212>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a4c      	ldr	r2, [pc, #304]	@ (800530c <HAL_GPIO_Init+0x314>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d013      	beq.n	8005206 <HAL_GPIO_Init+0x20e>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a4b      	ldr	r2, [pc, #300]	@ (8005310 <HAL_GPIO_Init+0x318>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d00d      	beq.n	8005202 <HAL_GPIO_Init+0x20a>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a4a      	ldr	r2, [pc, #296]	@ (8005314 <HAL_GPIO_Init+0x31c>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d007      	beq.n	80051fe <HAL_GPIO_Init+0x206>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a49      	ldr	r2, [pc, #292]	@ (8005318 <HAL_GPIO_Init+0x320>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d101      	bne.n	80051fa <HAL_GPIO_Init+0x202>
 80051f6:	2306      	movs	r3, #6
 80051f8:	e00c      	b.n	8005214 <HAL_GPIO_Init+0x21c>
 80051fa:	2307      	movs	r3, #7
 80051fc:	e00a      	b.n	8005214 <HAL_GPIO_Init+0x21c>
 80051fe:	2305      	movs	r3, #5
 8005200:	e008      	b.n	8005214 <HAL_GPIO_Init+0x21c>
 8005202:	2304      	movs	r3, #4
 8005204:	e006      	b.n	8005214 <HAL_GPIO_Init+0x21c>
 8005206:	2303      	movs	r3, #3
 8005208:	e004      	b.n	8005214 <HAL_GPIO_Init+0x21c>
 800520a:	2302      	movs	r3, #2
 800520c:	e002      	b.n	8005214 <HAL_GPIO_Init+0x21c>
 800520e:	2301      	movs	r3, #1
 8005210:	e000      	b.n	8005214 <HAL_GPIO_Init+0x21c>
 8005212:	2300      	movs	r3, #0
 8005214:	69fa      	ldr	r2, [r7, #28]
 8005216:	f002 0203 	and.w	r2, r2, #3
 800521a:	0092      	lsls	r2, r2, #2
 800521c:	4093      	lsls	r3, r2
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	4313      	orrs	r3, r2
 8005222:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005224:	4935      	ldr	r1, [pc, #212]	@ (80052fc <HAL_GPIO_Init+0x304>)
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	089b      	lsrs	r3, r3, #2
 800522a:	3302      	adds	r3, #2
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005232:	4b3a      	ldr	r3, [pc, #232]	@ (800531c <HAL_GPIO_Init+0x324>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	43db      	mvns	r3, r3
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	4013      	ands	r3, r2
 8005240:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800524e:	69ba      	ldr	r2, [r7, #24]
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	4313      	orrs	r3, r2
 8005254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005256:	4a31      	ldr	r2, [pc, #196]	@ (800531c <HAL_GPIO_Init+0x324>)
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800525c:	4b2f      	ldr	r3, [pc, #188]	@ (800531c <HAL_GPIO_Init+0x324>)
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	43db      	mvns	r3, r3
 8005266:	69ba      	ldr	r2, [r7, #24]
 8005268:	4013      	ands	r3, r2
 800526a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005278:	69ba      	ldr	r2, [r7, #24]
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005280:	4a26      	ldr	r2, [pc, #152]	@ (800531c <HAL_GPIO_Init+0x324>)
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005286:	4b25      	ldr	r3, [pc, #148]	@ (800531c <HAL_GPIO_Init+0x324>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	43db      	mvns	r3, r3
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	4013      	ands	r3, r2
 8005294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80052a2:	69ba      	ldr	r2, [r7, #24]
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052aa:	4a1c      	ldr	r2, [pc, #112]	@ (800531c <HAL_GPIO_Init+0x324>)
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052b0:	4b1a      	ldr	r3, [pc, #104]	@ (800531c <HAL_GPIO_Init+0x324>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	43db      	mvns	r3, r3
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	4013      	ands	r3, r2
 80052be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d003      	beq.n	80052d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80052cc:	69ba      	ldr	r2, [r7, #24]
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052d4:	4a11      	ldr	r2, [pc, #68]	@ (800531c <HAL_GPIO_Init+0x324>)
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	3301      	adds	r3, #1
 80052de:	61fb      	str	r3, [r7, #28]
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	2b0f      	cmp	r3, #15
 80052e4:	f67f ae96 	bls.w	8005014 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052e8:	bf00      	nop
 80052ea:	bf00      	nop
 80052ec:	3724      	adds	r7, #36	@ 0x24
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	40023800 	.word	0x40023800
 80052fc:	40013800 	.word	0x40013800
 8005300:	40020000 	.word	0x40020000
 8005304:	40020400 	.word	0x40020400
 8005308:	40020800 	.word	0x40020800
 800530c:	40020c00 	.word	0x40020c00
 8005310:	40021000 	.word	0x40021000
 8005314:	40021400 	.word	0x40021400
 8005318:	40021800 	.word	0x40021800
 800531c:	40013c00 	.word	0x40013c00

08005320 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005320:	b480      	push	{r7}
 8005322:	b087      	sub	sp, #28
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800532a:	2300      	movs	r3, #0
 800532c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800532e:	2300      	movs	r3, #0
 8005330:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005332:	2300      	movs	r3, #0
 8005334:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005336:	2300      	movs	r3, #0
 8005338:	617b      	str	r3, [r7, #20]
 800533a:	e0c7      	b.n	80054cc <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800533c:	2201      	movs	r2, #1
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005346:	683a      	ldr	r2, [r7, #0]
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	4013      	ands	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	429a      	cmp	r2, r3
 8005354:	f040 80b7 	bne.w	80054c6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005358:	4a62      	ldr	r2, [pc, #392]	@ (80054e4 <HAL_GPIO_DeInit+0x1c4>)
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	089b      	lsrs	r3, r3, #2
 800535e:	3302      	adds	r3, #2
 8005360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005364:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f003 0303 	and.w	r3, r3, #3
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	220f      	movs	r2, #15
 8005370:	fa02 f303 	lsl.w	r3, r2, r3
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	4013      	ands	r3, r2
 8005378:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a5a      	ldr	r2, [pc, #360]	@ (80054e8 <HAL_GPIO_DeInit+0x1c8>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d025      	beq.n	80053ce <HAL_GPIO_DeInit+0xae>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a59      	ldr	r2, [pc, #356]	@ (80054ec <HAL_GPIO_DeInit+0x1cc>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d01f      	beq.n	80053ca <HAL_GPIO_DeInit+0xaa>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a58      	ldr	r2, [pc, #352]	@ (80054f0 <HAL_GPIO_DeInit+0x1d0>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d019      	beq.n	80053c6 <HAL_GPIO_DeInit+0xa6>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a57      	ldr	r2, [pc, #348]	@ (80054f4 <HAL_GPIO_DeInit+0x1d4>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d013      	beq.n	80053c2 <HAL_GPIO_DeInit+0xa2>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a56      	ldr	r2, [pc, #344]	@ (80054f8 <HAL_GPIO_DeInit+0x1d8>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d00d      	beq.n	80053be <HAL_GPIO_DeInit+0x9e>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a55      	ldr	r2, [pc, #340]	@ (80054fc <HAL_GPIO_DeInit+0x1dc>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d007      	beq.n	80053ba <HAL_GPIO_DeInit+0x9a>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a54      	ldr	r2, [pc, #336]	@ (8005500 <HAL_GPIO_DeInit+0x1e0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d101      	bne.n	80053b6 <HAL_GPIO_DeInit+0x96>
 80053b2:	2306      	movs	r3, #6
 80053b4:	e00c      	b.n	80053d0 <HAL_GPIO_DeInit+0xb0>
 80053b6:	2307      	movs	r3, #7
 80053b8:	e00a      	b.n	80053d0 <HAL_GPIO_DeInit+0xb0>
 80053ba:	2305      	movs	r3, #5
 80053bc:	e008      	b.n	80053d0 <HAL_GPIO_DeInit+0xb0>
 80053be:	2304      	movs	r3, #4
 80053c0:	e006      	b.n	80053d0 <HAL_GPIO_DeInit+0xb0>
 80053c2:	2303      	movs	r3, #3
 80053c4:	e004      	b.n	80053d0 <HAL_GPIO_DeInit+0xb0>
 80053c6:	2302      	movs	r3, #2
 80053c8:	e002      	b.n	80053d0 <HAL_GPIO_DeInit+0xb0>
 80053ca:	2301      	movs	r3, #1
 80053cc:	e000      	b.n	80053d0 <HAL_GPIO_DeInit+0xb0>
 80053ce:	2300      	movs	r3, #0
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	f002 0203 	and.w	r2, r2, #3
 80053d6:	0092      	lsls	r2, r2, #2
 80053d8:	4093      	lsls	r3, r2
 80053da:	68ba      	ldr	r2, [r7, #8]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d132      	bne.n	8005446 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80053e0:	4b48      	ldr	r3, [pc, #288]	@ (8005504 <HAL_GPIO_DeInit+0x1e4>)
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	43db      	mvns	r3, r3
 80053e8:	4946      	ldr	r1, [pc, #280]	@ (8005504 <HAL_GPIO_DeInit+0x1e4>)
 80053ea:	4013      	ands	r3, r2
 80053ec:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80053ee:	4b45      	ldr	r3, [pc, #276]	@ (8005504 <HAL_GPIO_DeInit+0x1e4>)
 80053f0:	685a      	ldr	r2, [r3, #4]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	43db      	mvns	r3, r3
 80053f6:	4943      	ldr	r1, [pc, #268]	@ (8005504 <HAL_GPIO_DeInit+0x1e4>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80053fc:	4b41      	ldr	r3, [pc, #260]	@ (8005504 <HAL_GPIO_DeInit+0x1e4>)
 80053fe:	68da      	ldr	r2, [r3, #12]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	43db      	mvns	r3, r3
 8005404:	493f      	ldr	r1, [pc, #252]	@ (8005504 <HAL_GPIO_DeInit+0x1e4>)
 8005406:	4013      	ands	r3, r2
 8005408:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800540a:	4b3e      	ldr	r3, [pc, #248]	@ (8005504 <HAL_GPIO_DeInit+0x1e4>)
 800540c:	689a      	ldr	r2, [r3, #8]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	43db      	mvns	r3, r3
 8005412:	493c      	ldr	r1, [pc, #240]	@ (8005504 <HAL_GPIO_DeInit+0x1e4>)
 8005414:	4013      	ands	r3, r2
 8005416:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f003 0303 	and.w	r3, r3, #3
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	220f      	movs	r2, #15
 8005422:	fa02 f303 	lsl.w	r3, r2, r3
 8005426:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005428:	4a2e      	ldr	r2, [pc, #184]	@ (80054e4 <HAL_GPIO_DeInit+0x1c4>)
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	089b      	lsrs	r3, r3, #2
 800542e:	3302      	adds	r3, #2
 8005430:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	43da      	mvns	r2, r3
 8005438:	482a      	ldr	r0, [pc, #168]	@ (80054e4 <HAL_GPIO_DeInit+0x1c4>)
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	089b      	lsrs	r3, r3, #2
 800543e:	400a      	ands	r2, r1
 8005440:	3302      	adds	r3, #2
 8005442:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	005b      	lsls	r3, r3, #1
 800544e:	2103      	movs	r1, #3
 8005450:	fa01 f303 	lsl.w	r3, r1, r3
 8005454:	43db      	mvns	r3, r3
 8005456:	401a      	ands	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	08da      	lsrs	r2, r3, #3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	3208      	adds	r2, #8
 8005464:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f003 0307 	and.w	r3, r3, #7
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	220f      	movs	r2, #15
 8005472:	fa02 f303 	lsl.w	r3, r2, r3
 8005476:	43db      	mvns	r3, r3
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	08d2      	lsrs	r2, r2, #3
 800547c:	4019      	ands	r1, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	3208      	adds	r2, #8
 8005482:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	2103      	movs	r1, #3
 8005490:	fa01 f303 	lsl.w	r3, r1, r3
 8005494:	43db      	mvns	r3, r3
 8005496:	401a      	ands	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	2101      	movs	r1, #1
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	fa01 f303 	lsl.w	r3, r1, r3
 80054a8:	43db      	mvns	r3, r3
 80054aa:	401a      	ands	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689a      	ldr	r2, [r3, #8]
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	2103      	movs	r1, #3
 80054ba:	fa01 f303 	lsl.w	r3, r1, r3
 80054be:	43db      	mvns	r3, r3
 80054c0:	401a      	ands	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	3301      	adds	r3, #1
 80054ca:	617b      	str	r3, [r7, #20]
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	2b0f      	cmp	r3, #15
 80054d0:	f67f af34 	bls.w	800533c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80054d4:	bf00      	nop
 80054d6:	bf00      	nop
 80054d8:	371c      	adds	r7, #28
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	40013800 	.word	0x40013800
 80054e8:	40020000 	.word	0x40020000
 80054ec:	40020400 	.word	0x40020400
 80054f0:	40020800 	.word	0x40020800
 80054f4:	40020c00 	.word	0x40020c00
 80054f8:	40021000 	.word	0x40021000
 80054fc:	40021400 	.word	0x40021400
 8005500:	40021800 	.word	0x40021800
 8005504:	40013c00 	.word	0x40013c00

08005508 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	460b      	mov	r3, r1
 8005512:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	887b      	ldrh	r3, [r7, #2]
 800551a:	4013      	ands	r3, r2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d002      	beq.n	8005526 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005520:	2301      	movs	r3, #1
 8005522:	73fb      	strb	r3, [r7, #15]
 8005524:	e001      	b.n	800552a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005526:	2300      	movs	r3, #0
 8005528:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800552a:	7bfb      	ldrb	r3, [r7, #15]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3714      	adds	r7, #20
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	460b      	mov	r3, r1
 8005542:	807b      	strh	r3, [r7, #2]
 8005544:	4613      	mov	r3, r2
 8005546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005548:	787b      	ldrb	r3, [r7, #1]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800554e:	887a      	ldrh	r2, [r7, #2]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005554:	e003      	b.n	800555e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005556:	887b      	ldrh	r3, [r7, #2]
 8005558:	041a      	lsls	r2, r3, #16
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	619a      	str	r2, [r3, #24]
}
 800555e:	bf00      	nop
 8005560:	370c      	adds	r7, #12
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
	...

0800556c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d101      	bne.n	800557e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e12b      	b.n	80057d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d106      	bne.n	8005598 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f7fe f83e 	bl	8003614 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2224      	movs	r2, #36	@ 0x24
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f022 0201 	bic.w	r2, r2, #1
 80055ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80055d0:	f001 fa40 	bl	8006a54 <HAL_RCC_GetPCLK1Freq>
 80055d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	4a81      	ldr	r2, [pc, #516]	@ (80057e0 <HAL_I2C_Init+0x274>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d807      	bhi.n	80055f0 <HAL_I2C_Init+0x84>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4a80      	ldr	r2, [pc, #512]	@ (80057e4 <HAL_I2C_Init+0x278>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	bf94      	ite	ls
 80055e8:	2301      	movls	r3, #1
 80055ea:	2300      	movhi	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	e006      	b.n	80055fe <HAL_I2C_Init+0x92>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	4a7d      	ldr	r2, [pc, #500]	@ (80057e8 <HAL_I2C_Init+0x27c>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	bf94      	ite	ls
 80055f8:	2301      	movls	r3, #1
 80055fa:	2300      	movhi	r3, #0
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e0e7      	b.n	80057d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	4a78      	ldr	r2, [pc, #480]	@ (80057ec <HAL_I2C_Init+0x280>)
 800560a:	fba2 2303 	umull	r2, r3, r2, r3
 800560e:	0c9b      	lsrs	r3, r3, #18
 8005610:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	430a      	orrs	r2, r1
 8005624:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	4a6a      	ldr	r2, [pc, #424]	@ (80057e0 <HAL_I2C_Init+0x274>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d802      	bhi.n	8005640 <HAL_I2C_Init+0xd4>
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	3301      	adds	r3, #1
 800563e:	e009      	b.n	8005654 <HAL_I2C_Init+0xe8>
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005646:	fb02 f303 	mul.w	r3, r2, r3
 800564a:	4a69      	ldr	r2, [pc, #420]	@ (80057f0 <HAL_I2C_Init+0x284>)
 800564c:	fba2 2303 	umull	r2, r3, r2, r3
 8005650:	099b      	lsrs	r3, r3, #6
 8005652:	3301      	adds	r3, #1
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	6812      	ldr	r2, [r2, #0]
 8005658:	430b      	orrs	r3, r1
 800565a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005666:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	495c      	ldr	r1, [pc, #368]	@ (80057e0 <HAL_I2C_Init+0x274>)
 8005670:	428b      	cmp	r3, r1
 8005672:	d819      	bhi.n	80056a8 <HAL_I2C_Init+0x13c>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	1e59      	subs	r1, r3, #1
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005682:	1c59      	adds	r1, r3, #1
 8005684:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005688:	400b      	ands	r3, r1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00a      	beq.n	80056a4 <HAL_I2C_Init+0x138>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	1e59      	subs	r1, r3, #1
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	005b      	lsls	r3, r3, #1
 8005698:	fbb1 f3f3 	udiv	r3, r1, r3
 800569c:	3301      	adds	r3, #1
 800569e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056a2:	e051      	b.n	8005748 <HAL_I2C_Init+0x1dc>
 80056a4:	2304      	movs	r3, #4
 80056a6:	e04f      	b.n	8005748 <HAL_I2C_Init+0x1dc>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d111      	bne.n	80056d4 <HAL_I2C_Init+0x168>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	1e58      	subs	r0, r3, #1
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6859      	ldr	r1, [r3, #4]
 80056b8:	460b      	mov	r3, r1
 80056ba:	005b      	lsls	r3, r3, #1
 80056bc:	440b      	add	r3, r1
 80056be:	fbb0 f3f3 	udiv	r3, r0, r3
 80056c2:	3301      	adds	r3, #1
 80056c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	bf0c      	ite	eq
 80056cc:	2301      	moveq	r3, #1
 80056ce:	2300      	movne	r3, #0
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	e012      	b.n	80056fa <HAL_I2C_Init+0x18e>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	1e58      	subs	r0, r3, #1
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6859      	ldr	r1, [r3, #4]
 80056dc:	460b      	mov	r3, r1
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	440b      	add	r3, r1
 80056e2:	0099      	lsls	r1, r3, #2
 80056e4:	440b      	add	r3, r1
 80056e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80056ea:	3301      	adds	r3, #1
 80056ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	bf0c      	ite	eq
 80056f4:	2301      	moveq	r3, #1
 80056f6:	2300      	movne	r3, #0
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <HAL_I2C_Init+0x196>
 80056fe:	2301      	movs	r3, #1
 8005700:	e022      	b.n	8005748 <HAL_I2C_Init+0x1dc>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10e      	bne.n	8005728 <HAL_I2C_Init+0x1bc>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	1e58      	subs	r0, r3, #1
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6859      	ldr	r1, [r3, #4]
 8005712:	460b      	mov	r3, r1
 8005714:	005b      	lsls	r3, r3, #1
 8005716:	440b      	add	r3, r1
 8005718:	fbb0 f3f3 	udiv	r3, r0, r3
 800571c:	3301      	adds	r3, #1
 800571e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005726:	e00f      	b.n	8005748 <HAL_I2C_Init+0x1dc>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	1e58      	subs	r0, r3, #1
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6859      	ldr	r1, [r3, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	440b      	add	r3, r1
 8005736:	0099      	lsls	r1, r3, #2
 8005738:	440b      	add	r3, r1
 800573a:	fbb0 f3f3 	udiv	r3, r0, r3
 800573e:	3301      	adds	r3, #1
 8005740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005744:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005748:	6879      	ldr	r1, [r7, #4]
 800574a:	6809      	ldr	r1, [r1, #0]
 800574c:	4313      	orrs	r3, r2
 800574e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	69da      	ldr	r2, [r3, #28]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	431a      	orrs	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005776:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	6911      	ldr	r1, [r2, #16]
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	68d2      	ldr	r2, [r2, #12]
 8005782:	4311      	orrs	r1, r2
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	6812      	ldr	r2, [r2, #0]
 8005788:	430b      	orrs	r3, r1
 800578a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	695a      	ldr	r2, [r3, #20]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	431a      	orrs	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	430a      	orrs	r2, r1
 80057a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f042 0201 	orr.w	r2, r2, #1
 80057b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2220      	movs	r2, #32
 80057c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	000186a0 	.word	0x000186a0
 80057e4:	001e847f 	.word	0x001e847f
 80057e8:	003d08ff 	.word	0x003d08ff
 80057ec:	431bde83 	.word	0x431bde83
 80057f0:	10624dd3 	.word	0x10624dd3

080057f4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b082      	sub	sp, #8
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d101      	bne.n	8005806 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e021      	b.n	800584a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2224      	movs	r2, #36	@ 0x24
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0201 	bic.w	r2, r2, #1
 800581c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f7fd ff98 	bl	8003754 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3708      	adds	r7, #8
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
	...

08005854 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b088      	sub	sp, #32
 8005858:	af02      	add	r7, sp, #8
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	4608      	mov	r0, r1
 800585e:	4611      	mov	r1, r2
 8005860:	461a      	mov	r2, r3
 8005862:	4603      	mov	r3, r0
 8005864:	817b      	strh	r3, [r7, #10]
 8005866:	460b      	mov	r3, r1
 8005868:	813b      	strh	r3, [r7, #8]
 800586a:	4613      	mov	r3, r2
 800586c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800586e:	f7fe fe83 	bl	8004578 <HAL_GetTick>
 8005872:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b20      	cmp	r3, #32
 800587e:	f040 80d9 	bne.w	8005a34 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	2319      	movs	r3, #25
 8005888:	2201      	movs	r2, #1
 800588a:	496d      	ldr	r1, [pc, #436]	@ (8005a40 <HAL_I2C_Mem_Write+0x1ec>)
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 fdb9 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d001      	beq.n	800589c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005898:	2302      	movs	r3, #2
 800589a:	e0cc      	b.n	8005a36 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d101      	bne.n	80058aa <HAL_I2C_Mem_Write+0x56>
 80058a6:	2302      	movs	r3, #2
 80058a8:	e0c5      	b.n	8005a36 <HAL_I2C_Mem_Write+0x1e2>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0301 	and.w	r3, r3, #1
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d007      	beq.n	80058d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0201 	orr.w	r2, r2, #1
 80058ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2221      	movs	r2, #33	@ 0x21
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2240      	movs	r2, #64	@ 0x40
 80058ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6a3a      	ldr	r2, [r7, #32]
 80058fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005900:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005906:	b29a      	uxth	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	4a4d      	ldr	r2, [pc, #308]	@ (8005a44 <HAL_I2C_Mem_Write+0x1f0>)
 8005910:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005912:	88f8      	ldrh	r0, [r7, #6]
 8005914:	893a      	ldrh	r2, [r7, #8]
 8005916:	8979      	ldrh	r1, [r7, #10]
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	9301      	str	r3, [sp, #4]
 800591c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800591e:	9300      	str	r3, [sp, #0]
 8005920:	4603      	mov	r3, r0
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f000 fbf0 	bl	8006108 <I2C_RequestMemoryWrite>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d052      	beq.n	80059d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e081      	b.n	8005a36 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 fe7e 	bl	8006638 <I2C_WaitOnTXEFlagUntilTimeout>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00d      	beq.n	800595e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005946:	2b04      	cmp	r3, #4
 8005948:	d107      	bne.n	800595a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005958:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e06b      	b.n	8005a36 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005962:	781a      	ldrb	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596e:	1c5a      	adds	r2, r3, #1
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005978:	3b01      	subs	r3, #1
 800597a:	b29a      	uxth	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005984:	b29b      	uxth	r3, r3
 8005986:	3b01      	subs	r3, #1
 8005988:	b29a      	uxth	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	f003 0304 	and.w	r3, r3, #4
 8005998:	2b04      	cmp	r3, #4
 800599a:	d11b      	bne.n	80059d4 <HAL_I2C_Mem_Write+0x180>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d017      	beq.n	80059d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a8:	781a      	ldrb	r2, [r3, #0]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b4:	1c5a      	adds	r2, r3, #1
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059be:	3b01      	subs	r3, #1
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	3b01      	subs	r3, #1
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1aa      	bne.n	8005932 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f000 fe71 	bl	80066c8 <I2C_WaitOnBTFFlagUntilTimeout>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00d      	beq.n	8005a08 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f0:	2b04      	cmp	r3, #4
 80059f2:	d107      	bne.n	8005a04 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a02:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e016      	b.n	8005a36 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005a30:	2300      	movs	r3, #0
 8005a32:	e000      	b.n	8005a36 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005a34:	2302      	movs	r3, #2
  }
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3718      	adds	r7, #24
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	00100002 	.word	0x00100002
 8005a44:	ffff0000 	.word	0xffff0000

08005a48 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08c      	sub	sp, #48	@ 0x30
 8005a4c:	af02      	add	r7, sp, #8
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	4608      	mov	r0, r1
 8005a52:	4611      	mov	r1, r2
 8005a54:	461a      	mov	r2, r3
 8005a56:	4603      	mov	r3, r0
 8005a58:	817b      	strh	r3, [r7, #10]
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	813b      	strh	r3, [r7, #8]
 8005a5e:	4613      	mov	r3, r2
 8005a60:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a62:	f7fe fd89 	bl	8004578 <HAL_GetTick>
 8005a66:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b20      	cmp	r3, #32
 8005a72:	f040 8214 	bne.w	8005e9e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	2319      	movs	r3, #25
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	497b      	ldr	r1, [pc, #492]	@ (8005c6c <HAL_I2C_Mem_Read+0x224>)
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	f000 fcbf 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d001      	beq.n	8005a90 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	e207      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d101      	bne.n	8005a9e <HAL_I2C_Mem_Read+0x56>
 8005a9a:	2302      	movs	r3, #2
 8005a9c:	e200      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0301 	and.w	r3, r3, #1
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d007      	beq.n	8005ac4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f042 0201 	orr.w	r2, r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ad2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2222      	movs	r2, #34	@ 0x22
 8005ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2240      	movs	r2, #64	@ 0x40
 8005ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005af4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4a5b      	ldr	r2, [pc, #364]	@ (8005c70 <HAL_I2C_Mem_Read+0x228>)
 8005b04:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b06:	88f8      	ldrh	r0, [r7, #6]
 8005b08:	893a      	ldrh	r2, [r7, #8]
 8005b0a:	8979      	ldrh	r1, [r7, #10]
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0e:	9301      	str	r3, [sp, #4]
 8005b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	4603      	mov	r3, r0
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f000 fb8c 	bl	8006234 <I2C_RequestMemoryRead>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e1bc      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d113      	bne.n	8005b56 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b2e:	2300      	movs	r3, #0
 8005b30:	623b      	str	r3, [r7, #32]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	695b      	ldr	r3, [r3, #20]
 8005b38:	623b      	str	r3, [r7, #32]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	623b      	str	r3, [r7, #32]
 8005b42:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	e190      	b.n	8005e78 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d11b      	bne.n	8005b96 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b6e:	2300      	movs	r3, #0
 8005b70:	61fb      	str	r3, [r7, #28]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	695b      	ldr	r3, [r3, #20]
 8005b78:	61fb      	str	r3, [r7, #28]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	61fb      	str	r3, [r7, #28]
 8005b82:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b92:	601a      	str	r2, [r3, #0]
 8005b94:	e170      	b.n	8005e78 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d11b      	bne.n	8005bd6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bbc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	61bb      	str	r3, [r7, #24]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	61bb      	str	r3, [r7, #24]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	61bb      	str	r3, [r7, #24]
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	e150      	b.n	8005e78 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	617b      	str	r3, [r7, #20]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	695b      	ldr	r3, [r3, #20]
 8005be0:	617b      	str	r3, [r7, #20]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	617b      	str	r3, [r7, #20]
 8005bea:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005bec:	e144      	b.n	8005e78 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bf2:	2b03      	cmp	r3, #3
 8005bf4:	f200 80f1 	bhi.w	8005dda <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d123      	bne.n	8005c48 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c02:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005c04:	68f8      	ldr	r0, [r7, #12]
 8005c06:	f000 fda7 	bl	8006758 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e145      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	691a      	ldr	r2, [r3, #16]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1e:	b2d2      	uxtb	r2, r2
 8005c20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c26:	1c5a      	adds	r2, r3, #1
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c30:	3b01      	subs	r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c46:	e117      	b.n	8005e78 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d14e      	bne.n	8005cee <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c52:	9300      	str	r3, [sp, #0]
 8005c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c56:	2200      	movs	r2, #0
 8005c58:	4906      	ldr	r1, [pc, #24]	@ (8005c74 <HAL_I2C_Mem_Read+0x22c>)
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 fbd2 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d008      	beq.n	8005c78 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e11a      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
 8005c6a:	bf00      	nop
 8005c6c:	00100002 	.word	0x00100002
 8005c70:	ffff0000 	.word	0xffff0000
 8005c74:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	691a      	ldr	r2, [r3, #16]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c92:	b2d2      	uxtb	r2, r2
 8005c94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9a:	1c5a      	adds	r2, r3, #1
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	691a      	ldr	r2, [r3, #16]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc4:	b2d2      	uxtb	r2, r2
 8005cc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ccc:	1c5a      	adds	r2, r3, #1
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	b29a      	uxth	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	b29a      	uxth	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005cec:	e0c4      	b.n	8005e78 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	496c      	ldr	r1, [pc, #432]	@ (8005ea8 <HAL_I2C_Mem_Read+0x460>)
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 fb83 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d001      	beq.n	8005d08 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e0cb      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	691a      	ldr	r2, [r3, #16]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d22:	b2d2      	uxtb	r2, r2
 8005d24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2a:	1c5a      	adds	r2, r3, #1
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d34:	3b01      	subs	r3, #1
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	3b01      	subs	r3, #1
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d50:	2200      	movs	r2, #0
 8005d52:	4955      	ldr	r1, [pc, #340]	@ (8005ea8 <HAL_I2C_Mem_Read+0x460>)
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f000 fb55 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d001      	beq.n	8005d64 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e09d      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	691a      	ldr	r2, [r3, #16]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d90:	3b01      	subs	r3, #1
 8005d92:	b29a      	uxth	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	691a      	ldr	r2, [r3, #16]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db0:	b2d2      	uxtb	r2, r2
 8005db2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db8:	1c5a      	adds	r2, r3, #1
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005dd8:	e04e      	b.n	8005e78 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ddc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f000 fcba 	bl	8006758 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d001      	beq.n	8005dee <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e058      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	691a      	ldr	r2, [r3, #16]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df8:	b2d2      	uxtb	r2, r2
 8005dfa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e00:	1c5a      	adds	r2, r3, #1
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	b29a      	uxth	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d124      	bne.n	8005e78 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e32:	2b03      	cmp	r3, #3
 8005e34:	d107      	bne.n	8005e46 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e44:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	691a      	ldr	r2, [r3, #16]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e50:	b2d2      	uxtb	r2, r2
 8005e52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e62:	3b01      	subs	r3, #1
 8005e64:	b29a      	uxth	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	3b01      	subs	r3, #1
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f47f aeb6 	bne.w	8005bee <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2220      	movs	r2, #32
 8005e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	e000      	b.n	8005ea0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005e9e:	2302      	movs	r3, #2
  }
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3728      	adds	r7, #40	@ 0x28
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	00010004 	.word	0x00010004

08005eac <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b08a      	sub	sp, #40	@ 0x28
 8005eb0:	af02      	add	r7, sp, #8
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	607a      	str	r2, [r7, #4]
 8005eb6:	603b      	str	r3, [r7, #0]
 8005eb8:	460b      	mov	r3, r1
 8005eba:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005ebc:	f7fe fb5c 	bl	8004578 <HAL_GetTick>
 8005ec0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	2b20      	cmp	r3, #32
 8005ed0:	f040 8111 	bne.w	80060f6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	9300      	str	r3, [sp, #0]
 8005ed8:	2319      	movs	r3, #25
 8005eda:	2201      	movs	r2, #1
 8005edc:	4988      	ldr	r1, [pc, #544]	@ (8006100 <HAL_I2C_IsDeviceReady+0x254>)
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f000 fa90 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005eea:	2302      	movs	r3, #2
 8005eec:	e104      	b.n	80060f8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d101      	bne.n	8005efc <HAL_I2C_IsDeviceReady+0x50>
 8005ef8:	2302      	movs	r3, #2
 8005efa:	e0fd      	b.n	80060f8 <HAL_I2C_IsDeviceReady+0x24c>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0301 	and.w	r3, r3, #1
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d007      	beq.n	8005f22 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f042 0201 	orr.w	r2, r2, #1
 8005f20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2224      	movs	r2, #36	@ 0x24
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	4a70      	ldr	r2, [pc, #448]	@ (8006104 <HAL_I2C_IsDeviceReady+0x258>)
 8005f44:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f54:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	9300      	str	r3, [sp, #0]
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f000 fa4e 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00d      	beq.n	8005f8a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f7c:	d103      	bne.n	8005f86 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f84:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e0b6      	b.n	80060f8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f8a:	897b      	ldrh	r3, [r7, #10]
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	461a      	mov	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f98:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005f9a:	f7fe faed 	bl	8004578 <HAL_GetTick>
 8005f9e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	695b      	ldr	r3, [r3, #20]
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	bf0c      	ite	eq
 8005fae:	2301      	moveq	r3, #1
 8005fb0:	2300      	movne	r3, #0
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	695b      	ldr	r3, [r3, #20]
 8005fbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fc4:	bf0c      	ite	eq
 8005fc6:	2301      	moveq	r3, #1
 8005fc8:	2300      	movne	r3, #0
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005fce:	e025      	b.n	800601c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005fd0:	f7fe fad2 	bl	8004578 <HAL_GetTick>
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	1ad3      	subs	r3, r2, r3
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d302      	bcc.n	8005fe6 <HAL_I2C_IsDeviceReady+0x13a>
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d103      	bne.n	8005fee <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	22a0      	movs	r2, #160	@ 0xa0
 8005fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	f003 0302 	and.w	r3, r3, #2
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	bf0c      	ite	eq
 8005ffc:	2301      	moveq	r3, #1
 8005ffe:	2300      	movne	r3, #0
 8006000:	b2db      	uxtb	r3, r3
 8006002:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	695b      	ldr	r3, [r3, #20]
 800600a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800600e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006012:	bf0c      	ite	eq
 8006014:	2301      	moveq	r3, #1
 8006016:	2300      	movne	r3, #0
 8006018:	b2db      	uxtb	r3, r3
 800601a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2ba0      	cmp	r3, #160	@ 0xa0
 8006026:	d005      	beq.n	8006034 <HAL_I2C_IsDeviceReady+0x188>
 8006028:	7dfb      	ldrb	r3, [r7, #23]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d102      	bne.n	8006034 <HAL_I2C_IsDeviceReady+0x188>
 800602e:	7dbb      	ldrb	r3, [r7, #22]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d0cd      	beq.n	8005fd0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2220      	movs	r2, #32
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	f003 0302 	and.w	r3, r3, #2
 8006046:	2b02      	cmp	r3, #2
 8006048:	d129      	bne.n	800609e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006058:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800605a:	2300      	movs	r3, #0
 800605c:	613b      	str	r3, [r7, #16]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	613b      	str	r3, [r7, #16]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	613b      	str	r3, [r7, #16]
 800606e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	2319      	movs	r3, #25
 8006076:	2201      	movs	r2, #1
 8006078:	4921      	ldr	r1, [pc, #132]	@ (8006100 <HAL_I2C_IsDeviceReady+0x254>)
 800607a:	68f8      	ldr	r0, [r7, #12]
 800607c:	f000 f9c2 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	d001      	beq.n	800608a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e036      	b.n	80060f8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2220      	movs	r2, #32
 800608e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800609a:	2300      	movs	r3, #0
 800609c:	e02c      	b.n	80060f8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060ac:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80060b6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	9300      	str	r3, [sp, #0]
 80060bc:	2319      	movs	r3, #25
 80060be:	2201      	movs	r2, #1
 80060c0:	490f      	ldr	r1, [pc, #60]	@ (8006100 <HAL_I2C_IsDeviceReady+0x254>)
 80060c2:	68f8      	ldr	r0, [r7, #12]
 80060c4:	f000 f99e 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d001      	beq.n	80060d2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e012      	b.n	80060f8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	3301      	adds	r3, #1
 80060d6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	429a      	cmp	r2, r3
 80060de:	f4ff af32 	bcc.w	8005f46 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2220      	movs	r2, #32
 80060e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e000      	b.n	80060f8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80060f6:	2302      	movs	r3, #2
  }
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3720      	adds	r7, #32
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	00100002 	.word	0x00100002
 8006104:	ffff0000 	.word	0xffff0000

08006108 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b088      	sub	sp, #32
 800610c:	af02      	add	r7, sp, #8
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	4608      	mov	r0, r1
 8006112:	4611      	mov	r1, r2
 8006114:	461a      	mov	r2, r3
 8006116:	4603      	mov	r3, r0
 8006118:	817b      	strh	r3, [r7, #10]
 800611a:	460b      	mov	r3, r1
 800611c:	813b      	strh	r3, [r7, #8]
 800611e:	4613      	mov	r3, r2
 8006120:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006130:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006134:	9300      	str	r3, [sp, #0]
 8006136:	6a3b      	ldr	r3, [r7, #32]
 8006138:	2200      	movs	r2, #0
 800613a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 f960 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00d      	beq.n	8006166 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006158:	d103      	bne.n	8006162 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006160:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e05f      	b.n	8006226 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006166:	897b      	ldrh	r3, [r7, #10]
 8006168:	b2db      	uxtb	r3, r3
 800616a:	461a      	mov	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006174:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006178:	6a3a      	ldr	r2, [r7, #32]
 800617a:	492d      	ldr	r1, [pc, #180]	@ (8006230 <I2C_RequestMemoryWrite+0x128>)
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 f9bb 	bl	80064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e04c      	b.n	8006226 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800618c:	2300      	movs	r3, #0
 800618e:	617b      	str	r3, [r7, #20]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	617b      	str	r3, [r7, #20]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061a4:	6a39      	ldr	r1, [r7, #32]
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f000 fa46 	bl	8006638 <I2C_WaitOnTXEFlagUntilTimeout>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00d      	beq.n	80061ce <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b6:	2b04      	cmp	r3, #4
 80061b8:	d107      	bne.n	80061ca <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e02b      	b.n	8006226 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061ce:	88fb      	ldrh	r3, [r7, #6]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d105      	bne.n	80061e0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061d4:	893b      	ldrh	r3, [r7, #8]
 80061d6:	b2da      	uxtb	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	611a      	str	r2, [r3, #16]
 80061de:	e021      	b.n	8006224 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80061e0:	893b      	ldrh	r3, [r7, #8]
 80061e2:	0a1b      	lsrs	r3, r3, #8
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061f0:	6a39      	ldr	r1, [r7, #32]
 80061f2:	68f8      	ldr	r0, [r7, #12]
 80061f4:	f000 fa20 	bl	8006638 <I2C_WaitOnTXEFlagUntilTimeout>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00d      	beq.n	800621a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006202:	2b04      	cmp	r3, #4
 8006204:	d107      	bne.n	8006216 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006214:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e005      	b.n	8006226 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800621a:	893b      	ldrh	r3, [r7, #8]
 800621c:	b2da      	uxtb	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	00010002 	.word	0x00010002

08006234 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b088      	sub	sp, #32
 8006238:	af02      	add	r7, sp, #8
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	4608      	mov	r0, r1
 800623e:	4611      	mov	r1, r2
 8006240:	461a      	mov	r2, r3
 8006242:	4603      	mov	r3, r0
 8006244:	817b      	strh	r3, [r7, #10]
 8006246:	460b      	mov	r3, r1
 8006248:	813b      	strh	r3, [r7, #8]
 800624a:	4613      	mov	r3, r2
 800624c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800625c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800626c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800626e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	2200      	movs	r2, #0
 8006276:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f000 f8c2 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d00d      	beq.n	80062a2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006294:	d103      	bne.n	800629e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800629c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e0aa      	b.n	80063f8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80062a2:	897b      	ldrh	r3, [r7, #10]
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	461a      	mov	r2, r3
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80062b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80062b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b4:	6a3a      	ldr	r2, [r7, #32]
 80062b6:	4952      	ldr	r1, [pc, #328]	@ (8006400 <I2C_RequestMemoryRead+0x1cc>)
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f000 f91d 	bl	80064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e097      	b.n	80063f8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062c8:	2300      	movs	r3, #0
 80062ca:	617b      	str	r3, [r7, #20]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	617b      	str	r3, [r7, #20]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	617b      	str	r3, [r7, #20]
 80062dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e0:	6a39      	ldr	r1, [r7, #32]
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	f000 f9a8 	bl	8006638 <I2C_WaitOnTXEFlagUntilTimeout>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00d      	beq.n	800630a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f2:	2b04      	cmp	r3, #4
 80062f4:	d107      	bne.n	8006306 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006304:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e076      	b.n	80063f8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800630a:	88fb      	ldrh	r3, [r7, #6]
 800630c:	2b01      	cmp	r3, #1
 800630e:	d105      	bne.n	800631c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006310:	893b      	ldrh	r3, [r7, #8]
 8006312:	b2da      	uxtb	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	611a      	str	r2, [r3, #16]
 800631a:	e021      	b.n	8006360 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800631c:	893b      	ldrh	r3, [r7, #8]
 800631e:	0a1b      	lsrs	r3, r3, #8
 8006320:	b29b      	uxth	r3, r3
 8006322:	b2da      	uxtb	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800632a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800632c:	6a39      	ldr	r1, [r7, #32]
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f000 f982 	bl	8006638 <I2C_WaitOnTXEFlagUntilTimeout>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d00d      	beq.n	8006356 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800633e:	2b04      	cmp	r3, #4
 8006340:	d107      	bne.n	8006352 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006350:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e050      	b.n	80063f8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006356:	893b      	ldrh	r3, [r7, #8]
 8006358:	b2da      	uxtb	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006362:	6a39      	ldr	r1, [r7, #32]
 8006364:	68f8      	ldr	r0, [r7, #12]
 8006366:	f000 f967 	bl	8006638 <I2C_WaitOnTXEFlagUntilTimeout>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d00d      	beq.n	800638c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006374:	2b04      	cmp	r3, #4
 8006376:	d107      	bne.n	8006388 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006386:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e035      	b.n	80063f8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800639a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80063a8:	68f8      	ldr	r0, [r7, #12]
 80063aa:	f000 f82b 	bl	8006404 <I2C_WaitOnFlagUntilTimeout>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00d      	beq.n	80063d0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063c2:	d103      	bne.n	80063cc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e013      	b.n	80063f8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80063d0:	897b      	ldrh	r3, [r7, #10]
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	f043 0301 	orr.w	r3, r3, #1
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e2:	6a3a      	ldr	r2, [r7, #32]
 80063e4:	4906      	ldr	r1, [pc, #24]	@ (8006400 <I2C_RequestMemoryRead+0x1cc>)
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 f886 	bl	80064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d001      	beq.n	80063f6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e000      	b.n	80063f8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80063f6:	2300      	movs	r3, #0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3718      	adds	r7, #24
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	00010002 	.word	0x00010002

08006404 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	603b      	str	r3, [r7, #0]
 8006410:	4613      	mov	r3, r2
 8006412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006414:	e048      	b.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800641c:	d044      	beq.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800641e:	f7fe f8ab 	bl	8004578 <HAL_GetTick>
 8006422:	4602      	mov	r2, r0
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	683a      	ldr	r2, [r7, #0]
 800642a:	429a      	cmp	r2, r3
 800642c:	d302      	bcc.n	8006434 <I2C_WaitOnFlagUntilTimeout+0x30>
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d139      	bne.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	0c1b      	lsrs	r3, r3, #16
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b01      	cmp	r3, #1
 800643c:	d10d      	bne.n	800645a <I2C_WaitOnFlagUntilTimeout+0x56>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	43da      	mvns	r2, r3
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	4013      	ands	r3, r2
 800644a:	b29b      	uxth	r3, r3
 800644c:	2b00      	cmp	r3, #0
 800644e:	bf0c      	ite	eq
 8006450:	2301      	moveq	r3, #1
 8006452:	2300      	movne	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	461a      	mov	r2, r3
 8006458:	e00c      	b.n	8006474 <I2C_WaitOnFlagUntilTimeout+0x70>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	43da      	mvns	r2, r3
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	4013      	ands	r3, r2
 8006466:	b29b      	uxth	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	bf0c      	ite	eq
 800646c:	2301      	moveq	r3, #1
 800646e:	2300      	movne	r3, #0
 8006470:	b2db      	uxtb	r3, r3
 8006472:	461a      	mov	r2, r3
 8006474:	79fb      	ldrb	r3, [r7, #7]
 8006476:	429a      	cmp	r2, r3
 8006478:	d116      	bne.n	80064a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2220      	movs	r2, #32
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006494:	f043 0220 	orr.w	r2, r3, #32
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e023      	b.n	80064f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	0c1b      	lsrs	r3, r3, #16
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d10d      	bne.n	80064ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	43da      	mvns	r2, r3
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	4013      	ands	r3, r2
 80064be:	b29b      	uxth	r3, r3
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	bf0c      	ite	eq
 80064c4:	2301      	moveq	r3, #1
 80064c6:	2300      	movne	r3, #0
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	461a      	mov	r2, r3
 80064cc:	e00c      	b.n	80064e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	43da      	mvns	r2, r3
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	4013      	ands	r3, r2
 80064da:	b29b      	uxth	r3, r3
 80064dc:	2b00      	cmp	r3, #0
 80064de:	bf0c      	ite	eq
 80064e0:	2301      	moveq	r3, #1
 80064e2:	2300      	movne	r3, #0
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	461a      	mov	r2, r3
 80064e8:	79fb      	ldrb	r3, [r7, #7]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d093      	beq.n	8006416 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3710      	adds	r7, #16
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
 8006504:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006506:	e071      	b.n	80065ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006512:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006516:	d123      	bne.n	8006560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006526:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006530:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2220      	movs	r2, #32
 800653c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654c:	f043 0204 	orr.w	r2, r3, #4
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e067      	b.n	8006630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006566:	d041      	beq.n	80065ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006568:	f7fe f806 	bl	8004578 <HAL_GetTick>
 800656c:	4602      	mov	r2, r0
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	1ad3      	subs	r3, r2, r3
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	429a      	cmp	r2, r3
 8006576:	d302      	bcc.n	800657e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d136      	bne.n	80065ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	0c1b      	lsrs	r3, r3, #16
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	d10c      	bne.n	80065a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	43da      	mvns	r2, r3
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	4013      	ands	r3, r2
 8006594:	b29b      	uxth	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	bf14      	ite	ne
 800659a:	2301      	movne	r3, #1
 800659c:	2300      	moveq	r3, #0
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	e00b      	b.n	80065ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	43da      	mvns	r2, r3
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	4013      	ands	r3, r2
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	bf14      	ite	ne
 80065b4:	2301      	movne	r3, #1
 80065b6:	2300      	moveq	r3, #0
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d016      	beq.n	80065ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d8:	f043 0220 	orr.w	r2, r3, #32
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e021      	b.n	8006630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	0c1b      	lsrs	r3, r3, #16
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d10c      	bne.n	8006610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	43da      	mvns	r2, r3
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	4013      	ands	r3, r2
 8006602:	b29b      	uxth	r3, r3
 8006604:	2b00      	cmp	r3, #0
 8006606:	bf14      	ite	ne
 8006608:	2301      	movne	r3, #1
 800660a:	2300      	moveq	r3, #0
 800660c:	b2db      	uxtb	r3, r3
 800660e:	e00b      	b.n	8006628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	43da      	mvns	r2, r3
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	4013      	ands	r3, r2
 800661c:	b29b      	uxth	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	bf14      	ite	ne
 8006622:	2301      	movne	r3, #1
 8006624:	2300      	moveq	r3, #0
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	f47f af6d 	bne.w	8006508 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006644:	e034      	b.n	80066b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f000 f8e3 	bl	8006812 <I2C_IsAcknowledgeFailed>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e034      	b.n	80066c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665c:	d028      	beq.n	80066b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800665e:	f7fd ff8b 	bl	8004578 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	429a      	cmp	r2, r3
 800666c:	d302      	bcc.n	8006674 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d11d      	bne.n	80066b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800667e:	2b80      	cmp	r3, #128	@ 0x80
 8006680:	d016      	beq.n	80066b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2220      	movs	r2, #32
 800668c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669c:	f043 0220 	orr.w	r2, r3, #32
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e007      	b.n	80066c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066ba:	2b80      	cmp	r3, #128	@ 0x80
 80066bc:	d1c3      	bne.n	8006646 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3710      	adds	r7, #16
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066d4:	e034      	b.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80066d6:	68f8      	ldr	r0, [r7, #12]
 80066d8:	f000 f89b 	bl	8006812 <I2C_IsAcknowledgeFailed>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d001      	beq.n	80066e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e034      	b.n	8006750 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ec:	d028      	beq.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ee:	f7fd ff43 	bl	8004578 <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d302      	bcc.n	8006704 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d11d      	bne.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	f003 0304 	and.w	r3, r3, #4
 800670e:	2b04      	cmp	r3, #4
 8006710:	d016      	beq.n	8006740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2220      	movs	r2, #32
 800671c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800672c:	f043 0220 	orr.w	r2, r3, #32
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e007      	b.n	8006750 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	f003 0304 	and.w	r3, r3, #4
 800674a:	2b04      	cmp	r3, #4
 800674c:	d1c3      	bne.n	80066d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006764:	e049      	b.n	80067fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	f003 0310 	and.w	r3, r3, #16
 8006770:	2b10      	cmp	r3, #16
 8006772:	d119      	bne.n	80067a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0210 	mvn.w	r2, #16
 800677c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2220      	movs	r2, #32
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e030      	b.n	800680a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067a8:	f7fd fee6 	bl	8004578 <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	68ba      	ldr	r2, [r7, #8]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d302      	bcc.n	80067be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d11d      	bne.n	80067fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c8:	2b40      	cmp	r3, #64	@ 0x40
 80067ca:	d016      	beq.n	80067fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2220      	movs	r2, #32
 80067d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e6:	f043 0220 	orr.w	r2, r3, #32
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e007      	b.n	800680a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006804:	2b40      	cmp	r3, #64	@ 0x40
 8006806:	d1ae      	bne.n	8006766 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006812:	b480      	push	{r7}
 8006814:	b083      	sub	sp, #12
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006824:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006828:	d11b      	bne.n	8006862 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006832:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2220      	movs	r2, #32
 800683e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684e:	f043 0204 	orr.w	r2, r3, #4
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e000      	b.n	8006864 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d101      	bne.n	8006884 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	e0cc      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006884:	4b68      	ldr	r3, [pc, #416]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 030f 	and.w	r3, r3, #15
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	429a      	cmp	r2, r3
 8006890:	d90c      	bls.n	80068ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006892:	4b65      	ldr	r3, [pc, #404]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 8006894:	683a      	ldr	r2, [r7, #0]
 8006896:	b2d2      	uxtb	r2, r2
 8006898:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800689a:	4b63      	ldr	r3, [pc, #396]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 030f 	and.w	r3, r3, #15
 80068a2:	683a      	ldr	r2, [r7, #0]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d001      	beq.n	80068ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e0b8      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d020      	beq.n	80068fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0304 	and.w	r3, r3, #4
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d005      	beq.n	80068d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068c4:	4b59      	ldr	r3, [pc, #356]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	4a58      	ldr	r2, [pc, #352]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80068ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d005      	beq.n	80068e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068dc:	4b53      	ldr	r3, [pc, #332]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	4a52      	ldr	r2, [pc, #328]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80068e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068e8:	4b50      	ldr	r3, [pc, #320]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	494d      	ldr	r1, [pc, #308]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80068f6:	4313      	orrs	r3, r2
 80068f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b00      	cmp	r3, #0
 8006904:	d044      	beq.n	8006990 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	2b01      	cmp	r3, #1
 800690c:	d107      	bne.n	800691e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800690e:	4b47      	ldr	r3, [pc, #284]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d119      	bne.n	800694e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e07f      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d003      	beq.n	800692e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800692a:	2b03      	cmp	r3, #3
 800692c:	d107      	bne.n	800693e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800692e:	4b3f      	ldr	r3, [pc, #252]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d109      	bne.n	800694e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e06f      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800693e:	4b3b      	ldr	r3, [pc, #236]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d101      	bne.n	800694e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e067      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800694e:	4b37      	ldr	r3, [pc, #220]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f023 0203 	bic.w	r2, r3, #3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	4934      	ldr	r1, [pc, #208]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 800695c:	4313      	orrs	r3, r2
 800695e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006960:	f7fd fe0a 	bl	8004578 <HAL_GetTick>
 8006964:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006966:	e00a      	b.n	800697e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006968:	f7fd fe06 	bl	8004578 <HAL_GetTick>
 800696c:	4602      	mov	r2, r0
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006976:	4293      	cmp	r3, r2
 8006978:	d901      	bls.n	800697e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800697a:	2303      	movs	r3, #3
 800697c:	e04f      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800697e:	4b2b      	ldr	r3, [pc, #172]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	f003 020c 	and.w	r2, r3, #12
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	429a      	cmp	r2, r3
 800698e:	d1eb      	bne.n	8006968 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006990:	4b25      	ldr	r3, [pc, #148]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 030f 	and.w	r3, r3, #15
 8006998:	683a      	ldr	r2, [r7, #0]
 800699a:	429a      	cmp	r2, r3
 800699c:	d20c      	bcs.n	80069b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800699e:	4b22      	ldr	r3, [pc, #136]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	b2d2      	uxtb	r2, r2
 80069a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069a6:	4b20      	ldr	r3, [pc, #128]	@ (8006a28 <HAL_RCC_ClockConfig+0x1b8>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 030f 	and.w	r3, r3, #15
 80069ae:	683a      	ldr	r2, [r7, #0]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d001      	beq.n	80069b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e032      	b.n	8006a1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0304 	and.w	r3, r3, #4
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d008      	beq.n	80069d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069c4:	4b19      	ldr	r3, [pc, #100]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	4916      	ldr	r1, [pc, #88]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0308 	and.w	r3, r3, #8
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d009      	beq.n	80069f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069e2:	4b12      	ldr	r3, [pc, #72]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	00db      	lsls	r3, r3, #3
 80069f0:	490e      	ldr	r1, [pc, #56]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80069f6:	f000 fbb1 	bl	800715c <HAL_RCC_GetSysClockFreq>
 80069fa:	4602      	mov	r2, r0
 80069fc:	4b0b      	ldr	r3, [pc, #44]	@ (8006a2c <HAL_RCC_ClockConfig+0x1bc>)
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	091b      	lsrs	r3, r3, #4
 8006a02:	f003 030f 	and.w	r3, r3, #15
 8006a06:	490a      	ldr	r1, [pc, #40]	@ (8006a30 <HAL_RCC_ClockConfig+0x1c0>)
 8006a08:	5ccb      	ldrb	r3, [r1, r3]
 8006a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a0e:	4a09      	ldr	r2, [pc, #36]	@ (8006a34 <HAL_RCC_ClockConfig+0x1c4>)
 8006a10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a12:	4b09      	ldr	r3, [pc, #36]	@ (8006a38 <HAL_RCC_ClockConfig+0x1c8>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7fd fae6 	bl	8003fe8 <HAL_InitTick>

  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	40023c00 	.word	0x40023c00
 8006a2c:	40023800 	.word	0x40023800
 8006a30:	08013678 	.word	0x08013678
 8006a34:	20000000 	.word	0x20000000
 8006a38:	20000004 	.word	0x20000004

08006a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a40:	4b03      	ldr	r3, [pc, #12]	@ (8006a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a42:	681b      	ldr	r3, [r3, #0]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	20000000 	.word	0x20000000

08006a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a58:	f7ff fff0 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	4b05      	ldr	r3, [pc, #20]	@ (8006a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	0a9b      	lsrs	r3, r3, #10
 8006a64:	f003 0307 	and.w	r3, r3, #7
 8006a68:	4903      	ldr	r1, [pc, #12]	@ (8006a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a6a:	5ccb      	ldrb	r3, [r1, r3]
 8006a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40023800 	.word	0x40023800
 8006a78:	08013688 	.word	0x08013688

08006a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a80:	f7ff ffdc 	bl	8006a3c <HAL_RCC_GetHCLKFreq>
 8006a84:	4602      	mov	r2, r0
 8006a86:	4b05      	ldr	r3, [pc, #20]	@ (8006a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	0b5b      	lsrs	r3, r3, #13
 8006a8c:	f003 0307 	and.w	r3, r3, #7
 8006a90:	4903      	ldr	r1, [pc, #12]	@ (8006aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a92:	5ccb      	ldrb	r3, [r1, r3]
 8006a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	40023800 	.word	0x40023800
 8006aa0:	08013688 	.word	0x08013688

08006aa4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	220f      	movs	r2, #15
 8006ab2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006ab4:	4b12      	ldr	r3, [pc, #72]	@ (8006b00 <HAL_RCC_GetClockConfig+0x5c>)
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f003 0203 	and.w	r2, r3, #3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8006b00 <HAL_RCC_GetClockConfig+0x5c>)
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006acc:	4b0c      	ldr	r3, [pc, #48]	@ (8006b00 <HAL_RCC_GetClockConfig+0x5c>)
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006ad8:	4b09      	ldr	r3, [pc, #36]	@ (8006b00 <HAL_RCC_GetClockConfig+0x5c>)
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	08db      	lsrs	r3, r3, #3
 8006ade:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006ae6:	4b07      	ldr	r3, [pc, #28]	@ (8006b04 <HAL_RCC_GetClockConfig+0x60>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 020f 	and.w	r2, r3, #15
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	601a      	str	r2, [r3, #0]
}
 8006af2:	bf00      	nop
 8006af4:	370c      	adds	r7, #12
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	40023800 	.word	0x40023800
 8006b04:	40023c00 	.word	0x40023c00

08006b08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b08c      	sub	sp, #48	@ 0x30
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b10:	2300      	movs	r3, #0
 8006b12:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8006b14:	2300      	movs	r3, #0
 8006b16:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8006b20:	2300      	movs	r3, #0
 8006b22:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8006b24:	2300      	movs	r3, #0
 8006b26:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8006b30:	2300      	movs	r3, #0
 8006b32:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d010      	beq.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006b40:	4b6f      	ldr	r3, [pc, #444]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b46:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4e:	496c      	ldr	r1, [pc, #432]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b50:	4313      	orrs	r3, r2
 8006b52:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d101      	bne.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0302 	and.w	r3, r3, #2
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d010      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006b6e:	4b64      	ldr	r3, [pc, #400]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b74:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b7c:	4960      	ldr	r1, [pc, #384]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d101      	bne.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d017      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b9c:	4b58      	ldr	r3, [pc, #352]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ba2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006baa:	4955      	ldr	r1, [pc, #340]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006bac:	4313      	orrs	r3, r2
 8006bae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bba:	d101      	bne.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d101      	bne.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 0308 	and.w	r3, r3, #8
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d017      	beq.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006bd8:	4b49      	ldr	r3, [pc, #292]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006bda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bde:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006be6:	4946      	ldr	r1, [pc, #280]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bf6:	d101      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d101      	bne.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8006c04:	2301      	movs	r3, #1
 8006c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0320 	and.w	r3, r3, #32
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f000 808a 	beq.w	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c16:	2300      	movs	r3, #0
 8006c18:	60bb      	str	r3, [r7, #8]
 8006c1a:	4b39      	ldr	r3, [pc, #228]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1e:	4a38      	ldr	r2, [pc, #224]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c26:	4b36      	ldr	r3, [pc, #216]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c2e:	60bb      	str	r3, [r7, #8]
 8006c30:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006c32:	4b34      	ldr	r3, [pc, #208]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a33      	ldr	r2, [pc, #204]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006c38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c3c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c3e:	f7fd fc9b 	bl	8004578 <HAL_GetTick>
 8006c42:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c44:	e008      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c46:	f7fd fc97 	bl	8004578 <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d901      	bls.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e278      	b.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006c58:	4b2a      	ldr	r3, [pc, #168]	@ (8006d04 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0f0      	beq.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c64:	4b26      	ldr	r3, [pc, #152]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c6c:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d02f      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c7c:	6a3a      	ldr	r2, [r7, #32]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d028      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c82:	4b1f      	ldr	r3, [pc, #124]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c8a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8006c8e:	2201      	movs	r2, #1
 8006c90:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c92:	4b1d      	ldr	r3, [pc, #116]	@ (8006d08 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8006c94:	2200      	movs	r2, #0
 8006c96:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006c98:	4a19      	ldr	r2, [pc, #100]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006c9a:	6a3b      	ldr	r3, [r7, #32]
 8006c9c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c9e:	4b18      	ldr	r3, [pc, #96]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d114      	bne.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006caa:	f7fd fc65 	bl	8004578 <HAL_GetTick>
 8006cae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cb0:	e00a      	b.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cb2:	f7fd fc61 	bl	8004578 <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d901      	bls.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e240      	b.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0ee      	beq.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ce0:	d114      	bne.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8006ce2:	4b07      	ldr	r3, [pc, #28]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006cf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cf6:	4902      	ldr	r1, [pc, #8]	@ (8006d00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	608b      	str	r3, [r1, #8]
 8006cfc:	e00c      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8006cfe:	bf00      	nop
 8006d00:	40023800 	.word	0x40023800
 8006d04:	40007000 	.word	0x40007000
 8006d08:	42470e40 	.word	0x42470e40
 8006d0c:	4b4a      	ldr	r3, [pc, #296]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	4a49      	ldr	r2, [pc, #292]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d12:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006d16:	6093      	str	r3, [r2, #8]
 8006d18:	4b47      	ldr	r3, [pc, #284]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d1a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d24:	4944      	ldr	r1, [pc, #272]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0310 	and.w	r3, r3, #16
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d004      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8006d3c:	4b3f      	ldr	r3, [pc, #252]	@ (8006e3c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8006d3e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d00a      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006d4c:	4b3a      	ldr	r3, [pc, #232]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d52:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d5a:	4937      	ldr	r1, [pc, #220]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00a      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006d6e:	4b32      	ldr	r3, [pc, #200]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d74:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d7c:	492e      	ldr	r1, [pc, #184]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d011      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006d90:	4b29      	ldr	r3, [pc, #164]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d96:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d9e:	4926      	ldr	r1, [pc, #152]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006da0:	4313      	orrs	r3, r2
 8006da2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006daa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dae:	d101      	bne.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8006db0:	2301      	movs	r3, #1
 8006db2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00a      	beq.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dc6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dce:	491a      	ldr	r1, [pc, #104]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d011      	beq.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8006de2:	4b15      	ldr	r3, [pc, #84]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006de8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006df0:	4911      	ldr	r1, [pc, #68]	@ (8006e38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006df2:	4313      	orrs	r3, r2
 8006df4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e00:	d101      	bne.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8006e02:	2301      	movs	r3, #1
 8006e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d005      	beq.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e14:	f040 80ff 	bne.w	8007016 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e18:	4b09      	ldr	r3, [pc, #36]	@ (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e1e:	f7fd fbab 	bl	8004578 <HAL_GetTick>
 8006e22:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e24:	e00e      	b.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e26:	f7fd fba7 	bl	8004578 <HAL_GetTick>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d907      	bls.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e188      	b.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006e38:	40023800 	.word	0x40023800
 8006e3c:	424711e0 	.word	0x424711e0
 8006e40:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e44:	4b7e      	ldr	r3, [pc, #504]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1ea      	bne.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d003      	beq.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d009      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d028      	beq.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d124      	bne.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006e78:	4b71      	ldr	r3, [pc, #452]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e7e:	0c1b      	lsrs	r3, r3, #16
 8006e80:	f003 0303 	and.w	r3, r3, #3
 8006e84:	3301      	adds	r3, #1
 8006e86:	005b      	lsls	r3, r3, #1
 8006e88:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006e8a:	4b6d      	ldr	r3, [pc, #436]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006e8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e90:	0e1b      	lsrs	r3, r3, #24
 8006e92:	f003 030f 	and.w	r3, r3, #15
 8006e96:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	019b      	lsls	r3, r3, #6
 8006ea2:	431a      	orrs	r2, r3
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	085b      	lsrs	r3, r3, #1
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	041b      	lsls	r3, r3, #16
 8006eac:	431a      	orrs	r2, r3
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	061b      	lsls	r3, r3, #24
 8006eb2:	431a      	orrs	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	071b      	lsls	r3, r3, #28
 8006eba:	4961      	ldr	r1, [pc, #388]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f003 0304 	and.w	r3, r3, #4
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d004      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ed6:	d00a      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d035      	beq.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ee8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006eec:	d130      	bne.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006eee:	4b54      	ldr	r3, [pc, #336]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ef4:	0c1b      	lsrs	r3, r3, #16
 8006ef6:	f003 0303 	and.w	r3, r3, #3
 8006efa:	3301      	adds	r3, #1
 8006efc:	005b      	lsls	r3, r3, #1
 8006efe:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006f00:	4b4f      	ldr	r3, [pc, #316]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f06:	0f1b      	lsrs	r3, r3, #28
 8006f08:	f003 0307 	and.w	r3, r3, #7
 8006f0c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	685a      	ldr	r2, [r3, #4]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	019b      	lsls	r3, r3, #6
 8006f18:	431a      	orrs	r2, r3
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	085b      	lsrs	r3, r3, #1
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	041b      	lsls	r3, r3, #16
 8006f22:	431a      	orrs	r2, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	691b      	ldr	r3, [r3, #16]
 8006f28:	061b      	lsls	r3, r3, #24
 8006f2a:	431a      	orrs	r2, r3
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	071b      	lsls	r3, r3, #28
 8006f30:	4943      	ldr	r1, [pc, #268]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f32:	4313      	orrs	r3, r2
 8006f34:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006f38:	4b41      	ldr	r3, [pc, #260]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f3e:	f023 021f 	bic.w	r2, r3, #31
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f46:	3b01      	subs	r3, #1
 8006f48:	493d      	ldr	r1, [pc, #244]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d029      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f64:	d124      	bne.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006f66:	4b36      	ldr	r3, [pc, #216]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f6c:	0c1b      	lsrs	r3, r3, #16
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	3301      	adds	r3, #1
 8006f74:	005b      	lsls	r3, r3, #1
 8006f76:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006f78:	4b31      	ldr	r3, [pc, #196]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f7e:	0f1b      	lsrs	r3, r3, #28
 8006f80:	f003 0307 	and.w	r3, r3, #7
 8006f84:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	019b      	lsls	r3, r3, #6
 8006f90:	431a      	orrs	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	085b      	lsrs	r3, r3, #1
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	041b      	lsls	r3, r3, #16
 8006f9c:	431a      	orrs	r2, r3
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	061b      	lsls	r3, r3, #24
 8006fa2:	431a      	orrs	r2, r3
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	071b      	lsls	r3, r3, #28
 8006fa8:	4925      	ldr	r1, [pc, #148]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006faa:	4313      	orrs	r3, r2
 8006fac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d016      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	019b      	lsls	r3, r3, #6
 8006fc6:	431a      	orrs	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	085b      	lsrs	r3, r3, #1
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	041b      	lsls	r3, r3, #16
 8006fd2:	431a      	orrs	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	061b      	lsls	r3, r3, #24
 8006fda:	431a      	orrs	r2, r3
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	071b      	lsls	r3, r3, #28
 8006fe2:	4917      	ldr	r1, [pc, #92]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006fea:	4b16      	ldr	r3, [pc, #88]	@ (8007044 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006fec:	2201      	movs	r2, #1
 8006fee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ff0:	f7fd fac2 	bl	8004578 <HAL_GetTick>
 8006ff4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ff6:	e008      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006ff8:	f7fd fabe 	bl	8004578 <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	2b02      	cmp	r3, #2
 8007004:	d901      	bls.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e09f      	b.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800700a:	4b0d      	ldr	r3, [pc, #52]	@ (8007040 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007012:	2b00      	cmp	r3, #0
 8007014:	d0f0      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8007016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007018:	2b01      	cmp	r3, #1
 800701a:	f040 8095 	bne.w	8007148 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800701e:	4b0a      	ldr	r3, [pc, #40]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007020:	2200      	movs	r2, #0
 8007022:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007024:	f7fd faa8 	bl	8004578 <HAL_GetTick>
 8007028:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800702a:	e00f      	b.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800702c:	f7fd faa4 	bl	8004578 <HAL_GetTick>
 8007030:	4602      	mov	r2, r0
 8007032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	2b02      	cmp	r3, #2
 8007038:	d908      	bls.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800703a:	2303      	movs	r3, #3
 800703c:	e085      	b.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800703e:	bf00      	nop
 8007040:	40023800 	.word	0x40023800
 8007044:	42470068 	.word	0x42470068
 8007048:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800704c:	4b41      	ldr	r3, [pc, #260]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007058:	d0e8      	beq.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0304 	and.w	r3, r3, #4
 8007062:	2b00      	cmp	r3, #0
 8007064:	d003      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800706a:	2b00      	cmp	r3, #0
 800706c:	d009      	beq.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007076:	2b00      	cmp	r3, #0
 8007078:	d02b      	beq.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800707e:	2b00      	cmp	r3, #0
 8007080:	d127      	bne.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007082:	4b34      	ldr	r3, [pc, #208]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007088:	0c1b      	lsrs	r3, r3, #16
 800708a:	f003 0303 	and.w	r3, r3, #3
 800708e:	3301      	adds	r3, #1
 8007090:	005b      	lsls	r3, r3, #1
 8007092:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	699a      	ldr	r2, [r3, #24]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	69db      	ldr	r3, [r3, #28]
 800709c:	019b      	lsls	r3, r3, #6
 800709e:	431a      	orrs	r2, r3
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	085b      	lsrs	r3, r3, #1
 80070a4:	3b01      	subs	r3, #1
 80070a6:	041b      	lsls	r3, r3, #16
 80070a8:	431a      	orrs	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ae:	061b      	lsls	r3, r3, #24
 80070b0:	4928      	ldr	r1, [pc, #160]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80070b2:	4313      	orrs	r3, r2
 80070b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80070b8:	4b26      	ldr	r3, [pc, #152]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80070ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070be:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c6:	3b01      	subs	r3, #1
 80070c8:	021b      	lsls	r3, r3, #8
 80070ca:	4922      	ldr	r1, [pc, #136]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80070cc:	4313      	orrs	r3, r2
 80070ce:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d01d      	beq.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070e6:	d118      	bne.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80070e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80070ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070ee:	0e1b      	lsrs	r3, r3, #24
 80070f0:	f003 030f 	and.w	r3, r3, #15
 80070f4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	699a      	ldr	r2, [r3, #24]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	69db      	ldr	r3, [r3, #28]
 80070fe:	019b      	lsls	r3, r3, #6
 8007100:	431a      	orrs	r2, r3
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	085b      	lsrs	r3, r3, #1
 8007108:	3b01      	subs	r3, #1
 800710a:	041b      	lsls	r3, r3, #16
 800710c:	431a      	orrs	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	061b      	lsls	r3, r3, #24
 8007112:	4910      	ldr	r1, [pc, #64]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007114:	4313      	orrs	r3, r2
 8007116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800711a:	4b0f      	ldr	r3, [pc, #60]	@ (8007158 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800711c:	2201      	movs	r2, #1
 800711e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007120:	f7fd fa2a 	bl	8004578 <HAL_GetTick>
 8007124:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007126:	e008      	b.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007128:	f7fd fa26 	bl	8004578 <HAL_GetTick>
 800712c:	4602      	mov	r2, r0
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007130:	1ad3      	subs	r3, r2, r3
 8007132:	2b02      	cmp	r3, #2
 8007134:	d901      	bls.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e007      	b.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800713a:	4b06      	ldr	r3, [pc, #24]	@ (8007154 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007142:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007146:	d1ef      	bne.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3730      	adds	r7, #48	@ 0x30
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
 8007152:	bf00      	nop
 8007154:	40023800 	.word	0x40023800
 8007158:	42470070 	.word	0x42470070

0800715c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800715c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007160:	b0ae      	sub	sp, #184	@ 0xb8
 8007162:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007164:	2300      	movs	r3, #0
 8007166:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800716a:	2300      	movs	r3, #0
 800716c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007170:	2300      	movs	r3, #0
 8007172:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800717c:	2300      	movs	r3, #0
 800717e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007182:	4bcb      	ldr	r3, [pc, #812]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f003 030c 	and.w	r3, r3, #12
 800718a:	2b0c      	cmp	r3, #12
 800718c:	f200 8206 	bhi.w	800759c <HAL_RCC_GetSysClockFreq+0x440>
 8007190:	a201      	add	r2, pc, #4	@ (adr r2, 8007198 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007196:	bf00      	nop
 8007198:	080071cd 	.word	0x080071cd
 800719c:	0800759d 	.word	0x0800759d
 80071a0:	0800759d 	.word	0x0800759d
 80071a4:	0800759d 	.word	0x0800759d
 80071a8:	080071d5 	.word	0x080071d5
 80071ac:	0800759d 	.word	0x0800759d
 80071b0:	0800759d 	.word	0x0800759d
 80071b4:	0800759d 	.word	0x0800759d
 80071b8:	080071dd 	.word	0x080071dd
 80071bc:	0800759d 	.word	0x0800759d
 80071c0:	0800759d 	.word	0x0800759d
 80071c4:	0800759d 	.word	0x0800759d
 80071c8:	080073cd 	.word	0x080073cd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80071cc:	4bb9      	ldr	r3, [pc, #740]	@ (80074b4 <HAL_RCC_GetSysClockFreq+0x358>)
 80071ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80071d2:	e1e7      	b.n	80075a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80071d4:	4bb8      	ldr	r3, [pc, #736]	@ (80074b8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80071d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80071da:	e1e3      	b.n	80075a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071dc:	4bb4      	ldr	r3, [pc, #720]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80071e8:	4bb1      	ldr	r3, [pc, #708]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d071      	beq.n	80072d8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071f4:	4bae      	ldr	r3, [pc, #696]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	099b      	lsrs	r3, r3, #6
 80071fa:	2200      	movs	r2, #0
 80071fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007200:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007204:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007208:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800720c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007210:	2300      	movs	r3, #0
 8007212:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007216:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800721a:	4622      	mov	r2, r4
 800721c:	462b      	mov	r3, r5
 800721e:	f04f 0000 	mov.w	r0, #0
 8007222:	f04f 0100 	mov.w	r1, #0
 8007226:	0159      	lsls	r1, r3, #5
 8007228:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800722c:	0150      	lsls	r0, r2, #5
 800722e:	4602      	mov	r2, r0
 8007230:	460b      	mov	r3, r1
 8007232:	4621      	mov	r1, r4
 8007234:	1a51      	subs	r1, r2, r1
 8007236:	6439      	str	r1, [r7, #64]	@ 0x40
 8007238:	4629      	mov	r1, r5
 800723a:	eb63 0301 	sbc.w	r3, r3, r1
 800723e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007240:	f04f 0200 	mov.w	r2, #0
 8007244:	f04f 0300 	mov.w	r3, #0
 8007248:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800724c:	4649      	mov	r1, r9
 800724e:	018b      	lsls	r3, r1, #6
 8007250:	4641      	mov	r1, r8
 8007252:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007256:	4641      	mov	r1, r8
 8007258:	018a      	lsls	r2, r1, #6
 800725a:	4641      	mov	r1, r8
 800725c:	1a51      	subs	r1, r2, r1
 800725e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007260:	4649      	mov	r1, r9
 8007262:	eb63 0301 	sbc.w	r3, r3, r1
 8007266:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007268:	f04f 0200 	mov.w	r2, #0
 800726c:	f04f 0300 	mov.w	r3, #0
 8007270:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007274:	4649      	mov	r1, r9
 8007276:	00cb      	lsls	r3, r1, #3
 8007278:	4641      	mov	r1, r8
 800727a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800727e:	4641      	mov	r1, r8
 8007280:	00ca      	lsls	r2, r1, #3
 8007282:	4610      	mov	r0, r2
 8007284:	4619      	mov	r1, r3
 8007286:	4603      	mov	r3, r0
 8007288:	4622      	mov	r2, r4
 800728a:	189b      	adds	r3, r3, r2
 800728c:	633b      	str	r3, [r7, #48]	@ 0x30
 800728e:	462b      	mov	r3, r5
 8007290:	460a      	mov	r2, r1
 8007292:	eb42 0303 	adc.w	r3, r2, r3
 8007296:	637b      	str	r3, [r7, #52]	@ 0x34
 8007298:	f04f 0200 	mov.w	r2, #0
 800729c:	f04f 0300 	mov.w	r3, #0
 80072a0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80072a4:	4629      	mov	r1, r5
 80072a6:	024b      	lsls	r3, r1, #9
 80072a8:	4621      	mov	r1, r4
 80072aa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80072ae:	4621      	mov	r1, r4
 80072b0:	024a      	lsls	r2, r1, #9
 80072b2:	4610      	mov	r0, r2
 80072b4:	4619      	mov	r1, r3
 80072b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80072c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80072c4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80072c8:	f7f9 fcfe 	bl	8000cc8 <__aeabi_uldivmod>
 80072cc:	4602      	mov	r2, r0
 80072ce:	460b      	mov	r3, r1
 80072d0:	4613      	mov	r3, r2
 80072d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072d6:	e067      	b.n	80073a8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80072d8:	4b75      	ldr	r3, [pc, #468]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	099b      	lsrs	r3, r3, #6
 80072de:	2200      	movs	r2, #0
 80072e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072e4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80072e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80072ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80072f2:	2300      	movs	r3, #0
 80072f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80072f6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80072fa:	4622      	mov	r2, r4
 80072fc:	462b      	mov	r3, r5
 80072fe:	f04f 0000 	mov.w	r0, #0
 8007302:	f04f 0100 	mov.w	r1, #0
 8007306:	0159      	lsls	r1, r3, #5
 8007308:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800730c:	0150      	lsls	r0, r2, #5
 800730e:	4602      	mov	r2, r0
 8007310:	460b      	mov	r3, r1
 8007312:	4621      	mov	r1, r4
 8007314:	1a51      	subs	r1, r2, r1
 8007316:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007318:	4629      	mov	r1, r5
 800731a:	eb63 0301 	sbc.w	r3, r3, r1
 800731e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007320:	f04f 0200 	mov.w	r2, #0
 8007324:	f04f 0300 	mov.w	r3, #0
 8007328:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800732c:	4649      	mov	r1, r9
 800732e:	018b      	lsls	r3, r1, #6
 8007330:	4641      	mov	r1, r8
 8007332:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007336:	4641      	mov	r1, r8
 8007338:	018a      	lsls	r2, r1, #6
 800733a:	4641      	mov	r1, r8
 800733c:	ebb2 0a01 	subs.w	sl, r2, r1
 8007340:	4649      	mov	r1, r9
 8007342:	eb63 0b01 	sbc.w	fp, r3, r1
 8007346:	f04f 0200 	mov.w	r2, #0
 800734a:	f04f 0300 	mov.w	r3, #0
 800734e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007352:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007356:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800735a:	4692      	mov	sl, r2
 800735c:	469b      	mov	fp, r3
 800735e:	4623      	mov	r3, r4
 8007360:	eb1a 0303 	adds.w	r3, sl, r3
 8007364:	623b      	str	r3, [r7, #32]
 8007366:	462b      	mov	r3, r5
 8007368:	eb4b 0303 	adc.w	r3, fp, r3
 800736c:	627b      	str	r3, [r7, #36]	@ 0x24
 800736e:	f04f 0200 	mov.w	r2, #0
 8007372:	f04f 0300 	mov.w	r3, #0
 8007376:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800737a:	4629      	mov	r1, r5
 800737c:	028b      	lsls	r3, r1, #10
 800737e:	4621      	mov	r1, r4
 8007380:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007384:	4621      	mov	r1, r4
 8007386:	028a      	lsls	r2, r1, #10
 8007388:	4610      	mov	r0, r2
 800738a:	4619      	mov	r1, r3
 800738c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007390:	2200      	movs	r2, #0
 8007392:	673b      	str	r3, [r7, #112]	@ 0x70
 8007394:	677a      	str	r2, [r7, #116]	@ 0x74
 8007396:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800739a:	f7f9 fc95 	bl	8000cc8 <__aeabi_uldivmod>
 800739e:	4602      	mov	r2, r0
 80073a0:	460b      	mov	r3, r1
 80073a2:	4613      	mov	r3, r2
 80073a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80073a8:	4b41      	ldr	r3, [pc, #260]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	0c1b      	lsrs	r3, r3, #16
 80073ae:	f003 0303 	and.w	r3, r3, #3
 80073b2:	3301      	adds	r3, #1
 80073b4:	005b      	lsls	r3, r3, #1
 80073b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80073ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80073be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80073c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80073c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80073ca:	e0eb      	b.n	80075a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073cc:	4b38      	ldr	r3, [pc, #224]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80073d8:	4b35      	ldr	r3, [pc, #212]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d06b      	beq.n	80074bc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073e4:	4b32      	ldr	r3, [pc, #200]	@ (80074b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	099b      	lsrs	r3, r3, #6
 80073ea:	2200      	movs	r2, #0
 80073ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80073f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80073f8:	2300      	movs	r3, #0
 80073fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80073fc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007400:	4622      	mov	r2, r4
 8007402:	462b      	mov	r3, r5
 8007404:	f04f 0000 	mov.w	r0, #0
 8007408:	f04f 0100 	mov.w	r1, #0
 800740c:	0159      	lsls	r1, r3, #5
 800740e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007412:	0150      	lsls	r0, r2, #5
 8007414:	4602      	mov	r2, r0
 8007416:	460b      	mov	r3, r1
 8007418:	4621      	mov	r1, r4
 800741a:	1a51      	subs	r1, r2, r1
 800741c:	61b9      	str	r1, [r7, #24]
 800741e:	4629      	mov	r1, r5
 8007420:	eb63 0301 	sbc.w	r3, r3, r1
 8007424:	61fb      	str	r3, [r7, #28]
 8007426:	f04f 0200 	mov.w	r2, #0
 800742a:	f04f 0300 	mov.w	r3, #0
 800742e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007432:	4659      	mov	r1, fp
 8007434:	018b      	lsls	r3, r1, #6
 8007436:	4651      	mov	r1, sl
 8007438:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800743c:	4651      	mov	r1, sl
 800743e:	018a      	lsls	r2, r1, #6
 8007440:	4651      	mov	r1, sl
 8007442:	ebb2 0801 	subs.w	r8, r2, r1
 8007446:	4659      	mov	r1, fp
 8007448:	eb63 0901 	sbc.w	r9, r3, r1
 800744c:	f04f 0200 	mov.w	r2, #0
 8007450:	f04f 0300 	mov.w	r3, #0
 8007454:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007458:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800745c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007460:	4690      	mov	r8, r2
 8007462:	4699      	mov	r9, r3
 8007464:	4623      	mov	r3, r4
 8007466:	eb18 0303 	adds.w	r3, r8, r3
 800746a:	613b      	str	r3, [r7, #16]
 800746c:	462b      	mov	r3, r5
 800746e:	eb49 0303 	adc.w	r3, r9, r3
 8007472:	617b      	str	r3, [r7, #20]
 8007474:	f04f 0200 	mov.w	r2, #0
 8007478:	f04f 0300 	mov.w	r3, #0
 800747c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007480:	4629      	mov	r1, r5
 8007482:	024b      	lsls	r3, r1, #9
 8007484:	4621      	mov	r1, r4
 8007486:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800748a:	4621      	mov	r1, r4
 800748c:	024a      	lsls	r2, r1, #9
 800748e:	4610      	mov	r0, r2
 8007490:	4619      	mov	r1, r3
 8007492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007496:	2200      	movs	r2, #0
 8007498:	65bb      	str	r3, [r7, #88]	@ 0x58
 800749a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800749c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80074a0:	f7f9 fc12 	bl	8000cc8 <__aeabi_uldivmod>
 80074a4:	4602      	mov	r2, r0
 80074a6:	460b      	mov	r3, r1
 80074a8:	4613      	mov	r3, r2
 80074aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074ae:	e065      	b.n	800757c <HAL_RCC_GetSysClockFreq+0x420>
 80074b0:	40023800 	.word	0x40023800
 80074b4:	00f42400 	.word	0x00f42400
 80074b8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074bc:	4b3d      	ldr	r3, [pc, #244]	@ (80075b4 <HAL_RCC_GetSysClockFreq+0x458>)
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	099b      	lsrs	r3, r3, #6
 80074c2:	2200      	movs	r2, #0
 80074c4:	4618      	mov	r0, r3
 80074c6:	4611      	mov	r1, r2
 80074c8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80074cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80074ce:	2300      	movs	r3, #0
 80074d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80074d2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80074d6:	4642      	mov	r2, r8
 80074d8:	464b      	mov	r3, r9
 80074da:	f04f 0000 	mov.w	r0, #0
 80074de:	f04f 0100 	mov.w	r1, #0
 80074e2:	0159      	lsls	r1, r3, #5
 80074e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074e8:	0150      	lsls	r0, r2, #5
 80074ea:	4602      	mov	r2, r0
 80074ec:	460b      	mov	r3, r1
 80074ee:	4641      	mov	r1, r8
 80074f0:	1a51      	subs	r1, r2, r1
 80074f2:	60b9      	str	r1, [r7, #8]
 80074f4:	4649      	mov	r1, r9
 80074f6:	eb63 0301 	sbc.w	r3, r3, r1
 80074fa:	60fb      	str	r3, [r7, #12]
 80074fc:	f04f 0200 	mov.w	r2, #0
 8007500:	f04f 0300 	mov.w	r3, #0
 8007504:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007508:	4659      	mov	r1, fp
 800750a:	018b      	lsls	r3, r1, #6
 800750c:	4651      	mov	r1, sl
 800750e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007512:	4651      	mov	r1, sl
 8007514:	018a      	lsls	r2, r1, #6
 8007516:	4651      	mov	r1, sl
 8007518:	1a54      	subs	r4, r2, r1
 800751a:	4659      	mov	r1, fp
 800751c:	eb63 0501 	sbc.w	r5, r3, r1
 8007520:	f04f 0200 	mov.w	r2, #0
 8007524:	f04f 0300 	mov.w	r3, #0
 8007528:	00eb      	lsls	r3, r5, #3
 800752a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800752e:	00e2      	lsls	r2, r4, #3
 8007530:	4614      	mov	r4, r2
 8007532:	461d      	mov	r5, r3
 8007534:	4643      	mov	r3, r8
 8007536:	18e3      	adds	r3, r4, r3
 8007538:	603b      	str	r3, [r7, #0]
 800753a:	464b      	mov	r3, r9
 800753c:	eb45 0303 	adc.w	r3, r5, r3
 8007540:	607b      	str	r3, [r7, #4]
 8007542:	f04f 0200 	mov.w	r2, #0
 8007546:	f04f 0300 	mov.w	r3, #0
 800754a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800754e:	4629      	mov	r1, r5
 8007550:	028b      	lsls	r3, r1, #10
 8007552:	4621      	mov	r1, r4
 8007554:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007558:	4621      	mov	r1, r4
 800755a:	028a      	lsls	r2, r1, #10
 800755c:	4610      	mov	r0, r2
 800755e:	4619      	mov	r1, r3
 8007560:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007564:	2200      	movs	r2, #0
 8007566:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007568:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800756a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800756e:	f7f9 fbab 	bl	8000cc8 <__aeabi_uldivmod>
 8007572:	4602      	mov	r2, r0
 8007574:	460b      	mov	r3, r1
 8007576:	4613      	mov	r3, r2
 8007578:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800757c:	4b0d      	ldr	r3, [pc, #52]	@ (80075b4 <HAL_RCC_GetSysClockFreq+0x458>)
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	0f1b      	lsrs	r3, r3, #28
 8007582:	f003 0307 	and.w	r3, r3, #7
 8007586:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800758a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800758e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007592:	fbb2 f3f3 	udiv	r3, r2, r3
 8007596:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800759a:	e003      	b.n	80075a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800759c:	4b06      	ldr	r3, [pc, #24]	@ (80075b8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800759e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80075a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	37b8      	adds	r7, #184	@ 0xb8
 80075ac:	46bd      	mov	sp, r7
 80075ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075b2:	bf00      	nop
 80075b4:	40023800 	.word	0x40023800
 80075b8:	00f42400 	.word	0x00f42400

080075bc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b086      	sub	sp, #24
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d101      	bne.n	80075ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e28d      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 0301 	and.w	r3, r3, #1
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f000 8083 	beq.w	80076e2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80075dc:	4b94      	ldr	r3, [pc, #592]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f003 030c 	and.w	r3, r3, #12
 80075e4:	2b04      	cmp	r3, #4
 80075e6:	d019      	beq.n	800761c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80075e8:	4b91      	ldr	r3, [pc, #580]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	f003 030c 	and.w	r3, r3, #12
        || \
 80075f0:	2b08      	cmp	r3, #8
 80075f2:	d106      	bne.n	8007602 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80075f4:	4b8e      	ldr	r3, [pc, #568]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007600:	d00c      	beq.n	800761c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007602:	4b8b      	ldr	r3, [pc, #556]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800760a:	2b0c      	cmp	r3, #12
 800760c:	d112      	bne.n	8007634 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800760e:	4b88      	ldr	r3, [pc, #544]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007616:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800761a:	d10b      	bne.n	8007634 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800761c:	4b84      	ldr	r3, [pc, #528]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007624:	2b00      	cmp	r3, #0
 8007626:	d05b      	beq.n	80076e0 <HAL_RCC_OscConfig+0x124>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d157      	bne.n	80076e0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e25a      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800763c:	d106      	bne.n	800764c <HAL_RCC_OscConfig+0x90>
 800763e:	4b7c      	ldr	r3, [pc, #496]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a7b      	ldr	r2, [pc, #492]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007648:	6013      	str	r3, [r2, #0]
 800764a:	e01d      	b.n	8007688 <HAL_RCC_OscConfig+0xcc>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007654:	d10c      	bne.n	8007670 <HAL_RCC_OscConfig+0xb4>
 8007656:	4b76      	ldr	r3, [pc, #472]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a75      	ldr	r2, [pc, #468]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 800765c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007660:	6013      	str	r3, [r2, #0]
 8007662:	4b73      	ldr	r3, [pc, #460]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a72      	ldr	r2, [pc, #456]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	e00b      	b.n	8007688 <HAL_RCC_OscConfig+0xcc>
 8007670:	4b6f      	ldr	r3, [pc, #444]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a6e      	ldr	r2, [pc, #440]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007676:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800767a:	6013      	str	r3, [r2, #0]
 800767c:	4b6c      	ldr	r3, [pc, #432]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a6b      	ldr	r2, [pc, #428]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007682:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007686:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d013      	beq.n	80076b8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007690:	f7fc ff72 	bl	8004578 <HAL_GetTick>
 8007694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007696:	e008      	b.n	80076aa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007698:	f7fc ff6e 	bl	8004578 <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	2b64      	cmp	r3, #100	@ 0x64
 80076a4:	d901      	bls.n	80076aa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e21f      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076aa:	4b61      	ldr	r3, [pc, #388]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d0f0      	beq.n	8007698 <HAL_RCC_OscConfig+0xdc>
 80076b6:	e014      	b.n	80076e2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076b8:	f7fc ff5e 	bl	8004578 <HAL_GetTick>
 80076bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076be:	e008      	b.n	80076d2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076c0:	f7fc ff5a 	bl	8004578 <HAL_GetTick>
 80076c4:	4602      	mov	r2, r0
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	2b64      	cmp	r3, #100	@ 0x64
 80076cc:	d901      	bls.n	80076d2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e20b      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076d2:	4b57      	ldr	r3, [pc, #348]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1f0      	bne.n	80076c0 <HAL_RCC_OscConfig+0x104>
 80076de:	e000      	b.n	80076e2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 0302 	and.w	r3, r3, #2
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d06f      	beq.n	80077ce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80076ee:	4b50      	ldr	r3, [pc, #320]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f003 030c 	and.w	r3, r3, #12
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d017      	beq.n	800772a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80076fa:	4b4d      	ldr	r3, [pc, #308]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f003 030c 	and.w	r3, r3, #12
        || \
 8007702:	2b08      	cmp	r3, #8
 8007704:	d105      	bne.n	8007712 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007706:	4b4a      	ldr	r3, [pc, #296]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00b      	beq.n	800772a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007712:	4b47      	ldr	r3, [pc, #284]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800771a:	2b0c      	cmp	r3, #12
 800771c:	d11c      	bne.n	8007758 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800771e:	4b44      	ldr	r3, [pc, #272]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d116      	bne.n	8007758 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800772a:	4b41      	ldr	r3, [pc, #260]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 0302 	and.w	r3, r3, #2
 8007732:	2b00      	cmp	r3, #0
 8007734:	d005      	beq.n	8007742 <HAL_RCC_OscConfig+0x186>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	68db      	ldr	r3, [r3, #12]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d001      	beq.n	8007742 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e1d3      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007742:	4b3b      	ldr	r3, [pc, #236]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	00db      	lsls	r3, r3, #3
 8007750:	4937      	ldr	r1, [pc, #220]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007752:	4313      	orrs	r3, r2
 8007754:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007756:	e03a      	b.n	80077ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d020      	beq.n	80077a2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007760:	4b34      	ldr	r3, [pc, #208]	@ (8007834 <HAL_RCC_OscConfig+0x278>)
 8007762:	2201      	movs	r2, #1
 8007764:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007766:	f7fc ff07 	bl	8004578 <HAL_GetTick>
 800776a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800776c:	e008      	b.n	8007780 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800776e:	f7fc ff03 	bl	8004578 <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	2b02      	cmp	r3, #2
 800777a:	d901      	bls.n	8007780 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e1b4      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007780:	4b2b      	ldr	r3, [pc, #172]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 0302 	and.w	r3, r3, #2
 8007788:	2b00      	cmp	r3, #0
 800778a:	d0f0      	beq.n	800776e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800778c:	4b28      	ldr	r3, [pc, #160]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	691b      	ldr	r3, [r3, #16]
 8007798:	00db      	lsls	r3, r3, #3
 800779a:	4925      	ldr	r1, [pc, #148]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 800779c:	4313      	orrs	r3, r2
 800779e:	600b      	str	r3, [r1, #0]
 80077a0:	e015      	b.n	80077ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077a2:	4b24      	ldr	r3, [pc, #144]	@ (8007834 <HAL_RCC_OscConfig+0x278>)
 80077a4:	2200      	movs	r2, #0
 80077a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077a8:	f7fc fee6 	bl	8004578 <HAL_GetTick>
 80077ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077ae:	e008      	b.n	80077c2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077b0:	f7fc fee2 	bl	8004578 <HAL_GetTick>
 80077b4:	4602      	mov	r2, r0
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	d901      	bls.n	80077c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80077be:	2303      	movs	r3, #3
 80077c0:	e193      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077c2:	4b1b      	ldr	r3, [pc, #108]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0302 	and.w	r3, r3, #2
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1f0      	bne.n	80077b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f003 0308 	and.w	r3, r3, #8
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d036      	beq.n	8007848 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	695b      	ldr	r3, [r3, #20]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d016      	beq.n	8007810 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80077e2:	4b15      	ldr	r3, [pc, #84]	@ (8007838 <HAL_RCC_OscConfig+0x27c>)
 80077e4:	2201      	movs	r2, #1
 80077e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077e8:	f7fc fec6 	bl	8004578 <HAL_GetTick>
 80077ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077ee:	e008      	b.n	8007802 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077f0:	f7fc fec2 	bl	8004578 <HAL_GetTick>
 80077f4:	4602      	mov	r2, r0
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	2b02      	cmp	r3, #2
 80077fc:	d901      	bls.n	8007802 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80077fe:	2303      	movs	r3, #3
 8007800:	e173      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007802:	4b0b      	ldr	r3, [pc, #44]	@ (8007830 <HAL_RCC_OscConfig+0x274>)
 8007804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007806:	f003 0302 	and.w	r3, r3, #2
 800780a:	2b00      	cmp	r3, #0
 800780c:	d0f0      	beq.n	80077f0 <HAL_RCC_OscConfig+0x234>
 800780e:	e01b      	b.n	8007848 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007810:	4b09      	ldr	r3, [pc, #36]	@ (8007838 <HAL_RCC_OscConfig+0x27c>)
 8007812:	2200      	movs	r2, #0
 8007814:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007816:	f7fc feaf 	bl	8004578 <HAL_GetTick>
 800781a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800781c:	e00e      	b.n	800783c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800781e:	f7fc feab 	bl	8004578 <HAL_GetTick>
 8007822:	4602      	mov	r2, r0
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	2b02      	cmp	r3, #2
 800782a:	d907      	bls.n	800783c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e15c      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
 8007830:	40023800 	.word	0x40023800
 8007834:	42470000 	.word	0x42470000
 8007838:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800783c:	4b8a      	ldr	r3, [pc, #552]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 800783e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007840:	f003 0302 	and.w	r3, r3, #2
 8007844:	2b00      	cmp	r3, #0
 8007846:	d1ea      	bne.n	800781e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 0304 	and.w	r3, r3, #4
 8007850:	2b00      	cmp	r3, #0
 8007852:	f000 8097 	beq.w	8007984 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007856:	2300      	movs	r3, #0
 8007858:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800785a:	4b83      	ldr	r3, [pc, #524]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 800785c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007862:	2b00      	cmp	r3, #0
 8007864:	d10f      	bne.n	8007886 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007866:	2300      	movs	r3, #0
 8007868:	60bb      	str	r3, [r7, #8]
 800786a:	4b7f      	ldr	r3, [pc, #508]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 800786c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800786e:	4a7e      	ldr	r2, [pc, #504]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 8007870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007874:	6413      	str	r3, [r2, #64]	@ 0x40
 8007876:	4b7c      	ldr	r3, [pc, #496]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 8007878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800787a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800787e:	60bb      	str	r3, [r7, #8]
 8007880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007882:	2301      	movs	r3, #1
 8007884:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007886:	4b79      	ldr	r3, [pc, #484]	@ (8007a6c <HAL_RCC_OscConfig+0x4b0>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800788e:	2b00      	cmp	r3, #0
 8007890:	d118      	bne.n	80078c4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007892:	4b76      	ldr	r3, [pc, #472]	@ (8007a6c <HAL_RCC_OscConfig+0x4b0>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a75      	ldr	r2, [pc, #468]	@ (8007a6c <HAL_RCC_OscConfig+0x4b0>)
 8007898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800789c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800789e:	f7fc fe6b 	bl	8004578 <HAL_GetTick>
 80078a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078a4:	e008      	b.n	80078b8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078a6:	f7fc fe67 	bl	8004578 <HAL_GetTick>
 80078aa:	4602      	mov	r2, r0
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d901      	bls.n	80078b8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e118      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078b8:	4b6c      	ldr	r3, [pc, #432]	@ (8007a6c <HAL_RCC_OscConfig+0x4b0>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d0f0      	beq.n	80078a6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d106      	bne.n	80078da <HAL_RCC_OscConfig+0x31e>
 80078cc:	4b66      	ldr	r3, [pc, #408]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80078ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078d0:	4a65      	ldr	r2, [pc, #404]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80078d2:	f043 0301 	orr.w	r3, r3, #1
 80078d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80078d8:	e01c      	b.n	8007914 <HAL_RCC_OscConfig+0x358>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	2b05      	cmp	r3, #5
 80078e0:	d10c      	bne.n	80078fc <HAL_RCC_OscConfig+0x340>
 80078e2:	4b61      	ldr	r3, [pc, #388]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80078e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078e6:	4a60      	ldr	r2, [pc, #384]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80078e8:	f043 0304 	orr.w	r3, r3, #4
 80078ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80078ee:	4b5e      	ldr	r3, [pc, #376]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80078f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078f2:	4a5d      	ldr	r2, [pc, #372]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80078f4:	f043 0301 	orr.w	r3, r3, #1
 80078f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80078fa:	e00b      	b.n	8007914 <HAL_RCC_OscConfig+0x358>
 80078fc:	4b5a      	ldr	r3, [pc, #360]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80078fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007900:	4a59      	ldr	r2, [pc, #356]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 8007902:	f023 0301 	bic.w	r3, r3, #1
 8007906:	6713      	str	r3, [r2, #112]	@ 0x70
 8007908:	4b57      	ldr	r3, [pc, #348]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 800790a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800790c:	4a56      	ldr	r2, [pc, #344]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 800790e:	f023 0304 	bic.w	r3, r3, #4
 8007912:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d015      	beq.n	8007948 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800791c:	f7fc fe2c 	bl	8004578 <HAL_GetTick>
 8007920:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007922:	e00a      	b.n	800793a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007924:	f7fc fe28 	bl	8004578 <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007932:	4293      	cmp	r3, r2
 8007934:	d901      	bls.n	800793a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007936:	2303      	movs	r3, #3
 8007938:	e0d7      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800793a:	4b4b      	ldr	r3, [pc, #300]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 800793c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800793e:	f003 0302 	and.w	r3, r3, #2
 8007942:	2b00      	cmp	r3, #0
 8007944:	d0ee      	beq.n	8007924 <HAL_RCC_OscConfig+0x368>
 8007946:	e014      	b.n	8007972 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007948:	f7fc fe16 	bl	8004578 <HAL_GetTick>
 800794c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800794e:	e00a      	b.n	8007966 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007950:	f7fc fe12 	bl	8004578 <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800795e:	4293      	cmp	r3, r2
 8007960:	d901      	bls.n	8007966 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007962:	2303      	movs	r3, #3
 8007964:	e0c1      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007966:	4b40      	ldr	r3, [pc, #256]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 8007968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800796a:	f003 0302 	and.w	r3, r3, #2
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1ee      	bne.n	8007950 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007972:	7dfb      	ldrb	r3, [r7, #23]
 8007974:	2b01      	cmp	r3, #1
 8007976:	d105      	bne.n	8007984 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007978:	4b3b      	ldr	r3, [pc, #236]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 800797a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800797c:	4a3a      	ldr	r2, [pc, #232]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 800797e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007982:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	699b      	ldr	r3, [r3, #24]
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 80ad 	beq.w	8007ae8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800798e:	4b36      	ldr	r3, [pc, #216]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	f003 030c 	and.w	r3, r3, #12
 8007996:	2b08      	cmp	r3, #8
 8007998:	d060      	beq.n	8007a5c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	2b02      	cmp	r3, #2
 80079a0:	d145      	bne.n	8007a2e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079a2:	4b33      	ldr	r3, [pc, #204]	@ (8007a70 <HAL_RCC_OscConfig+0x4b4>)
 80079a4:	2200      	movs	r2, #0
 80079a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079a8:	f7fc fde6 	bl	8004578 <HAL_GetTick>
 80079ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079ae:	e008      	b.n	80079c2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079b0:	f7fc fde2 	bl	8004578 <HAL_GetTick>
 80079b4:	4602      	mov	r2, r0
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	1ad3      	subs	r3, r2, r3
 80079ba:	2b02      	cmp	r3, #2
 80079bc:	d901      	bls.n	80079c2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80079be:	2303      	movs	r3, #3
 80079c0:	e093      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079c2:	4b29      	ldr	r3, [pc, #164]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1f0      	bne.n	80079b0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	69da      	ldr	r2, [r3, #28]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a1b      	ldr	r3, [r3, #32]
 80079d6:	431a      	orrs	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079dc:	019b      	lsls	r3, r3, #6
 80079de:	431a      	orrs	r2, r3
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e4:	085b      	lsrs	r3, r3, #1
 80079e6:	3b01      	subs	r3, #1
 80079e8:	041b      	lsls	r3, r3, #16
 80079ea:	431a      	orrs	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f0:	061b      	lsls	r3, r3, #24
 80079f2:	431a      	orrs	r2, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079f8:	071b      	lsls	r3, r3, #28
 80079fa:	491b      	ldr	r1, [pc, #108]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 80079fc:	4313      	orrs	r3, r2
 80079fe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a00:	4b1b      	ldr	r3, [pc, #108]	@ (8007a70 <HAL_RCC_OscConfig+0x4b4>)
 8007a02:	2201      	movs	r2, #1
 8007a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a06:	f7fc fdb7 	bl	8004578 <HAL_GetTick>
 8007a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a0c:	e008      	b.n	8007a20 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a0e:	f7fc fdb3 	bl	8004578 <HAL_GetTick>
 8007a12:	4602      	mov	r2, r0
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d901      	bls.n	8007a20 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e064      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a20:	4b11      	ldr	r3, [pc, #68]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d0f0      	beq.n	8007a0e <HAL_RCC_OscConfig+0x452>
 8007a2c:	e05c      	b.n	8007ae8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a2e:	4b10      	ldr	r3, [pc, #64]	@ (8007a70 <HAL_RCC_OscConfig+0x4b4>)
 8007a30:	2200      	movs	r2, #0
 8007a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a34:	f7fc fda0 	bl	8004578 <HAL_GetTick>
 8007a38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a3a:	e008      	b.n	8007a4e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a3c:	f7fc fd9c 	bl	8004578 <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d901      	bls.n	8007a4e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007a4a:	2303      	movs	r3, #3
 8007a4c:	e04d      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a4e:	4b06      	ldr	r3, [pc, #24]	@ (8007a68 <HAL_RCC_OscConfig+0x4ac>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d1f0      	bne.n	8007a3c <HAL_RCC_OscConfig+0x480>
 8007a5a:	e045      	b.n	8007ae8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d107      	bne.n	8007a74 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007a64:	2301      	movs	r3, #1
 8007a66:	e040      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
 8007a68:	40023800 	.word	0x40023800
 8007a6c:	40007000 	.word	0x40007000
 8007a70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007a74:	4b1f      	ldr	r3, [pc, #124]	@ (8007af4 <HAL_RCC_OscConfig+0x538>)
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	699b      	ldr	r3, [r3, #24]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d030      	beq.n	8007ae4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d129      	bne.n	8007ae4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d122      	bne.n	8007ae4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	687a      	ldr	r2, [r7, #4]
 8007aa8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007aaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d119      	bne.n	8007ae4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aba:	085b      	lsrs	r3, r3, #1
 8007abc:	3b01      	subs	r3, #1
 8007abe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d10f      	bne.n	8007ae4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ace:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d107      	bne.n	8007ae4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ade:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d001      	beq.n	8007ae8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e000      	b.n	8007aea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3718      	adds	r7, #24
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	40023800 	.word	0x40023800

08007af8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d101      	bne.n	8007b0a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e022      	b.n	8007b50 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d105      	bne.n	8007b22 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f7fc f849 	bl	8003bb4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2203      	movs	r2, #3
 8007b26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f000 f814 	bl	8007b58 <HAL_SD_InitCard>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d001      	beq.n	8007b3a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	e00a      	b.n	8007b50 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007b58:	b5b0      	push	{r4, r5, r7, lr}
 8007b5a:	b08e      	sub	sp, #56	@ 0x38
 8007b5c:	af04      	add	r7, sp, #16
 8007b5e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007b60:	2300      	movs	r3, #0
 8007b62:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007b64:	2300      	movs	r3, #0
 8007b66:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007b70:	2300      	movs	r3, #0
 8007b72:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007b74:	2376      	movs	r3, #118	@ 0x76
 8007b76:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681d      	ldr	r5, [r3, #0]
 8007b7c:	466c      	mov	r4, sp
 8007b7e:	f107 0318 	add.w	r3, r7, #24
 8007b82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007b86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007b8a:	f107 030c 	add.w	r3, r7, #12
 8007b8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007b90:	4628      	mov	r0, r5
 8007b92:	f003 f817 	bl	800abc4 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007b96:	4b2a      	ldr	r3, [pc, #168]	@ (8007c40 <HAL_SD_InitCard+0xe8>)
 8007b98:	2200      	movs	r2, #0
 8007b9a:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f003 f858 	bl	800ac56 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007ba6:	4b26      	ldr	r3, [pc, #152]	@ (8007c40 <HAL_SD_InitCard+0xe8>)
 8007ba8:	2201      	movs	r2, #1
 8007baa:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8007bac:	2002      	movs	r0, #2
 8007bae:	f7fc fcef 	bl	8004590 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 ff76 	bl	8008aa4 <SD_PowerON>
 8007bb8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d00b      	beq.n	8007bd8 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bce:	431a      	orrs	r2, r3
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e02e      	b.n	8007c36 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 fe95 	bl	8008908 <SD_InitCard>
 8007bde:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00b      	beq.n	8007bfe <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	431a      	orrs	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e01b      	b.n	8007c36 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007c06:	4618      	mov	r0, r3
 8007c08:	f003 f8c5 	bl	800ad96 <SDMMC_CmdBlockLength>
 8007c0c:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00f      	beq.n	8007c34 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a0a      	ldr	r2, [pc, #40]	@ (8007c44 <HAL_SD_InitCard+0xec>)
 8007c1a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c22:	431a      	orrs	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007c30:	2301      	movs	r3, #1
 8007c32:	e000      	b.n	8007c36 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3728      	adds	r7, #40	@ 0x28
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bdb0      	pop	{r4, r5, r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	422580a0 	.word	0x422580a0
 8007c44:	004005ff 	.word	0x004005ff

08007c48 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd: Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e011      	b.n	8007c7e <HAL_SD_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDIO_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2203      	movs	r2, #3
 8007c5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 ffac 	bl	8008bc0 <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f7fc f8d3 	bl	8003e14 <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	639a      	str	r2, [r3, #56]	@ 0x38
  hsd->State = HAL_SD_STATE_RESET;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3708      	adds	r7, #8
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
	...

08007c88 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b08c      	sub	sp, #48	@ 0x30
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
 8007c94:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d107      	bne.n	8007cb0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	e0be      	b.n	8007e2e <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	f040 80b7 	bne.w	8007e2c <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007cc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	441a      	add	r2, r3
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d907      	bls.n	8007ce2 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e0a5      	b.n	8007e2e <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2203      	movs	r2, #3
 8007ce6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8007d00:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d06:	4a4c      	ldr	r2, [pc, #304]	@ (8007e38 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8007d08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d0e:	4a4b      	ldr	r2, [pc, #300]	@ (8007e3c <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8007d10:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d16:	2200      	movs	r2, #0
 8007d18:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1e:	2200      	movs	r2, #0
 8007d20:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d32:	689a      	ldr	r2, [r3, #8]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	430a      	orrs	r2, r1
 8007d3c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	3380      	adds	r3, #128	@ 0x80
 8007d48:	4619      	mov	r1, r3
 8007d4a:	68ba      	ldr	r2, [r7, #8]
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	025b      	lsls	r3, r3, #9
 8007d50:	089b      	lsrs	r3, r3, #2
 8007d52:	f7fc fe61 	bl	8004a18 <HAL_DMA_Start_IT>
 8007d56:	4603      	mov	r3, r0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d017      	beq.n	8007d8c <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8007d6a:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a33      	ldr	r2, [pc, #204]	@ (8007e40 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8007d72:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d78:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e050      	b.n	8007e2e <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8007d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8007e44 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8007d8e:	2201      	movs	r2, #1
 8007d90:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d002      	beq.n	8007da0 <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8007d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9c:	025b      	lsls	r3, r3, #9
 8007d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007da0:	f04f 33ff 	mov.w	r3, #4294967295
 8007da4:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	025b      	lsls	r3, r3, #9
 8007daa:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007dac:	2390      	movs	r3, #144	@ 0x90
 8007dae:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007db0:	2302      	movs	r3, #2
 8007db2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007db4:	2300      	movs	r3, #0
 8007db6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007db8:	2301      	movs	r3, #1
 8007dba:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f107 0210 	add.w	r2, r7, #16
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f002 ffb9 	bl	800ad3e <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	d90a      	bls.n	8007de8 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2282      	movs	r2, #130	@ 0x82
 8007dd6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007dde:	4618      	mov	r0, r3
 8007de0:	f003 f81d 	bl	800ae1e <SDMMC_CmdReadMultiBlock>
 8007de4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007de6:	e009      	b.n	8007dfc <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2281      	movs	r2, #129	@ 0x81
 8007dec:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007df4:	4618      	mov	r0, r3
 8007df6:	f002 fff0 	bl	800adda <SDMMC_CmdReadSingleBlock>
 8007dfa:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8007dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d012      	beq.n	8007e28 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a0e      	ldr	r2, [pc, #56]	@ (8007e40 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8007e08:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e10:	431a      	orrs	r2, r3
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	e002      	b.n	8007e2e <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	e000      	b.n	8007e2e <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8007e2c:	2302      	movs	r3, #2
  }
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3730      	adds	r7, #48	@ 0x30
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	08008717 	.word	0x08008717
 8007e3c:	08008789 	.word	0x08008789
 8007e40:	004005ff 	.word	0x004005ff
 8007e44:	4225858c 	.word	0x4225858c

08007e48 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b08c      	sub	sp, #48	@ 0x30
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
 8007e54:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d107      	bne.n	8007e70 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e64:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e0c1      	b.n	8007ff4 <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	f040 80ba 	bne.w	8007ff2 <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007e84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	441a      	add	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d907      	bls.n	8007ea2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e96:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e0a8      	b.n	8007ff4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2203      	movs	r2, #3
 8007ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f042 021a 	orr.w	r2, r2, #26
 8007ec0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ec6:	4a4d      	ldr	r2, [pc, #308]	@ (8007ffc <HAL_SD_WriteBlocks_DMA+0x1b4>)
 8007ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ece:	4a4c      	ldr	r2, [pc, #304]	@ (8008000 <HAL_SD_WriteBlocks_DMA+0x1b8>)
 8007ed0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d002      	beq.n	8007ee8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8007ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee4:	025b      	lsls	r3, r3, #9
 8007ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d90a      	bls.n	8007f04 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	22a0      	movs	r2, #160	@ 0xa0
 8007ef2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007efa:	4618      	mov	r0, r3
 8007efc:	f002 ffd3 	bl	800aea6 <SDMMC_CmdWriteMultiBlock>
 8007f00:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007f02:	e009      	b.n	8007f18 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2290      	movs	r2, #144	@ 0x90
 8007f08:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f10:	4618      	mov	r0, r3
 8007f12:	f002 ffa6 	bl	800ae62 <SDMMC_CmdWriteSingleBlock>
 8007f16:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d012      	beq.n	8007f44 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a38      	ldr	r2, [pc, #224]	@ (8008004 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8007f24:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f2c:	431a      	orrs	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2201      	movs	r2, #1
 8007f36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007f40:	2301      	movs	r3, #1
 8007f42:	e057      	b.n	8007ff4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007f44:	4b30      	ldr	r3, [pc, #192]	@ (8008008 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8007f46:	2201      	movs	r2, #1
 8007f48:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f4e:	2240      	movs	r2, #64	@ 0x40
 8007f50:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f62:	689a      	ldr	r2, [r3, #8]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	430a      	orrs	r2, r1
 8007f6c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007f72:	68b9      	ldr	r1, [r7, #8]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	3380      	adds	r3, #128	@ 0x80
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	025b      	lsls	r3, r3, #9
 8007f80:	089b      	lsrs	r3, r3, #2
 8007f82:	f7fc fd49 	bl	8004a18 <HAL_DMA_Start_IT>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d01a      	beq.n	8007fc2 <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 021a 	bic.w	r2, r2, #26
 8007f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a18      	ldr	r2, [pc, #96]	@ (8008004 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8007fa2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e018      	b.n	8007ff4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8007fc6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	025b      	lsls	r3, r3, #9
 8007fcc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007fce:	2390      	movs	r3, #144	@ 0x90
 8007fd0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f107 0210 	add.w	r2, r7, #16
 8007fe6:	4611      	mov	r1, r2
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f002 fea8 	bl	800ad3e <SDIO_ConfigData>

      return HAL_OK;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	e000      	b.n	8007ff4 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 8007ff2:	2302      	movs	r3, #2
  }
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3730      	adds	r7, #48	@ 0x30
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	080086ed 	.word	0x080086ed
 8008000:	08008789 	.word	0x08008789
 8008004:	004005ff 	.word	0x004005ff
 8008008:	4225858c 	.word	0x4225858c

0800800c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008018:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008020:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008024:	2b00      	cmp	r3, #0
 8008026:	d008      	beq.n	800803a <HAL_SD_IRQHandler+0x2e>
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f003 0308 	and.w	r3, r3, #8
 800802e:	2b00      	cmp	r3, #0
 8008030:	d003      	beq.n	800803a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 fdf9 	bl	8008c2a <SD_Read_IT>
 8008038:	e155      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008044:	2b00      	cmp	r3, #0
 8008046:	f000 808f 	beq.w	8008168 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008052:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	6812      	ldr	r2, [r2, #0]
 800805e:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 8008062:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8008066:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f022 0201 	bic.w	r2, r2, #1
 8008076:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f003 0308 	and.w	r3, r3, #8
 800807e:	2b00      	cmp	r3, #0
 8008080:	d039      	beq.n	80080f6 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f003 0302 	and.w	r3, r3, #2
 8008088:	2b00      	cmp	r3, #0
 800808a:	d104      	bne.n	8008096 <HAL_SD_IRQHandler+0x8a>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f003 0320 	and.w	r3, r3, #32
 8008092:	2b00      	cmp	r3, #0
 8008094:	d011      	beq.n	80080ba <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4618      	mov	r0, r3
 800809c:	f002 ff26 	bl	800aeec <SDMMC_CmdStopTransfer>
 80080a0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d008      	beq.n	80080ba <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	431a      	orrs	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 f91f 	bl	80082f8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f240 523a 	movw	r2, #1338	@ 0x53a
 80080c2:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f003 0301 	and.w	r3, r3, #1
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d104      	bne.n	80080e6 <HAL_SD_IRQHandler+0xda>
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f003 0302 	and.w	r3, r3, #2
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d003      	beq.n	80080ee <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f003 fb3c 	bl	800b764 <HAL_SD_RxCpltCallback>
 80080ec:	e0fb      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f003 fb2e 	bl	800b750 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80080f4:	e0f7      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f000 80f2 	beq.w	80082e6 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f003 0320 	and.w	r3, r3, #32
 8008108:	2b00      	cmp	r3, #0
 800810a:	d011      	beq.n	8008130 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4618      	mov	r0, r3
 8008112:	f002 feeb 	bl	800aeec <SDMMC_CmdStopTransfer>
 8008116:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d008      	beq.n	8008130 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	431a      	orrs	r2, r3
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 f8e4 	bl	80082f8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f003 0301 	and.w	r3, r3, #1
 8008136:	2b00      	cmp	r3, #0
 8008138:	f040 80d5 	bne.w	80082e6 <HAL_SD_IRQHandler+0x2da>
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f003 0302 	and.w	r3, r3, #2
 8008142:	2b00      	cmp	r3, #0
 8008144:	f040 80cf 	bne.w	80082e6 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f022 0208 	bic.w	r2, r2, #8
 8008156:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f003 faf5 	bl	800b750 <HAL_SD_TxCpltCallback>
}
 8008166:	e0be      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800816e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008172:	2b00      	cmp	r3, #0
 8008174:	d008      	beq.n	8008188 <HAL_SD_IRQHandler+0x17c>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f003 0308 	and.w	r3, r3, #8
 800817c:	2b00      	cmp	r3, #0
 800817e:	d003      	beq.n	8008188 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f000 fda3 	bl	8008ccc <SD_Write_IT>
 8008186:	e0ae      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800818e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 80a7 	beq.w	80082e6 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800819e:	f003 0302 	and.w	r3, r3, #2
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d005      	beq.n	80081b2 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081aa:	f043 0202 	orr.w	r2, r3, #2
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081b8:	f003 0308 	and.w	r3, r3, #8
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d005      	beq.n	80081cc <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c4:	f043 0208 	orr.w	r2, r3, #8
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081d2:	f003 0320 	and.w	r3, r3, #32
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d005      	beq.n	80081e6 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081de:	f043 0220 	orr.w	r2, r3, #32
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081ec:	f003 0310 	and.w	r3, r3, #16
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d005      	beq.n	8008200 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081f8:	f043 0210 	orr.w	r2, r3, #16
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008208:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8008218:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4618      	mov	r0, r3
 8008220:	f002 fe64 	bl	800aeec <SDMMC_CmdStopTransfer>
 8008224:	4602      	mov	r2, r0
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800822a:	431a      	orrs	r2, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f003 0308 	and.w	r3, r3, #8
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00a      	beq.n	8008250 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2200      	movs	r2, #0
 8008246:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f000 f855 	bl	80082f8 <HAL_SD_ErrorCallback>
}
 800824e:	e04a      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008256:	2b00      	cmp	r3, #0
 8008258:	d045      	beq.n	80082e6 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f003 0310 	and.w	r3, r3, #16
 8008260:	2b00      	cmp	r3, #0
 8008262:	d104      	bne.n	800826e <HAL_SD_IRQHandler+0x262>
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f003 0320 	and.w	r3, r3, #32
 800826a:	2b00      	cmp	r3, #0
 800826c:	d011      	beq.n	8008292 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008272:	4a1f      	ldr	r2, [pc, #124]	@ (80082f0 <HAL_SD_IRQHandler+0x2e4>)
 8008274:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800827a:	4618      	mov	r0, r3
 800827c:	f7fc fc24 	bl	8004ac8 <HAL_DMA_Abort_IT>
 8008280:	4603      	mov	r3, r0
 8008282:	2b00      	cmp	r3, #0
 8008284:	d02f      	beq.n	80082e6 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800828a:	4618      	mov	r0, r3
 800828c:	f000 face 	bl	800882c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008290:	e029      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f003 0301 	and.w	r3, r3, #1
 8008298:	2b00      	cmp	r3, #0
 800829a:	d104      	bne.n	80082a6 <HAL_SD_IRQHandler+0x29a>
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f003 0302 	and.w	r3, r3, #2
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d011      	beq.n	80082ca <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082aa:	4a12      	ldr	r2, [pc, #72]	@ (80082f4 <HAL_SD_IRQHandler+0x2e8>)
 80082ac:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7fc fc08 	bl	8004ac8 <HAL_DMA_Abort_IT>
 80082b8:	4603      	mov	r3, r0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d013      	beq.n	80082e6 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c2:	4618      	mov	r0, r3
 80082c4:	f000 fae9 	bl	800889a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80082c8:	e00d      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2200      	movs	r2, #0
 80082ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f003 fa2c 	bl	800b73c <HAL_SD_AbortCallback>
}
 80082e4:	e7ff      	b.n	80082e6 <HAL_SD_IRQHandler+0x2da>
 80082e6:	bf00      	nop
 80082e8:	3710      	adds	r7, #16
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	0800882d 	.word	0x0800882d
 80082f4:	0800889b 	.word	0x0800889b

080082f8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008300:	bf00      	nop
 8008302:	370c      	adds	r7, #12
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800830c:	b480      	push	{r7}
 800830e:	b083      	sub	sp, #12
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800831a:	0f9b      	lsrs	r3, r3, #30
 800831c:	b2da      	uxtb	r2, r3
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008326:	0e9b      	lsrs	r3, r3, #26
 8008328:	b2db      	uxtb	r3, r3
 800832a:	f003 030f 	and.w	r3, r3, #15
 800832e:	b2da      	uxtb	r2, r3
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008338:	0e1b      	lsrs	r3, r3, #24
 800833a:	b2db      	uxtb	r3, r3
 800833c:	f003 0303 	and.w	r3, r3, #3
 8008340:	b2da      	uxtb	r2, r3
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800834a:	0c1b      	lsrs	r3, r3, #16
 800834c:	b2da      	uxtb	r2, r3
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008356:	0a1b      	lsrs	r3, r3, #8
 8008358:	b2da      	uxtb	r2, r3
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008362:	b2da      	uxtb	r2, r3
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800836c:	0d1b      	lsrs	r3, r3, #20
 800836e:	b29a      	uxth	r2, r3
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008378:	0c1b      	lsrs	r3, r3, #16
 800837a:	b2db      	uxtb	r3, r3
 800837c:	f003 030f 	and.w	r3, r3, #15
 8008380:	b2da      	uxtb	r2, r3
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800838a:	0bdb      	lsrs	r3, r3, #15
 800838c:	b2db      	uxtb	r3, r3
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	b2da      	uxtb	r2, r3
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800839c:	0b9b      	lsrs	r3, r3, #14
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	f003 0301 	and.w	r3, r3, #1
 80083a4:	b2da      	uxtb	r2, r3
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083ae:	0b5b      	lsrs	r3, r3, #13
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	f003 0301 	and.w	r3, r3, #1
 80083b6:	b2da      	uxtb	r2, r3
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083c0:	0b1b      	lsrs	r3, r3, #12
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	f003 0301 	and.w	r3, r3, #1
 80083c8:	b2da      	uxtb	r2, r3
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2200      	movs	r2, #0
 80083d2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d163      	bne.n	80084a4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083e0:	009a      	lsls	r2, r3, #2
 80083e2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80083e6:	4013      	ands	r3, r2
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80083ec:	0f92      	lsrs	r2, r2, #30
 80083ee:	431a      	orrs	r2, r3
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083f8:	0edb      	lsrs	r3, r3, #27
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	f003 0307 	and.w	r3, r3, #7
 8008400:	b2da      	uxtb	r2, r3
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800840a:	0e1b      	lsrs	r3, r3, #24
 800840c:	b2db      	uxtb	r3, r3
 800840e:	f003 0307 	and.w	r3, r3, #7
 8008412:	b2da      	uxtb	r2, r3
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800841c:	0d5b      	lsrs	r3, r3, #21
 800841e:	b2db      	uxtb	r3, r3
 8008420:	f003 0307 	and.w	r3, r3, #7
 8008424:	b2da      	uxtb	r2, r3
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800842e:	0c9b      	lsrs	r3, r3, #18
 8008430:	b2db      	uxtb	r3, r3
 8008432:	f003 0307 	and.w	r3, r3, #7
 8008436:	b2da      	uxtb	r2, r3
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008440:	0bdb      	lsrs	r3, r3, #15
 8008442:	b2db      	uxtb	r3, r3
 8008444:	f003 0307 	and.w	r3, r3, #7
 8008448:	b2da      	uxtb	r2, r3
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	1c5a      	adds	r2, r3, #1
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	7e1b      	ldrb	r3, [r3, #24]
 800845c:	b2db      	uxtb	r3, r3
 800845e:	f003 0307 	and.w	r3, r3, #7
 8008462:	3302      	adds	r3, #2
 8008464:	2201      	movs	r2, #1
 8008466:	fa02 f303 	lsl.w	r3, r2, r3
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800846e:	fb03 f202 	mul.w	r2, r3, r2
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	7a1b      	ldrb	r3, [r3, #8]
 800847a:	b2db      	uxtb	r3, r3
 800847c:	f003 030f 	and.w	r3, r3, #15
 8008480:	2201      	movs	r2, #1
 8008482:	409a      	lsls	r2, r3
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8008490:	0a52      	lsrs	r2, r2, #9
 8008492:	fb03 f202 	mul.w	r2, r3, r2
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084a0:	661a      	str	r2, [r3, #96]	@ 0x60
 80084a2:	e031      	b.n	8008508 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d11d      	bne.n	80084e8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80084b0:	041b      	lsls	r3, r3, #16
 80084b2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084ba:	0c1b      	lsrs	r3, r3, #16
 80084bc:	431a      	orrs	r2, r3
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	691b      	ldr	r3, [r3, #16]
 80084c6:	3301      	adds	r3, #1
 80084c8:	029a      	lsls	r2, r3, #10
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084dc:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	661a      	str	r2, [r3, #96]	@ 0x60
 80084e6:	e00f      	b.n	8008508 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a58      	ldr	r2, [pc, #352]	@ (8008650 <HAL_SD_GetCardCSD+0x344>)
 80084ee:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008504:	2301      	movs	r3, #1
 8008506:	e09d      	b.n	8008644 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800850c:	0b9b      	lsrs	r3, r3, #14
 800850e:	b2db      	uxtb	r3, r3
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	b2da      	uxtb	r2, r3
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800851e:	09db      	lsrs	r3, r3, #7
 8008520:	b2db      	uxtb	r3, r3
 8008522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008526:	b2da      	uxtb	r2, r3
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008530:	b2db      	uxtb	r3, r3
 8008532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008536:	b2da      	uxtb	r2, r3
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008540:	0fdb      	lsrs	r3, r3, #31
 8008542:	b2da      	uxtb	r2, r3
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800854c:	0f5b      	lsrs	r3, r3, #29
 800854e:	b2db      	uxtb	r3, r3
 8008550:	f003 0303 	and.w	r3, r3, #3
 8008554:	b2da      	uxtb	r2, r3
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800855e:	0e9b      	lsrs	r3, r3, #26
 8008560:	b2db      	uxtb	r3, r3
 8008562:	f003 0307 	and.w	r3, r3, #7
 8008566:	b2da      	uxtb	r2, r3
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008570:	0d9b      	lsrs	r3, r3, #22
 8008572:	b2db      	uxtb	r3, r3
 8008574:	f003 030f 	and.w	r3, r3, #15
 8008578:	b2da      	uxtb	r2, r3
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008582:	0d5b      	lsrs	r3, r3, #21
 8008584:	b2db      	uxtb	r3, r3
 8008586:	f003 0301 	and.w	r3, r3, #1
 800858a:	b2da      	uxtb	r2, r3
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800859e:	0c1b      	lsrs	r3, r3, #16
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	b2da      	uxtb	r2, r3
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085b2:	0bdb      	lsrs	r3, r3, #15
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	f003 0301 	and.w	r3, r3, #1
 80085ba:	b2da      	uxtb	r2, r3
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085c6:	0b9b      	lsrs	r3, r3, #14
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	b2da      	uxtb	r2, r3
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085da:	0b5b      	lsrs	r3, r3, #13
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	f003 0301 	and.w	r3, r3, #1
 80085e2:	b2da      	uxtb	r2, r3
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ee:	0b1b      	lsrs	r3, r3, #12
 80085f0:	b2db      	uxtb	r3, r3
 80085f2:	f003 0301 	and.w	r3, r3, #1
 80085f6:	b2da      	uxtb	r2, r3
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008602:	0a9b      	lsrs	r3, r3, #10
 8008604:	b2db      	uxtb	r3, r3
 8008606:	f003 0303 	and.w	r3, r3, #3
 800860a:	b2da      	uxtb	r2, r3
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008616:	0a1b      	lsrs	r3, r3, #8
 8008618:	b2db      	uxtb	r3, r3
 800861a:	f003 0303 	and.w	r3, r3, #3
 800861e:	b2da      	uxtb	r2, r3
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800862a:	085b      	lsrs	r3, r3, #1
 800862c:	b2db      	uxtb	r3, r3
 800862e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008632:	b2da      	uxtb	r2, r3
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2201      	movs	r2, #1
 800863e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr
 8008650:	004005ff 	.word	0x004005ff

08008654 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800869e:	2300      	movs	r3, #0
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b086      	sub	sp, #24
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80086b4:	2300      	movs	r3, #0
 80086b6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80086b8:	f107 030c 	add.w	r3, r7, #12
 80086bc:	4619      	mov	r1, r3
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fa8b 	bl	8008bda <SD_SendStatus>
 80086c4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d005      	beq.n	80086d8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	431a      	orrs	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	0a5b      	lsrs	r3, r3, #9
 80086dc:	f003 030f 	and.w	r3, r3, #15
 80086e0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80086e2:	693b      	ldr	r3, [r7, #16]
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3718      	adds	r7, #24
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086f8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008708:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800870a:	bf00      	nop
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr

08008716 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b084      	sub	sp, #16
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008722:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008728:	2b82      	cmp	r3, #130	@ 0x82
 800872a:	d111      	bne.n	8008750 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4618      	mov	r0, r3
 8008732:	f002 fbdb 	bl	800aeec <SDMMC_CmdStopTransfer>
 8008736:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d008      	beq.n	8008750 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	431a      	orrs	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800874a:	68f8      	ldr	r0, [r7, #12]
 800874c:	f7ff fdd4 	bl	80082f8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f022 0208 	bic.w	r2, r2, #8
 800875e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008768:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2201      	movs	r2, #1
 800876e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008778:	68f8      	ldr	r0, [r7, #12]
 800877a:	f002 fff3 	bl	800b764 <HAL_SD_RxCpltCallback>
#endif
}
 800877e:	bf00      	nop
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
	...

08008788 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b086      	sub	sp, #24
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008794:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f7fc fb42 	bl	8004e20 <HAL_DMA_GetError>
 800879c:	4603      	mov	r3, r0
 800879e:	2b02      	cmp	r3, #2
 80087a0:	d03e      	beq.n	8008820 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087a8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d002      	beq.n	80087be <SD_DMAError+0x36>
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d12d      	bne.n	800881a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a19      	ldr	r2, [pc, #100]	@ (8008828 <SD_DMAError+0xa0>)
 80087c4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80087d4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087da:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80087e2:	6978      	ldr	r0, [r7, #20]
 80087e4:	f7ff ff62 	bl	80086ac <HAL_SD_GetCardState>
 80087e8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	2b06      	cmp	r3, #6
 80087ee:	d002      	beq.n	80087f6 <SD_DMAError+0x6e>
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	2b05      	cmp	r3, #5
 80087f4:	d10a      	bne.n	800880c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4618      	mov	r0, r3
 80087fc:	f002 fb76 	bl	800aeec <SDMMC_CmdStopTransfer>
 8008800:	4602      	mov	r2, r0
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008806:	431a      	orrs	r2, r3
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	2200      	movs	r2, #0
 8008818:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800881a:	6978      	ldr	r0, [r7, #20]
 800881c:	f7ff fd6c 	bl	80082f8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8008820:	bf00      	nop
 8008822:	3718      	adds	r7, #24
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}
 8008828:	004005ff 	.word	0x004005ff

0800882c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008838:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008842:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008844:	68f8      	ldr	r0, [r7, #12]
 8008846:	f7ff ff31 	bl	80086ac <HAL_SD_GetCardState>
 800884a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	2b06      	cmp	r3, #6
 800885e:	d002      	beq.n	8008866 <SD_DMATxAbort+0x3a>
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	2b05      	cmp	r3, #5
 8008864:	d10a      	bne.n	800887c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4618      	mov	r0, r3
 800886c:	f002 fb3e 	bl	800aeec <SDMMC_CmdStopTransfer>
 8008870:	4602      	mov	r2, r0
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008876:	431a      	orrs	r2, r3
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008880:	2b00      	cmp	r3, #0
 8008882:	d103      	bne.n	800888c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	f002 ff59 	bl	800b73c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800888a:	e002      	b.n	8008892 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f7ff fd33 	bl	80082f8 <HAL_SD_ErrorCallback>
}
 8008892:	bf00      	nop
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b084      	sub	sp, #16
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f240 523a 	movw	r2, #1338	@ 0x53a
 80088b0:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80088b2:	68f8      	ldr	r0, [r7, #12]
 80088b4:	f7ff fefa 	bl	80086ac <HAL_SD_GetCardState>
 80088b8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2201      	movs	r2, #1
 80088be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2200      	movs	r2, #0
 80088c6:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	2b06      	cmp	r3, #6
 80088cc:	d002      	beq.n	80088d4 <SD_DMARxAbort+0x3a>
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	2b05      	cmp	r3, #5
 80088d2:	d10a      	bne.n	80088ea <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4618      	mov	r0, r3
 80088da:	f002 fb07 	bl	800aeec <SDMMC_CmdStopTransfer>
 80088de:	4602      	mov	r2, r0
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088e4:	431a      	orrs	r2, r3
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d103      	bne.n	80088fa <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80088f2:	68f8      	ldr	r0, [r7, #12]
 80088f4:	f002 ff22 	bl	800b73c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80088f8:	e002      	b.n	8008900 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f7ff fcfc 	bl	80082f8 <HAL_SD_ErrorCallback>
}
 8008900:	bf00      	nop
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008908:	b5b0      	push	{r4, r5, r7, lr}
 800890a:	b094      	sub	sp, #80	@ 0x50
 800890c:	af04      	add	r7, sp, #16
 800890e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008910:	2301      	movs	r3, #1
 8008912:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4618      	mov	r0, r3
 800891a:	f002 f9b8 	bl	800ac8e <SDIO_GetPowerState>
 800891e:	4603      	mov	r3, r0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d102      	bne.n	800892a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008924:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008928:	e0b8      	b.n	8008a9c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800892e:	2b03      	cmp	r3, #3
 8008930:	d02f      	beq.n	8008992 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4618      	mov	r0, r3
 8008938:	f002 fb9f 	bl	800b07a <SDMMC_CmdSendCID>
 800893c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800893e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008940:	2b00      	cmp	r3, #0
 8008942:	d001      	beq.n	8008948 <SD_InitCard+0x40>
    {
      return errorstate;
 8008944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008946:	e0a9      	b.n	8008a9c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	2100      	movs	r1, #0
 800894e:	4618      	mov	r0, r3
 8008950:	f002 f9e2 	bl	800ad18 <SDIO_GetResponse>
 8008954:	4602      	mov	r2, r0
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2104      	movs	r1, #4
 8008960:	4618      	mov	r0, r3
 8008962:	f002 f9d9 	bl	800ad18 <SDIO_GetResponse>
 8008966:	4602      	mov	r2, r0
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2108      	movs	r1, #8
 8008972:	4618      	mov	r0, r3
 8008974:	f002 f9d0 	bl	800ad18 <SDIO_GetResponse>
 8008978:	4602      	mov	r2, r0
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	210c      	movs	r1, #12
 8008984:	4618      	mov	r0, r3
 8008986:	f002 f9c7 	bl	800ad18 <SDIO_GetResponse>
 800898a:	4602      	mov	r2, r0
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008996:	2b03      	cmp	r3, #3
 8008998:	d00d      	beq.n	80089b6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f107 020e 	add.w	r2, r7, #14
 80089a2:	4611      	mov	r1, r2
 80089a4:	4618      	mov	r0, r3
 80089a6:	f002 fba5 	bl	800b0f4 <SDMMC_CmdSetRelAdd>
 80089aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80089ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d001      	beq.n	80089b6 <SD_InitCard+0xae>
    {
      return errorstate;
 80089b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089b4:	e072      	b.n	8008a9c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089ba:	2b03      	cmp	r3, #3
 80089bc:	d036      	beq.n	8008a2c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80089be:	89fb      	ldrh	r3, [r7, #14]
 80089c0:	461a      	mov	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681a      	ldr	r2, [r3, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089ce:	041b      	lsls	r3, r3, #16
 80089d0:	4619      	mov	r1, r3
 80089d2:	4610      	mov	r0, r2
 80089d4:	f002 fb6f 	bl	800b0b6 <SDMMC_CmdSendCSD>
 80089d8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80089da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d001      	beq.n	80089e4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80089e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089e2:	e05b      	b.n	8008a9c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2100      	movs	r1, #0
 80089ea:	4618      	mov	r0, r3
 80089ec:	f002 f994 	bl	800ad18 <SDIO_GetResponse>
 80089f0:	4602      	mov	r2, r0
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	2104      	movs	r1, #4
 80089fc:	4618      	mov	r0, r3
 80089fe:	f002 f98b 	bl	800ad18 <SDIO_GetResponse>
 8008a02:	4602      	mov	r2, r0
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2108      	movs	r1, #8
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f002 f982 	bl	800ad18 <SDIO_GetResponse>
 8008a14:	4602      	mov	r2, r0
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	210c      	movs	r1, #12
 8008a20:	4618      	mov	r0, r3
 8008a22:	f002 f979 	bl	800ad18 <SDIO_GetResponse>
 8008a26:	4602      	mov	r2, r0
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2104      	movs	r1, #4
 8008a32:	4618      	mov	r0, r3
 8008a34:	f002 f970 	bl	800ad18 <SDIO_GetResponse>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	0d1a      	lsrs	r2, r3, #20
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008a40:	f107 0310 	add.w	r3, r7, #16
 8008a44:	4619      	mov	r1, r3
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f7ff fc60 	bl	800830c <HAL_SD_GetCardCSD>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d002      	beq.n	8008a58 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008a52:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008a56:	e021      	b.n	8008a9c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6819      	ldr	r1, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a60:	041b      	lsls	r3, r3, #16
 8008a62:	2200      	movs	r2, #0
 8008a64:	461c      	mov	r4, r3
 8008a66:	4615      	mov	r5, r2
 8008a68:	4622      	mov	r2, r4
 8008a6a:	462b      	mov	r3, r5
 8008a6c:	4608      	mov	r0, r1
 8008a6e:	f002 fa5f 	bl	800af30 <SDMMC_CmdSelDesel>
 8008a72:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d001      	beq.n	8008a7e <SD_InitCard+0x176>
  {
    return errorstate;
 8008a7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a7c:	e00e      	b.n	8008a9c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681d      	ldr	r5, [r3, #0]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	466c      	mov	r4, sp
 8008a86:	f103 0210 	add.w	r2, r3, #16
 8008a8a:	ca07      	ldmia	r2, {r0, r1, r2}
 8008a8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008a90:	3304      	adds	r3, #4
 8008a92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008a94:	4628      	mov	r0, r5
 8008a96:	f002 f895 	bl	800abc4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008a9a:	2300      	movs	r3, #0
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3740      	adds	r7, #64	@ 0x40
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bdb0      	pop	{r4, r5, r7, pc}

08008aa4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b086      	sub	sp, #24
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008aac:	2300      	movs	r3, #0
 8008aae:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	617b      	str	r3, [r7, #20]
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4618      	mov	r0, r3
 8008abe:	f002 fa5a 	bl	800af76 <SDMMC_CmdGoIdleState>
 8008ac2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d001      	beq.n	8008ace <SD_PowerON+0x2a>
  {
    return errorstate;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	e072      	b.n	8008bb4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f002 fa6d 	bl	800afb2 <SDMMC_CmdOperCond>
 8008ad8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d00d      	beq.n	8008afc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f002 fa43 	bl	800af76 <SDMMC_CmdGoIdleState>
 8008af0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d004      	beq.n	8008b02 <SD_PowerON+0x5e>
    {
      return errorstate;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	e05b      	b.n	8008bb4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b06:	2b01      	cmp	r3, #1
 8008b08:	d137      	bne.n	8008b7a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2100      	movs	r1, #0
 8008b10:	4618      	mov	r0, r3
 8008b12:	f002 fa6d 	bl	800aff0 <SDMMC_CmdAppCommand>
 8008b16:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d02d      	beq.n	8008b7a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008b1e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008b22:	e047      	b.n	8008bb4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2100      	movs	r1, #0
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f002 fa60 	bl	800aff0 <SDMMC_CmdAppCommand>
 8008b30:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d001      	beq.n	8008b3c <SD_PowerON+0x98>
    {
      return errorstate;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	e03b      	b.n	8008bb4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	491e      	ldr	r1, [pc, #120]	@ (8008bbc <SD_PowerON+0x118>)
 8008b42:	4618      	mov	r0, r3
 8008b44:	f002 fa76 	bl	800b034 <SDMMC_CmdAppOperCommand>
 8008b48:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d002      	beq.n	8008b56 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008b50:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008b54:	e02e      	b.n	8008bb4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f002 f8db 	bl	800ad18 <SDIO_GetResponse>
 8008b62:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	0fdb      	lsrs	r3, r3, #31
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d101      	bne.n	8008b70 <SD_PowerON+0xcc>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e000      	b.n	8008b72 <SD_PowerON+0xce>
 8008b70:	2300      	movs	r3, #0
 8008b72:	613b      	str	r3, [r7, #16]

    count++;
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	3301      	adds	r3, #1
 8008b78:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d802      	bhi.n	8008b8a <SD_PowerON+0xe6>
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d0cc      	beq.n	8008b24 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d902      	bls.n	8008b9a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008b94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008b98:	e00c      	b.n	8008bb4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d003      	beq.n	8008bac <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	645a      	str	r2, [r3, #68]	@ 0x44
 8008baa:	e002      	b.n	8008bb2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3718      	adds	r7, #24
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}
 8008bbc:	c1100000 	.word	0xc1100000

08008bc0 <SD_PowerOFF>:
  * @brief  Turns the SDIO output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b082      	sub	sp, #8
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDIO_PowerState_OFF(hsd->Instance);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f002 f850 	bl	800ac72 <SDIO_PowerState_OFF>
}
 8008bd2:	bf00      	nop
 8008bd4:	3708      	adds	r7, #8
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b084      	sub	sp, #16
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d102      	bne.n	8008bf0 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008bea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008bee:	e018      	b.n	8008c22 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bf8:	041b      	lsls	r3, r3, #16
 8008bfa:	4619      	mov	r1, r3
 8008bfc:	4610      	mov	r0, r2
 8008bfe:	f002 fa9a 	bl	800b136 <SDMMC_CmdSendStatus>
 8008c02:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d001      	beq.n	8008c0e <SD_SendStatus+0x34>
  {
    return errorstate;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	e009      	b.n	8008c22 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2100      	movs	r1, #0
 8008c14:	4618      	mov	r0, r3
 8008c16:	f002 f87f 	bl	800ad18 <SDIO_GetResponse>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008c20:	2300      	movs	r3, #0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3710      	adds	r7, #16
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b086      	sub	sp, #24
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c36:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c3c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008c3e:	693b      	ldr	r3, [r7, #16]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d03f      	beq.n	8008cc4 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008c44:	2300      	movs	r3, #0
 8008c46:	617b      	str	r3, [r7, #20]
 8008c48:	e033      	b.n	8008cb2 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f001 ffe3 	bl	800ac1a <SDIO_ReadFIFO>
 8008c54:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	b2da      	uxtb	r2, r3
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	3301      	adds	r3, #1
 8008c62:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	0a1b      	lsrs	r3, r3, #8
 8008c6e:	b2da      	uxtb	r2, r3
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	3301      	adds	r3, #1
 8008c78:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	0c1b      	lsrs	r3, r3, #16
 8008c84:	b2da      	uxtb	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	3b01      	subs	r3, #1
 8008c94:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	0e1b      	lsrs	r3, r3, #24
 8008c9a:	b2da      	uxtb	r2, r3
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	3b01      	subs	r3, #1
 8008caa:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	617b      	str	r3, [r7, #20]
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	2b07      	cmp	r3, #7
 8008cb6:	d9c8      	bls.n	8008c4a <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	68fa      	ldr	r2, [r7, #12]
 8008cbc:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	693a      	ldr	r2, [r7, #16]
 8008cc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8008cc4:	bf00      	nop
 8008cc6:	3718      	adds	r7, #24
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b086      	sub	sp, #24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6a1b      	ldr	r3, [r3, #32]
 8008cd8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cde:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d043      	beq.n	8008d6e <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	617b      	str	r3, [r7, #20]
 8008cea:	e037      	b.n	8008d5c <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	021a      	lsls	r2, r3, #8
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	3b01      	subs	r3, #1
 8008d14:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	041a      	lsls	r2, r3, #16
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	3301      	adds	r3, #1
 8008d26:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	3b01      	subs	r3, #1
 8008d2c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	061a      	lsls	r2, r3, #24
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	3b01      	subs	r3, #1
 8008d44:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f107 0208 	add.w	r2, r7, #8
 8008d4e:	4611      	mov	r1, r2
 8008d50:	4618      	mov	r0, r3
 8008d52:	f001 ff6f 	bl	800ac34 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	617b      	str	r3, [r7, #20]
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	2b07      	cmp	r3, #7
 8008d60:	d9c4      	bls.n	8008cec <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	693a      	ldr	r2, [r7, #16]
 8008d6c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8008d6e:	bf00      	nop
 8008d70:	3718      	adds	r7, #24
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}

08008d76 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b082      	sub	sp, #8
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d101      	bne.n	8008d88 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008d84:	2301      	movs	r3, #1
 8008d86:	e07b      	b.n	8008e80 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d108      	bne.n	8008da2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d98:	d009      	beq.n	8008dae <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	61da      	str	r2, [r3, #28]
 8008da0:	e005      	b.n	8008dae <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2200      	movs	r2, #0
 8008da6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d106      	bne.n	8008dce <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f7fb f891 	bl	8003ef0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008de4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008df6:	431a      	orrs	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	68db      	ldr	r3, [r3, #12]
 8008dfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e00:	431a      	orrs	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	f003 0302 	and.w	r3, r3, #2
 8008e0a:	431a      	orrs	r2, r3
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	695b      	ldr	r3, [r3, #20]
 8008e10:	f003 0301 	and.w	r3, r3, #1
 8008e14:	431a      	orrs	r2, r3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	699b      	ldr	r3, [r3, #24]
 8008e1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e1e:	431a      	orrs	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	69db      	ldr	r3, [r3, #28]
 8008e24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e28:	431a      	orrs	r2, r3
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a1b      	ldr	r3, [r3, #32]
 8008e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e32:	ea42 0103 	orr.w	r1, r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e3a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	430a      	orrs	r2, r1
 8008e44:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	699b      	ldr	r3, [r3, #24]
 8008e4a:	0c1b      	lsrs	r3, r3, #16
 8008e4c:	f003 0104 	and.w	r1, r3, #4
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e54:	f003 0210 	and.w	r2, r3, #16
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	430a      	orrs	r2, r1
 8008e5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	69da      	ldr	r2, [r3, #28]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008e6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2201      	movs	r2, #1
 8008e7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008e7e:	2300      	movs	r3, #0
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3708      	adds	r7, #8
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b088      	sub	sp, #32
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	603b      	str	r3, [r7, #0]
 8008e94:	4613      	mov	r3, r2
 8008e96:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e98:	f7fb fb6e 	bl	8004578 <HAL_GetTick>
 8008e9c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008e9e:	88fb      	ldrh	r3, [r7, #6]
 8008ea0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d001      	beq.n	8008eb2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008eae:	2302      	movs	r3, #2
 8008eb0:	e12a      	b.n	8009108 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d002      	beq.n	8008ebe <HAL_SPI_Transmit+0x36>
 8008eb8:	88fb      	ldrh	r3, [r7, #6]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d101      	bne.n	8008ec2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e122      	b.n	8009108 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d101      	bne.n	8008ed0 <HAL_SPI_Transmit+0x48>
 8008ecc:	2302      	movs	r3, #2
 8008ece:	e11b      	b.n	8009108 <HAL_SPI_Transmit+0x280>
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2203      	movs	r2, #3
 8008edc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	68ba      	ldr	r2, [r7, #8]
 8008eea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	88fa      	ldrh	r2, [r7, #6]
 8008ef0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	88fa      	ldrh	r2, [r7, #6]
 8008ef6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2200      	movs	r2, #0
 8008efc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2200      	movs	r2, #0
 8008f02:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2200      	movs	r2, #0
 8008f08:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2200      	movs	r2, #0
 8008f14:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f1e:	d10f      	bne.n	8008f40 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	681a      	ldr	r2, [r3, #0]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f3e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f4a:	2b40      	cmp	r3, #64	@ 0x40
 8008f4c:	d007      	beq.n	8008f5e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008f5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f66:	d152      	bne.n	800900e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d002      	beq.n	8008f76 <HAL_SPI_Transmit+0xee>
 8008f70:	8b7b      	ldrh	r3, [r7, #26]
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d145      	bne.n	8009002 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f7a:	881a      	ldrh	r2, [r3, #0]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f86:	1c9a      	adds	r2, r3, #2
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008f90:	b29b      	uxth	r3, r3
 8008f92:	3b01      	subs	r3, #1
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008f9a:	e032      	b.n	8009002 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	f003 0302 	and.w	r3, r3, #2
 8008fa6:	2b02      	cmp	r3, #2
 8008fa8:	d112      	bne.n	8008fd0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fae:	881a      	ldrh	r2, [r3, #0]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fba:	1c9a      	adds	r2, r3, #2
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	b29a      	uxth	r2, r3
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008fce:	e018      	b.n	8009002 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008fd0:	f7fb fad2 	bl	8004578 <HAL_GetTick>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	1ad3      	subs	r3, r2, r3
 8008fda:	683a      	ldr	r2, [r7, #0]
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d803      	bhi.n	8008fe8 <HAL_SPI_Transmit+0x160>
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fe6:	d102      	bne.n	8008fee <HAL_SPI_Transmit+0x166>
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d109      	bne.n	8009002 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008ffe:	2303      	movs	r3, #3
 8009000:	e082      	b.n	8009108 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009006:	b29b      	uxth	r3, r3
 8009008:	2b00      	cmp	r3, #0
 800900a:	d1c7      	bne.n	8008f9c <HAL_SPI_Transmit+0x114>
 800900c:	e053      	b.n	80090b6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d002      	beq.n	800901c <HAL_SPI_Transmit+0x194>
 8009016:	8b7b      	ldrh	r3, [r7, #26]
 8009018:	2b01      	cmp	r3, #1
 800901a:	d147      	bne.n	80090ac <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	330c      	adds	r3, #12
 8009026:	7812      	ldrb	r2, [r2, #0]
 8009028:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800902e:	1c5a      	adds	r2, r3, #1
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009038:	b29b      	uxth	r3, r3
 800903a:	3b01      	subs	r3, #1
 800903c:	b29a      	uxth	r2, r3
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009042:	e033      	b.n	80090ac <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f003 0302 	and.w	r3, r3, #2
 800904e:	2b02      	cmp	r3, #2
 8009050:	d113      	bne.n	800907a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	330c      	adds	r3, #12
 800905c:	7812      	ldrb	r2, [r2, #0]
 800905e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009064:	1c5a      	adds	r2, r3, #1
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800906e:	b29b      	uxth	r3, r3
 8009070:	3b01      	subs	r3, #1
 8009072:	b29a      	uxth	r2, r3
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009078:	e018      	b.n	80090ac <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800907a:	f7fb fa7d 	bl	8004578 <HAL_GetTick>
 800907e:	4602      	mov	r2, r0
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	1ad3      	subs	r3, r2, r3
 8009084:	683a      	ldr	r2, [r7, #0]
 8009086:	429a      	cmp	r2, r3
 8009088:	d803      	bhi.n	8009092 <HAL_SPI_Transmit+0x20a>
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009090:	d102      	bne.n	8009098 <HAL_SPI_Transmit+0x210>
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d109      	bne.n	80090ac <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2201      	movs	r2, #1
 800909c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80090a8:	2303      	movs	r3, #3
 80090aa:	e02d      	b.n	8009108 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d1c6      	bne.n	8009044 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80090b6:	69fa      	ldr	r2, [r7, #28]
 80090b8:	6839      	ldr	r1, [r7, #0]
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f000 fd04 	bl	8009ac8 <SPI_EndRxTxTransaction>
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d002      	beq.n	80090cc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2220      	movs	r2, #32
 80090ca:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	689b      	ldr	r3, [r3, #8]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d10a      	bne.n	80090ea <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80090d4:	2300      	movs	r3, #0
 80090d6:	617b      	str	r3, [r7, #20]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	68db      	ldr	r3, [r3, #12]
 80090de:	617b      	str	r3, [r7, #20]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	617b      	str	r3, [r7, #20]
 80090e8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2201      	movs	r2, #1
 80090ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2200      	movs	r2, #0
 80090f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d001      	beq.n	8009106 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	e000      	b.n	8009108 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009106:	2300      	movs	r3, #0
  }
}
 8009108:	4618      	mov	r0, r3
 800910a:	3720      	adds	r7, #32
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b088      	sub	sp, #32
 8009114:	af02      	add	r7, sp, #8
 8009116:	60f8      	str	r0, [r7, #12]
 8009118:	60b9      	str	r1, [r7, #8]
 800911a:	603b      	str	r3, [r7, #0]
 800911c:	4613      	mov	r3, r2
 800911e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b01      	cmp	r3, #1
 800912a:	d001      	beq.n	8009130 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800912c:	2302      	movs	r3, #2
 800912e:	e104      	b.n	800933a <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d002      	beq.n	800913c <HAL_SPI_Receive+0x2c>
 8009136:	88fb      	ldrh	r3, [r7, #6]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d101      	bne.n	8009140 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800913c:	2301      	movs	r3, #1
 800913e:	e0fc      	b.n	800933a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009148:	d112      	bne.n	8009170 <HAL_SPI_Receive+0x60>
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	689b      	ldr	r3, [r3, #8]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d10e      	bne.n	8009170 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2204      	movs	r2, #4
 8009156:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800915a:	88fa      	ldrh	r2, [r7, #6]
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	4613      	mov	r3, r2
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	68b9      	ldr	r1, [r7, #8]
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f000 f8eb 	bl	8009342 <HAL_SPI_TransmitReceive>
 800916c:	4603      	mov	r3, r0
 800916e:	e0e4      	b.n	800933a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009170:	f7fb fa02 	bl	8004578 <HAL_GetTick>
 8009174:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800917c:	2b01      	cmp	r3, #1
 800917e:	d101      	bne.n	8009184 <HAL_SPI_Receive+0x74>
 8009180:	2302      	movs	r3, #2
 8009182:	e0da      	b.n	800933a <HAL_SPI_Receive+0x22a>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2201      	movs	r2, #1
 8009188:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2204      	movs	r2, #4
 8009190:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2200      	movs	r2, #0
 8009198:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	68ba      	ldr	r2, [r7, #8]
 800919e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	88fa      	ldrh	r2, [r7, #6]
 80091a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	88fa      	ldrh	r2, [r7, #6]
 80091aa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2200      	movs	r2, #0
 80091b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2200      	movs	r2, #0
 80091bc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2200      	movs	r2, #0
 80091c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2200      	movs	r2, #0
 80091c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	689b      	ldr	r3, [r3, #8]
 80091ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091d2:	d10f      	bne.n	80091f4 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	681a      	ldr	r2, [r3, #0]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80091e2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80091f2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091fe:	2b40      	cmp	r3, #64	@ 0x40
 8009200:	d007      	beq.n	8009212 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	681a      	ldr	r2, [r3, #0]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009210:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	68db      	ldr	r3, [r3, #12]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d170      	bne.n	80092fc <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800921a:	e035      	b.n	8009288 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	689b      	ldr	r3, [r3, #8]
 8009222:	f003 0301 	and.w	r3, r3, #1
 8009226:	2b01      	cmp	r3, #1
 8009228:	d115      	bne.n	8009256 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f103 020c 	add.w	r2, r3, #12
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009236:	7812      	ldrb	r2, [r2, #0]
 8009238:	b2d2      	uxtb	r2, r2
 800923a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009240:	1c5a      	adds	r2, r3, #1
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800924a:	b29b      	uxth	r3, r3
 800924c:	3b01      	subs	r3, #1
 800924e:	b29a      	uxth	r2, r3
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009254:	e018      	b.n	8009288 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009256:	f7fb f98f 	bl	8004578 <HAL_GetTick>
 800925a:	4602      	mov	r2, r0
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	1ad3      	subs	r3, r2, r3
 8009260:	683a      	ldr	r2, [r7, #0]
 8009262:	429a      	cmp	r2, r3
 8009264:	d803      	bhi.n	800926e <HAL_SPI_Receive+0x15e>
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800926c:	d102      	bne.n	8009274 <HAL_SPI_Receive+0x164>
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d109      	bne.n	8009288 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2201      	movs	r2, #1
 8009278:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2200      	movs	r2, #0
 8009280:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009284:	2303      	movs	r3, #3
 8009286:	e058      	b.n	800933a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800928c:	b29b      	uxth	r3, r3
 800928e:	2b00      	cmp	r3, #0
 8009290:	d1c4      	bne.n	800921c <HAL_SPI_Receive+0x10c>
 8009292:	e038      	b.n	8009306 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	f003 0301 	and.w	r3, r3, #1
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d113      	bne.n	80092ca <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	68da      	ldr	r2, [r3, #12]
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ac:	b292      	uxth	r2, r2
 80092ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b4:	1c9a      	adds	r2, r3, #2
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092be:	b29b      	uxth	r3, r3
 80092c0:	3b01      	subs	r3, #1
 80092c2:	b29a      	uxth	r2, r3
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80092c8:	e018      	b.n	80092fc <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092ca:	f7fb f955 	bl	8004578 <HAL_GetTick>
 80092ce:	4602      	mov	r2, r0
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	1ad3      	subs	r3, r2, r3
 80092d4:	683a      	ldr	r2, [r7, #0]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d803      	bhi.n	80092e2 <HAL_SPI_Receive+0x1d2>
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092e0:	d102      	bne.n	80092e8 <HAL_SPI_Receive+0x1d8>
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d109      	bne.n	80092fc <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	2201      	movs	r2, #1
 80092ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80092f8:	2303      	movs	r3, #3
 80092fa:	e01e      	b.n	800933a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009300:	b29b      	uxth	r3, r3
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1c6      	bne.n	8009294 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009306:	697a      	ldr	r2, [r7, #20]
 8009308:	6839      	ldr	r1, [r7, #0]
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	f000 fb76 	bl	80099fc <SPI_EndRxTransaction>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d002      	beq.n	800931c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2220      	movs	r2, #32
 800931a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009330:	2b00      	cmp	r3, #0
 8009332:	d001      	beq.n	8009338 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	e000      	b.n	800933a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8009338:	2300      	movs	r3, #0
  }
}
 800933a:	4618      	mov	r0, r3
 800933c:	3718      	adds	r7, #24
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}

08009342 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009342:	b580      	push	{r7, lr}
 8009344:	b08a      	sub	sp, #40	@ 0x28
 8009346:	af00      	add	r7, sp, #0
 8009348:	60f8      	str	r0, [r7, #12]
 800934a:	60b9      	str	r1, [r7, #8]
 800934c:	607a      	str	r2, [r7, #4]
 800934e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009350:	2301      	movs	r3, #1
 8009352:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009354:	f7fb f910 	bl	8004578 <HAL_GetTick>
 8009358:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009360:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009368:	887b      	ldrh	r3, [r7, #2]
 800936a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800936c:	7ffb      	ldrb	r3, [r7, #31]
 800936e:	2b01      	cmp	r3, #1
 8009370:	d00c      	beq.n	800938c <HAL_SPI_TransmitReceive+0x4a>
 8009372:	69bb      	ldr	r3, [r7, #24]
 8009374:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009378:	d106      	bne.n	8009388 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d102      	bne.n	8009388 <HAL_SPI_TransmitReceive+0x46>
 8009382:	7ffb      	ldrb	r3, [r7, #31]
 8009384:	2b04      	cmp	r3, #4
 8009386:	d001      	beq.n	800938c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009388:	2302      	movs	r3, #2
 800938a:	e17f      	b.n	800968c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d005      	beq.n	800939e <HAL_SPI_TransmitReceive+0x5c>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d002      	beq.n	800939e <HAL_SPI_TransmitReceive+0x5c>
 8009398:	887b      	ldrh	r3, [r7, #2]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d101      	bne.n	80093a2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	e174      	b.n	800968c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d101      	bne.n	80093b0 <HAL_SPI_TransmitReceive+0x6e>
 80093ac:	2302      	movs	r3, #2
 80093ae:	e16d      	b.n	800968c <HAL_SPI_TransmitReceive+0x34a>
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2201      	movs	r2, #1
 80093b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	2b04      	cmp	r3, #4
 80093c2:	d003      	beq.n	80093cc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2205      	movs	r2, #5
 80093c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2200      	movs	r2, #0
 80093d0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	887a      	ldrh	r2, [r7, #2]
 80093dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	887a      	ldrh	r2, [r7, #2]
 80093e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	68ba      	ldr	r2, [r7, #8]
 80093e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	887a      	ldrh	r2, [r7, #2]
 80093ee:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	887a      	ldrh	r2, [r7, #2]
 80093f4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2200      	movs	r2, #0
 80093fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2200      	movs	r2, #0
 8009400:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800940c:	2b40      	cmp	r3, #64	@ 0x40
 800940e:	d007      	beq.n	8009420 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800941e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	68db      	ldr	r3, [r3, #12]
 8009424:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009428:	d17e      	bne.n	8009528 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d002      	beq.n	8009438 <HAL_SPI_TransmitReceive+0xf6>
 8009432:	8afb      	ldrh	r3, [r7, #22]
 8009434:	2b01      	cmp	r3, #1
 8009436:	d16c      	bne.n	8009512 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800943c:	881a      	ldrh	r2, [r3, #0]
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009448:	1c9a      	adds	r2, r3, #2
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009452:	b29b      	uxth	r3, r3
 8009454:	3b01      	subs	r3, #1
 8009456:	b29a      	uxth	r2, r3
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800945c:	e059      	b.n	8009512 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	f003 0302 	and.w	r3, r3, #2
 8009468:	2b02      	cmp	r3, #2
 800946a:	d11b      	bne.n	80094a4 <HAL_SPI_TransmitReceive+0x162>
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009470:	b29b      	uxth	r3, r3
 8009472:	2b00      	cmp	r3, #0
 8009474:	d016      	beq.n	80094a4 <HAL_SPI_TransmitReceive+0x162>
 8009476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009478:	2b01      	cmp	r3, #1
 800947a:	d113      	bne.n	80094a4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009480:	881a      	ldrh	r2, [r3, #0]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800948c:	1c9a      	adds	r2, r3, #2
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009496:	b29b      	uxth	r3, r3
 8009498:	3b01      	subs	r3, #1
 800949a:	b29a      	uxth	r2, r3
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80094a0:	2300      	movs	r3, #0
 80094a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	689b      	ldr	r3, [r3, #8]
 80094aa:	f003 0301 	and.w	r3, r3, #1
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d119      	bne.n	80094e6 <HAL_SPI_TransmitReceive+0x1a4>
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d014      	beq.n	80094e6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	68da      	ldr	r2, [r3, #12]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094c6:	b292      	uxth	r2, r2
 80094c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ce:	1c9a      	adds	r2, r3, #2
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094d8:	b29b      	uxth	r3, r3
 80094da:	3b01      	subs	r3, #1
 80094dc:	b29a      	uxth	r2, r3
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80094e2:	2301      	movs	r3, #1
 80094e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80094e6:	f7fb f847 	bl	8004578 <HAL_GetTick>
 80094ea:	4602      	mov	r2, r0
 80094ec:	6a3b      	ldr	r3, [r7, #32]
 80094ee:	1ad3      	subs	r3, r2, r3
 80094f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d80d      	bhi.n	8009512 <HAL_SPI_TransmitReceive+0x1d0>
 80094f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094fc:	d009      	beq.n	8009512 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2201      	movs	r2, #1
 8009502:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800950e:	2303      	movs	r3, #3
 8009510:	e0bc      	b.n	800968c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009516:	b29b      	uxth	r3, r3
 8009518:	2b00      	cmp	r3, #0
 800951a:	d1a0      	bne.n	800945e <HAL_SPI_TransmitReceive+0x11c>
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009520:	b29b      	uxth	r3, r3
 8009522:	2b00      	cmp	r3, #0
 8009524:	d19b      	bne.n	800945e <HAL_SPI_TransmitReceive+0x11c>
 8009526:	e082      	b.n	800962e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d002      	beq.n	8009536 <HAL_SPI_TransmitReceive+0x1f4>
 8009530:	8afb      	ldrh	r3, [r7, #22]
 8009532:	2b01      	cmp	r3, #1
 8009534:	d171      	bne.n	800961a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	330c      	adds	r3, #12
 8009540:	7812      	ldrb	r2, [r2, #0]
 8009542:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009548:	1c5a      	adds	r2, r3, #1
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009552:	b29b      	uxth	r3, r3
 8009554:	3b01      	subs	r3, #1
 8009556:	b29a      	uxth	r2, r3
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800955c:	e05d      	b.n	800961a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	f003 0302 	and.w	r3, r3, #2
 8009568:	2b02      	cmp	r3, #2
 800956a:	d11c      	bne.n	80095a6 <HAL_SPI_TransmitReceive+0x264>
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009570:	b29b      	uxth	r3, r3
 8009572:	2b00      	cmp	r3, #0
 8009574:	d017      	beq.n	80095a6 <HAL_SPI_TransmitReceive+0x264>
 8009576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009578:	2b01      	cmp	r3, #1
 800957a:	d114      	bne.n	80095a6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	330c      	adds	r3, #12
 8009586:	7812      	ldrb	r2, [r2, #0]
 8009588:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800958e:	1c5a      	adds	r2, r3, #1
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009598:	b29b      	uxth	r3, r3
 800959a:	3b01      	subs	r3, #1
 800959c:	b29a      	uxth	r2, r3
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80095a2:	2300      	movs	r3, #0
 80095a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	f003 0301 	and.w	r3, r3, #1
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d119      	bne.n	80095e8 <HAL_SPI_TransmitReceive+0x2a6>
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d014      	beq.n	80095e8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	68da      	ldr	r2, [r3, #12]
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095c8:	b2d2      	uxtb	r2, r2
 80095ca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095d0:	1c5a      	adds	r2, r3, #1
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80095da:	b29b      	uxth	r3, r3
 80095dc:	3b01      	subs	r3, #1
 80095de:	b29a      	uxth	r2, r3
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80095e4:	2301      	movs	r3, #1
 80095e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80095e8:	f7fa ffc6 	bl	8004578 <HAL_GetTick>
 80095ec:	4602      	mov	r2, r0
 80095ee:	6a3b      	ldr	r3, [r7, #32]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d803      	bhi.n	8009600 <HAL_SPI_TransmitReceive+0x2be>
 80095f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095fe:	d102      	bne.n	8009606 <HAL_SPI_TransmitReceive+0x2c4>
 8009600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009602:	2b00      	cmp	r3, #0
 8009604:	d109      	bne.n	800961a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2201      	movs	r2, #1
 800960a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2200      	movs	r2, #0
 8009612:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009616:	2303      	movs	r3, #3
 8009618:	e038      	b.n	800968c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800961e:	b29b      	uxth	r3, r3
 8009620:	2b00      	cmp	r3, #0
 8009622:	d19c      	bne.n	800955e <HAL_SPI_TransmitReceive+0x21c>
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009628:	b29b      	uxth	r3, r3
 800962a:	2b00      	cmp	r3, #0
 800962c:	d197      	bne.n	800955e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800962e:	6a3a      	ldr	r2, [r7, #32]
 8009630:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f000 fa48 	bl	8009ac8 <SPI_EndRxTxTransaction>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d008      	beq.n	8009650 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2220      	movs	r2, #32
 8009642:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2200      	movs	r2, #0
 8009648:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800964c:	2301      	movs	r3, #1
 800964e:	e01d      	b.n	800968c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d10a      	bne.n	800966e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009658:	2300      	movs	r3, #0
 800965a:	613b      	str	r3, [r7, #16]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	68db      	ldr	r3, [r3, #12]
 8009662:	613b      	str	r3, [r7, #16]
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	613b      	str	r3, [r7, #16]
 800966c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2201      	movs	r2, #1
 8009672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009682:	2b00      	cmp	r3, #0
 8009684:	d001      	beq.n	800968a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8009686:	2301      	movs	r3, #1
 8009688:	e000      	b.n	800968c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800968a:	2300      	movs	r3, #0
  }
}
 800968c:	4618      	mov	r0, r3
 800968e:	3728      	adds	r7, #40	@ 0x28
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b088      	sub	sp, #32
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80096ac:	69bb      	ldr	r3, [r7, #24]
 80096ae:	099b      	lsrs	r3, r3, #6
 80096b0:	f003 0301 	and.w	r3, r3, #1
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d10f      	bne.n	80096d8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80096b8:	69bb      	ldr	r3, [r7, #24]
 80096ba:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d00a      	beq.n	80096d8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	099b      	lsrs	r3, r3, #6
 80096c6:	f003 0301 	and.w	r3, r3, #1
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d004      	beq.n	80096d8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	4798      	blx	r3
    return;
 80096d6:	e0d7      	b.n	8009888 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80096d8:	69bb      	ldr	r3, [r7, #24]
 80096da:	085b      	lsrs	r3, r3, #1
 80096dc:	f003 0301 	and.w	r3, r3, #1
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d00a      	beq.n	80096fa <HAL_SPI_IRQHandler+0x66>
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	09db      	lsrs	r3, r3, #7
 80096e8:	f003 0301 	and.w	r3, r3, #1
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d004      	beq.n	80096fa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	4798      	blx	r3
    return;
 80096f8:	e0c6      	b.n	8009888 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80096fa:	69bb      	ldr	r3, [r7, #24]
 80096fc:	095b      	lsrs	r3, r3, #5
 80096fe:	f003 0301 	and.w	r3, r3, #1
 8009702:	2b00      	cmp	r3, #0
 8009704:	d10c      	bne.n	8009720 <HAL_SPI_IRQHandler+0x8c>
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	099b      	lsrs	r3, r3, #6
 800970a:	f003 0301 	and.w	r3, r3, #1
 800970e:	2b00      	cmp	r3, #0
 8009710:	d106      	bne.n	8009720 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	0a1b      	lsrs	r3, r3, #8
 8009716:	f003 0301 	and.w	r3, r3, #1
 800971a:	2b00      	cmp	r3, #0
 800971c:	f000 80b4 	beq.w	8009888 <HAL_SPI_IRQHandler+0x1f4>
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	095b      	lsrs	r3, r3, #5
 8009724:	f003 0301 	and.w	r3, r3, #1
 8009728:	2b00      	cmp	r3, #0
 800972a:	f000 80ad 	beq.w	8009888 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800972e:	69bb      	ldr	r3, [r7, #24]
 8009730:	099b      	lsrs	r3, r3, #6
 8009732:	f003 0301 	and.w	r3, r3, #1
 8009736:	2b00      	cmp	r3, #0
 8009738:	d023      	beq.n	8009782 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009740:	b2db      	uxtb	r3, r3
 8009742:	2b03      	cmp	r3, #3
 8009744:	d011      	beq.n	800976a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800974a:	f043 0204 	orr.w	r2, r3, #4
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009752:	2300      	movs	r3, #0
 8009754:	617b      	str	r3, [r7, #20]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	617b      	str	r3, [r7, #20]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	617b      	str	r3, [r7, #20]
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	e00b      	b.n	8009782 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800976a:	2300      	movs	r3, #0
 800976c:	613b      	str	r3, [r7, #16]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	613b      	str	r3, [r7, #16]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	613b      	str	r3, [r7, #16]
 800977e:	693b      	ldr	r3, [r7, #16]
        return;
 8009780:	e082      	b.n	8009888 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	095b      	lsrs	r3, r3, #5
 8009786:	f003 0301 	and.w	r3, r3, #1
 800978a:	2b00      	cmp	r3, #0
 800978c:	d014      	beq.n	80097b8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009792:	f043 0201 	orr.w	r2, r3, #1
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800979a:	2300      	movs	r3, #0
 800979c:	60fb      	str	r3, [r7, #12]
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	689b      	ldr	r3, [r3, #8]
 80097a4:	60fb      	str	r3, [r7, #12]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097b4:	601a      	str	r2, [r3, #0]
 80097b6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	0a1b      	lsrs	r3, r3, #8
 80097bc:	f003 0301 	and.w	r3, r3, #1
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d00c      	beq.n	80097de <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097c8:	f043 0208 	orr.w	r2, r3, #8
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80097d0:	2300      	movs	r3, #0
 80097d2:	60bb      	str	r3, [r7, #8]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	60bb      	str	r3, [r7, #8]
 80097dc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d04f      	beq.n	8009886 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	685a      	ldr	r2, [r3, #4]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80097f4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2201      	movs	r2, #1
 80097fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	f003 0302 	and.w	r3, r3, #2
 8009804:	2b00      	cmp	r3, #0
 8009806:	d104      	bne.n	8009812 <HAL_SPI_IRQHandler+0x17e>
 8009808:	69fb      	ldr	r3, [r7, #28]
 800980a:	f003 0301 	and.w	r3, r3, #1
 800980e:	2b00      	cmp	r3, #0
 8009810:	d034      	beq.n	800987c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	685a      	ldr	r2, [r3, #4]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f022 0203 	bic.w	r2, r2, #3
 8009820:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009826:	2b00      	cmp	r3, #0
 8009828:	d011      	beq.n	800984e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800982e:	4a18      	ldr	r2, [pc, #96]	@ (8009890 <HAL_SPI_IRQHandler+0x1fc>)
 8009830:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009836:	4618      	mov	r0, r3
 8009838:	f7fb f946 	bl	8004ac8 <HAL_DMA_Abort_IT>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d005      	beq.n	800984e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009846:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009852:	2b00      	cmp	r3, #0
 8009854:	d016      	beq.n	8009884 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800985a:	4a0d      	ldr	r2, [pc, #52]	@ (8009890 <HAL_SPI_IRQHandler+0x1fc>)
 800985c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009862:	4618      	mov	r0, r3
 8009864:	f7fb f930 	bl	8004ac8 <HAL_DMA_Abort_IT>
 8009868:	4603      	mov	r3, r0
 800986a:	2b00      	cmp	r3, #0
 800986c:	d00a      	beq.n	8009884 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009872:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800987a:	e003      	b.n	8009884 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 f809 	bl	8009894 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009882:	e000      	b.n	8009886 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009884:	bf00      	nop
    return;
 8009886:	bf00      	nop
  }
}
 8009888:	3720      	adds	r7, #32
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	080098c5 	.word	0x080098c5

08009894 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009894:	b480      	push	{r7}
 8009896:	b083      	sub	sp, #12
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800989c:	bf00      	nop
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr

080098a8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80098b6:	b2db      	uxtb	r3, r3
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2200      	movs	r2, #0
 80098dc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80098de:	68f8      	ldr	r0, [r7, #12]
 80098e0:	f7ff ffd8 	bl	8009894 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80098e4:	bf00      	nop
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b088      	sub	sp, #32
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	603b      	str	r3, [r7, #0]
 80098f8:	4613      	mov	r3, r2
 80098fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80098fc:	f7fa fe3c 	bl	8004578 <HAL_GetTick>
 8009900:	4602      	mov	r2, r0
 8009902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009904:	1a9b      	subs	r3, r3, r2
 8009906:	683a      	ldr	r2, [r7, #0]
 8009908:	4413      	add	r3, r2
 800990a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800990c:	f7fa fe34 	bl	8004578 <HAL_GetTick>
 8009910:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009912:	4b39      	ldr	r3, [pc, #228]	@ (80099f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	015b      	lsls	r3, r3, #5
 8009918:	0d1b      	lsrs	r3, r3, #20
 800991a:	69fa      	ldr	r2, [r7, #28]
 800991c:	fb02 f303 	mul.w	r3, r2, r3
 8009920:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009922:	e055      	b.n	80099d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992a:	d051      	beq.n	80099d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800992c:	f7fa fe24 	bl	8004578 <HAL_GetTick>
 8009930:	4602      	mov	r2, r0
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	69fa      	ldr	r2, [r7, #28]
 8009938:	429a      	cmp	r2, r3
 800993a:	d902      	bls.n	8009942 <SPI_WaitFlagStateUntilTimeout+0x56>
 800993c:	69fb      	ldr	r3, [r7, #28]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d13d      	bne.n	80099be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	685a      	ldr	r2, [r3, #4]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009950:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800995a:	d111      	bne.n	8009980 <SPI_WaitFlagStateUntilTimeout+0x94>
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009964:	d004      	beq.n	8009970 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	689b      	ldr	r3, [r3, #8]
 800996a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800996e:	d107      	bne.n	8009980 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800997e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009984:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009988:	d10f      	bne.n	80099aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009998:	601a      	str	r2, [r3, #0]
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	681a      	ldr	r2, [r3, #0]
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80099a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2201      	movs	r2, #1
 80099ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2200      	movs	r2, #0
 80099b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80099ba:	2303      	movs	r3, #3
 80099bc:	e018      	b.n	80099f0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d102      	bne.n	80099ca <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80099c4:	2300      	movs	r3, #0
 80099c6:	61fb      	str	r3, [r7, #28]
 80099c8:	e002      	b.n	80099d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	3b01      	subs	r3, #1
 80099ce:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	689a      	ldr	r2, [r3, #8]
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	4013      	ands	r3, r2
 80099da:	68ba      	ldr	r2, [r7, #8]
 80099dc:	429a      	cmp	r2, r3
 80099de:	bf0c      	ite	eq
 80099e0:	2301      	moveq	r3, #1
 80099e2:	2300      	movne	r3, #0
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	461a      	mov	r2, r3
 80099e8:	79fb      	ldrb	r3, [r7, #7]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d19a      	bne.n	8009924 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80099ee:	2300      	movs	r3, #0
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3720      	adds	r7, #32
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}
 80099f8:	20000000 	.word	0x20000000

080099fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b086      	sub	sp, #24
 8009a00:	af02      	add	r7, sp, #8
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a10:	d111      	bne.n	8009a36 <SPI_EndRxTransaction+0x3a>
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	689b      	ldr	r3, [r3, #8]
 8009a16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a1a:	d004      	beq.n	8009a26 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a24:	d107      	bne.n	8009a36 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a34:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a3e:	d12a      	bne.n	8009a96 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a48:	d012      	beq.n	8009a70 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	9300      	str	r3, [sp, #0]
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	2200      	movs	r2, #0
 8009a52:	2180      	movs	r1, #128	@ 0x80
 8009a54:	68f8      	ldr	r0, [r7, #12]
 8009a56:	f7ff ff49 	bl	80098ec <SPI_WaitFlagStateUntilTimeout>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d02d      	beq.n	8009abc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a64:	f043 0220 	orr.w	r2, r3, #32
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009a6c:	2303      	movs	r3, #3
 8009a6e:	e026      	b.n	8009abe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	9300      	str	r3, [sp, #0]
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	2200      	movs	r2, #0
 8009a78:	2101      	movs	r1, #1
 8009a7a:	68f8      	ldr	r0, [r7, #12]
 8009a7c:	f7ff ff36 	bl	80098ec <SPI_WaitFlagStateUntilTimeout>
 8009a80:	4603      	mov	r3, r0
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d01a      	beq.n	8009abc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a8a:	f043 0220 	orr.w	r2, r3, #32
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009a92:	2303      	movs	r3, #3
 8009a94:	e013      	b.n	8009abe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	9300      	str	r3, [sp, #0]
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	2101      	movs	r1, #1
 8009aa0:	68f8      	ldr	r0, [r7, #12]
 8009aa2:	f7ff ff23 	bl	80098ec <SPI_WaitFlagStateUntilTimeout>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d007      	beq.n	8009abc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ab0:	f043 0220 	orr.w	r2, r3, #32
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009ab8:	2303      	movs	r3, #3
 8009aba:	e000      	b.n	8009abe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009abc:	2300      	movs	r3, #0
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3710      	adds	r7, #16
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
	...

08009ac8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b088      	sub	sp, #32
 8009acc:	af02      	add	r7, sp, #8
 8009ace:	60f8      	str	r0, [r7, #12]
 8009ad0:	60b9      	str	r1, [r7, #8]
 8009ad2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	9300      	str	r3, [sp, #0]
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	2201      	movs	r2, #1
 8009adc:	2102      	movs	r1, #2
 8009ade:	68f8      	ldr	r0, [r7, #12]
 8009ae0:	f7ff ff04 	bl	80098ec <SPI_WaitFlagStateUntilTimeout>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d007      	beq.n	8009afa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009aee:	f043 0220 	orr.w	r2, r3, #32
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009af6:	2303      	movs	r3, #3
 8009af8:	e032      	b.n	8009b60 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009afa:	4b1b      	ldr	r3, [pc, #108]	@ (8009b68 <SPI_EndRxTxTransaction+0xa0>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4a1b      	ldr	r2, [pc, #108]	@ (8009b6c <SPI_EndRxTxTransaction+0xa4>)
 8009b00:	fba2 2303 	umull	r2, r3, r2, r3
 8009b04:	0d5b      	lsrs	r3, r3, #21
 8009b06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009b0a:	fb02 f303 	mul.w	r3, r2, r3
 8009b0e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009b18:	d112      	bne.n	8009b40 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	9300      	str	r3, [sp, #0]
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	2200      	movs	r2, #0
 8009b22:	2180      	movs	r1, #128	@ 0x80
 8009b24:	68f8      	ldr	r0, [r7, #12]
 8009b26:	f7ff fee1 	bl	80098ec <SPI_WaitFlagStateUntilTimeout>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d016      	beq.n	8009b5e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b34:	f043 0220 	orr.w	r2, r3, #32
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009b3c:	2303      	movs	r3, #3
 8009b3e:	e00f      	b.n	8009b60 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d00a      	beq.n	8009b5c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	3b01      	subs	r3, #1
 8009b4a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	689b      	ldr	r3, [r3, #8]
 8009b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b56:	2b80      	cmp	r3, #128	@ 0x80
 8009b58:	d0f2      	beq.n	8009b40 <SPI_EndRxTxTransaction+0x78>
 8009b5a:	e000      	b.n	8009b5e <SPI_EndRxTxTransaction+0x96>
        break;
 8009b5c:	bf00      	nop
  }

  return HAL_OK;
 8009b5e:	2300      	movs	r3, #0
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3718      	adds	r7, #24
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}
 8009b68:	20000000 	.word	0x20000000
 8009b6c:	165e9f81 	.word	0x165e9f81

08009b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b082      	sub	sp, #8
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d101      	bne.n	8009b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	e041      	b.n	8009c06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d106      	bne.n	8009b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f7fa fc36 	bl	8004408 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2202      	movs	r2, #2
 8009ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	3304      	adds	r3, #4
 8009bac:	4619      	mov	r1, r3
 8009bae:	4610      	mov	r0, r2
 8009bb0:	f000 fc62 	bl	800a478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2201      	movs	r2, #1
 8009bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2201      	movs	r2, #1
 8009be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2201      	movs	r2, #1
 8009be8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2201      	movs	r2, #1
 8009bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2201      	movs	r2, #1
 8009c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009c04:	2300      	movs	r3, #0
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3708      	adds	r7, #8
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}
	...

08009c10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b085      	sub	sp, #20
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c1e:	b2db      	uxtb	r3, r3
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d001      	beq.n	8009c28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009c24:	2301      	movs	r3, #1
 8009c26:	e04e      	b.n	8009cc6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2202      	movs	r2, #2
 8009c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68da      	ldr	r2, [r3, #12]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f042 0201 	orr.w	r2, r2, #1
 8009c3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a23      	ldr	r2, [pc, #140]	@ (8009cd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d022      	beq.n	8009c90 <HAL_TIM_Base_Start_IT+0x80>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c52:	d01d      	beq.n	8009c90 <HAL_TIM_Base_Start_IT+0x80>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a1f      	ldr	r2, [pc, #124]	@ (8009cd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d018      	beq.n	8009c90 <HAL_TIM_Base_Start_IT+0x80>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	4a1e      	ldr	r2, [pc, #120]	@ (8009cdc <HAL_TIM_Base_Start_IT+0xcc>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d013      	beq.n	8009c90 <HAL_TIM_Base_Start_IT+0x80>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8009ce0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d00e      	beq.n	8009c90 <HAL_TIM_Base_Start_IT+0x80>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4a1b      	ldr	r2, [pc, #108]	@ (8009ce4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d009      	beq.n	8009c90 <HAL_TIM_Base_Start_IT+0x80>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a19      	ldr	r2, [pc, #100]	@ (8009ce8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d004      	beq.n	8009c90 <HAL_TIM_Base_Start_IT+0x80>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	4a18      	ldr	r2, [pc, #96]	@ (8009cec <HAL_TIM_Base_Start_IT+0xdc>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d111      	bne.n	8009cb4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	689b      	ldr	r3, [r3, #8]
 8009c96:	f003 0307 	and.w	r3, r3, #7
 8009c9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	2b06      	cmp	r3, #6
 8009ca0:	d010      	beq.n	8009cc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f042 0201 	orr.w	r2, r2, #1
 8009cb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cb2:	e007      	b.n	8009cc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	681a      	ldr	r2, [r3, #0]
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f042 0201 	orr.w	r2, r2, #1
 8009cc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009cc4:	2300      	movs	r3, #0
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3714      	adds	r7, #20
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr
 8009cd2:	bf00      	nop
 8009cd4:	40010000 	.word	0x40010000
 8009cd8:	40000400 	.word	0x40000400
 8009cdc:	40000800 	.word	0x40000800
 8009ce0:	40000c00 	.word	0x40000c00
 8009ce4:	40010400 	.word	0x40010400
 8009ce8:	40014000 	.word	0x40014000
 8009cec:	40001800 	.word	0x40001800

08009cf0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b082      	sub	sp, #8
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d101      	bne.n	8009d02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009cfe:	2301      	movs	r3, #1
 8009d00:	e041      	b.n	8009d86 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d106      	bne.n	8009d1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f000 f839 	bl	8009d8e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2202      	movs	r2, #2
 8009d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	3304      	adds	r3, #4
 8009d2c:	4619      	mov	r1, r3
 8009d2e:	4610      	mov	r0, r2
 8009d30:	f000 fba2 	bl	800a478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2201      	movs	r2, #1
 8009d38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2201      	movs	r2, #1
 8009d48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2201      	movs	r2, #1
 8009d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2201      	movs	r2, #1
 8009d68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2201      	movs	r2, #1
 8009d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2201      	movs	r2, #1
 8009d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2201      	movs	r2, #1
 8009d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3708      	adds	r7, #8
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}

08009d8e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009d8e:	b480      	push	{r7}
 8009d90:	b083      	sub	sp, #12
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009d96:	bf00      	nop
 8009d98:	370c      	adds	r7, #12
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr
	...

08009da4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d109      	bne.n	8009dc8 <HAL_TIM_PWM_Start+0x24>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	bf14      	ite	ne
 8009dc0:	2301      	movne	r3, #1
 8009dc2:	2300      	moveq	r3, #0
 8009dc4:	b2db      	uxtb	r3, r3
 8009dc6:	e022      	b.n	8009e0e <HAL_TIM_PWM_Start+0x6a>
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	2b04      	cmp	r3, #4
 8009dcc:	d109      	bne.n	8009de2 <HAL_TIM_PWM_Start+0x3e>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	bf14      	ite	ne
 8009dda:	2301      	movne	r3, #1
 8009ddc:	2300      	moveq	r3, #0
 8009dde:	b2db      	uxtb	r3, r3
 8009de0:	e015      	b.n	8009e0e <HAL_TIM_PWM_Start+0x6a>
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	2b08      	cmp	r3, #8
 8009de6:	d109      	bne.n	8009dfc <HAL_TIM_PWM_Start+0x58>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	bf14      	ite	ne
 8009df4:	2301      	movne	r3, #1
 8009df6:	2300      	moveq	r3, #0
 8009df8:	b2db      	uxtb	r3, r3
 8009dfa:	e008      	b.n	8009e0e <HAL_TIM_PWM_Start+0x6a>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e02:	b2db      	uxtb	r3, r3
 8009e04:	2b01      	cmp	r3, #1
 8009e06:	bf14      	ite	ne
 8009e08:	2301      	movne	r3, #1
 8009e0a:	2300      	moveq	r3, #0
 8009e0c:	b2db      	uxtb	r3, r3
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d001      	beq.n	8009e16 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009e12:	2301      	movs	r3, #1
 8009e14:	e07c      	b.n	8009f10 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d104      	bne.n	8009e26 <HAL_TIM_PWM_Start+0x82>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2202      	movs	r2, #2
 8009e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e24:	e013      	b.n	8009e4e <HAL_TIM_PWM_Start+0xaa>
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	2b04      	cmp	r3, #4
 8009e2a:	d104      	bne.n	8009e36 <HAL_TIM_PWM_Start+0x92>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2202      	movs	r2, #2
 8009e30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e34:	e00b      	b.n	8009e4e <HAL_TIM_PWM_Start+0xaa>
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	2b08      	cmp	r3, #8
 8009e3a:	d104      	bne.n	8009e46 <HAL_TIM_PWM_Start+0xa2>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2202      	movs	r2, #2
 8009e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009e44:	e003      	b.n	8009e4e <HAL_TIM_PWM_Start+0xaa>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2202      	movs	r2, #2
 8009e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2201      	movs	r2, #1
 8009e54:	6839      	ldr	r1, [r7, #0]
 8009e56:	4618      	mov	r0, r3
 8009e58:	f000 fdfe 	bl	800aa58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	4a2d      	ldr	r2, [pc, #180]	@ (8009f18 <HAL_TIM_PWM_Start+0x174>)
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d004      	beq.n	8009e70 <HAL_TIM_PWM_Start+0xcc>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a2c      	ldr	r2, [pc, #176]	@ (8009f1c <HAL_TIM_PWM_Start+0x178>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d101      	bne.n	8009e74 <HAL_TIM_PWM_Start+0xd0>
 8009e70:	2301      	movs	r3, #1
 8009e72:	e000      	b.n	8009e76 <HAL_TIM_PWM_Start+0xd2>
 8009e74:	2300      	movs	r3, #0
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d007      	beq.n	8009e8a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009e88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a22      	ldr	r2, [pc, #136]	@ (8009f18 <HAL_TIM_PWM_Start+0x174>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d022      	beq.n	8009eda <HAL_TIM_PWM_Start+0x136>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e9c:	d01d      	beq.n	8009eda <HAL_TIM_PWM_Start+0x136>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8009f20 <HAL_TIM_PWM_Start+0x17c>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d018      	beq.n	8009eda <HAL_TIM_PWM_Start+0x136>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a1d      	ldr	r2, [pc, #116]	@ (8009f24 <HAL_TIM_PWM_Start+0x180>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d013      	beq.n	8009eda <HAL_TIM_PWM_Start+0x136>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8009f28 <HAL_TIM_PWM_Start+0x184>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d00e      	beq.n	8009eda <HAL_TIM_PWM_Start+0x136>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a16      	ldr	r2, [pc, #88]	@ (8009f1c <HAL_TIM_PWM_Start+0x178>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d009      	beq.n	8009eda <HAL_TIM_PWM_Start+0x136>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4a18      	ldr	r2, [pc, #96]	@ (8009f2c <HAL_TIM_PWM_Start+0x188>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d004      	beq.n	8009eda <HAL_TIM_PWM_Start+0x136>
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a16      	ldr	r2, [pc, #88]	@ (8009f30 <HAL_TIM_PWM_Start+0x18c>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d111      	bne.n	8009efe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	689b      	ldr	r3, [r3, #8]
 8009ee0:	f003 0307 	and.w	r3, r3, #7
 8009ee4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2b06      	cmp	r3, #6
 8009eea:	d010      	beq.n	8009f0e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f042 0201 	orr.w	r2, r2, #1
 8009efa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009efc:	e007      	b.n	8009f0e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	681a      	ldr	r2, [r3, #0]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f042 0201 	orr.w	r2, r2, #1
 8009f0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009f0e:	2300      	movs	r3, #0
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3710      	adds	r7, #16
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}
 8009f18:	40010000 	.word	0x40010000
 8009f1c:	40010400 	.word	0x40010400
 8009f20:	40000400 	.word	0x40000400
 8009f24:	40000800 	.word	0x40000800
 8009f28:	40000c00 	.word	0x40000c00
 8009f2c:	40014000 	.word	0x40014000
 8009f30:	40001800 	.word	0x40001800

08009f34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b084      	sub	sp, #16
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	68db      	ldr	r3, [r3, #12]
 8009f42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	691b      	ldr	r3, [r3, #16]
 8009f4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	f003 0302 	and.w	r3, r3, #2
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d020      	beq.n	8009f98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f003 0302 	and.w	r3, r3, #2
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d01b      	beq.n	8009f98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f06f 0202 	mvn.w	r2, #2
 8009f68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	699b      	ldr	r3, [r3, #24]
 8009f76:	f003 0303 	and.w	r3, r3, #3
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d003      	beq.n	8009f86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f000 fa5b 	bl	800a43a <HAL_TIM_IC_CaptureCallback>
 8009f84:	e005      	b.n	8009f92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fa4d 	bl	800a426 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 fa5e 	bl	800a44e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2200      	movs	r2, #0
 8009f96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	f003 0304 	and.w	r3, r3, #4
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d020      	beq.n	8009fe4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f003 0304 	and.w	r3, r3, #4
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d01b      	beq.n	8009fe4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f06f 0204 	mvn.w	r2, #4
 8009fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2202      	movs	r2, #2
 8009fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	699b      	ldr	r3, [r3, #24]
 8009fc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d003      	beq.n	8009fd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 fa35 	bl	800a43a <HAL_TIM_IC_CaptureCallback>
 8009fd0:	e005      	b.n	8009fde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f000 fa27 	bl	800a426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f000 fa38 	bl	800a44e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	f003 0308 	and.w	r3, r3, #8
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d020      	beq.n	800a030 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f003 0308 	and.w	r3, r3, #8
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d01b      	beq.n	800a030 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f06f 0208 	mvn.w	r2, #8
 800a000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2204      	movs	r2, #4
 800a006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	69db      	ldr	r3, [r3, #28]
 800a00e:	f003 0303 	and.w	r3, r3, #3
 800a012:	2b00      	cmp	r3, #0
 800a014:	d003      	beq.n	800a01e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f000 fa0f 	bl	800a43a <HAL_TIM_IC_CaptureCallback>
 800a01c:	e005      	b.n	800a02a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	f000 fa01 	bl	800a426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f000 fa12 	bl	800a44e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2200      	movs	r2, #0
 800a02e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	f003 0310 	and.w	r3, r3, #16
 800a036:	2b00      	cmp	r3, #0
 800a038:	d020      	beq.n	800a07c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	f003 0310 	and.w	r3, r3, #16
 800a040:	2b00      	cmp	r3, #0
 800a042:	d01b      	beq.n	800a07c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f06f 0210 	mvn.w	r2, #16
 800a04c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2208      	movs	r2, #8
 800a052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	69db      	ldr	r3, [r3, #28]
 800a05a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d003      	beq.n	800a06a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 f9e9 	bl	800a43a <HAL_TIM_IC_CaptureCallback>
 800a068:	e005      	b.n	800a076 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 f9db 	bl	800a426 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f000 f9ec 	bl	800a44e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	f003 0301 	and.w	r3, r3, #1
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00c      	beq.n	800a0a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f003 0301 	and.w	r3, r3, #1
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d007      	beq.n	800a0a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f06f 0201 	mvn.w	r2, #1
 800a098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f7f9 fc78 	bl	8003990 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d00c      	beq.n	800a0c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d007      	beq.n	800a0c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a0bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f000 fd76 	bl	800abb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00c      	beq.n	800a0e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d007      	beq.n	800a0e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a0e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f000 f9bd 	bl	800a462 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	f003 0320 	and.w	r3, r3, #32
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d00c      	beq.n	800a10c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f003 0320 	and.w	r3, r3, #32
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d007      	beq.n	800a10c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f06f 0220 	mvn.w	r2, #32
 800a104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 fd48 	bl	800ab9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a10c:	bf00      	nop
 800a10e:	3710      	adds	r7, #16
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b086      	sub	sp, #24
 800a118:	af00      	add	r7, sp, #0
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a120:	2300      	movs	r3, #0
 800a122:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d101      	bne.n	800a132 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a12e:	2302      	movs	r3, #2
 800a130:	e0ae      	b.n	800a290 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2201      	movs	r2, #1
 800a136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2b0c      	cmp	r3, #12
 800a13e:	f200 809f 	bhi.w	800a280 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a142:	a201      	add	r2, pc, #4	@ (adr r2, 800a148 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a148:	0800a17d 	.word	0x0800a17d
 800a14c:	0800a281 	.word	0x0800a281
 800a150:	0800a281 	.word	0x0800a281
 800a154:	0800a281 	.word	0x0800a281
 800a158:	0800a1bd 	.word	0x0800a1bd
 800a15c:	0800a281 	.word	0x0800a281
 800a160:	0800a281 	.word	0x0800a281
 800a164:	0800a281 	.word	0x0800a281
 800a168:	0800a1ff 	.word	0x0800a1ff
 800a16c:	0800a281 	.word	0x0800a281
 800a170:	0800a281 	.word	0x0800a281
 800a174:	0800a281 	.word	0x0800a281
 800a178:	0800a23f 	.word	0x0800a23f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	68b9      	ldr	r1, [r7, #8]
 800a182:	4618      	mov	r0, r3
 800a184:	f000 fa1e 	bl	800a5c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	699a      	ldr	r2, [r3, #24]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f042 0208 	orr.w	r2, r2, #8
 800a196:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	699a      	ldr	r2, [r3, #24]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f022 0204 	bic.w	r2, r2, #4
 800a1a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	6999      	ldr	r1, [r3, #24]
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	691a      	ldr	r2, [r3, #16]
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	430a      	orrs	r2, r1
 800a1b8:	619a      	str	r2, [r3, #24]
      break;
 800a1ba:	e064      	b.n	800a286 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	68b9      	ldr	r1, [r7, #8]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f000 fa6e 	bl	800a6a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	699a      	ldr	r2, [r3, #24]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	699a      	ldr	r2, [r3, #24]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a1e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	6999      	ldr	r1, [r3, #24]
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	691b      	ldr	r3, [r3, #16]
 800a1f2:	021a      	lsls	r2, r3, #8
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	430a      	orrs	r2, r1
 800a1fa:	619a      	str	r2, [r3, #24]
      break;
 800a1fc:	e043      	b.n	800a286 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68b9      	ldr	r1, [r7, #8]
 800a204:	4618      	mov	r0, r3
 800a206:	f000 fac3 	bl	800a790 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	69da      	ldr	r2, [r3, #28]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f042 0208 	orr.w	r2, r2, #8
 800a218:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	69da      	ldr	r2, [r3, #28]
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f022 0204 	bic.w	r2, r2, #4
 800a228:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	69d9      	ldr	r1, [r3, #28]
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	691a      	ldr	r2, [r3, #16]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	430a      	orrs	r2, r1
 800a23a:	61da      	str	r2, [r3, #28]
      break;
 800a23c:	e023      	b.n	800a286 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	68b9      	ldr	r1, [r7, #8]
 800a244:	4618      	mov	r0, r3
 800a246:	f000 fb17 	bl	800a878 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	69da      	ldr	r2, [r3, #28]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a258:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	69da      	ldr	r2, [r3, #28]
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a268:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	69d9      	ldr	r1, [r3, #28]
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	021a      	lsls	r2, r3, #8
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	430a      	orrs	r2, r1
 800a27c:	61da      	str	r2, [r3, #28]
      break;
 800a27e:	e002      	b.n	800a286 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	75fb      	strb	r3, [r7, #23]
      break;
 800a284:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2200      	movs	r2, #0
 800a28a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a28e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3718      	adds	r7, #24
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d101      	bne.n	800a2b4 <HAL_TIM_ConfigClockSource+0x1c>
 800a2b0:	2302      	movs	r3, #2
 800a2b2:	e0b4      	b.n	800a41e <HAL_TIM_ConfigClockSource+0x186>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2202      	movs	r2, #2
 800a2c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	689b      	ldr	r3, [r3, #8]
 800a2ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a2d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a2da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	68ba      	ldr	r2, [r7, #8]
 800a2e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2ec:	d03e      	beq.n	800a36c <HAL_TIM_ConfigClockSource+0xd4>
 800a2ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2f2:	f200 8087 	bhi.w	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a2f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2fa:	f000 8086 	beq.w	800a40a <HAL_TIM_ConfigClockSource+0x172>
 800a2fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a302:	d87f      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a304:	2b70      	cmp	r3, #112	@ 0x70
 800a306:	d01a      	beq.n	800a33e <HAL_TIM_ConfigClockSource+0xa6>
 800a308:	2b70      	cmp	r3, #112	@ 0x70
 800a30a:	d87b      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a30c:	2b60      	cmp	r3, #96	@ 0x60
 800a30e:	d050      	beq.n	800a3b2 <HAL_TIM_ConfigClockSource+0x11a>
 800a310:	2b60      	cmp	r3, #96	@ 0x60
 800a312:	d877      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a314:	2b50      	cmp	r3, #80	@ 0x50
 800a316:	d03c      	beq.n	800a392 <HAL_TIM_ConfigClockSource+0xfa>
 800a318:	2b50      	cmp	r3, #80	@ 0x50
 800a31a:	d873      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a31c:	2b40      	cmp	r3, #64	@ 0x40
 800a31e:	d058      	beq.n	800a3d2 <HAL_TIM_ConfigClockSource+0x13a>
 800a320:	2b40      	cmp	r3, #64	@ 0x40
 800a322:	d86f      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a324:	2b30      	cmp	r3, #48	@ 0x30
 800a326:	d064      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x15a>
 800a328:	2b30      	cmp	r3, #48	@ 0x30
 800a32a:	d86b      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a32c:	2b20      	cmp	r3, #32
 800a32e:	d060      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x15a>
 800a330:	2b20      	cmp	r3, #32
 800a332:	d867      	bhi.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
 800a334:	2b00      	cmp	r3, #0
 800a336:	d05c      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x15a>
 800a338:	2b10      	cmp	r3, #16
 800a33a:	d05a      	beq.n	800a3f2 <HAL_TIM_ConfigClockSource+0x15a>
 800a33c:	e062      	b.n	800a404 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a34e:	f000 fb63 	bl	800aa18 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a360:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	68ba      	ldr	r2, [r7, #8]
 800a368:	609a      	str	r2, [r3, #8]
      break;
 800a36a:	e04f      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a37c:	f000 fb4c 	bl	800aa18 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	689a      	ldr	r2, [r3, #8]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a38e:	609a      	str	r2, [r3, #8]
      break;
 800a390:	e03c      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a39e:	461a      	mov	r2, r3
 800a3a0:	f000 fac0 	bl	800a924 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	2150      	movs	r1, #80	@ 0x50
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 fb19 	bl	800a9e2 <TIM_ITRx_SetConfig>
      break;
 800a3b0:	e02c      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3be:	461a      	mov	r2, r3
 800a3c0:	f000 fadf 	bl	800a982 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2160      	movs	r1, #96	@ 0x60
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f000 fb09 	bl	800a9e2 <TIM_ITRx_SetConfig>
      break;
 800a3d0:	e01c      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3de:	461a      	mov	r2, r3
 800a3e0:	f000 faa0 	bl	800a924 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2140      	movs	r1, #64	@ 0x40
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f000 faf9 	bl	800a9e2 <TIM_ITRx_SetConfig>
      break;
 800a3f0:	e00c      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681a      	ldr	r2, [r3, #0]
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4619      	mov	r1, r3
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	f000 faf0 	bl	800a9e2 <TIM_ITRx_SetConfig>
      break;
 800a402:	e003      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	73fb      	strb	r3, [r7, #15]
      break;
 800a408:	e000      	b.n	800a40c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a40a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2201      	movs	r2, #1
 800a410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a41c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3710      	adds	r7, #16
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}

0800a426 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a426:	b480      	push	{r7}
 800a428:	b083      	sub	sp, #12
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a42e:	bf00      	nop
 800a430:	370c      	adds	r7, #12
 800a432:	46bd      	mov	sp, r7
 800a434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a438:	4770      	bx	lr

0800a43a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a43a:	b480      	push	{r7}
 800a43c:	b083      	sub	sp, #12
 800a43e:	af00      	add	r7, sp, #0
 800a440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a442:	bf00      	nop
 800a444:	370c      	adds	r7, #12
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr

0800a44e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a44e:	b480      	push	{r7}
 800a450:	b083      	sub	sp, #12
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a456:	bf00      	nop
 800a458:	370c      	adds	r7, #12
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr

0800a462 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a462:	b480      	push	{r7}
 800a464:	b083      	sub	sp, #12
 800a466:	af00      	add	r7, sp, #0
 800a468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a46a:	bf00      	nop
 800a46c:	370c      	adds	r7, #12
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr
	...

0800a478 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	4a43      	ldr	r2, [pc, #268]	@ (800a598 <TIM_Base_SetConfig+0x120>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d013      	beq.n	800a4b8 <TIM_Base_SetConfig+0x40>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a496:	d00f      	beq.n	800a4b8 <TIM_Base_SetConfig+0x40>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	4a40      	ldr	r2, [pc, #256]	@ (800a59c <TIM_Base_SetConfig+0x124>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d00b      	beq.n	800a4b8 <TIM_Base_SetConfig+0x40>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	4a3f      	ldr	r2, [pc, #252]	@ (800a5a0 <TIM_Base_SetConfig+0x128>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d007      	beq.n	800a4b8 <TIM_Base_SetConfig+0x40>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	4a3e      	ldr	r2, [pc, #248]	@ (800a5a4 <TIM_Base_SetConfig+0x12c>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d003      	beq.n	800a4b8 <TIM_Base_SetConfig+0x40>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	4a3d      	ldr	r2, [pc, #244]	@ (800a5a8 <TIM_Base_SetConfig+0x130>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d108      	bne.n	800a4ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a4be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	68fa      	ldr	r2, [r7, #12]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	4a32      	ldr	r2, [pc, #200]	@ (800a598 <TIM_Base_SetConfig+0x120>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d02b      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4d8:	d027      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	4a2f      	ldr	r2, [pc, #188]	@ (800a59c <TIM_Base_SetConfig+0x124>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d023      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	4a2e      	ldr	r2, [pc, #184]	@ (800a5a0 <TIM_Base_SetConfig+0x128>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d01f      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	4a2d      	ldr	r2, [pc, #180]	@ (800a5a4 <TIM_Base_SetConfig+0x12c>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d01b      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	4a2c      	ldr	r2, [pc, #176]	@ (800a5a8 <TIM_Base_SetConfig+0x130>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d017      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	4a2b      	ldr	r2, [pc, #172]	@ (800a5ac <TIM_Base_SetConfig+0x134>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d013      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	4a2a      	ldr	r2, [pc, #168]	@ (800a5b0 <TIM_Base_SetConfig+0x138>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d00f      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	4a29      	ldr	r2, [pc, #164]	@ (800a5b4 <TIM_Base_SetConfig+0x13c>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d00b      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	4a28      	ldr	r2, [pc, #160]	@ (800a5b8 <TIM_Base_SetConfig+0x140>)
 800a516:	4293      	cmp	r3, r2
 800a518:	d007      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	4a27      	ldr	r2, [pc, #156]	@ (800a5bc <TIM_Base_SetConfig+0x144>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d003      	beq.n	800a52a <TIM_Base_SetConfig+0xb2>
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	4a26      	ldr	r2, [pc, #152]	@ (800a5c0 <TIM_Base_SetConfig+0x148>)
 800a526:	4293      	cmp	r3, r2
 800a528:	d108      	bne.n	800a53c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	68db      	ldr	r3, [r3, #12]
 800a536:	68fa      	ldr	r2, [r7, #12]
 800a538:	4313      	orrs	r3, r2
 800a53a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	695b      	ldr	r3, [r3, #20]
 800a546:	4313      	orrs	r3, r2
 800a548:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	689a      	ldr	r2, [r3, #8]
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	4a0e      	ldr	r2, [pc, #56]	@ (800a598 <TIM_Base_SetConfig+0x120>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d003      	beq.n	800a56a <TIM_Base_SetConfig+0xf2>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	4a10      	ldr	r2, [pc, #64]	@ (800a5a8 <TIM_Base_SetConfig+0x130>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d103      	bne.n	800a572 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	691a      	ldr	r2, [r3, #16]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f043 0204 	orr.w	r2, r3, #4
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2201      	movs	r2, #1
 800a582:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	601a      	str	r2, [r3, #0]
}
 800a58a:	bf00      	nop
 800a58c:	3714      	adds	r7, #20
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	40010000 	.word	0x40010000
 800a59c:	40000400 	.word	0x40000400
 800a5a0:	40000800 	.word	0x40000800
 800a5a4:	40000c00 	.word	0x40000c00
 800a5a8:	40010400 	.word	0x40010400
 800a5ac:	40014000 	.word	0x40014000
 800a5b0:	40014400 	.word	0x40014400
 800a5b4:	40014800 	.word	0x40014800
 800a5b8:	40001800 	.word	0x40001800
 800a5bc:	40001c00 	.word	0x40001c00
 800a5c0:	40002000 	.word	0x40002000

0800a5c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b087      	sub	sp, #28
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6a1b      	ldr	r3, [r3, #32]
 800a5d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6a1b      	ldr	r3, [r3, #32]
 800a5d8:	f023 0201 	bic.w	r2, r3, #1
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	699b      	ldr	r3, [r3, #24]
 800a5ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f023 0303 	bic.w	r3, r3, #3
 800a5fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	68fa      	ldr	r2, [r7, #12]
 800a602:	4313      	orrs	r3, r2
 800a604:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	f023 0302 	bic.w	r3, r3, #2
 800a60c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	4313      	orrs	r3, r2
 800a616:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	4a20      	ldr	r2, [pc, #128]	@ (800a69c <TIM_OC1_SetConfig+0xd8>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d003      	beq.n	800a628 <TIM_OC1_SetConfig+0x64>
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	4a1f      	ldr	r2, [pc, #124]	@ (800a6a0 <TIM_OC1_SetConfig+0xdc>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d10c      	bne.n	800a642 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	f023 0308 	bic.w	r3, r3, #8
 800a62e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	697a      	ldr	r2, [r7, #20]
 800a636:	4313      	orrs	r3, r2
 800a638:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	f023 0304 	bic.w	r3, r3, #4
 800a640:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	4a15      	ldr	r2, [pc, #84]	@ (800a69c <TIM_OC1_SetConfig+0xd8>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d003      	beq.n	800a652 <TIM_OC1_SetConfig+0x8e>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	4a14      	ldr	r2, [pc, #80]	@ (800a6a0 <TIM_OC1_SetConfig+0xdc>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d111      	bne.n	800a676 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	695b      	ldr	r3, [r3, #20]
 800a666:	693a      	ldr	r2, [r7, #16]
 800a668:	4313      	orrs	r3, r2
 800a66a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	699b      	ldr	r3, [r3, #24]
 800a670:	693a      	ldr	r2, [r7, #16]
 800a672:	4313      	orrs	r3, r2
 800a674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	693a      	ldr	r2, [r7, #16]
 800a67a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	68fa      	ldr	r2, [r7, #12]
 800a680:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	685a      	ldr	r2, [r3, #4]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	697a      	ldr	r2, [r7, #20]
 800a68e:	621a      	str	r2, [r3, #32]
}
 800a690:	bf00      	nop
 800a692:	371c      	adds	r7, #28
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr
 800a69c:	40010000 	.word	0x40010000
 800a6a0:	40010400 	.word	0x40010400

0800a6a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b087      	sub	sp, #28
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
 800a6ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6a1b      	ldr	r3, [r3, #32]
 800a6b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6a1b      	ldr	r3, [r3, #32]
 800a6b8:	f023 0210 	bic.w	r2, r3, #16
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	685b      	ldr	r3, [r3, #4]
 800a6c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	699b      	ldr	r3, [r3, #24]
 800a6ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a6da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	021b      	lsls	r3, r3, #8
 800a6e2:	68fa      	ldr	r2, [r7, #12]
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	f023 0320 	bic.w	r3, r3, #32
 800a6ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	689b      	ldr	r3, [r3, #8]
 800a6f4:	011b      	lsls	r3, r3, #4
 800a6f6:	697a      	ldr	r2, [r7, #20]
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	4a22      	ldr	r2, [pc, #136]	@ (800a788 <TIM_OC2_SetConfig+0xe4>)
 800a700:	4293      	cmp	r3, r2
 800a702:	d003      	beq.n	800a70c <TIM_OC2_SetConfig+0x68>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	4a21      	ldr	r2, [pc, #132]	@ (800a78c <TIM_OC2_SetConfig+0xe8>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d10d      	bne.n	800a728 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a712:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	011b      	lsls	r3, r3, #4
 800a71a:	697a      	ldr	r2, [r7, #20]
 800a71c:	4313      	orrs	r3, r2
 800a71e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a726:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	4a17      	ldr	r2, [pc, #92]	@ (800a788 <TIM_OC2_SetConfig+0xe4>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d003      	beq.n	800a738 <TIM_OC2_SetConfig+0x94>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	4a16      	ldr	r2, [pc, #88]	@ (800a78c <TIM_OC2_SetConfig+0xe8>)
 800a734:	4293      	cmp	r3, r2
 800a736:	d113      	bne.n	800a760 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a73e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a746:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	695b      	ldr	r3, [r3, #20]
 800a74c:	009b      	lsls	r3, r3, #2
 800a74e:	693a      	ldr	r2, [r7, #16]
 800a750:	4313      	orrs	r3, r2
 800a752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	699b      	ldr	r3, [r3, #24]
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	693a      	ldr	r2, [r7, #16]
 800a75c:	4313      	orrs	r3, r2
 800a75e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	693a      	ldr	r2, [r7, #16]
 800a764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	68fa      	ldr	r2, [r7, #12]
 800a76a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	685a      	ldr	r2, [r3, #4]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	697a      	ldr	r2, [r7, #20]
 800a778:	621a      	str	r2, [r3, #32]
}
 800a77a:	bf00      	nop
 800a77c:	371c      	adds	r7, #28
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr
 800a786:	bf00      	nop
 800a788:	40010000 	.word	0x40010000
 800a78c:	40010400 	.word	0x40010400

0800a790 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a790:	b480      	push	{r7}
 800a792:	b087      	sub	sp, #28
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
 800a798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6a1b      	ldr	r3, [r3, #32]
 800a79e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6a1b      	ldr	r3, [r3, #32]
 800a7a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	69db      	ldr	r3, [r3, #28]
 800a7b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f023 0303 	bic.w	r3, r3, #3
 800a7c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a7d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	689b      	ldr	r3, [r3, #8]
 800a7de:	021b      	lsls	r3, r3, #8
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4a21      	ldr	r2, [pc, #132]	@ (800a870 <TIM_OC3_SetConfig+0xe0>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d003      	beq.n	800a7f6 <TIM_OC3_SetConfig+0x66>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a20      	ldr	r2, [pc, #128]	@ (800a874 <TIM_OC3_SetConfig+0xe4>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d10d      	bne.n	800a812 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a7fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	68db      	ldr	r3, [r3, #12]
 800a802:	021b      	lsls	r3, r3, #8
 800a804:	697a      	ldr	r2, [r7, #20]
 800a806:	4313      	orrs	r3, r2
 800a808:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a810:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	4a16      	ldr	r2, [pc, #88]	@ (800a870 <TIM_OC3_SetConfig+0xe0>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d003      	beq.n	800a822 <TIM_OC3_SetConfig+0x92>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	4a15      	ldr	r2, [pc, #84]	@ (800a874 <TIM_OC3_SetConfig+0xe4>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d113      	bne.n	800a84a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	695b      	ldr	r3, [r3, #20]
 800a836:	011b      	lsls	r3, r3, #4
 800a838:	693a      	ldr	r2, [r7, #16]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	699b      	ldr	r3, [r3, #24]
 800a842:	011b      	lsls	r3, r3, #4
 800a844:	693a      	ldr	r2, [r7, #16]
 800a846:	4313      	orrs	r3, r2
 800a848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	693a      	ldr	r2, [r7, #16]
 800a84e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	68fa      	ldr	r2, [r7, #12]
 800a854:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	685a      	ldr	r2, [r3, #4]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	621a      	str	r2, [r3, #32]
}
 800a864:	bf00      	nop
 800a866:	371c      	adds	r7, #28
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr
 800a870:	40010000 	.word	0x40010000
 800a874:	40010400 	.word	0x40010400

0800a878 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a878:	b480      	push	{r7}
 800a87a:	b087      	sub	sp, #28
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
 800a880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6a1b      	ldr	r3, [r3, #32]
 800a886:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6a1b      	ldr	r3, [r3, #32]
 800a88c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	685b      	ldr	r3, [r3, #4]
 800a898:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	69db      	ldr	r3, [r3, #28]
 800a89e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	021b      	lsls	r3, r3, #8
 800a8b6:	68fa      	ldr	r2, [r7, #12]
 800a8b8:	4313      	orrs	r3, r2
 800a8ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a8c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	689b      	ldr	r3, [r3, #8]
 800a8c8:	031b      	lsls	r3, r3, #12
 800a8ca:	693a      	ldr	r2, [r7, #16]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	4a12      	ldr	r2, [pc, #72]	@ (800a91c <TIM_OC4_SetConfig+0xa4>)
 800a8d4:	4293      	cmp	r3, r2
 800a8d6:	d003      	beq.n	800a8e0 <TIM_OC4_SetConfig+0x68>
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	4a11      	ldr	r2, [pc, #68]	@ (800a920 <TIM_OC4_SetConfig+0xa8>)
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d109      	bne.n	800a8f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	695b      	ldr	r3, [r3, #20]
 800a8ec:	019b      	lsls	r3, r3, #6
 800a8ee:	697a      	ldr	r2, [r7, #20]
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	697a      	ldr	r2, [r7, #20]
 800a8f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	68fa      	ldr	r2, [r7, #12]
 800a8fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	685a      	ldr	r2, [r3, #4]
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	693a      	ldr	r2, [r7, #16]
 800a90c:	621a      	str	r2, [r3, #32]
}
 800a90e:	bf00      	nop
 800a910:	371c      	adds	r7, #28
 800a912:	46bd      	mov	sp, r7
 800a914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a918:	4770      	bx	lr
 800a91a:	bf00      	nop
 800a91c:	40010000 	.word	0x40010000
 800a920:	40010400 	.word	0x40010400

0800a924 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a924:	b480      	push	{r7}
 800a926:	b087      	sub	sp, #28
 800a928:	af00      	add	r7, sp, #0
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	60b9      	str	r1, [r7, #8]
 800a92e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	6a1b      	ldr	r3, [r3, #32]
 800a934:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	6a1b      	ldr	r3, [r3, #32]
 800a93a:	f023 0201 	bic.w	r2, r3, #1
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	699b      	ldr	r3, [r3, #24]
 800a946:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a94e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	011b      	lsls	r3, r3, #4
 800a954:	693a      	ldr	r2, [r7, #16]
 800a956:	4313      	orrs	r3, r2
 800a958:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	f023 030a 	bic.w	r3, r3, #10
 800a960:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a962:	697a      	ldr	r2, [r7, #20]
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	4313      	orrs	r3, r2
 800a968:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	693a      	ldr	r2, [r7, #16]
 800a96e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	697a      	ldr	r2, [r7, #20]
 800a974:	621a      	str	r2, [r3, #32]
}
 800a976:	bf00      	nop
 800a978:	371c      	adds	r7, #28
 800a97a:	46bd      	mov	sp, r7
 800a97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a980:	4770      	bx	lr

0800a982 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a982:	b480      	push	{r7}
 800a984:	b087      	sub	sp, #28
 800a986:	af00      	add	r7, sp, #0
 800a988:	60f8      	str	r0, [r7, #12]
 800a98a:	60b9      	str	r1, [r7, #8]
 800a98c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	6a1b      	ldr	r3, [r3, #32]
 800a992:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	6a1b      	ldr	r3, [r3, #32]
 800a998:	f023 0210 	bic.w	r2, r3, #16
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	699b      	ldr	r3, [r3, #24]
 800a9a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a9ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	031b      	lsls	r3, r3, #12
 800a9b2:	693a      	ldr	r2, [r7, #16]
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a9be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	011b      	lsls	r3, r3, #4
 800a9c4:	697a      	ldr	r2, [r7, #20]
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	697a      	ldr	r2, [r7, #20]
 800a9d4:	621a      	str	r2, [r3, #32]
}
 800a9d6:	bf00      	nop
 800a9d8:	371c      	adds	r7, #28
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr

0800a9e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a9e2:	b480      	push	{r7}
 800a9e4:	b085      	sub	sp, #20
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	6078      	str	r0, [r7, #4]
 800a9ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	689b      	ldr	r3, [r3, #8]
 800a9f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a9fa:	683a      	ldr	r2, [r7, #0]
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	4313      	orrs	r3, r2
 800aa00:	f043 0307 	orr.w	r3, r3, #7
 800aa04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	609a      	str	r2, [r3, #8]
}
 800aa0c:	bf00      	nop
 800aa0e:	3714      	adds	r7, #20
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr

0800aa18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b087      	sub	sp, #28
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	60f8      	str	r0, [r7, #12]
 800aa20:	60b9      	str	r1, [r7, #8]
 800aa22:	607a      	str	r2, [r7, #4]
 800aa24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800aa32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	021a      	lsls	r2, r3, #8
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	431a      	orrs	r2, r3
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	697a      	ldr	r2, [r7, #20]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	697a      	ldr	r2, [r7, #20]
 800aa4a:	609a      	str	r2, [r3, #8]
}
 800aa4c:	bf00      	nop
 800aa4e:	371c      	adds	r7, #28
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b087      	sub	sp, #28
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	f003 031f 	and.w	r3, r3, #31
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	6a1a      	ldr	r2, [r3, #32]
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	43db      	mvns	r3, r3
 800aa7a:	401a      	ands	r2, r3
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	6a1a      	ldr	r2, [r3, #32]
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	f003 031f 	and.w	r3, r3, #31
 800aa8a:	6879      	ldr	r1, [r7, #4]
 800aa8c:	fa01 f303 	lsl.w	r3, r1, r3
 800aa90:	431a      	orrs	r2, r3
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	621a      	str	r2, [r3, #32]
}
 800aa96:	bf00      	nop
 800aa98:	371c      	adds	r7, #28
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa0:	4770      	bx	lr
	...

0800aaa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b085      	sub	sp, #20
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
 800aaac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d101      	bne.n	800aabc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aab8:	2302      	movs	r3, #2
 800aaba:	e05a      	b.n	800ab72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2201      	movs	r2, #1
 800aac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2202      	movs	r2, #2
 800aac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	689b      	ldr	r3, [r3, #8]
 800aada:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aae2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	4313      	orrs	r3, r2
 800aaec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	4a21      	ldr	r2, [pc, #132]	@ (800ab80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d022      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab08:	d01d      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	4a1d      	ldr	r2, [pc, #116]	@ (800ab84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d018      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a1b      	ldr	r2, [pc, #108]	@ (800ab88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d013      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	4a1a      	ldr	r2, [pc, #104]	@ (800ab8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d00e      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a18      	ldr	r2, [pc, #96]	@ (800ab90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d009      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a17      	ldr	r2, [pc, #92]	@ (800ab94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d004      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a15      	ldr	r2, [pc, #84]	@ (800ab98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d10c      	bne.n	800ab60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ab4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	685b      	ldr	r3, [r3, #4]
 800ab52:	68ba      	ldr	r2, [r7, #8]
 800ab54:	4313      	orrs	r3, r2
 800ab56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2201      	movs	r2, #1
 800ab64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ab70:	2300      	movs	r3, #0
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3714      	adds	r7, #20
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr
 800ab7e:	bf00      	nop
 800ab80:	40010000 	.word	0x40010000
 800ab84:	40000400 	.word	0x40000400
 800ab88:	40000800 	.word	0x40000800
 800ab8c:	40000c00 	.word	0x40000c00
 800ab90:	40010400 	.word	0x40010400
 800ab94:	40014000 	.word	0x40014000
 800ab98:	40001800 	.word	0x40001800

0800ab9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aba4:	bf00      	nop
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abae:	4770      	bx	lr

0800abb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b083      	sub	sp, #12
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800abb8:	bf00      	nop
 800abba:	370c      	adds	r7, #12
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr

0800abc4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800abc4:	b084      	sub	sp, #16
 800abc6:	b480      	push	{r7}
 800abc8:	b085      	sub	sp, #20
 800abca:	af00      	add	r7, sp, #0
 800abcc:	6078      	str	r0, [r7, #4]
 800abce:	f107 001c 	add.w	r0, r7, #28
 800abd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800abd6:	2300      	movs	r3, #0
 800abd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800abda:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800abdc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800abde:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800abe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800abe2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800abe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800abe6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800abe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800abea:	431a      	orrs	r2, r3
             Init.ClockDiv
 800abec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800abee:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800abf0:	68fa      	ldr	r2, [r7, #12]
 800abf2:	4313      	orrs	r3, r2
 800abf4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800abfe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ac02:	68fa      	ldr	r2, [r7, #12]
 800ac04:	431a      	orrs	r2, r3
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ac0a:	2300      	movs	r3, #0
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3714      	adds	r7, #20
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	b004      	add	sp, #16
 800ac18:	4770      	bx	lr

0800ac1a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800ac1a:	b480      	push	{r7}
 800ac1c:	b083      	sub	sp, #12
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	370c      	adds	r7, #12
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac32:	4770      	bx	lr

0800ac34 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800ac34:	b480      	push	{r7}
 800ac36:	b083      	sub	sp, #12
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	681a      	ldr	r2, [r3, #0]
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800ac48:	2300      	movs	r3, #0
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	370c      	adds	r7, #12
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac54:	4770      	bx	lr

0800ac56 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800ac56:	b480      	push	{r7}
 800ac58:	b083      	sub	sp, #12
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2203      	movs	r2, #3
 800ac62:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800ac64:	2300      	movs	r3, #0
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	370c      	adds	r7, #12
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac70:	4770      	bx	lr

0800ac72 <SDIO_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_OFF(SDIO_TypeDef *SDIOx)
{
 800ac72:	b480      	push	{r7}
 800ac74:	b083      	sub	sp, #12
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDIOx->POWER = (uint32_t)0x00000000;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 800ac80:	2300      	movs	r3, #0
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	370c      	adds	r7, #12
 800ac86:	46bd      	mov	sp, r7
 800ac88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8c:	4770      	bx	lr

0800ac8e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800ac8e:	b480      	push	{r7}
 800ac90:	b083      	sub	sp, #12
 800ac92:	af00      	add	r7, sp, #0
 800ac94:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f003 0303 	and.w	r3, r3, #3
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	370c      	adds	r7, #12
 800aca2:	46bd      	mov	sp, r7
 800aca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca8:	4770      	bx	lr

0800acaa <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800acaa:	b480      	push	{r7}
 800acac:	b085      	sub	sp, #20
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
 800acb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800acb4:	2300      	movs	r3, #0
 800acb6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	681a      	ldr	r2, [r3, #0]
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800acc8:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800acce:	431a      	orrs	r2, r3
                       Command->CPSM);
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800acd4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800acd6:	68fa      	ldr	r2, [r7, #12]
 800acd8:	4313      	orrs	r3, r2
 800acda:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	68db      	ldr	r3, [r3, #12]
 800ace0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800ace4:	f023 030f 	bic.w	r3, r3, #15
 800ace8:	68fa      	ldr	r2, [r7, #12]
 800acea:	431a      	orrs	r2, r3
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3714      	adds	r7, #20
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr

0800acfe <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800acfe:	b480      	push	{r7}
 800ad00:	b083      	sub	sp, #12
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	691b      	ldr	r3, [r3, #16]
 800ad0a:	b2db      	uxtb	r3, r3
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	370c      	adds	r7, #12
 800ad10:	46bd      	mov	sp, r7
 800ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad16:	4770      	bx	lr

0800ad18 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800ad18:	b480      	push	{r7}
 800ad1a:	b085      	sub	sp, #20
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
 800ad20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	3314      	adds	r3, #20
 800ad26:	461a      	mov	r2, r3
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	4413      	add	r3, r2
 800ad2c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	681b      	ldr	r3, [r3, #0]
}  
 800ad32:	4618      	mov	r0, r3
 800ad34:	3714      	adds	r7, #20
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr

0800ad3e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800ad3e:	b480      	push	{r7}
 800ad40:	b085      	sub	sp, #20
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
 800ad46:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	681a      	ldr	r2, [r3, #0]
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	685a      	ldr	r2, [r3, #4]
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ad64:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800ad6a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800ad70:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ad72:	68fa      	ldr	r2, [r7, #12]
 800ad74:	4313      	orrs	r3, r2
 800ad76:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad7c:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	431a      	orrs	r2, r3
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800ad88:	2300      	movs	r3, #0

}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3714      	adds	r7, #20
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad94:	4770      	bx	lr

0800ad96 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800ad96:	b580      	push	{r7, lr}
 800ad98:	b088      	sub	sp, #32
 800ad9a:	af00      	add	r7, sp, #0
 800ad9c:	6078      	str	r0, [r7, #4]
 800ad9e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ada4:	2310      	movs	r3, #16
 800ada6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ada8:	2340      	movs	r3, #64	@ 0x40
 800adaa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adac:	2300      	movs	r3, #0
 800adae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800adb4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800adb6:	f107 0308 	add.w	r3, r7, #8
 800adba:	4619      	mov	r1, r3
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f7ff ff74 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800adc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800adc6:	2110      	movs	r1, #16
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f000 f9d7 	bl	800b17c <SDMMC_GetCmdResp1>
 800adce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800add0:	69fb      	ldr	r3, [r7, #28]
}
 800add2:	4618      	mov	r0, r3
 800add4:	3720      	adds	r7, #32
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}

0800adda <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b088      	sub	sp, #32
 800adde:	af00      	add	r7, sp, #0
 800ade0:	6078      	str	r0, [r7, #4]
 800ade2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ade8:	2311      	movs	r3, #17
 800adea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800adec:	2340      	movs	r3, #64	@ 0x40
 800adee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adf0:	2300      	movs	r3, #0
 800adf2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800adf8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800adfa:	f107 0308 	add.w	r3, r7, #8
 800adfe:	4619      	mov	r1, r3
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f7ff ff52 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ae06:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae0a:	2111      	movs	r1, #17
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f000 f9b5 	bl	800b17c <SDMMC_GetCmdResp1>
 800ae12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae14:	69fb      	ldr	r3, [r7, #28]
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3720      	adds	r7, #32
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}

0800ae1e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ae1e:	b580      	push	{r7, lr}
 800ae20:	b088      	sub	sp, #32
 800ae22:	af00      	add	r7, sp, #0
 800ae24:	6078      	str	r0, [r7, #4]
 800ae26:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ae2c:	2312      	movs	r3, #18
 800ae2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ae30:	2340      	movs	r3, #64	@ 0x40
 800ae32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae34:	2300      	movs	r3, #0
 800ae36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae3c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae3e:	f107 0308 	add.w	r3, r7, #8
 800ae42:	4619      	mov	r1, r3
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f7ff ff30 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ae4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae4e:	2112      	movs	r1, #18
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f000 f993 	bl	800b17c <SDMMC_GetCmdResp1>
 800ae56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae58:	69fb      	ldr	r3, [r7, #28]
}
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	3720      	adds	r7, #32
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	bd80      	pop	{r7, pc}

0800ae62 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800ae62:	b580      	push	{r7, lr}
 800ae64:	b088      	sub	sp, #32
 800ae66:	af00      	add	r7, sp, #0
 800ae68:	6078      	str	r0, [r7, #4]
 800ae6a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ae70:	2318      	movs	r3, #24
 800ae72:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ae74:	2340      	movs	r3, #64	@ 0x40
 800ae76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae80:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae82:	f107 0308 	add.w	r3, r7, #8
 800ae86:	4619      	mov	r1, r3
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f7ff ff0e 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ae8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae92:	2118      	movs	r1, #24
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f000 f971 	bl	800b17c <SDMMC_GetCmdResp1>
 800ae9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae9c:	69fb      	ldr	r3, [r7, #28]
}
 800ae9e:	4618      	mov	r0, r3
 800aea0:	3720      	adds	r7, #32
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}

0800aea6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800aea6:	b580      	push	{r7, lr}
 800aea8:	b088      	sub	sp, #32
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	6078      	str	r0, [r7, #4]
 800aeae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800aeb4:	2319      	movs	r3, #25
 800aeb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aeb8:	2340      	movs	r3, #64	@ 0x40
 800aeba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aebc:	2300      	movs	r3, #0
 800aebe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aec0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aec4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aec6:	f107 0308 	add.w	r3, r7, #8
 800aeca:	4619      	mov	r1, r3
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f7ff feec 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800aed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aed6:	2119      	movs	r1, #25
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f000 f94f 	bl	800b17c <SDMMC_GetCmdResp1>
 800aede:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aee0:	69fb      	ldr	r3, [r7, #28]
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3720      	adds	r7, #32
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}
	...

0800aeec <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b088      	sub	sp, #32
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800aef4:	2300      	movs	r3, #0
 800aef6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800aef8:	230c      	movs	r3, #12
 800aefa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aefc:	2340      	movs	r3, #64	@ 0x40
 800aefe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af00:	2300      	movs	r3, #0
 800af02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af08:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af0a:	f107 0308 	add.w	r3, r7, #8
 800af0e:	4619      	mov	r1, r3
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f7ff feca 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800af16:	4a05      	ldr	r2, [pc, #20]	@ (800af2c <SDMMC_CmdStopTransfer+0x40>)
 800af18:	210c      	movs	r1, #12
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 f92e 	bl	800b17c <SDMMC_GetCmdResp1>
 800af20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af22:	69fb      	ldr	r3, [r7, #28]
}
 800af24:	4618      	mov	r0, r3
 800af26:	3720      	adds	r7, #32
 800af28:	46bd      	mov	sp, r7
 800af2a:	bd80      	pop	{r7, pc}
 800af2c:	05f5e100 	.word	0x05f5e100

0800af30 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b08a      	sub	sp, #40	@ 0x28
 800af34:	af00      	add	r7, sp, #0
 800af36:	60f8      	str	r0, [r7, #12]
 800af38:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800af40:	2307      	movs	r3, #7
 800af42:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af44:	2340      	movs	r3, #64	@ 0x40
 800af46:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af48:	2300      	movs	r3, #0
 800af4a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af50:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af52:	f107 0310 	add.w	r3, r7, #16
 800af56:	4619      	mov	r1, r3
 800af58:	68f8      	ldr	r0, [r7, #12]
 800af5a:	f7ff fea6 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800af5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af62:	2107      	movs	r1, #7
 800af64:	68f8      	ldr	r0, [r7, #12]
 800af66:	f000 f909 	bl	800b17c <SDMMC_GetCmdResp1>
 800af6a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800af6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3728      	adds	r7, #40	@ 0x28
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}

0800af76 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800af76:	b580      	push	{r7, lr}
 800af78:	b088      	sub	sp, #32
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800af7e:	2300      	movs	r3, #0
 800af80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800af82:	2300      	movs	r3, #0
 800af84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800af86:	2300      	movs	r3, #0
 800af88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af8a:	2300      	movs	r3, #0
 800af8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af94:	f107 0308 	add.w	r3, r7, #8
 800af98:	4619      	mov	r1, r3
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f7ff fe85 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f000 fb23 	bl	800b5ec <SDMMC_GetCmdError>
 800afa6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afa8:	69fb      	ldr	r3, [r7, #28]
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3720      	adds	r7, #32
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}

0800afb2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800afb2:	b580      	push	{r7, lr}
 800afb4:	b088      	sub	sp, #32
 800afb6:	af00      	add	r7, sp, #0
 800afb8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800afba:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800afbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800afc0:	2308      	movs	r3, #8
 800afc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800afc4:	2340      	movs	r3, #64	@ 0x40
 800afc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800afc8:	2300      	movs	r3, #0
 800afca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800afcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800afd0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800afd2:	f107 0308 	add.w	r3, r7, #8
 800afd6:	4619      	mov	r1, r3
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f7ff fe66 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 fab6 	bl	800b550 <SDMMC_GetCmdResp7>
 800afe4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afe6:	69fb      	ldr	r3, [r7, #28]
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3720      	adds	r7, #32
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}

0800aff0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b088      	sub	sp, #32
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800affe:	2337      	movs	r3, #55	@ 0x37
 800b000:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b002:	2340      	movs	r3, #64	@ 0x40
 800b004:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b006:	2300      	movs	r3, #0
 800b008:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b00a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b00e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b010:	f107 0308 	add.w	r3, r7, #8
 800b014:	4619      	mov	r1, r3
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f7ff fe47 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b01c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b020:	2137      	movs	r1, #55	@ 0x37
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 f8aa 	bl	800b17c <SDMMC_GetCmdResp1>
 800b028:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b02a:	69fb      	ldr	r3, [r7, #28]
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3720      	adds	r7, #32
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}

0800b034 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b088      	sub	sp, #32
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b044:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b048:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b04a:	2329      	movs	r3, #41	@ 0x29
 800b04c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b04e:	2340      	movs	r3, #64	@ 0x40
 800b050:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b052:	2300      	movs	r3, #0
 800b054:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b056:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b05a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b05c:	f107 0308 	add.w	r3, r7, #8
 800b060:	4619      	mov	r1, r3
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f7ff fe21 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f000 f9bd 	bl	800b3e8 <SDMMC_GetCmdResp3>
 800b06e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b070:	69fb      	ldr	r3, [r7, #28]
}
 800b072:	4618      	mov	r0, r3
 800b074:	3720      	adds	r7, #32
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}

0800b07a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b07a:	b580      	push	{r7, lr}
 800b07c:	b088      	sub	sp, #32
 800b07e:	af00      	add	r7, sp, #0
 800b080:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b082:	2300      	movs	r3, #0
 800b084:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b086:	2302      	movs	r3, #2
 800b088:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b08a:	23c0      	movs	r3, #192	@ 0xc0
 800b08c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b08e:	2300      	movs	r3, #0
 800b090:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b092:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b096:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b098:	f107 0308 	add.w	r3, r7, #8
 800b09c:	4619      	mov	r1, r3
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f7ff fe03 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f000 f957 	bl	800b358 <SDMMC_GetCmdResp2>
 800b0aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0ac:	69fb      	ldr	r3, [r7, #28]
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3720      	adds	r7, #32
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}

0800b0b6 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b0b6:	b580      	push	{r7, lr}
 800b0b8:	b088      	sub	sp, #32
 800b0ba:	af00      	add	r7, sp, #0
 800b0bc:	6078      	str	r0, [r7, #4]
 800b0be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b0c4:	2309      	movs	r3, #9
 800b0c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b0c8:	23c0      	movs	r3, #192	@ 0xc0
 800b0ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0d6:	f107 0308 	add.w	r3, r7, #8
 800b0da:	4619      	mov	r1, r3
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f7ff fde4 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f000 f938 	bl	800b358 <SDMMC_GetCmdResp2>
 800b0e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0ea:	69fb      	ldr	r3, [r7, #28]
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3720      	adds	r7, #32
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}

0800b0f4 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b088      	sub	sp, #32
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b0fe:	2300      	movs	r3, #0
 800b100:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b102:	2303      	movs	r3, #3
 800b104:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b106:	2340      	movs	r3, #64	@ 0x40
 800b108:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b10a:	2300      	movs	r3, #0
 800b10c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b10e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b112:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b114:	f107 0308 	add.w	r3, r7, #8
 800b118:	4619      	mov	r1, r3
 800b11a:	6878      	ldr	r0, [r7, #4]
 800b11c:	f7ff fdc5 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b120:	683a      	ldr	r2, [r7, #0]
 800b122:	2103      	movs	r1, #3
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 f99d 	bl	800b464 <SDMMC_GetCmdResp6>
 800b12a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b12c:	69fb      	ldr	r3, [r7, #28]
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3720      	adds	r7, #32
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}

0800b136 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b136:	b580      	push	{r7, lr}
 800b138:	b088      	sub	sp, #32
 800b13a:	af00      	add	r7, sp, #0
 800b13c:	6078      	str	r0, [r7, #4]
 800b13e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b144:	230d      	movs	r3, #13
 800b146:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b148:	2340      	movs	r3, #64	@ 0x40
 800b14a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b14c:	2300      	movs	r3, #0
 800b14e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b154:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b156:	f107 0308 	add.w	r3, r7, #8
 800b15a:	4619      	mov	r1, r3
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f7ff fda4 	bl	800acaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b162:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b166:	210d      	movs	r1, #13
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f000 f807 	bl	800b17c <SDMMC_GetCmdResp1>
 800b16e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b170:	69fb      	ldr	r3, [r7, #28]
}
 800b172:	4618      	mov	r0, r3
 800b174:	3720      	adds	r7, #32
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
	...

0800b17c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b088      	sub	sp, #32
 800b180:	af00      	add	r7, sp, #0
 800b182:	60f8      	str	r0, [r7, #12]
 800b184:	460b      	mov	r3, r1
 800b186:	607a      	str	r2, [r7, #4]
 800b188:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b18a:	4b70      	ldr	r3, [pc, #448]	@ (800b34c <SDMMC_GetCmdResp1+0x1d0>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	4a70      	ldr	r2, [pc, #448]	@ (800b350 <SDMMC_GetCmdResp1+0x1d4>)
 800b190:	fba2 2303 	umull	r2, r3, r2, r3
 800b194:	0a5a      	lsrs	r2, r3, #9
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	fb02 f303 	mul.w	r3, r2, r3
 800b19c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	1e5a      	subs	r2, r3, #1
 800b1a2:	61fa      	str	r2, [r7, #28]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d102      	bne.n	800b1ae <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b1a8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b1ac:	e0c9      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1b2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b1b4:	69bb      	ldr	r3, [r7, #24]
 800b1b6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d0ef      	beq.n	800b19e <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b1be:	69bb      	ldr	r3, [r7, #24]
 800b1c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d1ea      	bne.n	800b19e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1cc:	f003 0304 	and.w	r3, r3, #4
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d004      	beq.n	800b1de <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	2204      	movs	r2, #4
 800b1d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b1da:	2304      	movs	r3, #4
 800b1dc:	e0b1      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1e2:	f003 0301 	and.w	r3, r3, #1
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d004      	beq.n	800b1f4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	2201      	movs	r2, #1
 800b1ee:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e0a6      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	22c5      	movs	r2, #197	@ 0xc5
 800b1f8:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b1fa:	68f8      	ldr	r0, [r7, #12]
 800b1fc:	f7ff fd7f 	bl	800acfe <SDIO_GetCommandResponse>
 800b200:	4603      	mov	r3, r0
 800b202:	461a      	mov	r2, r3
 800b204:	7afb      	ldrb	r3, [r7, #11]
 800b206:	4293      	cmp	r3, r2
 800b208:	d001      	beq.n	800b20e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b20a:	2301      	movs	r3, #1
 800b20c:	e099      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b20e:	2100      	movs	r1, #0
 800b210:	68f8      	ldr	r0, [r7, #12]
 800b212:	f7ff fd81 	bl	800ad18 <SDIO_GetResponse>
 800b216:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b218:	697a      	ldr	r2, [r7, #20]
 800b21a:	4b4e      	ldr	r3, [pc, #312]	@ (800b354 <SDMMC_GetCmdResp1+0x1d8>)
 800b21c:	4013      	ands	r3, r2
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d101      	bne.n	800b226 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b222:	2300      	movs	r3, #0
 800b224:	e08d      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	da02      	bge.n	800b232 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b22c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b230:	e087      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d001      	beq.n	800b240 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b23c:	2340      	movs	r3, #64	@ 0x40
 800b23e:	e080      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b240:	697b      	ldr	r3, [r7, #20]
 800b242:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b246:	2b00      	cmp	r3, #0
 800b248:	d001      	beq.n	800b24e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b24a:	2380      	movs	r3, #128	@ 0x80
 800b24c:	e079      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b254:	2b00      	cmp	r3, #0
 800b256:	d002      	beq.n	800b25e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b258:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b25c:	e071      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b25e:	697b      	ldr	r3, [r7, #20]
 800b260:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b264:	2b00      	cmp	r3, #0
 800b266:	d002      	beq.n	800b26e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b268:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b26c:	e069      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b26e:	697b      	ldr	r3, [r7, #20]
 800b270:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b274:	2b00      	cmp	r3, #0
 800b276:	d002      	beq.n	800b27e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b278:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b27c:	e061      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b27e:	697b      	ldr	r3, [r7, #20]
 800b280:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b284:	2b00      	cmp	r3, #0
 800b286:	d002      	beq.n	800b28e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b288:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b28c:	e059      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b294:	2b00      	cmp	r3, #0
 800b296:	d002      	beq.n	800b29e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b298:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b29c:	e051      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d002      	beq.n	800b2ae <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b2a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b2ac:	e049      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d002      	beq.n	800b2be <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b2b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b2bc:	e041      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d002      	beq.n	800b2ce <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b2c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2cc:	e039      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d002      	beq.n	800b2de <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b2d8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b2dc:	e031      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d002      	beq.n	800b2ee <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b2e8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800b2ec:	e029      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b2ee:	697b      	ldr	r3, [r7, #20]
 800b2f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d002      	beq.n	800b2fe <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b2f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b2fc:	e021      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b304:	2b00      	cmp	r3, #0
 800b306:	d002      	beq.n	800b30e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b308:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b30c:	e019      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b314:	2b00      	cmp	r3, #0
 800b316:	d002      	beq.n	800b31e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b318:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b31c:	e011      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b324:	2b00      	cmp	r3, #0
 800b326:	d002      	beq.n	800b32e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b328:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b32c:	e009      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	f003 0308 	and.w	r3, r3, #8
 800b334:	2b00      	cmp	r3, #0
 800b336:	d002      	beq.n	800b33e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b338:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800b33c:	e001      	b.n	800b342 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b33e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b342:	4618      	mov	r0, r3
 800b344:	3720      	adds	r7, #32
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	20000000 	.word	0x20000000
 800b350:	10624dd3 	.word	0x10624dd3
 800b354:	fdffe008 	.word	0xfdffe008

0800b358 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b360:	4b1f      	ldr	r3, [pc, #124]	@ (800b3e0 <SDMMC_GetCmdResp2+0x88>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a1f      	ldr	r2, [pc, #124]	@ (800b3e4 <SDMMC_GetCmdResp2+0x8c>)
 800b366:	fba2 2303 	umull	r2, r3, r2, r3
 800b36a:	0a5b      	lsrs	r3, r3, #9
 800b36c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b370:	fb02 f303 	mul.w	r3, r2, r3
 800b374:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	1e5a      	subs	r2, r3, #1
 800b37a:	60fa      	str	r2, [r7, #12]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d102      	bne.n	800b386 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b380:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b384:	e026      	b.n	800b3d4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b38a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b392:	2b00      	cmp	r3, #0
 800b394:	d0ef      	beq.n	800b376 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d1ea      	bne.n	800b376 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3a4:	f003 0304 	and.w	r3, r3, #4
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d004      	beq.n	800b3b6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	2204      	movs	r2, #4
 800b3b0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b3b2:	2304      	movs	r3, #4
 800b3b4:	e00e      	b.n	800b3d4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3ba:	f003 0301 	and.w	r3, r3, #1
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d004      	beq.n	800b3cc <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e003      	b.n	800b3d4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	22c5      	movs	r2, #197	@ 0xc5
 800b3d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800b3d2:	2300      	movs	r3, #0
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3714      	adds	r7, #20
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3de:	4770      	bx	lr
 800b3e0:	20000000 	.word	0x20000000
 800b3e4:	10624dd3 	.word	0x10624dd3

0800b3e8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b085      	sub	sp, #20
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b3f0:	4b1a      	ldr	r3, [pc, #104]	@ (800b45c <SDMMC_GetCmdResp3+0x74>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	4a1a      	ldr	r2, [pc, #104]	@ (800b460 <SDMMC_GetCmdResp3+0x78>)
 800b3f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b3fa:	0a5b      	lsrs	r3, r3, #9
 800b3fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b400:	fb02 f303 	mul.w	r3, r2, r3
 800b404:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	1e5a      	subs	r2, r3, #1
 800b40a:	60fa      	str	r2, [r7, #12]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d102      	bne.n	800b416 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b410:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b414:	e01b      	b.n	800b44e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b41a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b422:	2b00      	cmp	r3, #0
 800b424:	d0ef      	beq.n	800b406 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d1ea      	bne.n	800b406 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b434:	f003 0304 	and.w	r3, r3, #4
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d004      	beq.n	800b446 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2204      	movs	r2, #4
 800b440:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b442:	2304      	movs	r3, #4
 800b444:	e003      	b.n	800b44e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	22c5      	movs	r2, #197	@ 0xc5
 800b44a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b44c:	2300      	movs	r3, #0
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3714      	adds	r7, #20
 800b452:	46bd      	mov	sp, r7
 800b454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b458:	4770      	bx	lr
 800b45a:	bf00      	nop
 800b45c:	20000000 	.word	0x20000000
 800b460:	10624dd3 	.word	0x10624dd3

0800b464 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b088      	sub	sp, #32
 800b468:	af00      	add	r7, sp, #0
 800b46a:	60f8      	str	r0, [r7, #12]
 800b46c:	460b      	mov	r3, r1
 800b46e:	607a      	str	r2, [r7, #4]
 800b470:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b472:	4b35      	ldr	r3, [pc, #212]	@ (800b548 <SDMMC_GetCmdResp6+0xe4>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4a35      	ldr	r2, [pc, #212]	@ (800b54c <SDMMC_GetCmdResp6+0xe8>)
 800b478:	fba2 2303 	umull	r2, r3, r2, r3
 800b47c:	0a5b      	lsrs	r3, r3, #9
 800b47e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b482:	fb02 f303 	mul.w	r3, r2, r3
 800b486:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b488:	69fb      	ldr	r3, [r7, #28]
 800b48a:	1e5a      	subs	r2, r3, #1
 800b48c:	61fa      	str	r2, [r7, #28]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d102      	bne.n	800b498 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b492:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b496:	e052      	b.n	800b53e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b49c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b49e:	69bb      	ldr	r3, [r7, #24]
 800b4a0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d0ef      	beq.n	800b488 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b4a8:	69bb      	ldr	r3, [r7, #24]
 800b4aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d1ea      	bne.n	800b488 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4b6:	f003 0304 	and.w	r3, r3, #4
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d004      	beq.n	800b4c8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	2204      	movs	r2, #4
 800b4c2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b4c4:	2304      	movs	r3, #4
 800b4c6:	e03a      	b.n	800b53e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4cc:	f003 0301 	and.w	r3, r3, #1
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d004      	beq.n	800b4de <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4da:	2301      	movs	r3, #1
 800b4dc:	e02f      	b.n	800b53e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b4de:	68f8      	ldr	r0, [r7, #12]
 800b4e0:	f7ff fc0d 	bl	800acfe <SDIO_GetCommandResponse>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	7afb      	ldrb	r3, [r7, #11]
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d001      	beq.n	800b4f2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e025      	b.n	800b53e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	22c5      	movs	r2, #197	@ 0xc5
 800b4f6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b4f8:	2100      	movs	r1, #0
 800b4fa:	68f8      	ldr	r0, [r7, #12]
 800b4fc:	f7ff fc0c 	bl	800ad18 <SDIO_GetResponse>
 800b500:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d106      	bne.n	800b51a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b50c:	697b      	ldr	r3, [r7, #20]
 800b50e:	0c1b      	lsrs	r3, r3, #16
 800b510:	b29a      	uxth	r2, r3
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b516:	2300      	movs	r3, #0
 800b518:	e011      	b.n	800b53e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b520:	2b00      	cmp	r3, #0
 800b522:	d002      	beq.n	800b52a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b524:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b528:	e009      	b.n	800b53e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b530:	2b00      	cmp	r3, #0
 800b532:	d002      	beq.n	800b53a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b534:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b538:	e001      	b.n	800b53e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b53a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3720      	adds	r7, #32
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}
 800b546:	bf00      	nop
 800b548:	20000000 	.word	0x20000000
 800b54c:	10624dd3 	.word	0x10624dd3

0800b550 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b550:	b480      	push	{r7}
 800b552:	b085      	sub	sp, #20
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b558:	4b22      	ldr	r3, [pc, #136]	@ (800b5e4 <SDMMC_GetCmdResp7+0x94>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4a22      	ldr	r2, [pc, #136]	@ (800b5e8 <SDMMC_GetCmdResp7+0x98>)
 800b55e:	fba2 2303 	umull	r2, r3, r2, r3
 800b562:	0a5b      	lsrs	r3, r3, #9
 800b564:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b568:	fb02 f303 	mul.w	r3, r2, r3
 800b56c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	1e5a      	subs	r2, r3, #1
 800b572:	60fa      	str	r2, [r7, #12]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d102      	bne.n	800b57e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b578:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b57c:	e02c      	b.n	800b5d8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b582:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d0ef      	beq.n	800b56e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b594:	2b00      	cmp	r3, #0
 800b596:	d1ea      	bne.n	800b56e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b59c:	f003 0304 	and.w	r3, r3, #4
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d004      	beq.n	800b5ae <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2204      	movs	r2, #4
 800b5a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b5aa:	2304      	movs	r3, #4
 800b5ac:	e014      	b.n	800b5d8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5b2:	f003 0301 	and.w	r3, r3, #1
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d004      	beq.n	800b5c4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	2201      	movs	r2, #1
 800b5be:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	e009      	b.n	800b5d8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d002      	beq.n	800b5d6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2240      	movs	r2, #64	@ 0x40
 800b5d4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b5d6:	2300      	movs	r3, #0
  
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	3714      	adds	r7, #20
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e2:	4770      	bx	lr
 800b5e4:	20000000 	.word	0x20000000
 800b5e8:	10624dd3 	.word	0x10624dd3

0800b5ec <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b085      	sub	sp, #20
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b5f4:	4b11      	ldr	r3, [pc, #68]	@ (800b63c <SDMMC_GetCmdError+0x50>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	4a11      	ldr	r2, [pc, #68]	@ (800b640 <SDMMC_GetCmdError+0x54>)
 800b5fa:	fba2 2303 	umull	r2, r3, r2, r3
 800b5fe:	0a5b      	lsrs	r3, r3, #9
 800b600:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b604:	fb02 f303 	mul.w	r3, r2, r3
 800b608:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	1e5a      	subs	r2, r3, #1
 800b60e:	60fa      	str	r2, [r7, #12]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d102      	bne.n	800b61a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b614:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b618:	e009      	b.n	800b62e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b61e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b622:	2b00      	cmp	r3, #0
 800b624:	d0f1      	beq.n	800b60a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	22c5      	movs	r2, #197	@ 0xc5
 800b62a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800b62c:	2300      	movs	r3, #0
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3714      	adds	r7, #20
 800b632:	46bd      	mov	sp, r7
 800b634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b638:	4770      	bx	lr
 800b63a:	bf00      	nop
 800b63c:	20000000 	.word	0x20000000
 800b640:	10624dd3 	.word	0x10624dd3

0800b644 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b648:	4904      	ldr	r1, [pc, #16]	@ (800b65c <MX_FATFS_Init+0x18>)
 800b64a:	4805      	ldr	r0, [pc, #20]	@ (800b660 <MX_FATFS_Init+0x1c>)
 800b64c:	f001 f9be 	bl	800c9cc <FATFS_LinkDriver>
 800b650:	4603      	mov	r3, r0
 800b652:	461a      	mov	r2, r3
 800b654:	4b03      	ldr	r3, [pc, #12]	@ (800b664 <MX_FATFS_Init+0x20>)
 800b656:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b658:	bf00      	nop
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	20000f28 	.word	0x20000f28
 800b660:	08013698 	.word	0x08013698
 800b664:	20000f24 	.word	0x20000f24

0800b668 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b082      	sub	sp, #8
 800b66c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b66e:	2300      	movs	r3, #0
 800b670:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b672:	f000 f888 	bl	800b786 <BSP_SD_IsDetected>
 800b676:	4603      	mov	r3, r0
 800b678:	2b01      	cmp	r3, #1
 800b67a:	d001      	beq.n	800b680 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b67c:	2301      	movs	r3, #1
 800b67e:	e005      	b.n	800b68c <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b680:	4804      	ldr	r0, [pc, #16]	@ (800b694 <BSP_SD_Init+0x2c>)
 800b682:	f7fc fa39 	bl	8007af8 <HAL_SD_Init>
 800b686:	4603      	mov	r3, r0
 800b688:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800b68a:	79fb      	ldrb	r3, [r7, #7]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3708      	adds	r7, #8
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}
 800b694:	20000cf0 	.word	0x20000cf0

0800b698 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b086      	sub	sp, #24
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	60f8      	str	r0, [r7, #12]
 800b6a0:	60b9      	str	r1, [r7, #8]
 800b6a2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	68ba      	ldr	r2, [r7, #8]
 800b6ac:	68f9      	ldr	r1, [r7, #12]
 800b6ae:	4806      	ldr	r0, [pc, #24]	@ (800b6c8 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b6b0:	f7fc faea 	bl	8007c88 <HAL_SD_ReadBlocks_DMA>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d001      	beq.n	800b6be <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b6be:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	3718      	adds	r7, #24
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd80      	pop	{r7, pc}
 800b6c8:	20000cf0 	.word	0x20000cf0

0800b6cc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b086      	sub	sp, #24
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	60f8      	str	r0, [r7, #12]
 800b6d4:	60b9      	str	r1, [r7, #8]
 800b6d6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	68ba      	ldr	r2, [r7, #8]
 800b6e0:	68f9      	ldr	r1, [r7, #12]
 800b6e2:	4806      	ldr	r0, [pc, #24]	@ (800b6fc <BSP_SD_WriteBlocks_DMA+0x30>)
 800b6e4:	f7fc fbb0 	bl	8007e48 <HAL_SD_WriteBlocks_DMA>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d001      	beq.n	800b6f2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b6f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3718      	adds	r7, #24
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	20000cf0 	.word	0x20000cf0

0800b700 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b704:	4805      	ldr	r0, [pc, #20]	@ (800b71c <BSP_SD_GetCardState+0x1c>)
 800b706:	f7fc ffd1 	bl	80086ac <HAL_SD_GetCardState>
 800b70a:	4603      	mov	r3, r0
 800b70c:	2b04      	cmp	r3, #4
 800b70e:	bf14      	ite	ne
 800b710:	2301      	movne	r3, #1
 800b712:	2300      	moveq	r3, #0
 800b714:	b2db      	uxtb	r3, r3
}
 800b716:	4618      	mov	r0, r3
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	bf00      	nop
 800b71c:	20000cf0 	.word	0x20000cf0

0800b720 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b082      	sub	sp, #8
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b728:	6879      	ldr	r1, [r7, #4]
 800b72a:	4803      	ldr	r0, [pc, #12]	@ (800b738 <BSP_SD_GetCardInfo+0x18>)
 800b72c:	f7fc ff92 	bl	8008654 <HAL_SD_GetCardInfo>
}
 800b730:	bf00      	nop
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}
 800b738:	20000cf0 	.word	0x20000cf0

0800b73c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b082      	sub	sp, #8
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b744:	f000 f818 	bl	800b778 <BSP_SD_AbortCallback>
}
 800b748:	bf00      	nop
 800b74a:	3708      	adds	r7, #8
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b082      	sub	sp, #8
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b758:	f000 f9c4 	bl	800bae4 <BSP_SD_WriteCpltCallback>
}
 800b75c:	bf00      	nop
 800b75e:	3708      	adds	r7, #8
 800b760:	46bd      	mov	sp, r7
 800b762:	bd80      	pop	{r7, pc}

0800b764 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b082      	sub	sp, #8
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b76c:	f000 f9c8 	bl	800bb00 <BSP_SD_ReadCpltCallback>
}
 800b770:	bf00      	nop
 800b772:	3708      	adds	r7, #8
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}

0800b778 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b778:	b480      	push	{r7}
 800b77a:	af00      	add	r7, sp, #0

}
 800b77c:	bf00      	nop
 800b77e:	46bd      	mov	sp, r7
 800b780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b784:	4770      	bx	lr

0800b786 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b786:	b580      	push	{r7, lr}
 800b788:	b082      	sub	sp, #8
 800b78a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b78c:	2301      	movs	r3, #1
 800b78e:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800b790:	f000 f80c 	bl	800b7ac <BSP_PlatformIsDetected>
 800b794:	4603      	mov	r3, r0
 800b796:	2b00      	cmp	r3, #0
 800b798:	d101      	bne.n	800b79e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b79a:	2300      	movs	r3, #0
 800b79c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b79e:	79fb      	ldrb	r3, [r7, #7]
 800b7a0:	b2db      	uxtb	r3, r3
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3708      	adds	r7, #8
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
	...

0800b7ac <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b082      	sub	sp, #8
 800b7b0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b7b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800b7ba:	4806      	ldr	r0, [pc, #24]	@ (800b7d4 <BSP_PlatformIsDetected+0x28>)
 800b7bc:	f7f9 fea4 	bl	8005508 <HAL_GPIO_ReadPin>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d001      	beq.n	800b7ca <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800b7ca:	79fb      	ldrb	r3, [r7, #7]
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	3708      	adds	r7, #8
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	bd80      	pop	{r7, pc}
 800b7d4:	40020400 	.word	0x40020400

0800b7d8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b084      	sub	sp, #16
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800b7e0:	f001 f98b 	bl	800cafa <osKernelSysTick>
 800b7e4:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800b7e6:	e006      	b.n	800b7f6 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b7e8:	f7ff ff8a 	bl	800b700 <BSP_SD_GetCardState>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d101      	bne.n	800b7f6 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	e009      	b.n	800b80a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800b7f6:	f001 f980 	bl	800cafa <osKernelSysTick>
 800b7fa:	4602      	mov	r2, r0
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	1ad3      	subs	r3, r2, r3
 800b800:	687a      	ldr	r2, [r7, #4]
 800b802:	429a      	cmp	r2, r3
 800b804:	d8f0      	bhi.n	800b7e8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3710      	adds	r7, #16
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
	...

0800b814 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b082      	sub	sp, #8
 800b818:	af00      	add	r7, sp, #0
 800b81a:	4603      	mov	r3, r0
 800b81c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b81e:	4b0b      	ldr	r3, [pc, #44]	@ (800b84c <SD_CheckStatus+0x38>)
 800b820:	2201      	movs	r2, #1
 800b822:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b824:	f7ff ff6c 	bl	800b700 <BSP_SD_GetCardState>
 800b828:	4603      	mov	r3, r0
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d107      	bne.n	800b83e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b82e:	4b07      	ldr	r3, [pc, #28]	@ (800b84c <SD_CheckStatus+0x38>)
 800b830:	781b      	ldrb	r3, [r3, #0]
 800b832:	b2db      	uxtb	r3, r3
 800b834:	f023 0301 	bic.w	r3, r3, #1
 800b838:	b2da      	uxtb	r2, r3
 800b83a:	4b04      	ldr	r3, [pc, #16]	@ (800b84c <SD_CheckStatus+0x38>)
 800b83c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b83e:	4b03      	ldr	r3, [pc, #12]	@ (800b84c <SD_CheckStatus+0x38>)
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	b2db      	uxtb	r3, r3
}
 800b844:	4618      	mov	r0, r3
 800b846:	3708      	adds	r7, #8
 800b848:	46bd      	mov	sp, r7
 800b84a:	bd80      	pop	{r7, pc}
 800b84c:	20000009 	.word	0x20000009

0800b850 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b850:	b590      	push	{r4, r7, lr}
 800b852:	b087      	sub	sp, #28
 800b854:	af00      	add	r7, sp, #0
 800b856:	4603      	mov	r3, r0
 800b858:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b85a:	4b20      	ldr	r3, [pc, #128]	@ (800b8dc <SD_initialize+0x8c>)
 800b85c:	2201      	movs	r2, #1
 800b85e:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800b860:	f001 f93f 	bl	800cae2 <osKernelRunning>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	d030      	beq.n	800b8cc <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800b86a:	f7ff fefd 	bl	800b668 <BSP_SD_Init>
 800b86e:	4603      	mov	r3, r0
 800b870:	2b00      	cmp	r3, #0
 800b872:	d107      	bne.n	800b884 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800b874:	79fb      	ldrb	r3, [r7, #7]
 800b876:	4618      	mov	r0, r3
 800b878:	f7ff ffcc 	bl	800b814 <SD_CheckStatus>
 800b87c:	4603      	mov	r3, r0
 800b87e:	461a      	mov	r2, r3
 800b880:	4b16      	ldr	r3, [pc, #88]	@ (800b8dc <SD_initialize+0x8c>)
 800b882:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800b884:	4b15      	ldr	r3, [pc, #84]	@ (800b8dc <SD_initialize+0x8c>)
 800b886:	781b      	ldrb	r3, [r3, #0]
 800b888:	b2db      	uxtb	r3, r3
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d01e      	beq.n	800b8cc <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800b88e:	4b14      	ldr	r3, [pc, #80]	@ (800b8e0 <SD_initialize+0x90>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d10e      	bne.n	800b8b4 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800b896:	4b13      	ldr	r3, [pc, #76]	@ (800b8e4 <SD_initialize+0x94>)
 800b898:	f107 0408 	add.w	r4, r7, #8
 800b89c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b89e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800b8a2:	f107 0308 	add.w	r3, r7, #8
 800b8a6:	2100      	movs	r1, #0
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	f001 fa46 	bl	800cd3a <osMessageCreate>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	4a0b      	ldr	r2, [pc, #44]	@ (800b8e0 <SD_initialize+0x90>)
 800b8b2:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800b8b4:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e0 <SD_initialize+0x90>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d107      	bne.n	800b8cc <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800b8bc:	4b07      	ldr	r3, [pc, #28]	@ (800b8dc <SD_initialize+0x8c>)
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	b2db      	uxtb	r3, r3
 800b8c2:	f043 0301 	orr.w	r3, r3, #1
 800b8c6:	b2da      	uxtb	r2, r3
 800b8c8:	4b04      	ldr	r3, [pc, #16]	@ (800b8dc <SD_initialize+0x8c>)
 800b8ca:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800b8cc:	4b03      	ldr	r3, [pc, #12]	@ (800b8dc <SD_initialize+0x8c>)
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	b2db      	uxtb	r3, r3
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	371c      	adds	r7, #28
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd90      	pop	{r4, r7, pc}
 800b8da:	bf00      	nop
 800b8dc:	20000009 	.word	0x20000009
 800b8e0:	20001168 	.word	0x20001168
 800b8e4:	0801360c 	.word	0x0801360c

0800b8e8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b082      	sub	sp, #8
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b8f2:	79fb      	ldrb	r3, [r7, #7]
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f7ff ff8d 	bl	800b814 <SD_CheckStatus>
 800b8fa:	4603      	mov	r3, r0
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3708      	adds	r7, #8
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b08a      	sub	sp, #40	@ 0x28
 800b908:	af00      	add	r7, sp, #0
 800b90a:	60b9      	str	r1, [r7, #8]
 800b90c:	607a      	str	r2, [r7, #4]
 800b90e:	603b      	str	r3, [r7, #0]
 800b910:	4603      	mov	r3, r0
 800b912:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800b914:	2301      	movs	r3, #1
 800b916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b91a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b91e:	f7ff ff5b 	bl	800b7d8 <SD_CheckStatusWithTimeout>
 800b922:	4603      	mov	r3, r0
 800b924:	2b00      	cmp	r3, #0
 800b926:	da02      	bge.n	800b92e <SD_read+0x2a>
  {
    return res;
 800b928:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b92c:	e032      	b.n	800b994 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800b92e:	683a      	ldr	r2, [r7, #0]
 800b930:	6879      	ldr	r1, [r7, #4]
 800b932:	68b8      	ldr	r0, [r7, #8]
 800b934:	f7ff feb0 	bl	800b698 <BSP_SD_ReadBlocks_DMA>
 800b938:	4603      	mov	r3, r0
 800b93a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800b93e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b942:	2b00      	cmp	r3, #0
 800b944:	d124      	bne.n	800b990 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800b946:	4b15      	ldr	r3, [pc, #84]	@ (800b99c <SD_read+0x98>)
 800b948:	6819      	ldr	r1, [r3, #0]
 800b94a:	f107 0314 	add.w	r3, r7, #20
 800b94e:	f247 5230 	movw	r2, #30000	@ 0x7530
 800b952:	4618      	mov	r0, r3
 800b954:	f001 fa5a 	bl	800ce0c <osMessageGet>

    if (event.status == osEventMessage)
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	2b10      	cmp	r3, #16
 800b95c:	d118      	bne.n	800b990 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	2b01      	cmp	r3, #1
 800b962:	d115      	bne.n	800b990 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800b964:	f001 f8c9 	bl	800cafa <osKernelSysTick>
 800b968:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800b96a:	e008      	b.n	800b97e <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b96c:	f7ff fec8 	bl	800b700 <BSP_SD_GetCardState>
 800b970:	4603      	mov	r3, r0
 800b972:	2b00      	cmp	r3, #0
 800b974:	d103      	bne.n	800b97e <SD_read+0x7a>
              {
                res = RES_OK;
 800b976:	2300      	movs	r3, #0
 800b978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800b97c:	e008      	b.n	800b990 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800b97e:	f001 f8bc 	bl	800cafa <osKernelSysTick>
 800b982:	4602      	mov	r2, r0
 800b984:	6a3b      	ldr	r3, [r7, #32]
 800b986:	1ad3      	subs	r3, r2, r3
 800b988:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d9ed      	bls.n	800b96c <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800b990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b994:	4618      	mov	r0, r3
 800b996:	3728      	adds	r7, #40	@ 0x28
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	20001168 	.word	0x20001168

0800b9a0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b08a      	sub	sp, #40	@ 0x28
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	60b9      	str	r1, [r7, #8]
 800b9a8:	607a      	str	r2, [r7, #4]
 800b9aa:	603b      	str	r3, [r7, #0]
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b9b6:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b9ba:	f7ff ff0d 	bl	800b7d8 <SD_CheckStatusWithTimeout>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	da02      	bge.n	800b9ca <SD_write+0x2a>
  {
    return res;
 800b9c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b9c8:	e02e      	b.n	800ba28 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b9ca:	683a      	ldr	r2, [r7, #0]
 800b9cc:	6879      	ldr	r1, [r7, #4]
 800b9ce:	68b8      	ldr	r0, [r7, #8]
 800b9d0:	f7ff fe7c 	bl	800b6cc <BSP_SD_WriteBlocks_DMA>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d124      	bne.n	800ba24 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800b9da:	4b15      	ldr	r3, [pc, #84]	@ (800ba30 <SD_write+0x90>)
 800b9dc:	6819      	ldr	r1, [r3, #0]
 800b9de:	f107 0314 	add.w	r3, r7, #20
 800b9e2:	f247 5230 	movw	r2, #30000	@ 0x7530
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f001 fa10 	bl	800ce0c <osMessageGet>

    if (event.status == osEventMessage)
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	2b10      	cmp	r3, #16
 800b9f0:	d118      	bne.n	800ba24 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800b9f2:	69bb      	ldr	r3, [r7, #24]
 800b9f4:	2b02      	cmp	r3, #2
 800b9f6:	d115      	bne.n	800ba24 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800b9f8:	f001 f87f 	bl	800cafa <osKernelSysTick>
 800b9fc:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800b9fe:	e008      	b.n	800ba12 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ba00:	f7ff fe7e 	bl	800b700 <BSP_SD_GetCardState>
 800ba04:	4603      	mov	r3, r0
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d103      	bne.n	800ba12 <SD_write+0x72>
          {
            res = RES_OK;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800ba10:	e008      	b.n	800ba24 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800ba12:	f001 f872 	bl	800cafa <osKernelSysTick>
 800ba16:	4602      	mov	r2, r0
 800ba18:	6a3b      	ldr	r3, [r7, #32]
 800ba1a:	1ad3      	subs	r3, r2, r3
 800ba1c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d9ed      	bls.n	800ba00 <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 800ba24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ba28:	4618      	mov	r0, r3
 800ba2a:	3728      	adds	r7, #40	@ 0x28
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	bd80      	pop	{r7, pc}
 800ba30:	20001168 	.word	0x20001168

0800ba34 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b08c      	sub	sp, #48	@ 0x30
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	603a      	str	r2, [r7, #0]
 800ba3e:	71fb      	strb	r3, [r7, #7]
 800ba40:	460b      	mov	r3, r1
 800ba42:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ba44:	2301      	movs	r3, #1
 800ba46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ba4a:	4b25      	ldr	r3, [pc, #148]	@ (800bae0 <SD_ioctl+0xac>)
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	b2db      	uxtb	r3, r3
 800ba50:	f003 0301 	and.w	r3, r3, #1
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d001      	beq.n	800ba5c <SD_ioctl+0x28>
 800ba58:	2303      	movs	r3, #3
 800ba5a:	e03c      	b.n	800bad6 <SD_ioctl+0xa2>

  switch (cmd)
 800ba5c:	79bb      	ldrb	r3, [r7, #6]
 800ba5e:	2b03      	cmp	r3, #3
 800ba60:	d834      	bhi.n	800bacc <SD_ioctl+0x98>
 800ba62:	a201      	add	r2, pc, #4	@ (adr r2, 800ba68 <SD_ioctl+0x34>)
 800ba64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba68:	0800ba79 	.word	0x0800ba79
 800ba6c:	0800ba81 	.word	0x0800ba81
 800ba70:	0800ba99 	.word	0x0800ba99
 800ba74:	0800bab3 	.word	0x0800bab3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ba78:	2300      	movs	r3, #0
 800ba7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ba7e:	e028      	b.n	800bad2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ba80:	f107 030c 	add.w	r3, r7, #12
 800ba84:	4618      	mov	r0, r3
 800ba86:	f7ff fe4b 	bl	800b720 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ba8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ba90:	2300      	movs	r3, #0
 800ba92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ba96:	e01c      	b.n	800bad2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ba98:	f107 030c 	add.w	r3, r7, #12
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f7ff fe3f 	bl	800b720 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800baa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baa4:	b29a      	uxth	r2, r3
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800baaa:	2300      	movs	r3, #0
 800baac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bab0:	e00f      	b.n	800bad2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bab2:	f107 030c 	add.w	r3, r7, #12
 800bab6:	4618      	mov	r0, r3
 800bab8:	f7ff fe32 	bl	800b720 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800babc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800babe:	0a5a      	lsrs	r2, r3, #9
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bac4:	2300      	movs	r3, #0
 800bac6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800baca:	e002      	b.n	800bad2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bacc:	2304      	movs	r3, #4
 800bace:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800bad2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3730      	adds	r7, #48	@ 0x30
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	20000009 	.word	0x20000009

0800bae4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 800bae8:	4b04      	ldr	r3, [pc, #16]	@ (800bafc <BSP_SD_WriteCpltCallback+0x18>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2200      	movs	r2, #0
 800baee:	2102      	movs	r1, #2
 800baf0:	4618      	mov	r0, r3
 800baf2:	f001 f94b 	bl	800cd8c <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800baf6:	bf00      	nop
 800baf8:	bd80      	pop	{r7, pc}
 800bafa:	bf00      	nop
 800bafc:	20001168 	.word	0x20001168

0800bb00 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800bb04:	4b04      	ldr	r3, [pc, #16]	@ (800bb18 <BSP_SD_ReadCpltCallback+0x18>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	2200      	movs	r2, #0
 800bb0a:	2101      	movs	r1, #1
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f001 f93d 	bl	800cd8c <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800bb12:	bf00      	nop
 800bb14:	bd80      	pop	{r7, pc}
 800bb16:	bf00      	nop
 800bb18:	20001168 	.word	0x20001168

0800bb1c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	4603      	mov	r3, r0
 800bb24:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bb26:	79fb      	ldrb	r3, [r7, #7]
 800bb28:	4a08      	ldr	r2, [pc, #32]	@ (800bb4c <disk_status+0x30>)
 800bb2a:	009b      	lsls	r3, r3, #2
 800bb2c:	4413      	add	r3, r2
 800bb2e:	685b      	ldr	r3, [r3, #4]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	79fa      	ldrb	r2, [r7, #7]
 800bb34:	4905      	ldr	r1, [pc, #20]	@ (800bb4c <disk_status+0x30>)
 800bb36:	440a      	add	r2, r1
 800bb38:	7a12      	ldrb	r2, [r2, #8]
 800bb3a:	4610      	mov	r0, r2
 800bb3c:	4798      	blx	r3
 800bb3e:	4603      	mov	r3, r0
 800bb40:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bb42:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb44:	4618      	mov	r0, r3
 800bb46:	3710      	adds	r7, #16
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}
 800bb4c:	20001194 	.word	0x20001194

0800bb50 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b084      	sub	sp, #16
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	4603      	mov	r3, r0
 800bb58:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bb5e:	79fb      	ldrb	r3, [r7, #7]
 800bb60:	4a0e      	ldr	r2, [pc, #56]	@ (800bb9c <disk_initialize+0x4c>)
 800bb62:	5cd3      	ldrb	r3, [r2, r3]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d114      	bne.n	800bb92 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bb68:	79fb      	ldrb	r3, [r7, #7]
 800bb6a:	4a0c      	ldr	r2, [pc, #48]	@ (800bb9c <disk_initialize+0x4c>)
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	4413      	add	r3, r2
 800bb70:	685b      	ldr	r3, [r3, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	79fa      	ldrb	r2, [r7, #7]
 800bb76:	4909      	ldr	r1, [pc, #36]	@ (800bb9c <disk_initialize+0x4c>)
 800bb78:	440a      	add	r2, r1
 800bb7a:	7a12      	ldrb	r2, [r2, #8]
 800bb7c:	4610      	mov	r0, r2
 800bb7e:	4798      	blx	r3
 800bb80:	4603      	mov	r3, r0
 800bb82:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800bb84:	7bfb      	ldrb	r3, [r7, #15]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d103      	bne.n	800bb92 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800bb8a:	79fb      	ldrb	r3, [r7, #7]
 800bb8c:	4a03      	ldr	r2, [pc, #12]	@ (800bb9c <disk_initialize+0x4c>)
 800bb8e:	2101      	movs	r1, #1
 800bb90:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800bb92:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}
 800bb9c:	20001194 	.word	0x20001194

0800bba0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bba0:	b590      	push	{r4, r7, lr}
 800bba2:	b087      	sub	sp, #28
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	60b9      	str	r1, [r7, #8]
 800bba8:	607a      	str	r2, [r7, #4]
 800bbaa:	603b      	str	r3, [r7, #0]
 800bbac:	4603      	mov	r3, r0
 800bbae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bbb0:	7bfb      	ldrb	r3, [r7, #15]
 800bbb2:	4a0a      	ldr	r2, [pc, #40]	@ (800bbdc <disk_read+0x3c>)
 800bbb4:	009b      	lsls	r3, r3, #2
 800bbb6:	4413      	add	r3, r2
 800bbb8:	685b      	ldr	r3, [r3, #4]
 800bbba:	689c      	ldr	r4, [r3, #8]
 800bbbc:	7bfb      	ldrb	r3, [r7, #15]
 800bbbe:	4a07      	ldr	r2, [pc, #28]	@ (800bbdc <disk_read+0x3c>)
 800bbc0:	4413      	add	r3, r2
 800bbc2:	7a18      	ldrb	r0, [r3, #8]
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	687a      	ldr	r2, [r7, #4]
 800bbc8:	68b9      	ldr	r1, [r7, #8]
 800bbca:	47a0      	blx	r4
 800bbcc:	4603      	mov	r3, r0
 800bbce:	75fb      	strb	r3, [r7, #23]
  return res;
 800bbd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	371c      	adds	r7, #28
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd90      	pop	{r4, r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	20001194 	.word	0x20001194

0800bbe0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bbe0:	b590      	push	{r4, r7, lr}
 800bbe2:	b087      	sub	sp, #28
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	60b9      	str	r1, [r7, #8]
 800bbe8:	607a      	str	r2, [r7, #4]
 800bbea:	603b      	str	r3, [r7, #0]
 800bbec:	4603      	mov	r3, r0
 800bbee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bbf0:	7bfb      	ldrb	r3, [r7, #15]
 800bbf2:	4a0a      	ldr	r2, [pc, #40]	@ (800bc1c <disk_write+0x3c>)
 800bbf4:	009b      	lsls	r3, r3, #2
 800bbf6:	4413      	add	r3, r2
 800bbf8:	685b      	ldr	r3, [r3, #4]
 800bbfa:	68dc      	ldr	r4, [r3, #12]
 800bbfc:	7bfb      	ldrb	r3, [r7, #15]
 800bbfe:	4a07      	ldr	r2, [pc, #28]	@ (800bc1c <disk_write+0x3c>)
 800bc00:	4413      	add	r3, r2
 800bc02:	7a18      	ldrb	r0, [r3, #8]
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	687a      	ldr	r2, [r7, #4]
 800bc08:	68b9      	ldr	r1, [r7, #8]
 800bc0a:	47a0      	blx	r4
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	75fb      	strb	r3, [r7, #23]
  return res;
 800bc10:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc12:	4618      	mov	r0, r3
 800bc14:	371c      	adds	r7, #28
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd90      	pop	{r4, r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	20001194 	.word	0x20001194

0800bc20 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bc20:	b480      	push	{r7}
 800bc22:	b085      	sub	sp, #20
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	3301      	adds	r3, #1
 800bc2c:	781b      	ldrb	r3, [r3, #0]
 800bc2e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bc30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800bc34:	021b      	lsls	r3, r3, #8
 800bc36:	b21a      	sxth	r2, r3
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	781b      	ldrb	r3, [r3, #0]
 800bc3c:	b21b      	sxth	r3, r3
 800bc3e:	4313      	orrs	r3, r2
 800bc40:	b21b      	sxth	r3, r3
 800bc42:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bc44:	89fb      	ldrh	r3, [r7, #14]
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3714      	adds	r7, #20
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc50:	4770      	bx	lr

0800bc52 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bc52:	b480      	push	{r7}
 800bc54:	b085      	sub	sp, #20
 800bc56:	af00      	add	r7, sp, #0
 800bc58:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	3303      	adds	r3, #3
 800bc5e:	781b      	ldrb	r3, [r3, #0]
 800bc60:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	021b      	lsls	r3, r3, #8
 800bc66:	687a      	ldr	r2, [r7, #4]
 800bc68:	3202      	adds	r2, #2
 800bc6a:	7812      	ldrb	r2, [r2, #0]
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	021b      	lsls	r3, r3, #8
 800bc74:	687a      	ldr	r2, [r7, #4]
 800bc76:	3201      	adds	r2, #1
 800bc78:	7812      	ldrb	r2, [r2, #0]
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	021b      	lsls	r3, r3, #8
 800bc82:	687a      	ldr	r2, [r7, #4]
 800bc84:	7812      	ldrb	r2, [r2, #0]
 800bc86:	4313      	orrs	r3, r2
 800bc88:	60fb      	str	r3, [r7, #12]
	return rv;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
}
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	3714      	adds	r7, #20
 800bc90:	46bd      	mov	sp, r7
 800bc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc96:	4770      	bx	lr

0800bc98 <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800bc98:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800bc9c:	b09d      	sub	sp, #116	@ 0x74
 800bc9e:	af00      	add	r7, sp, #0
 800bca0:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 800bca2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bca4:	3307      	adds	r3, #7
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	b2db      	uxtb	r3, r3
 800bcaa:	2200      	movs	r2, #0
 800bcac:	469a      	mov	sl, r3
 800bcae:	4693      	mov	fp, r2
 800bcb0:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 800bcb4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800bcb8:	f04f 0000 	mov.w	r0, #0
 800bcbc:	f04f 0100 	mov.w	r1, #0
 800bcc0:	0219      	lsls	r1, r3, #8
 800bcc2:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800bcc6:	0210      	lsls	r0, r2, #8
 800bcc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcca:	3306      	adds	r3, #6
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	b2db      	uxtb	r3, r3
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	461c      	mov	r4, r3
 800bcd4:	4615      	mov	r5, r2
 800bcd6:	ea40 0804 	orr.w	r8, r0, r4
 800bcda:	ea41 0905 	orr.w	r9, r1, r5
 800bcde:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 800bce2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800bce6:	f04f 0000 	mov.w	r0, #0
 800bcea:	f04f 0100 	mov.w	r1, #0
 800bcee:	0219      	lsls	r1, r3, #8
 800bcf0:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800bcf4:	0210      	lsls	r0, r2, #8
 800bcf6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcf8:	3305      	adds	r3, #5
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	b2db      	uxtb	r3, r3
 800bcfe:	2200      	movs	r2, #0
 800bd00:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd02:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800bd04:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800bd08:	4623      	mov	r3, r4
 800bd0a:	4303      	orrs	r3, r0
 800bd0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd0e:	462b      	mov	r3, r5
 800bd10:	430b      	orrs	r3, r1
 800bd12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bd14:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800bd18:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 800bd1c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800bd20:	f04f 0000 	mov.w	r0, #0
 800bd24:	f04f 0100 	mov.w	r1, #0
 800bd28:	0219      	lsls	r1, r3, #8
 800bd2a:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800bd2e:	0210      	lsls	r0, r2, #8
 800bd30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd32:	3304      	adds	r3, #4
 800bd34:	781b      	ldrb	r3, [r3, #0]
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	2200      	movs	r2, #0
 800bd3a:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd3c:	657a      	str	r2, [r7, #84]	@ 0x54
 800bd3e:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800bd42:	4623      	mov	r3, r4
 800bd44:	4303      	orrs	r3, r0
 800bd46:	623b      	str	r3, [r7, #32]
 800bd48:	462b      	mov	r3, r5
 800bd4a:	430b      	orrs	r3, r1
 800bd4c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd4e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800bd52:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 800bd56:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800bd5a:	f04f 0000 	mov.w	r0, #0
 800bd5e:	f04f 0100 	mov.w	r1, #0
 800bd62:	0219      	lsls	r1, r3, #8
 800bd64:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800bd68:	0210      	lsls	r0, r2, #8
 800bd6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bd6c:	3303      	adds	r3, #3
 800bd6e:	781b      	ldrb	r3, [r3, #0]
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	2200      	movs	r2, #0
 800bd74:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd76:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800bd78:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800bd7c:	4623      	mov	r3, r4
 800bd7e:	4303      	orrs	r3, r0
 800bd80:	61bb      	str	r3, [r7, #24]
 800bd82:	462b      	mov	r3, r5
 800bd84:	430b      	orrs	r3, r1
 800bd86:	61fb      	str	r3, [r7, #28]
 800bd88:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800bd8c:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 800bd90:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800bd94:	f04f 0000 	mov.w	r0, #0
 800bd98:	f04f 0100 	mov.w	r1, #0
 800bd9c:	0219      	lsls	r1, r3, #8
 800bd9e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800bda2:	0210      	lsls	r0, r2, #8
 800bda4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bda6:	3302      	adds	r3, #2
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	b2db      	uxtb	r3, r3
 800bdac:	2200      	movs	r2, #0
 800bdae:	643b      	str	r3, [r7, #64]	@ 0x40
 800bdb0:	647a      	str	r2, [r7, #68]	@ 0x44
 800bdb2:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800bdb6:	4623      	mov	r3, r4
 800bdb8:	4303      	orrs	r3, r0
 800bdba:	613b      	str	r3, [r7, #16]
 800bdbc:	462b      	mov	r3, r5
 800bdbe:	430b      	orrs	r3, r1
 800bdc0:	617b      	str	r3, [r7, #20]
 800bdc2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800bdc6:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 800bdca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800bdce:	f04f 0200 	mov.w	r2, #0
 800bdd2:	f04f 0300 	mov.w	r3, #0
 800bdd6:	020b      	lsls	r3, r1, #8
 800bdd8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bddc:	0202      	lsls	r2, r0, #8
 800bdde:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800bde0:	3101      	adds	r1, #1
 800bde2:	7809      	ldrb	r1, [r1, #0]
 800bde4:	b2c9      	uxtb	r1, r1
 800bde6:	2000      	movs	r0, #0
 800bde8:	63b9      	str	r1, [r7, #56]	@ 0x38
 800bdea:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800bdec:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800bdf0:	4621      	mov	r1, r4
 800bdf2:	4311      	orrs	r1, r2
 800bdf4:	60b9      	str	r1, [r7, #8]
 800bdf6:	4629      	mov	r1, r5
 800bdf8:	4319      	orrs	r1, r3
 800bdfa:	60f9      	str	r1, [r7, #12]
 800bdfc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800be00:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 800be04:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800be08:	f04f 0200 	mov.w	r2, #0
 800be0c:	f04f 0300 	mov.w	r3, #0
 800be10:	020b      	lsls	r3, r1, #8
 800be12:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800be16:	0202      	lsls	r2, r0, #8
 800be18:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800be1a:	7809      	ldrb	r1, [r1, #0]
 800be1c:	b2c9      	uxtb	r1, r1
 800be1e:	2000      	movs	r0, #0
 800be20:	6339      	str	r1, [r7, #48]	@ 0x30
 800be22:	6378      	str	r0, [r7, #52]	@ 0x34
 800be24:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800be28:	4621      	mov	r1, r4
 800be2a:	4311      	orrs	r1, r2
 800be2c:	6039      	str	r1, [r7, #0]
 800be2e:	4629      	mov	r1, r5
 800be30:	4319      	orrs	r1, r3
 800be32:	6079      	str	r1, [r7, #4]
 800be34:	e9d7 3400 	ldrd	r3, r4, [r7]
 800be38:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 800be3c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 800be40:	4610      	mov	r0, r2
 800be42:	4619      	mov	r1, r3
 800be44:	3774      	adds	r7, #116	@ 0x74
 800be46:	46bd      	mov	sp, r7
 800be48:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800be4c:	4770      	bx	lr

0800be4e <mem_cmp>:
	} while (--cnt);
}

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800be4e:	b480      	push	{r7}
 800be50:	b089      	sub	sp, #36	@ 0x24
 800be52:	af00      	add	r7, sp, #0
 800be54:	60f8      	str	r0, [r7, #12]
 800be56:	60b9      	str	r1, [r7, #8]
 800be58:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	61fb      	str	r3, [r7, #28]
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800be62:	2300      	movs	r3, #0
 800be64:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800be66:	69fb      	ldr	r3, [r7, #28]
 800be68:	1c5a      	adds	r2, r3, #1
 800be6a:	61fa      	str	r2, [r7, #28]
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	4619      	mov	r1, r3
 800be70:	69bb      	ldr	r3, [r7, #24]
 800be72:	1c5a      	adds	r2, r3, #1
 800be74:	61ba      	str	r2, [r7, #24]
 800be76:	781b      	ldrb	r3, [r3, #0]
 800be78:	1acb      	subs	r3, r1, r3
 800be7a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	3b01      	subs	r3, #1
 800be80:	607b      	str	r3, [r7, #4]
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d002      	beq.n	800be8e <mem_cmp+0x40>
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d0eb      	beq.n	800be66 <mem_cmp+0x18>

	return r;
 800be8e:	697b      	ldr	r3, [r7, #20]
}
 800be90:	4618      	mov	r0, r3
 800be92:	3724      	adds	r7, #36	@ 0x24
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr

0800be9c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b082      	sub	sp, #8
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d009      	beq.n	800bebe <lock_fs+0x22>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	695b      	ldr	r3, [r3, #20]
 800beae:	4618      	mov	r0, r3
 800beb0:	f000 fdc6 	bl	800ca40 <ff_req_grant>
 800beb4:	4603      	mov	r3, r0
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d001      	beq.n	800bebe <lock_fs+0x22>
 800beba:	2301      	movs	r3, #1
 800bebc:	e000      	b.n	800bec0 <lock_fs+0x24>
 800bebe:	2300      	movs	r3, #0
}
 800bec0:	4618      	mov	r0, r3
 800bec2:	3708      	adds	r7, #8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	460b      	mov	r3, r1
 800bed2:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d00d      	beq.n	800bef6 <unlock_fs+0x2e>
 800beda:	78fb      	ldrb	r3, [r7, #3]
 800bedc:	2b0c      	cmp	r3, #12
 800bede:	d00a      	beq.n	800bef6 <unlock_fs+0x2e>
 800bee0:	78fb      	ldrb	r3, [r7, #3]
 800bee2:	2b0b      	cmp	r3, #11
 800bee4:	d007      	beq.n	800bef6 <unlock_fs+0x2e>
 800bee6:	78fb      	ldrb	r3, [r7, #3]
 800bee8:	2b0f      	cmp	r3, #15
 800beea:	d004      	beq.n	800bef6 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	695b      	ldr	r3, [r3, #20]
 800bef0:	4618      	mov	r0, r3
 800bef2:	f000 fdba 	bl	800ca6a <ff_rel_grant>
	}
}
 800bef6:	bf00      	nop
 800bef8:	3708      	adds	r7, #8
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
	...

0800bf00 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b085      	sub	sp, #20
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bf08:	2300      	movs	r3, #0
 800bf0a:	60fb      	str	r3, [r7, #12]
 800bf0c:	e010      	b.n	800bf30 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bf0e:	4a0d      	ldr	r2, [pc, #52]	@ (800bf44 <clear_lock+0x44>)
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	011b      	lsls	r3, r3, #4
 800bf14:	4413      	add	r3, r2
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	687a      	ldr	r2, [r7, #4]
 800bf1a:	429a      	cmp	r2, r3
 800bf1c:	d105      	bne.n	800bf2a <clear_lock+0x2a>
 800bf1e:	4a09      	ldr	r2, [pc, #36]	@ (800bf44 <clear_lock+0x44>)
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	011b      	lsls	r3, r3, #4
 800bf24:	4413      	add	r3, r2
 800bf26:	2200      	movs	r2, #0
 800bf28:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	60fb      	str	r3, [r7, #12]
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	2b01      	cmp	r3, #1
 800bf34:	d9eb      	bls.n	800bf0e <clear_lock+0xe>
	}
}
 800bf36:	bf00      	nop
 800bf38:	bf00      	nop
 800bf3a:	3714      	adds	r7, #20
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf42:	4770      	bx	lr
 800bf44:	20001174 	.word	0x20001174

0800bf48 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b086      	sub	sp, #24
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bf50:	2300      	movs	r3, #0
 800bf52:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	78db      	ldrb	r3, [r3, #3]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d034      	beq.n	800bfc6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf60:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	7858      	ldrb	r0, [r3, #1]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800bf6c:	2301      	movs	r3, #1
 800bf6e:	697a      	ldr	r2, [r7, #20]
 800bf70:	f7ff fe36 	bl	800bbe0 <disk_write>
 800bf74:	4603      	mov	r3, r0
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d002      	beq.n	800bf80 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	73fb      	strb	r3, [r7, #15]
 800bf7e:	e022      	b.n	800bfc6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2200      	movs	r2, #0
 800bf84:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf8a:	697a      	ldr	r2, [r7, #20]
 800bf8c:	1ad2      	subs	r2, r2, r3
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d217      	bcs.n	800bfc6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	789b      	ldrb	r3, [r3, #2]
 800bf9a:	613b      	str	r3, [r7, #16]
 800bf9c:	e010      	b.n	800bfc0 <sync_window+0x78>
					wsect += fs->fsize;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfa2:	697a      	ldr	r2, [r7, #20]
 800bfa4:	4413      	add	r3, r2
 800bfa6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	7858      	ldrb	r0, [r3, #1]
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	697a      	ldr	r2, [r7, #20]
 800bfb6:	f7ff fe13 	bl	800bbe0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	3b01      	subs	r3, #1
 800bfbe:	613b      	str	r3, [r7, #16]
 800bfc0:	693b      	ldr	r3, [r7, #16]
 800bfc2:	2b01      	cmp	r3, #1
 800bfc4:	d8eb      	bhi.n	800bf9e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bfc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	3718      	adds	r7, #24
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bd80      	pop	{r7, pc}

0800bfd0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b084      	sub	sp, #16
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfe2:	683a      	ldr	r2, [r7, #0]
 800bfe4:	429a      	cmp	r2, r3
 800bfe6:	d01b      	beq.n	800c020 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f7ff ffad 	bl	800bf48 <sync_window>
 800bfee:	4603      	mov	r3, r0
 800bff0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bff2:	7bfb      	ldrb	r3, [r7, #15]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d113      	bne.n	800c020 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	7858      	ldrb	r0, [r3, #1]
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800c002:	2301      	movs	r3, #1
 800c004:	683a      	ldr	r2, [r7, #0]
 800c006:	f7ff fdcb 	bl	800bba0 <disk_read>
 800c00a:	4603      	mov	r3, r0
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d004      	beq.n	800c01a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c010:	f04f 33ff 	mov.w	r3, #4294967295
 800c014:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c016:	2301      	movs	r3, #1
 800c018:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	683a      	ldr	r2, [r7, #0]
 800c01e:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
	return res;
 800c020:	7bfb      	ldrb	r3, [r7, #15]
}
 800c022:	4618      	mov	r0, r3
 800c024:	3710      	adds	r7, #16
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}

0800c02a <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c02a:	b480      	push	{r7}
 800c02c:	b083      	sub	sp, #12
 800c02e:	af00      	add	r7, sp, #0
 800c030:	6078      	str	r0, [r7, #4]
 800c032:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	3b02      	subs	r3, #2
 800c038:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6a1b      	ldr	r3, [r3, #32]
 800c03e:	3b02      	subs	r3, #2
 800c040:	683a      	ldr	r2, [r7, #0]
 800c042:	429a      	cmp	r2, r3
 800c044:	d301      	bcc.n	800c04a <clust2sect+0x20>
 800c046:	2300      	movs	r3, #0
 800c048:	e008      	b.n	800c05c <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	895b      	ldrh	r3, [r3, #10]
 800c04e:	461a      	mov	r2, r3
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	fb03 f202 	mul.w	r2, r3, r2
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c05a:	4413      	add	r3, r2
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	370c      	adds	r7, #12
 800c060:	46bd      	mov	sp, r7
 800c062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c066:	4770      	bx	lr

0800c068 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c068:	b480      	push	{r7}
 800c06a:	b087      	sub	sp, #28
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c070:	f04f 33ff 	mov.w	r3, #4294967295
 800c074:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d031      	beq.n	800c0e2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	617b      	str	r3, [r7, #20]
 800c084:	e002      	b.n	800c08c <get_ldnumber+0x24>
 800c086:	697b      	ldr	r3, [r7, #20]
 800c088:	3301      	adds	r3, #1
 800c08a:	617b      	str	r3, [r7, #20]
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	781b      	ldrb	r3, [r3, #0]
 800c090:	2b1f      	cmp	r3, #31
 800c092:	d903      	bls.n	800c09c <get_ldnumber+0x34>
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	781b      	ldrb	r3, [r3, #0]
 800c098:	2b3a      	cmp	r3, #58	@ 0x3a
 800c09a:	d1f4      	bne.n	800c086 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	2b3a      	cmp	r3, #58	@ 0x3a
 800c0a2:	d11c      	bne.n	800c0de <get_ldnumber+0x76>
			tp = *path;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	1c5a      	adds	r2, r3, #1
 800c0ae:	60fa      	str	r2, [r7, #12]
 800c0b0:	781b      	ldrb	r3, [r3, #0]
 800c0b2:	3b30      	subs	r3, #48	@ 0x30
 800c0b4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	2b09      	cmp	r3, #9
 800c0ba:	d80e      	bhi.n	800c0da <get_ldnumber+0x72>
 800c0bc:	68fa      	ldr	r2, [r7, #12]
 800c0be:	697b      	ldr	r3, [r7, #20]
 800c0c0:	429a      	cmp	r2, r3
 800c0c2:	d10a      	bne.n	800c0da <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d107      	bne.n	800c0da <get_ldnumber+0x72>
					vol = (int)i;
 800c0ca:	68bb      	ldr	r3, [r7, #8]
 800c0cc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	617b      	str	r3, [r7, #20]
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	697a      	ldr	r2, [r7, #20]
 800c0d8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c0da:	693b      	ldr	r3, [r7, #16]
 800c0dc:	e002      	b.n	800c0e4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c0de:	2300      	movs	r3, #0
 800c0e0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c0e2:	693b      	ldr	r3, [r7, #16]
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	371c      	adds	r7, #28
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ee:	4770      	bx	lr

0800c0f0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b082      	sub	sp, #8
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
 800c0f8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	70da      	strb	r2, [r3, #3]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f04f 32ff 	mov.w	r2, #4294967295
 800c106:	639a      	str	r2, [r3, #56]	@ 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c108:	6839      	ldr	r1, [r7, #0]
 800c10a:	6878      	ldr	r0, [r7, #4]
 800c10c:	f7ff ff60 	bl	800bfd0 <move_window>
 800c110:	4603      	mov	r3, r0
 800c112:	2b00      	cmp	r3, #0
 800c114:	d001      	beq.n	800c11a <check_fs+0x2a>
 800c116:	2304      	movs	r3, #4
 800c118:	e044      	b.n	800c1a4 <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	333c      	adds	r3, #60	@ 0x3c
 800c11e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c122:	4618      	mov	r0, r3
 800c124:	f7ff fd7c 	bl	800bc20 <ld_word>
 800c128:	4603      	mov	r3, r0
 800c12a:	461a      	mov	r2, r3
 800c12c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c130:	429a      	cmp	r2, r3
 800c132:	d001      	beq.n	800c138 <check_fs+0x48>
 800c134:	2303      	movs	r3, #3
 800c136:	e035      	b.n	800c1a4 <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c13e:	2be9      	cmp	r3, #233	@ 0xe9
 800c140:	d009      	beq.n	800c156 <check_fs+0x66>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c148:	2beb      	cmp	r3, #235	@ 0xeb
 800c14a:	d11e      	bne.n	800c18a <check_fs+0x9a>
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c152:	2b90      	cmp	r3, #144	@ 0x90
 800c154:	d119      	bne.n	800c18a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	333c      	adds	r3, #60	@ 0x3c
 800c15a:	3336      	adds	r3, #54	@ 0x36
 800c15c:	4618      	mov	r0, r3
 800c15e:	f7ff fd78 	bl	800bc52 <ld_dword>
 800c162:	4603      	mov	r3, r0
 800c164:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c168:	4a10      	ldr	r2, [pc, #64]	@ (800c1ac <check_fs+0xbc>)
 800c16a:	4293      	cmp	r3, r2
 800c16c:	d101      	bne.n	800c172 <check_fs+0x82>
 800c16e:	2300      	movs	r3, #0
 800c170:	e018      	b.n	800c1a4 <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	333c      	adds	r3, #60	@ 0x3c
 800c176:	3352      	adds	r3, #82	@ 0x52
 800c178:	4618      	mov	r0, r3
 800c17a:	f7ff fd6a 	bl	800bc52 <ld_dword>
 800c17e:	4603      	mov	r3, r0
 800c180:	4a0b      	ldr	r2, [pc, #44]	@ (800c1b0 <check_fs+0xc0>)
 800c182:	4293      	cmp	r3, r2
 800c184:	d101      	bne.n	800c18a <check_fs+0x9a>
 800c186:	2300      	movs	r3, #0
 800c188:	e00c      	b.n	800c1a4 <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	333c      	adds	r3, #60	@ 0x3c
 800c18e:	220b      	movs	r2, #11
 800c190:	4908      	ldr	r1, [pc, #32]	@ (800c1b4 <check_fs+0xc4>)
 800c192:	4618      	mov	r0, r3
 800c194:	f7ff fe5b 	bl	800be4e <mem_cmp>
 800c198:	4603      	mov	r3, r0
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d101      	bne.n	800c1a2 <check_fs+0xb2>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e000      	b.n	800c1a4 <check_fs+0xb4>
#endif
	return 2;
 800c1a2:	2302      	movs	r3, #2
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	3708      	adds	r7, #8
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}
 800c1ac:	00544146 	.word	0x00544146
 800c1b0:	33544146 	.word	0x33544146
 800c1b4:	08013630 	.word	0x08013630

0800c1b8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c1b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c1bc:	b09c      	sub	sp, #112	@ 0x70
 800c1be:	af00      	add	r7, sp, #0
 800c1c0:	61f8      	str	r0, [r7, #28]
 800c1c2:	61b9      	str	r1, [r7, #24]
 800c1c4:	4613      	mov	r3, r2
 800c1c6:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c1c8:	69bb      	ldr	r3, [r7, #24]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c1ce:	69f8      	ldr	r0, [r7, #28]
 800c1d0:	f7ff ff4a 	bl	800c068 <get_ldnumber>
 800c1d4:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 800c1d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	da01      	bge.n	800c1e0 <find_volume+0x28>
 800c1dc:	230b      	movs	r3, #11
 800c1de:	e339      	b.n	800c854 <find_volume+0x69c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c1e0:	4a9d      	ldr	r2, [pc, #628]	@ (800c458 <find_volume+0x2a0>)
 800c1e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1e8:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c1ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d101      	bne.n	800c1f4 <find_volume+0x3c>
 800c1f0:	230c      	movs	r3, #12
 800c1f2:	e32f      	b.n	800c854 <find_volume+0x69c>

	ENTER_FF(fs);						/* Lock the volume */
 800c1f4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c1f6:	f7ff fe51 	bl	800be9c <lock_fs>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d101      	bne.n	800c204 <find_volume+0x4c>
 800c200:	230f      	movs	r3, #15
 800c202:	e327      	b.n	800c854 <find_volume+0x69c>
	*rfs = fs;							/* Return pointer to the file system object */
 800c204:	69bb      	ldr	r3, [r7, #24]
 800c206:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c208:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c20a:	7dfb      	ldrb	r3, [r7, #23]
 800c20c:	f023 0301 	bic.w	r3, r3, #1
 800c210:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c212:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c214:	781b      	ldrb	r3, [r3, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d01a      	beq.n	800c250 <find_volume+0x98>
		stat = disk_status(fs->drv);
 800c21a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c21c:	785b      	ldrb	r3, [r3, #1]
 800c21e:	4618      	mov	r0, r3
 800c220:	f7ff fc7c 	bl	800bb1c <disk_status>
 800c224:	4603      	mov	r3, r0
 800c226:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c22a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c22e:	f003 0301 	and.w	r3, r3, #1
 800c232:	2b00      	cmp	r3, #0
 800c234:	d10c      	bne.n	800c250 <find_volume+0x98>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c236:	7dfb      	ldrb	r3, [r7, #23]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d007      	beq.n	800c24c <find_volume+0x94>
 800c23c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c240:	f003 0304 	and.w	r3, r3, #4
 800c244:	2b00      	cmp	r3, #0
 800c246:	d001      	beq.n	800c24c <find_volume+0x94>
				return FR_WRITE_PROTECTED;
 800c248:	230a      	movs	r3, #10
 800c24a:	e303      	b.n	800c854 <find_volume+0x69c>
			}
			return FR_OK;				/* The file system object is valid */
 800c24c:	2300      	movs	r3, #0
 800c24e:	e301      	b.n	800c854 <find_volume+0x69c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c252:	2200      	movs	r2, #0
 800c254:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c256:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c258:	b2da      	uxtb	r2, r3
 800c25a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c25c:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c25e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c260:	785b      	ldrb	r3, [r3, #1]
 800c262:	4618      	mov	r0, r3
 800c264:	f7ff fc74 	bl	800bb50 <disk_initialize>
 800c268:	4603      	mov	r3, r0
 800c26a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c26e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c272:	f003 0301 	and.w	r3, r3, #1
 800c276:	2b00      	cmp	r3, #0
 800c278:	d001      	beq.n	800c27e <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c27a:	2303      	movs	r3, #3
 800c27c:	e2ea      	b.n	800c854 <find_volume+0x69c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c27e:	7dfb      	ldrb	r3, [r7, #23]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d007      	beq.n	800c294 <find_volume+0xdc>
 800c284:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c288:	f003 0304 	and.w	r3, r3, #4
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d001      	beq.n	800c294 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 800c290:	230a      	movs	r3, #10
 800c292:	e2df      	b.n	800c854 <find_volume+0x69c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c294:	2300      	movs	r3, #0
 800c296:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c298:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c29a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c29c:	f7ff ff28 	bl	800c0f0 <check_fs>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c2a6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c2aa:	2b02      	cmp	r3, #2
 800c2ac:	d14d      	bne.n	800c34a <find_volume+0x192>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c2b2:	e020      	b.n	800c2f6 <find_volume+0x13e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c2b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2b6:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800c2ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2bc:	011b      	lsls	r3, r3, #4
 800c2be:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c2c2:	4413      	add	r3, r2
 800c2c4:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c2c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2c8:	3304      	adds	r3, #4
 800c2ca:	781b      	ldrb	r3, [r3, #0]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d006      	beq.n	800c2de <find_volume+0x126>
 800c2d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2d2:	3308      	adds	r3, #8
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	f7ff fcbc 	bl	800bc52 <ld_dword>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	e000      	b.n	800c2e0 <find_volume+0x128>
 800c2de:	2200      	movs	r2, #0
 800c2e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2e2:	009b      	lsls	r3, r3, #2
 800c2e4:	3360      	adds	r3, #96	@ 0x60
 800c2e6:	f107 0110 	add.w	r1, r7, #16
 800c2ea:	440b      	add	r3, r1
 800c2ec:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c2f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2f2:	3301      	adds	r3, #1
 800c2f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c2f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2f8:	2b03      	cmp	r3, #3
 800c2fa:	d9db      	bls.n	800c2b4 <find_volume+0xfc>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 800c300:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c302:	2b00      	cmp	r3, #0
 800c304:	d002      	beq.n	800c30c <find_volume+0x154>
 800c306:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c308:	3b01      	subs	r3, #1
 800c30a:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c30c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c30e:	009b      	lsls	r3, r3, #2
 800c310:	3360      	adds	r3, #96	@ 0x60
 800c312:	f107 0210 	add.w	r2, r7, #16
 800c316:	4413      	add	r3, r2
 800c318:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800c31c:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c31e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c320:	2b00      	cmp	r3, #0
 800c322:	d005      	beq.n	800c330 <find_volume+0x178>
 800c324:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c326:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c328:	f7ff fee2 	bl	800c0f0 <check_fs>
 800c32c:	4603      	mov	r3, r0
 800c32e:	e000      	b.n	800c332 <find_volume+0x17a>
 800c330:	2303      	movs	r3, #3
 800c332:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c336:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c33a:	2b01      	cmp	r3, #1
 800c33c:	d905      	bls.n	800c34a <find_volume+0x192>
 800c33e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c340:	3301      	adds	r3, #1
 800c342:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c344:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c346:	2b03      	cmp	r3, #3
 800c348:	d9e0      	bls.n	800c30c <find_volume+0x154>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c34a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c34e:	2b04      	cmp	r3, #4
 800c350:	d101      	bne.n	800c356 <find_volume+0x19e>
 800c352:	2301      	movs	r3, #1
 800c354:	e27e      	b.n	800c854 <find_volume+0x69c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c356:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c35a:	2b01      	cmp	r3, #1
 800c35c:	d901      	bls.n	800c362 <find_volume+0x1aa>
 800c35e:	230d      	movs	r3, #13
 800c360:	e278      	b.n	800c854 <find_volume+0x69c>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 800c362:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c366:	2b01      	cmp	r3, #1
 800c368:	f040 80fa 	bne.w	800c560 <find_volume+0x3a8>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800c36c:	230b      	movs	r3, #11
 800c36e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c370:	e002      	b.n	800c378 <find_volume+0x1c0>
 800c372:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c374:	3301      	adds	r3, #1
 800c376:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c378:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c37a:	2b3f      	cmp	r3, #63	@ 0x3f
 800c37c:	d806      	bhi.n	800c38c <find_volume+0x1d4>
 800c37e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c380:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c382:	4413      	add	r3, r2
 800c384:	333c      	adds	r3, #60	@ 0x3c
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d0f2      	beq.n	800c372 <find_volume+0x1ba>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800c38c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c38e:	2b3f      	cmp	r3, #63	@ 0x3f
 800c390:	d801      	bhi.n	800c396 <find_volume+0x1de>
 800c392:	230d      	movs	r3, #13
 800c394:	e25e      	b.n	800c854 <find_volume+0x69c>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800c396:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c398:	333c      	adds	r3, #60	@ 0x3c
 800c39a:	3368      	adds	r3, #104	@ 0x68
 800c39c:	4618      	mov	r0, r3
 800c39e:	f7ff fc3f 	bl	800bc20 <ld_word>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3a8:	d001      	beq.n	800c3ae <find_volume+0x1f6>
 800c3aa:	230d      	movs	r3, #13
 800c3ac:	e252      	b.n	800c854 <find_volume+0x69c>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800c3ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3b0:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800c3b4:	2b09      	cmp	r3, #9
 800c3b6:	d001      	beq.n	800c3bc <find_volume+0x204>
			return FR_NO_FILESYSTEM;
 800c3b8:	230d      	movs	r3, #13
 800c3ba:	e24b      	b.n	800c854 <find_volume+0x69c>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 800c3bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3be:	333c      	adds	r3, #60	@ 0x3c
 800c3c0:	3348      	adds	r3, #72	@ 0x48
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7ff fc68 	bl	800bc98 <ld_qword>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c3ce:	2000      	movs	r0, #0
 800c3d0:	60b9      	str	r1, [r7, #8]
 800c3d2:	60f8      	str	r0, [r7, #12]
 800c3d4:	68b9      	ldr	r1, [r7, #8]
 800c3d6:	1851      	adds	r1, r2, r1
 800c3d8:	6039      	str	r1, [r7, #0]
 800c3da:	68f9      	ldr	r1, [r7, #12]
 800c3dc:	eb43 0101 	adc.w	r1, r3, r1
 800c3e0:	6079      	str	r1, [r7, #4]
 800c3e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3e6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800c3ea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800c3ee:	2b01      	cmp	r3, #1
 800c3f0:	d301      	bcc.n	800c3f6 <find_volume+0x23e>
 800c3f2:	230d      	movs	r3, #13
 800c3f4:	e22e      	b.n	800c854 <find_volume+0x69c>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800c3f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3f8:	333c      	adds	r3, #60	@ 0x3c
 800c3fa:	3354      	adds	r3, #84	@ 0x54
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f7ff fc28 	bl	800bc52 <ld_dword>
 800c402:	4602      	mov	r2, r0
 800c404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c406:	625a      	str	r2, [r3, #36]	@ 0x24

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800c408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c40a:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 800c40e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c410:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800c412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c414:	789b      	ldrb	r3, [r3, #2]
 800c416:	2b01      	cmp	r3, #1
 800c418:	d001      	beq.n	800c41e <find_volume+0x266>
 800c41a:	230d      	movs	r3, #13
 800c41c:	e21a      	b.n	800c854 <find_volume+0x69c>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800c41e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c420:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800c424:	461a      	mov	r2, r3
 800c426:	2301      	movs	r3, #1
 800c428:	4093      	lsls	r3, r2
 800c42a:	b29a      	uxth	r2, r3
 800c42c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c42e:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 800c430:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c432:	895b      	ldrh	r3, [r3, #10]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d101      	bne.n	800c43c <find_volume+0x284>
 800c438:	230d      	movs	r3, #13
 800c43a:	e20b      	b.n	800c854 <find_volume+0x69c>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800c43c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c43e:	333c      	adds	r3, #60	@ 0x3c
 800c440:	335c      	adds	r3, #92	@ 0x5c
 800c442:	4618      	mov	r0, r3
 800c444:	f7ff fc05 	bl	800bc52 <ld_dword>
 800c448:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800c44a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c44c:	4a03      	ldr	r2, [pc, #12]	@ (800c45c <find_volume+0x2a4>)
 800c44e:	4293      	cmp	r3, r2
 800c450:	d906      	bls.n	800c460 <find_volume+0x2a8>
 800c452:	230d      	movs	r3, #13
 800c454:	e1fe      	b.n	800c854 <find_volume+0x69c>
 800c456:	bf00      	nop
 800c458:	2000116c 	.word	0x2000116c
 800c45c:	7ffffffd 	.word	0x7ffffffd
		fs->n_fatent = nclst + 2;
 800c460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c462:	1c9a      	adds	r2, r3, #2
 800c464:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c466:	621a      	str	r2, [r3, #32]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800c468:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c46a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c46c:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800c46e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c470:	333c      	adds	r3, #60	@ 0x3c
 800c472:	3358      	adds	r3, #88	@ 0x58
 800c474:	4618      	mov	r0, r3
 800c476:	f7ff fbec 	bl	800bc52 <ld_dword>
 800c47a:	4602      	mov	r2, r0
 800c47c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c47e:	441a      	add	r2, r3
 800c480:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c482:	635a      	str	r2, [r3, #52]	@ 0x34
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800c484:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c486:	333c      	adds	r3, #60	@ 0x3c
 800c488:	3350      	adds	r3, #80	@ 0x50
 800c48a:	4618      	mov	r0, r3
 800c48c:	f7ff fbe1 	bl	800bc52 <ld_dword>
 800c490:	4602      	mov	r2, r0
 800c492:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c494:	441a      	add	r2, r3
 800c496:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c498:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800c49a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c49c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c49e:	2200      	movs	r2, #0
 800c4a0:	469a      	mov	sl, r3
 800c4a2:	4693      	mov	fp, r2
 800c4a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4a6:	895b      	ldrh	r3, [r3, #10]
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4ac:	fb02 f303 	mul.w	r3, r2, r3
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	4698      	mov	r8, r3
 800c4b4:	4691      	mov	r9, r2
 800c4b6:	eb1a 0408 	adds.w	r4, sl, r8
 800c4ba:	eb4b 0509 	adc.w	r5, fp, r9
 800c4be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800c4c2:	42a2      	cmp	r2, r4
 800c4c4:	41ab      	sbcs	r3, r5
 800c4c6:	d201      	bcs.n	800c4cc <find_volume+0x314>
 800c4c8:	230d      	movs	r3, #13
 800c4ca:	e1c3      	b.n	800c854 <find_volume+0x69c>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800c4cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4ce:	333c      	adds	r3, #60	@ 0x3c
 800c4d0:	3360      	adds	r3, #96	@ 0x60
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f7ff fbbd 	bl	800bc52 <ld_dword>
 800c4d8:	4602      	mov	r2, r0
 800c4da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4dc:	631a      	str	r2, [r3, #48]	@ 0x30

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800c4de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c4e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c4e6:	f7ff fda0 	bl	800c02a <clust2sect>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	4619      	mov	r1, r3
 800c4ee:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c4f0:	f7ff fd6e 	bl	800bfd0 <move_window>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d001      	beq.n	800c4fe <find_volume+0x346>
 800c4fa:	2301      	movs	r3, #1
 800c4fc:	e1aa      	b.n	800c854 <find_volume+0x69c>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800c4fe:	2300      	movs	r3, #0
 800c500:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c502:	e015      	b.n	800c530 <find_volume+0x378>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800c504:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c506:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c508:	4413      	add	r3, r2
 800c50a:	333c      	adds	r3, #60	@ 0x3c
 800c50c:	781b      	ldrb	r3, [r3, #0]
 800c50e:	2b81      	cmp	r3, #129	@ 0x81
 800c510:	d10b      	bne.n	800c52a <find_volume+0x372>
 800c512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c514:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800c518:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c51a:	3314      	adds	r3, #20
 800c51c:	4413      	add	r3, r2
 800c51e:	4618      	mov	r0, r3
 800c520:	f7ff fb97 	bl	800bc52 <ld_dword>
 800c524:	4603      	mov	r3, r0
 800c526:	2b02      	cmp	r3, #2
 800c528:	d007      	beq.n	800c53a <find_volume+0x382>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800c52a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c52c:	3320      	adds	r3, #32
 800c52e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c530:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c532:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c536:	d3e5      	bcc.n	800c504 <find_volume+0x34c>
 800c538:	e000      	b.n	800c53c <find_volume+0x384>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800c53a:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800c53c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c53e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c542:	d101      	bne.n	800c548 <find_volume+0x390>
 800c544:	230d      	movs	r3, #13
 800c546:	e185      	b.n	800c854 <find_volume+0x69c>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c548:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c54a:	f04f 32ff 	mov.w	r2, #4294967295
 800c54e:	61da      	str	r2, [r3, #28]
 800c550:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c552:	69da      	ldr	r2, [r3, #28]
 800c554:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c556:	619a      	str	r2, [r3, #24]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800c558:	2304      	movs	r3, #4
 800c55a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800c55e:	e167      	b.n	800c830 <find_volume+0x678>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c560:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c562:	333c      	adds	r3, #60	@ 0x3c
 800c564:	330b      	adds	r3, #11
 800c566:	4618      	mov	r0, r3
 800c568:	f7ff fb5a 	bl	800bc20 <ld_word>
 800c56c:	4603      	mov	r3, r0
 800c56e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c572:	d001      	beq.n	800c578 <find_volume+0x3c0>
 800c574:	230d      	movs	r3, #13
 800c576:	e16d      	b.n	800c854 <find_volume+0x69c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c578:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c57a:	333c      	adds	r3, #60	@ 0x3c
 800c57c:	3316      	adds	r3, #22
 800c57e:	4618      	mov	r0, r3
 800c580:	f7ff fb4e 	bl	800bc20 <ld_word>
 800c584:	4603      	mov	r3, r0
 800c586:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d106      	bne.n	800c59c <find_volume+0x3e4>
 800c58e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c590:	333c      	adds	r3, #60	@ 0x3c
 800c592:	3324      	adds	r3, #36	@ 0x24
 800c594:	4618      	mov	r0, r3
 800c596:	f7ff fb5c 	bl	800bc52 <ld_dword>
 800c59a:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 800c59c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c59e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c5a0:	625a      	str	r2, [r3, #36]	@ 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c5a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5a4:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
 800c5a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5aa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c5ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5ae:	789b      	ldrb	r3, [r3, #2]
 800c5b0:	2b01      	cmp	r3, #1
 800c5b2:	d005      	beq.n	800c5c0 <find_volume+0x408>
 800c5b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5b6:	789b      	ldrb	r3, [r3, #2]
 800c5b8:	2b02      	cmp	r3, #2
 800c5ba:	d001      	beq.n	800c5c0 <find_volume+0x408>
 800c5bc:	230d      	movs	r3, #13
 800c5be:	e149      	b.n	800c854 <find_volume+0x69c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c5c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5c2:	789b      	ldrb	r3, [r3, #2]
 800c5c4:	461a      	mov	r2, r3
 800c5c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5c8:	fb02 f303 	mul.w	r3, r2, r3
 800c5cc:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c5ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5d0:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800c5d4:	461a      	mov	r2, r3
 800c5d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5d8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c5da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5dc:	895b      	ldrh	r3, [r3, #10]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d008      	beq.n	800c5f4 <find_volume+0x43c>
 800c5e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5e4:	895b      	ldrh	r3, [r3, #10]
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5ea:	895b      	ldrh	r3, [r3, #10]
 800c5ec:	3b01      	subs	r3, #1
 800c5ee:	4013      	ands	r3, r2
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d001      	beq.n	800c5f8 <find_volume+0x440>
 800c5f4:	230d      	movs	r3, #13
 800c5f6:	e12d      	b.n	800c854 <find_volume+0x69c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c5f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5fa:	333c      	adds	r3, #60	@ 0x3c
 800c5fc:	3311      	adds	r3, #17
 800c5fe:	4618      	mov	r0, r3
 800c600:	f7ff fb0e 	bl	800bc20 <ld_word>
 800c604:	4603      	mov	r3, r0
 800c606:	461a      	mov	r2, r3
 800c608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c60a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c60c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c60e:	891b      	ldrh	r3, [r3, #8]
 800c610:	f003 030f 	and.w	r3, r3, #15
 800c614:	b29b      	uxth	r3, r3
 800c616:	2b00      	cmp	r3, #0
 800c618:	d001      	beq.n	800c61e <find_volume+0x466>
 800c61a:	230d      	movs	r3, #13
 800c61c:	e11a      	b.n	800c854 <find_volume+0x69c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c61e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c620:	333c      	adds	r3, #60	@ 0x3c
 800c622:	3313      	adds	r3, #19
 800c624:	4618      	mov	r0, r3
 800c626:	f7ff fafb 	bl	800bc20 <ld_word>
 800c62a:	4603      	mov	r3, r0
 800c62c:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c62e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c630:	2b00      	cmp	r3, #0
 800c632:	d106      	bne.n	800c642 <find_volume+0x48a>
 800c634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c636:	333c      	adds	r3, #60	@ 0x3c
 800c638:	3320      	adds	r3, #32
 800c63a:	4618      	mov	r0, r3
 800c63c:	f7ff fb09 	bl	800bc52 <ld_dword>
 800c640:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c642:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c644:	333c      	adds	r3, #60	@ 0x3c
 800c646:	330e      	adds	r3, #14
 800c648:	4618      	mov	r0, r3
 800c64a:	f7ff fae9 	bl	800bc20 <ld_word>
 800c64e:	4603      	mov	r3, r0
 800c650:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c654:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d101      	bne.n	800c660 <find_volume+0x4a8>
 800c65c:	230d      	movs	r3, #13
 800c65e:	e0f9      	b.n	800c854 <find_volume+0x69c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c660:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c664:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c666:	4413      	add	r3, r2
 800c668:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c66a:	8912      	ldrh	r2, [r2, #8]
 800c66c:	0912      	lsrs	r2, r2, #4
 800c66e:	b292      	uxth	r2, r2
 800c670:	4413      	add	r3, r2
 800c672:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c674:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c678:	429a      	cmp	r2, r3
 800c67a:	d201      	bcs.n	800c680 <find_volume+0x4c8>
 800c67c:	230d      	movs	r3, #13
 800c67e:	e0e9      	b.n	800c854 <find_volume+0x69c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c680:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c684:	1ad3      	subs	r3, r2, r3
 800c686:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c688:	8952      	ldrh	r2, [r2, #10]
 800c68a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c692:	2b00      	cmp	r3, #0
 800c694:	d101      	bne.n	800c69a <find_volume+0x4e2>
 800c696:	230d      	movs	r3, #13
 800c698:	e0dc      	b.n	800c854 <find_volume+0x69c>
		fmt = FS_FAT32;
 800c69a:	2303      	movs	r3, #3
 800c69c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c6a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6a2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	d802      	bhi.n	800c6b0 <find_volume+0x4f8>
 800c6aa:	2302      	movs	r3, #2
 800c6ac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c6b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6b2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d802      	bhi.n	800c6c0 <find_volume+0x508>
 800c6ba:	2301      	movs	r3, #1
 800c6bc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c6c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6c2:	1c9a      	adds	r2, r3, #2
 800c6c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6c6:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 800c6c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6ca:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c6cc:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c6ce:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c6d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c6d4:	441a      	add	r2, r3
 800c6d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6d8:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800c6da:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c6dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6de:	441a      	add	r2, r3
 800c6e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6e2:	635a      	str	r2, [r3, #52]	@ 0x34
		if (fmt == FS_FAT32) {
 800c6e4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c6e8:	2b03      	cmp	r3, #3
 800c6ea:	d11e      	bne.n	800c72a <find_volume+0x572>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c6ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6ee:	333c      	adds	r3, #60	@ 0x3c
 800c6f0:	332a      	adds	r3, #42	@ 0x2a
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f7ff fa94 	bl	800bc20 <ld_word>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d001      	beq.n	800c702 <find_volume+0x54a>
 800c6fe:	230d      	movs	r3, #13
 800c700:	e0a8      	b.n	800c854 <find_volume+0x69c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c702:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c704:	891b      	ldrh	r3, [r3, #8]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d001      	beq.n	800c70e <find_volume+0x556>
 800c70a:	230d      	movs	r3, #13
 800c70c:	e0a2      	b.n	800c854 <find_volume+0x69c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c70e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c710:	333c      	adds	r3, #60	@ 0x3c
 800c712:	332c      	adds	r3, #44	@ 0x2c
 800c714:	4618      	mov	r0, r3
 800c716:	f7ff fa9c 	bl	800bc52 <ld_dword>
 800c71a:	4602      	mov	r2, r0
 800c71c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c71e:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c720:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c722:	6a1b      	ldr	r3, [r3, #32]
 800c724:	009b      	lsls	r3, r3, #2
 800c726:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c728:	e01f      	b.n	800c76a <find_volume+0x5b2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c72a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c72c:	891b      	ldrh	r3, [r3, #8]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d101      	bne.n	800c736 <find_volume+0x57e>
 800c732:	230d      	movs	r3, #13
 800c734:	e08e      	b.n	800c854 <find_volume+0x69c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c736:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c73a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c73c:	441a      	add	r2, r3
 800c73e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c740:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c742:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c746:	2b02      	cmp	r3, #2
 800c748:	d103      	bne.n	800c752 <find_volume+0x59a>
 800c74a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c74c:	6a1b      	ldr	r3, [r3, #32]
 800c74e:	005b      	lsls	r3, r3, #1
 800c750:	e00a      	b.n	800c768 <find_volume+0x5b0>
 800c752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c754:	6a1a      	ldr	r2, [r3, #32]
 800c756:	4613      	mov	r3, r2
 800c758:	005b      	lsls	r3, r3, #1
 800c75a:	4413      	add	r3, r2
 800c75c:	085a      	lsrs	r2, r3, #1
 800c75e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c760:	6a1b      	ldr	r3, [r3, #32]
 800c762:	f003 0301 	and.w	r3, r3, #1
 800c766:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c768:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c76a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c76c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c76e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c770:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c774:	0a5b      	lsrs	r3, r3, #9
 800c776:	429a      	cmp	r2, r3
 800c778:	d201      	bcs.n	800c77e <find_volume+0x5c6>
 800c77a:	230d      	movs	r3, #13
 800c77c:	e06a      	b.n	800c854 <find_volume+0x69c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c77e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c780:	f04f 32ff 	mov.w	r2, #4294967295
 800c784:	61da      	str	r2, [r3, #28]
 800c786:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c788:	69da      	ldr	r2, [r3, #28]
 800c78a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c78c:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 800c78e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c790:	2280      	movs	r2, #128	@ 0x80
 800c792:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c794:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c798:	2b03      	cmp	r3, #3
 800c79a:	d149      	bne.n	800c830 <find_volume+0x678>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c79c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c79e:	333c      	adds	r3, #60	@ 0x3c
 800c7a0:	3330      	adds	r3, #48	@ 0x30
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7ff fa3c 	bl	800bc20 <ld_word>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	2b01      	cmp	r3, #1
 800c7ac:	d140      	bne.n	800c830 <find_volume+0x678>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c7ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c7b6:	f7ff fc0b 	bl	800bfd0 <move_window>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d137      	bne.n	800c830 <find_volume+0x678>
		{
			fs->fsi_flag = 0;
 800c7c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c7c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7c8:	333c      	adds	r3, #60	@ 0x3c
 800c7ca:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7ff fa26 	bl	800bc20 <ld_word>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	461a      	mov	r2, r3
 800c7d8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c7dc:	429a      	cmp	r2, r3
 800c7de:	d127      	bne.n	800c830 <find_volume+0x678>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c7e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7e2:	333c      	adds	r3, #60	@ 0x3c
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f7ff fa34 	bl	800bc52 <ld_dword>
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	4a1c      	ldr	r2, [pc, #112]	@ (800c860 <find_volume+0x6a8>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d11e      	bne.n	800c830 <find_volume+0x678>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c7f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7f4:	333c      	adds	r3, #60	@ 0x3c
 800c7f6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f7ff fa29 	bl	800bc52 <ld_dword>
 800c800:	4603      	mov	r3, r0
 800c802:	4a18      	ldr	r2, [pc, #96]	@ (800c864 <find_volume+0x6ac>)
 800c804:	4293      	cmp	r3, r2
 800c806:	d113      	bne.n	800c830 <find_volume+0x678>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c808:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c80a:	333c      	adds	r3, #60	@ 0x3c
 800c80c:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c810:	4618      	mov	r0, r3
 800c812:	f7ff fa1e 	bl	800bc52 <ld_dword>
 800c816:	4602      	mov	r2, r0
 800c818:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c81a:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c81c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c81e:	333c      	adds	r3, #60	@ 0x3c
 800c820:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c824:	4618      	mov	r0, r3
 800c826:	f7ff fa14 	bl	800bc52 <ld_dword>
 800c82a:	4602      	mov	r2, r0
 800c82c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c82e:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c830:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c832:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800c836:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c838:	4b0b      	ldr	r3, [pc, #44]	@ (800c868 <find_volume+0x6b0>)
 800c83a:	881b      	ldrh	r3, [r3, #0]
 800c83c:	3301      	adds	r3, #1
 800c83e:	b29a      	uxth	r2, r3
 800c840:	4b09      	ldr	r3, [pc, #36]	@ (800c868 <find_volume+0x6b0>)
 800c842:	801a      	strh	r2, [r3, #0]
 800c844:	4b08      	ldr	r3, [pc, #32]	@ (800c868 <find_volume+0x6b0>)
 800c846:	881a      	ldrh	r2, [r3, #0]
 800c848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c84a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c84c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c84e:	f7ff fb57 	bl	800bf00 <clear_lock>
#endif
	return FR_OK;
 800c852:	2300      	movs	r3, #0
}
 800c854:	4618      	mov	r0, r3
 800c856:	3770      	adds	r7, #112	@ 0x70
 800c858:	46bd      	mov	sp, r7
 800c85a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c85e:	bf00      	nop
 800c860:	41615252 	.word	0x41615252
 800c864:	61417272 	.word	0x61417272
 800c868:	20001170 	.word	0x20001170

0800c86c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b088      	sub	sp, #32
 800c870:	af00      	add	r7, sp, #0
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	60b9      	str	r1, [r7, #8]
 800c876:	4613      	mov	r3, r2
 800c878:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c87e:	f107 0310 	add.w	r3, r7, #16
 800c882:	4618      	mov	r0, r3
 800c884:	f7ff fbf0 	bl	800c068 <get_ldnumber>
 800c888:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c88a:	69fb      	ldr	r3, [r7, #28]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	da01      	bge.n	800c894 <f_mount+0x28>
 800c890:	230b      	movs	r3, #11
 800c892:	e048      	b.n	800c926 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c894:	4a26      	ldr	r2, [pc, #152]	@ (800c930 <f_mount+0xc4>)
 800c896:	69fb      	ldr	r3, [r7, #28]
 800c898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c89c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c89e:	69bb      	ldr	r3, [r7, #24]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d00f      	beq.n	800c8c4 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c8a4:	69b8      	ldr	r0, [r7, #24]
 800c8a6:	f7ff fb2b 	bl	800bf00 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800c8aa:	69bb      	ldr	r3, [r7, #24]
 800c8ac:	695b      	ldr	r3, [r3, #20]
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f000 f8ba 	bl	800ca28 <ff_del_syncobj>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d101      	bne.n	800c8be <f_mount+0x52>
 800c8ba:	2302      	movs	r3, #2
 800c8bc:	e033      	b.n	800c926 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c8be:	69bb      	ldr	r3, [r7, #24]
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d00f      	beq.n	800c8ea <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800c8d0:	69fb      	ldr	r3, [r7, #28]
 800c8d2:	b2da      	uxtb	r2, r3
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	3314      	adds	r3, #20
 800c8d8:	4619      	mov	r1, r3
 800c8da:	4610      	mov	r0, r2
 800c8dc:	f000 f885 	bl	800c9ea <ff_cre_syncobj>
 800c8e0:	4603      	mov	r3, r0
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d101      	bne.n	800c8ea <f_mount+0x7e>
 800c8e6:	2302      	movs	r3, #2
 800c8e8:	e01d      	b.n	800c926 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c8ea:	68fa      	ldr	r2, [r7, #12]
 800c8ec:	4910      	ldr	r1, [pc, #64]	@ (800c930 <f_mount+0xc4>)
 800c8ee:	69fb      	ldr	r3, [r7, #28]
 800c8f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d002      	beq.n	800c900 <f_mount+0x94>
 800c8fa:	79fb      	ldrb	r3, [r7, #7]
 800c8fc:	2b01      	cmp	r3, #1
 800c8fe:	d001      	beq.n	800c904 <f_mount+0x98>
 800c900:	2300      	movs	r3, #0
 800c902:	e010      	b.n	800c926 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c904:	f107 010c 	add.w	r1, r7, #12
 800c908:	f107 0308 	add.w	r3, r7, #8
 800c90c:	2200      	movs	r2, #0
 800c90e:	4618      	mov	r0, r3
 800c910:	f7ff fc52 	bl	800c1b8 <find_volume>
 800c914:	4603      	mov	r3, r0
 800c916:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	7dfa      	ldrb	r2, [r7, #23]
 800c91c:	4611      	mov	r1, r2
 800c91e:	4618      	mov	r0, r3
 800c920:	f7ff fad2 	bl	800bec8 <unlock_fs>
 800c924:	7dfb      	ldrb	r3, [r7, #23]
}
 800c926:	4618      	mov	r0, r3
 800c928:	3720      	adds	r7, #32
 800c92a:	46bd      	mov	sp, r7
 800c92c:	bd80      	pop	{r7, pc}
 800c92e:	bf00      	nop
 800c930:	2000116c 	.word	0x2000116c

0800c934 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c934:	b480      	push	{r7}
 800c936:	b087      	sub	sp, #28
 800c938:	af00      	add	r7, sp, #0
 800c93a:	60f8      	str	r0, [r7, #12]
 800c93c:	60b9      	str	r1, [r7, #8]
 800c93e:	4613      	mov	r3, r2
 800c940:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c942:	2301      	movs	r3, #1
 800c944:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c946:	2300      	movs	r3, #0
 800c948:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c94a:	4b1f      	ldr	r3, [pc, #124]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c94c:	7a5b      	ldrb	r3, [r3, #9]
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	2b00      	cmp	r3, #0
 800c952:	d131      	bne.n	800c9b8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c954:	4b1c      	ldr	r3, [pc, #112]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c956:	7a5b      	ldrb	r3, [r3, #9]
 800c958:	b2db      	uxtb	r3, r3
 800c95a:	461a      	mov	r2, r3
 800c95c:	4b1a      	ldr	r3, [pc, #104]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c95e:	2100      	movs	r1, #0
 800c960:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c962:	4b19      	ldr	r3, [pc, #100]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c964:	7a5b      	ldrb	r3, [r3, #9]
 800c966:	b2db      	uxtb	r3, r3
 800c968:	4a17      	ldr	r2, [pc, #92]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c96a:	009b      	lsls	r3, r3, #2
 800c96c:	4413      	add	r3, r2
 800c96e:	68fa      	ldr	r2, [r7, #12]
 800c970:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c972:	4b15      	ldr	r3, [pc, #84]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c974:	7a5b      	ldrb	r3, [r3, #9]
 800c976:	b2db      	uxtb	r3, r3
 800c978:	461a      	mov	r2, r3
 800c97a:	4b13      	ldr	r3, [pc, #76]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c97c:	4413      	add	r3, r2
 800c97e:	79fa      	ldrb	r2, [r7, #7]
 800c980:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c982:	4b11      	ldr	r3, [pc, #68]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c984:	7a5b      	ldrb	r3, [r3, #9]
 800c986:	b2db      	uxtb	r3, r3
 800c988:	1c5a      	adds	r2, r3, #1
 800c98a:	b2d1      	uxtb	r1, r2
 800c98c:	4a0e      	ldr	r2, [pc, #56]	@ (800c9c8 <FATFS_LinkDriverEx+0x94>)
 800c98e:	7251      	strb	r1, [r2, #9]
 800c990:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c992:	7dbb      	ldrb	r3, [r7, #22]
 800c994:	3330      	adds	r3, #48	@ 0x30
 800c996:	b2da      	uxtb	r2, r3
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	3301      	adds	r3, #1
 800c9a0:	223a      	movs	r2, #58	@ 0x3a
 800c9a2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	3302      	adds	r3, #2
 800c9a8:	222f      	movs	r2, #47	@ 0x2f
 800c9aa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	3303      	adds	r3, #3
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c9b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	371c      	adds	r7, #28
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr
 800c9c6:	bf00      	nop
 800c9c8:	20001194 	.word	0x20001194

0800c9cc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b082      	sub	sp, #8
 800c9d0:	af00      	add	r7, sp, #0
 800c9d2:	6078      	str	r0, [r7, #4]
 800c9d4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	6839      	ldr	r1, [r7, #0]
 800c9da:	6878      	ldr	r0, [r7, #4]
 800c9dc:	f7ff ffaa 	bl	800c934 <FATFS_LinkDriverEx>
 800c9e0:	4603      	mov	r3, r0
}
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	3708      	adds	r7, #8
 800c9e6:	46bd      	mov	sp, r7
 800c9e8:	bd80      	pop	{r7, pc}

0800c9ea <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800c9ea:	b580      	push	{r7, lr}
 800c9ec:	b086      	sub	sp, #24
 800c9ee:	af00      	add	r7, sp, #0
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	6039      	str	r1, [r7, #0]
 800c9f4:	71fb      	strb	r3, [r7, #7]

    int ret;
#if _USE_MUTEX

#if (osCMSIS < 0x20000U)
    osMutexDef(MTX);
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	60fb      	str	r3, [r7, #12]
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	613b      	str	r3, [r7, #16]
    *sobj = osMutexCreate(osMutex(MTX));
 800c9fe:	f107 030c 	add.w	r3, r7, #12
 800ca02:	4618      	mov	r0, r3
 800ca04:	f000 f8e9 	bl	800cbda <osMutexCreate>
 800ca08:	4602      	mov	r2, r0
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	bf14      	ite	ne
 800ca16:	2301      	movne	r3, #1
 800ca18:	2300      	moveq	r3, #0
 800ca1a:	b2db      	uxtb	r3, r3
 800ca1c:	617b      	str	r3, [r7, #20]

    return ret;
 800ca1e:	697b      	ldr	r3, [r7, #20]
}
 800ca20:	4618      	mov	r0, r3
 800ca22:	3718      	adds	r7, #24
 800ca24:	46bd      	mov	sp, r7
 800ca26:	bd80      	pop	{r7, pc}

0800ca28 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f000 f96f 	bl	800cd14 <osMutexDelete>
#else
    osSemaphoreDelete (sobj);
#endif
    return 1;
 800ca36:	2301      	movs	r3, #1
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	3708      	adds	r7, #8
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	bd80      	pop	{r7, pc}

0800ca40 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b084      	sub	sp, #16
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800ca48:	2300      	movs	r3, #0
 800ca4a:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
 800ca4c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ca50:	6878      	ldr	r0, [r7, #4]
 800ca52:	f000 f8db 	bl	800cc0c <osMutexWait>
 800ca56:	4603      	mov	r3, r0
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d101      	bne.n	800ca60 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ca60:	68fb      	ldr	r3, [r7, #12]
}
 800ca62:	4618      	mov	r0, r3
 800ca64:	3710      	adds	r7, #16
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bd80      	pop	{r7, pc}

0800ca6a <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800ca6a:	b580      	push	{r7, lr}
 800ca6c:	b082      	sub	sp, #8
 800ca6e:	af00      	add	r7, sp, #0
 800ca70:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
 800ca72:	6878      	ldr	r0, [r7, #4]
 800ca74:	f000 f918 	bl	800cca8 <osMutexRelease>
#else
  osSemaphoreRelease(sobj);
#endif
}
 800ca78:	bf00      	nop
 800ca7a:	3708      	adds	r7, #8
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	bd80      	pop	{r7, pc}

0800ca80 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ca80:	b480      	push	{r7}
 800ca82:	b085      	sub	sp, #20
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	4603      	mov	r3, r0
 800ca88:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ca8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ca92:	2b84      	cmp	r3, #132	@ 0x84
 800ca94:	d005      	beq.n	800caa2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ca96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	4413      	add	r3, r2
 800ca9e:	3303      	adds	r3, #3
 800caa0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800caa2:	68fb      	ldr	r3, [r7, #12]
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	3714      	adds	r7, #20
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr

0800cab0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b083      	sub	sp, #12
 800cab4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cab6:	f3ef 8305 	mrs	r3, IPSR
 800caba:	607b      	str	r3, [r7, #4]
  return(result);
 800cabc:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	bf14      	ite	ne
 800cac2:	2301      	movne	r3, #1
 800cac4:	2300      	moveq	r3, #0
 800cac6:	b2db      	uxtb	r3, r3
}
 800cac8:	4618      	mov	r0, r3
 800caca:	370c      	adds	r7, #12
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr

0800cad4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800cad8:	f001 fc4e 	bl	800e378 <vTaskStartScheduler>
  
  return osOK;
 800cadc:	2300      	movs	r3, #0
}
 800cade:	4618      	mov	r0, r3
 800cae0:	bd80      	pop	{r7, pc}

0800cae2 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800cae2:	b580      	push	{r7, lr}
 800cae4:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800cae6:	f002 f893 	bl	800ec10 <xTaskGetSchedulerState>
 800caea:	4603      	mov	r3, r0
 800caec:	2b01      	cmp	r3, #1
 800caee:	d101      	bne.n	800caf4 <osKernelRunning+0x12>
    return 0;
 800caf0:	2300      	movs	r3, #0
 800caf2:	e000      	b.n	800caf6 <osKernelRunning+0x14>
  else
    return 1;
 800caf4:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	bd80      	pop	{r7, pc}

0800cafa <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800cafa:	b580      	push	{r7, lr}
 800cafc:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800cafe:	f7ff ffd7 	bl	800cab0 <inHandlerMode>
 800cb02:	4603      	mov	r3, r0
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d003      	beq.n	800cb10 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800cb08:	f001 fd5c 	bl	800e5c4 <xTaskGetTickCountFromISR>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	e002      	b.n	800cb16 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800cb10:	f001 fd48 	bl	800e5a4 <xTaskGetTickCount>
 800cb14:	4603      	mov	r3, r0
  }
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	bd80      	pop	{r7, pc}

0800cb1a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800cb1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb1c:	b089      	sub	sp, #36	@ 0x24
 800cb1e:	af04      	add	r7, sp, #16
 800cb20:	6078      	str	r0, [r7, #4]
 800cb22:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	695b      	ldr	r3, [r3, #20]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d020      	beq.n	800cb6e <osThreadCreate+0x54>
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	699b      	ldr	r3, [r3, #24]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d01c      	beq.n	800cb6e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	685c      	ldr	r4, [r3, #4]
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	691e      	ldr	r6, [r3, #16]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb46:	4618      	mov	r0, r3
 800cb48:	f7ff ff9a 	bl	800ca80 <makeFreeRtosPriority>
 800cb4c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	695b      	ldr	r3, [r3, #20]
 800cb52:	687a      	ldr	r2, [r7, #4]
 800cb54:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb56:	9202      	str	r2, [sp, #8]
 800cb58:	9301      	str	r3, [sp, #4]
 800cb5a:	9100      	str	r1, [sp, #0]
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	4632      	mov	r2, r6
 800cb60:	4629      	mov	r1, r5
 800cb62:	4620      	mov	r0, r4
 800cb64:	f001 fa22 	bl	800dfac <xTaskCreateStatic>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	60fb      	str	r3, [r7, #12]
 800cb6c:	e01c      	b.n	800cba8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	685c      	ldr	r4, [r3, #4]
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb7a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cb82:	4618      	mov	r0, r3
 800cb84:	f7ff ff7c 	bl	800ca80 <makeFreeRtosPriority>
 800cb88:	4602      	mov	r2, r0
 800cb8a:	f107 030c 	add.w	r3, r7, #12
 800cb8e:	9301      	str	r3, [sp, #4]
 800cb90:	9200      	str	r2, [sp, #0]
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	4632      	mov	r2, r6
 800cb96:	4629      	mov	r1, r5
 800cb98:	4620      	mov	r0, r4
 800cb9a:	f001 fa67 	bl	800e06c <xTaskCreate>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	2b01      	cmp	r3, #1
 800cba2:	d001      	beq.n	800cba8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800cba4:	2300      	movs	r3, #0
 800cba6:	e000      	b.n	800cbaa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800cba8:	68fb      	ldr	r3, [r7, #12]
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	3714      	adds	r7, #20
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cbb2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800cbb2:	b580      	push	{r7, lr}
 800cbb4:	b084      	sub	sp, #16
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d001      	beq.n	800cbc8 <osDelay+0x16>
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	e000      	b.n	800cbca <osDelay+0x18>
 800cbc8:	2301      	movs	r3, #1
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f001 fb9e 	bl	800e30c <vTaskDelay>
  
  return osOK;
 800cbd0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	3710      	adds	r7, #16
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	bd80      	pop	{r7, pc}

0800cbda <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800cbda:	b580      	push	{r7, lr}
 800cbdc:	b082      	sub	sp, #8
 800cbde:	af00      	add	r7, sp, #0
 800cbe0:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d007      	beq.n	800cbfa <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	685b      	ldr	r3, [r3, #4]
 800cbee:	4619      	mov	r1, r3
 800cbf0:	2001      	movs	r0, #1
 800cbf2:	f000 fba6 	bl	800d342 <xQueueCreateMutexStatic>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	e003      	b.n	800cc02 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800cbfa:	2001      	movs	r0, #1
 800cbfc:	f000 fb89 	bl	800d312 <xQueueCreateMutex>
 800cc00:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800cc02:	4618      	mov	r0, r3
 800cc04:	3708      	adds	r7, #8
 800cc06:	46bd      	mov	sp, r7
 800cc08:	bd80      	pop	{r7, pc}
	...

0800cc0c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b084      	sub	sp, #16
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
 800cc14:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800cc16:	2300      	movs	r3, #0
 800cc18:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d101      	bne.n	800cc24 <osMutexWait+0x18>
    return osErrorParameter;
 800cc20:	2380      	movs	r3, #128	@ 0x80
 800cc22:	e03a      	b.n	800cc9a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800cc24:	2300      	movs	r3, #0
 800cc26:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc2e:	d103      	bne.n	800cc38 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800cc30:	f04f 33ff 	mov.w	r3, #4294967295
 800cc34:	60fb      	str	r3, [r7, #12]
 800cc36:	e009      	b.n	800cc4c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d006      	beq.n	800cc4c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d101      	bne.n	800cc4c <osMutexWait+0x40>
      ticks = 1;
 800cc48:	2301      	movs	r3, #1
 800cc4a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800cc4c:	f7ff ff30 	bl	800cab0 <inHandlerMode>
 800cc50:	4603      	mov	r3, r0
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d017      	beq.n	800cc86 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800cc56:	f107 0308 	add.w	r3, r7, #8
 800cc5a:	461a      	mov	r2, r3
 800cc5c:	2100      	movs	r1, #0
 800cc5e:	6878      	ldr	r0, [r7, #4]
 800cc60:	f000 ffac 	bl	800dbbc <xQueueReceiveFromISR>
 800cc64:	4603      	mov	r3, r0
 800cc66:	2b01      	cmp	r3, #1
 800cc68:	d001      	beq.n	800cc6e <osMutexWait+0x62>
      return osErrorOS;
 800cc6a:	23ff      	movs	r3, #255	@ 0xff
 800cc6c:	e015      	b.n	800cc9a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d011      	beq.n	800cc98 <osMutexWait+0x8c>
 800cc74:	4b0b      	ldr	r3, [pc, #44]	@ (800cca4 <osMutexWait+0x98>)
 800cc76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc7a:	601a      	str	r2, [r3, #0]
 800cc7c:	f3bf 8f4f 	dsb	sy
 800cc80:	f3bf 8f6f 	isb	sy
 800cc84:	e008      	b.n	800cc98 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800cc86:	68f9      	ldr	r1, [r7, #12]
 800cc88:	6878      	ldr	r0, [r7, #4]
 800cc8a:	f000 fe87 	bl	800d99c <xQueueSemaphoreTake>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d001      	beq.n	800cc98 <osMutexWait+0x8c>
    return osErrorOS;
 800cc94:	23ff      	movs	r3, #255	@ 0xff
 800cc96:	e000      	b.n	800cc9a <osMutexWait+0x8e>
  }
  
  return osOK;
 800cc98:	2300      	movs	r3, #0
}
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	3710      	adds	r7, #16
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}
 800cca2:	bf00      	nop
 800cca4:	e000ed04 	.word	0xe000ed04

0800cca8 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b084      	sub	sp, #16
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800ccb8:	f7ff fefa 	bl	800cab0 <inHandlerMode>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d016      	beq.n	800ccf0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800ccc2:	f107 0308 	add.w	r3, r7, #8
 800ccc6:	4619      	mov	r1, r3
 800ccc8:	6878      	ldr	r0, [r7, #4]
 800ccca:	f000 fcf5 	bl	800d6b8 <xQueueGiveFromISR>
 800ccce:	4603      	mov	r3, r0
 800ccd0:	2b01      	cmp	r3, #1
 800ccd2:	d001      	beq.n	800ccd8 <osMutexRelease+0x30>
      return osErrorOS;
 800ccd4:	23ff      	movs	r3, #255	@ 0xff
 800ccd6:	e017      	b.n	800cd08 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d013      	beq.n	800cd06 <osMutexRelease+0x5e>
 800ccde:	4b0c      	ldr	r3, [pc, #48]	@ (800cd10 <osMutexRelease+0x68>)
 800cce0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cce4:	601a      	str	r2, [r3, #0]
 800cce6:	f3bf 8f4f 	dsb	sy
 800ccea:	f3bf 8f6f 	isb	sy
 800ccee:	e00a      	b.n	800cd06 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	2100      	movs	r1, #0
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f000 fb3e 	bl	800d378 <xQueueGenericSend>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	2b01      	cmp	r3, #1
 800cd00:	d001      	beq.n	800cd06 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800cd02:	23ff      	movs	r3, #255	@ 0xff
 800cd04:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800cd06:	68fb      	ldr	r3, [r7, #12]
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	3710      	adds	r7, #16
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	bd80      	pop	{r7, pc}
 800cd10:	e000ed04 	.word	0xe000ed04

0800cd14 <osMutexDelete>:
* @param mutex_id  mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexDelete (osMutexId mutex_id)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b082      	sub	sp, #8
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800cd1c:	f7ff fec8 	bl	800cab0 <inHandlerMode>
 800cd20:	4603      	mov	r3, r0
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d001      	beq.n	800cd2a <osMutexDelete+0x16>
    return osErrorISR;
 800cd26:	2382      	movs	r3, #130	@ 0x82
 800cd28:	e003      	b.n	800cd32 <osMutexDelete+0x1e>
  }

  vQueueDelete(mutex_id);
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 ffc8 	bl	800dcc0 <vQueueDelete>

  return osOK;
 800cd30:	2300      	movs	r3, #0
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3708      	adds	r7, #8
 800cd36:	46bd      	mov	sp, r7
 800cd38:	bd80      	pop	{r7, pc}

0800cd3a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800cd3a:	b590      	push	{r4, r7, lr}
 800cd3c:	b085      	sub	sp, #20
 800cd3e:	af02      	add	r7, sp, #8
 800cd40:	6078      	str	r0, [r7, #4]
 800cd42:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	689b      	ldr	r3, [r3, #8]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d011      	beq.n	800cd70 <osMessageCreate+0x36>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	68db      	ldr	r3, [r3, #12]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d00d      	beq.n	800cd70 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	6818      	ldr	r0, [r3, #0]
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	6859      	ldr	r1, [r3, #4]
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	689a      	ldr	r2, [r3, #8]
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	68db      	ldr	r3, [r3, #12]
 800cd64:	2400      	movs	r4, #0
 800cd66:	9400      	str	r4, [sp, #0]
 800cd68:	f000 f9e2 	bl	800d130 <xQueueGenericCreateStatic>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	e008      	b.n	800cd82 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	6818      	ldr	r0, [r3, #0]
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	685b      	ldr	r3, [r3, #4]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	4619      	mov	r1, r3
 800cd7c:	f000 fa55 	bl	800d22a <xQueueGenericCreate>
 800cd80:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	370c      	adds	r7, #12
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd90      	pop	{r4, r7, pc}
	...

0800cd8c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b086      	sub	sp, #24
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	60f8      	str	r0, [r7, #12]
 800cd94:	60b9      	str	r1, [r7, #8]
 800cd96:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800cd98:	2300      	movs	r3, #0
 800cd9a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d101      	bne.n	800cdaa <osMessagePut+0x1e>
    ticks = 1;
 800cda6:	2301      	movs	r3, #1
 800cda8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800cdaa:	f7ff fe81 	bl	800cab0 <inHandlerMode>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d018      	beq.n	800cde6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800cdb4:	f107 0210 	add.w	r2, r7, #16
 800cdb8:	f107 0108 	add.w	r1, r7, #8
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	68f8      	ldr	r0, [r7, #12]
 800cdc0:	f000 fbdc 	bl	800d57c <xQueueGenericSendFromISR>
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	2b01      	cmp	r3, #1
 800cdc8:	d001      	beq.n	800cdce <osMessagePut+0x42>
      return osErrorOS;
 800cdca:	23ff      	movs	r3, #255	@ 0xff
 800cdcc:	e018      	b.n	800ce00 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d014      	beq.n	800cdfe <osMessagePut+0x72>
 800cdd4:	4b0c      	ldr	r3, [pc, #48]	@ (800ce08 <osMessagePut+0x7c>)
 800cdd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cdda:	601a      	str	r2, [r3, #0]
 800cddc:	f3bf 8f4f 	dsb	sy
 800cde0:	f3bf 8f6f 	isb	sy
 800cde4:	e00b      	b.n	800cdfe <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800cde6:	f107 0108 	add.w	r1, r7, #8
 800cdea:	2300      	movs	r3, #0
 800cdec:	697a      	ldr	r2, [r7, #20]
 800cdee:	68f8      	ldr	r0, [r7, #12]
 800cdf0:	f000 fac2 	bl	800d378 <xQueueGenericSend>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	2b01      	cmp	r3, #1
 800cdf8:	d001      	beq.n	800cdfe <osMessagePut+0x72>
      return osErrorOS;
 800cdfa:	23ff      	movs	r3, #255	@ 0xff
 800cdfc:	e000      	b.n	800ce00 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800cdfe:	2300      	movs	r3, #0
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3718      	adds	r7, #24
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}
 800ce08:	e000ed04 	.word	0xe000ed04

0800ce0c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800ce0c:	b590      	push	{r4, r7, lr}
 800ce0e:	b08b      	sub	sp, #44	@ 0x2c
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	60f8      	str	r0, [r7, #12]
 800ce14:	60b9      	str	r1, [r7, #8]
 800ce16:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800ce18:	68bb      	ldr	r3, [r7, #8]
 800ce1a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d10a      	bne.n	800ce3c <osMessageGet+0x30>
    event.status = osErrorParameter;
 800ce26:	2380      	movs	r3, #128	@ 0x80
 800ce28:	617b      	str	r3, [r7, #20]
    return event;
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	461c      	mov	r4, r3
 800ce2e:	f107 0314 	add.w	r3, r7, #20
 800ce32:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ce36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ce3a:	e054      	b.n	800cee6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800ce40:	2300      	movs	r3, #0
 800ce42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce4a:	d103      	bne.n	800ce54 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800ce4c:	f04f 33ff 	mov.w	r3, #4294967295
 800ce50:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce52:	e009      	b.n	800ce68 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d006      	beq.n	800ce68 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800ce5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d101      	bne.n	800ce68 <osMessageGet+0x5c>
      ticks = 1;
 800ce64:	2301      	movs	r3, #1
 800ce66:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800ce68:	f7ff fe22 	bl	800cab0 <inHandlerMode>
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d01c      	beq.n	800ceac <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800ce72:	f107 0220 	add.w	r2, r7, #32
 800ce76:	f107 0314 	add.w	r3, r7, #20
 800ce7a:	3304      	adds	r3, #4
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	68b8      	ldr	r0, [r7, #8]
 800ce80:	f000 fe9c 	bl	800dbbc <xQueueReceiveFromISR>
 800ce84:	4603      	mov	r3, r0
 800ce86:	2b01      	cmp	r3, #1
 800ce88:	d102      	bne.n	800ce90 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800ce8a:	2310      	movs	r3, #16
 800ce8c:	617b      	str	r3, [r7, #20]
 800ce8e:	e001      	b.n	800ce94 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800ce90:	2300      	movs	r3, #0
 800ce92:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ce94:	6a3b      	ldr	r3, [r7, #32]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d01d      	beq.n	800ced6 <osMessageGet+0xca>
 800ce9a:	4b15      	ldr	r3, [pc, #84]	@ (800cef0 <osMessageGet+0xe4>)
 800ce9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cea0:	601a      	str	r2, [r3, #0]
 800cea2:	f3bf 8f4f 	dsb	sy
 800cea6:	f3bf 8f6f 	isb	sy
 800ceaa:	e014      	b.n	800ced6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800ceac:	f107 0314 	add.w	r3, r7, #20
 800ceb0:	3304      	adds	r3, #4
 800ceb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ceb4:	4619      	mov	r1, r3
 800ceb6:	68b8      	ldr	r0, [r7, #8]
 800ceb8:	f000 fc8e 	bl	800d7d8 <xQueueReceive>
 800cebc:	4603      	mov	r3, r0
 800cebe:	2b01      	cmp	r3, #1
 800cec0:	d102      	bne.n	800cec8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800cec2:	2310      	movs	r3, #16
 800cec4:	617b      	str	r3, [r7, #20]
 800cec6:	e006      	b.n	800ced6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800cec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d101      	bne.n	800ced2 <osMessageGet+0xc6>
 800cece:	2300      	movs	r3, #0
 800ced0:	e000      	b.n	800ced4 <osMessageGet+0xc8>
 800ced2:	2340      	movs	r3, #64	@ 0x40
 800ced4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	461c      	mov	r4, r3
 800ceda:	f107 0314 	add.w	r3, r7, #20
 800cede:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cee2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800cee6:	68f8      	ldr	r0, [r7, #12]
 800cee8:	372c      	adds	r7, #44	@ 0x2c
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd90      	pop	{r4, r7, pc}
 800ceee:	bf00      	nop
 800cef0:	e000ed04 	.word	0xe000ed04

0800cef4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cef4:	b480      	push	{r7}
 800cef6:	b083      	sub	sp, #12
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f103 0208 	add.w	r2, r3, #8
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	f04f 32ff 	mov.w	r2, #4294967295
 800cf0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	f103 0208 	add.w	r2, r3, #8
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f103 0208 	add.w	r2, r3, #8
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	2200      	movs	r2, #0
 800cf26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cf28:	bf00      	nop
 800cf2a:	370c      	adds	r7, #12
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf32:	4770      	bx	lr

0800cf34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cf34:	b480      	push	{r7}
 800cf36:	b083      	sub	sp, #12
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cf42:	bf00      	nop
 800cf44:	370c      	adds	r7, #12
 800cf46:	46bd      	mov	sp, r7
 800cf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf4c:	4770      	bx	lr

0800cf4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cf4e:	b480      	push	{r7}
 800cf50:	b085      	sub	sp, #20
 800cf52:	af00      	add	r7, sp, #0
 800cf54:	6078      	str	r0, [r7, #4]
 800cf56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	685b      	ldr	r3, [r3, #4]
 800cf5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	68fa      	ldr	r2, [r7, #12]
 800cf62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	689a      	ldr	r2, [r3, #8]
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	689b      	ldr	r3, [r3, #8]
 800cf70:	683a      	ldr	r2, [r7, #0]
 800cf72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	683a      	ldr	r2, [r7, #0]
 800cf78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	687a      	ldr	r2, [r7, #4]
 800cf7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	1c5a      	adds	r2, r3, #1
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	601a      	str	r2, [r3, #0]
}
 800cf8a:	bf00      	nop
 800cf8c:	3714      	adds	r7, #20
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf94:	4770      	bx	lr

0800cf96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cf96:	b480      	push	{r7}
 800cf98:	b085      	sub	sp, #20
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	6078      	str	r0, [r7, #4]
 800cf9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfac:	d103      	bne.n	800cfb6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	691b      	ldr	r3, [r3, #16]
 800cfb2:	60fb      	str	r3, [r7, #12]
 800cfb4:	e00c      	b.n	800cfd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	3308      	adds	r3, #8
 800cfba:	60fb      	str	r3, [r7, #12]
 800cfbc:	e002      	b.n	800cfc4 <vListInsert+0x2e>
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	685b      	ldr	r3, [r3, #4]
 800cfc2:	60fb      	str	r3, [r7, #12]
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	685b      	ldr	r3, [r3, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	68ba      	ldr	r2, [r7, #8]
 800cfcc:	429a      	cmp	r2, r3
 800cfce:	d2f6      	bcs.n	800cfbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	685a      	ldr	r2, [r3, #4]
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	685b      	ldr	r3, [r3, #4]
 800cfdc:	683a      	ldr	r2, [r7, #0]
 800cfde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	68fa      	ldr	r2, [r7, #12]
 800cfe4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	683a      	ldr	r2, [r7, #0]
 800cfea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	687a      	ldr	r2, [r7, #4]
 800cff0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	1c5a      	adds	r2, r3, #1
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	601a      	str	r2, [r3, #0]
}
 800cffc:	bf00      	nop
 800cffe:	3714      	adds	r7, #20
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr

0800d008 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d008:	b480      	push	{r7}
 800d00a:	b085      	sub	sp, #20
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	691b      	ldr	r3, [r3, #16]
 800d014:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	685b      	ldr	r3, [r3, #4]
 800d01a:	687a      	ldr	r2, [r7, #4]
 800d01c:	6892      	ldr	r2, [r2, #8]
 800d01e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	689b      	ldr	r3, [r3, #8]
 800d024:	687a      	ldr	r2, [r7, #4]
 800d026:	6852      	ldr	r2, [r2, #4]
 800d028:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	685b      	ldr	r3, [r3, #4]
 800d02e:	687a      	ldr	r2, [r7, #4]
 800d030:	429a      	cmp	r2, r3
 800d032:	d103      	bne.n	800d03c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	689a      	ldr	r2, [r3, #8]
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2200      	movs	r2, #0
 800d040:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	1e5a      	subs	r2, r3, #1
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	681b      	ldr	r3, [r3, #0]
}
 800d050:	4618      	mov	r0, r3
 800d052:	3714      	adds	r7, #20
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr

0800d05c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
 800d064:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d10b      	bne.n	800d088 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d074:	f383 8811 	msr	BASEPRI, r3
 800d078:	f3bf 8f6f 	isb	sy
 800d07c:	f3bf 8f4f 	dsb	sy
 800d080:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d082:	bf00      	nop
 800d084:	bf00      	nop
 800d086:	e7fd      	b.n	800d084 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d088:	f002 f916 	bl	800f2b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	681a      	ldr	r2, [r3, #0]
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d094:	68f9      	ldr	r1, [r7, #12]
 800d096:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d098:	fb01 f303 	mul.w	r3, r1, r3
 800d09c:	441a      	add	r2, r3
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	681a      	ldr	r2, [r3, #0]
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	681a      	ldr	r2, [r3, #0]
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0b8:	3b01      	subs	r3, #1
 800d0ba:	68f9      	ldr	r1, [r7, #12]
 800d0bc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d0be:	fb01 f303 	mul.w	r3, r1, r3
 800d0c2:	441a      	add	r2, r3
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	22ff      	movs	r2, #255	@ 0xff
 800d0cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	22ff      	movs	r2, #255	@ 0xff
 800d0d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d114      	bne.n	800d108 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	691b      	ldr	r3, [r3, #16]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d01a      	beq.n	800d11c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	3310      	adds	r3, #16
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	f001 fbc8 	bl	800e880 <xTaskRemoveFromEventList>
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d012      	beq.n	800d11c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d0f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d12c <xQueueGenericReset+0xd0>)
 800d0f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d0fc:	601a      	str	r2, [r3, #0]
 800d0fe:	f3bf 8f4f 	dsb	sy
 800d102:	f3bf 8f6f 	isb	sy
 800d106:	e009      	b.n	800d11c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	3310      	adds	r3, #16
 800d10c:	4618      	mov	r0, r3
 800d10e:	f7ff fef1 	bl	800cef4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	3324      	adds	r3, #36	@ 0x24
 800d116:	4618      	mov	r0, r3
 800d118:	f7ff feec 	bl	800cef4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d11c:	f002 f8fe 	bl	800f31c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d120:	2301      	movs	r3, #1
}
 800d122:	4618      	mov	r0, r3
 800d124:	3710      	adds	r7, #16
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}
 800d12a:	bf00      	nop
 800d12c:	e000ed04 	.word	0xe000ed04

0800d130 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d130:	b580      	push	{r7, lr}
 800d132:	b08e      	sub	sp, #56	@ 0x38
 800d134:	af02      	add	r7, sp, #8
 800d136:	60f8      	str	r0, [r7, #12]
 800d138:	60b9      	str	r1, [r7, #8]
 800d13a:	607a      	str	r2, [r7, #4]
 800d13c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d10b      	bne.n	800d15c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d148:	f383 8811 	msr	BASEPRI, r3
 800d14c:	f3bf 8f6f 	isb	sy
 800d150:	f3bf 8f4f 	dsb	sy
 800d154:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d156:	bf00      	nop
 800d158:	bf00      	nop
 800d15a:	e7fd      	b.n	800d158 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d10b      	bne.n	800d17a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d166:	f383 8811 	msr	BASEPRI, r3
 800d16a:	f3bf 8f6f 	isb	sy
 800d16e:	f3bf 8f4f 	dsb	sy
 800d172:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d174:	bf00      	nop
 800d176:	bf00      	nop
 800d178:	e7fd      	b.n	800d176 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d002      	beq.n	800d186 <xQueueGenericCreateStatic+0x56>
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d001      	beq.n	800d18a <xQueueGenericCreateStatic+0x5a>
 800d186:	2301      	movs	r3, #1
 800d188:	e000      	b.n	800d18c <xQueueGenericCreateStatic+0x5c>
 800d18a:	2300      	movs	r3, #0
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d10b      	bne.n	800d1a8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d194:	f383 8811 	msr	BASEPRI, r3
 800d198:	f3bf 8f6f 	isb	sy
 800d19c:	f3bf 8f4f 	dsb	sy
 800d1a0:	623b      	str	r3, [r7, #32]
}
 800d1a2:	bf00      	nop
 800d1a4:	bf00      	nop
 800d1a6:	e7fd      	b.n	800d1a4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d102      	bne.n	800d1b4 <xQueueGenericCreateStatic+0x84>
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d101      	bne.n	800d1b8 <xQueueGenericCreateStatic+0x88>
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	e000      	b.n	800d1ba <xQueueGenericCreateStatic+0x8a>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d10b      	bne.n	800d1d6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1c2:	f383 8811 	msr	BASEPRI, r3
 800d1c6:	f3bf 8f6f 	isb	sy
 800d1ca:	f3bf 8f4f 	dsb	sy
 800d1ce:	61fb      	str	r3, [r7, #28]
}
 800d1d0:	bf00      	nop
 800d1d2:	bf00      	nop
 800d1d4:	e7fd      	b.n	800d1d2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d1d6:	2348      	movs	r3, #72	@ 0x48
 800d1d8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d1da:	697b      	ldr	r3, [r7, #20]
 800d1dc:	2b48      	cmp	r3, #72	@ 0x48
 800d1de:	d00b      	beq.n	800d1f8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d1e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1e4:	f383 8811 	msr	BASEPRI, r3
 800d1e8:	f3bf 8f6f 	isb	sy
 800d1ec:	f3bf 8f4f 	dsb	sy
 800d1f0:	61bb      	str	r3, [r7, #24]
}
 800d1f2:	bf00      	nop
 800d1f4:	bf00      	nop
 800d1f6:	e7fd      	b.n	800d1f4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d1f8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d1fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d200:	2b00      	cmp	r3, #0
 800d202:	d00d      	beq.n	800d220 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d206:	2201      	movs	r2, #1
 800d208:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d20c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d212:	9300      	str	r3, [sp, #0]
 800d214:	4613      	mov	r3, r2
 800d216:	687a      	ldr	r2, [r7, #4]
 800d218:	68b9      	ldr	r1, [r7, #8]
 800d21a:	68f8      	ldr	r0, [r7, #12]
 800d21c:	f000 f840 	bl	800d2a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d222:	4618      	mov	r0, r3
 800d224:	3730      	adds	r7, #48	@ 0x30
 800d226:	46bd      	mov	sp, r7
 800d228:	bd80      	pop	{r7, pc}

0800d22a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d22a:	b580      	push	{r7, lr}
 800d22c:	b08a      	sub	sp, #40	@ 0x28
 800d22e:	af02      	add	r7, sp, #8
 800d230:	60f8      	str	r0, [r7, #12]
 800d232:	60b9      	str	r1, [r7, #8]
 800d234:	4613      	mov	r3, r2
 800d236:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d10b      	bne.n	800d256 <xQueueGenericCreate+0x2c>
	__asm volatile
 800d23e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d242:	f383 8811 	msr	BASEPRI, r3
 800d246:	f3bf 8f6f 	isb	sy
 800d24a:	f3bf 8f4f 	dsb	sy
 800d24e:	613b      	str	r3, [r7, #16]
}
 800d250:	bf00      	nop
 800d252:	bf00      	nop
 800d254:	e7fd      	b.n	800d252 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	68ba      	ldr	r2, [r7, #8]
 800d25a:	fb02 f303 	mul.w	r3, r2, r3
 800d25e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d260:	69fb      	ldr	r3, [r7, #28]
 800d262:	3348      	adds	r3, #72	@ 0x48
 800d264:	4618      	mov	r0, r3
 800d266:	f002 f949 	bl	800f4fc <pvPortMalloc>
 800d26a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d26c:	69bb      	ldr	r3, [r7, #24]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d011      	beq.n	800d296 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d272:	69bb      	ldr	r3, [r7, #24]
 800d274:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d276:	697b      	ldr	r3, [r7, #20]
 800d278:	3348      	adds	r3, #72	@ 0x48
 800d27a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d27c:	69bb      	ldr	r3, [r7, #24]
 800d27e:	2200      	movs	r2, #0
 800d280:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d284:	79fa      	ldrb	r2, [r7, #7]
 800d286:	69bb      	ldr	r3, [r7, #24]
 800d288:	9300      	str	r3, [sp, #0]
 800d28a:	4613      	mov	r3, r2
 800d28c:	697a      	ldr	r2, [r7, #20]
 800d28e:	68b9      	ldr	r1, [r7, #8]
 800d290:	68f8      	ldr	r0, [r7, #12]
 800d292:	f000 f805 	bl	800d2a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d296:	69bb      	ldr	r3, [r7, #24]
	}
 800d298:	4618      	mov	r0, r3
 800d29a:	3720      	adds	r7, #32
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}

0800d2a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d2a0:	b580      	push	{r7, lr}
 800d2a2:	b084      	sub	sp, #16
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	60f8      	str	r0, [r7, #12]
 800d2a8:	60b9      	str	r1, [r7, #8]
 800d2aa:	607a      	str	r2, [r7, #4]
 800d2ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d103      	bne.n	800d2bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d2b4:	69bb      	ldr	r3, [r7, #24]
 800d2b6:	69ba      	ldr	r2, [r7, #24]
 800d2b8:	601a      	str	r2, [r3, #0]
 800d2ba:	e002      	b.n	800d2c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d2bc:	69bb      	ldr	r3, [r7, #24]
 800d2be:	687a      	ldr	r2, [r7, #4]
 800d2c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d2c2:	69bb      	ldr	r3, [r7, #24]
 800d2c4:	68fa      	ldr	r2, [r7, #12]
 800d2c6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d2c8:	69bb      	ldr	r3, [r7, #24]
 800d2ca:	68ba      	ldr	r2, [r7, #8]
 800d2cc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d2ce:	2101      	movs	r1, #1
 800d2d0:	69b8      	ldr	r0, [r7, #24]
 800d2d2:	f7ff fec3 	bl	800d05c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d2d6:	bf00      	nop
 800d2d8:	3710      	adds	r7, #16
 800d2da:	46bd      	mov	sp, r7
 800d2dc:	bd80      	pop	{r7, pc}

0800d2de <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d2de:	b580      	push	{r7, lr}
 800d2e0:	b082      	sub	sp, #8
 800d2e2:	af00      	add	r7, sp, #0
 800d2e4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d00e      	beq.n	800d30a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d2fe:	2300      	movs	r3, #0
 800d300:	2200      	movs	r2, #0
 800d302:	2100      	movs	r1, #0
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	f000 f837 	bl	800d378 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d30a:	bf00      	nop
 800d30c:	3708      	adds	r7, #8
 800d30e:	46bd      	mov	sp, r7
 800d310:	bd80      	pop	{r7, pc}

0800d312 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d312:	b580      	push	{r7, lr}
 800d314:	b086      	sub	sp, #24
 800d316:	af00      	add	r7, sp, #0
 800d318:	4603      	mov	r3, r0
 800d31a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d31c:	2301      	movs	r3, #1
 800d31e:	617b      	str	r3, [r7, #20]
 800d320:	2300      	movs	r3, #0
 800d322:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d324:	79fb      	ldrb	r3, [r7, #7]
 800d326:	461a      	mov	r2, r3
 800d328:	6939      	ldr	r1, [r7, #16]
 800d32a:	6978      	ldr	r0, [r7, #20]
 800d32c:	f7ff ff7d 	bl	800d22a <xQueueGenericCreate>
 800d330:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d332:	68f8      	ldr	r0, [r7, #12]
 800d334:	f7ff ffd3 	bl	800d2de <prvInitialiseMutex>

		return xNewQueue;
 800d338:	68fb      	ldr	r3, [r7, #12]
	}
 800d33a:	4618      	mov	r0, r3
 800d33c:	3718      	adds	r7, #24
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}

0800d342 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d342:	b580      	push	{r7, lr}
 800d344:	b088      	sub	sp, #32
 800d346:	af02      	add	r7, sp, #8
 800d348:	4603      	mov	r3, r0
 800d34a:	6039      	str	r1, [r7, #0]
 800d34c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d34e:	2301      	movs	r3, #1
 800d350:	617b      	str	r3, [r7, #20]
 800d352:	2300      	movs	r3, #0
 800d354:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d356:	79fb      	ldrb	r3, [r7, #7]
 800d358:	9300      	str	r3, [sp, #0]
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	2200      	movs	r2, #0
 800d35e:	6939      	ldr	r1, [r7, #16]
 800d360:	6978      	ldr	r0, [r7, #20]
 800d362:	f7ff fee5 	bl	800d130 <xQueueGenericCreateStatic>
 800d366:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d368:	68f8      	ldr	r0, [r7, #12]
 800d36a:	f7ff ffb8 	bl	800d2de <prvInitialiseMutex>

		return xNewQueue;
 800d36e:	68fb      	ldr	r3, [r7, #12]
	}
 800d370:	4618      	mov	r0, r3
 800d372:	3718      	adds	r7, #24
 800d374:	46bd      	mov	sp, r7
 800d376:	bd80      	pop	{r7, pc}

0800d378 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b08e      	sub	sp, #56	@ 0x38
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	60f8      	str	r0, [r7, #12]
 800d380:	60b9      	str	r1, [r7, #8]
 800d382:	607a      	str	r2, [r7, #4]
 800d384:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d386:	2300      	movs	r3, #0
 800d388:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d390:	2b00      	cmp	r3, #0
 800d392:	d10b      	bne.n	800d3ac <xQueueGenericSend+0x34>
	__asm volatile
 800d394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d398:	f383 8811 	msr	BASEPRI, r3
 800d39c:	f3bf 8f6f 	isb	sy
 800d3a0:	f3bf 8f4f 	dsb	sy
 800d3a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d3a6:	bf00      	nop
 800d3a8:	bf00      	nop
 800d3aa:	e7fd      	b.n	800d3a8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d3ac:	68bb      	ldr	r3, [r7, #8]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d103      	bne.n	800d3ba <xQueueGenericSend+0x42>
 800d3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d101      	bne.n	800d3be <xQueueGenericSend+0x46>
 800d3ba:	2301      	movs	r3, #1
 800d3bc:	e000      	b.n	800d3c0 <xQueueGenericSend+0x48>
 800d3be:	2300      	movs	r3, #0
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d10b      	bne.n	800d3dc <xQueueGenericSend+0x64>
	__asm volatile
 800d3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3c8:	f383 8811 	msr	BASEPRI, r3
 800d3cc:	f3bf 8f6f 	isb	sy
 800d3d0:	f3bf 8f4f 	dsb	sy
 800d3d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d3d6:	bf00      	nop
 800d3d8:	bf00      	nop
 800d3da:	e7fd      	b.n	800d3d8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	2b02      	cmp	r3, #2
 800d3e0:	d103      	bne.n	800d3ea <xQueueGenericSend+0x72>
 800d3e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3e6:	2b01      	cmp	r3, #1
 800d3e8:	d101      	bne.n	800d3ee <xQueueGenericSend+0x76>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e000      	b.n	800d3f0 <xQueueGenericSend+0x78>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d10b      	bne.n	800d40c <xQueueGenericSend+0x94>
	__asm volatile
 800d3f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3f8:	f383 8811 	msr	BASEPRI, r3
 800d3fc:	f3bf 8f6f 	isb	sy
 800d400:	f3bf 8f4f 	dsb	sy
 800d404:	623b      	str	r3, [r7, #32]
}
 800d406:	bf00      	nop
 800d408:	bf00      	nop
 800d40a:	e7fd      	b.n	800d408 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d40c:	f001 fc00 	bl	800ec10 <xTaskGetSchedulerState>
 800d410:	4603      	mov	r3, r0
 800d412:	2b00      	cmp	r3, #0
 800d414:	d102      	bne.n	800d41c <xQueueGenericSend+0xa4>
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d101      	bne.n	800d420 <xQueueGenericSend+0xa8>
 800d41c:	2301      	movs	r3, #1
 800d41e:	e000      	b.n	800d422 <xQueueGenericSend+0xaa>
 800d420:	2300      	movs	r3, #0
 800d422:	2b00      	cmp	r3, #0
 800d424:	d10b      	bne.n	800d43e <xQueueGenericSend+0xc6>
	__asm volatile
 800d426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d42a:	f383 8811 	msr	BASEPRI, r3
 800d42e:	f3bf 8f6f 	isb	sy
 800d432:	f3bf 8f4f 	dsb	sy
 800d436:	61fb      	str	r3, [r7, #28]
}
 800d438:	bf00      	nop
 800d43a:	bf00      	nop
 800d43c:	e7fd      	b.n	800d43a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d43e:	f001 ff3b 	bl	800f2b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d444:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d44a:	429a      	cmp	r2, r3
 800d44c:	d302      	bcc.n	800d454 <xQueueGenericSend+0xdc>
 800d44e:	683b      	ldr	r3, [r7, #0]
 800d450:	2b02      	cmp	r3, #2
 800d452:	d129      	bne.n	800d4a8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d454:	683a      	ldr	r2, [r7, #0]
 800d456:	68b9      	ldr	r1, [r7, #8]
 800d458:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d45a:	f000 fc6d 	bl	800dd38 <prvCopyDataToQueue>
 800d45e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d464:	2b00      	cmp	r3, #0
 800d466:	d010      	beq.n	800d48a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d46a:	3324      	adds	r3, #36	@ 0x24
 800d46c:	4618      	mov	r0, r3
 800d46e:	f001 fa07 	bl	800e880 <xTaskRemoveFromEventList>
 800d472:	4603      	mov	r3, r0
 800d474:	2b00      	cmp	r3, #0
 800d476:	d013      	beq.n	800d4a0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d478:	4b3f      	ldr	r3, [pc, #252]	@ (800d578 <xQueueGenericSend+0x200>)
 800d47a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d47e:	601a      	str	r2, [r3, #0]
 800d480:	f3bf 8f4f 	dsb	sy
 800d484:	f3bf 8f6f 	isb	sy
 800d488:	e00a      	b.n	800d4a0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d48a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d007      	beq.n	800d4a0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d490:	4b39      	ldr	r3, [pc, #228]	@ (800d578 <xQueueGenericSend+0x200>)
 800d492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d496:	601a      	str	r2, [r3, #0]
 800d498:	f3bf 8f4f 	dsb	sy
 800d49c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d4a0:	f001 ff3c 	bl	800f31c <vPortExitCritical>
				return pdPASS;
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	e063      	b.n	800d570 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d103      	bne.n	800d4b6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d4ae:	f001 ff35 	bl	800f31c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	e05c      	b.n	800d570 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d4b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d106      	bne.n	800d4ca <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d4bc:	f107 0314 	add.w	r3, r7, #20
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	f001 fa41 	bl	800e948 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d4c6:	2301      	movs	r3, #1
 800d4c8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d4ca:	f001 ff27 	bl	800f31c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d4ce:	f000 ffbd 	bl	800e44c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d4d2:	f001 fef1 	bl	800f2b8 <vPortEnterCritical>
 800d4d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d4dc:	b25b      	sxtb	r3, r3
 800d4de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4e2:	d103      	bne.n	800d4ec <xQueueGenericSend+0x174>
 800d4e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d4ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d4f2:	b25b      	sxtb	r3, r3
 800d4f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4f8:	d103      	bne.n	800d502 <xQueueGenericSend+0x18a>
 800d4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d502:	f001 ff0b 	bl	800f31c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d506:	1d3a      	adds	r2, r7, #4
 800d508:	f107 0314 	add.w	r3, r7, #20
 800d50c:	4611      	mov	r1, r2
 800d50e:	4618      	mov	r0, r3
 800d510:	f001 fa30 	bl	800e974 <xTaskCheckForTimeOut>
 800d514:	4603      	mov	r3, r0
 800d516:	2b00      	cmp	r3, #0
 800d518:	d124      	bne.n	800d564 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d51a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d51c:	f000 fd04 	bl	800df28 <prvIsQueueFull>
 800d520:	4603      	mov	r3, r0
 800d522:	2b00      	cmp	r3, #0
 800d524:	d018      	beq.n	800d558 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d528:	3310      	adds	r3, #16
 800d52a:	687a      	ldr	r2, [r7, #4]
 800d52c:	4611      	mov	r1, r2
 800d52e:	4618      	mov	r0, r3
 800d530:	f001 f980 	bl	800e834 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d534:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d536:	f000 fc8f 	bl	800de58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d53a:	f000 ff95 	bl	800e468 <xTaskResumeAll>
 800d53e:	4603      	mov	r3, r0
 800d540:	2b00      	cmp	r3, #0
 800d542:	f47f af7c 	bne.w	800d43e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d546:	4b0c      	ldr	r3, [pc, #48]	@ (800d578 <xQueueGenericSend+0x200>)
 800d548:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d54c:	601a      	str	r2, [r3, #0]
 800d54e:	f3bf 8f4f 	dsb	sy
 800d552:	f3bf 8f6f 	isb	sy
 800d556:	e772      	b.n	800d43e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d558:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d55a:	f000 fc7d 	bl	800de58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d55e:	f000 ff83 	bl	800e468 <xTaskResumeAll>
 800d562:	e76c      	b.n	800d43e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d564:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d566:	f000 fc77 	bl	800de58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d56a:	f000 ff7d 	bl	800e468 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d56e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d570:	4618      	mov	r0, r3
 800d572:	3738      	adds	r7, #56	@ 0x38
 800d574:	46bd      	mov	sp, r7
 800d576:	bd80      	pop	{r7, pc}
 800d578:	e000ed04 	.word	0xe000ed04

0800d57c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b090      	sub	sp, #64	@ 0x40
 800d580:	af00      	add	r7, sp, #0
 800d582:	60f8      	str	r0, [r7, #12]
 800d584:	60b9      	str	r1, [r7, #8]
 800d586:	607a      	str	r2, [r7, #4]
 800d588:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d590:	2b00      	cmp	r3, #0
 800d592:	d10b      	bne.n	800d5ac <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d598:	f383 8811 	msr	BASEPRI, r3
 800d59c:	f3bf 8f6f 	isb	sy
 800d5a0:	f3bf 8f4f 	dsb	sy
 800d5a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d5a6:	bf00      	nop
 800d5a8:	bf00      	nop
 800d5aa:	e7fd      	b.n	800d5a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d5ac:	68bb      	ldr	r3, [r7, #8]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d103      	bne.n	800d5ba <xQueueGenericSendFromISR+0x3e>
 800d5b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d101      	bne.n	800d5be <xQueueGenericSendFromISR+0x42>
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	e000      	b.n	800d5c0 <xQueueGenericSendFromISR+0x44>
 800d5be:	2300      	movs	r3, #0
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d10b      	bne.n	800d5dc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d5c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5c8:	f383 8811 	msr	BASEPRI, r3
 800d5cc:	f3bf 8f6f 	isb	sy
 800d5d0:	f3bf 8f4f 	dsb	sy
 800d5d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d5d6:	bf00      	nop
 800d5d8:	bf00      	nop
 800d5da:	e7fd      	b.n	800d5d8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	2b02      	cmp	r3, #2
 800d5e0:	d103      	bne.n	800d5ea <xQueueGenericSendFromISR+0x6e>
 800d5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5e6:	2b01      	cmp	r3, #1
 800d5e8:	d101      	bne.n	800d5ee <xQueueGenericSendFromISR+0x72>
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	e000      	b.n	800d5f0 <xQueueGenericSendFromISR+0x74>
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d10b      	bne.n	800d60c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d5f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5f8:	f383 8811 	msr	BASEPRI, r3
 800d5fc:	f3bf 8f6f 	isb	sy
 800d600:	f3bf 8f4f 	dsb	sy
 800d604:	623b      	str	r3, [r7, #32]
}
 800d606:	bf00      	nop
 800d608:	bf00      	nop
 800d60a:	e7fd      	b.n	800d608 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d60c:	f001 ff34 	bl	800f478 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d610:	f3ef 8211 	mrs	r2, BASEPRI
 800d614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d618:	f383 8811 	msr	BASEPRI, r3
 800d61c:	f3bf 8f6f 	isb	sy
 800d620:	f3bf 8f4f 	dsb	sy
 800d624:	61fa      	str	r2, [r7, #28]
 800d626:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d628:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d62a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d62c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d62e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d634:	429a      	cmp	r2, r3
 800d636:	d302      	bcc.n	800d63e <xQueueGenericSendFromISR+0xc2>
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	2b02      	cmp	r3, #2
 800d63c:	d12f      	bne.n	800d69e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d640:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d644:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d64a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d64c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d64e:	683a      	ldr	r2, [r7, #0]
 800d650:	68b9      	ldr	r1, [r7, #8]
 800d652:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d654:	f000 fb70 	bl	800dd38 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d658:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d65c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d660:	d112      	bne.n	800d688 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d666:	2b00      	cmp	r3, #0
 800d668:	d016      	beq.n	800d698 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d66a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d66c:	3324      	adds	r3, #36	@ 0x24
 800d66e:	4618      	mov	r0, r3
 800d670:	f001 f906 	bl	800e880 <xTaskRemoveFromEventList>
 800d674:	4603      	mov	r3, r0
 800d676:	2b00      	cmp	r3, #0
 800d678:	d00e      	beq.n	800d698 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d00b      	beq.n	800d698 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2201      	movs	r2, #1
 800d684:	601a      	str	r2, [r3, #0]
 800d686:	e007      	b.n	800d698 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d688:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d68c:	3301      	adds	r3, #1
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	b25a      	sxtb	r2, r3
 800d692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d694:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d698:	2301      	movs	r3, #1
 800d69a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d69c:	e001      	b.n	800d6a2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d6a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6a4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d6ac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d6ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	3740      	adds	r7, #64	@ 0x40
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b08e      	sub	sp, #56	@ 0x38
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800d6c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d10b      	bne.n	800d6e4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800d6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6d0:	f383 8811 	msr	BASEPRI, r3
 800d6d4:	f3bf 8f6f 	isb	sy
 800d6d8:	f3bf 8f4f 	dsb	sy
 800d6dc:	623b      	str	r3, [r7, #32]
}
 800d6de:	bf00      	nop
 800d6e0:	bf00      	nop
 800d6e2:	e7fd      	b.n	800d6e0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d6e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d00b      	beq.n	800d704 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800d6ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6f0:	f383 8811 	msr	BASEPRI, r3
 800d6f4:	f3bf 8f6f 	isb	sy
 800d6f8:	f3bf 8f4f 	dsb	sy
 800d6fc:	61fb      	str	r3, [r7, #28]
}
 800d6fe:	bf00      	nop
 800d700:	bf00      	nop
 800d702:	e7fd      	b.n	800d700 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800d704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d103      	bne.n	800d714 <xQueueGiveFromISR+0x5c>
 800d70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d70e:	689b      	ldr	r3, [r3, #8]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d101      	bne.n	800d718 <xQueueGiveFromISR+0x60>
 800d714:	2301      	movs	r3, #1
 800d716:	e000      	b.n	800d71a <xQueueGiveFromISR+0x62>
 800d718:	2300      	movs	r3, #0
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d10b      	bne.n	800d736 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800d71e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d722:	f383 8811 	msr	BASEPRI, r3
 800d726:	f3bf 8f6f 	isb	sy
 800d72a:	f3bf 8f4f 	dsb	sy
 800d72e:	61bb      	str	r3, [r7, #24]
}
 800d730:	bf00      	nop
 800d732:	bf00      	nop
 800d734:	e7fd      	b.n	800d732 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d736:	f001 fe9f 	bl	800f478 <vPortValidateInterruptPriority>
	__asm volatile
 800d73a:	f3ef 8211 	mrs	r2, BASEPRI
 800d73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d742:	f383 8811 	msr	BASEPRI, r3
 800d746:	f3bf 8f6f 	isb	sy
 800d74a:	f3bf 8f4f 	dsb	sy
 800d74e:	617a      	str	r2, [r7, #20]
 800d750:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800d752:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d754:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d75a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800d75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d75e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d760:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d762:	429a      	cmp	r2, r3
 800d764:	d22b      	bcs.n	800d7be <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d768:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d76c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d772:	1c5a      	adds	r2, r3, #1
 800d774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d776:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d778:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d77c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d780:	d112      	bne.n	800d7a8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d786:	2b00      	cmp	r3, #0
 800d788:	d016      	beq.n	800d7b8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d78c:	3324      	adds	r3, #36	@ 0x24
 800d78e:	4618      	mov	r0, r3
 800d790:	f001 f876 	bl	800e880 <xTaskRemoveFromEventList>
 800d794:	4603      	mov	r3, r0
 800d796:	2b00      	cmp	r3, #0
 800d798:	d00e      	beq.n	800d7b8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d00b      	beq.n	800d7b8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	2201      	movs	r2, #1
 800d7a4:	601a      	str	r2, [r3, #0]
 800d7a6:	e007      	b.n	800d7b8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d7a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7ac:	3301      	adds	r3, #1
 800d7ae:	b2db      	uxtb	r3, r3
 800d7b0:	b25a      	sxtb	r2, r3
 800d7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7bc:	e001      	b.n	800d7c2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d7be:	2300      	movs	r3, #0
 800d7c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7c4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	f383 8811 	msr	BASEPRI, r3
}
 800d7cc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d7ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	3738      	adds	r7, #56	@ 0x38
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}

0800d7d8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b08c      	sub	sp, #48	@ 0x30
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	60f8      	str	r0, [r7, #12]
 800d7e0:	60b9      	str	r1, [r7, #8]
 800d7e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d7ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d10b      	bne.n	800d80a <xQueueReceive+0x32>
	__asm volatile
 800d7f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7f6:	f383 8811 	msr	BASEPRI, r3
 800d7fa:	f3bf 8f6f 	isb	sy
 800d7fe:	f3bf 8f4f 	dsb	sy
 800d802:	623b      	str	r3, [r7, #32]
}
 800d804:	bf00      	nop
 800d806:	bf00      	nop
 800d808:	e7fd      	b.n	800d806 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d103      	bne.n	800d818 <xQueueReceive+0x40>
 800d810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d814:	2b00      	cmp	r3, #0
 800d816:	d101      	bne.n	800d81c <xQueueReceive+0x44>
 800d818:	2301      	movs	r3, #1
 800d81a:	e000      	b.n	800d81e <xQueueReceive+0x46>
 800d81c:	2300      	movs	r3, #0
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d10b      	bne.n	800d83a <xQueueReceive+0x62>
	__asm volatile
 800d822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d826:	f383 8811 	msr	BASEPRI, r3
 800d82a:	f3bf 8f6f 	isb	sy
 800d82e:	f3bf 8f4f 	dsb	sy
 800d832:	61fb      	str	r3, [r7, #28]
}
 800d834:	bf00      	nop
 800d836:	bf00      	nop
 800d838:	e7fd      	b.n	800d836 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d83a:	f001 f9e9 	bl	800ec10 <xTaskGetSchedulerState>
 800d83e:	4603      	mov	r3, r0
 800d840:	2b00      	cmp	r3, #0
 800d842:	d102      	bne.n	800d84a <xQueueReceive+0x72>
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d101      	bne.n	800d84e <xQueueReceive+0x76>
 800d84a:	2301      	movs	r3, #1
 800d84c:	e000      	b.n	800d850 <xQueueReceive+0x78>
 800d84e:	2300      	movs	r3, #0
 800d850:	2b00      	cmp	r3, #0
 800d852:	d10b      	bne.n	800d86c <xQueueReceive+0x94>
	__asm volatile
 800d854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d858:	f383 8811 	msr	BASEPRI, r3
 800d85c:	f3bf 8f6f 	isb	sy
 800d860:	f3bf 8f4f 	dsb	sy
 800d864:	61bb      	str	r3, [r7, #24]
}
 800d866:	bf00      	nop
 800d868:	bf00      	nop
 800d86a:	e7fd      	b.n	800d868 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d86c:	f001 fd24 	bl	800f2b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d874:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d01f      	beq.n	800d8bc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d87c:	68b9      	ldr	r1, [r7, #8]
 800d87e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d880:	f000 fac4 	bl	800de0c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d886:	1e5a      	subs	r2, r3, #1
 800d888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d88a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d88c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d88e:	691b      	ldr	r3, [r3, #16]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d00f      	beq.n	800d8b4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d896:	3310      	adds	r3, #16
 800d898:	4618      	mov	r0, r3
 800d89a:	f000 fff1 	bl	800e880 <xTaskRemoveFromEventList>
 800d89e:	4603      	mov	r3, r0
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d007      	beq.n	800d8b4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d8a4:	4b3c      	ldr	r3, [pc, #240]	@ (800d998 <xQueueReceive+0x1c0>)
 800d8a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d8aa:	601a      	str	r2, [r3, #0]
 800d8ac:	f3bf 8f4f 	dsb	sy
 800d8b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d8b4:	f001 fd32 	bl	800f31c <vPortExitCritical>
				return pdPASS;
 800d8b8:	2301      	movs	r3, #1
 800d8ba:	e069      	b.n	800d990 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d103      	bne.n	800d8ca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d8c2:	f001 fd2b 	bl	800f31c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	e062      	b.n	800d990 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d8ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d106      	bne.n	800d8de <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d8d0:	f107 0310 	add.w	r3, r7, #16
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	f001 f837 	bl	800e948 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d8da:	2301      	movs	r3, #1
 800d8dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d8de:	f001 fd1d 	bl	800f31c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d8e2:	f000 fdb3 	bl	800e44c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d8e6:	f001 fce7 	bl	800f2b8 <vPortEnterCritical>
 800d8ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d8f0:	b25b      	sxtb	r3, r3
 800d8f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8f6:	d103      	bne.n	800d900 <xQueueReceive+0x128>
 800d8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d902:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d906:	b25b      	sxtb	r3, r3
 800d908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d90c:	d103      	bne.n	800d916 <xQueueReceive+0x13e>
 800d90e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d910:	2200      	movs	r2, #0
 800d912:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d916:	f001 fd01 	bl	800f31c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d91a:	1d3a      	adds	r2, r7, #4
 800d91c:	f107 0310 	add.w	r3, r7, #16
 800d920:	4611      	mov	r1, r2
 800d922:	4618      	mov	r0, r3
 800d924:	f001 f826 	bl	800e974 <xTaskCheckForTimeOut>
 800d928:	4603      	mov	r3, r0
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d123      	bne.n	800d976 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d92e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d930:	f000 fae4 	bl	800defc <prvIsQueueEmpty>
 800d934:	4603      	mov	r3, r0
 800d936:	2b00      	cmp	r3, #0
 800d938:	d017      	beq.n	800d96a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d93a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d93c:	3324      	adds	r3, #36	@ 0x24
 800d93e:	687a      	ldr	r2, [r7, #4]
 800d940:	4611      	mov	r1, r2
 800d942:	4618      	mov	r0, r3
 800d944:	f000 ff76 	bl	800e834 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d948:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d94a:	f000 fa85 	bl	800de58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d94e:	f000 fd8b 	bl	800e468 <xTaskResumeAll>
 800d952:	4603      	mov	r3, r0
 800d954:	2b00      	cmp	r3, #0
 800d956:	d189      	bne.n	800d86c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d958:	4b0f      	ldr	r3, [pc, #60]	@ (800d998 <xQueueReceive+0x1c0>)
 800d95a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d95e:	601a      	str	r2, [r3, #0]
 800d960:	f3bf 8f4f 	dsb	sy
 800d964:	f3bf 8f6f 	isb	sy
 800d968:	e780      	b.n	800d86c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d96a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d96c:	f000 fa74 	bl	800de58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d970:	f000 fd7a 	bl	800e468 <xTaskResumeAll>
 800d974:	e77a      	b.n	800d86c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d976:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d978:	f000 fa6e 	bl	800de58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d97c:	f000 fd74 	bl	800e468 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d980:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d982:	f000 fabb 	bl	800defc <prvIsQueueEmpty>
 800d986:	4603      	mov	r3, r0
 800d988:	2b00      	cmp	r3, #0
 800d98a:	f43f af6f 	beq.w	800d86c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d98e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d990:	4618      	mov	r0, r3
 800d992:	3730      	adds	r7, #48	@ 0x30
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}
 800d998:	e000ed04 	.word	0xe000ed04

0800d99c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b08e      	sub	sp, #56	@ 0x38
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
 800d9a4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d9b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d10b      	bne.n	800d9d0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800d9b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9bc:	f383 8811 	msr	BASEPRI, r3
 800d9c0:	f3bf 8f6f 	isb	sy
 800d9c4:	f3bf 8f4f 	dsb	sy
 800d9c8:	623b      	str	r3, [r7, #32]
}
 800d9ca:	bf00      	nop
 800d9cc:	bf00      	nop
 800d9ce:	e7fd      	b.n	800d9cc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d9d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d00b      	beq.n	800d9f0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800d9d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9dc:	f383 8811 	msr	BASEPRI, r3
 800d9e0:	f3bf 8f6f 	isb	sy
 800d9e4:	f3bf 8f4f 	dsb	sy
 800d9e8:	61fb      	str	r3, [r7, #28]
}
 800d9ea:	bf00      	nop
 800d9ec:	bf00      	nop
 800d9ee:	e7fd      	b.n	800d9ec <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d9f0:	f001 f90e 	bl	800ec10 <xTaskGetSchedulerState>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d102      	bne.n	800da00 <xQueueSemaphoreTake+0x64>
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d101      	bne.n	800da04 <xQueueSemaphoreTake+0x68>
 800da00:	2301      	movs	r3, #1
 800da02:	e000      	b.n	800da06 <xQueueSemaphoreTake+0x6a>
 800da04:	2300      	movs	r3, #0
 800da06:	2b00      	cmp	r3, #0
 800da08:	d10b      	bne.n	800da22 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800da0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da0e:	f383 8811 	msr	BASEPRI, r3
 800da12:	f3bf 8f6f 	isb	sy
 800da16:	f3bf 8f4f 	dsb	sy
 800da1a:	61bb      	str	r3, [r7, #24]
}
 800da1c:	bf00      	nop
 800da1e:	bf00      	nop
 800da20:	e7fd      	b.n	800da1e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800da22:	f001 fc49 	bl	800f2b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800da26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da2a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800da2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d024      	beq.n	800da7c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800da32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da34:	1e5a      	subs	r2, r3, #1
 800da36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da38:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800da3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d104      	bne.n	800da4c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800da42:	f001 fa91 	bl	800ef68 <pvTaskIncrementMutexHeldCount>
 800da46:	4602      	mov	r2, r0
 800da48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da4a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da4e:	691b      	ldr	r3, [r3, #16]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d00f      	beq.n	800da74 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da56:	3310      	adds	r3, #16
 800da58:	4618      	mov	r0, r3
 800da5a:	f000 ff11 	bl	800e880 <xTaskRemoveFromEventList>
 800da5e:	4603      	mov	r3, r0
 800da60:	2b00      	cmp	r3, #0
 800da62:	d007      	beq.n	800da74 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800da64:	4b54      	ldr	r3, [pc, #336]	@ (800dbb8 <xQueueSemaphoreTake+0x21c>)
 800da66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da6a:	601a      	str	r2, [r3, #0]
 800da6c:	f3bf 8f4f 	dsb	sy
 800da70:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800da74:	f001 fc52 	bl	800f31c <vPortExitCritical>
				return pdPASS;
 800da78:	2301      	movs	r3, #1
 800da7a:	e098      	b.n	800dbae <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d112      	bne.n	800daa8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800da82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da84:	2b00      	cmp	r3, #0
 800da86:	d00b      	beq.n	800daa0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800da88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da8c:	f383 8811 	msr	BASEPRI, r3
 800da90:	f3bf 8f6f 	isb	sy
 800da94:	f3bf 8f4f 	dsb	sy
 800da98:	617b      	str	r3, [r7, #20]
}
 800da9a:	bf00      	nop
 800da9c:	bf00      	nop
 800da9e:	e7fd      	b.n	800da9c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800daa0:	f001 fc3c 	bl	800f31c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800daa4:	2300      	movs	r3, #0
 800daa6:	e082      	b.n	800dbae <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800daa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d106      	bne.n	800dabc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800daae:	f107 030c 	add.w	r3, r7, #12
 800dab2:	4618      	mov	r0, r3
 800dab4:	f000 ff48 	bl	800e948 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dab8:	2301      	movs	r3, #1
 800daba:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dabc:	f001 fc2e 	bl	800f31c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dac0:	f000 fcc4 	bl	800e44c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dac4:	f001 fbf8 	bl	800f2b8 <vPortEnterCritical>
 800dac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dace:	b25b      	sxtb	r3, r3
 800dad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dad4:	d103      	bne.n	800dade <xQueueSemaphoreTake+0x142>
 800dad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dad8:	2200      	movs	r2, #0
 800dada:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dae4:	b25b      	sxtb	r3, r3
 800dae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800daea:	d103      	bne.n	800daf4 <xQueueSemaphoreTake+0x158>
 800daec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daee:	2200      	movs	r2, #0
 800daf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800daf4:	f001 fc12 	bl	800f31c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800daf8:	463a      	mov	r2, r7
 800dafa:	f107 030c 	add.w	r3, r7, #12
 800dafe:	4611      	mov	r1, r2
 800db00:	4618      	mov	r0, r3
 800db02:	f000 ff37 	bl	800e974 <xTaskCheckForTimeOut>
 800db06:	4603      	mov	r3, r0
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d132      	bne.n	800db72 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800db0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db0e:	f000 f9f5 	bl	800defc <prvIsQueueEmpty>
 800db12:	4603      	mov	r3, r0
 800db14:	2b00      	cmp	r3, #0
 800db16:	d026      	beq.n	800db66 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d109      	bne.n	800db34 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800db20:	f001 fbca 	bl	800f2b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800db24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db26:	689b      	ldr	r3, [r3, #8]
 800db28:	4618      	mov	r0, r3
 800db2a:	f001 f88f 	bl	800ec4c <xTaskPriorityInherit>
 800db2e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800db30:	f001 fbf4 	bl	800f31c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800db34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db36:	3324      	adds	r3, #36	@ 0x24
 800db38:	683a      	ldr	r2, [r7, #0]
 800db3a:	4611      	mov	r1, r2
 800db3c:	4618      	mov	r0, r3
 800db3e:	f000 fe79 	bl	800e834 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800db42:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db44:	f000 f988 	bl	800de58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800db48:	f000 fc8e 	bl	800e468 <xTaskResumeAll>
 800db4c:	4603      	mov	r3, r0
 800db4e:	2b00      	cmp	r3, #0
 800db50:	f47f af67 	bne.w	800da22 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800db54:	4b18      	ldr	r3, [pc, #96]	@ (800dbb8 <xQueueSemaphoreTake+0x21c>)
 800db56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db5a:	601a      	str	r2, [r3, #0]
 800db5c:	f3bf 8f4f 	dsb	sy
 800db60:	f3bf 8f6f 	isb	sy
 800db64:	e75d      	b.n	800da22 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800db66:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db68:	f000 f976 	bl	800de58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800db6c:	f000 fc7c 	bl	800e468 <xTaskResumeAll>
 800db70:	e757      	b.n	800da22 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800db72:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db74:	f000 f970 	bl	800de58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800db78:	f000 fc76 	bl	800e468 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800db7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db7e:	f000 f9bd 	bl	800defc <prvIsQueueEmpty>
 800db82:	4603      	mov	r3, r0
 800db84:	2b00      	cmp	r3, #0
 800db86:	f43f af4c 	beq.w	800da22 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800db8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d00d      	beq.n	800dbac <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800db90:	f001 fb92 	bl	800f2b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800db94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db96:	f000 f8b7 	bl	800dd08 <prvGetDisinheritPriorityAfterTimeout>
 800db9a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800db9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db9e:	689b      	ldr	r3, [r3, #8]
 800dba0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dba2:	4618      	mov	r0, r3
 800dba4:	f001 f950 	bl	800ee48 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800dba8:	f001 fbb8 	bl	800f31c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dbac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dbae:	4618      	mov	r0, r3
 800dbb0:	3738      	adds	r7, #56	@ 0x38
 800dbb2:	46bd      	mov	sp, r7
 800dbb4:	bd80      	pop	{r7, pc}
 800dbb6:	bf00      	nop
 800dbb8:	e000ed04 	.word	0xe000ed04

0800dbbc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b08e      	sub	sp, #56	@ 0x38
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	60f8      	str	r0, [r7, #12]
 800dbc4:	60b9      	str	r1, [r7, #8]
 800dbc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800dbcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d10b      	bne.n	800dbea <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800dbd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbd6:	f383 8811 	msr	BASEPRI, r3
 800dbda:	f3bf 8f6f 	isb	sy
 800dbde:	f3bf 8f4f 	dsb	sy
 800dbe2:	623b      	str	r3, [r7, #32]
}
 800dbe4:	bf00      	nop
 800dbe6:	bf00      	nop
 800dbe8:	e7fd      	b.n	800dbe6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dbea:	68bb      	ldr	r3, [r7, #8]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d103      	bne.n	800dbf8 <xQueueReceiveFromISR+0x3c>
 800dbf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d101      	bne.n	800dbfc <xQueueReceiveFromISR+0x40>
 800dbf8:	2301      	movs	r3, #1
 800dbfa:	e000      	b.n	800dbfe <xQueueReceiveFromISR+0x42>
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d10b      	bne.n	800dc1a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800dc02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc06:	f383 8811 	msr	BASEPRI, r3
 800dc0a:	f3bf 8f6f 	isb	sy
 800dc0e:	f3bf 8f4f 	dsb	sy
 800dc12:	61fb      	str	r3, [r7, #28]
}
 800dc14:	bf00      	nop
 800dc16:	bf00      	nop
 800dc18:	e7fd      	b.n	800dc16 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dc1a:	f001 fc2d 	bl	800f478 <vPortValidateInterruptPriority>
	__asm volatile
 800dc1e:	f3ef 8211 	mrs	r2, BASEPRI
 800dc22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc26:	f383 8811 	msr	BASEPRI, r3
 800dc2a:	f3bf 8f6f 	isb	sy
 800dc2e:	f3bf 8f4f 	dsb	sy
 800dc32:	61ba      	str	r2, [r7, #24]
 800dc34:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800dc36:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dc38:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dc3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc3e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d02f      	beq.n	800dca6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800dc46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dc4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dc50:	68b9      	ldr	r1, [r7, #8]
 800dc52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dc54:	f000 f8da 	bl	800de0c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dc58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc5a:	1e5a      	subs	r2, r3, #1
 800dc5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc5e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800dc60:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dc64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc68:	d112      	bne.n	800dc90 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dc6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc6c:	691b      	ldr	r3, [r3, #16]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d016      	beq.n	800dca0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc74:	3310      	adds	r3, #16
 800dc76:	4618      	mov	r0, r3
 800dc78:	f000 fe02 	bl	800e880 <xTaskRemoveFromEventList>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d00e      	beq.n	800dca0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d00b      	beq.n	800dca0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2201      	movs	r2, #1
 800dc8c:	601a      	str	r2, [r3, #0]
 800dc8e:	e007      	b.n	800dca0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800dc90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dc94:	3301      	adds	r3, #1
 800dc96:	b2db      	uxtb	r3, r3
 800dc98:	b25a      	sxtb	r2, r3
 800dc9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800dca0:	2301      	movs	r3, #1
 800dca2:	637b      	str	r3, [r7, #52]	@ 0x34
 800dca4:	e001      	b.n	800dcaa <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800dca6:	2300      	movs	r3, #0
 800dca8:	637b      	str	r3, [r7, #52]	@ 0x34
 800dcaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcac:	613b      	str	r3, [r7, #16]
	__asm volatile
 800dcae:	693b      	ldr	r3, [r7, #16]
 800dcb0:	f383 8811 	msr	BASEPRI, r3
}
 800dcb4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dcb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800dcb8:	4618      	mov	r0, r3
 800dcba:	3738      	adds	r7, #56	@ 0x38
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}

0800dcc0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b084      	sub	sp, #16
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d10b      	bne.n	800dcea <vQueueDelete+0x2a>
	__asm volatile
 800dcd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcd6:	f383 8811 	msr	BASEPRI, r3
 800dcda:	f3bf 8f6f 	isb	sy
 800dcde:	f3bf 8f4f 	dsb	sy
 800dce2:	60bb      	str	r3, [r7, #8]
}
 800dce4:	bf00      	nop
 800dce6:	bf00      	nop
 800dce8:	e7fd      	b.n	800dce6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800dcea:	68f8      	ldr	r0, [r7, #12]
 800dcec:	f000 f934 	bl	800df58 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d102      	bne.n	800dd00 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800dcfa:	68f8      	ldr	r0, [r7, #12]
 800dcfc:	f001 fcd2 	bl	800f6a4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800dd00:	bf00      	nop
 800dd02:	3710      	adds	r7, #16
 800dd04:	46bd      	mov	sp, r7
 800dd06:	bd80      	pop	{r7, pc}

0800dd08 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800dd08:	b480      	push	{r7}
 800dd0a:	b085      	sub	sp, #20
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d006      	beq.n	800dd26 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	f1c3 0307 	rsb	r3, r3, #7
 800dd22:	60fb      	str	r3, [r7, #12]
 800dd24:	e001      	b.n	800dd2a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800dd26:	2300      	movs	r3, #0
 800dd28:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
	}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3714      	adds	r7, #20
 800dd30:	46bd      	mov	sp, r7
 800dd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd36:	4770      	bx	lr

0800dd38 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b086      	sub	sp, #24
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	60f8      	str	r0, [r7, #12]
 800dd40:	60b9      	str	r1, [r7, #8]
 800dd42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dd44:	2300      	movs	r3, #0
 800dd46:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd4c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d10d      	bne.n	800dd72 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d14d      	bne.n	800ddfa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	689b      	ldr	r3, [r3, #8]
 800dd62:	4618      	mov	r0, r3
 800dd64:	f000 ffe8 	bl	800ed38 <xTaskPriorityDisinherit>
 800dd68:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	609a      	str	r2, [r3, #8]
 800dd70:	e043      	b.n	800ddfa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d119      	bne.n	800ddac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	6858      	ldr	r0, [r3, #4]
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd80:	461a      	mov	r2, r3
 800dd82:	68b9      	ldr	r1, [r7, #8]
 800dd84:	f002 fd21 	bl	80107ca <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	685a      	ldr	r2, [r3, #4]
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd90:	441a      	add	r2, r3
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	685a      	ldr	r2, [r3, #4]
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	689b      	ldr	r3, [r3, #8]
 800dd9e:	429a      	cmp	r2, r3
 800dda0:	d32b      	bcc.n	800ddfa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	681a      	ldr	r2, [r3, #0]
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	605a      	str	r2, [r3, #4]
 800ddaa:	e026      	b.n	800ddfa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	68d8      	ldr	r0, [r3, #12]
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddb4:	461a      	mov	r2, r3
 800ddb6:	68b9      	ldr	r1, [r7, #8]
 800ddb8:	f002 fd07 	bl	80107ca <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	68da      	ldr	r2, [r3, #12]
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddc4:	425b      	negs	r3, r3
 800ddc6:	441a      	add	r2, r3
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	68da      	ldr	r2, [r3, #12]
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	429a      	cmp	r2, r3
 800ddd6:	d207      	bcs.n	800dde8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	689a      	ldr	r2, [r3, #8]
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dde0:	425b      	negs	r3, r3
 800dde2:	441a      	add	r2, r3
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2b02      	cmp	r3, #2
 800ddec:	d105      	bne.n	800ddfa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ddee:	693b      	ldr	r3, [r7, #16]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d002      	beq.n	800ddfa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ddf4:	693b      	ldr	r3, [r7, #16]
 800ddf6:	3b01      	subs	r3, #1
 800ddf8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ddfa:	693b      	ldr	r3, [r7, #16]
 800ddfc:	1c5a      	adds	r2, r3, #1
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800de02:	697b      	ldr	r3, [r7, #20]
}
 800de04:	4618      	mov	r0, r3
 800de06:	3718      	adds	r7, #24
 800de08:	46bd      	mov	sp, r7
 800de0a:	bd80      	pop	{r7, pc}

0800de0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800de0c:	b580      	push	{r7, lr}
 800de0e:	b082      	sub	sp, #8
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d018      	beq.n	800de50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	68da      	ldr	r2, [r3, #12]
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de26:	441a      	add	r2, r3
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	68da      	ldr	r2, [r3, #12]
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	689b      	ldr	r3, [r3, #8]
 800de34:	429a      	cmp	r2, r3
 800de36:	d303      	bcc.n	800de40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681a      	ldr	r2, [r3, #0]
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	68d9      	ldr	r1, [r3, #12]
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de48:	461a      	mov	r2, r3
 800de4a:	6838      	ldr	r0, [r7, #0]
 800de4c:	f002 fcbd 	bl	80107ca <memcpy>
	}
}
 800de50:	bf00      	nop
 800de52:	3708      	adds	r7, #8
 800de54:	46bd      	mov	sp, r7
 800de56:	bd80      	pop	{r7, pc}

0800de58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800de58:	b580      	push	{r7, lr}
 800de5a:	b084      	sub	sp, #16
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800de60:	f001 fa2a 	bl	800f2b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800de6c:	e011      	b.n	800de92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de72:	2b00      	cmp	r3, #0
 800de74:	d012      	beq.n	800de9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	3324      	adds	r3, #36	@ 0x24
 800de7a:	4618      	mov	r0, r3
 800de7c:	f000 fd00 	bl	800e880 <xTaskRemoveFromEventList>
 800de80:	4603      	mov	r3, r0
 800de82:	2b00      	cmp	r3, #0
 800de84:	d001      	beq.n	800de8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800de86:	f000 fdd9 	bl	800ea3c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800de8a:	7bfb      	ldrb	r3, [r7, #15]
 800de8c:	3b01      	subs	r3, #1
 800de8e:	b2db      	uxtb	r3, r3
 800de90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800de92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800de96:	2b00      	cmp	r3, #0
 800de98:	dce9      	bgt.n	800de6e <prvUnlockQueue+0x16>
 800de9a:	e000      	b.n	800de9e <prvUnlockQueue+0x46>
					break;
 800de9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	22ff      	movs	r2, #255	@ 0xff
 800dea2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800dea6:	f001 fa39 	bl	800f31c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800deaa:	f001 fa05 	bl	800f2b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800deb4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800deb6:	e011      	b.n	800dedc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	691b      	ldr	r3, [r3, #16]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d012      	beq.n	800dee6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	3310      	adds	r3, #16
 800dec4:	4618      	mov	r0, r3
 800dec6:	f000 fcdb 	bl	800e880 <xTaskRemoveFromEventList>
 800deca:	4603      	mov	r3, r0
 800decc:	2b00      	cmp	r3, #0
 800dece:	d001      	beq.n	800ded4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ded0:	f000 fdb4 	bl	800ea3c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ded4:	7bbb      	ldrb	r3, [r7, #14]
 800ded6:	3b01      	subs	r3, #1
 800ded8:	b2db      	uxtb	r3, r3
 800deda:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dedc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	dce9      	bgt.n	800deb8 <prvUnlockQueue+0x60>
 800dee4:	e000      	b.n	800dee8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dee6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	22ff      	movs	r2, #255	@ 0xff
 800deec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800def0:	f001 fa14 	bl	800f31c <vPortExitCritical>
}
 800def4:	bf00      	nop
 800def6:	3710      	adds	r7, #16
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}

0800defc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b084      	sub	sp, #16
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800df04:	f001 f9d8 	bl	800f2b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d102      	bne.n	800df16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800df10:	2301      	movs	r3, #1
 800df12:	60fb      	str	r3, [r7, #12]
 800df14:	e001      	b.n	800df1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800df16:	2300      	movs	r3, #0
 800df18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800df1a:	f001 f9ff 	bl	800f31c <vPortExitCritical>

	return xReturn;
 800df1e:	68fb      	ldr	r3, [r7, #12]
}
 800df20:	4618      	mov	r0, r3
 800df22:	3710      	adds	r7, #16
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}

0800df28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b084      	sub	sp, #16
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800df30:	f001 f9c2 	bl	800f2b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800df3c:	429a      	cmp	r2, r3
 800df3e:	d102      	bne.n	800df46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800df40:	2301      	movs	r3, #1
 800df42:	60fb      	str	r3, [r7, #12]
 800df44:	e001      	b.n	800df4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800df46:	2300      	movs	r3, #0
 800df48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800df4a:	f001 f9e7 	bl	800f31c <vPortExitCritical>

	return xReturn;
 800df4e:	68fb      	ldr	r3, [r7, #12]
}
 800df50:	4618      	mov	r0, r3
 800df52:	3710      	adds	r7, #16
 800df54:	46bd      	mov	sp, r7
 800df56:	bd80      	pop	{r7, pc}

0800df58 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800df58:	b480      	push	{r7}
 800df5a:	b085      	sub	sp, #20
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df60:	2300      	movs	r3, #0
 800df62:	60fb      	str	r3, [r7, #12]
 800df64:	e016      	b.n	800df94 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800df66:	4a10      	ldr	r2, [pc, #64]	@ (800dfa8 <vQueueUnregisterQueue+0x50>)
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	00db      	lsls	r3, r3, #3
 800df6c:	4413      	add	r3, r2
 800df6e:	685b      	ldr	r3, [r3, #4]
 800df70:	687a      	ldr	r2, [r7, #4]
 800df72:	429a      	cmp	r2, r3
 800df74:	d10b      	bne.n	800df8e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800df76:	4a0c      	ldr	r2, [pc, #48]	@ (800dfa8 <vQueueUnregisterQueue+0x50>)
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	2100      	movs	r1, #0
 800df7c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800df80:	4a09      	ldr	r2, [pc, #36]	@ (800dfa8 <vQueueUnregisterQueue+0x50>)
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	00db      	lsls	r3, r3, #3
 800df86:	4413      	add	r3, r2
 800df88:	2200      	movs	r2, #0
 800df8a:	605a      	str	r2, [r3, #4]
				break;
 800df8c:	e006      	b.n	800df9c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	3301      	adds	r3, #1
 800df92:	60fb      	str	r3, [r7, #12]
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	2b07      	cmp	r3, #7
 800df98:	d9e5      	bls.n	800df66 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800df9a:	bf00      	nop
 800df9c:	bf00      	nop
 800df9e:	3714      	adds	r7, #20
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa6:	4770      	bx	lr
 800dfa8:	200011a0 	.word	0x200011a0

0800dfac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b08e      	sub	sp, #56	@ 0x38
 800dfb0:	af04      	add	r7, sp, #16
 800dfb2:	60f8      	str	r0, [r7, #12]
 800dfb4:	60b9      	str	r1, [r7, #8]
 800dfb6:	607a      	str	r2, [r7, #4]
 800dfb8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dfba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d10b      	bne.n	800dfd8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800dfc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfc4:	f383 8811 	msr	BASEPRI, r3
 800dfc8:	f3bf 8f6f 	isb	sy
 800dfcc:	f3bf 8f4f 	dsb	sy
 800dfd0:	623b      	str	r3, [r7, #32]
}
 800dfd2:	bf00      	nop
 800dfd4:	bf00      	nop
 800dfd6:	e7fd      	b.n	800dfd4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dfd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d10b      	bne.n	800dff6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800dfde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfe2:	f383 8811 	msr	BASEPRI, r3
 800dfe6:	f3bf 8f6f 	isb	sy
 800dfea:	f3bf 8f4f 	dsb	sy
 800dfee:	61fb      	str	r3, [r7, #28]
}
 800dff0:	bf00      	nop
 800dff2:	bf00      	nop
 800dff4:	e7fd      	b.n	800dff2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dff6:	23a0      	movs	r3, #160	@ 0xa0
 800dff8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dffa:	693b      	ldr	r3, [r7, #16]
 800dffc:	2ba0      	cmp	r3, #160	@ 0xa0
 800dffe:	d00b      	beq.n	800e018 <xTaskCreateStatic+0x6c>
	__asm volatile
 800e000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e004:	f383 8811 	msr	BASEPRI, r3
 800e008:	f3bf 8f6f 	isb	sy
 800e00c:	f3bf 8f4f 	dsb	sy
 800e010:	61bb      	str	r3, [r7, #24]
}
 800e012:	bf00      	nop
 800e014:	bf00      	nop
 800e016:	e7fd      	b.n	800e014 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e018:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e01a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d01e      	beq.n	800e05e <xTaskCreateStatic+0xb2>
 800e020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e022:	2b00      	cmp	r3, #0
 800e024:	d01b      	beq.n	800e05e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e028:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e02c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e02e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e032:	2202      	movs	r2, #2
 800e034:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e038:	2300      	movs	r3, #0
 800e03a:	9303      	str	r3, [sp, #12]
 800e03c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e03e:	9302      	str	r3, [sp, #8]
 800e040:	f107 0314 	add.w	r3, r7, #20
 800e044:	9301      	str	r3, [sp, #4]
 800e046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e048:	9300      	str	r3, [sp, #0]
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	687a      	ldr	r2, [r7, #4]
 800e04e:	68b9      	ldr	r1, [r7, #8]
 800e050:	68f8      	ldr	r0, [r7, #12]
 800e052:	f000 f851 	bl	800e0f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e056:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e058:	f000 f8ee 	bl	800e238 <prvAddNewTaskToReadyList>
 800e05c:	e001      	b.n	800e062 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e05e:	2300      	movs	r3, #0
 800e060:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e062:	697b      	ldr	r3, [r7, #20]
	}
 800e064:	4618      	mov	r0, r3
 800e066:	3728      	adds	r7, #40	@ 0x28
 800e068:	46bd      	mov	sp, r7
 800e06a:	bd80      	pop	{r7, pc}

0800e06c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b08c      	sub	sp, #48	@ 0x30
 800e070:	af04      	add	r7, sp, #16
 800e072:	60f8      	str	r0, [r7, #12]
 800e074:	60b9      	str	r1, [r7, #8]
 800e076:	603b      	str	r3, [r7, #0]
 800e078:	4613      	mov	r3, r2
 800e07a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e07c:	88fb      	ldrh	r3, [r7, #6]
 800e07e:	009b      	lsls	r3, r3, #2
 800e080:	4618      	mov	r0, r3
 800e082:	f001 fa3b 	bl	800f4fc <pvPortMalloc>
 800e086:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e088:	697b      	ldr	r3, [r7, #20]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d00e      	beq.n	800e0ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e08e:	20a0      	movs	r0, #160	@ 0xa0
 800e090:	f001 fa34 	bl	800f4fc <pvPortMalloc>
 800e094:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e096:	69fb      	ldr	r3, [r7, #28]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d003      	beq.n	800e0a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e09c:	69fb      	ldr	r3, [r7, #28]
 800e09e:	697a      	ldr	r2, [r7, #20]
 800e0a0:	631a      	str	r2, [r3, #48]	@ 0x30
 800e0a2:	e005      	b.n	800e0b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e0a4:	6978      	ldr	r0, [r7, #20]
 800e0a6:	f001 fafd 	bl	800f6a4 <vPortFree>
 800e0aa:	e001      	b.n	800e0b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e0b0:	69fb      	ldr	r3, [r7, #28]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d017      	beq.n	800e0e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e0b6:	69fb      	ldr	r3, [r7, #28]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e0be:	88fa      	ldrh	r2, [r7, #6]
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	9303      	str	r3, [sp, #12]
 800e0c4:	69fb      	ldr	r3, [r7, #28]
 800e0c6:	9302      	str	r3, [sp, #8]
 800e0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ca:	9301      	str	r3, [sp, #4]
 800e0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0ce:	9300      	str	r3, [sp, #0]
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	68b9      	ldr	r1, [r7, #8]
 800e0d4:	68f8      	ldr	r0, [r7, #12]
 800e0d6:	f000 f80f 	bl	800e0f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e0da:	69f8      	ldr	r0, [r7, #28]
 800e0dc:	f000 f8ac 	bl	800e238 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e0e0:	2301      	movs	r3, #1
 800e0e2:	61bb      	str	r3, [r7, #24]
 800e0e4:	e002      	b.n	800e0ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e0e6:	f04f 33ff 	mov.w	r3, #4294967295
 800e0ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e0ec:	69bb      	ldr	r3, [r7, #24]
	}
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	3720      	adds	r7, #32
 800e0f2:	46bd      	mov	sp, r7
 800e0f4:	bd80      	pop	{r7, pc}
	...

0800e0f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	b088      	sub	sp, #32
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	60f8      	str	r0, [r7, #12]
 800e100:	60b9      	str	r1, [r7, #8]
 800e102:	607a      	str	r2, [r7, #4]
 800e104:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e108:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e110:	3b01      	subs	r3, #1
 800e112:	009b      	lsls	r3, r3, #2
 800e114:	4413      	add	r3, r2
 800e116:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e118:	69bb      	ldr	r3, [r7, #24]
 800e11a:	f023 0307 	bic.w	r3, r3, #7
 800e11e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e120:	69bb      	ldr	r3, [r7, #24]
 800e122:	f003 0307 	and.w	r3, r3, #7
 800e126:	2b00      	cmp	r3, #0
 800e128:	d00b      	beq.n	800e142 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800e12a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e12e:	f383 8811 	msr	BASEPRI, r3
 800e132:	f3bf 8f6f 	isb	sy
 800e136:	f3bf 8f4f 	dsb	sy
 800e13a:	617b      	str	r3, [r7, #20]
}
 800e13c:	bf00      	nop
 800e13e:	bf00      	nop
 800e140:	e7fd      	b.n	800e13e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e142:	68bb      	ldr	r3, [r7, #8]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d01f      	beq.n	800e188 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e148:	2300      	movs	r3, #0
 800e14a:	61fb      	str	r3, [r7, #28]
 800e14c:	e012      	b.n	800e174 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e14e:	68ba      	ldr	r2, [r7, #8]
 800e150:	69fb      	ldr	r3, [r7, #28]
 800e152:	4413      	add	r3, r2
 800e154:	7819      	ldrb	r1, [r3, #0]
 800e156:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e158:	69fb      	ldr	r3, [r7, #28]
 800e15a:	4413      	add	r3, r2
 800e15c:	3334      	adds	r3, #52	@ 0x34
 800e15e:	460a      	mov	r2, r1
 800e160:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e162:	68ba      	ldr	r2, [r7, #8]
 800e164:	69fb      	ldr	r3, [r7, #28]
 800e166:	4413      	add	r3, r2
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d006      	beq.n	800e17c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e16e:	69fb      	ldr	r3, [r7, #28]
 800e170:	3301      	adds	r3, #1
 800e172:	61fb      	str	r3, [r7, #28]
 800e174:	69fb      	ldr	r3, [r7, #28]
 800e176:	2b0f      	cmp	r3, #15
 800e178:	d9e9      	bls.n	800e14e <prvInitialiseNewTask+0x56>
 800e17a:	e000      	b.n	800e17e <prvInitialiseNewTask+0x86>
			{
				break;
 800e17c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e180:	2200      	movs	r2, #0
 800e182:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e186:	e003      	b.n	800e190 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e18a:	2200      	movs	r2, #0
 800e18c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e192:	2b06      	cmp	r3, #6
 800e194:	d901      	bls.n	800e19a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e196:	2306      	movs	r3, #6
 800e198:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e19a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e19c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e19e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e1a4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1a8:	2200      	movs	r2, #0
 800e1aa:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ae:	3304      	adds	r3, #4
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	f7fe febf 	bl	800cf34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e1b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1b8:	3318      	adds	r3, #24
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	f7fe feba 	bl	800cf34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e1c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1c8:	f1c3 0207 	rsb	r2, r3, #7
 800e1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e1d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d8:	2200      	movs	r2, #0
 800e1da:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e1de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e0:	2200      	movs	r2, #0
 800e1e2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e1e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1e8:	334c      	adds	r3, #76	@ 0x4c
 800e1ea:	224c      	movs	r2, #76	@ 0x4c
 800e1ec:	2100      	movs	r1, #0
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f002 fa0e 	bl	8010610 <memset>
 800e1f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1f6:	4a0d      	ldr	r2, [pc, #52]	@ (800e22c <prvInitialiseNewTask+0x134>)
 800e1f8:	651a      	str	r2, [r3, #80]	@ 0x50
 800e1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1fc:	4a0c      	ldr	r2, [pc, #48]	@ (800e230 <prvInitialiseNewTask+0x138>)
 800e1fe:	655a      	str	r2, [r3, #84]	@ 0x54
 800e200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e202:	4a0c      	ldr	r2, [pc, #48]	@ (800e234 <prvInitialiseNewTask+0x13c>)
 800e204:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e206:	683a      	ldr	r2, [r7, #0]
 800e208:	68f9      	ldr	r1, [r7, #12]
 800e20a:	69b8      	ldr	r0, [r7, #24]
 800e20c:	f000 ff26 	bl	800f05c <pxPortInitialiseStack>
 800e210:	4602      	mov	r2, r0
 800e212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e214:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d002      	beq.n	800e222 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e21e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e220:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e222:	bf00      	nop
 800e224:	3720      	adds	r7, #32
 800e226:	46bd      	mov	sp, r7
 800e228:	bd80      	pop	{r7, pc}
 800e22a:	bf00      	nop
 800e22c:	20004f34 	.word	0x20004f34
 800e230:	20004f9c 	.word	0x20004f9c
 800e234:	20005004 	.word	0x20005004

0800e238 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b082      	sub	sp, #8
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e240:	f001 f83a 	bl	800f2b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e244:	4b2a      	ldr	r3, [pc, #168]	@ (800e2f0 <prvAddNewTaskToReadyList+0xb8>)
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	3301      	adds	r3, #1
 800e24a:	4a29      	ldr	r2, [pc, #164]	@ (800e2f0 <prvAddNewTaskToReadyList+0xb8>)
 800e24c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e24e:	4b29      	ldr	r3, [pc, #164]	@ (800e2f4 <prvAddNewTaskToReadyList+0xbc>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d109      	bne.n	800e26a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e256:	4a27      	ldr	r2, [pc, #156]	@ (800e2f4 <prvAddNewTaskToReadyList+0xbc>)
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e25c:	4b24      	ldr	r3, [pc, #144]	@ (800e2f0 <prvAddNewTaskToReadyList+0xb8>)
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	2b01      	cmp	r3, #1
 800e262:	d110      	bne.n	800e286 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e264:	f000 fc10 	bl	800ea88 <prvInitialiseTaskLists>
 800e268:	e00d      	b.n	800e286 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e26a:	4b23      	ldr	r3, [pc, #140]	@ (800e2f8 <prvAddNewTaskToReadyList+0xc0>)
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d109      	bne.n	800e286 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e272:	4b20      	ldr	r3, [pc, #128]	@ (800e2f4 <prvAddNewTaskToReadyList+0xbc>)
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e27c:	429a      	cmp	r2, r3
 800e27e:	d802      	bhi.n	800e286 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e280:	4a1c      	ldr	r2, [pc, #112]	@ (800e2f4 <prvAddNewTaskToReadyList+0xbc>)
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e286:	4b1d      	ldr	r3, [pc, #116]	@ (800e2fc <prvAddNewTaskToReadyList+0xc4>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	3301      	adds	r3, #1
 800e28c:	4a1b      	ldr	r2, [pc, #108]	@ (800e2fc <prvAddNewTaskToReadyList+0xc4>)
 800e28e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e294:	2201      	movs	r2, #1
 800e296:	409a      	lsls	r2, r3
 800e298:	4b19      	ldr	r3, [pc, #100]	@ (800e300 <prvAddNewTaskToReadyList+0xc8>)
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	4313      	orrs	r3, r2
 800e29e:	4a18      	ldr	r2, [pc, #96]	@ (800e300 <prvAddNewTaskToReadyList+0xc8>)
 800e2a0:	6013      	str	r3, [r2, #0]
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2a6:	4613      	mov	r3, r2
 800e2a8:	009b      	lsls	r3, r3, #2
 800e2aa:	4413      	add	r3, r2
 800e2ac:	009b      	lsls	r3, r3, #2
 800e2ae:	4a15      	ldr	r2, [pc, #84]	@ (800e304 <prvAddNewTaskToReadyList+0xcc>)
 800e2b0:	441a      	add	r2, r3
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	3304      	adds	r3, #4
 800e2b6:	4619      	mov	r1, r3
 800e2b8:	4610      	mov	r0, r2
 800e2ba:	f7fe fe48 	bl	800cf4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e2be:	f001 f82d 	bl	800f31c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e2c2:	4b0d      	ldr	r3, [pc, #52]	@ (800e2f8 <prvAddNewTaskToReadyList+0xc0>)
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d00e      	beq.n	800e2e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e2ca:	4b0a      	ldr	r3, [pc, #40]	@ (800e2f4 <prvAddNewTaskToReadyList+0xbc>)
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2d4:	429a      	cmp	r2, r3
 800e2d6:	d207      	bcs.n	800e2e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e2d8:	4b0b      	ldr	r3, [pc, #44]	@ (800e308 <prvAddNewTaskToReadyList+0xd0>)
 800e2da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2de:	601a      	str	r2, [r3, #0]
 800e2e0:	f3bf 8f4f 	dsb	sy
 800e2e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e2e8:	bf00      	nop
 800e2ea:	3708      	adds	r7, #8
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	bd80      	pop	{r7, pc}
 800e2f0:	200012e0 	.word	0x200012e0
 800e2f4:	200011e0 	.word	0x200011e0
 800e2f8:	200012ec 	.word	0x200012ec
 800e2fc:	200012fc 	.word	0x200012fc
 800e300:	200012e8 	.word	0x200012e8
 800e304:	200011e4 	.word	0x200011e4
 800e308:	e000ed04 	.word	0xe000ed04

0800e30c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b084      	sub	sp, #16
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e314:	2300      	movs	r3, #0
 800e316:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d018      	beq.n	800e350 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e31e:	4b14      	ldr	r3, [pc, #80]	@ (800e370 <vTaskDelay+0x64>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d00b      	beq.n	800e33e <vTaskDelay+0x32>
	__asm volatile
 800e326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e32a:	f383 8811 	msr	BASEPRI, r3
 800e32e:	f3bf 8f6f 	isb	sy
 800e332:	f3bf 8f4f 	dsb	sy
 800e336:	60bb      	str	r3, [r7, #8]
}
 800e338:	bf00      	nop
 800e33a:	bf00      	nop
 800e33c:	e7fd      	b.n	800e33a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e33e:	f000 f885 	bl	800e44c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e342:	2100      	movs	r1, #0
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f000 fe23 	bl	800ef90 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e34a:	f000 f88d 	bl	800e468 <xTaskResumeAll>
 800e34e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d107      	bne.n	800e366 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e356:	4b07      	ldr	r3, [pc, #28]	@ (800e374 <vTaskDelay+0x68>)
 800e358:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e35c:	601a      	str	r2, [r3, #0]
 800e35e:	f3bf 8f4f 	dsb	sy
 800e362:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e366:	bf00      	nop
 800e368:	3710      	adds	r7, #16
 800e36a:	46bd      	mov	sp, r7
 800e36c:	bd80      	pop	{r7, pc}
 800e36e:	bf00      	nop
 800e370:	20001308 	.word	0x20001308
 800e374:	e000ed04 	.word	0xe000ed04

0800e378 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b08a      	sub	sp, #40	@ 0x28
 800e37c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e37e:	2300      	movs	r3, #0
 800e380:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e382:	2300      	movs	r3, #0
 800e384:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e386:	463a      	mov	r2, r7
 800e388:	1d39      	adds	r1, r7, #4
 800e38a:	f107 0308 	add.w	r3, r7, #8
 800e38e:	4618      	mov	r0, r3
 800e390:	f7f4 fe3a 	bl	8003008 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e394:	6839      	ldr	r1, [r7, #0]
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	68ba      	ldr	r2, [r7, #8]
 800e39a:	9202      	str	r2, [sp, #8]
 800e39c:	9301      	str	r3, [sp, #4]
 800e39e:	2300      	movs	r3, #0
 800e3a0:	9300      	str	r3, [sp, #0]
 800e3a2:	2300      	movs	r3, #0
 800e3a4:	460a      	mov	r2, r1
 800e3a6:	4921      	ldr	r1, [pc, #132]	@ (800e42c <vTaskStartScheduler+0xb4>)
 800e3a8:	4821      	ldr	r0, [pc, #132]	@ (800e430 <vTaskStartScheduler+0xb8>)
 800e3aa:	f7ff fdff 	bl	800dfac <xTaskCreateStatic>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	4a20      	ldr	r2, [pc, #128]	@ (800e434 <vTaskStartScheduler+0xbc>)
 800e3b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e3b4:	4b1f      	ldr	r3, [pc, #124]	@ (800e434 <vTaskStartScheduler+0xbc>)
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d002      	beq.n	800e3c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e3bc:	2301      	movs	r3, #1
 800e3be:	617b      	str	r3, [r7, #20]
 800e3c0:	e001      	b.n	800e3c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e3c6:	697b      	ldr	r3, [r7, #20]
 800e3c8:	2b01      	cmp	r3, #1
 800e3ca:	d11b      	bne.n	800e404 <vTaskStartScheduler+0x8c>
	__asm volatile
 800e3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3d0:	f383 8811 	msr	BASEPRI, r3
 800e3d4:	f3bf 8f6f 	isb	sy
 800e3d8:	f3bf 8f4f 	dsb	sy
 800e3dc:	613b      	str	r3, [r7, #16]
}
 800e3de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e3e0:	4b15      	ldr	r3, [pc, #84]	@ (800e438 <vTaskStartScheduler+0xc0>)
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	334c      	adds	r3, #76	@ 0x4c
 800e3e6:	4a15      	ldr	r2, [pc, #84]	@ (800e43c <vTaskStartScheduler+0xc4>)
 800e3e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e3ea:	4b15      	ldr	r3, [pc, #84]	@ (800e440 <vTaskStartScheduler+0xc8>)
 800e3ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e3f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e3f2:	4b14      	ldr	r3, [pc, #80]	@ (800e444 <vTaskStartScheduler+0xcc>)
 800e3f4:	2201      	movs	r2, #1
 800e3f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e3f8:	4b13      	ldr	r3, [pc, #76]	@ (800e448 <vTaskStartScheduler+0xd0>)
 800e3fa:	2200      	movs	r2, #0
 800e3fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e3fe:	f000 feb7 	bl	800f170 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e402:	e00f      	b.n	800e424 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e404:	697b      	ldr	r3, [r7, #20]
 800e406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e40a:	d10b      	bne.n	800e424 <vTaskStartScheduler+0xac>
	__asm volatile
 800e40c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e410:	f383 8811 	msr	BASEPRI, r3
 800e414:	f3bf 8f6f 	isb	sy
 800e418:	f3bf 8f4f 	dsb	sy
 800e41c:	60fb      	str	r3, [r7, #12]
}
 800e41e:	bf00      	nop
 800e420:	bf00      	nop
 800e422:	e7fd      	b.n	800e420 <vTaskStartScheduler+0xa8>
}
 800e424:	bf00      	nop
 800e426:	3718      	adds	r7, #24
 800e428:	46bd      	mov	sp, r7
 800e42a:	bd80      	pop	{r7, pc}
 800e42c:	08013670 	.word	0x08013670
 800e430:	0800ea55 	.word	0x0800ea55
 800e434:	20001304 	.word	0x20001304
 800e438:	200011e0 	.word	0x200011e0
 800e43c:	2000001c 	.word	0x2000001c
 800e440:	20001300 	.word	0x20001300
 800e444:	200012ec 	.word	0x200012ec
 800e448:	200012e4 	.word	0x200012e4

0800e44c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e44c:	b480      	push	{r7}
 800e44e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e450:	4b04      	ldr	r3, [pc, #16]	@ (800e464 <vTaskSuspendAll+0x18>)
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	3301      	adds	r3, #1
 800e456:	4a03      	ldr	r2, [pc, #12]	@ (800e464 <vTaskSuspendAll+0x18>)
 800e458:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e45a:	bf00      	nop
 800e45c:	46bd      	mov	sp, r7
 800e45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e462:	4770      	bx	lr
 800e464:	20001308 	.word	0x20001308

0800e468 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b084      	sub	sp, #16
 800e46c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e46e:	2300      	movs	r3, #0
 800e470:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e472:	2300      	movs	r3, #0
 800e474:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e476:	4b42      	ldr	r3, [pc, #264]	@ (800e580 <xTaskResumeAll+0x118>)
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d10b      	bne.n	800e496 <xTaskResumeAll+0x2e>
	__asm volatile
 800e47e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e482:	f383 8811 	msr	BASEPRI, r3
 800e486:	f3bf 8f6f 	isb	sy
 800e48a:	f3bf 8f4f 	dsb	sy
 800e48e:	603b      	str	r3, [r7, #0]
}
 800e490:	bf00      	nop
 800e492:	bf00      	nop
 800e494:	e7fd      	b.n	800e492 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e496:	f000 ff0f 	bl	800f2b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e49a:	4b39      	ldr	r3, [pc, #228]	@ (800e580 <xTaskResumeAll+0x118>)
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	3b01      	subs	r3, #1
 800e4a0:	4a37      	ldr	r2, [pc, #220]	@ (800e580 <xTaskResumeAll+0x118>)
 800e4a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e4a4:	4b36      	ldr	r3, [pc, #216]	@ (800e580 <xTaskResumeAll+0x118>)
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d161      	bne.n	800e570 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e4ac:	4b35      	ldr	r3, [pc, #212]	@ (800e584 <xTaskResumeAll+0x11c>)
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d05d      	beq.n	800e570 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e4b4:	e02e      	b.n	800e514 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e4b6:	4b34      	ldr	r3, [pc, #208]	@ (800e588 <xTaskResumeAll+0x120>)
 800e4b8:	68db      	ldr	r3, [r3, #12]
 800e4ba:	68db      	ldr	r3, [r3, #12]
 800e4bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	3318      	adds	r3, #24
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	f7fe fda0 	bl	800d008 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	3304      	adds	r3, #4
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	f7fe fd9b 	bl	800d008 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	409a      	lsls	r2, r3
 800e4da:	4b2c      	ldr	r3, [pc, #176]	@ (800e58c <xTaskResumeAll+0x124>)
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	4313      	orrs	r3, r2
 800e4e0:	4a2a      	ldr	r2, [pc, #168]	@ (800e58c <xTaskResumeAll+0x124>)
 800e4e2:	6013      	str	r3, [r2, #0]
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4e8:	4613      	mov	r3, r2
 800e4ea:	009b      	lsls	r3, r3, #2
 800e4ec:	4413      	add	r3, r2
 800e4ee:	009b      	lsls	r3, r3, #2
 800e4f0:	4a27      	ldr	r2, [pc, #156]	@ (800e590 <xTaskResumeAll+0x128>)
 800e4f2:	441a      	add	r2, r3
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	3304      	adds	r3, #4
 800e4f8:	4619      	mov	r1, r3
 800e4fa:	4610      	mov	r0, r2
 800e4fc:	f7fe fd27 	bl	800cf4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e504:	4b23      	ldr	r3, [pc, #140]	@ (800e594 <xTaskResumeAll+0x12c>)
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e50a:	429a      	cmp	r2, r3
 800e50c:	d302      	bcc.n	800e514 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e50e:	4b22      	ldr	r3, [pc, #136]	@ (800e598 <xTaskResumeAll+0x130>)
 800e510:	2201      	movs	r2, #1
 800e512:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e514:	4b1c      	ldr	r3, [pc, #112]	@ (800e588 <xTaskResumeAll+0x120>)
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d1cc      	bne.n	800e4b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d001      	beq.n	800e526 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e522:	f000 fb55 	bl	800ebd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e526:	4b1d      	ldr	r3, [pc, #116]	@ (800e59c <xTaskResumeAll+0x134>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d010      	beq.n	800e554 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e532:	f000 f859 	bl	800e5e8 <xTaskIncrementTick>
 800e536:	4603      	mov	r3, r0
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d002      	beq.n	800e542 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e53c:	4b16      	ldr	r3, [pc, #88]	@ (800e598 <xTaskResumeAll+0x130>)
 800e53e:	2201      	movs	r2, #1
 800e540:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	3b01      	subs	r3, #1
 800e546:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d1f1      	bne.n	800e532 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e54e:	4b13      	ldr	r3, [pc, #76]	@ (800e59c <xTaskResumeAll+0x134>)
 800e550:	2200      	movs	r2, #0
 800e552:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e554:	4b10      	ldr	r3, [pc, #64]	@ (800e598 <xTaskResumeAll+0x130>)
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d009      	beq.n	800e570 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e55c:	2301      	movs	r3, #1
 800e55e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e560:	4b0f      	ldr	r3, [pc, #60]	@ (800e5a0 <xTaskResumeAll+0x138>)
 800e562:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e566:	601a      	str	r2, [r3, #0]
 800e568:	f3bf 8f4f 	dsb	sy
 800e56c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e570:	f000 fed4 	bl	800f31c <vPortExitCritical>

	return xAlreadyYielded;
 800e574:	68bb      	ldr	r3, [r7, #8]
}
 800e576:	4618      	mov	r0, r3
 800e578:	3710      	adds	r7, #16
 800e57a:	46bd      	mov	sp, r7
 800e57c:	bd80      	pop	{r7, pc}
 800e57e:	bf00      	nop
 800e580:	20001308 	.word	0x20001308
 800e584:	200012e0 	.word	0x200012e0
 800e588:	200012a0 	.word	0x200012a0
 800e58c:	200012e8 	.word	0x200012e8
 800e590:	200011e4 	.word	0x200011e4
 800e594:	200011e0 	.word	0x200011e0
 800e598:	200012f4 	.word	0x200012f4
 800e59c:	200012f0 	.word	0x200012f0
 800e5a0:	e000ed04 	.word	0xe000ed04

0800e5a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e5a4:	b480      	push	{r7}
 800e5a6:	b083      	sub	sp, #12
 800e5a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e5aa:	4b05      	ldr	r3, [pc, #20]	@ (800e5c0 <xTaskGetTickCount+0x1c>)
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e5b0:	687b      	ldr	r3, [r7, #4]
}
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	370c      	adds	r7, #12
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5bc:	4770      	bx	lr
 800e5be:	bf00      	nop
 800e5c0:	200012e4 	.word	0x200012e4

0800e5c4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b082      	sub	sp, #8
 800e5c8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e5ca:	f000 ff55 	bl	800f478 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e5d2:	4b04      	ldr	r3, [pc, #16]	@ (800e5e4 <xTaskGetTickCountFromISR+0x20>)
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e5d8:	683b      	ldr	r3, [r7, #0]
}
 800e5da:	4618      	mov	r0, r3
 800e5dc:	3708      	adds	r7, #8
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	bd80      	pop	{r7, pc}
 800e5e2:	bf00      	nop
 800e5e4:	200012e4 	.word	0x200012e4

0800e5e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	b086      	sub	sp, #24
 800e5ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e5f2:	4b53      	ldr	r3, [pc, #332]	@ (800e740 <xTaskIncrementTick+0x158>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	f040 8095 	bne.w	800e726 <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e5fc:	4b51      	ldr	r3, [pc, #324]	@ (800e744 <xTaskIncrementTick+0x15c>)
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	3301      	adds	r3, #1
 800e602:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e604:	4a4f      	ldr	r2, [pc, #316]	@ (800e744 <xTaskIncrementTick+0x15c>)
 800e606:	693b      	ldr	r3, [r7, #16]
 800e608:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e60a:	693b      	ldr	r3, [r7, #16]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d121      	bne.n	800e654 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e610:	4b4d      	ldr	r3, [pc, #308]	@ (800e748 <xTaskIncrementTick+0x160>)
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d00b      	beq.n	800e632 <xTaskIncrementTick+0x4a>
	__asm volatile
 800e61a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e61e:	f383 8811 	msr	BASEPRI, r3
 800e622:	f3bf 8f6f 	isb	sy
 800e626:	f3bf 8f4f 	dsb	sy
 800e62a:	603b      	str	r3, [r7, #0]
}
 800e62c:	bf00      	nop
 800e62e:	bf00      	nop
 800e630:	e7fd      	b.n	800e62e <xTaskIncrementTick+0x46>
 800e632:	4b45      	ldr	r3, [pc, #276]	@ (800e748 <xTaskIncrementTick+0x160>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	60fb      	str	r3, [r7, #12]
 800e638:	4b44      	ldr	r3, [pc, #272]	@ (800e74c <xTaskIncrementTick+0x164>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	4a42      	ldr	r2, [pc, #264]	@ (800e748 <xTaskIncrementTick+0x160>)
 800e63e:	6013      	str	r3, [r2, #0]
 800e640:	4a42      	ldr	r2, [pc, #264]	@ (800e74c <xTaskIncrementTick+0x164>)
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	6013      	str	r3, [r2, #0]
 800e646:	4b42      	ldr	r3, [pc, #264]	@ (800e750 <xTaskIncrementTick+0x168>)
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	3301      	adds	r3, #1
 800e64c:	4a40      	ldr	r2, [pc, #256]	@ (800e750 <xTaskIncrementTick+0x168>)
 800e64e:	6013      	str	r3, [r2, #0]
 800e650:	f000 fabe 	bl	800ebd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e654:	4b3f      	ldr	r3, [pc, #252]	@ (800e754 <xTaskIncrementTick+0x16c>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	693a      	ldr	r2, [r7, #16]
 800e65a:	429a      	cmp	r2, r3
 800e65c:	d348      	bcc.n	800e6f0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e65e:	4b3a      	ldr	r3, [pc, #232]	@ (800e748 <xTaskIncrementTick+0x160>)
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d104      	bne.n	800e672 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e668:	4b3a      	ldr	r3, [pc, #232]	@ (800e754 <xTaskIncrementTick+0x16c>)
 800e66a:	f04f 32ff 	mov.w	r2, #4294967295
 800e66e:	601a      	str	r2, [r3, #0]
					break;
 800e670:	e03e      	b.n	800e6f0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e672:	4b35      	ldr	r3, [pc, #212]	@ (800e748 <xTaskIncrementTick+0x160>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	68db      	ldr	r3, [r3, #12]
 800e678:	68db      	ldr	r3, [r3, #12]
 800e67a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e67c:	68bb      	ldr	r3, [r7, #8]
 800e67e:	685b      	ldr	r3, [r3, #4]
 800e680:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e682:	693a      	ldr	r2, [r7, #16]
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	429a      	cmp	r2, r3
 800e688:	d203      	bcs.n	800e692 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e68a:	4a32      	ldr	r2, [pc, #200]	@ (800e754 <xTaskIncrementTick+0x16c>)
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e690:	e02e      	b.n	800e6f0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e692:	68bb      	ldr	r3, [r7, #8]
 800e694:	3304      	adds	r3, #4
 800e696:	4618      	mov	r0, r3
 800e698:	f7fe fcb6 	bl	800d008 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e69c:	68bb      	ldr	r3, [r7, #8]
 800e69e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d004      	beq.n	800e6ae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	3318      	adds	r3, #24
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	f7fe fcad 	bl	800d008 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6b2:	2201      	movs	r2, #1
 800e6b4:	409a      	lsls	r2, r3
 800e6b6:	4b28      	ldr	r3, [pc, #160]	@ (800e758 <xTaskIncrementTick+0x170>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	4313      	orrs	r3, r2
 800e6bc:	4a26      	ldr	r2, [pc, #152]	@ (800e758 <xTaskIncrementTick+0x170>)
 800e6be:	6013      	str	r3, [r2, #0]
 800e6c0:	68bb      	ldr	r3, [r7, #8]
 800e6c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6c4:	4613      	mov	r3, r2
 800e6c6:	009b      	lsls	r3, r3, #2
 800e6c8:	4413      	add	r3, r2
 800e6ca:	009b      	lsls	r3, r3, #2
 800e6cc:	4a23      	ldr	r2, [pc, #140]	@ (800e75c <xTaskIncrementTick+0x174>)
 800e6ce:	441a      	add	r2, r3
 800e6d0:	68bb      	ldr	r3, [r7, #8]
 800e6d2:	3304      	adds	r3, #4
 800e6d4:	4619      	mov	r1, r3
 800e6d6:	4610      	mov	r0, r2
 800e6d8:	f7fe fc39 	bl	800cf4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e6dc:	68bb      	ldr	r3, [r7, #8]
 800e6de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6e0:	4b1f      	ldr	r3, [pc, #124]	@ (800e760 <xTaskIncrementTick+0x178>)
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6e6:	429a      	cmp	r2, r3
 800e6e8:	d3b9      	bcc.n	800e65e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e6ea:	2301      	movs	r3, #1
 800e6ec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e6ee:	e7b6      	b.n	800e65e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e6f0:	4b1b      	ldr	r3, [pc, #108]	@ (800e760 <xTaskIncrementTick+0x178>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6f6:	4919      	ldr	r1, [pc, #100]	@ (800e75c <xTaskIncrementTick+0x174>)
 800e6f8:	4613      	mov	r3, r2
 800e6fa:	009b      	lsls	r3, r3, #2
 800e6fc:	4413      	add	r3, r2
 800e6fe:	009b      	lsls	r3, r3, #2
 800e700:	440b      	add	r3, r1
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	2b01      	cmp	r3, #1
 800e706:	d901      	bls.n	800e70c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e708:	2301      	movs	r3, #1
 800e70a:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800e70c:	4b15      	ldr	r3, [pc, #84]	@ (800e764 <xTaskIncrementTick+0x17c>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d101      	bne.n	800e718 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 800e714:	f7f4 fc69 	bl	8002fea <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e718:	4b13      	ldr	r3, [pc, #76]	@ (800e768 <xTaskIncrementTick+0x180>)
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d009      	beq.n	800e734 <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 800e720:	2301      	movs	r3, #1
 800e722:	617b      	str	r3, [r7, #20]
 800e724:	e006      	b.n	800e734 <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e726:	4b0f      	ldr	r3, [pc, #60]	@ (800e764 <xTaskIncrementTick+0x17c>)
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	3301      	adds	r3, #1
 800e72c:	4a0d      	ldr	r2, [pc, #52]	@ (800e764 <xTaskIncrementTick+0x17c>)
 800e72e:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800e730:	f7f4 fc5b 	bl	8002fea <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800e734:	697b      	ldr	r3, [r7, #20]
}
 800e736:	4618      	mov	r0, r3
 800e738:	3718      	adds	r7, #24
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}
 800e73e:	bf00      	nop
 800e740:	20001308 	.word	0x20001308
 800e744:	200012e4 	.word	0x200012e4
 800e748:	20001298 	.word	0x20001298
 800e74c:	2000129c 	.word	0x2000129c
 800e750:	200012f8 	.word	0x200012f8
 800e754:	20001300 	.word	0x20001300
 800e758:	200012e8 	.word	0x200012e8
 800e75c:	200011e4 	.word	0x200011e4
 800e760:	200011e0 	.word	0x200011e0
 800e764:	200012f0 	.word	0x200012f0
 800e768:	200012f4 	.word	0x200012f4

0800e76c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e76c:	b480      	push	{r7}
 800e76e:	b087      	sub	sp, #28
 800e770:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e772:	4b2a      	ldr	r3, [pc, #168]	@ (800e81c <vTaskSwitchContext+0xb0>)
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d003      	beq.n	800e782 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e77a:	4b29      	ldr	r3, [pc, #164]	@ (800e820 <vTaskSwitchContext+0xb4>)
 800e77c:	2201      	movs	r2, #1
 800e77e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e780:	e045      	b.n	800e80e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800e782:	4b27      	ldr	r3, [pc, #156]	@ (800e820 <vTaskSwitchContext+0xb4>)
 800e784:	2200      	movs	r2, #0
 800e786:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e788:	4b26      	ldr	r3, [pc, #152]	@ (800e824 <vTaskSwitchContext+0xb8>)
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	fab3 f383 	clz	r3, r3
 800e794:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e796:	7afb      	ldrb	r3, [r7, #11]
 800e798:	f1c3 031f 	rsb	r3, r3, #31
 800e79c:	617b      	str	r3, [r7, #20]
 800e79e:	4922      	ldr	r1, [pc, #136]	@ (800e828 <vTaskSwitchContext+0xbc>)
 800e7a0:	697a      	ldr	r2, [r7, #20]
 800e7a2:	4613      	mov	r3, r2
 800e7a4:	009b      	lsls	r3, r3, #2
 800e7a6:	4413      	add	r3, r2
 800e7a8:	009b      	lsls	r3, r3, #2
 800e7aa:	440b      	add	r3, r1
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d10b      	bne.n	800e7ca <vTaskSwitchContext+0x5e>
	__asm volatile
 800e7b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7b6:	f383 8811 	msr	BASEPRI, r3
 800e7ba:	f3bf 8f6f 	isb	sy
 800e7be:	f3bf 8f4f 	dsb	sy
 800e7c2:	607b      	str	r3, [r7, #4]
}
 800e7c4:	bf00      	nop
 800e7c6:	bf00      	nop
 800e7c8:	e7fd      	b.n	800e7c6 <vTaskSwitchContext+0x5a>
 800e7ca:	697a      	ldr	r2, [r7, #20]
 800e7cc:	4613      	mov	r3, r2
 800e7ce:	009b      	lsls	r3, r3, #2
 800e7d0:	4413      	add	r3, r2
 800e7d2:	009b      	lsls	r3, r3, #2
 800e7d4:	4a14      	ldr	r2, [pc, #80]	@ (800e828 <vTaskSwitchContext+0xbc>)
 800e7d6:	4413      	add	r3, r2
 800e7d8:	613b      	str	r3, [r7, #16]
 800e7da:	693b      	ldr	r3, [r7, #16]
 800e7dc:	685b      	ldr	r3, [r3, #4]
 800e7de:	685a      	ldr	r2, [r3, #4]
 800e7e0:	693b      	ldr	r3, [r7, #16]
 800e7e2:	605a      	str	r2, [r3, #4]
 800e7e4:	693b      	ldr	r3, [r7, #16]
 800e7e6:	685a      	ldr	r2, [r3, #4]
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	3308      	adds	r3, #8
 800e7ec:	429a      	cmp	r2, r3
 800e7ee:	d104      	bne.n	800e7fa <vTaskSwitchContext+0x8e>
 800e7f0:	693b      	ldr	r3, [r7, #16]
 800e7f2:	685b      	ldr	r3, [r3, #4]
 800e7f4:	685a      	ldr	r2, [r3, #4]
 800e7f6:	693b      	ldr	r3, [r7, #16]
 800e7f8:	605a      	str	r2, [r3, #4]
 800e7fa:	693b      	ldr	r3, [r7, #16]
 800e7fc:	685b      	ldr	r3, [r3, #4]
 800e7fe:	68db      	ldr	r3, [r3, #12]
 800e800:	4a0a      	ldr	r2, [pc, #40]	@ (800e82c <vTaskSwitchContext+0xc0>)
 800e802:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e804:	4b09      	ldr	r3, [pc, #36]	@ (800e82c <vTaskSwitchContext+0xc0>)
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	334c      	adds	r3, #76	@ 0x4c
 800e80a:	4a09      	ldr	r2, [pc, #36]	@ (800e830 <vTaskSwitchContext+0xc4>)
 800e80c:	6013      	str	r3, [r2, #0]
}
 800e80e:	bf00      	nop
 800e810:	371c      	adds	r7, #28
 800e812:	46bd      	mov	sp, r7
 800e814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e818:	4770      	bx	lr
 800e81a:	bf00      	nop
 800e81c:	20001308 	.word	0x20001308
 800e820:	200012f4 	.word	0x200012f4
 800e824:	200012e8 	.word	0x200012e8
 800e828:	200011e4 	.word	0x200011e4
 800e82c:	200011e0 	.word	0x200011e0
 800e830:	2000001c 	.word	0x2000001c

0800e834 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b084      	sub	sp, #16
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
 800e83c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d10b      	bne.n	800e85c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e848:	f383 8811 	msr	BASEPRI, r3
 800e84c:	f3bf 8f6f 	isb	sy
 800e850:	f3bf 8f4f 	dsb	sy
 800e854:	60fb      	str	r3, [r7, #12]
}
 800e856:	bf00      	nop
 800e858:	bf00      	nop
 800e85a:	e7fd      	b.n	800e858 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e85c:	4b07      	ldr	r3, [pc, #28]	@ (800e87c <vTaskPlaceOnEventList+0x48>)
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	3318      	adds	r3, #24
 800e862:	4619      	mov	r1, r3
 800e864:	6878      	ldr	r0, [r7, #4]
 800e866:	f7fe fb96 	bl	800cf96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e86a:	2101      	movs	r1, #1
 800e86c:	6838      	ldr	r0, [r7, #0]
 800e86e:	f000 fb8f 	bl	800ef90 <prvAddCurrentTaskToDelayedList>
}
 800e872:	bf00      	nop
 800e874:	3710      	adds	r7, #16
 800e876:	46bd      	mov	sp, r7
 800e878:	bd80      	pop	{r7, pc}
 800e87a:	bf00      	nop
 800e87c:	200011e0 	.word	0x200011e0

0800e880 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e880:	b580      	push	{r7, lr}
 800e882:	b086      	sub	sp, #24
 800e884:	af00      	add	r7, sp, #0
 800e886:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	68db      	ldr	r3, [r3, #12]
 800e88c:	68db      	ldr	r3, [r3, #12]
 800e88e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e890:	693b      	ldr	r3, [r7, #16]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d10b      	bne.n	800e8ae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e89a:	f383 8811 	msr	BASEPRI, r3
 800e89e:	f3bf 8f6f 	isb	sy
 800e8a2:	f3bf 8f4f 	dsb	sy
 800e8a6:	60fb      	str	r3, [r7, #12]
}
 800e8a8:	bf00      	nop
 800e8aa:	bf00      	nop
 800e8ac:	e7fd      	b.n	800e8aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e8ae:	693b      	ldr	r3, [r7, #16]
 800e8b0:	3318      	adds	r3, #24
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	f7fe fba8 	bl	800d008 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8b8:	4b1d      	ldr	r3, [pc, #116]	@ (800e930 <xTaskRemoveFromEventList+0xb0>)
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d11c      	bne.n	800e8fa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e8c0:	693b      	ldr	r3, [r7, #16]
 800e8c2:	3304      	adds	r3, #4
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	f7fe fb9f 	bl	800d008 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e8ca:	693b      	ldr	r3, [r7, #16]
 800e8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8ce:	2201      	movs	r2, #1
 800e8d0:	409a      	lsls	r2, r3
 800e8d2:	4b18      	ldr	r3, [pc, #96]	@ (800e934 <xTaskRemoveFromEventList+0xb4>)
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	4313      	orrs	r3, r2
 800e8d8:	4a16      	ldr	r2, [pc, #88]	@ (800e934 <xTaskRemoveFromEventList+0xb4>)
 800e8da:	6013      	str	r3, [r2, #0]
 800e8dc:	693b      	ldr	r3, [r7, #16]
 800e8de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e8e0:	4613      	mov	r3, r2
 800e8e2:	009b      	lsls	r3, r3, #2
 800e8e4:	4413      	add	r3, r2
 800e8e6:	009b      	lsls	r3, r3, #2
 800e8e8:	4a13      	ldr	r2, [pc, #76]	@ (800e938 <xTaskRemoveFromEventList+0xb8>)
 800e8ea:	441a      	add	r2, r3
 800e8ec:	693b      	ldr	r3, [r7, #16]
 800e8ee:	3304      	adds	r3, #4
 800e8f0:	4619      	mov	r1, r3
 800e8f2:	4610      	mov	r0, r2
 800e8f4:	f7fe fb2b 	bl	800cf4e <vListInsertEnd>
 800e8f8:	e005      	b.n	800e906 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e8fa:	693b      	ldr	r3, [r7, #16]
 800e8fc:	3318      	adds	r3, #24
 800e8fe:	4619      	mov	r1, r3
 800e900:	480e      	ldr	r0, [pc, #56]	@ (800e93c <xTaskRemoveFromEventList+0xbc>)
 800e902:	f7fe fb24 	bl	800cf4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e906:	693b      	ldr	r3, [r7, #16]
 800e908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e90a:	4b0d      	ldr	r3, [pc, #52]	@ (800e940 <xTaskRemoveFromEventList+0xc0>)
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e910:	429a      	cmp	r2, r3
 800e912:	d905      	bls.n	800e920 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e914:	2301      	movs	r3, #1
 800e916:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e918:	4b0a      	ldr	r3, [pc, #40]	@ (800e944 <xTaskRemoveFromEventList+0xc4>)
 800e91a:	2201      	movs	r2, #1
 800e91c:	601a      	str	r2, [r3, #0]
 800e91e:	e001      	b.n	800e924 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e920:	2300      	movs	r3, #0
 800e922:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e924:	697b      	ldr	r3, [r7, #20]
}
 800e926:	4618      	mov	r0, r3
 800e928:	3718      	adds	r7, #24
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bd80      	pop	{r7, pc}
 800e92e:	bf00      	nop
 800e930:	20001308 	.word	0x20001308
 800e934:	200012e8 	.word	0x200012e8
 800e938:	200011e4 	.word	0x200011e4
 800e93c:	200012a0 	.word	0x200012a0
 800e940:	200011e0 	.word	0x200011e0
 800e944:	200012f4 	.word	0x200012f4

0800e948 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e948:	b480      	push	{r7}
 800e94a:	b083      	sub	sp, #12
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e950:	4b06      	ldr	r3, [pc, #24]	@ (800e96c <vTaskInternalSetTimeOutState+0x24>)
 800e952:	681a      	ldr	r2, [r3, #0]
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e958:	4b05      	ldr	r3, [pc, #20]	@ (800e970 <vTaskInternalSetTimeOutState+0x28>)
 800e95a:	681a      	ldr	r2, [r3, #0]
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	605a      	str	r2, [r3, #4]
}
 800e960:	bf00      	nop
 800e962:	370c      	adds	r7, #12
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr
 800e96c:	200012f8 	.word	0x200012f8
 800e970:	200012e4 	.word	0x200012e4

0800e974 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b088      	sub	sp, #32
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
 800e97c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d10b      	bne.n	800e99c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e988:	f383 8811 	msr	BASEPRI, r3
 800e98c:	f3bf 8f6f 	isb	sy
 800e990:	f3bf 8f4f 	dsb	sy
 800e994:	613b      	str	r3, [r7, #16]
}
 800e996:	bf00      	nop
 800e998:	bf00      	nop
 800e99a:	e7fd      	b.n	800e998 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d10b      	bne.n	800e9ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9a6:	f383 8811 	msr	BASEPRI, r3
 800e9aa:	f3bf 8f6f 	isb	sy
 800e9ae:	f3bf 8f4f 	dsb	sy
 800e9b2:	60fb      	str	r3, [r7, #12]
}
 800e9b4:	bf00      	nop
 800e9b6:	bf00      	nop
 800e9b8:	e7fd      	b.n	800e9b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e9ba:	f000 fc7d 	bl	800f2b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e9be:	4b1d      	ldr	r3, [pc, #116]	@ (800ea34 <xTaskCheckForTimeOut+0xc0>)
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	685b      	ldr	r3, [r3, #4]
 800e9c8:	69ba      	ldr	r2, [r7, #24]
 800e9ca:	1ad3      	subs	r3, r2, r3
 800e9cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e9ce:	683b      	ldr	r3, [r7, #0]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9d6:	d102      	bne.n	800e9de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e9d8:	2300      	movs	r3, #0
 800e9da:	61fb      	str	r3, [r7, #28]
 800e9dc:	e023      	b.n	800ea26 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	681a      	ldr	r2, [r3, #0]
 800e9e2:	4b15      	ldr	r3, [pc, #84]	@ (800ea38 <xTaskCheckForTimeOut+0xc4>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	429a      	cmp	r2, r3
 800e9e8:	d007      	beq.n	800e9fa <xTaskCheckForTimeOut+0x86>
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	685b      	ldr	r3, [r3, #4]
 800e9ee:	69ba      	ldr	r2, [r7, #24]
 800e9f0:	429a      	cmp	r2, r3
 800e9f2:	d302      	bcc.n	800e9fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e9f4:	2301      	movs	r3, #1
 800e9f6:	61fb      	str	r3, [r7, #28]
 800e9f8:	e015      	b.n	800ea26 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	697a      	ldr	r2, [r7, #20]
 800ea00:	429a      	cmp	r2, r3
 800ea02:	d20b      	bcs.n	800ea1c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ea04:	683b      	ldr	r3, [r7, #0]
 800ea06:	681a      	ldr	r2, [r3, #0]
 800ea08:	697b      	ldr	r3, [r7, #20]
 800ea0a:	1ad2      	subs	r2, r2, r3
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ea10:	6878      	ldr	r0, [r7, #4]
 800ea12:	f7ff ff99 	bl	800e948 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ea16:	2300      	movs	r3, #0
 800ea18:	61fb      	str	r3, [r7, #28]
 800ea1a:	e004      	b.n	800ea26 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ea1c:	683b      	ldr	r3, [r7, #0]
 800ea1e:	2200      	movs	r2, #0
 800ea20:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ea22:	2301      	movs	r3, #1
 800ea24:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ea26:	f000 fc79 	bl	800f31c <vPortExitCritical>

	return xReturn;
 800ea2a:	69fb      	ldr	r3, [r7, #28]
}
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	3720      	adds	r7, #32
 800ea30:	46bd      	mov	sp, r7
 800ea32:	bd80      	pop	{r7, pc}
 800ea34:	200012e4 	.word	0x200012e4
 800ea38:	200012f8 	.word	0x200012f8

0800ea3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ea3c:	b480      	push	{r7}
 800ea3e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ea40:	4b03      	ldr	r3, [pc, #12]	@ (800ea50 <vTaskMissedYield+0x14>)
 800ea42:	2201      	movs	r2, #1
 800ea44:	601a      	str	r2, [r3, #0]
}
 800ea46:	bf00      	nop
 800ea48:	46bd      	mov	sp, r7
 800ea4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4e:	4770      	bx	lr
 800ea50:	200012f4 	.word	0x200012f4

0800ea54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b082      	sub	sp, #8
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ea5c:	f000 f854 	bl	800eb08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ea60:	4b07      	ldr	r3, [pc, #28]	@ (800ea80 <prvIdleTask+0x2c>)
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	2b01      	cmp	r3, #1
 800ea66:	d907      	bls.n	800ea78 <prvIdleTask+0x24>
			{
				taskYIELD();
 800ea68:	4b06      	ldr	r3, [pc, #24]	@ (800ea84 <prvIdleTask+0x30>)
 800ea6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea6e:	601a      	str	r2, [r3, #0]
 800ea70:	f3bf 8f4f 	dsb	sy
 800ea74:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800ea78:	f7f4 fab0 	bl	8002fdc <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800ea7c:	e7ee      	b.n	800ea5c <prvIdleTask+0x8>
 800ea7e:	bf00      	nop
 800ea80:	200011e4 	.word	0x200011e4
 800ea84:	e000ed04 	.word	0xe000ed04

0800ea88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b082      	sub	sp, #8
 800ea8c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ea8e:	2300      	movs	r3, #0
 800ea90:	607b      	str	r3, [r7, #4]
 800ea92:	e00c      	b.n	800eaae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ea94:	687a      	ldr	r2, [r7, #4]
 800ea96:	4613      	mov	r3, r2
 800ea98:	009b      	lsls	r3, r3, #2
 800ea9a:	4413      	add	r3, r2
 800ea9c:	009b      	lsls	r3, r3, #2
 800ea9e:	4a12      	ldr	r2, [pc, #72]	@ (800eae8 <prvInitialiseTaskLists+0x60>)
 800eaa0:	4413      	add	r3, r2
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f7fe fa26 	bl	800cef4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	3301      	adds	r3, #1
 800eaac:	607b      	str	r3, [r7, #4]
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2b06      	cmp	r3, #6
 800eab2:	d9ef      	bls.n	800ea94 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800eab4:	480d      	ldr	r0, [pc, #52]	@ (800eaec <prvInitialiseTaskLists+0x64>)
 800eab6:	f7fe fa1d 	bl	800cef4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800eaba:	480d      	ldr	r0, [pc, #52]	@ (800eaf0 <prvInitialiseTaskLists+0x68>)
 800eabc:	f7fe fa1a 	bl	800cef4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800eac0:	480c      	ldr	r0, [pc, #48]	@ (800eaf4 <prvInitialiseTaskLists+0x6c>)
 800eac2:	f7fe fa17 	bl	800cef4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800eac6:	480c      	ldr	r0, [pc, #48]	@ (800eaf8 <prvInitialiseTaskLists+0x70>)
 800eac8:	f7fe fa14 	bl	800cef4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800eacc:	480b      	ldr	r0, [pc, #44]	@ (800eafc <prvInitialiseTaskLists+0x74>)
 800eace:	f7fe fa11 	bl	800cef4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ead2:	4b0b      	ldr	r3, [pc, #44]	@ (800eb00 <prvInitialiseTaskLists+0x78>)
 800ead4:	4a05      	ldr	r2, [pc, #20]	@ (800eaec <prvInitialiseTaskLists+0x64>)
 800ead6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ead8:	4b0a      	ldr	r3, [pc, #40]	@ (800eb04 <prvInitialiseTaskLists+0x7c>)
 800eada:	4a05      	ldr	r2, [pc, #20]	@ (800eaf0 <prvInitialiseTaskLists+0x68>)
 800eadc:	601a      	str	r2, [r3, #0]
}
 800eade:	bf00      	nop
 800eae0:	3708      	adds	r7, #8
 800eae2:	46bd      	mov	sp, r7
 800eae4:	bd80      	pop	{r7, pc}
 800eae6:	bf00      	nop
 800eae8:	200011e4 	.word	0x200011e4
 800eaec:	20001270 	.word	0x20001270
 800eaf0:	20001284 	.word	0x20001284
 800eaf4:	200012a0 	.word	0x200012a0
 800eaf8:	200012b4 	.word	0x200012b4
 800eafc:	200012cc 	.word	0x200012cc
 800eb00:	20001298 	.word	0x20001298
 800eb04:	2000129c 	.word	0x2000129c

0800eb08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b082      	sub	sp, #8
 800eb0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eb0e:	e019      	b.n	800eb44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800eb10:	f000 fbd2 	bl	800f2b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb14:	4b10      	ldr	r3, [pc, #64]	@ (800eb58 <prvCheckTasksWaitingTermination+0x50>)
 800eb16:	68db      	ldr	r3, [r3, #12]
 800eb18:	68db      	ldr	r3, [r3, #12]
 800eb1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	3304      	adds	r3, #4
 800eb20:	4618      	mov	r0, r3
 800eb22:	f7fe fa71 	bl	800d008 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800eb26:	4b0d      	ldr	r3, [pc, #52]	@ (800eb5c <prvCheckTasksWaitingTermination+0x54>)
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	3b01      	subs	r3, #1
 800eb2c:	4a0b      	ldr	r2, [pc, #44]	@ (800eb5c <prvCheckTasksWaitingTermination+0x54>)
 800eb2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800eb30:	4b0b      	ldr	r3, [pc, #44]	@ (800eb60 <prvCheckTasksWaitingTermination+0x58>)
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	3b01      	subs	r3, #1
 800eb36:	4a0a      	ldr	r2, [pc, #40]	@ (800eb60 <prvCheckTasksWaitingTermination+0x58>)
 800eb38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800eb3a:	f000 fbef 	bl	800f31c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f000 f810 	bl	800eb64 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eb44:	4b06      	ldr	r3, [pc, #24]	@ (800eb60 <prvCheckTasksWaitingTermination+0x58>)
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d1e1      	bne.n	800eb10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800eb4c:	bf00      	nop
 800eb4e:	bf00      	nop
 800eb50:	3708      	adds	r7, #8
 800eb52:	46bd      	mov	sp, r7
 800eb54:	bd80      	pop	{r7, pc}
 800eb56:	bf00      	nop
 800eb58:	200012b4 	.word	0x200012b4
 800eb5c:	200012e0 	.word	0x200012e0
 800eb60:	200012c8 	.word	0x200012c8

0800eb64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b084      	sub	sp, #16
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	334c      	adds	r3, #76	@ 0x4c
 800eb70:	4618      	mov	r0, r3
 800eb72:	f001 fd69 	bl	8010648 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d108      	bne.n	800eb92 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb84:	4618      	mov	r0, r3
 800eb86:	f000 fd8d 	bl	800f6a4 <vPortFree>
				vPortFree( pxTCB );
 800eb8a:	6878      	ldr	r0, [r7, #4]
 800eb8c:	f000 fd8a 	bl	800f6a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800eb90:	e019      	b.n	800ebc6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800eb98:	2b01      	cmp	r3, #1
 800eb9a:	d103      	bne.n	800eba4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f000 fd81 	bl	800f6a4 <vPortFree>
	}
 800eba2:	e010      	b.n	800ebc6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ebaa:	2b02      	cmp	r3, #2
 800ebac:	d00b      	beq.n	800ebc6 <prvDeleteTCB+0x62>
	__asm volatile
 800ebae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebb2:	f383 8811 	msr	BASEPRI, r3
 800ebb6:	f3bf 8f6f 	isb	sy
 800ebba:	f3bf 8f4f 	dsb	sy
 800ebbe:	60fb      	str	r3, [r7, #12]
}
 800ebc0:	bf00      	nop
 800ebc2:	bf00      	nop
 800ebc4:	e7fd      	b.n	800ebc2 <prvDeleteTCB+0x5e>
	}
 800ebc6:	bf00      	nop
 800ebc8:	3710      	adds	r7, #16
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}
	...

0800ebd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ebd0:	b480      	push	{r7}
 800ebd2:	b083      	sub	sp, #12
 800ebd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ebd6:	4b0c      	ldr	r3, [pc, #48]	@ (800ec08 <prvResetNextTaskUnblockTime+0x38>)
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d104      	bne.n	800ebea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ebe0:	4b0a      	ldr	r3, [pc, #40]	@ (800ec0c <prvResetNextTaskUnblockTime+0x3c>)
 800ebe2:	f04f 32ff 	mov.w	r2, #4294967295
 800ebe6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ebe8:	e008      	b.n	800ebfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ebea:	4b07      	ldr	r3, [pc, #28]	@ (800ec08 <prvResetNextTaskUnblockTime+0x38>)
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	68db      	ldr	r3, [r3, #12]
 800ebf0:	68db      	ldr	r3, [r3, #12]
 800ebf2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	685b      	ldr	r3, [r3, #4]
 800ebf8:	4a04      	ldr	r2, [pc, #16]	@ (800ec0c <prvResetNextTaskUnblockTime+0x3c>)
 800ebfa:	6013      	str	r3, [r2, #0]
}
 800ebfc:	bf00      	nop
 800ebfe:	370c      	adds	r7, #12
 800ec00:	46bd      	mov	sp, r7
 800ec02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec06:	4770      	bx	lr
 800ec08:	20001298 	.word	0x20001298
 800ec0c:	20001300 	.word	0x20001300

0800ec10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ec10:	b480      	push	{r7}
 800ec12:	b083      	sub	sp, #12
 800ec14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ec16:	4b0b      	ldr	r3, [pc, #44]	@ (800ec44 <xTaskGetSchedulerState+0x34>)
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d102      	bne.n	800ec24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ec1e:	2301      	movs	r3, #1
 800ec20:	607b      	str	r3, [r7, #4]
 800ec22:	e008      	b.n	800ec36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ec24:	4b08      	ldr	r3, [pc, #32]	@ (800ec48 <xTaskGetSchedulerState+0x38>)
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d102      	bne.n	800ec32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ec2c:	2302      	movs	r3, #2
 800ec2e:	607b      	str	r3, [r7, #4]
 800ec30:	e001      	b.n	800ec36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ec32:	2300      	movs	r3, #0
 800ec34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ec36:	687b      	ldr	r3, [r7, #4]
	}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	370c      	adds	r7, #12
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec42:	4770      	bx	lr
 800ec44:	200012ec 	.word	0x200012ec
 800ec48:	20001308 	.word	0x20001308

0800ec4c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b084      	sub	sp, #16
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ec58:	2300      	movs	r3, #0
 800ec5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d05e      	beq.n	800ed20 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ec62:	68bb      	ldr	r3, [r7, #8]
 800ec64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec66:	4b31      	ldr	r3, [pc, #196]	@ (800ed2c <xTaskPriorityInherit+0xe0>)
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec6c:	429a      	cmp	r2, r3
 800ec6e:	d24e      	bcs.n	800ed0e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	699b      	ldr	r3, [r3, #24]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	db06      	blt.n	800ec86 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec78:	4b2c      	ldr	r3, [pc, #176]	@ (800ed2c <xTaskPriorityInherit+0xe0>)
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec7e:	f1c3 0207 	rsb	r2, r3, #7
 800ec82:	68bb      	ldr	r3, [r7, #8]
 800ec84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	6959      	ldr	r1, [r3, #20]
 800ec8a:	68bb      	ldr	r3, [r7, #8]
 800ec8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec8e:	4613      	mov	r3, r2
 800ec90:	009b      	lsls	r3, r3, #2
 800ec92:	4413      	add	r3, r2
 800ec94:	009b      	lsls	r3, r3, #2
 800ec96:	4a26      	ldr	r2, [pc, #152]	@ (800ed30 <xTaskPriorityInherit+0xe4>)
 800ec98:	4413      	add	r3, r2
 800ec9a:	4299      	cmp	r1, r3
 800ec9c:	d12f      	bne.n	800ecfe <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ec9e:	68bb      	ldr	r3, [r7, #8]
 800eca0:	3304      	adds	r3, #4
 800eca2:	4618      	mov	r0, r3
 800eca4:	f7fe f9b0 	bl	800d008 <uxListRemove>
 800eca8:	4603      	mov	r3, r0
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d10a      	bne.n	800ecc4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800ecae:	68bb      	ldr	r3, [r7, #8]
 800ecb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecb2:	2201      	movs	r2, #1
 800ecb4:	fa02 f303 	lsl.w	r3, r2, r3
 800ecb8:	43da      	mvns	r2, r3
 800ecba:	4b1e      	ldr	r3, [pc, #120]	@ (800ed34 <xTaskPriorityInherit+0xe8>)
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	4013      	ands	r3, r2
 800ecc0:	4a1c      	ldr	r2, [pc, #112]	@ (800ed34 <xTaskPriorityInherit+0xe8>)
 800ecc2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ecc4:	4b19      	ldr	r3, [pc, #100]	@ (800ed2c <xTaskPriorityInherit+0xe0>)
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ecca:	68bb      	ldr	r3, [r7, #8]
 800eccc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ecce:	68bb      	ldr	r3, [r7, #8]
 800ecd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	409a      	lsls	r2, r3
 800ecd6:	4b17      	ldr	r3, [pc, #92]	@ (800ed34 <xTaskPriorityInherit+0xe8>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	4313      	orrs	r3, r2
 800ecdc:	4a15      	ldr	r2, [pc, #84]	@ (800ed34 <xTaskPriorityInherit+0xe8>)
 800ecde:	6013      	str	r3, [r2, #0]
 800ece0:	68bb      	ldr	r3, [r7, #8]
 800ece2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ece4:	4613      	mov	r3, r2
 800ece6:	009b      	lsls	r3, r3, #2
 800ece8:	4413      	add	r3, r2
 800ecea:	009b      	lsls	r3, r3, #2
 800ecec:	4a10      	ldr	r2, [pc, #64]	@ (800ed30 <xTaskPriorityInherit+0xe4>)
 800ecee:	441a      	add	r2, r3
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	3304      	adds	r3, #4
 800ecf4:	4619      	mov	r1, r3
 800ecf6:	4610      	mov	r0, r2
 800ecf8:	f7fe f929 	bl	800cf4e <vListInsertEnd>
 800ecfc:	e004      	b.n	800ed08 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ecfe:	4b0b      	ldr	r3, [pc, #44]	@ (800ed2c <xTaskPriorityInherit+0xe0>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed04:	68bb      	ldr	r3, [r7, #8]
 800ed06:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ed08:	2301      	movs	r3, #1
 800ed0a:	60fb      	str	r3, [r7, #12]
 800ed0c:	e008      	b.n	800ed20 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ed0e:	68bb      	ldr	r3, [r7, #8]
 800ed10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ed12:	4b06      	ldr	r3, [pc, #24]	@ (800ed2c <xTaskPriorityInherit+0xe0>)
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed18:	429a      	cmp	r2, r3
 800ed1a:	d201      	bcs.n	800ed20 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ed1c:	2301      	movs	r3, #1
 800ed1e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ed20:	68fb      	ldr	r3, [r7, #12]
	}
 800ed22:	4618      	mov	r0, r3
 800ed24:	3710      	adds	r7, #16
 800ed26:	46bd      	mov	sp, r7
 800ed28:	bd80      	pop	{r7, pc}
 800ed2a:	bf00      	nop
 800ed2c:	200011e0 	.word	0x200011e0
 800ed30:	200011e4 	.word	0x200011e4
 800ed34:	200012e8 	.word	0x200012e8

0800ed38 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b086      	sub	sp, #24
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ed44:	2300      	movs	r3, #0
 800ed46:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d070      	beq.n	800ee30 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ed4e:	4b3b      	ldr	r3, [pc, #236]	@ (800ee3c <xTaskPriorityDisinherit+0x104>)
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	693a      	ldr	r2, [r7, #16]
 800ed54:	429a      	cmp	r2, r3
 800ed56:	d00b      	beq.n	800ed70 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ed58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed5c:	f383 8811 	msr	BASEPRI, r3
 800ed60:	f3bf 8f6f 	isb	sy
 800ed64:	f3bf 8f4f 	dsb	sy
 800ed68:	60fb      	str	r3, [r7, #12]
}
 800ed6a:	bf00      	nop
 800ed6c:	bf00      	nop
 800ed6e:	e7fd      	b.n	800ed6c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ed70:	693b      	ldr	r3, [r7, #16]
 800ed72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d10b      	bne.n	800ed90 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ed78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed7c:	f383 8811 	msr	BASEPRI, r3
 800ed80:	f3bf 8f6f 	isb	sy
 800ed84:	f3bf 8f4f 	dsb	sy
 800ed88:	60bb      	str	r3, [r7, #8]
}
 800ed8a:	bf00      	nop
 800ed8c:	bf00      	nop
 800ed8e:	e7fd      	b.n	800ed8c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ed90:	693b      	ldr	r3, [r7, #16]
 800ed92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ed94:	1e5a      	subs	r2, r3, #1
 800ed96:	693b      	ldr	r3, [r7, #16]
 800ed98:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ed9a:	693b      	ldr	r3, [r7, #16]
 800ed9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed9e:	693b      	ldr	r3, [r7, #16]
 800eda0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eda2:	429a      	cmp	r2, r3
 800eda4:	d044      	beq.n	800ee30 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eda6:	693b      	ldr	r3, [r7, #16]
 800eda8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d140      	bne.n	800ee30 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800edae:	693b      	ldr	r3, [r7, #16]
 800edb0:	3304      	adds	r3, #4
 800edb2:	4618      	mov	r0, r3
 800edb4:	f7fe f928 	bl	800d008 <uxListRemove>
 800edb8:	4603      	mov	r3, r0
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d115      	bne.n	800edea <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800edbe:	693b      	ldr	r3, [r7, #16]
 800edc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800edc2:	491f      	ldr	r1, [pc, #124]	@ (800ee40 <xTaskPriorityDisinherit+0x108>)
 800edc4:	4613      	mov	r3, r2
 800edc6:	009b      	lsls	r3, r3, #2
 800edc8:	4413      	add	r3, r2
 800edca:	009b      	lsls	r3, r3, #2
 800edcc:	440b      	add	r3, r1
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d10a      	bne.n	800edea <xTaskPriorityDisinherit+0xb2>
 800edd4:	693b      	ldr	r3, [r7, #16]
 800edd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edd8:	2201      	movs	r2, #1
 800edda:	fa02 f303 	lsl.w	r3, r2, r3
 800edde:	43da      	mvns	r2, r3
 800ede0:	4b18      	ldr	r3, [pc, #96]	@ (800ee44 <xTaskPriorityDisinherit+0x10c>)
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	4013      	ands	r3, r2
 800ede6:	4a17      	ldr	r2, [pc, #92]	@ (800ee44 <xTaskPriorityDisinherit+0x10c>)
 800ede8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800edea:	693b      	ldr	r3, [r7, #16]
 800edec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800edee:	693b      	ldr	r3, [r7, #16]
 800edf0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800edf2:	693b      	ldr	r3, [r7, #16]
 800edf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edf6:	f1c3 0207 	rsb	r2, r3, #7
 800edfa:	693b      	ldr	r3, [r7, #16]
 800edfc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800edfe:	693b      	ldr	r3, [r7, #16]
 800ee00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee02:	2201      	movs	r2, #1
 800ee04:	409a      	lsls	r2, r3
 800ee06:	4b0f      	ldr	r3, [pc, #60]	@ (800ee44 <xTaskPriorityDisinherit+0x10c>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	4313      	orrs	r3, r2
 800ee0c:	4a0d      	ldr	r2, [pc, #52]	@ (800ee44 <xTaskPriorityDisinherit+0x10c>)
 800ee0e:	6013      	str	r3, [r2, #0]
 800ee10:	693b      	ldr	r3, [r7, #16]
 800ee12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee14:	4613      	mov	r3, r2
 800ee16:	009b      	lsls	r3, r3, #2
 800ee18:	4413      	add	r3, r2
 800ee1a:	009b      	lsls	r3, r3, #2
 800ee1c:	4a08      	ldr	r2, [pc, #32]	@ (800ee40 <xTaskPriorityDisinherit+0x108>)
 800ee1e:	441a      	add	r2, r3
 800ee20:	693b      	ldr	r3, [r7, #16]
 800ee22:	3304      	adds	r3, #4
 800ee24:	4619      	mov	r1, r3
 800ee26:	4610      	mov	r0, r2
 800ee28:	f7fe f891 	bl	800cf4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ee30:	697b      	ldr	r3, [r7, #20]
	}
 800ee32:	4618      	mov	r0, r3
 800ee34:	3718      	adds	r7, #24
 800ee36:	46bd      	mov	sp, r7
 800ee38:	bd80      	pop	{r7, pc}
 800ee3a:	bf00      	nop
 800ee3c:	200011e0 	.word	0x200011e0
 800ee40:	200011e4 	.word	0x200011e4
 800ee44:	200012e8 	.word	0x200012e8

0800ee48 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b088      	sub	sp, #32
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	6078      	str	r0, [r7, #4]
 800ee50:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ee56:	2301      	movs	r3, #1
 800ee58:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d079      	beq.n	800ef54 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ee60:	69bb      	ldr	r3, [r7, #24]
 800ee62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d10b      	bne.n	800ee80 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800ee68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee6c:	f383 8811 	msr	BASEPRI, r3
 800ee70:	f3bf 8f6f 	isb	sy
 800ee74:	f3bf 8f4f 	dsb	sy
 800ee78:	60fb      	str	r3, [r7, #12]
}
 800ee7a:	bf00      	nop
 800ee7c:	bf00      	nop
 800ee7e:	e7fd      	b.n	800ee7c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ee80:	69bb      	ldr	r3, [r7, #24]
 800ee82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee84:	683a      	ldr	r2, [r7, #0]
 800ee86:	429a      	cmp	r2, r3
 800ee88:	d902      	bls.n	800ee90 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ee8a:	683b      	ldr	r3, [r7, #0]
 800ee8c:	61fb      	str	r3, [r7, #28]
 800ee8e:	e002      	b.n	800ee96 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ee90:	69bb      	ldr	r3, [r7, #24]
 800ee92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee94:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ee96:	69bb      	ldr	r3, [r7, #24]
 800ee98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee9a:	69fa      	ldr	r2, [r7, #28]
 800ee9c:	429a      	cmp	r2, r3
 800ee9e:	d059      	beq.n	800ef54 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800eea0:	69bb      	ldr	r3, [r7, #24]
 800eea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eea4:	697a      	ldr	r2, [r7, #20]
 800eea6:	429a      	cmp	r2, r3
 800eea8:	d154      	bne.n	800ef54 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800eeaa:	4b2c      	ldr	r3, [pc, #176]	@ (800ef5c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	69ba      	ldr	r2, [r7, #24]
 800eeb0:	429a      	cmp	r2, r3
 800eeb2:	d10b      	bne.n	800eecc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800eeb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeb8:	f383 8811 	msr	BASEPRI, r3
 800eebc:	f3bf 8f6f 	isb	sy
 800eec0:	f3bf 8f4f 	dsb	sy
 800eec4:	60bb      	str	r3, [r7, #8]
}
 800eec6:	bf00      	nop
 800eec8:	bf00      	nop
 800eeca:	e7fd      	b.n	800eec8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800eecc:	69bb      	ldr	r3, [r7, #24]
 800eece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eed0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800eed2:	69bb      	ldr	r3, [r7, #24]
 800eed4:	69fa      	ldr	r2, [r7, #28]
 800eed6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800eed8:	69bb      	ldr	r3, [r7, #24]
 800eeda:	699b      	ldr	r3, [r3, #24]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	db04      	blt.n	800eeea <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eee0:	69fb      	ldr	r3, [r7, #28]
 800eee2:	f1c3 0207 	rsb	r2, r3, #7
 800eee6:	69bb      	ldr	r3, [r7, #24]
 800eee8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800eeea:	69bb      	ldr	r3, [r7, #24]
 800eeec:	6959      	ldr	r1, [r3, #20]
 800eeee:	693a      	ldr	r2, [r7, #16]
 800eef0:	4613      	mov	r3, r2
 800eef2:	009b      	lsls	r3, r3, #2
 800eef4:	4413      	add	r3, r2
 800eef6:	009b      	lsls	r3, r3, #2
 800eef8:	4a19      	ldr	r2, [pc, #100]	@ (800ef60 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800eefa:	4413      	add	r3, r2
 800eefc:	4299      	cmp	r1, r3
 800eefe:	d129      	bne.n	800ef54 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef00:	69bb      	ldr	r3, [r7, #24]
 800ef02:	3304      	adds	r3, #4
 800ef04:	4618      	mov	r0, r3
 800ef06:	f7fe f87f 	bl	800d008 <uxListRemove>
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d10a      	bne.n	800ef26 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ef10:	69bb      	ldr	r3, [r7, #24]
 800ef12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef14:	2201      	movs	r2, #1
 800ef16:	fa02 f303 	lsl.w	r3, r2, r3
 800ef1a:	43da      	mvns	r2, r3
 800ef1c:	4b11      	ldr	r3, [pc, #68]	@ (800ef64 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	4013      	ands	r3, r2
 800ef22:	4a10      	ldr	r2, [pc, #64]	@ (800ef64 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800ef24:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ef26:	69bb      	ldr	r3, [r7, #24]
 800ef28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef2a:	2201      	movs	r2, #1
 800ef2c:	409a      	lsls	r2, r3
 800ef2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ef64 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	4313      	orrs	r3, r2
 800ef34:	4a0b      	ldr	r2, [pc, #44]	@ (800ef64 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800ef36:	6013      	str	r3, [r2, #0]
 800ef38:	69bb      	ldr	r3, [r7, #24]
 800ef3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef3c:	4613      	mov	r3, r2
 800ef3e:	009b      	lsls	r3, r3, #2
 800ef40:	4413      	add	r3, r2
 800ef42:	009b      	lsls	r3, r3, #2
 800ef44:	4a06      	ldr	r2, [pc, #24]	@ (800ef60 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ef46:	441a      	add	r2, r3
 800ef48:	69bb      	ldr	r3, [r7, #24]
 800ef4a:	3304      	adds	r3, #4
 800ef4c:	4619      	mov	r1, r3
 800ef4e:	4610      	mov	r0, r2
 800ef50:	f7fd fffd 	bl	800cf4e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ef54:	bf00      	nop
 800ef56:	3720      	adds	r7, #32
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}
 800ef5c:	200011e0 	.word	0x200011e0
 800ef60:	200011e4 	.word	0x200011e4
 800ef64:	200012e8 	.word	0x200012e8

0800ef68 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ef68:	b480      	push	{r7}
 800ef6a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ef6c:	4b07      	ldr	r3, [pc, #28]	@ (800ef8c <pvTaskIncrementMutexHeldCount+0x24>)
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d004      	beq.n	800ef7e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ef74:	4b05      	ldr	r3, [pc, #20]	@ (800ef8c <pvTaskIncrementMutexHeldCount+0x24>)
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ef7a:	3201      	adds	r2, #1
 800ef7c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800ef7e:	4b03      	ldr	r3, [pc, #12]	@ (800ef8c <pvTaskIncrementMutexHeldCount+0x24>)
 800ef80:	681b      	ldr	r3, [r3, #0]
	}
 800ef82:	4618      	mov	r0, r3
 800ef84:	46bd      	mov	sp, r7
 800ef86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8a:	4770      	bx	lr
 800ef8c:	200011e0 	.word	0x200011e0

0800ef90 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b084      	sub	sp, #16
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
 800ef98:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ef9a:	4b29      	ldr	r3, [pc, #164]	@ (800f040 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800efa0:	4b28      	ldr	r3, [pc, #160]	@ (800f044 <prvAddCurrentTaskToDelayedList+0xb4>)
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	3304      	adds	r3, #4
 800efa6:	4618      	mov	r0, r3
 800efa8:	f7fe f82e 	bl	800d008 <uxListRemove>
 800efac:	4603      	mov	r3, r0
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d10b      	bne.n	800efca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800efb2:	4b24      	ldr	r3, [pc, #144]	@ (800f044 <prvAddCurrentTaskToDelayedList+0xb4>)
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efb8:	2201      	movs	r2, #1
 800efba:	fa02 f303 	lsl.w	r3, r2, r3
 800efbe:	43da      	mvns	r2, r3
 800efc0:	4b21      	ldr	r3, [pc, #132]	@ (800f048 <prvAddCurrentTaskToDelayedList+0xb8>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	4013      	ands	r3, r2
 800efc6:	4a20      	ldr	r2, [pc, #128]	@ (800f048 <prvAddCurrentTaskToDelayedList+0xb8>)
 800efc8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efd0:	d10a      	bne.n	800efe8 <prvAddCurrentTaskToDelayedList+0x58>
 800efd2:	683b      	ldr	r3, [r7, #0]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d007      	beq.n	800efe8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800efd8:	4b1a      	ldr	r3, [pc, #104]	@ (800f044 <prvAddCurrentTaskToDelayedList+0xb4>)
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	3304      	adds	r3, #4
 800efde:	4619      	mov	r1, r3
 800efe0:	481a      	ldr	r0, [pc, #104]	@ (800f04c <prvAddCurrentTaskToDelayedList+0xbc>)
 800efe2:	f7fd ffb4 	bl	800cf4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800efe6:	e026      	b.n	800f036 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800efe8:	68fa      	ldr	r2, [r7, #12]
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	4413      	add	r3, r2
 800efee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800eff0:	4b14      	ldr	r3, [pc, #80]	@ (800f044 <prvAddCurrentTaskToDelayedList+0xb4>)
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	68ba      	ldr	r2, [r7, #8]
 800eff6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800eff8:	68ba      	ldr	r2, [r7, #8]
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	429a      	cmp	r2, r3
 800effe:	d209      	bcs.n	800f014 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f000:	4b13      	ldr	r3, [pc, #76]	@ (800f050 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f002:	681a      	ldr	r2, [r3, #0]
 800f004:	4b0f      	ldr	r3, [pc, #60]	@ (800f044 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	3304      	adds	r3, #4
 800f00a:	4619      	mov	r1, r3
 800f00c:	4610      	mov	r0, r2
 800f00e:	f7fd ffc2 	bl	800cf96 <vListInsert>
}
 800f012:	e010      	b.n	800f036 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f014:	4b0f      	ldr	r3, [pc, #60]	@ (800f054 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f016:	681a      	ldr	r2, [r3, #0]
 800f018:	4b0a      	ldr	r3, [pc, #40]	@ (800f044 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	3304      	adds	r3, #4
 800f01e:	4619      	mov	r1, r3
 800f020:	4610      	mov	r0, r2
 800f022:	f7fd ffb8 	bl	800cf96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f026:	4b0c      	ldr	r3, [pc, #48]	@ (800f058 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	68ba      	ldr	r2, [r7, #8]
 800f02c:	429a      	cmp	r2, r3
 800f02e:	d202      	bcs.n	800f036 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f030:	4a09      	ldr	r2, [pc, #36]	@ (800f058 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f032:	68bb      	ldr	r3, [r7, #8]
 800f034:	6013      	str	r3, [r2, #0]
}
 800f036:	bf00      	nop
 800f038:	3710      	adds	r7, #16
 800f03a:	46bd      	mov	sp, r7
 800f03c:	bd80      	pop	{r7, pc}
 800f03e:	bf00      	nop
 800f040:	200012e4 	.word	0x200012e4
 800f044:	200011e0 	.word	0x200011e0
 800f048:	200012e8 	.word	0x200012e8
 800f04c:	200012cc 	.word	0x200012cc
 800f050:	2000129c 	.word	0x2000129c
 800f054:	20001298 	.word	0x20001298
 800f058:	20001300 	.word	0x20001300

0800f05c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f05c:	b480      	push	{r7}
 800f05e:	b085      	sub	sp, #20
 800f060:	af00      	add	r7, sp, #0
 800f062:	60f8      	str	r0, [r7, #12]
 800f064:	60b9      	str	r1, [r7, #8]
 800f066:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	3b04      	subs	r3, #4
 800f06c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f074:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	3b04      	subs	r3, #4
 800f07a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	f023 0201 	bic.w	r2, r3, #1
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	3b04      	subs	r3, #4
 800f08a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f08c:	4a0c      	ldr	r2, [pc, #48]	@ (800f0c0 <pxPortInitialiseStack+0x64>)
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	3b14      	subs	r3, #20
 800f096:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f098:	687a      	ldr	r2, [r7, #4]
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	3b04      	subs	r3, #4
 800f0a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f06f 0202 	mvn.w	r2, #2
 800f0aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	3b20      	subs	r3, #32
 800f0b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
}
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	3714      	adds	r7, #20
 800f0b8:	46bd      	mov	sp, r7
 800f0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0be:	4770      	bx	lr
 800f0c0:	0800f0c5 	.word	0x0800f0c5

0800f0c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f0c4:	b480      	push	{r7}
 800f0c6:	b085      	sub	sp, #20
 800f0c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f0ce:	4b13      	ldr	r3, [pc, #76]	@ (800f11c <prvTaskExitError+0x58>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0d6:	d00b      	beq.n	800f0f0 <prvTaskExitError+0x2c>
	__asm volatile
 800f0d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0dc:	f383 8811 	msr	BASEPRI, r3
 800f0e0:	f3bf 8f6f 	isb	sy
 800f0e4:	f3bf 8f4f 	dsb	sy
 800f0e8:	60fb      	str	r3, [r7, #12]
}
 800f0ea:	bf00      	nop
 800f0ec:	bf00      	nop
 800f0ee:	e7fd      	b.n	800f0ec <prvTaskExitError+0x28>
	__asm volatile
 800f0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0f4:	f383 8811 	msr	BASEPRI, r3
 800f0f8:	f3bf 8f6f 	isb	sy
 800f0fc:	f3bf 8f4f 	dsb	sy
 800f100:	60bb      	str	r3, [r7, #8]
}
 800f102:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f104:	bf00      	nop
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d0fc      	beq.n	800f106 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f10c:	bf00      	nop
 800f10e:	bf00      	nop
 800f110:	3714      	adds	r7, #20
 800f112:	46bd      	mov	sp, r7
 800f114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f118:	4770      	bx	lr
 800f11a:	bf00      	nop
 800f11c:	2000000c 	.word	0x2000000c

0800f120 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f120:	4b07      	ldr	r3, [pc, #28]	@ (800f140 <pxCurrentTCBConst2>)
 800f122:	6819      	ldr	r1, [r3, #0]
 800f124:	6808      	ldr	r0, [r1, #0]
 800f126:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f12a:	f380 8809 	msr	PSP, r0
 800f12e:	f3bf 8f6f 	isb	sy
 800f132:	f04f 0000 	mov.w	r0, #0
 800f136:	f380 8811 	msr	BASEPRI, r0
 800f13a:	4770      	bx	lr
 800f13c:	f3af 8000 	nop.w

0800f140 <pxCurrentTCBConst2>:
 800f140:	200011e0 	.word	0x200011e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f144:	bf00      	nop
 800f146:	bf00      	nop

0800f148 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f148:	4808      	ldr	r0, [pc, #32]	@ (800f16c <prvPortStartFirstTask+0x24>)
 800f14a:	6800      	ldr	r0, [r0, #0]
 800f14c:	6800      	ldr	r0, [r0, #0]
 800f14e:	f380 8808 	msr	MSP, r0
 800f152:	f04f 0000 	mov.w	r0, #0
 800f156:	f380 8814 	msr	CONTROL, r0
 800f15a:	b662      	cpsie	i
 800f15c:	b661      	cpsie	f
 800f15e:	f3bf 8f4f 	dsb	sy
 800f162:	f3bf 8f6f 	isb	sy
 800f166:	df00      	svc	0
 800f168:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f16a:	bf00      	nop
 800f16c:	e000ed08 	.word	0xe000ed08

0800f170 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f170:	b580      	push	{r7, lr}
 800f172:	b086      	sub	sp, #24
 800f174:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f176:	4b47      	ldr	r3, [pc, #284]	@ (800f294 <xPortStartScheduler+0x124>)
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	4a47      	ldr	r2, [pc, #284]	@ (800f298 <xPortStartScheduler+0x128>)
 800f17c:	4293      	cmp	r3, r2
 800f17e:	d10b      	bne.n	800f198 <xPortStartScheduler+0x28>
	__asm volatile
 800f180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f184:	f383 8811 	msr	BASEPRI, r3
 800f188:	f3bf 8f6f 	isb	sy
 800f18c:	f3bf 8f4f 	dsb	sy
 800f190:	60fb      	str	r3, [r7, #12]
}
 800f192:	bf00      	nop
 800f194:	bf00      	nop
 800f196:	e7fd      	b.n	800f194 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f198:	4b3e      	ldr	r3, [pc, #248]	@ (800f294 <xPortStartScheduler+0x124>)
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	4a3f      	ldr	r2, [pc, #252]	@ (800f29c <xPortStartScheduler+0x12c>)
 800f19e:	4293      	cmp	r3, r2
 800f1a0:	d10b      	bne.n	800f1ba <xPortStartScheduler+0x4a>
	__asm volatile
 800f1a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1a6:	f383 8811 	msr	BASEPRI, r3
 800f1aa:	f3bf 8f6f 	isb	sy
 800f1ae:	f3bf 8f4f 	dsb	sy
 800f1b2:	613b      	str	r3, [r7, #16]
}
 800f1b4:	bf00      	nop
 800f1b6:	bf00      	nop
 800f1b8:	e7fd      	b.n	800f1b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f1ba:	4b39      	ldr	r3, [pc, #228]	@ (800f2a0 <xPortStartScheduler+0x130>)
 800f1bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f1be:	697b      	ldr	r3, [r7, #20]
 800f1c0:	781b      	ldrb	r3, [r3, #0]
 800f1c2:	b2db      	uxtb	r3, r3
 800f1c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f1c6:	697b      	ldr	r3, [r7, #20]
 800f1c8:	22ff      	movs	r2, #255	@ 0xff
 800f1ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f1cc:	697b      	ldr	r3, [r7, #20]
 800f1ce:	781b      	ldrb	r3, [r3, #0]
 800f1d0:	b2db      	uxtb	r3, r3
 800f1d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f1d4:	78fb      	ldrb	r3, [r7, #3]
 800f1d6:	b2db      	uxtb	r3, r3
 800f1d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f1dc:	b2da      	uxtb	r2, r3
 800f1de:	4b31      	ldr	r3, [pc, #196]	@ (800f2a4 <xPortStartScheduler+0x134>)
 800f1e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f1e2:	4b31      	ldr	r3, [pc, #196]	@ (800f2a8 <xPortStartScheduler+0x138>)
 800f1e4:	2207      	movs	r2, #7
 800f1e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f1e8:	e009      	b.n	800f1fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f1ea:	4b2f      	ldr	r3, [pc, #188]	@ (800f2a8 <xPortStartScheduler+0x138>)
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	3b01      	subs	r3, #1
 800f1f0:	4a2d      	ldr	r2, [pc, #180]	@ (800f2a8 <xPortStartScheduler+0x138>)
 800f1f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f1f4:	78fb      	ldrb	r3, [r7, #3]
 800f1f6:	b2db      	uxtb	r3, r3
 800f1f8:	005b      	lsls	r3, r3, #1
 800f1fa:	b2db      	uxtb	r3, r3
 800f1fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f1fe:	78fb      	ldrb	r3, [r7, #3]
 800f200:	b2db      	uxtb	r3, r3
 800f202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f206:	2b80      	cmp	r3, #128	@ 0x80
 800f208:	d0ef      	beq.n	800f1ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f20a:	4b27      	ldr	r3, [pc, #156]	@ (800f2a8 <xPortStartScheduler+0x138>)
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	f1c3 0307 	rsb	r3, r3, #7
 800f212:	2b04      	cmp	r3, #4
 800f214:	d00b      	beq.n	800f22e <xPortStartScheduler+0xbe>
	__asm volatile
 800f216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f21a:	f383 8811 	msr	BASEPRI, r3
 800f21e:	f3bf 8f6f 	isb	sy
 800f222:	f3bf 8f4f 	dsb	sy
 800f226:	60bb      	str	r3, [r7, #8]
}
 800f228:	bf00      	nop
 800f22a:	bf00      	nop
 800f22c:	e7fd      	b.n	800f22a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f22e:	4b1e      	ldr	r3, [pc, #120]	@ (800f2a8 <xPortStartScheduler+0x138>)
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	021b      	lsls	r3, r3, #8
 800f234:	4a1c      	ldr	r2, [pc, #112]	@ (800f2a8 <xPortStartScheduler+0x138>)
 800f236:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f238:	4b1b      	ldr	r3, [pc, #108]	@ (800f2a8 <xPortStartScheduler+0x138>)
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f240:	4a19      	ldr	r2, [pc, #100]	@ (800f2a8 <xPortStartScheduler+0x138>)
 800f242:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	b2da      	uxtb	r2, r3
 800f248:	697b      	ldr	r3, [r7, #20]
 800f24a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f24c:	4b17      	ldr	r3, [pc, #92]	@ (800f2ac <xPortStartScheduler+0x13c>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	4a16      	ldr	r2, [pc, #88]	@ (800f2ac <xPortStartScheduler+0x13c>)
 800f252:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f256:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f258:	4b14      	ldr	r3, [pc, #80]	@ (800f2ac <xPortStartScheduler+0x13c>)
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	4a13      	ldr	r2, [pc, #76]	@ (800f2ac <xPortStartScheduler+0x13c>)
 800f25e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f262:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f264:	f000 f8da 	bl	800f41c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f268:	4b11      	ldr	r3, [pc, #68]	@ (800f2b0 <xPortStartScheduler+0x140>)
 800f26a:	2200      	movs	r2, #0
 800f26c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f26e:	f000 f8f9 	bl	800f464 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f272:	4b10      	ldr	r3, [pc, #64]	@ (800f2b4 <xPortStartScheduler+0x144>)
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	4a0f      	ldr	r2, [pc, #60]	@ (800f2b4 <xPortStartScheduler+0x144>)
 800f278:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f27c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f27e:	f7ff ff63 	bl	800f148 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f282:	f7ff fa73 	bl	800e76c <vTaskSwitchContext>
	prvTaskExitError();
 800f286:	f7ff ff1d 	bl	800f0c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f28a:	2300      	movs	r3, #0
}
 800f28c:	4618      	mov	r0, r3
 800f28e:	3718      	adds	r7, #24
 800f290:	46bd      	mov	sp, r7
 800f292:	bd80      	pop	{r7, pc}
 800f294:	e000ed00 	.word	0xe000ed00
 800f298:	410fc271 	.word	0x410fc271
 800f29c:	410fc270 	.word	0x410fc270
 800f2a0:	e000e400 	.word	0xe000e400
 800f2a4:	2000130c 	.word	0x2000130c
 800f2a8:	20001310 	.word	0x20001310
 800f2ac:	e000ed20 	.word	0xe000ed20
 800f2b0:	2000000c 	.word	0x2000000c
 800f2b4:	e000ef34 	.word	0xe000ef34

0800f2b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f2b8:	b480      	push	{r7}
 800f2ba:	b083      	sub	sp, #12
 800f2bc:	af00      	add	r7, sp, #0
	__asm volatile
 800f2be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2c2:	f383 8811 	msr	BASEPRI, r3
 800f2c6:	f3bf 8f6f 	isb	sy
 800f2ca:	f3bf 8f4f 	dsb	sy
 800f2ce:	607b      	str	r3, [r7, #4]
}
 800f2d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f2d2:	4b10      	ldr	r3, [pc, #64]	@ (800f314 <vPortEnterCritical+0x5c>)
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	3301      	adds	r3, #1
 800f2d8:	4a0e      	ldr	r2, [pc, #56]	@ (800f314 <vPortEnterCritical+0x5c>)
 800f2da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f2dc:	4b0d      	ldr	r3, [pc, #52]	@ (800f314 <vPortEnterCritical+0x5c>)
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	2b01      	cmp	r3, #1
 800f2e2:	d110      	bne.n	800f306 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f2e4:	4b0c      	ldr	r3, [pc, #48]	@ (800f318 <vPortEnterCritical+0x60>)
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	b2db      	uxtb	r3, r3
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d00b      	beq.n	800f306 <vPortEnterCritical+0x4e>
	__asm volatile
 800f2ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2f2:	f383 8811 	msr	BASEPRI, r3
 800f2f6:	f3bf 8f6f 	isb	sy
 800f2fa:	f3bf 8f4f 	dsb	sy
 800f2fe:	603b      	str	r3, [r7, #0]
}
 800f300:	bf00      	nop
 800f302:	bf00      	nop
 800f304:	e7fd      	b.n	800f302 <vPortEnterCritical+0x4a>
	}
}
 800f306:	bf00      	nop
 800f308:	370c      	adds	r7, #12
 800f30a:	46bd      	mov	sp, r7
 800f30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f310:	4770      	bx	lr
 800f312:	bf00      	nop
 800f314:	2000000c 	.word	0x2000000c
 800f318:	e000ed04 	.word	0xe000ed04

0800f31c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f31c:	b480      	push	{r7}
 800f31e:	b083      	sub	sp, #12
 800f320:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f322:	4b12      	ldr	r3, [pc, #72]	@ (800f36c <vPortExitCritical+0x50>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d10b      	bne.n	800f342 <vPortExitCritical+0x26>
	__asm volatile
 800f32a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f32e:	f383 8811 	msr	BASEPRI, r3
 800f332:	f3bf 8f6f 	isb	sy
 800f336:	f3bf 8f4f 	dsb	sy
 800f33a:	607b      	str	r3, [r7, #4]
}
 800f33c:	bf00      	nop
 800f33e:	bf00      	nop
 800f340:	e7fd      	b.n	800f33e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f342:	4b0a      	ldr	r3, [pc, #40]	@ (800f36c <vPortExitCritical+0x50>)
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	3b01      	subs	r3, #1
 800f348:	4a08      	ldr	r2, [pc, #32]	@ (800f36c <vPortExitCritical+0x50>)
 800f34a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f34c:	4b07      	ldr	r3, [pc, #28]	@ (800f36c <vPortExitCritical+0x50>)
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d105      	bne.n	800f360 <vPortExitCritical+0x44>
 800f354:	2300      	movs	r3, #0
 800f356:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	f383 8811 	msr	BASEPRI, r3
}
 800f35e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f360:	bf00      	nop
 800f362:	370c      	adds	r7, #12
 800f364:	46bd      	mov	sp, r7
 800f366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36a:	4770      	bx	lr
 800f36c:	2000000c 	.word	0x2000000c

0800f370 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f370:	f3ef 8009 	mrs	r0, PSP
 800f374:	f3bf 8f6f 	isb	sy
 800f378:	4b15      	ldr	r3, [pc, #84]	@ (800f3d0 <pxCurrentTCBConst>)
 800f37a:	681a      	ldr	r2, [r3, #0]
 800f37c:	f01e 0f10 	tst.w	lr, #16
 800f380:	bf08      	it	eq
 800f382:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f386:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f38a:	6010      	str	r0, [r2, #0]
 800f38c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f390:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f394:	f380 8811 	msr	BASEPRI, r0
 800f398:	f3bf 8f4f 	dsb	sy
 800f39c:	f3bf 8f6f 	isb	sy
 800f3a0:	f7ff f9e4 	bl	800e76c <vTaskSwitchContext>
 800f3a4:	f04f 0000 	mov.w	r0, #0
 800f3a8:	f380 8811 	msr	BASEPRI, r0
 800f3ac:	bc09      	pop	{r0, r3}
 800f3ae:	6819      	ldr	r1, [r3, #0]
 800f3b0:	6808      	ldr	r0, [r1, #0]
 800f3b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3b6:	f01e 0f10 	tst.w	lr, #16
 800f3ba:	bf08      	it	eq
 800f3bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f3c0:	f380 8809 	msr	PSP, r0
 800f3c4:	f3bf 8f6f 	isb	sy
 800f3c8:	4770      	bx	lr
 800f3ca:	bf00      	nop
 800f3cc:	f3af 8000 	nop.w

0800f3d0 <pxCurrentTCBConst>:
 800f3d0:	200011e0 	.word	0x200011e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f3d4:	bf00      	nop
 800f3d6:	bf00      	nop

0800f3d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f3d8:	b580      	push	{r7, lr}
 800f3da:	b082      	sub	sp, #8
 800f3dc:	af00      	add	r7, sp, #0
	__asm volatile
 800f3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3e2:	f383 8811 	msr	BASEPRI, r3
 800f3e6:	f3bf 8f6f 	isb	sy
 800f3ea:	f3bf 8f4f 	dsb	sy
 800f3ee:	607b      	str	r3, [r7, #4]
}
 800f3f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f3f2:	f7ff f8f9 	bl	800e5e8 <xTaskIncrementTick>
 800f3f6:	4603      	mov	r3, r0
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d003      	beq.n	800f404 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f3fc:	4b06      	ldr	r3, [pc, #24]	@ (800f418 <SysTick_Handler+0x40>)
 800f3fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f402:	601a      	str	r2, [r3, #0]
 800f404:	2300      	movs	r3, #0
 800f406:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	f383 8811 	msr	BASEPRI, r3
}
 800f40e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f410:	bf00      	nop
 800f412:	3708      	adds	r7, #8
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}
 800f418:	e000ed04 	.word	0xe000ed04

0800f41c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f41c:	b480      	push	{r7}
 800f41e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f420:	4b0b      	ldr	r3, [pc, #44]	@ (800f450 <vPortSetupTimerInterrupt+0x34>)
 800f422:	2200      	movs	r2, #0
 800f424:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f426:	4b0b      	ldr	r3, [pc, #44]	@ (800f454 <vPortSetupTimerInterrupt+0x38>)
 800f428:	2200      	movs	r2, #0
 800f42a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f42c:	4b0a      	ldr	r3, [pc, #40]	@ (800f458 <vPortSetupTimerInterrupt+0x3c>)
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	4a0a      	ldr	r2, [pc, #40]	@ (800f45c <vPortSetupTimerInterrupt+0x40>)
 800f432:	fba2 2303 	umull	r2, r3, r2, r3
 800f436:	099b      	lsrs	r3, r3, #6
 800f438:	4a09      	ldr	r2, [pc, #36]	@ (800f460 <vPortSetupTimerInterrupt+0x44>)
 800f43a:	3b01      	subs	r3, #1
 800f43c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f43e:	4b04      	ldr	r3, [pc, #16]	@ (800f450 <vPortSetupTimerInterrupt+0x34>)
 800f440:	2207      	movs	r2, #7
 800f442:	601a      	str	r2, [r3, #0]
}
 800f444:	bf00      	nop
 800f446:	46bd      	mov	sp, r7
 800f448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44c:	4770      	bx	lr
 800f44e:	bf00      	nop
 800f450:	e000e010 	.word	0xe000e010
 800f454:	e000e018 	.word	0xe000e018
 800f458:	20000000 	.word	0x20000000
 800f45c:	10624dd3 	.word	0x10624dd3
 800f460:	e000e014 	.word	0xe000e014

0800f464 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f464:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f474 <vPortEnableVFP+0x10>
 800f468:	6801      	ldr	r1, [r0, #0]
 800f46a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f46e:	6001      	str	r1, [r0, #0]
 800f470:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f472:	bf00      	nop
 800f474:	e000ed88 	.word	0xe000ed88

0800f478 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f478:	b480      	push	{r7}
 800f47a:	b085      	sub	sp, #20
 800f47c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f47e:	f3ef 8305 	mrs	r3, IPSR
 800f482:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	2b0f      	cmp	r3, #15
 800f488:	d915      	bls.n	800f4b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f48a:	4a18      	ldr	r2, [pc, #96]	@ (800f4ec <vPortValidateInterruptPriority+0x74>)
 800f48c:	68fb      	ldr	r3, [r7, #12]
 800f48e:	4413      	add	r3, r2
 800f490:	781b      	ldrb	r3, [r3, #0]
 800f492:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f494:	4b16      	ldr	r3, [pc, #88]	@ (800f4f0 <vPortValidateInterruptPriority+0x78>)
 800f496:	781b      	ldrb	r3, [r3, #0]
 800f498:	7afa      	ldrb	r2, [r7, #11]
 800f49a:	429a      	cmp	r2, r3
 800f49c:	d20b      	bcs.n	800f4b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4a2:	f383 8811 	msr	BASEPRI, r3
 800f4a6:	f3bf 8f6f 	isb	sy
 800f4aa:	f3bf 8f4f 	dsb	sy
 800f4ae:	607b      	str	r3, [r7, #4]
}
 800f4b0:	bf00      	nop
 800f4b2:	bf00      	nop
 800f4b4:	e7fd      	b.n	800f4b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f4b6:	4b0f      	ldr	r3, [pc, #60]	@ (800f4f4 <vPortValidateInterruptPriority+0x7c>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f4be:	4b0e      	ldr	r3, [pc, #56]	@ (800f4f8 <vPortValidateInterruptPriority+0x80>)
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	429a      	cmp	r2, r3
 800f4c4:	d90b      	bls.n	800f4de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4ca:	f383 8811 	msr	BASEPRI, r3
 800f4ce:	f3bf 8f6f 	isb	sy
 800f4d2:	f3bf 8f4f 	dsb	sy
 800f4d6:	603b      	str	r3, [r7, #0]
}
 800f4d8:	bf00      	nop
 800f4da:	bf00      	nop
 800f4dc:	e7fd      	b.n	800f4da <vPortValidateInterruptPriority+0x62>
	}
 800f4de:	bf00      	nop
 800f4e0:	3714      	adds	r7, #20
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e8:	4770      	bx	lr
 800f4ea:	bf00      	nop
 800f4ec:	e000e3f0 	.word	0xe000e3f0
 800f4f0:	2000130c 	.word	0x2000130c
 800f4f4:	e000ed0c 	.word	0xe000ed0c
 800f4f8:	20001310 	.word	0x20001310

0800f4fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b08a      	sub	sp, #40	@ 0x28
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f504:	2300      	movs	r3, #0
 800f506:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f508:	f7fe ffa0 	bl	800e44c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f50c:	4b5f      	ldr	r3, [pc, #380]	@ (800f68c <pvPortMalloc+0x190>)
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d101      	bne.n	800f518 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f514:	f000 f92a 	bl	800f76c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f518:	4b5d      	ldr	r3, [pc, #372]	@ (800f690 <pvPortMalloc+0x194>)
 800f51a:	681a      	ldr	r2, [r3, #0]
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	4013      	ands	r3, r2
 800f520:	2b00      	cmp	r3, #0
 800f522:	f040 8095 	bne.w	800f650 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d01e      	beq.n	800f56a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f52c:	2208      	movs	r2, #8
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	4413      	add	r3, r2
 800f532:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	f003 0307 	and.w	r3, r3, #7
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d015      	beq.n	800f56a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	f023 0307 	bic.w	r3, r3, #7
 800f544:	3308      	adds	r3, #8
 800f546:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	f003 0307 	and.w	r3, r3, #7
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d00b      	beq.n	800f56a <pvPortMalloc+0x6e>
	__asm volatile
 800f552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f556:	f383 8811 	msr	BASEPRI, r3
 800f55a:	f3bf 8f6f 	isb	sy
 800f55e:	f3bf 8f4f 	dsb	sy
 800f562:	617b      	str	r3, [r7, #20]
}
 800f564:	bf00      	nop
 800f566:	bf00      	nop
 800f568:	e7fd      	b.n	800f566 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d06f      	beq.n	800f650 <pvPortMalloc+0x154>
 800f570:	4b48      	ldr	r3, [pc, #288]	@ (800f694 <pvPortMalloc+0x198>)
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	687a      	ldr	r2, [r7, #4]
 800f576:	429a      	cmp	r2, r3
 800f578:	d86a      	bhi.n	800f650 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f57a:	4b47      	ldr	r3, [pc, #284]	@ (800f698 <pvPortMalloc+0x19c>)
 800f57c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f57e:	4b46      	ldr	r3, [pc, #280]	@ (800f698 <pvPortMalloc+0x19c>)
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f584:	e004      	b.n	800f590 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f588:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f592:	685b      	ldr	r3, [r3, #4]
 800f594:	687a      	ldr	r2, [r7, #4]
 800f596:	429a      	cmp	r2, r3
 800f598:	d903      	bls.n	800f5a2 <pvPortMalloc+0xa6>
 800f59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d1f1      	bne.n	800f586 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f5a2:	4b3a      	ldr	r3, [pc, #232]	@ (800f68c <pvPortMalloc+0x190>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5a8:	429a      	cmp	r2, r3
 800f5aa:	d051      	beq.n	800f650 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f5ac:	6a3b      	ldr	r3, [r7, #32]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	2208      	movs	r2, #8
 800f5b2:	4413      	add	r3, r2
 800f5b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5b8:	681a      	ldr	r2, [r3, #0]
 800f5ba:	6a3b      	ldr	r3, [r7, #32]
 800f5bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5c0:	685a      	ldr	r2, [r3, #4]
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	1ad2      	subs	r2, r2, r3
 800f5c6:	2308      	movs	r3, #8
 800f5c8:	005b      	lsls	r3, r3, #1
 800f5ca:	429a      	cmp	r2, r3
 800f5cc:	d920      	bls.n	800f610 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f5ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	4413      	add	r3, r2
 800f5d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f5d6:	69bb      	ldr	r3, [r7, #24]
 800f5d8:	f003 0307 	and.w	r3, r3, #7
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d00b      	beq.n	800f5f8 <pvPortMalloc+0xfc>
	__asm volatile
 800f5e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5e4:	f383 8811 	msr	BASEPRI, r3
 800f5e8:	f3bf 8f6f 	isb	sy
 800f5ec:	f3bf 8f4f 	dsb	sy
 800f5f0:	613b      	str	r3, [r7, #16]
}
 800f5f2:	bf00      	nop
 800f5f4:	bf00      	nop
 800f5f6:	e7fd      	b.n	800f5f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5fa:	685a      	ldr	r2, [r3, #4]
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	1ad2      	subs	r2, r2, r3
 800f600:	69bb      	ldr	r3, [r7, #24]
 800f602:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f606:	687a      	ldr	r2, [r7, #4]
 800f608:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f60a:	69b8      	ldr	r0, [r7, #24]
 800f60c:	f000 f910 	bl	800f830 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f610:	4b20      	ldr	r3, [pc, #128]	@ (800f694 <pvPortMalloc+0x198>)
 800f612:	681a      	ldr	r2, [r3, #0]
 800f614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f616:	685b      	ldr	r3, [r3, #4]
 800f618:	1ad3      	subs	r3, r2, r3
 800f61a:	4a1e      	ldr	r2, [pc, #120]	@ (800f694 <pvPortMalloc+0x198>)
 800f61c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f61e:	4b1d      	ldr	r3, [pc, #116]	@ (800f694 <pvPortMalloc+0x198>)
 800f620:	681a      	ldr	r2, [r3, #0]
 800f622:	4b1e      	ldr	r3, [pc, #120]	@ (800f69c <pvPortMalloc+0x1a0>)
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	429a      	cmp	r2, r3
 800f628:	d203      	bcs.n	800f632 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f62a:	4b1a      	ldr	r3, [pc, #104]	@ (800f694 <pvPortMalloc+0x198>)
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	4a1b      	ldr	r2, [pc, #108]	@ (800f69c <pvPortMalloc+0x1a0>)
 800f630:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f634:	685a      	ldr	r2, [r3, #4]
 800f636:	4b16      	ldr	r3, [pc, #88]	@ (800f690 <pvPortMalloc+0x194>)
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	431a      	orrs	r2, r3
 800f63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f63e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f642:	2200      	movs	r2, #0
 800f644:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f646:	4b16      	ldr	r3, [pc, #88]	@ (800f6a0 <pvPortMalloc+0x1a4>)
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	3301      	adds	r3, #1
 800f64c:	4a14      	ldr	r2, [pc, #80]	@ (800f6a0 <pvPortMalloc+0x1a4>)
 800f64e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f650:	f7fe ff0a 	bl	800e468 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800f654:	69fb      	ldr	r3, [r7, #28]
 800f656:	2b00      	cmp	r3, #0
 800f658:	d101      	bne.n	800f65e <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800f65a:	f7f3 fccd 	bl	8002ff8 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f65e:	69fb      	ldr	r3, [r7, #28]
 800f660:	f003 0307 	and.w	r3, r3, #7
 800f664:	2b00      	cmp	r3, #0
 800f666:	d00b      	beq.n	800f680 <pvPortMalloc+0x184>
	__asm volatile
 800f668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f66c:	f383 8811 	msr	BASEPRI, r3
 800f670:	f3bf 8f6f 	isb	sy
 800f674:	f3bf 8f4f 	dsb	sy
 800f678:	60fb      	str	r3, [r7, #12]
}
 800f67a:	bf00      	nop
 800f67c:	bf00      	nop
 800f67e:	e7fd      	b.n	800f67c <pvPortMalloc+0x180>
	return pvReturn;
 800f680:	69fb      	ldr	r3, [r7, #28]
}
 800f682:	4618      	mov	r0, r3
 800f684:	3728      	adds	r7, #40	@ 0x28
 800f686:	46bd      	mov	sp, r7
 800f688:	bd80      	pop	{r7, pc}
 800f68a:	bf00      	nop
 800f68c:	20004f1c 	.word	0x20004f1c
 800f690:	20004f30 	.word	0x20004f30
 800f694:	20004f20 	.word	0x20004f20
 800f698:	20004f14 	.word	0x20004f14
 800f69c:	20004f24 	.word	0x20004f24
 800f6a0:	20004f28 	.word	0x20004f28

0800f6a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b086      	sub	sp, #24
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d04f      	beq.n	800f756 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f6b6:	2308      	movs	r3, #8
 800f6b8:	425b      	negs	r3, r3
 800f6ba:	697a      	ldr	r2, [r7, #20]
 800f6bc:	4413      	add	r3, r2
 800f6be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f6c0:	697b      	ldr	r3, [r7, #20]
 800f6c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f6c4:	693b      	ldr	r3, [r7, #16]
 800f6c6:	685a      	ldr	r2, [r3, #4]
 800f6c8:	4b25      	ldr	r3, [pc, #148]	@ (800f760 <vPortFree+0xbc>)
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	4013      	ands	r3, r2
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	d10b      	bne.n	800f6ea <vPortFree+0x46>
	__asm volatile
 800f6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6d6:	f383 8811 	msr	BASEPRI, r3
 800f6da:	f3bf 8f6f 	isb	sy
 800f6de:	f3bf 8f4f 	dsb	sy
 800f6e2:	60fb      	str	r3, [r7, #12]
}
 800f6e4:	bf00      	nop
 800f6e6:	bf00      	nop
 800f6e8:	e7fd      	b.n	800f6e6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f6ea:	693b      	ldr	r3, [r7, #16]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d00b      	beq.n	800f70a <vPortFree+0x66>
	__asm volatile
 800f6f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6f6:	f383 8811 	msr	BASEPRI, r3
 800f6fa:	f3bf 8f6f 	isb	sy
 800f6fe:	f3bf 8f4f 	dsb	sy
 800f702:	60bb      	str	r3, [r7, #8]
}
 800f704:	bf00      	nop
 800f706:	bf00      	nop
 800f708:	e7fd      	b.n	800f706 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f70a:	693b      	ldr	r3, [r7, #16]
 800f70c:	685a      	ldr	r2, [r3, #4]
 800f70e:	4b14      	ldr	r3, [pc, #80]	@ (800f760 <vPortFree+0xbc>)
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	4013      	ands	r3, r2
 800f714:	2b00      	cmp	r3, #0
 800f716:	d01e      	beq.n	800f756 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f718:	693b      	ldr	r3, [r7, #16]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d11a      	bne.n	800f756 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f720:	693b      	ldr	r3, [r7, #16]
 800f722:	685a      	ldr	r2, [r3, #4]
 800f724:	4b0e      	ldr	r3, [pc, #56]	@ (800f760 <vPortFree+0xbc>)
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	43db      	mvns	r3, r3
 800f72a:	401a      	ands	r2, r3
 800f72c:	693b      	ldr	r3, [r7, #16]
 800f72e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f730:	f7fe fe8c 	bl	800e44c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f734:	693b      	ldr	r3, [r7, #16]
 800f736:	685a      	ldr	r2, [r3, #4]
 800f738:	4b0a      	ldr	r3, [pc, #40]	@ (800f764 <vPortFree+0xc0>)
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	4413      	add	r3, r2
 800f73e:	4a09      	ldr	r2, [pc, #36]	@ (800f764 <vPortFree+0xc0>)
 800f740:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f742:	6938      	ldr	r0, [r7, #16]
 800f744:	f000 f874 	bl	800f830 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f748:	4b07      	ldr	r3, [pc, #28]	@ (800f768 <vPortFree+0xc4>)
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	3301      	adds	r3, #1
 800f74e:	4a06      	ldr	r2, [pc, #24]	@ (800f768 <vPortFree+0xc4>)
 800f750:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f752:	f7fe fe89 	bl	800e468 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f756:	bf00      	nop
 800f758:	3718      	adds	r7, #24
 800f75a:	46bd      	mov	sp, r7
 800f75c:	bd80      	pop	{r7, pc}
 800f75e:	bf00      	nop
 800f760:	20004f30 	.word	0x20004f30
 800f764:	20004f20 	.word	0x20004f20
 800f768:	20004f2c 	.word	0x20004f2c

0800f76c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f76c:	b480      	push	{r7}
 800f76e:	b085      	sub	sp, #20
 800f770:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f772:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f776:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f778:	4b27      	ldr	r3, [pc, #156]	@ (800f818 <prvHeapInit+0xac>)
 800f77a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	f003 0307 	and.w	r3, r3, #7
 800f782:	2b00      	cmp	r3, #0
 800f784:	d00c      	beq.n	800f7a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	3307      	adds	r3, #7
 800f78a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f78c:	68fb      	ldr	r3, [r7, #12]
 800f78e:	f023 0307 	bic.w	r3, r3, #7
 800f792:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f794:	68ba      	ldr	r2, [r7, #8]
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	1ad3      	subs	r3, r2, r3
 800f79a:	4a1f      	ldr	r2, [pc, #124]	@ (800f818 <prvHeapInit+0xac>)
 800f79c:	4413      	add	r3, r2
 800f79e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f7a4:	4a1d      	ldr	r2, [pc, #116]	@ (800f81c <prvHeapInit+0xb0>)
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f7aa:	4b1c      	ldr	r3, [pc, #112]	@ (800f81c <prvHeapInit+0xb0>)
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	68ba      	ldr	r2, [r7, #8]
 800f7b4:	4413      	add	r3, r2
 800f7b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f7b8:	2208      	movs	r2, #8
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	1a9b      	subs	r3, r3, r2
 800f7be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	f023 0307 	bic.w	r3, r3, #7
 800f7c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	4a15      	ldr	r2, [pc, #84]	@ (800f820 <prvHeapInit+0xb4>)
 800f7cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f7ce:	4b14      	ldr	r3, [pc, #80]	@ (800f820 <prvHeapInit+0xb4>)
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	2200      	movs	r2, #0
 800f7d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f7d6:	4b12      	ldr	r3, [pc, #72]	@ (800f820 <prvHeapInit+0xb4>)
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	2200      	movs	r2, #0
 800f7dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f7e2:	683b      	ldr	r3, [r7, #0]
 800f7e4:	68fa      	ldr	r2, [r7, #12]
 800f7e6:	1ad2      	subs	r2, r2, r3
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f7ec:	4b0c      	ldr	r3, [pc, #48]	@ (800f820 <prvHeapInit+0xb4>)
 800f7ee:	681a      	ldr	r2, [r3, #0]
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	685b      	ldr	r3, [r3, #4]
 800f7f8:	4a0a      	ldr	r2, [pc, #40]	@ (800f824 <prvHeapInit+0xb8>)
 800f7fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f7fc:	683b      	ldr	r3, [r7, #0]
 800f7fe:	685b      	ldr	r3, [r3, #4]
 800f800:	4a09      	ldr	r2, [pc, #36]	@ (800f828 <prvHeapInit+0xbc>)
 800f802:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f804:	4b09      	ldr	r3, [pc, #36]	@ (800f82c <prvHeapInit+0xc0>)
 800f806:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f80a:	601a      	str	r2, [r3, #0]
}
 800f80c:	bf00      	nop
 800f80e:	3714      	adds	r7, #20
 800f810:	46bd      	mov	sp, r7
 800f812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f816:	4770      	bx	lr
 800f818:	20001314 	.word	0x20001314
 800f81c:	20004f14 	.word	0x20004f14
 800f820:	20004f1c 	.word	0x20004f1c
 800f824:	20004f24 	.word	0x20004f24
 800f828:	20004f20 	.word	0x20004f20
 800f82c:	20004f30 	.word	0x20004f30

0800f830 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f830:	b480      	push	{r7}
 800f832:	b085      	sub	sp, #20
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f838:	4b28      	ldr	r3, [pc, #160]	@ (800f8dc <prvInsertBlockIntoFreeList+0xac>)
 800f83a:	60fb      	str	r3, [r7, #12]
 800f83c:	e002      	b.n	800f844 <prvInsertBlockIntoFreeList+0x14>
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	60fb      	str	r3, [r7, #12]
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	687a      	ldr	r2, [r7, #4]
 800f84a:	429a      	cmp	r2, r3
 800f84c:	d8f7      	bhi.n	800f83e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	685b      	ldr	r3, [r3, #4]
 800f856:	68ba      	ldr	r2, [r7, #8]
 800f858:	4413      	add	r3, r2
 800f85a:	687a      	ldr	r2, [r7, #4]
 800f85c:	429a      	cmp	r2, r3
 800f85e:	d108      	bne.n	800f872 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	685a      	ldr	r2, [r3, #4]
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	685b      	ldr	r3, [r3, #4]
 800f868:	441a      	add	r2, r3
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	685b      	ldr	r3, [r3, #4]
 800f87a:	68ba      	ldr	r2, [r7, #8]
 800f87c:	441a      	add	r2, r3
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	429a      	cmp	r2, r3
 800f884:	d118      	bne.n	800f8b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	681a      	ldr	r2, [r3, #0]
 800f88a:	4b15      	ldr	r3, [pc, #84]	@ (800f8e0 <prvInsertBlockIntoFreeList+0xb0>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	429a      	cmp	r2, r3
 800f890:	d00d      	beq.n	800f8ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	685a      	ldr	r2, [r3, #4]
 800f896:	68fb      	ldr	r3, [r7, #12]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	685b      	ldr	r3, [r3, #4]
 800f89c:	441a      	add	r2, r3
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	601a      	str	r2, [r3, #0]
 800f8ac:	e008      	b.n	800f8c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f8ae:	4b0c      	ldr	r3, [pc, #48]	@ (800f8e0 <prvInsertBlockIntoFreeList+0xb0>)
 800f8b0:	681a      	ldr	r2, [r3, #0]
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	601a      	str	r2, [r3, #0]
 800f8b6:	e003      	b.n	800f8c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	681a      	ldr	r2, [r3, #0]
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f8c0:	68fa      	ldr	r2, [r7, #12]
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	429a      	cmp	r2, r3
 800f8c6:	d002      	beq.n	800f8ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	687a      	ldr	r2, [r7, #4]
 800f8cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f8ce:	bf00      	nop
 800f8d0:	3714      	adds	r7, #20
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d8:	4770      	bx	lr
 800f8da:	bf00      	nop
 800f8dc:	20004f14 	.word	0x20004f14
 800f8e0:	20004f1c 	.word	0x20004f1c

0800f8e4 <__cvt>:
 800f8e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f8e8:	ec57 6b10 	vmov	r6, r7, d0
 800f8ec:	2f00      	cmp	r7, #0
 800f8ee:	460c      	mov	r4, r1
 800f8f0:	4619      	mov	r1, r3
 800f8f2:	463b      	mov	r3, r7
 800f8f4:	bfbb      	ittet	lt
 800f8f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f8fa:	461f      	movlt	r7, r3
 800f8fc:	2300      	movge	r3, #0
 800f8fe:	232d      	movlt	r3, #45	@ 0x2d
 800f900:	700b      	strb	r3, [r1, #0]
 800f902:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f904:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f908:	4691      	mov	r9, r2
 800f90a:	f023 0820 	bic.w	r8, r3, #32
 800f90e:	bfbc      	itt	lt
 800f910:	4632      	movlt	r2, r6
 800f912:	4616      	movlt	r6, r2
 800f914:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f918:	d005      	beq.n	800f926 <__cvt+0x42>
 800f91a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f91e:	d100      	bne.n	800f922 <__cvt+0x3e>
 800f920:	3401      	adds	r4, #1
 800f922:	2102      	movs	r1, #2
 800f924:	e000      	b.n	800f928 <__cvt+0x44>
 800f926:	2103      	movs	r1, #3
 800f928:	ab03      	add	r3, sp, #12
 800f92a:	9301      	str	r3, [sp, #4]
 800f92c:	ab02      	add	r3, sp, #8
 800f92e:	9300      	str	r3, [sp, #0]
 800f930:	ec47 6b10 	vmov	d0, r6, r7
 800f934:	4653      	mov	r3, sl
 800f936:	4622      	mov	r2, r4
 800f938:	f000 ffde 	bl	80108f8 <_dtoa_r>
 800f93c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f940:	4605      	mov	r5, r0
 800f942:	d119      	bne.n	800f978 <__cvt+0x94>
 800f944:	f019 0f01 	tst.w	r9, #1
 800f948:	d00e      	beq.n	800f968 <__cvt+0x84>
 800f94a:	eb00 0904 	add.w	r9, r0, r4
 800f94e:	2200      	movs	r2, #0
 800f950:	2300      	movs	r3, #0
 800f952:	4630      	mov	r0, r6
 800f954:	4639      	mov	r1, r7
 800f956:	f7f1 f8d7 	bl	8000b08 <__aeabi_dcmpeq>
 800f95a:	b108      	cbz	r0, 800f960 <__cvt+0x7c>
 800f95c:	f8cd 900c 	str.w	r9, [sp, #12]
 800f960:	2230      	movs	r2, #48	@ 0x30
 800f962:	9b03      	ldr	r3, [sp, #12]
 800f964:	454b      	cmp	r3, r9
 800f966:	d31e      	bcc.n	800f9a6 <__cvt+0xc2>
 800f968:	9b03      	ldr	r3, [sp, #12]
 800f96a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f96c:	1b5b      	subs	r3, r3, r5
 800f96e:	4628      	mov	r0, r5
 800f970:	6013      	str	r3, [r2, #0]
 800f972:	b004      	add	sp, #16
 800f974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f978:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f97c:	eb00 0904 	add.w	r9, r0, r4
 800f980:	d1e5      	bne.n	800f94e <__cvt+0x6a>
 800f982:	7803      	ldrb	r3, [r0, #0]
 800f984:	2b30      	cmp	r3, #48	@ 0x30
 800f986:	d10a      	bne.n	800f99e <__cvt+0xba>
 800f988:	2200      	movs	r2, #0
 800f98a:	2300      	movs	r3, #0
 800f98c:	4630      	mov	r0, r6
 800f98e:	4639      	mov	r1, r7
 800f990:	f7f1 f8ba 	bl	8000b08 <__aeabi_dcmpeq>
 800f994:	b918      	cbnz	r0, 800f99e <__cvt+0xba>
 800f996:	f1c4 0401 	rsb	r4, r4, #1
 800f99a:	f8ca 4000 	str.w	r4, [sl]
 800f99e:	f8da 3000 	ldr.w	r3, [sl]
 800f9a2:	4499      	add	r9, r3
 800f9a4:	e7d3      	b.n	800f94e <__cvt+0x6a>
 800f9a6:	1c59      	adds	r1, r3, #1
 800f9a8:	9103      	str	r1, [sp, #12]
 800f9aa:	701a      	strb	r2, [r3, #0]
 800f9ac:	e7d9      	b.n	800f962 <__cvt+0x7e>

0800f9ae <__exponent>:
 800f9ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9b0:	2900      	cmp	r1, #0
 800f9b2:	bfba      	itte	lt
 800f9b4:	4249      	neglt	r1, r1
 800f9b6:	232d      	movlt	r3, #45	@ 0x2d
 800f9b8:	232b      	movge	r3, #43	@ 0x2b
 800f9ba:	2909      	cmp	r1, #9
 800f9bc:	7002      	strb	r2, [r0, #0]
 800f9be:	7043      	strb	r3, [r0, #1]
 800f9c0:	dd29      	ble.n	800fa16 <__exponent+0x68>
 800f9c2:	f10d 0307 	add.w	r3, sp, #7
 800f9c6:	461d      	mov	r5, r3
 800f9c8:	270a      	movs	r7, #10
 800f9ca:	461a      	mov	r2, r3
 800f9cc:	fbb1 f6f7 	udiv	r6, r1, r7
 800f9d0:	fb07 1416 	mls	r4, r7, r6, r1
 800f9d4:	3430      	adds	r4, #48	@ 0x30
 800f9d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f9da:	460c      	mov	r4, r1
 800f9dc:	2c63      	cmp	r4, #99	@ 0x63
 800f9de:	f103 33ff 	add.w	r3, r3, #4294967295
 800f9e2:	4631      	mov	r1, r6
 800f9e4:	dcf1      	bgt.n	800f9ca <__exponent+0x1c>
 800f9e6:	3130      	adds	r1, #48	@ 0x30
 800f9e8:	1e94      	subs	r4, r2, #2
 800f9ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f9ee:	1c41      	adds	r1, r0, #1
 800f9f0:	4623      	mov	r3, r4
 800f9f2:	42ab      	cmp	r3, r5
 800f9f4:	d30a      	bcc.n	800fa0c <__exponent+0x5e>
 800f9f6:	f10d 0309 	add.w	r3, sp, #9
 800f9fa:	1a9b      	subs	r3, r3, r2
 800f9fc:	42ac      	cmp	r4, r5
 800f9fe:	bf88      	it	hi
 800fa00:	2300      	movhi	r3, #0
 800fa02:	3302      	adds	r3, #2
 800fa04:	4403      	add	r3, r0
 800fa06:	1a18      	subs	r0, r3, r0
 800fa08:	b003      	add	sp, #12
 800fa0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa0c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fa10:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fa14:	e7ed      	b.n	800f9f2 <__exponent+0x44>
 800fa16:	2330      	movs	r3, #48	@ 0x30
 800fa18:	3130      	adds	r1, #48	@ 0x30
 800fa1a:	7083      	strb	r3, [r0, #2]
 800fa1c:	70c1      	strb	r1, [r0, #3]
 800fa1e:	1d03      	adds	r3, r0, #4
 800fa20:	e7f1      	b.n	800fa06 <__exponent+0x58>
	...

0800fa24 <_printf_float>:
 800fa24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa28:	b08d      	sub	sp, #52	@ 0x34
 800fa2a:	460c      	mov	r4, r1
 800fa2c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fa30:	4616      	mov	r6, r2
 800fa32:	461f      	mov	r7, r3
 800fa34:	4605      	mov	r5, r0
 800fa36:	f000 fdf3 	bl	8010620 <_localeconv_r>
 800fa3a:	6803      	ldr	r3, [r0, #0]
 800fa3c:	9304      	str	r3, [sp, #16]
 800fa3e:	4618      	mov	r0, r3
 800fa40:	f7f0 fc36 	bl	80002b0 <strlen>
 800fa44:	2300      	movs	r3, #0
 800fa46:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa48:	f8d8 3000 	ldr.w	r3, [r8]
 800fa4c:	9005      	str	r0, [sp, #20]
 800fa4e:	3307      	adds	r3, #7
 800fa50:	f023 0307 	bic.w	r3, r3, #7
 800fa54:	f103 0208 	add.w	r2, r3, #8
 800fa58:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fa5c:	f8d4 b000 	ldr.w	fp, [r4]
 800fa60:	f8c8 2000 	str.w	r2, [r8]
 800fa64:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fa68:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800fa6c:	9307      	str	r3, [sp, #28]
 800fa6e:	f8cd 8018 	str.w	r8, [sp, #24]
 800fa72:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800fa76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fa7a:	4b9c      	ldr	r3, [pc, #624]	@ (800fcec <_printf_float+0x2c8>)
 800fa7c:	f04f 32ff 	mov.w	r2, #4294967295
 800fa80:	f7f1 f874 	bl	8000b6c <__aeabi_dcmpun>
 800fa84:	bb70      	cbnz	r0, 800fae4 <_printf_float+0xc0>
 800fa86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fa8a:	4b98      	ldr	r3, [pc, #608]	@ (800fcec <_printf_float+0x2c8>)
 800fa8c:	f04f 32ff 	mov.w	r2, #4294967295
 800fa90:	f7f1 f84e 	bl	8000b30 <__aeabi_dcmple>
 800fa94:	bb30      	cbnz	r0, 800fae4 <_printf_float+0xc0>
 800fa96:	2200      	movs	r2, #0
 800fa98:	2300      	movs	r3, #0
 800fa9a:	4640      	mov	r0, r8
 800fa9c:	4649      	mov	r1, r9
 800fa9e:	f7f1 f83d 	bl	8000b1c <__aeabi_dcmplt>
 800faa2:	b110      	cbz	r0, 800faaa <_printf_float+0x86>
 800faa4:	232d      	movs	r3, #45	@ 0x2d
 800faa6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800faaa:	4a91      	ldr	r2, [pc, #580]	@ (800fcf0 <_printf_float+0x2cc>)
 800faac:	4b91      	ldr	r3, [pc, #580]	@ (800fcf4 <_printf_float+0x2d0>)
 800faae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fab2:	bf8c      	ite	hi
 800fab4:	4690      	movhi	r8, r2
 800fab6:	4698      	movls	r8, r3
 800fab8:	2303      	movs	r3, #3
 800faba:	6123      	str	r3, [r4, #16]
 800fabc:	f02b 0304 	bic.w	r3, fp, #4
 800fac0:	6023      	str	r3, [r4, #0]
 800fac2:	f04f 0900 	mov.w	r9, #0
 800fac6:	9700      	str	r7, [sp, #0]
 800fac8:	4633      	mov	r3, r6
 800faca:	aa0b      	add	r2, sp, #44	@ 0x2c
 800facc:	4621      	mov	r1, r4
 800face:	4628      	mov	r0, r5
 800fad0:	f000 f9d2 	bl	800fe78 <_printf_common>
 800fad4:	3001      	adds	r0, #1
 800fad6:	f040 808d 	bne.w	800fbf4 <_printf_float+0x1d0>
 800fada:	f04f 30ff 	mov.w	r0, #4294967295
 800fade:	b00d      	add	sp, #52	@ 0x34
 800fae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fae4:	4642      	mov	r2, r8
 800fae6:	464b      	mov	r3, r9
 800fae8:	4640      	mov	r0, r8
 800faea:	4649      	mov	r1, r9
 800faec:	f7f1 f83e 	bl	8000b6c <__aeabi_dcmpun>
 800faf0:	b140      	cbz	r0, 800fb04 <_printf_float+0xe0>
 800faf2:	464b      	mov	r3, r9
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	bfbc      	itt	lt
 800faf8:	232d      	movlt	r3, #45	@ 0x2d
 800fafa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fafe:	4a7e      	ldr	r2, [pc, #504]	@ (800fcf8 <_printf_float+0x2d4>)
 800fb00:	4b7e      	ldr	r3, [pc, #504]	@ (800fcfc <_printf_float+0x2d8>)
 800fb02:	e7d4      	b.n	800faae <_printf_float+0x8a>
 800fb04:	6863      	ldr	r3, [r4, #4]
 800fb06:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fb0a:	9206      	str	r2, [sp, #24]
 800fb0c:	1c5a      	adds	r2, r3, #1
 800fb0e:	d13b      	bne.n	800fb88 <_printf_float+0x164>
 800fb10:	2306      	movs	r3, #6
 800fb12:	6063      	str	r3, [r4, #4]
 800fb14:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fb18:	2300      	movs	r3, #0
 800fb1a:	6022      	str	r2, [r4, #0]
 800fb1c:	9303      	str	r3, [sp, #12]
 800fb1e:	ab0a      	add	r3, sp, #40	@ 0x28
 800fb20:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fb24:	ab09      	add	r3, sp, #36	@ 0x24
 800fb26:	9300      	str	r3, [sp, #0]
 800fb28:	6861      	ldr	r1, [r4, #4]
 800fb2a:	ec49 8b10 	vmov	d0, r8, r9
 800fb2e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fb32:	4628      	mov	r0, r5
 800fb34:	f7ff fed6 	bl	800f8e4 <__cvt>
 800fb38:	9b06      	ldr	r3, [sp, #24]
 800fb3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fb3c:	2b47      	cmp	r3, #71	@ 0x47
 800fb3e:	4680      	mov	r8, r0
 800fb40:	d129      	bne.n	800fb96 <_printf_float+0x172>
 800fb42:	1cc8      	adds	r0, r1, #3
 800fb44:	db02      	blt.n	800fb4c <_printf_float+0x128>
 800fb46:	6863      	ldr	r3, [r4, #4]
 800fb48:	4299      	cmp	r1, r3
 800fb4a:	dd41      	ble.n	800fbd0 <_printf_float+0x1ac>
 800fb4c:	f1aa 0a02 	sub.w	sl, sl, #2
 800fb50:	fa5f fa8a 	uxtb.w	sl, sl
 800fb54:	3901      	subs	r1, #1
 800fb56:	4652      	mov	r2, sl
 800fb58:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fb5c:	9109      	str	r1, [sp, #36]	@ 0x24
 800fb5e:	f7ff ff26 	bl	800f9ae <__exponent>
 800fb62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fb64:	1813      	adds	r3, r2, r0
 800fb66:	2a01      	cmp	r2, #1
 800fb68:	4681      	mov	r9, r0
 800fb6a:	6123      	str	r3, [r4, #16]
 800fb6c:	dc02      	bgt.n	800fb74 <_printf_float+0x150>
 800fb6e:	6822      	ldr	r2, [r4, #0]
 800fb70:	07d2      	lsls	r2, r2, #31
 800fb72:	d501      	bpl.n	800fb78 <_printf_float+0x154>
 800fb74:	3301      	adds	r3, #1
 800fb76:	6123      	str	r3, [r4, #16]
 800fb78:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d0a2      	beq.n	800fac6 <_printf_float+0xa2>
 800fb80:	232d      	movs	r3, #45	@ 0x2d
 800fb82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fb86:	e79e      	b.n	800fac6 <_printf_float+0xa2>
 800fb88:	9a06      	ldr	r2, [sp, #24]
 800fb8a:	2a47      	cmp	r2, #71	@ 0x47
 800fb8c:	d1c2      	bne.n	800fb14 <_printf_float+0xf0>
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d1c0      	bne.n	800fb14 <_printf_float+0xf0>
 800fb92:	2301      	movs	r3, #1
 800fb94:	e7bd      	b.n	800fb12 <_printf_float+0xee>
 800fb96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fb9a:	d9db      	bls.n	800fb54 <_printf_float+0x130>
 800fb9c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fba0:	d118      	bne.n	800fbd4 <_printf_float+0x1b0>
 800fba2:	2900      	cmp	r1, #0
 800fba4:	6863      	ldr	r3, [r4, #4]
 800fba6:	dd0b      	ble.n	800fbc0 <_printf_float+0x19c>
 800fba8:	6121      	str	r1, [r4, #16]
 800fbaa:	b913      	cbnz	r3, 800fbb2 <_printf_float+0x18e>
 800fbac:	6822      	ldr	r2, [r4, #0]
 800fbae:	07d0      	lsls	r0, r2, #31
 800fbb0:	d502      	bpl.n	800fbb8 <_printf_float+0x194>
 800fbb2:	3301      	adds	r3, #1
 800fbb4:	440b      	add	r3, r1
 800fbb6:	6123      	str	r3, [r4, #16]
 800fbb8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fbba:	f04f 0900 	mov.w	r9, #0
 800fbbe:	e7db      	b.n	800fb78 <_printf_float+0x154>
 800fbc0:	b913      	cbnz	r3, 800fbc8 <_printf_float+0x1a4>
 800fbc2:	6822      	ldr	r2, [r4, #0]
 800fbc4:	07d2      	lsls	r2, r2, #31
 800fbc6:	d501      	bpl.n	800fbcc <_printf_float+0x1a8>
 800fbc8:	3302      	adds	r3, #2
 800fbca:	e7f4      	b.n	800fbb6 <_printf_float+0x192>
 800fbcc:	2301      	movs	r3, #1
 800fbce:	e7f2      	b.n	800fbb6 <_printf_float+0x192>
 800fbd0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fbd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbd6:	4299      	cmp	r1, r3
 800fbd8:	db05      	blt.n	800fbe6 <_printf_float+0x1c2>
 800fbda:	6823      	ldr	r3, [r4, #0]
 800fbdc:	6121      	str	r1, [r4, #16]
 800fbde:	07d8      	lsls	r0, r3, #31
 800fbe0:	d5ea      	bpl.n	800fbb8 <_printf_float+0x194>
 800fbe2:	1c4b      	adds	r3, r1, #1
 800fbe4:	e7e7      	b.n	800fbb6 <_printf_float+0x192>
 800fbe6:	2900      	cmp	r1, #0
 800fbe8:	bfd4      	ite	le
 800fbea:	f1c1 0202 	rsble	r2, r1, #2
 800fbee:	2201      	movgt	r2, #1
 800fbf0:	4413      	add	r3, r2
 800fbf2:	e7e0      	b.n	800fbb6 <_printf_float+0x192>
 800fbf4:	6823      	ldr	r3, [r4, #0]
 800fbf6:	055a      	lsls	r2, r3, #21
 800fbf8:	d407      	bmi.n	800fc0a <_printf_float+0x1e6>
 800fbfa:	6923      	ldr	r3, [r4, #16]
 800fbfc:	4642      	mov	r2, r8
 800fbfe:	4631      	mov	r1, r6
 800fc00:	4628      	mov	r0, r5
 800fc02:	47b8      	blx	r7
 800fc04:	3001      	adds	r0, #1
 800fc06:	d12b      	bne.n	800fc60 <_printf_float+0x23c>
 800fc08:	e767      	b.n	800fada <_printf_float+0xb6>
 800fc0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fc0e:	f240 80dd 	bls.w	800fdcc <_printf_float+0x3a8>
 800fc12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fc16:	2200      	movs	r2, #0
 800fc18:	2300      	movs	r3, #0
 800fc1a:	f7f0 ff75 	bl	8000b08 <__aeabi_dcmpeq>
 800fc1e:	2800      	cmp	r0, #0
 800fc20:	d033      	beq.n	800fc8a <_printf_float+0x266>
 800fc22:	4a37      	ldr	r2, [pc, #220]	@ (800fd00 <_printf_float+0x2dc>)
 800fc24:	2301      	movs	r3, #1
 800fc26:	4631      	mov	r1, r6
 800fc28:	4628      	mov	r0, r5
 800fc2a:	47b8      	blx	r7
 800fc2c:	3001      	adds	r0, #1
 800fc2e:	f43f af54 	beq.w	800fada <_printf_float+0xb6>
 800fc32:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fc36:	4543      	cmp	r3, r8
 800fc38:	db02      	blt.n	800fc40 <_printf_float+0x21c>
 800fc3a:	6823      	ldr	r3, [r4, #0]
 800fc3c:	07d8      	lsls	r0, r3, #31
 800fc3e:	d50f      	bpl.n	800fc60 <_printf_float+0x23c>
 800fc40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fc44:	4631      	mov	r1, r6
 800fc46:	4628      	mov	r0, r5
 800fc48:	47b8      	blx	r7
 800fc4a:	3001      	adds	r0, #1
 800fc4c:	f43f af45 	beq.w	800fada <_printf_float+0xb6>
 800fc50:	f04f 0900 	mov.w	r9, #0
 800fc54:	f108 38ff 	add.w	r8, r8, #4294967295
 800fc58:	f104 0a1a 	add.w	sl, r4, #26
 800fc5c:	45c8      	cmp	r8, r9
 800fc5e:	dc09      	bgt.n	800fc74 <_printf_float+0x250>
 800fc60:	6823      	ldr	r3, [r4, #0]
 800fc62:	079b      	lsls	r3, r3, #30
 800fc64:	f100 8103 	bmi.w	800fe6e <_printf_float+0x44a>
 800fc68:	68e0      	ldr	r0, [r4, #12]
 800fc6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc6c:	4298      	cmp	r0, r3
 800fc6e:	bfb8      	it	lt
 800fc70:	4618      	movlt	r0, r3
 800fc72:	e734      	b.n	800fade <_printf_float+0xba>
 800fc74:	2301      	movs	r3, #1
 800fc76:	4652      	mov	r2, sl
 800fc78:	4631      	mov	r1, r6
 800fc7a:	4628      	mov	r0, r5
 800fc7c:	47b8      	blx	r7
 800fc7e:	3001      	adds	r0, #1
 800fc80:	f43f af2b 	beq.w	800fada <_printf_float+0xb6>
 800fc84:	f109 0901 	add.w	r9, r9, #1
 800fc88:	e7e8      	b.n	800fc5c <_printf_float+0x238>
 800fc8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	dc39      	bgt.n	800fd04 <_printf_float+0x2e0>
 800fc90:	4a1b      	ldr	r2, [pc, #108]	@ (800fd00 <_printf_float+0x2dc>)
 800fc92:	2301      	movs	r3, #1
 800fc94:	4631      	mov	r1, r6
 800fc96:	4628      	mov	r0, r5
 800fc98:	47b8      	blx	r7
 800fc9a:	3001      	adds	r0, #1
 800fc9c:	f43f af1d 	beq.w	800fada <_printf_float+0xb6>
 800fca0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fca4:	ea59 0303 	orrs.w	r3, r9, r3
 800fca8:	d102      	bne.n	800fcb0 <_printf_float+0x28c>
 800fcaa:	6823      	ldr	r3, [r4, #0]
 800fcac:	07d9      	lsls	r1, r3, #31
 800fcae:	d5d7      	bpl.n	800fc60 <_printf_float+0x23c>
 800fcb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fcb4:	4631      	mov	r1, r6
 800fcb6:	4628      	mov	r0, r5
 800fcb8:	47b8      	blx	r7
 800fcba:	3001      	adds	r0, #1
 800fcbc:	f43f af0d 	beq.w	800fada <_printf_float+0xb6>
 800fcc0:	f04f 0a00 	mov.w	sl, #0
 800fcc4:	f104 0b1a 	add.w	fp, r4, #26
 800fcc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcca:	425b      	negs	r3, r3
 800fccc:	4553      	cmp	r3, sl
 800fcce:	dc01      	bgt.n	800fcd4 <_printf_float+0x2b0>
 800fcd0:	464b      	mov	r3, r9
 800fcd2:	e793      	b.n	800fbfc <_printf_float+0x1d8>
 800fcd4:	2301      	movs	r3, #1
 800fcd6:	465a      	mov	r2, fp
 800fcd8:	4631      	mov	r1, r6
 800fcda:	4628      	mov	r0, r5
 800fcdc:	47b8      	blx	r7
 800fcde:	3001      	adds	r0, #1
 800fce0:	f43f aefb 	beq.w	800fada <_printf_float+0xb6>
 800fce4:	f10a 0a01 	add.w	sl, sl, #1
 800fce8:	e7ee      	b.n	800fcc8 <_printf_float+0x2a4>
 800fcea:	bf00      	nop
 800fcec:	7fefffff 	.word	0x7fefffff
 800fcf0:	080136b0 	.word	0x080136b0
 800fcf4:	080136ac 	.word	0x080136ac
 800fcf8:	080136b8 	.word	0x080136b8
 800fcfc:	080136b4 	.word	0x080136b4
 800fd00:	080136bc 	.word	0x080136bc
 800fd04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fd06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fd0a:	4553      	cmp	r3, sl
 800fd0c:	bfa8      	it	ge
 800fd0e:	4653      	movge	r3, sl
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	4699      	mov	r9, r3
 800fd14:	dc36      	bgt.n	800fd84 <_printf_float+0x360>
 800fd16:	f04f 0b00 	mov.w	fp, #0
 800fd1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fd1e:	f104 021a 	add.w	r2, r4, #26
 800fd22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fd24:	9306      	str	r3, [sp, #24]
 800fd26:	eba3 0309 	sub.w	r3, r3, r9
 800fd2a:	455b      	cmp	r3, fp
 800fd2c:	dc31      	bgt.n	800fd92 <_printf_float+0x36e>
 800fd2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd30:	459a      	cmp	sl, r3
 800fd32:	dc3a      	bgt.n	800fdaa <_printf_float+0x386>
 800fd34:	6823      	ldr	r3, [r4, #0]
 800fd36:	07da      	lsls	r2, r3, #31
 800fd38:	d437      	bmi.n	800fdaa <_printf_float+0x386>
 800fd3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd3c:	ebaa 0903 	sub.w	r9, sl, r3
 800fd40:	9b06      	ldr	r3, [sp, #24]
 800fd42:	ebaa 0303 	sub.w	r3, sl, r3
 800fd46:	4599      	cmp	r9, r3
 800fd48:	bfa8      	it	ge
 800fd4a:	4699      	movge	r9, r3
 800fd4c:	f1b9 0f00 	cmp.w	r9, #0
 800fd50:	dc33      	bgt.n	800fdba <_printf_float+0x396>
 800fd52:	f04f 0800 	mov.w	r8, #0
 800fd56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fd5a:	f104 0b1a 	add.w	fp, r4, #26
 800fd5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd60:	ebaa 0303 	sub.w	r3, sl, r3
 800fd64:	eba3 0309 	sub.w	r3, r3, r9
 800fd68:	4543      	cmp	r3, r8
 800fd6a:	f77f af79 	ble.w	800fc60 <_printf_float+0x23c>
 800fd6e:	2301      	movs	r3, #1
 800fd70:	465a      	mov	r2, fp
 800fd72:	4631      	mov	r1, r6
 800fd74:	4628      	mov	r0, r5
 800fd76:	47b8      	blx	r7
 800fd78:	3001      	adds	r0, #1
 800fd7a:	f43f aeae 	beq.w	800fada <_printf_float+0xb6>
 800fd7e:	f108 0801 	add.w	r8, r8, #1
 800fd82:	e7ec      	b.n	800fd5e <_printf_float+0x33a>
 800fd84:	4642      	mov	r2, r8
 800fd86:	4631      	mov	r1, r6
 800fd88:	4628      	mov	r0, r5
 800fd8a:	47b8      	blx	r7
 800fd8c:	3001      	adds	r0, #1
 800fd8e:	d1c2      	bne.n	800fd16 <_printf_float+0x2f2>
 800fd90:	e6a3      	b.n	800fada <_printf_float+0xb6>
 800fd92:	2301      	movs	r3, #1
 800fd94:	4631      	mov	r1, r6
 800fd96:	4628      	mov	r0, r5
 800fd98:	9206      	str	r2, [sp, #24]
 800fd9a:	47b8      	blx	r7
 800fd9c:	3001      	adds	r0, #1
 800fd9e:	f43f ae9c 	beq.w	800fada <_printf_float+0xb6>
 800fda2:	9a06      	ldr	r2, [sp, #24]
 800fda4:	f10b 0b01 	add.w	fp, fp, #1
 800fda8:	e7bb      	b.n	800fd22 <_printf_float+0x2fe>
 800fdaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fdae:	4631      	mov	r1, r6
 800fdb0:	4628      	mov	r0, r5
 800fdb2:	47b8      	blx	r7
 800fdb4:	3001      	adds	r0, #1
 800fdb6:	d1c0      	bne.n	800fd3a <_printf_float+0x316>
 800fdb8:	e68f      	b.n	800fada <_printf_float+0xb6>
 800fdba:	9a06      	ldr	r2, [sp, #24]
 800fdbc:	464b      	mov	r3, r9
 800fdbe:	4442      	add	r2, r8
 800fdc0:	4631      	mov	r1, r6
 800fdc2:	4628      	mov	r0, r5
 800fdc4:	47b8      	blx	r7
 800fdc6:	3001      	adds	r0, #1
 800fdc8:	d1c3      	bne.n	800fd52 <_printf_float+0x32e>
 800fdca:	e686      	b.n	800fada <_printf_float+0xb6>
 800fdcc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fdd0:	f1ba 0f01 	cmp.w	sl, #1
 800fdd4:	dc01      	bgt.n	800fdda <_printf_float+0x3b6>
 800fdd6:	07db      	lsls	r3, r3, #31
 800fdd8:	d536      	bpl.n	800fe48 <_printf_float+0x424>
 800fdda:	2301      	movs	r3, #1
 800fddc:	4642      	mov	r2, r8
 800fdde:	4631      	mov	r1, r6
 800fde0:	4628      	mov	r0, r5
 800fde2:	47b8      	blx	r7
 800fde4:	3001      	adds	r0, #1
 800fde6:	f43f ae78 	beq.w	800fada <_printf_float+0xb6>
 800fdea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fdee:	4631      	mov	r1, r6
 800fdf0:	4628      	mov	r0, r5
 800fdf2:	47b8      	blx	r7
 800fdf4:	3001      	adds	r0, #1
 800fdf6:	f43f ae70 	beq.w	800fada <_printf_float+0xb6>
 800fdfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fdfe:	2200      	movs	r2, #0
 800fe00:	2300      	movs	r3, #0
 800fe02:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fe06:	f7f0 fe7f 	bl	8000b08 <__aeabi_dcmpeq>
 800fe0a:	b9c0      	cbnz	r0, 800fe3e <_printf_float+0x41a>
 800fe0c:	4653      	mov	r3, sl
 800fe0e:	f108 0201 	add.w	r2, r8, #1
 800fe12:	4631      	mov	r1, r6
 800fe14:	4628      	mov	r0, r5
 800fe16:	47b8      	blx	r7
 800fe18:	3001      	adds	r0, #1
 800fe1a:	d10c      	bne.n	800fe36 <_printf_float+0x412>
 800fe1c:	e65d      	b.n	800fada <_printf_float+0xb6>
 800fe1e:	2301      	movs	r3, #1
 800fe20:	465a      	mov	r2, fp
 800fe22:	4631      	mov	r1, r6
 800fe24:	4628      	mov	r0, r5
 800fe26:	47b8      	blx	r7
 800fe28:	3001      	adds	r0, #1
 800fe2a:	f43f ae56 	beq.w	800fada <_printf_float+0xb6>
 800fe2e:	f108 0801 	add.w	r8, r8, #1
 800fe32:	45d0      	cmp	r8, sl
 800fe34:	dbf3      	blt.n	800fe1e <_printf_float+0x3fa>
 800fe36:	464b      	mov	r3, r9
 800fe38:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800fe3c:	e6df      	b.n	800fbfe <_printf_float+0x1da>
 800fe3e:	f04f 0800 	mov.w	r8, #0
 800fe42:	f104 0b1a 	add.w	fp, r4, #26
 800fe46:	e7f4      	b.n	800fe32 <_printf_float+0x40e>
 800fe48:	2301      	movs	r3, #1
 800fe4a:	4642      	mov	r2, r8
 800fe4c:	e7e1      	b.n	800fe12 <_printf_float+0x3ee>
 800fe4e:	2301      	movs	r3, #1
 800fe50:	464a      	mov	r2, r9
 800fe52:	4631      	mov	r1, r6
 800fe54:	4628      	mov	r0, r5
 800fe56:	47b8      	blx	r7
 800fe58:	3001      	adds	r0, #1
 800fe5a:	f43f ae3e 	beq.w	800fada <_printf_float+0xb6>
 800fe5e:	f108 0801 	add.w	r8, r8, #1
 800fe62:	68e3      	ldr	r3, [r4, #12]
 800fe64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fe66:	1a5b      	subs	r3, r3, r1
 800fe68:	4543      	cmp	r3, r8
 800fe6a:	dcf0      	bgt.n	800fe4e <_printf_float+0x42a>
 800fe6c:	e6fc      	b.n	800fc68 <_printf_float+0x244>
 800fe6e:	f04f 0800 	mov.w	r8, #0
 800fe72:	f104 0919 	add.w	r9, r4, #25
 800fe76:	e7f4      	b.n	800fe62 <_printf_float+0x43e>

0800fe78 <_printf_common>:
 800fe78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe7c:	4616      	mov	r6, r2
 800fe7e:	4698      	mov	r8, r3
 800fe80:	688a      	ldr	r2, [r1, #8]
 800fe82:	690b      	ldr	r3, [r1, #16]
 800fe84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fe88:	4293      	cmp	r3, r2
 800fe8a:	bfb8      	it	lt
 800fe8c:	4613      	movlt	r3, r2
 800fe8e:	6033      	str	r3, [r6, #0]
 800fe90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fe94:	4607      	mov	r7, r0
 800fe96:	460c      	mov	r4, r1
 800fe98:	b10a      	cbz	r2, 800fe9e <_printf_common+0x26>
 800fe9a:	3301      	adds	r3, #1
 800fe9c:	6033      	str	r3, [r6, #0]
 800fe9e:	6823      	ldr	r3, [r4, #0]
 800fea0:	0699      	lsls	r1, r3, #26
 800fea2:	bf42      	ittt	mi
 800fea4:	6833      	ldrmi	r3, [r6, #0]
 800fea6:	3302      	addmi	r3, #2
 800fea8:	6033      	strmi	r3, [r6, #0]
 800feaa:	6825      	ldr	r5, [r4, #0]
 800feac:	f015 0506 	ands.w	r5, r5, #6
 800feb0:	d106      	bne.n	800fec0 <_printf_common+0x48>
 800feb2:	f104 0a19 	add.w	sl, r4, #25
 800feb6:	68e3      	ldr	r3, [r4, #12]
 800feb8:	6832      	ldr	r2, [r6, #0]
 800feba:	1a9b      	subs	r3, r3, r2
 800febc:	42ab      	cmp	r3, r5
 800febe:	dc26      	bgt.n	800ff0e <_printf_common+0x96>
 800fec0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fec4:	6822      	ldr	r2, [r4, #0]
 800fec6:	3b00      	subs	r3, #0
 800fec8:	bf18      	it	ne
 800feca:	2301      	movne	r3, #1
 800fecc:	0692      	lsls	r2, r2, #26
 800fece:	d42b      	bmi.n	800ff28 <_printf_common+0xb0>
 800fed0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fed4:	4641      	mov	r1, r8
 800fed6:	4638      	mov	r0, r7
 800fed8:	47c8      	blx	r9
 800feda:	3001      	adds	r0, #1
 800fedc:	d01e      	beq.n	800ff1c <_printf_common+0xa4>
 800fede:	6823      	ldr	r3, [r4, #0]
 800fee0:	6922      	ldr	r2, [r4, #16]
 800fee2:	f003 0306 	and.w	r3, r3, #6
 800fee6:	2b04      	cmp	r3, #4
 800fee8:	bf02      	ittt	eq
 800feea:	68e5      	ldreq	r5, [r4, #12]
 800feec:	6833      	ldreq	r3, [r6, #0]
 800feee:	1aed      	subeq	r5, r5, r3
 800fef0:	68a3      	ldr	r3, [r4, #8]
 800fef2:	bf0c      	ite	eq
 800fef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fef8:	2500      	movne	r5, #0
 800fefa:	4293      	cmp	r3, r2
 800fefc:	bfc4      	itt	gt
 800fefe:	1a9b      	subgt	r3, r3, r2
 800ff00:	18ed      	addgt	r5, r5, r3
 800ff02:	2600      	movs	r6, #0
 800ff04:	341a      	adds	r4, #26
 800ff06:	42b5      	cmp	r5, r6
 800ff08:	d11a      	bne.n	800ff40 <_printf_common+0xc8>
 800ff0a:	2000      	movs	r0, #0
 800ff0c:	e008      	b.n	800ff20 <_printf_common+0xa8>
 800ff0e:	2301      	movs	r3, #1
 800ff10:	4652      	mov	r2, sl
 800ff12:	4641      	mov	r1, r8
 800ff14:	4638      	mov	r0, r7
 800ff16:	47c8      	blx	r9
 800ff18:	3001      	adds	r0, #1
 800ff1a:	d103      	bne.n	800ff24 <_printf_common+0xac>
 800ff1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ff20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff24:	3501      	adds	r5, #1
 800ff26:	e7c6      	b.n	800feb6 <_printf_common+0x3e>
 800ff28:	18e1      	adds	r1, r4, r3
 800ff2a:	1c5a      	adds	r2, r3, #1
 800ff2c:	2030      	movs	r0, #48	@ 0x30
 800ff2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ff32:	4422      	add	r2, r4
 800ff34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ff38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ff3c:	3302      	adds	r3, #2
 800ff3e:	e7c7      	b.n	800fed0 <_printf_common+0x58>
 800ff40:	2301      	movs	r3, #1
 800ff42:	4622      	mov	r2, r4
 800ff44:	4641      	mov	r1, r8
 800ff46:	4638      	mov	r0, r7
 800ff48:	47c8      	blx	r9
 800ff4a:	3001      	adds	r0, #1
 800ff4c:	d0e6      	beq.n	800ff1c <_printf_common+0xa4>
 800ff4e:	3601      	adds	r6, #1
 800ff50:	e7d9      	b.n	800ff06 <_printf_common+0x8e>
	...

0800ff54 <_printf_i>:
 800ff54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ff58:	7e0f      	ldrb	r7, [r1, #24]
 800ff5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ff5c:	2f78      	cmp	r7, #120	@ 0x78
 800ff5e:	4691      	mov	r9, r2
 800ff60:	4680      	mov	r8, r0
 800ff62:	460c      	mov	r4, r1
 800ff64:	469a      	mov	sl, r3
 800ff66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ff6a:	d807      	bhi.n	800ff7c <_printf_i+0x28>
 800ff6c:	2f62      	cmp	r7, #98	@ 0x62
 800ff6e:	d80a      	bhi.n	800ff86 <_printf_i+0x32>
 800ff70:	2f00      	cmp	r7, #0
 800ff72:	f000 80d1 	beq.w	8010118 <_printf_i+0x1c4>
 800ff76:	2f58      	cmp	r7, #88	@ 0x58
 800ff78:	f000 80b8 	beq.w	80100ec <_printf_i+0x198>
 800ff7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ff80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ff84:	e03a      	b.n	800fffc <_printf_i+0xa8>
 800ff86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ff8a:	2b15      	cmp	r3, #21
 800ff8c:	d8f6      	bhi.n	800ff7c <_printf_i+0x28>
 800ff8e:	a101      	add	r1, pc, #4	@ (adr r1, 800ff94 <_printf_i+0x40>)
 800ff90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ff94:	0800ffed 	.word	0x0800ffed
 800ff98:	08010001 	.word	0x08010001
 800ff9c:	0800ff7d 	.word	0x0800ff7d
 800ffa0:	0800ff7d 	.word	0x0800ff7d
 800ffa4:	0800ff7d 	.word	0x0800ff7d
 800ffa8:	0800ff7d 	.word	0x0800ff7d
 800ffac:	08010001 	.word	0x08010001
 800ffb0:	0800ff7d 	.word	0x0800ff7d
 800ffb4:	0800ff7d 	.word	0x0800ff7d
 800ffb8:	0800ff7d 	.word	0x0800ff7d
 800ffbc:	0800ff7d 	.word	0x0800ff7d
 800ffc0:	080100ff 	.word	0x080100ff
 800ffc4:	0801002b 	.word	0x0801002b
 800ffc8:	080100b9 	.word	0x080100b9
 800ffcc:	0800ff7d 	.word	0x0800ff7d
 800ffd0:	0800ff7d 	.word	0x0800ff7d
 800ffd4:	08010121 	.word	0x08010121
 800ffd8:	0800ff7d 	.word	0x0800ff7d
 800ffdc:	0801002b 	.word	0x0801002b
 800ffe0:	0800ff7d 	.word	0x0800ff7d
 800ffe4:	0800ff7d 	.word	0x0800ff7d
 800ffe8:	080100c1 	.word	0x080100c1
 800ffec:	6833      	ldr	r3, [r6, #0]
 800ffee:	1d1a      	adds	r2, r3, #4
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	6032      	str	r2, [r6, #0]
 800fff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fff8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fffc:	2301      	movs	r3, #1
 800fffe:	e09c      	b.n	801013a <_printf_i+0x1e6>
 8010000:	6833      	ldr	r3, [r6, #0]
 8010002:	6820      	ldr	r0, [r4, #0]
 8010004:	1d19      	adds	r1, r3, #4
 8010006:	6031      	str	r1, [r6, #0]
 8010008:	0606      	lsls	r6, r0, #24
 801000a:	d501      	bpl.n	8010010 <_printf_i+0xbc>
 801000c:	681d      	ldr	r5, [r3, #0]
 801000e:	e003      	b.n	8010018 <_printf_i+0xc4>
 8010010:	0645      	lsls	r5, r0, #25
 8010012:	d5fb      	bpl.n	801000c <_printf_i+0xb8>
 8010014:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010018:	2d00      	cmp	r5, #0
 801001a:	da03      	bge.n	8010024 <_printf_i+0xd0>
 801001c:	232d      	movs	r3, #45	@ 0x2d
 801001e:	426d      	negs	r5, r5
 8010020:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010024:	4858      	ldr	r0, [pc, #352]	@ (8010188 <_printf_i+0x234>)
 8010026:	230a      	movs	r3, #10
 8010028:	e011      	b.n	801004e <_printf_i+0xfa>
 801002a:	6821      	ldr	r1, [r4, #0]
 801002c:	6833      	ldr	r3, [r6, #0]
 801002e:	0608      	lsls	r0, r1, #24
 8010030:	f853 5b04 	ldr.w	r5, [r3], #4
 8010034:	d402      	bmi.n	801003c <_printf_i+0xe8>
 8010036:	0649      	lsls	r1, r1, #25
 8010038:	bf48      	it	mi
 801003a:	b2ad      	uxthmi	r5, r5
 801003c:	2f6f      	cmp	r7, #111	@ 0x6f
 801003e:	4852      	ldr	r0, [pc, #328]	@ (8010188 <_printf_i+0x234>)
 8010040:	6033      	str	r3, [r6, #0]
 8010042:	bf14      	ite	ne
 8010044:	230a      	movne	r3, #10
 8010046:	2308      	moveq	r3, #8
 8010048:	2100      	movs	r1, #0
 801004a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801004e:	6866      	ldr	r6, [r4, #4]
 8010050:	60a6      	str	r6, [r4, #8]
 8010052:	2e00      	cmp	r6, #0
 8010054:	db05      	blt.n	8010062 <_printf_i+0x10e>
 8010056:	6821      	ldr	r1, [r4, #0]
 8010058:	432e      	orrs	r6, r5
 801005a:	f021 0104 	bic.w	r1, r1, #4
 801005e:	6021      	str	r1, [r4, #0]
 8010060:	d04b      	beq.n	80100fa <_printf_i+0x1a6>
 8010062:	4616      	mov	r6, r2
 8010064:	fbb5 f1f3 	udiv	r1, r5, r3
 8010068:	fb03 5711 	mls	r7, r3, r1, r5
 801006c:	5dc7      	ldrb	r7, [r0, r7]
 801006e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010072:	462f      	mov	r7, r5
 8010074:	42bb      	cmp	r3, r7
 8010076:	460d      	mov	r5, r1
 8010078:	d9f4      	bls.n	8010064 <_printf_i+0x110>
 801007a:	2b08      	cmp	r3, #8
 801007c:	d10b      	bne.n	8010096 <_printf_i+0x142>
 801007e:	6823      	ldr	r3, [r4, #0]
 8010080:	07df      	lsls	r7, r3, #31
 8010082:	d508      	bpl.n	8010096 <_printf_i+0x142>
 8010084:	6923      	ldr	r3, [r4, #16]
 8010086:	6861      	ldr	r1, [r4, #4]
 8010088:	4299      	cmp	r1, r3
 801008a:	bfde      	ittt	le
 801008c:	2330      	movle	r3, #48	@ 0x30
 801008e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010092:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010096:	1b92      	subs	r2, r2, r6
 8010098:	6122      	str	r2, [r4, #16]
 801009a:	f8cd a000 	str.w	sl, [sp]
 801009e:	464b      	mov	r3, r9
 80100a0:	aa03      	add	r2, sp, #12
 80100a2:	4621      	mov	r1, r4
 80100a4:	4640      	mov	r0, r8
 80100a6:	f7ff fee7 	bl	800fe78 <_printf_common>
 80100aa:	3001      	adds	r0, #1
 80100ac:	d14a      	bne.n	8010144 <_printf_i+0x1f0>
 80100ae:	f04f 30ff 	mov.w	r0, #4294967295
 80100b2:	b004      	add	sp, #16
 80100b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100b8:	6823      	ldr	r3, [r4, #0]
 80100ba:	f043 0320 	orr.w	r3, r3, #32
 80100be:	6023      	str	r3, [r4, #0]
 80100c0:	4832      	ldr	r0, [pc, #200]	@ (801018c <_printf_i+0x238>)
 80100c2:	2778      	movs	r7, #120	@ 0x78
 80100c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80100c8:	6823      	ldr	r3, [r4, #0]
 80100ca:	6831      	ldr	r1, [r6, #0]
 80100cc:	061f      	lsls	r7, r3, #24
 80100ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80100d2:	d402      	bmi.n	80100da <_printf_i+0x186>
 80100d4:	065f      	lsls	r7, r3, #25
 80100d6:	bf48      	it	mi
 80100d8:	b2ad      	uxthmi	r5, r5
 80100da:	6031      	str	r1, [r6, #0]
 80100dc:	07d9      	lsls	r1, r3, #31
 80100de:	bf44      	itt	mi
 80100e0:	f043 0320 	orrmi.w	r3, r3, #32
 80100e4:	6023      	strmi	r3, [r4, #0]
 80100e6:	b11d      	cbz	r5, 80100f0 <_printf_i+0x19c>
 80100e8:	2310      	movs	r3, #16
 80100ea:	e7ad      	b.n	8010048 <_printf_i+0xf4>
 80100ec:	4826      	ldr	r0, [pc, #152]	@ (8010188 <_printf_i+0x234>)
 80100ee:	e7e9      	b.n	80100c4 <_printf_i+0x170>
 80100f0:	6823      	ldr	r3, [r4, #0]
 80100f2:	f023 0320 	bic.w	r3, r3, #32
 80100f6:	6023      	str	r3, [r4, #0]
 80100f8:	e7f6      	b.n	80100e8 <_printf_i+0x194>
 80100fa:	4616      	mov	r6, r2
 80100fc:	e7bd      	b.n	801007a <_printf_i+0x126>
 80100fe:	6833      	ldr	r3, [r6, #0]
 8010100:	6825      	ldr	r5, [r4, #0]
 8010102:	6961      	ldr	r1, [r4, #20]
 8010104:	1d18      	adds	r0, r3, #4
 8010106:	6030      	str	r0, [r6, #0]
 8010108:	062e      	lsls	r6, r5, #24
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	d501      	bpl.n	8010112 <_printf_i+0x1be>
 801010e:	6019      	str	r1, [r3, #0]
 8010110:	e002      	b.n	8010118 <_printf_i+0x1c4>
 8010112:	0668      	lsls	r0, r5, #25
 8010114:	d5fb      	bpl.n	801010e <_printf_i+0x1ba>
 8010116:	8019      	strh	r1, [r3, #0]
 8010118:	2300      	movs	r3, #0
 801011a:	6123      	str	r3, [r4, #16]
 801011c:	4616      	mov	r6, r2
 801011e:	e7bc      	b.n	801009a <_printf_i+0x146>
 8010120:	6833      	ldr	r3, [r6, #0]
 8010122:	1d1a      	adds	r2, r3, #4
 8010124:	6032      	str	r2, [r6, #0]
 8010126:	681e      	ldr	r6, [r3, #0]
 8010128:	6862      	ldr	r2, [r4, #4]
 801012a:	2100      	movs	r1, #0
 801012c:	4630      	mov	r0, r6
 801012e:	f7f0 f86f 	bl	8000210 <memchr>
 8010132:	b108      	cbz	r0, 8010138 <_printf_i+0x1e4>
 8010134:	1b80      	subs	r0, r0, r6
 8010136:	6060      	str	r0, [r4, #4]
 8010138:	6863      	ldr	r3, [r4, #4]
 801013a:	6123      	str	r3, [r4, #16]
 801013c:	2300      	movs	r3, #0
 801013e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010142:	e7aa      	b.n	801009a <_printf_i+0x146>
 8010144:	6923      	ldr	r3, [r4, #16]
 8010146:	4632      	mov	r2, r6
 8010148:	4649      	mov	r1, r9
 801014a:	4640      	mov	r0, r8
 801014c:	47d0      	blx	sl
 801014e:	3001      	adds	r0, #1
 8010150:	d0ad      	beq.n	80100ae <_printf_i+0x15a>
 8010152:	6823      	ldr	r3, [r4, #0]
 8010154:	079b      	lsls	r3, r3, #30
 8010156:	d413      	bmi.n	8010180 <_printf_i+0x22c>
 8010158:	68e0      	ldr	r0, [r4, #12]
 801015a:	9b03      	ldr	r3, [sp, #12]
 801015c:	4298      	cmp	r0, r3
 801015e:	bfb8      	it	lt
 8010160:	4618      	movlt	r0, r3
 8010162:	e7a6      	b.n	80100b2 <_printf_i+0x15e>
 8010164:	2301      	movs	r3, #1
 8010166:	4632      	mov	r2, r6
 8010168:	4649      	mov	r1, r9
 801016a:	4640      	mov	r0, r8
 801016c:	47d0      	blx	sl
 801016e:	3001      	adds	r0, #1
 8010170:	d09d      	beq.n	80100ae <_printf_i+0x15a>
 8010172:	3501      	adds	r5, #1
 8010174:	68e3      	ldr	r3, [r4, #12]
 8010176:	9903      	ldr	r1, [sp, #12]
 8010178:	1a5b      	subs	r3, r3, r1
 801017a:	42ab      	cmp	r3, r5
 801017c:	dcf2      	bgt.n	8010164 <_printf_i+0x210>
 801017e:	e7eb      	b.n	8010158 <_printf_i+0x204>
 8010180:	2500      	movs	r5, #0
 8010182:	f104 0619 	add.w	r6, r4, #25
 8010186:	e7f5      	b.n	8010174 <_printf_i+0x220>
 8010188:	080136be 	.word	0x080136be
 801018c:	080136cf 	.word	0x080136cf

08010190 <std>:
 8010190:	2300      	movs	r3, #0
 8010192:	b510      	push	{r4, lr}
 8010194:	4604      	mov	r4, r0
 8010196:	e9c0 3300 	strd	r3, r3, [r0]
 801019a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801019e:	6083      	str	r3, [r0, #8]
 80101a0:	8181      	strh	r1, [r0, #12]
 80101a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80101a4:	81c2      	strh	r2, [r0, #14]
 80101a6:	6183      	str	r3, [r0, #24]
 80101a8:	4619      	mov	r1, r3
 80101aa:	2208      	movs	r2, #8
 80101ac:	305c      	adds	r0, #92	@ 0x5c
 80101ae:	f000 fa2f 	bl	8010610 <memset>
 80101b2:	4b0d      	ldr	r3, [pc, #52]	@ (80101e8 <std+0x58>)
 80101b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80101b6:	4b0d      	ldr	r3, [pc, #52]	@ (80101ec <std+0x5c>)
 80101b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80101ba:	4b0d      	ldr	r3, [pc, #52]	@ (80101f0 <std+0x60>)
 80101bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80101be:	4b0d      	ldr	r3, [pc, #52]	@ (80101f4 <std+0x64>)
 80101c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80101c2:	4b0d      	ldr	r3, [pc, #52]	@ (80101f8 <std+0x68>)
 80101c4:	6224      	str	r4, [r4, #32]
 80101c6:	429c      	cmp	r4, r3
 80101c8:	d006      	beq.n	80101d8 <std+0x48>
 80101ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80101ce:	4294      	cmp	r4, r2
 80101d0:	d002      	beq.n	80101d8 <std+0x48>
 80101d2:	33d0      	adds	r3, #208	@ 0xd0
 80101d4:	429c      	cmp	r4, r3
 80101d6:	d105      	bne.n	80101e4 <std+0x54>
 80101d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80101dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80101e0:	f000 baf0 	b.w	80107c4 <__retarget_lock_init_recursive>
 80101e4:	bd10      	pop	{r4, pc}
 80101e6:	bf00      	nop
 80101e8:	08010461 	.word	0x08010461
 80101ec:	08010483 	.word	0x08010483
 80101f0:	080104bb 	.word	0x080104bb
 80101f4:	080104df 	.word	0x080104df
 80101f8:	20004f34 	.word	0x20004f34

080101fc <stdio_exit_handler>:
 80101fc:	4a02      	ldr	r2, [pc, #8]	@ (8010208 <stdio_exit_handler+0xc>)
 80101fe:	4903      	ldr	r1, [pc, #12]	@ (801020c <stdio_exit_handler+0x10>)
 8010200:	4803      	ldr	r0, [pc, #12]	@ (8010210 <stdio_exit_handler+0x14>)
 8010202:	f000 b869 	b.w	80102d8 <_fwalk_sglue>
 8010206:	bf00      	nop
 8010208:	20000010 	.word	0x20000010
 801020c:	080123c9 	.word	0x080123c9
 8010210:	20000020 	.word	0x20000020

08010214 <cleanup_stdio>:
 8010214:	6841      	ldr	r1, [r0, #4]
 8010216:	4b0c      	ldr	r3, [pc, #48]	@ (8010248 <cleanup_stdio+0x34>)
 8010218:	4299      	cmp	r1, r3
 801021a:	b510      	push	{r4, lr}
 801021c:	4604      	mov	r4, r0
 801021e:	d001      	beq.n	8010224 <cleanup_stdio+0x10>
 8010220:	f002 f8d2 	bl	80123c8 <_fflush_r>
 8010224:	68a1      	ldr	r1, [r4, #8]
 8010226:	4b09      	ldr	r3, [pc, #36]	@ (801024c <cleanup_stdio+0x38>)
 8010228:	4299      	cmp	r1, r3
 801022a:	d002      	beq.n	8010232 <cleanup_stdio+0x1e>
 801022c:	4620      	mov	r0, r4
 801022e:	f002 f8cb 	bl	80123c8 <_fflush_r>
 8010232:	68e1      	ldr	r1, [r4, #12]
 8010234:	4b06      	ldr	r3, [pc, #24]	@ (8010250 <cleanup_stdio+0x3c>)
 8010236:	4299      	cmp	r1, r3
 8010238:	d004      	beq.n	8010244 <cleanup_stdio+0x30>
 801023a:	4620      	mov	r0, r4
 801023c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010240:	f002 b8c2 	b.w	80123c8 <_fflush_r>
 8010244:	bd10      	pop	{r4, pc}
 8010246:	bf00      	nop
 8010248:	20004f34 	.word	0x20004f34
 801024c:	20004f9c 	.word	0x20004f9c
 8010250:	20005004 	.word	0x20005004

08010254 <global_stdio_init.part.0>:
 8010254:	b510      	push	{r4, lr}
 8010256:	4b0b      	ldr	r3, [pc, #44]	@ (8010284 <global_stdio_init.part.0+0x30>)
 8010258:	4c0b      	ldr	r4, [pc, #44]	@ (8010288 <global_stdio_init.part.0+0x34>)
 801025a:	4a0c      	ldr	r2, [pc, #48]	@ (801028c <global_stdio_init.part.0+0x38>)
 801025c:	601a      	str	r2, [r3, #0]
 801025e:	4620      	mov	r0, r4
 8010260:	2200      	movs	r2, #0
 8010262:	2104      	movs	r1, #4
 8010264:	f7ff ff94 	bl	8010190 <std>
 8010268:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801026c:	2201      	movs	r2, #1
 801026e:	2109      	movs	r1, #9
 8010270:	f7ff ff8e 	bl	8010190 <std>
 8010274:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010278:	2202      	movs	r2, #2
 801027a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801027e:	2112      	movs	r1, #18
 8010280:	f7ff bf86 	b.w	8010190 <std>
 8010284:	2000506c 	.word	0x2000506c
 8010288:	20004f34 	.word	0x20004f34
 801028c:	080101fd 	.word	0x080101fd

08010290 <__sfp_lock_acquire>:
 8010290:	4801      	ldr	r0, [pc, #4]	@ (8010298 <__sfp_lock_acquire+0x8>)
 8010292:	f000 ba98 	b.w	80107c6 <__retarget_lock_acquire_recursive>
 8010296:	bf00      	nop
 8010298:	20005075 	.word	0x20005075

0801029c <__sfp_lock_release>:
 801029c:	4801      	ldr	r0, [pc, #4]	@ (80102a4 <__sfp_lock_release+0x8>)
 801029e:	f000 ba93 	b.w	80107c8 <__retarget_lock_release_recursive>
 80102a2:	bf00      	nop
 80102a4:	20005075 	.word	0x20005075

080102a8 <__sinit>:
 80102a8:	b510      	push	{r4, lr}
 80102aa:	4604      	mov	r4, r0
 80102ac:	f7ff fff0 	bl	8010290 <__sfp_lock_acquire>
 80102b0:	6a23      	ldr	r3, [r4, #32]
 80102b2:	b11b      	cbz	r3, 80102bc <__sinit+0x14>
 80102b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80102b8:	f7ff bff0 	b.w	801029c <__sfp_lock_release>
 80102bc:	4b04      	ldr	r3, [pc, #16]	@ (80102d0 <__sinit+0x28>)
 80102be:	6223      	str	r3, [r4, #32]
 80102c0:	4b04      	ldr	r3, [pc, #16]	@ (80102d4 <__sinit+0x2c>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d1f5      	bne.n	80102b4 <__sinit+0xc>
 80102c8:	f7ff ffc4 	bl	8010254 <global_stdio_init.part.0>
 80102cc:	e7f2      	b.n	80102b4 <__sinit+0xc>
 80102ce:	bf00      	nop
 80102d0:	08010215 	.word	0x08010215
 80102d4:	2000506c 	.word	0x2000506c

080102d8 <_fwalk_sglue>:
 80102d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80102dc:	4607      	mov	r7, r0
 80102de:	4688      	mov	r8, r1
 80102e0:	4614      	mov	r4, r2
 80102e2:	2600      	movs	r6, #0
 80102e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80102e8:	f1b9 0901 	subs.w	r9, r9, #1
 80102ec:	d505      	bpl.n	80102fa <_fwalk_sglue+0x22>
 80102ee:	6824      	ldr	r4, [r4, #0]
 80102f0:	2c00      	cmp	r4, #0
 80102f2:	d1f7      	bne.n	80102e4 <_fwalk_sglue+0xc>
 80102f4:	4630      	mov	r0, r6
 80102f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102fa:	89ab      	ldrh	r3, [r5, #12]
 80102fc:	2b01      	cmp	r3, #1
 80102fe:	d907      	bls.n	8010310 <_fwalk_sglue+0x38>
 8010300:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010304:	3301      	adds	r3, #1
 8010306:	d003      	beq.n	8010310 <_fwalk_sglue+0x38>
 8010308:	4629      	mov	r1, r5
 801030a:	4638      	mov	r0, r7
 801030c:	47c0      	blx	r8
 801030e:	4306      	orrs	r6, r0
 8010310:	3568      	adds	r5, #104	@ 0x68
 8010312:	e7e9      	b.n	80102e8 <_fwalk_sglue+0x10>

08010314 <iprintf>:
 8010314:	b40f      	push	{r0, r1, r2, r3}
 8010316:	b507      	push	{r0, r1, r2, lr}
 8010318:	4906      	ldr	r1, [pc, #24]	@ (8010334 <iprintf+0x20>)
 801031a:	ab04      	add	r3, sp, #16
 801031c:	6808      	ldr	r0, [r1, #0]
 801031e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010322:	6881      	ldr	r1, [r0, #8]
 8010324:	9301      	str	r3, [sp, #4]
 8010326:	f001 feb3 	bl	8012090 <_vfiprintf_r>
 801032a:	b003      	add	sp, #12
 801032c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010330:	b004      	add	sp, #16
 8010332:	4770      	bx	lr
 8010334:	2000001c 	.word	0x2000001c

08010338 <_puts_r>:
 8010338:	6a03      	ldr	r3, [r0, #32]
 801033a:	b570      	push	{r4, r5, r6, lr}
 801033c:	6884      	ldr	r4, [r0, #8]
 801033e:	4605      	mov	r5, r0
 8010340:	460e      	mov	r6, r1
 8010342:	b90b      	cbnz	r3, 8010348 <_puts_r+0x10>
 8010344:	f7ff ffb0 	bl	80102a8 <__sinit>
 8010348:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801034a:	07db      	lsls	r3, r3, #31
 801034c:	d405      	bmi.n	801035a <_puts_r+0x22>
 801034e:	89a3      	ldrh	r3, [r4, #12]
 8010350:	0598      	lsls	r0, r3, #22
 8010352:	d402      	bmi.n	801035a <_puts_r+0x22>
 8010354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010356:	f000 fa36 	bl	80107c6 <__retarget_lock_acquire_recursive>
 801035a:	89a3      	ldrh	r3, [r4, #12]
 801035c:	0719      	lsls	r1, r3, #28
 801035e:	d502      	bpl.n	8010366 <_puts_r+0x2e>
 8010360:	6923      	ldr	r3, [r4, #16]
 8010362:	2b00      	cmp	r3, #0
 8010364:	d135      	bne.n	80103d2 <_puts_r+0x9a>
 8010366:	4621      	mov	r1, r4
 8010368:	4628      	mov	r0, r5
 801036a:	f000 f8fb 	bl	8010564 <__swsetup_r>
 801036e:	b380      	cbz	r0, 80103d2 <_puts_r+0x9a>
 8010370:	f04f 35ff 	mov.w	r5, #4294967295
 8010374:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010376:	07da      	lsls	r2, r3, #31
 8010378:	d405      	bmi.n	8010386 <_puts_r+0x4e>
 801037a:	89a3      	ldrh	r3, [r4, #12]
 801037c:	059b      	lsls	r3, r3, #22
 801037e:	d402      	bmi.n	8010386 <_puts_r+0x4e>
 8010380:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010382:	f000 fa21 	bl	80107c8 <__retarget_lock_release_recursive>
 8010386:	4628      	mov	r0, r5
 8010388:	bd70      	pop	{r4, r5, r6, pc}
 801038a:	2b00      	cmp	r3, #0
 801038c:	da04      	bge.n	8010398 <_puts_r+0x60>
 801038e:	69a2      	ldr	r2, [r4, #24]
 8010390:	429a      	cmp	r2, r3
 8010392:	dc17      	bgt.n	80103c4 <_puts_r+0x8c>
 8010394:	290a      	cmp	r1, #10
 8010396:	d015      	beq.n	80103c4 <_puts_r+0x8c>
 8010398:	6823      	ldr	r3, [r4, #0]
 801039a:	1c5a      	adds	r2, r3, #1
 801039c:	6022      	str	r2, [r4, #0]
 801039e:	7019      	strb	r1, [r3, #0]
 80103a0:	68a3      	ldr	r3, [r4, #8]
 80103a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80103a6:	3b01      	subs	r3, #1
 80103a8:	60a3      	str	r3, [r4, #8]
 80103aa:	2900      	cmp	r1, #0
 80103ac:	d1ed      	bne.n	801038a <_puts_r+0x52>
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	da11      	bge.n	80103d6 <_puts_r+0x9e>
 80103b2:	4622      	mov	r2, r4
 80103b4:	210a      	movs	r1, #10
 80103b6:	4628      	mov	r0, r5
 80103b8:	f000 f895 	bl	80104e6 <__swbuf_r>
 80103bc:	3001      	adds	r0, #1
 80103be:	d0d7      	beq.n	8010370 <_puts_r+0x38>
 80103c0:	250a      	movs	r5, #10
 80103c2:	e7d7      	b.n	8010374 <_puts_r+0x3c>
 80103c4:	4622      	mov	r2, r4
 80103c6:	4628      	mov	r0, r5
 80103c8:	f000 f88d 	bl	80104e6 <__swbuf_r>
 80103cc:	3001      	adds	r0, #1
 80103ce:	d1e7      	bne.n	80103a0 <_puts_r+0x68>
 80103d0:	e7ce      	b.n	8010370 <_puts_r+0x38>
 80103d2:	3e01      	subs	r6, #1
 80103d4:	e7e4      	b.n	80103a0 <_puts_r+0x68>
 80103d6:	6823      	ldr	r3, [r4, #0]
 80103d8:	1c5a      	adds	r2, r3, #1
 80103da:	6022      	str	r2, [r4, #0]
 80103dc:	220a      	movs	r2, #10
 80103de:	701a      	strb	r2, [r3, #0]
 80103e0:	e7ee      	b.n	80103c0 <_puts_r+0x88>
	...

080103e4 <puts>:
 80103e4:	4b02      	ldr	r3, [pc, #8]	@ (80103f0 <puts+0xc>)
 80103e6:	4601      	mov	r1, r0
 80103e8:	6818      	ldr	r0, [r3, #0]
 80103ea:	f7ff bfa5 	b.w	8010338 <_puts_r>
 80103ee:	bf00      	nop
 80103f0:	2000001c 	.word	0x2000001c

080103f4 <sniprintf>:
 80103f4:	b40c      	push	{r2, r3}
 80103f6:	b530      	push	{r4, r5, lr}
 80103f8:	4b18      	ldr	r3, [pc, #96]	@ (801045c <sniprintf+0x68>)
 80103fa:	1e0c      	subs	r4, r1, #0
 80103fc:	681d      	ldr	r5, [r3, #0]
 80103fe:	b09d      	sub	sp, #116	@ 0x74
 8010400:	da08      	bge.n	8010414 <sniprintf+0x20>
 8010402:	238b      	movs	r3, #139	@ 0x8b
 8010404:	602b      	str	r3, [r5, #0]
 8010406:	f04f 30ff 	mov.w	r0, #4294967295
 801040a:	b01d      	add	sp, #116	@ 0x74
 801040c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010410:	b002      	add	sp, #8
 8010412:	4770      	bx	lr
 8010414:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010418:	f8ad 3014 	strh.w	r3, [sp, #20]
 801041c:	f04f 0300 	mov.w	r3, #0
 8010420:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010422:	bf14      	ite	ne
 8010424:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010428:	4623      	moveq	r3, r4
 801042a:	9304      	str	r3, [sp, #16]
 801042c:	9307      	str	r3, [sp, #28]
 801042e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010432:	9002      	str	r0, [sp, #8]
 8010434:	9006      	str	r0, [sp, #24]
 8010436:	f8ad 3016 	strh.w	r3, [sp, #22]
 801043a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801043c:	ab21      	add	r3, sp, #132	@ 0x84
 801043e:	a902      	add	r1, sp, #8
 8010440:	4628      	mov	r0, r5
 8010442:	9301      	str	r3, [sp, #4]
 8010444:	f001 fcfe 	bl	8011e44 <_svfiprintf_r>
 8010448:	1c43      	adds	r3, r0, #1
 801044a:	bfbc      	itt	lt
 801044c:	238b      	movlt	r3, #139	@ 0x8b
 801044e:	602b      	strlt	r3, [r5, #0]
 8010450:	2c00      	cmp	r4, #0
 8010452:	d0da      	beq.n	801040a <sniprintf+0x16>
 8010454:	9b02      	ldr	r3, [sp, #8]
 8010456:	2200      	movs	r2, #0
 8010458:	701a      	strb	r2, [r3, #0]
 801045a:	e7d6      	b.n	801040a <sniprintf+0x16>
 801045c:	2000001c 	.word	0x2000001c

08010460 <__sread>:
 8010460:	b510      	push	{r4, lr}
 8010462:	460c      	mov	r4, r1
 8010464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010468:	f000 f95e 	bl	8010728 <_read_r>
 801046c:	2800      	cmp	r0, #0
 801046e:	bfab      	itete	ge
 8010470:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010472:	89a3      	ldrhlt	r3, [r4, #12]
 8010474:	181b      	addge	r3, r3, r0
 8010476:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801047a:	bfac      	ite	ge
 801047c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801047e:	81a3      	strhlt	r3, [r4, #12]
 8010480:	bd10      	pop	{r4, pc}

08010482 <__swrite>:
 8010482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010486:	461f      	mov	r7, r3
 8010488:	898b      	ldrh	r3, [r1, #12]
 801048a:	05db      	lsls	r3, r3, #23
 801048c:	4605      	mov	r5, r0
 801048e:	460c      	mov	r4, r1
 8010490:	4616      	mov	r6, r2
 8010492:	d505      	bpl.n	80104a0 <__swrite+0x1e>
 8010494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010498:	2302      	movs	r3, #2
 801049a:	2200      	movs	r2, #0
 801049c:	f000 f932 	bl	8010704 <_lseek_r>
 80104a0:	89a3      	ldrh	r3, [r4, #12]
 80104a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80104a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80104aa:	81a3      	strh	r3, [r4, #12]
 80104ac:	4632      	mov	r2, r6
 80104ae:	463b      	mov	r3, r7
 80104b0:	4628      	mov	r0, r5
 80104b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80104b6:	f000 b949 	b.w	801074c <_write_r>

080104ba <__sseek>:
 80104ba:	b510      	push	{r4, lr}
 80104bc:	460c      	mov	r4, r1
 80104be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104c2:	f000 f91f 	bl	8010704 <_lseek_r>
 80104c6:	1c43      	adds	r3, r0, #1
 80104c8:	89a3      	ldrh	r3, [r4, #12]
 80104ca:	bf15      	itete	ne
 80104cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80104ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80104d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80104d6:	81a3      	strheq	r3, [r4, #12]
 80104d8:	bf18      	it	ne
 80104da:	81a3      	strhne	r3, [r4, #12]
 80104dc:	bd10      	pop	{r4, pc}

080104de <__sclose>:
 80104de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104e2:	f000 b8a1 	b.w	8010628 <_close_r>

080104e6 <__swbuf_r>:
 80104e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104e8:	460e      	mov	r6, r1
 80104ea:	4614      	mov	r4, r2
 80104ec:	4605      	mov	r5, r0
 80104ee:	b118      	cbz	r0, 80104f8 <__swbuf_r+0x12>
 80104f0:	6a03      	ldr	r3, [r0, #32]
 80104f2:	b90b      	cbnz	r3, 80104f8 <__swbuf_r+0x12>
 80104f4:	f7ff fed8 	bl	80102a8 <__sinit>
 80104f8:	69a3      	ldr	r3, [r4, #24]
 80104fa:	60a3      	str	r3, [r4, #8]
 80104fc:	89a3      	ldrh	r3, [r4, #12]
 80104fe:	071a      	lsls	r2, r3, #28
 8010500:	d501      	bpl.n	8010506 <__swbuf_r+0x20>
 8010502:	6923      	ldr	r3, [r4, #16]
 8010504:	b943      	cbnz	r3, 8010518 <__swbuf_r+0x32>
 8010506:	4621      	mov	r1, r4
 8010508:	4628      	mov	r0, r5
 801050a:	f000 f82b 	bl	8010564 <__swsetup_r>
 801050e:	b118      	cbz	r0, 8010518 <__swbuf_r+0x32>
 8010510:	f04f 37ff 	mov.w	r7, #4294967295
 8010514:	4638      	mov	r0, r7
 8010516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010518:	6823      	ldr	r3, [r4, #0]
 801051a:	6922      	ldr	r2, [r4, #16]
 801051c:	1a98      	subs	r0, r3, r2
 801051e:	6963      	ldr	r3, [r4, #20]
 8010520:	b2f6      	uxtb	r6, r6
 8010522:	4283      	cmp	r3, r0
 8010524:	4637      	mov	r7, r6
 8010526:	dc05      	bgt.n	8010534 <__swbuf_r+0x4e>
 8010528:	4621      	mov	r1, r4
 801052a:	4628      	mov	r0, r5
 801052c:	f001 ff4c 	bl	80123c8 <_fflush_r>
 8010530:	2800      	cmp	r0, #0
 8010532:	d1ed      	bne.n	8010510 <__swbuf_r+0x2a>
 8010534:	68a3      	ldr	r3, [r4, #8]
 8010536:	3b01      	subs	r3, #1
 8010538:	60a3      	str	r3, [r4, #8]
 801053a:	6823      	ldr	r3, [r4, #0]
 801053c:	1c5a      	adds	r2, r3, #1
 801053e:	6022      	str	r2, [r4, #0]
 8010540:	701e      	strb	r6, [r3, #0]
 8010542:	6962      	ldr	r2, [r4, #20]
 8010544:	1c43      	adds	r3, r0, #1
 8010546:	429a      	cmp	r2, r3
 8010548:	d004      	beq.n	8010554 <__swbuf_r+0x6e>
 801054a:	89a3      	ldrh	r3, [r4, #12]
 801054c:	07db      	lsls	r3, r3, #31
 801054e:	d5e1      	bpl.n	8010514 <__swbuf_r+0x2e>
 8010550:	2e0a      	cmp	r6, #10
 8010552:	d1df      	bne.n	8010514 <__swbuf_r+0x2e>
 8010554:	4621      	mov	r1, r4
 8010556:	4628      	mov	r0, r5
 8010558:	f001 ff36 	bl	80123c8 <_fflush_r>
 801055c:	2800      	cmp	r0, #0
 801055e:	d0d9      	beq.n	8010514 <__swbuf_r+0x2e>
 8010560:	e7d6      	b.n	8010510 <__swbuf_r+0x2a>
	...

08010564 <__swsetup_r>:
 8010564:	b538      	push	{r3, r4, r5, lr}
 8010566:	4b29      	ldr	r3, [pc, #164]	@ (801060c <__swsetup_r+0xa8>)
 8010568:	4605      	mov	r5, r0
 801056a:	6818      	ldr	r0, [r3, #0]
 801056c:	460c      	mov	r4, r1
 801056e:	b118      	cbz	r0, 8010578 <__swsetup_r+0x14>
 8010570:	6a03      	ldr	r3, [r0, #32]
 8010572:	b90b      	cbnz	r3, 8010578 <__swsetup_r+0x14>
 8010574:	f7ff fe98 	bl	80102a8 <__sinit>
 8010578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801057c:	0719      	lsls	r1, r3, #28
 801057e:	d422      	bmi.n	80105c6 <__swsetup_r+0x62>
 8010580:	06da      	lsls	r2, r3, #27
 8010582:	d407      	bmi.n	8010594 <__swsetup_r+0x30>
 8010584:	2209      	movs	r2, #9
 8010586:	602a      	str	r2, [r5, #0]
 8010588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801058c:	81a3      	strh	r3, [r4, #12]
 801058e:	f04f 30ff 	mov.w	r0, #4294967295
 8010592:	e033      	b.n	80105fc <__swsetup_r+0x98>
 8010594:	0758      	lsls	r0, r3, #29
 8010596:	d512      	bpl.n	80105be <__swsetup_r+0x5a>
 8010598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801059a:	b141      	cbz	r1, 80105ae <__swsetup_r+0x4a>
 801059c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80105a0:	4299      	cmp	r1, r3
 80105a2:	d002      	beq.n	80105aa <__swsetup_r+0x46>
 80105a4:	4628      	mov	r0, r5
 80105a6:	f000 ff77 	bl	8011498 <_free_r>
 80105aa:	2300      	movs	r3, #0
 80105ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80105ae:	89a3      	ldrh	r3, [r4, #12]
 80105b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80105b4:	81a3      	strh	r3, [r4, #12]
 80105b6:	2300      	movs	r3, #0
 80105b8:	6063      	str	r3, [r4, #4]
 80105ba:	6923      	ldr	r3, [r4, #16]
 80105bc:	6023      	str	r3, [r4, #0]
 80105be:	89a3      	ldrh	r3, [r4, #12]
 80105c0:	f043 0308 	orr.w	r3, r3, #8
 80105c4:	81a3      	strh	r3, [r4, #12]
 80105c6:	6923      	ldr	r3, [r4, #16]
 80105c8:	b94b      	cbnz	r3, 80105de <__swsetup_r+0x7a>
 80105ca:	89a3      	ldrh	r3, [r4, #12]
 80105cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80105d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80105d4:	d003      	beq.n	80105de <__swsetup_r+0x7a>
 80105d6:	4621      	mov	r1, r4
 80105d8:	4628      	mov	r0, r5
 80105da:	f001 ff43 	bl	8012464 <__smakebuf_r>
 80105de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105e2:	f013 0201 	ands.w	r2, r3, #1
 80105e6:	d00a      	beq.n	80105fe <__swsetup_r+0x9a>
 80105e8:	2200      	movs	r2, #0
 80105ea:	60a2      	str	r2, [r4, #8]
 80105ec:	6962      	ldr	r2, [r4, #20]
 80105ee:	4252      	negs	r2, r2
 80105f0:	61a2      	str	r2, [r4, #24]
 80105f2:	6922      	ldr	r2, [r4, #16]
 80105f4:	b942      	cbnz	r2, 8010608 <__swsetup_r+0xa4>
 80105f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80105fa:	d1c5      	bne.n	8010588 <__swsetup_r+0x24>
 80105fc:	bd38      	pop	{r3, r4, r5, pc}
 80105fe:	0799      	lsls	r1, r3, #30
 8010600:	bf58      	it	pl
 8010602:	6962      	ldrpl	r2, [r4, #20]
 8010604:	60a2      	str	r2, [r4, #8]
 8010606:	e7f4      	b.n	80105f2 <__swsetup_r+0x8e>
 8010608:	2000      	movs	r0, #0
 801060a:	e7f7      	b.n	80105fc <__swsetup_r+0x98>
 801060c:	2000001c 	.word	0x2000001c

08010610 <memset>:
 8010610:	4402      	add	r2, r0
 8010612:	4603      	mov	r3, r0
 8010614:	4293      	cmp	r3, r2
 8010616:	d100      	bne.n	801061a <memset+0xa>
 8010618:	4770      	bx	lr
 801061a:	f803 1b01 	strb.w	r1, [r3], #1
 801061e:	e7f9      	b.n	8010614 <memset+0x4>

08010620 <_localeconv_r>:
 8010620:	4800      	ldr	r0, [pc, #0]	@ (8010624 <_localeconv_r+0x4>)
 8010622:	4770      	bx	lr
 8010624:	2000015c 	.word	0x2000015c

08010628 <_close_r>:
 8010628:	b538      	push	{r3, r4, r5, lr}
 801062a:	4d06      	ldr	r5, [pc, #24]	@ (8010644 <_close_r+0x1c>)
 801062c:	2300      	movs	r3, #0
 801062e:	4604      	mov	r4, r0
 8010630:	4608      	mov	r0, r1
 8010632:	602b      	str	r3, [r5, #0]
 8010634:	f7f3 fdf6 	bl	8004224 <_close>
 8010638:	1c43      	adds	r3, r0, #1
 801063a:	d102      	bne.n	8010642 <_close_r+0x1a>
 801063c:	682b      	ldr	r3, [r5, #0]
 801063e:	b103      	cbz	r3, 8010642 <_close_r+0x1a>
 8010640:	6023      	str	r3, [r4, #0]
 8010642:	bd38      	pop	{r3, r4, r5, pc}
 8010644:	20005070 	.word	0x20005070

08010648 <_reclaim_reent>:
 8010648:	4b2d      	ldr	r3, [pc, #180]	@ (8010700 <_reclaim_reent+0xb8>)
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	4283      	cmp	r3, r0
 801064e:	b570      	push	{r4, r5, r6, lr}
 8010650:	4604      	mov	r4, r0
 8010652:	d053      	beq.n	80106fc <_reclaim_reent+0xb4>
 8010654:	69c3      	ldr	r3, [r0, #28]
 8010656:	b31b      	cbz	r3, 80106a0 <_reclaim_reent+0x58>
 8010658:	68db      	ldr	r3, [r3, #12]
 801065a:	b163      	cbz	r3, 8010676 <_reclaim_reent+0x2e>
 801065c:	2500      	movs	r5, #0
 801065e:	69e3      	ldr	r3, [r4, #28]
 8010660:	68db      	ldr	r3, [r3, #12]
 8010662:	5959      	ldr	r1, [r3, r5]
 8010664:	b9b1      	cbnz	r1, 8010694 <_reclaim_reent+0x4c>
 8010666:	3504      	adds	r5, #4
 8010668:	2d80      	cmp	r5, #128	@ 0x80
 801066a:	d1f8      	bne.n	801065e <_reclaim_reent+0x16>
 801066c:	69e3      	ldr	r3, [r4, #28]
 801066e:	4620      	mov	r0, r4
 8010670:	68d9      	ldr	r1, [r3, #12]
 8010672:	f000 ff11 	bl	8011498 <_free_r>
 8010676:	69e3      	ldr	r3, [r4, #28]
 8010678:	6819      	ldr	r1, [r3, #0]
 801067a:	b111      	cbz	r1, 8010682 <_reclaim_reent+0x3a>
 801067c:	4620      	mov	r0, r4
 801067e:	f000 ff0b 	bl	8011498 <_free_r>
 8010682:	69e3      	ldr	r3, [r4, #28]
 8010684:	689d      	ldr	r5, [r3, #8]
 8010686:	b15d      	cbz	r5, 80106a0 <_reclaim_reent+0x58>
 8010688:	4629      	mov	r1, r5
 801068a:	4620      	mov	r0, r4
 801068c:	682d      	ldr	r5, [r5, #0]
 801068e:	f000 ff03 	bl	8011498 <_free_r>
 8010692:	e7f8      	b.n	8010686 <_reclaim_reent+0x3e>
 8010694:	680e      	ldr	r6, [r1, #0]
 8010696:	4620      	mov	r0, r4
 8010698:	f000 fefe 	bl	8011498 <_free_r>
 801069c:	4631      	mov	r1, r6
 801069e:	e7e1      	b.n	8010664 <_reclaim_reent+0x1c>
 80106a0:	6961      	ldr	r1, [r4, #20]
 80106a2:	b111      	cbz	r1, 80106aa <_reclaim_reent+0x62>
 80106a4:	4620      	mov	r0, r4
 80106a6:	f000 fef7 	bl	8011498 <_free_r>
 80106aa:	69e1      	ldr	r1, [r4, #28]
 80106ac:	b111      	cbz	r1, 80106b4 <_reclaim_reent+0x6c>
 80106ae:	4620      	mov	r0, r4
 80106b0:	f000 fef2 	bl	8011498 <_free_r>
 80106b4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80106b6:	b111      	cbz	r1, 80106be <_reclaim_reent+0x76>
 80106b8:	4620      	mov	r0, r4
 80106ba:	f000 feed 	bl	8011498 <_free_r>
 80106be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80106c0:	b111      	cbz	r1, 80106c8 <_reclaim_reent+0x80>
 80106c2:	4620      	mov	r0, r4
 80106c4:	f000 fee8 	bl	8011498 <_free_r>
 80106c8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80106ca:	b111      	cbz	r1, 80106d2 <_reclaim_reent+0x8a>
 80106cc:	4620      	mov	r0, r4
 80106ce:	f000 fee3 	bl	8011498 <_free_r>
 80106d2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80106d4:	b111      	cbz	r1, 80106dc <_reclaim_reent+0x94>
 80106d6:	4620      	mov	r0, r4
 80106d8:	f000 fede 	bl	8011498 <_free_r>
 80106dc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80106de:	b111      	cbz	r1, 80106e6 <_reclaim_reent+0x9e>
 80106e0:	4620      	mov	r0, r4
 80106e2:	f000 fed9 	bl	8011498 <_free_r>
 80106e6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80106e8:	b111      	cbz	r1, 80106f0 <_reclaim_reent+0xa8>
 80106ea:	4620      	mov	r0, r4
 80106ec:	f000 fed4 	bl	8011498 <_free_r>
 80106f0:	6a23      	ldr	r3, [r4, #32]
 80106f2:	b11b      	cbz	r3, 80106fc <_reclaim_reent+0xb4>
 80106f4:	4620      	mov	r0, r4
 80106f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80106fa:	4718      	bx	r3
 80106fc:	bd70      	pop	{r4, r5, r6, pc}
 80106fe:	bf00      	nop
 8010700:	2000001c 	.word	0x2000001c

08010704 <_lseek_r>:
 8010704:	b538      	push	{r3, r4, r5, lr}
 8010706:	4d07      	ldr	r5, [pc, #28]	@ (8010724 <_lseek_r+0x20>)
 8010708:	4604      	mov	r4, r0
 801070a:	4608      	mov	r0, r1
 801070c:	4611      	mov	r1, r2
 801070e:	2200      	movs	r2, #0
 8010710:	602a      	str	r2, [r5, #0]
 8010712:	461a      	mov	r2, r3
 8010714:	f7f3 fdad 	bl	8004272 <_lseek>
 8010718:	1c43      	adds	r3, r0, #1
 801071a:	d102      	bne.n	8010722 <_lseek_r+0x1e>
 801071c:	682b      	ldr	r3, [r5, #0]
 801071e:	b103      	cbz	r3, 8010722 <_lseek_r+0x1e>
 8010720:	6023      	str	r3, [r4, #0]
 8010722:	bd38      	pop	{r3, r4, r5, pc}
 8010724:	20005070 	.word	0x20005070

08010728 <_read_r>:
 8010728:	b538      	push	{r3, r4, r5, lr}
 801072a:	4d07      	ldr	r5, [pc, #28]	@ (8010748 <_read_r+0x20>)
 801072c:	4604      	mov	r4, r0
 801072e:	4608      	mov	r0, r1
 8010730:	4611      	mov	r1, r2
 8010732:	2200      	movs	r2, #0
 8010734:	602a      	str	r2, [r5, #0]
 8010736:	461a      	mov	r2, r3
 8010738:	f7f3 fd3b 	bl	80041b2 <_read>
 801073c:	1c43      	adds	r3, r0, #1
 801073e:	d102      	bne.n	8010746 <_read_r+0x1e>
 8010740:	682b      	ldr	r3, [r5, #0]
 8010742:	b103      	cbz	r3, 8010746 <_read_r+0x1e>
 8010744:	6023      	str	r3, [r4, #0]
 8010746:	bd38      	pop	{r3, r4, r5, pc}
 8010748:	20005070 	.word	0x20005070

0801074c <_write_r>:
 801074c:	b538      	push	{r3, r4, r5, lr}
 801074e:	4d07      	ldr	r5, [pc, #28]	@ (801076c <_write_r+0x20>)
 8010750:	4604      	mov	r4, r0
 8010752:	4608      	mov	r0, r1
 8010754:	4611      	mov	r1, r2
 8010756:	2200      	movs	r2, #0
 8010758:	602a      	str	r2, [r5, #0]
 801075a:	461a      	mov	r2, r3
 801075c:	f7f3 fd46 	bl	80041ec <_write>
 8010760:	1c43      	adds	r3, r0, #1
 8010762:	d102      	bne.n	801076a <_write_r+0x1e>
 8010764:	682b      	ldr	r3, [r5, #0]
 8010766:	b103      	cbz	r3, 801076a <_write_r+0x1e>
 8010768:	6023      	str	r3, [r4, #0]
 801076a:	bd38      	pop	{r3, r4, r5, pc}
 801076c:	20005070 	.word	0x20005070

08010770 <__errno>:
 8010770:	4b01      	ldr	r3, [pc, #4]	@ (8010778 <__errno+0x8>)
 8010772:	6818      	ldr	r0, [r3, #0]
 8010774:	4770      	bx	lr
 8010776:	bf00      	nop
 8010778:	2000001c 	.word	0x2000001c

0801077c <__libc_init_array>:
 801077c:	b570      	push	{r4, r5, r6, lr}
 801077e:	4d0d      	ldr	r5, [pc, #52]	@ (80107b4 <__libc_init_array+0x38>)
 8010780:	4c0d      	ldr	r4, [pc, #52]	@ (80107b8 <__libc_init_array+0x3c>)
 8010782:	1b64      	subs	r4, r4, r5
 8010784:	10a4      	asrs	r4, r4, #2
 8010786:	2600      	movs	r6, #0
 8010788:	42a6      	cmp	r6, r4
 801078a:	d109      	bne.n	80107a0 <__libc_init_array+0x24>
 801078c:	4d0b      	ldr	r5, [pc, #44]	@ (80107bc <__libc_init_array+0x40>)
 801078e:	4c0c      	ldr	r4, [pc, #48]	@ (80107c0 <__libc_init_array+0x44>)
 8010790:	f002 fd32 	bl	80131f8 <_init>
 8010794:	1b64      	subs	r4, r4, r5
 8010796:	10a4      	asrs	r4, r4, #2
 8010798:	2600      	movs	r6, #0
 801079a:	42a6      	cmp	r6, r4
 801079c:	d105      	bne.n	80107aa <__libc_init_array+0x2e>
 801079e:	bd70      	pop	{r4, r5, r6, pc}
 80107a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80107a4:	4798      	blx	r3
 80107a6:	3601      	adds	r6, #1
 80107a8:	e7ee      	b.n	8010788 <__libc_init_array+0xc>
 80107aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80107ae:	4798      	blx	r3
 80107b0:	3601      	adds	r6, #1
 80107b2:	e7f2      	b.n	801079a <__libc_init_array+0x1e>
 80107b4:	08013a7c 	.word	0x08013a7c
 80107b8:	08013a7c 	.word	0x08013a7c
 80107bc:	08013a7c 	.word	0x08013a7c
 80107c0:	08013a80 	.word	0x08013a80

080107c4 <__retarget_lock_init_recursive>:
 80107c4:	4770      	bx	lr

080107c6 <__retarget_lock_acquire_recursive>:
 80107c6:	4770      	bx	lr

080107c8 <__retarget_lock_release_recursive>:
 80107c8:	4770      	bx	lr

080107ca <memcpy>:
 80107ca:	440a      	add	r2, r1
 80107cc:	4291      	cmp	r1, r2
 80107ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80107d2:	d100      	bne.n	80107d6 <memcpy+0xc>
 80107d4:	4770      	bx	lr
 80107d6:	b510      	push	{r4, lr}
 80107d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80107dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80107e0:	4291      	cmp	r1, r2
 80107e2:	d1f9      	bne.n	80107d8 <memcpy+0xe>
 80107e4:	bd10      	pop	{r4, pc}

080107e6 <quorem>:
 80107e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107ea:	6903      	ldr	r3, [r0, #16]
 80107ec:	690c      	ldr	r4, [r1, #16]
 80107ee:	42a3      	cmp	r3, r4
 80107f0:	4607      	mov	r7, r0
 80107f2:	db7e      	blt.n	80108f2 <quorem+0x10c>
 80107f4:	3c01      	subs	r4, #1
 80107f6:	f101 0814 	add.w	r8, r1, #20
 80107fa:	00a3      	lsls	r3, r4, #2
 80107fc:	f100 0514 	add.w	r5, r0, #20
 8010800:	9300      	str	r3, [sp, #0]
 8010802:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010806:	9301      	str	r3, [sp, #4]
 8010808:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801080c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010810:	3301      	adds	r3, #1
 8010812:	429a      	cmp	r2, r3
 8010814:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010818:	fbb2 f6f3 	udiv	r6, r2, r3
 801081c:	d32e      	bcc.n	801087c <quorem+0x96>
 801081e:	f04f 0a00 	mov.w	sl, #0
 8010822:	46c4      	mov	ip, r8
 8010824:	46ae      	mov	lr, r5
 8010826:	46d3      	mov	fp, sl
 8010828:	f85c 3b04 	ldr.w	r3, [ip], #4
 801082c:	b298      	uxth	r0, r3
 801082e:	fb06 a000 	mla	r0, r6, r0, sl
 8010832:	0c02      	lsrs	r2, r0, #16
 8010834:	0c1b      	lsrs	r3, r3, #16
 8010836:	fb06 2303 	mla	r3, r6, r3, r2
 801083a:	f8de 2000 	ldr.w	r2, [lr]
 801083e:	b280      	uxth	r0, r0
 8010840:	b292      	uxth	r2, r2
 8010842:	1a12      	subs	r2, r2, r0
 8010844:	445a      	add	r2, fp
 8010846:	f8de 0000 	ldr.w	r0, [lr]
 801084a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801084e:	b29b      	uxth	r3, r3
 8010850:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010854:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010858:	b292      	uxth	r2, r2
 801085a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801085e:	45e1      	cmp	r9, ip
 8010860:	f84e 2b04 	str.w	r2, [lr], #4
 8010864:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010868:	d2de      	bcs.n	8010828 <quorem+0x42>
 801086a:	9b00      	ldr	r3, [sp, #0]
 801086c:	58eb      	ldr	r3, [r5, r3]
 801086e:	b92b      	cbnz	r3, 801087c <quorem+0x96>
 8010870:	9b01      	ldr	r3, [sp, #4]
 8010872:	3b04      	subs	r3, #4
 8010874:	429d      	cmp	r5, r3
 8010876:	461a      	mov	r2, r3
 8010878:	d32f      	bcc.n	80108da <quorem+0xf4>
 801087a:	613c      	str	r4, [r7, #16]
 801087c:	4638      	mov	r0, r7
 801087e:	f001 f97d 	bl	8011b7c <__mcmp>
 8010882:	2800      	cmp	r0, #0
 8010884:	db25      	blt.n	80108d2 <quorem+0xec>
 8010886:	4629      	mov	r1, r5
 8010888:	2000      	movs	r0, #0
 801088a:	f858 2b04 	ldr.w	r2, [r8], #4
 801088e:	f8d1 c000 	ldr.w	ip, [r1]
 8010892:	fa1f fe82 	uxth.w	lr, r2
 8010896:	fa1f f38c 	uxth.w	r3, ip
 801089a:	eba3 030e 	sub.w	r3, r3, lr
 801089e:	4403      	add	r3, r0
 80108a0:	0c12      	lsrs	r2, r2, #16
 80108a2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80108a6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80108aa:	b29b      	uxth	r3, r3
 80108ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80108b0:	45c1      	cmp	r9, r8
 80108b2:	f841 3b04 	str.w	r3, [r1], #4
 80108b6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80108ba:	d2e6      	bcs.n	801088a <quorem+0xa4>
 80108bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80108c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80108c4:	b922      	cbnz	r2, 80108d0 <quorem+0xea>
 80108c6:	3b04      	subs	r3, #4
 80108c8:	429d      	cmp	r5, r3
 80108ca:	461a      	mov	r2, r3
 80108cc:	d30b      	bcc.n	80108e6 <quorem+0x100>
 80108ce:	613c      	str	r4, [r7, #16]
 80108d0:	3601      	adds	r6, #1
 80108d2:	4630      	mov	r0, r6
 80108d4:	b003      	add	sp, #12
 80108d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108da:	6812      	ldr	r2, [r2, #0]
 80108dc:	3b04      	subs	r3, #4
 80108de:	2a00      	cmp	r2, #0
 80108e0:	d1cb      	bne.n	801087a <quorem+0x94>
 80108e2:	3c01      	subs	r4, #1
 80108e4:	e7c6      	b.n	8010874 <quorem+0x8e>
 80108e6:	6812      	ldr	r2, [r2, #0]
 80108e8:	3b04      	subs	r3, #4
 80108ea:	2a00      	cmp	r2, #0
 80108ec:	d1ef      	bne.n	80108ce <quorem+0xe8>
 80108ee:	3c01      	subs	r4, #1
 80108f0:	e7ea      	b.n	80108c8 <quorem+0xe2>
 80108f2:	2000      	movs	r0, #0
 80108f4:	e7ee      	b.n	80108d4 <quorem+0xee>
	...

080108f8 <_dtoa_r>:
 80108f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108fc:	69c7      	ldr	r7, [r0, #28]
 80108fe:	b097      	sub	sp, #92	@ 0x5c
 8010900:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010904:	ec55 4b10 	vmov	r4, r5, d0
 8010908:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801090a:	9107      	str	r1, [sp, #28]
 801090c:	4681      	mov	r9, r0
 801090e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010910:	9311      	str	r3, [sp, #68]	@ 0x44
 8010912:	b97f      	cbnz	r7, 8010934 <_dtoa_r+0x3c>
 8010914:	2010      	movs	r0, #16
 8010916:	f000 fe09 	bl	801152c <malloc>
 801091a:	4602      	mov	r2, r0
 801091c:	f8c9 001c 	str.w	r0, [r9, #28]
 8010920:	b920      	cbnz	r0, 801092c <_dtoa_r+0x34>
 8010922:	4ba9      	ldr	r3, [pc, #676]	@ (8010bc8 <_dtoa_r+0x2d0>)
 8010924:	21ef      	movs	r1, #239	@ 0xef
 8010926:	48a9      	ldr	r0, [pc, #676]	@ (8010bcc <_dtoa_r+0x2d4>)
 8010928:	f001 fe24 	bl	8012574 <__assert_func>
 801092c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010930:	6007      	str	r7, [r0, #0]
 8010932:	60c7      	str	r7, [r0, #12]
 8010934:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010938:	6819      	ldr	r1, [r3, #0]
 801093a:	b159      	cbz	r1, 8010954 <_dtoa_r+0x5c>
 801093c:	685a      	ldr	r2, [r3, #4]
 801093e:	604a      	str	r2, [r1, #4]
 8010940:	2301      	movs	r3, #1
 8010942:	4093      	lsls	r3, r2
 8010944:	608b      	str	r3, [r1, #8]
 8010946:	4648      	mov	r0, r9
 8010948:	f000 fee6 	bl	8011718 <_Bfree>
 801094c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010950:	2200      	movs	r2, #0
 8010952:	601a      	str	r2, [r3, #0]
 8010954:	1e2b      	subs	r3, r5, #0
 8010956:	bfb9      	ittee	lt
 8010958:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801095c:	9305      	strlt	r3, [sp, #20]
 801095e:	2300      	movge	r3, #0
 8010960:	6033      	strge	r3, [r6, #0]
 8010962:	9f05      	ldr	r7, [sp, #20]
 8010964:	4b9a      	ldr	r3, [pc, #616]	@ (8010bd0 <_dtoa_r+0x2d8>)
 8010966:	bfbc      	itt	lt
 8010968:	2201      	movlt	r2, #1
 801096a:	6032      	strlt	r2, [r6, #0]
 801096c:	43bb      	bics	r3, r7
 801096e:	d112      	bne.n	8010996 <_dtoa_r+0x9e>
 8010970:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010972:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010976:	6013      	str	r3, [r2, #0]
 8010978:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801097c:	4323      	orrs	r3, r4
 801097e:	f000 855a 	beq.w	8011436 <_dtoa_r+0xb3e>
 8010982:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010984:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010be4 <_dtoa_r+0x2ec>
 8010988:	2b00      	cmp	r3, #0
 801098a:	f000 855c 	beq.w	8011446 <_dtoa_r+0xb4e>
 801098e:	f10a 0303 	add.w	r3, sl, #3
 8010992:	f000 bd56 	b.w	8011442 <_dtoa_r+0xb4a>
 8010996:	ed9d 7b04 	vldr	d7, [sp, #16]
 801099a:	2200      	movs	r2, #0
 801099c:	ec51 0b17 	vmov	r0, r1, d7
 80109a0:	2300      	movs	r3, #0
 80109a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80109a6:	f7f0 f8af 	bl	8000b08 <__aeabi_dcmpeq>
 80109aa:	4680      	mov	r8, r0
 80109ac:	b158      	cbz	r0, 80109c6 <_dtoa_r+0xce>
 80109ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80109b0:	2301      	movs	r3, #1
 80109b2:	6013      	str	r3, [r2, #0]
 80109b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80109b6:	b113      	cbz	r3, 80109be <_dtoa_r+0xc6>
 80109b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80109ba:	4b86      	ldr	r3, [pc, #536]	@ (8010bd4 <_dtoa_r+0x2dc>)
 80109bc:	6013      	str	r3, [r2, #0]
 80109be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010be8 <_dtoa_r+0x2f0>
 80109c2:	f000 bd40 	b.w	8011446 <_dtoa_r+0xb4e>
 80109c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80109ca:	aa14      	add	r2, sp, #80	@ 0x50
 80109cc:	a915      	add	r1, sp, #84	@ 0x54
 80109ce:	4648      	mov	r0, r9
 80109d0:	f001 f984 	bl	8011cdc <__d2b>
 80109d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80109d8:	9002      	str	r0, [sp, #8]
 80109da:	2e00      	cmp	r6, #0
 80109dc:	d078      	beq.n	8010ad0 <_dtoa_r+0x1d8>
 80109de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80109e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80109e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80109e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80109ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80109f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80109f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80109f8:	4619      	mov	r1, r3
 80109fa:	2200      	movs	r2, #0
 80109fc:	4b76      	ldr	r3, [pc, #472]	@ (8010bd8 <_dtoa_r+0x2e0>)
 80109fe:	f7ef fc63 	bl	80002c8 <__aeabi_dsub>
 8010a02:	a36b      	add	r3, pc, #428	@ (adr r3, 8010bb0 <_dtoa_r+0x2b8>)
 8010a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a08:	f7ef fe16 	bl	8000638 <__aeabi_dmul>
 8010a0c:	a36a      	add	r3, pc, #424	@ (adr r3, 8010bb8 <_dtoa_r+0x2c0>)
 8010a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a12:	f7ef fc5b 	bl	80002cc <__adddf3>
 8010a16:	4604      	mov	r4, r0
 8010a18:	4630      	mov	r0, r6
 8010a1a:	460d      	mov	r5, r1
 8010a1c:	f7ef fda2 	bl	8000564 <__aeabi_i2d>
 8010a20:	a367      	add	r3, pc, #412	@ (adr r3, 8010bc0 <_dtoa_r+0x2c8>)
 8010a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a26:	f7ef fe07 	bl	8000638 <__aeabi_dmul>
 8010a2a:	4602      	mov	r2, r0
 8010a2c:	460b      	mov	r3, r1
 8010a2e:	4620      	mov	r0, r4
 8010a30:	4629      	mov	r1, r5
 8010a32:	f7ef fc4b 	bl	80002cc <__adddf3>
 8010a36:	4604      	mov	r4, r0
 8010a38:	460d      	mov	r5, r1
 8010a3a:	f7f0 f8ad 	bl	8000b98 <__aeabi_d2iz>
 8010a3e:	2200      	movs	r2, #0
 8010a40:	4607      	mov	r7, r0
 8010a42:	2300      	movs	r3, #0
 8010a44:	4620      	mov	r0, r4
 8010a46:	4629      	mov	r1, r5
 8010a48:	f7f0 f868 	bl	8000b1c <__aeabi_dcmplt>
 8010a4c:	b140      	cbz	r0, 8010a60 <_dtoa_r+0x168>
 8010a4e:	4638      	mov	r0, r7
 8010a50:	f7ef fd88 	bl	8000564 <__aeabi_i2d>
 8010a54:	4622      	mov	r2, r4
 8010a56:	462b      	mov	r3, r5
 8010a58:	f7f0 f856 	bl	8000b08 <__aeabi_dcmpeq>
 8010a5c:	b900      	cbnz	r0, 8010a60 <_dtoa_r+0x168>
 8010a5e:	3f01      	subs	r7, #1
 8010a60:	2f16      	cmp	r7, #22
 8010a62:	d852      	bhi.n	8010b0a <_dtoa_r+0x212>
 8010a64:	4b5d      	ldr	r3, [pc, #372]	@ (8010bdc <_dtoa_r+0x2e4>)
 8010a66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010a72:	f7f0 f853 	bl	8000b1c <__aeabi_dcmplt>
 8010a76:	2800      	cmp	r0, #0
 8010a78:	d049      	beq.n	8010b0e <_dtoa_r+0x216>
 8010a7a:	3f01      	subs	r7, #1
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010a80:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010a82:	1b9b      	subs	r3, r3, r6
 8010a84:	1e5a      	subs	r2, r3, #1
 8010a86:	bf45      	ittet	mi
 8010a88:	f1c3 0301 	rsbmi	r3, r3, #1
 8010a8c:	9300      	strmi	r3, [sp, #0]
 8010a8e:	2300      	movpl	r3, #0
 8010a90:	2300      	movmi	r3, #0
 8010a92:	9206      	str	r2, [sp, #24]
 8010a94:	bf54      	ite	pl
 8010a96:	9300      	strpl	r3, [sp, #0]
 8010a98:	9306      	strmi	r3, [sp, #24]
 8010a9a:	2f00      	cmp	r7, #0
 8010a9c:	db39      	blt.n	8010b12 <_dtoa_r+0x21a>
 8010a9e:	9b06      	ldr	r3, [sp, #24]
 8010aa0:	970d      	str	r7, [sp, #52]	@ 0x34
 8010aa2:	443b      	add	r3, r7
 8010aa4:	9306      	str	r3, [sp, #24]
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	9308      	str	r3, [sp, #32]
 8010aaa:	9b07      	ldr	r3, [sp, #28]
 8010aac:	2b09      	cmp	r3, #9
 8010aae:	d863      	bhi.n	8010b78 <_dtoa_r+0x280>
 8010ab0:	2b05      	cmp	r3, #5
 8010ab2:	bfc4      	itt	gt
 8010ab4:	3b04      	subgt	r3, #4
 8010ab6:	9307      	strgt	r3, [sp, #28]
 8010ab8:	9b07      	ldr	r3, [sp, #28]
 8010aba:	f1a3 0302 	sub.w	r3, r3, #2
 8010abe:	bfcc      	ite	gt
 8010ac0:	2400      	movgt	r4, #0
 8010ac2:	2401      	movle	r4, #1
 8010ac4:	2b03      	cmp	r3, #3
 8010ac6:	d863      	bhi.n	8010b90 <_dtoa_r+0x298>
 8010ac8:	e8df f003 	tbb	[pc, r3]
 8010acc:	2b375452 	.word	0x2b375452
 8010ad0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010ad4:	441e      	add	r6, r3
 8010ad6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010ada:	2b20      	cmp	r3, #32
 8010adc:	bfc1      	itttt	gt
 8010ade:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010ae2:	409f      	lslgt	r7, r3
 8010ae4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010ae8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010aec:	bfd6      	itet	le
 8010aee:	f1c3 0320 	rsble	r3, r3, #32
 8010af2:	ea47 0003 	orrgt.w	r0, r7, r3
 8010af6:	fa04 f003 	lslle.w	r0, r4, r3
 8010afa:	f7ef fd23 	bl	8000544 <__aeabi_ui2d>
 8010afe:	2201      	movs	r2, #1
 8010b00:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010b04:	3e01      	subs	r6, #1
 8010b06:	9212      	str	r2, [sp, #72]	@ 0x48
 8010b08:	e776      	b.n	80109f8 <_dtoa_r+0x100>
 8010b0a:	2301      	movs	r3, #1
 8010b0c:	e7b7      	b.n	8010a7e <_dtoa_r+0x186>
 8010b0e:	9010      	str	r0, [sp, #64]	@ 0x40
 8010b10:	e7b6      	b.n	8010a80 <_dtoa_r+0x188>
 8010b12:	9b00      	ldr	r3, [sp, #0]
 8010b14:	1bdb      	subs	r3, r3, r7
 8010b16:	9300      	str	r3, [sp, #0]
 8010b18:	427b      	negs	r3, r7
 8010b1a:	9308      	str	r3, [sp, #32]
 8010b1c:	2300      	movs	r3, #0
 8010b1e:	930d      	str	r3, [sp, #52]	@ 0x34
 8010b20:	e7c3      	b.n	8010aaa <_dtoa_r+0x1b2>
 8010b22:	2301      	movs	r3, #1
 8010b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b28:	eb07 0b03 	add.w	fp, r7, r3
 8010b2c:	f10b 0301 	add.w	r3, fp, #1
 8010b30:	2b01      	cmp	r3, #1
 8010b32:	9303      	str	r3, [sp, #12]
 8010b34:	bfb8      	it	lt
 8010b36:	2301      	movlt	r3, #1
 8010b38:	e006      	b.n	8010b48 <_dtoa_r+0x250>
 8010b3a:	2301      	movs	r3, #1
 8010b3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	dd28      	ble.n	8010b96 <_dtoa_r+0x29e>
 8010b44:	469b      	mov	fp, r3
 8010b46:	9303      	str	r3, [sp, #12]
 8010b48:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010b4c:	2100      	movs	r1, #0
 8010b4e:	2204      	movs	r2, #4
 8010b50:	f102 0514 	add.w	r5, r2, #20
 8010b54:	429d      	cmp	r5, r3
 8010b56:	d926      	bls.n	8010ba6 <_dtoa_r+0x2ae>
 8010b58:	6041      	str	r1, [r0, #4]
 8010b5a:	4648      	mov	r0, r9
 8010b5c:	f000 fd9c 	bl	8011698 <_Balloc>
 8010b60:	4682      	mov	sl, r0
 8010b62:	2800      	cmp	r0, #0
 8010b64:	d142      	bne.n	8010bec <_dtoa_r+0x2f4>
 8010b66:	4b1e      	ldr	r3, [pc, #120]	@ (8010be0 <_dtoa_r+0x2e8>)
 8010b68:	4602      	mov	r2, r0
 8010b6a:	f240 11af 	movw	r1, #431	@ 0x1af
 8010b6e:	e6da      	b.n	8010926 <_dtoa_r+0x2e>
 8010b70:	2300      	movs	r3, #0
 8010b72:	e7e3      	b.n	8010b3c <_dtoa_r+0x244>
 8010b74:	2300      	movs	r3, #0
 8010b76:	e7d5      	b.n	8010b24 <_dtoa_r+0x22c>
 8010b78:	2401      	movs	r4, #1
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	9307      	str	r3, [sp, #28]
 8010b7e:	9409      	str	r4, [sp, #36]	@ 0x24
 8010b80:	f04f 3bff 	mov.w	fp, #4294967295
 8010b84:	2200      	movs	r2, #0
 8010b86:	f8cd b00c 	str.w	fp, [sp, #12]
 8010b8a:	2312      	movs	r3, #18
 8010b8c:	920c      	str	r2, [sp, #48]	@ 0x30
 8010b8e:	e7db      	b.n	8010b48 <_dtoa_r+0x250>
 8010b90:	2301      	movs	r3, #1
 8010b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b94:	e7f4      	b.n	8010b80 <_dtoa_r+0x288>
 8010b96:	f04f 0b01 	mov.w	fp, #1
 8010b9a:	f8cd b00c 	str.w	fp, [sp, #12]
 8010b9e:	465b      	mov	r3, fp
 8010ba0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010ba4:	e7d0      	b.n	8010b48 <_dtoa_r+0x250>
 8010ba6:	3101      	adds	r1, #1
 8010ba8:	0052      	lsls	r2, r2, #1
 8010baa:	e7d1      	b.n	8010b50 <_dtoa_r+0x258>
 8010bac:	f3af 8000 	nop.w
 8010bb0:	636f4361 	.word	0x636f4361
 8010bb4:	3fd287a7 	.word	0x3fd287a7
 8010bb8:	8b60c8b3 	.word	0x8b60c8b3
 8010bbc:	3fc68a28 	.word	0x3fc68a28
 8010bc0:	509f79fb 	.word	0x509f79fb
 8010bc4:	3fd34413 	.word	0x3fd34413
 8010bc8:	080136ed 	.word	0x080136ed
 8010bcc:	08013704 	.word	0x08013704
 8010bd0:	7ff00000 	.word	0x7ff00000
 8010bd4:	080136bd 	.word	0x080136bd
 8010bd8:	3ff80000 	.word	0x3ff80000
 8010bdc:	08013858 	.word	0x08013858
 8010be0:	0801375c 	.word	0x0801375c
 8010be4:	080136e9 	.word	0x080136e9
 8010be8:	080136bc 	.word	0x080136bc
 8010bec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010bf0:	6018      	str	r0, [r3, #0]
 8010bf2:	9b03      	ldr	r3, [sp, #12]
 8010bf4:	2b0e      	cmp	r3, #14
 8010bf6:	f200 80a1 	bhi.w	8010d3c <_dtoa_r+0x444>
 8010bfa:	2c00      	cmp	r4, #0
 8010bfc:	f000 809e 	beq.w	8010d3c <_dtoa_r+0x444>
 8010c00:	2f00      	cmp	r7, #0
 8010c02:	dd33      	ble.n	8010c6c <_dtoa_r+0x374>
 8010c04:	4b9c      	ldr	r3, [pc, #624]	@ (8010e78 <_dtoa_r+0x580>)
 8010c06:	f007 020f 	and.w	r2, r7, #15
 8010c0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c0e:	ed93 7b00 	vldr	d7, [r3]
 8010c12:	05f8      	lsls	r0, r7, #23
 8010c14:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010c18:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010c1c:	d516      	bpl.n	8010c4c <_dtoa_r+0x354>
 8010c1e:	4b97      	ldr	r3, [pc, #604]	@ (8010e7c <_dtoa_r+0x584>)
 8010c20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010c24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010c28:	f7ef fe30 	bl	800088c <__aeabi_ddiv>
 8010c2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c30:	f004 040f 	and.w	r4, r4, #15
 8010c34:	2603      	movs	r6, #3
 8010c36:	4d91      	ldr	r5, [pc, #580]	@ (8010e7c <_dtoa_r+0x584>)
 8010c38:	b954      	cbnz	r4, 8010c50 <_dtoa_r+0x358>
 8010c3a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010c3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c42:	f7ef fe23 	bl	800088c <__aeabi_ddiv>
 8010c46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c4a:	e028      	b.n	8010c9e <_dtoa_r+0x3a6>
 8010c4c:	2602      	movs	r6, #2
 8010c4e:	e7f2      	b.n	8010c36 <_dtoa_r+0x33e>
 8010c50:	07e1      	lsls	r1, r4, #31
 8010c52:	d508      	bpl.n	8010c66 <_dtoa_r+0x36e>
 8010c54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010c58:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010c5c:	f7ef fcec 	bl	8000638 <__aeabi_dmul>
 8010c60:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010c64:	3601      	adds	r6, #1
 8010c66:	1064      	asrs	r4, r4, #1
 8010c68:	3508      	adds	r5, #8
 8010c6a:	e7e5      	b.n	8010c38 <_dtoa_r+0x340>
 8010c6c:	f000 80af 	beq.w	8010dce <_dtoa_r+0x4d6>
 8010c70:	427c      	negs	r4, r7
 8010c72:	4b81      	ldr	r3, [pc, #516]	@ (8010e78 <_dtoa_r+0x580>)
 8010c74:	4d81      	ldr	r5, [pc, #516]	@ (8010e7c <_dtoa_r+0x584>)
 8010c76:	f004 020f 	and.w	r2, r4, #15
 8010c7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010c86:	f7ef fcd7 	bl	8000638 <__aeabi_dmul>
 8010c8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c8e:	1124      	asrs	r4, r4, #4
 8010c90:	2300      	movs	r3, #0
 8010c92:	2602      	movs	r6, #2
 8010c94:	2c00      	cmp	r4, #0
 8010c96:	f040 808f 	bne.w	8010db8 <_dtoa_r+0x4c0>
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d1d3      	bne.n	8010c46 <_dtoa_r+0x34e>
 8010c9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010ca0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	f000 8094 	beq.w	8010dd2 <_dtoa_r+0x4da>
 8010caa:	4b75      	ldr	r3, [pc, #468]	@ (8010e80 <_dtoa_r+0x588>)
 8010cac:	2200      	movs	r2, #0
 8010cae:	4620      	mov	r0, r4
 8010cb0:	4629      	mov	r1, r5
 8010cb2:	f7ef ff33 	bl	8000b1c <__aeabi_dcmplt>
 8010cb6:	2800      	cmp	r0, #0
 8010cb8:	f000 808b 	beq.w	8010dd2 <_dtoa_r+0x4da>
 8010cbc:	9b03      	ldr	r3, [sp, #12]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	f000 8087 	beq.w	8010dd2 <_dtoa_r+0x4da>
 8010cc4:	f1bb 0f00 	cmp.w	fp, #0
 8010cc8:	dd34      	ble.n	8010d34 <_dtoa_r+0x43c>
 8010cca:	4620      	mov	r0, r4
 8010ccc:	4b6d      	ldr	r3, [pc, #436]	@ (8010e84 <_dtoa_r+0x58c>)
 8010cce:	2200      	movs	r2, #0
 8010cd0:	4629      	mov	r1, r5
 8010cd2:	f7ef fcb1 	bl	8000638 <__aeabi_dmul>
 8010cd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010cda:	f107 38ff 	add.w	r8, r7, #4294967295
 8010cde:	3601      	adds	r6, #1
 8010ce0:	465c      	mov	r4, fp
 8010ce2:	4630      	mov	r0, r6
 8010ce4:	f7ef fc3e 	bl	8000564 <__aeabi_i2d>
 8010ce8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010cec:	f7ef fca4 	bl	8000638 <__aeabi_dmul>
 8010cf0:	4b65      	ldr	r3, [pc, #404]	@ (8010e88 <_dtoa_r+0x590>)
 8010cf2:	2200      	movs	r2, #0
 8010cf4:	f7ef faea 	bl	80002cc <__adddf3>
 8010cf8:	4605      	mov	r5, r0
 8010cfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010cfe:	2c00      	cmp	r4, #0
 8010d00:	d16a      	bne.n	8010dd8 <_dtoa_r+0x4e0>
 8010d02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d06:	4b61      	ldr	r3, [pc, #388]	@ (8010e8c <_dtoa_r+0x594>)
 8010d08:	2200      	movs	r2, #0
 8010d0a:	f7ef fadd 	bl	80002c8 <__aeabi_dsub>
 8010d0e:	4602      	mov	r2, r0
 8010d10:	460b      	mov	r3, r1
 8010d12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010d16:	462a      	mov	r2, r5
 8010d18:	4633      	mov	r3, r6
 8010d1a:	f7ef ff1d 	bl	8000b58 <__aeabi_dcmpgt>
 8010d1e:	2800      	cmp	r0, #0
 8010d20:	f040 8298 	bne.w	8011254 <_dtoa_r+0x95c>
 8010d24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d28:	462a      	mov	r2, r5
 8010d2a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010d2e:	f7ef fef5 	bl	8000b1c <__aeabi_dcmplt>
 8010d32:	bb38      	cbnz	r0, 8010d84 <_dtoa_r+0x48c>
 8010d34:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010d38:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010d3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	f2c0 8157 	blt.w	8010ff2 <_dtoa_r+0x6fa>
 8010d44:	2f0e      	cmp	r7, #14
 8010d46:	f300 8154 	bgt.w	8010ff2 <_dtoa_r+0x6fa>
 8010d4a:	4b4b      	ldr	r3, [pc, #300]	@ (8010e78 <_dtoa_r+0x580>)
 8010d4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010d50:	ed93 7b00 	vldr	d7, [r3]
 8010d54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	ed8d 7b00 	vstr	d7, [sp]
 8010d5c:	f280 80e5 	bge.w	8010f2a <_dtoa_r+0x632>
 8010d60:	9b03      	ldr	r3, [sp, #12]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	f300 80e1 	bgt.w	8010f2a <_dtoa_r+0x632>
 8010d68:	d10c      	bne.n	8010d84 <_dtoa_r+0x48c>
 8010d6a:	4b48      	ldr	r3, [pc, #288]	@ (8010e8c <_dtoa_r+0x594>)
 8010d6c:	2200      	movs	r2, #0
 8010d6e:	ec51 0b17 	vmov	r0, r1, d7
 8010d72:	f7ef fc61 	bl	8000638 <__aeabi_dmul>
 8010d76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d7a:	f7ef fee3 	bl	8000b44 <__aeabi_dcmpge>
 8010d7e:	2800      	cmp	r0, #0
 8010d80:	f000 8266 	beq.w	8011250 <_dtoa_r+0x958>
 8010d84:	2400      	movs	r4, #0
 8010d86:	4625      	mov	r5, r4
 8010d88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010d8a:	4656      	mov	r6, sl
 8010d8c:	ea6f 0803 	mvn.w	r8, r3
 8010d90:	2700      	movs	r7, #0
 8010d92:	4621      	mov	r1, r4
 8010d94:	4648      	mov	r0, r9
 8010d96:	f000 fcbf 	bl	8011718 <_Bfree>
 8010d9a:	2d00      	cmp	r5, #0
 8010d9c:	f000 80bd 	beq.w	8010f1a <_dtoa_r+0x622>
 8010da0:	b12f      	cbz	r7, 8010dae <_dtoa_r+0x4b6>
 8010da2:	42af      	cmp	r7, r5
 8010da4:	d003      	beq.n	8010dae <_dtoa_r+0x4b6>
 8010da6:	4639      	mov	r1, r7
 8010da8:	4648      	mov	r0, r9
 8010daa:	f000 fcb5 	bl	8011718 <_Bfree>
 8010dae:	4629      	mov	r1, r5
 8010db0:	4648      	mov	r0, r9
 8010db2:	f000 fcb1 	bl	8011718 <_Bfree>
 8010db6:	e0b0      	b.n	8010f1a <_dtoa_r+0x622>
 8010db8:	07e2      	lsls	r2, r4, #31
 8010dba:	d505      	bpl.n	8010dc8 <_dtoa_r+0x4d0>
 8010dbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010dc0:	f7ef fc3a 	bl	8000638 <__aeabi_dmul>
 8010dc4:	3601      	adds	r6, #1
 8010dc6:	2301      	movs	r3, #1
 8010dc8:	1064      	asrs	r4, r4, #1
 8010dca:	3508      	adds	r5, #8
 8010dcc:	e762      	b.n	8010c94 <_dtoa_r+0x39c>
 8010dce:	2602      	movs	r6, #2
 8010dd0:	e765      	b.n	8010c9e <_dtoa_r+0x3a6>
 8010dd2:	9c03      	ldr	r4, [sp, #12]
 8010dd4:	46b8      	mov	r8, r7
 8010dd6:	e784      	b.n	8010ce2 <_dtoa_r+0x3ea>
 8010dd8:	4b27      	ldr	r3, [pc, #156]	@ (8010e78 <_dtoa_r+0x580>)
 8010dda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010ddc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010de0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010de4:	4454      	add	r4, sl
 8010de6:	2900      	cmp	r1, #0
 8010de8:	d054      	beq.n	8010e94 <_dtoa_r+0x59c>
 8010dea:	4929      	ldr	r1, [pc, #164]	@ (8010e90 <_dtoa_r+0x598>)
 8010dec:	2000      	movs	r0, #0
 8010dee:	f7ef fd4d 	bl	800088c <__aeabi_ddiv>
 8010df2:	4633      	mov	r3, r6
 8010df4:	462a      	mov	r2, r5
 8010df6:	f7ef fa67 	bl	80002c8 <__aeabi_dsub>
 8010dfa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010dfe:	4656      	mov	r6, sl
 8010e00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e04:	f7ef fec8 	bl	8000b98 <__aeabi_d2iz>
 8010e08:	4605      	mov	r5, r0
 8010e0a:	f7ef fbab 	bl	8000564 <__aeabi_i2d>
 8010e0e:	4602      	mov	r2, r0
 8010e10:	460b      	mov	r3, r1
 8010e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e16:	f7ef fa57 	bl	80002c8 <__aeabi_dsub>
 8010e1a:	3530      	adds	r5, #48	@ 0x30
 8010e1c:	4602      	mov	r2, r0
 8010e1e:	460b      	mov	r3, r1
 8010e20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010e24:	f806 5b01 	strb.w	r5, [r6], #1
 8010e28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010e2c:	f7ef fe76 	bl	8000b1c <__aeabi_dcmplt>
 8010e30:	2800      	cmp	r0, #0
 8010e32:	d172      	bne.n	8010f1a <_dtoa_r+0x622>
 8010e34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e38:	4911      	ldr	r1, [pc, #68]	@ (8010e80 <_dtoa_r+0x588>)
 8010e3a:	2000      	movs	r0, #0
 8010e3c:	f7ef fa44 	bl	80002c8 <__aeabi_dsub>
 8010e40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010e44:	f7ef fe6a 	bl	8000b1c <__aeabi_dcmplt>
 8010e48:	2800      	cmp	r0, #0
 8010e4a:	f040 80b4 	bne.w	8010fb6 <_dtoa_r+0x6be>
 8010e4e:	42a6      	cmp	r6, r4
 8010e50:	f43f af70 	beq.w	8010d34 <_dtoa_r+0x43c>
 8010e54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010e58:	4b0a      	ldr	r3, [pc, #40]	@ (8010e84 <_dtoa_r+0x58c>)
 8010e5a:	2200      	movs	r2, #0
 8010e5c:	f7ef fbec 	bl	8000638 <__aeabi_dmul>
 8010e60:	4b08      	ldr	r3, [pc, #32]	@ (8010e84 <_dtoa_r+0x58c>)
 8010e62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010e66:	2200      	movs	r2, #0
 8010e68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e6c:	f7ef fbe4 	bl	8000638 <__aeabi_dmul>
 8010e70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e74:	e7c4      	b.n	8010e00 <_dtoa_r+0x508>
 8010e76:	bf00      	nop
 8010e78:	08013858 	.word	0x08013858
 8010e7c:	08013830 	.word	0x08013830
 8010e80:	3ff00000 	.word	0x3ff00000
 8010e84:	40240000 	.word	0x40240000
 8010e88:	401c0000 	.word	0x401c0000
 8010e8c:	40140000 	.word	0x40140000
 8010e90:	3fe00000 	.word	0x3fe00000
 8010e94:	4631      	mov	r1, r6
 8010e96:	4628      	mov	r0, r5
 8010e98:	f7ef fbce 	bl	8000638 <__aeabi_dmul>
 8010e9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010ea0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010ea2:	4656      	mov	r6, sl
 8010ea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ea8:	f7ef fe76 	bl	8000b98 <__aeabi_d2iz>
 8010eac:	4605      	mov	r5, r0
 8010eae:	f7ef fb59 	bl	8000564 <__aeabi_i2d>
 8010eb2:	4602      	mov	r2, r0
 8010eb4:	460b      	mov	r3, r1
 8010eb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010eba:	f7ef fa05 	bl	80002c8 <__aeabi_dsub>
 8010ebe:	3530      	adds	r5, #48	@ 0x30
 8010ec0:	f806 5b01 	strb.w	r5, [r6], #1
 8010ec4:	4602      	mov	r2, r0
 8010ec6:	460b      	mov	r3, r1
 8010ec8:	42a6      	cmp	r6, r4
 8010eca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010ece:	f04f 0200 	mov.w	r2, #0
 8010ed2:	d124      	bne.n	8010f1e <_dtoa_r+0x626>
 8010ed4:	4baf      	ldr	r3, [pc, #700]	@ (8011194 <_dtoa_r+0x89c>)
 8010ed6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010eda:	f7ef f9f7 	bl	80002cc <__adddf3>
 8010ede:	4602      	mov	r2, r0
 8010ee0:	460b      	mov	r3, r1
 8010ee2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ee6:	f7ef fe37 	bl	8000b58 <__aeabi_dcmpgt>
 8010eea:	2800      	cmp	r0, #0
 8010eec:	d163      	bne.n	8010fb6 <_dtoa_r+0x6be>
 8010eee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010ef2:	49a8      	ldr	r1, [pc, #672]	@ (8011194 <_dtoa_r+0x89c>)
 8010ef4:	2000      	movs	r0, #0
 8010ef6:	f7ef f9e7 	bl	80002c8 <__aeabi_dsub>
 8010efa:	4602      	mov	r2, r0
 8010efc:	460b      	mov	r3, r1
 8010efe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f02:	f7ef fe0b 	bl	8000b1c <__aeabi_dcmplt>
 8010f06:	2800      	cmp	r0, #0
 8010f08:	f43f af14 	beq.w	8010d34 <_dtoa_r+0x43c>
 8010f0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010f0e:	1e73      	subs	r3, r6, #1
 8010f10:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010f12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010f16:	2b30      	cmp	r3, #48	@ 0x30
 8010f18:	d0f8      	beq.n	8010f0c <_dtoa_r+0x614>
 8010f1a:	4647      	mov	r7, r8
 8010f1c:	e03b      	b.n	8010f96 <_dtoa_r+0x69e>
 8010f1e:	4b9e      	ldr	r3, [pc, #632]	@ (8011198 <_dtoa_r+0x8a0>)
 8010f20:	f7ef fb8a 	bl	8000638 <__aeabi_dmul>
 8010f24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010f28:	e7bc      	b.n	8010ea4 <_dtoa_r+0x5ac>
 8010f2a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010f2e:	4656      	mov	r6, sl
 8010f30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f34:	4620      	mov	r0, r4
 8010f36:	4629      	mov	r1, r5
 8010f38:	f7ef fca8 	bl	800088c <__aeabi_ddiv>
 8010f3c:	f7ef fe2c 	bl	8000b98 <__aeabi_d2iz>
 8010f40:	4680      	mov	r8, r0
 8010f42:	f7ef fb0f 	bl	8000564 <__aeabi_i2d>
 8010f46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f4a:	f7ef fb75 	bl	8000638 <__aeabi_dmul>
 8010f4e:	4602      	mov	r2, r0
 8010f50:	460b      	mov	r3, r1
 8010f52:	4620      	mov	r0, r4
 8010f54:	4629      	mov	r1, r5
 8010f56:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010f5a:	f7ef f9b5 	bl	80002c8 <__aeabi_dsub>
 8010f5e:	f806 4b01 	strb.w	r4, [r6], #1
 8010f62:	9d03      	ldr	r5, [sp, #12]
 8010f64:	eba6 040a 	sub.w	r4, r6, sl
 8010f68:	42a5      	cmp	r5, r4
 8010f6a:	4602      	mov	r2, r0
 8010f6c:	460b      	mov	r3, r1
 8010f6e:	d133      	bne.n	8010fd8 <_dtoa_r+0x6e0>
 8010f70:	f7ef f9ac 	bl	80002cc <__adddf3>
 8010f74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f78:	4604      	mov	r4, r0
 8010f7a:	460d      	mov	r5, r1
 8010f7c:	f7ef fdec 	bl	8000b58 <__aeabi_dcmpgt>
 8010f80:	b9c0      	cbnz	r0, 8010fb4 <_dtoa_r+0x6bc>
 8010f82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f86:	4620      	mov	r0, r4
 8010f88:	4629      	mov	r1, r5
 8010f8a:	f7ef fdbd 	bl	8000b08 <__aeabi_dcmpeq>
 8010f8e:	b110      	cbz	r0, 8010f96 <_dtoa_r+0x69e>
 8010f90:	f018 0f01 	tst.w	r8, #1
 8010f94:	d10e      	bne.n	8010fb4 <_dtoa_r+0x6bc>
 8010f96:	9902      	ldr	r1, [sp, #8]
 8010f98:	4648      	mov	r0, r9
 8010f9a:	f000 fbbd 	bl	8011718 <_Bfree>
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	7033      	strb	r3, [r6, #0]
 8010fa2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010fa4:	3701      	adds	r7, #1
 8010fa6:	601f      	str	r7, [r3, #0]
 8010fa8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	f000 824b 	beq.w	8011446 <_dtoa_r+0xb4e>
 8010fb0:	601e      	str	r6, [r3, #0]
 8010fb2:	e248      	b.n	8011446 <_dtoa_r+0xb4e>
 8010fb4:	46b8      	mov	r8, r7
 8010fb6:	4633      	mov	r3, r6
 8010fb8:	461e      	mov	r6, r3
 8010fba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010fbe:	2a39      	cmp	r2, #57	@ 0x39
 8010fc0:	d106      	bne.n	8010fd0 <_dtoa_r+0x6d8>
 8010fc2:	459a      	cmp	sl, r3
 8010fc4:	d1f8      	bne.n	8010fb8 <_dtoa_r+0x6c0>
 8010fc6:	2230      	movs	r2, #48	@ 0x30
 8010fc8:	f108 0801 	add.w	r8, r8, #1
 8010fcc:	f88a 2000 	strb.w	r2, [sl]
 8010fd0:	781a      	ldrb	r2, [r3, #0]
 8010fd2:	3201      	adds	r2, #1
 8010fd4:	701a      	strb	r2, [r3, #0]
 8010fd6:	e7a0      	b.n	8010f1a <_dtoa_r+0x622>
 8010fd8:	4b6f      	ldr	r3, [pc, #444]	@ (8011198 <_dtoa_r+0x8a0>)
 8010fda:	2200      	movs	r2, #0
 8010fdc:	f7ef fb2c 	bl	8000638 <__aeabi_dmul>
 8010fe0:	2200      	movs	r2, #0
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	4604      	mov	r4, r0
 8010fe6:	460d      	mov	r5, r1
 8010fe8:	f7ef fd8e 	bl	8000b08 <__aeabi_dcmpeq>
 8010fec:	2800      	cmp	r0, #0
 8010fee:	d09f      	beq.n	8010f30 <_dtoa_r+0x638>
 8010ff0:	e7d1      	b.n	8010f96 <_dtoa_r+0x69e>
 8010ff2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ff4:	2a00      	cmp	r2, #0
 8010ff6:	f000 80ea 	beq.w	80111ce <_dtoa_r+0x8d6>
 8010ffa:	9a07      	ldr	r2, [sp, #28]
 8010ffc:	2a01      	cmp	r2, #1
 8010ffe:	f300 80cd 	bgt.w	801119c <_dtoa_r+0x8a4>
 8011002:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011004:	2a00      	cmp	r2, #0
 8011006:	f000 80c1 	beq.w	801118c <_dtoa_r+0x894>
 801100a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801100e:	9c08      	ldr	r4, [sp, #32]
 8011010:	9e00      	ldr	r6, [sp, #0]
 8011012:	9a00      	ldr	r2, [sp, #0]
 8011014:	441a      	add	r2, r3
 8011016:	9200      	str	r2, [sp, #0]
 8011018:	9a06      	ldr	r2, [sp, #24]
 801101a:	2101      	movs	r1, #1
 801101c:	441a      	add	r2, r3
 801101e:	4648      	mov	r0, r9
 8011020:	9206      	str	r2, [sp, #24]
 8011022:	f000 fc2d 	bl	8011880 <__i2b>
 8011026:	4605      	mov	r5, r0
 8011028:	b166      	cbz	r6, 8011044 <_dtoa_r+0x74c>
 801102a:	9b06      	ldr	r3, [sp, #24]
 801102c:	2b00      	cmp	r3, #0
 801102e:	dd09      	ble.n	8011044 <_dtoa_r+0x74c>
 8011030:	42b3      	cmp	r3, r6
 8011032:	9a00      	ldr	r2, [sp, #0]
 8011034:	bfa8      	it	ge
 8011036:	4633      	movge	r3, r6
 8011038:	1ad2      	subs	r2, r2, r3
 801103a:	9200      	str	r2, [sp, #0]
 801103c:	9a06      	ldr	r2, [sp, #24]
 801103e:	1af6      	subs	r6, r6, r3
 8011040:	1ad3      	subs	r3, r2, r3
 8011042:	9306      	str	r3, [sp, #24]
 8011044:	9b08      	ldr	r3, [sp, #32]
 8011046:	b30b      	cbz	r3, 801108c <_dtoa_r+0x794>
 8011048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801104a:	2b00      	cmp	r3, #0
 801104c:	f000 80c6 	beq.w	80111dc <_dtoa_r+0x8e4>
 8011050:	2c00      	cmp	r4, #0
 8011052:	f000 80c0 	beq.w	80111d6 <_dtoa_r+0x8de>
 8011056:	4629      	mov	r1, r5
 8011058:	4622      	mov	r2, r4
 801105a:	4648      	mov	r0, r9
 801105c:	f000 fcc8 	bl	80119f0 <__pow5mult>
 8011060:	9a02      	ldr	r2, [sp, #8]
 8011062:	4601      	mov	r1, r0
 8011064:	4605      	mov	r5, r0
 8011066:	4648      	mov	r0, r9
 8011068:	f000 fc20 	bl	80118ac <__multiply>
 801106c:	9902      	ldr	r1, [sp, #8]
 801106e:	4680      	mov	r8, r0
 8011070:	4648      	mov	r0, r9
 8011072:	f000 fb51 	bl	8011718 <_Bfree>
 8011076:	9b08      	ldr	r3, [sp, #32]
 8011078:	1b1b      	subs	r3, r3, r4
 801107a:	9308      	str	r3, [sp, #32]
 801107c:	f000 80b1 	beq.w	80111e2 <_dtoa_r+0x8ea>
 8011080:	9a08      	ldr	r2, [sp, #32]
 8011082:	4641      	mov	r1, r8
 8011084:	4648      	mov	r0, r9
 8011086:	f000 fcb3 	bl	80119f0 <__pow5mult>
 801108a:	9002      	str	r0, [sp, #8]
 801108c:	2101      	movs	r1, #1
 801108e:	4648      	mov	r0, r9
 8011090:	f000 fbf6 	bl	8011880 <__i2b>
 8011094:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011096:	4604      	mov	r4, r0
 8011098:	2b00      	cmp	r3, #0
 801109a:	f000 81d8 	beq.w	801144e <_dtoa_r+0xb56>
 801109e:	461a      	mov	r2, r3
 80110a0:	4601      	mov	r1, r0
 80110a2:	4648      	mov	r0, r9
 80110a4:	f000 fca4 	bl	80119f0 <__pow5mult>
 80110a8:	9b07      	ldr	r3, [sp, #28]
 80110aa:	2b01      	cmp	r3, #1
 80110ac:	4604      	mov	r4, r0
 80110ae:	f300 809f 	bgt.w	80111f0 <_dtoa_r+0x8f8>
 80110b2:	9b04      	ldr	r3, [sp, #16]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	f040 8097 	bne.w	80111e8 <_dtoa_r+0x8f0>
 80110ba:	9b05      	ldr	r3, [sp, #20]
 80110bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	f040 8093 	bne.w	80111ec <_dtoa_r+0x8f4>
 80110c6:	9b05      	ldr	r3, [sp, #20]
 80110c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80110cc:	0d1b      	lsrs	r3, r3, #20
 80110ce:	051b      	lsls	r3, r3, #20
 80110d0:	b133      	cbz	r3, 80110e0 <_dtoa_r+0x7e8>
 80110d2:	9b00      	ldr	r3, [sp, #0]
 80110d4:	3301      	adds	r3, #1
 80110d6:	9300      	str	r3, [sp, #0]
 80110d8:	9b06      	ldr	r3, [sp, #24]
 80110da:	3301      	adds	r3, #1
 80110dc:	9306      	str	r3, [sp, #24]
 80110de:	2301      	movs	r3, #1
 80110e0:	9308      	str	r3, [sp, #32]
 80110e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	f000 81b8 	beq.w	801145a <_dtoa_r+0xb62>
 80110ea:	6923      	ldr	r3, [r4, #16]
 80110ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80110f0:	6918      	ldr	r0, [r3, #16]
 80110f2:	f000 fb79 	bl	80117e8 <__hi0bits>
 80110f6:	f1c0 0020 	rsb	r0, r0, #32
 80110fa:	9b06      	ldr	r3, [sp, #24]
 80110fc:	4418      	add	r0, r3
 80110fe:	f010 001f 	ands.w	r0, r0, #31
 8011102:	f000 8082 	beq.w	801120a <_dtoa_r+0x912>
 8011106:	f1c0 0320 	rsb	r3, r0, #32
 801110a:	2b04      	cmp	r3, #4
 801110c:	dd73      	ble.n	80111f6 <_dtoa_r+0x8fe>
 801110e:	9b00      	ldr	r3, [sp, #0]
 8011110:	f1c0 001c 	rsb	r0, r0, #28
 8011114:	4403      	add	r3, r0
 8011116:	9300      	str	r3, [sp, #0]
 8011118:	9b06      	ldr	r3, [sp, #24]
 801111a:	4403      	add	r3, r0
 801111c:	4406      	add	r6, r0
 801111e:	9306      	str	r3, [sp, #24]
 8011120:	9b00      	ldr	r3, [sp, #0]
 8011122:	2b00      	cmp	r3, #0
 8011124:	dd05      	ble.n	8011132 <_dtoa_r+0x83a>
 8011126:	9902      	ldr	r1, [sp, #8]
 8011128:	461a      	mov	r2, r3
 801112a:	4648      	mov	r0, r9
 801112c:	f000 fcba 	bl	8011aa4 <__lshift>
 8011130:	9002      	str	r0, [sp, #8]
 8011132:	9b06      	ldr	r3, [sp, #24]
 8011134:	2b00      	cmp	r3, #0
 8011136:	dd05      	ble.n	8011144 <_dtoa_r+0x84c>
 8011138:	4621      	mov	r1, r4
 801113a:	461a      	mov	r2, r3
 801113c:	4648      	mov	r0, r9
 801113e:	f000 fcb1 	bl	8011aa4 <__lshift>
 8011142:	4604      	mov	r4, r0
 8011144:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011146:	2b00      	cmp	r3, #0
 8011148:	d061      	beq.n	801120e <_dtoa_r+0x916>
 801114a:	9802      	ldr	r0, [sp, #8]
 801114c:	4621      	mov	r1, r4
 801114e:	f000 fd15 	bl	8011b7c <__mcmp>
 8011152:	2800      	cmp	r0, #0
 8011154:	da5b      	bge.n	801120e <_dtoa_r+0x916>
 8011156:	2300      	movs	r3, #0
 8011158:	9902      	ldr	r1, [sp, #8]
 801115a:	220a      	movs	r2, #10
 801115c:	4648      	mov	r0, r9
 801115e:	f000 fafd 	bl	801175c <__multadd>
 8011162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011164:	9002      	str	r0, [sp, #8]
 8011166:	f107 38ff 	add.w	r8, r7, #4294967295
 801116a:	2b00      	cmp	r3, #0
 801116c:	f000 8177 	beq.w	801145e <_dtoa_r+0xb66>
 8011170:	4629      	mov	r1, r5
 8011172:	2300      	movs	r3, #0
 8011174:	220a      	movs	r2, #10
 8011176:	4648      	mov	r0, r9
 8011178:	f000 faf0 	bl	801175c <__multadd>
 801117c:	f1bb 0f00 	cmp.w	fp, #0
 8011180:	4605      	mov	r5, r0
 8011182:	dc6f      	bgt.n	8011264 <_dtoa_r+0x96c>
 8011184:	9b07      	ldr	r3, [sp, #28]
 8011186:	2b02      	cmp	r3, #2
 8011188:	dc49      	bgt.n	801121e <_dtoa_r+0x926>
 801118a:	e06b      	b.n	8011264 <_dtoa_r+0x96c>
 801118c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801118e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011192:	e73c      	b.n	801100e <_dtoa_r+0x716>
 8011194:	3fe00000 	.word	0x3fe00000
 8011198:	40240000 	.word	0x40240000
 801119c:	9b03      	ldr	r3, [sp, #12]
 801119e:	1e5c      	subs	r4, r3, #1
 80111a0:	9b08      	ldr	r3, [sp, #32]
 80111a2:	42a3      	cmp	r3, r4
 80111a4:	db09      	blt.n	80111ba <_dtoa_r+0x8c2>
 80111a6:	1b1c      	subs	r4, r3, r4
 80111a8:	9b03      	ldr	r3, [sp, #12]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	f6bf af30 	bge.w	8011010 <_dtoa_r+0x718>
 80111b0:	9b00      	ldr	r3, [sp, #0]
 80111b2:	9a03      	ldr	r2, [sp, #12]
 80111b4:	1a9e      	subs	r6, r3, r2
 80111b6:	2300      	movs	r3, #0
 80111b8:	e72b      	b.n	8011012 <_dtoa_r+0x71a>
 80111ba:	9b08      	ldr	r3, [sp, #32]
 80111bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80111be:	9408      	str	r4, [sp, #32]
 80111c0:	1ae3      	subs	r3, r4, r3
 80111c2:	441a      	add	r2, r3
 80111c4:	9e00      	ldr	r6, [sp, #0]
 80111c6:	9b03      	ldr	r3, [sp, #12]
 80111c8:	920d      	str	r2, [sp, #52]	@ 0x34
 80111ca:	2400      	movs	r4, #0
 80111cc:	e721      	b.n	8011012 <_dtoa_r+0x71a>
 80111ce:	9c08      	ldr	r4, [sp, #32]
 80111d0:	9e00      	ldr	r6, [sp, #0]
 80111d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80111d4:	e728      	b.n	8011028 <_dtoa_r+0x730>
 80111d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80111da:	e751      	b.n	8011080 <_dtoa_r+0x788>
 80111dc:	9a08      	ldr	r2, [sp, #32]
 80111de:	9902      	ldr	r1, [sp, #8]
 80111e0:	e750      	b.n	8011084 <_dtoa_r+0x78c>
 80111e2:	f8cd 8008 	str.w	r8, [sp, #8]
 80111e6:	e751      	b.n	801108c <_dtoa_r+0x794>
 80111e8:	2300      	movs	r3, #0
 80111ea:	e779      	b.n	80110e0 <_dtoa_r+0x7e8>
 80111ec:	9b04      	ldr	r3, [sp, #16]
 80111ee:	e777      	b.n	80110e0 <_dtoa_r+0x7e8>
 80111f0:	2300      	movs	r3, #0
 80111f2:	9308      	str	r3, [sp, #32]
 80111f4:	e779      	b.n	80110ea <_dtoa_r+0x7f2>
 80111f6:	d093      	beq.n	8011120 <_dtoa_r+0x828>
 80111f8:	9a00      	ldr	r2, [sp, #0]
 80111fa:	331c      	adds	r3, #28
 80111fc:	441a      	add	r2, r3
 80111fe:	9200      	str	r2, [sp, #0]
 8011200:	9a06      	ldr	r2, [sp, #24]
 8011202:	441a      	add	r2, r3
 8011204:	441e      	add	r6, r3
 8011206:	9206      	str	r2, [sp, #24]
 8011208:	e78a      	b.n	8011120 <_dtoa_r+0x828>
 801120a:	4603      	mov	r3, r0
 801120c:	e7f4      	b.n	80111f8 <_dtoa_r+0x900>
 801120e:	9b03      	ldr	r3, [sp, #12]
 8011210:	2b00      	cmp	r3, #0
 8011212:	46b8      	mov	r8, r7
 8011214:	dc20      	bgt.n	8011258 <_dtoa_r+0x960>
 8011216:	469b      	mov	fp, r3
 8011218:	9b07      	ldr	r3, [sp, #28]
 801121a:	2b02      	cmp	r3, #2
 801121c:	dd1e      	ble.n	801125c <_dtoa_r+0x964>
 801121e:	f1bb 0f00 	cmp.w	fp, #0
 8011222:	f47f adb1 	bne.w	8010d88 <_dtoa_r+0x490>
 8011226:	4621      	mov	r1, r4
 8011228:	465b      	mov	r3, fp
 801122a:	2205      	movs	r2, #5
 801122c:	4648      	mov	r0, r9
 801122e:	f000 fa95 	bl	801175c <__multadd>
 8011232:	4601      	mov	r1, r0
 8011234:	4604      	mov	r4, r0
 8011236:	9802      	ldr	r0, [sp, #8]
 8011238:	f000 fca0 	bl	8011b7c <__mcmp>
 801123c:	2800      	cmp	r0, #0
 801123e:	f77f ada3 	ble.w	8010d88 <_dtoa_r+0x490>
 8011242:	4656      	mov	r6, sl
 8011244:	2331      	movs	r3, #49	@ 0x31
 8011246:	f806 3b01 	strb.w	r3, [r6], #1
 801124a:	f108 0801 	add.w	r8, r8, #1
 801124e:	e59f      	b.n	8010d90 <_dtoa_r+0x498>
 8011250:	9c03      	ldr	r4, [sp, #12]
 8011252:	46b8      	mov	r8, r7
 8011254:	4625      	mov	r5, r4
 8011256:	e7f4      	b.n	8011242 <_dtoa_r+0x94a>
 8011258:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801125c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801125e:	2b00      	cmp	r3, #0
 8011260:	f000 8101 	beq.w	8011466 <_dtoa_r+0xb6e>
 8011264:	2e00      	cmp	r6, #0
 8011266:	dd05      	ble.n	8011274 <_dtoa_r+0x97c>
 8011268:	4629      	mov	r1, r5
 801126a:	4632      	mov	r2, r6
 801126c:	4648      	mov	r0, r9
 801126e:	f000 fc19 	bl	8011aa4 <__lshift>
 8011272:	4605      	mov	r5, r0
 8011274:	9b08      	ldr	r3, [sp, #32]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d05c      	beq.n	8011334 <_dtoa_r+0xa3c>
 801127a:	6869      	ldr	r1, [r5, #4]
 801127c:	4648      	mov	r0, r9
 801127e:	f000 fa0b 	bl	8011698 <_Balloc>
 8011282:	4606      	mov	r6, r0
 8011284:	b928      	cbnz	r0, 8011292 <_dtoa_r+0x99a>
 8011286:	4b82      	ldr	r3, [pc, #520]	@ (8011490 <_dtoa_r+0xb98>)
 8011288:	4602      	mov	r2, r0
 801128a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801128e:	f7ff bb4a 	b.w	8010926 <_dtoa_r+0x2e>
 8011292:	692a      	ldr	r2, [r5, #16]
 8011294:	3202      	adds	r2, #2
 8011296:	0092      	lsls	r2, r2, #2
 8011298:	f105 010c 	add.w	r1, r5, #12
 801129c:	300c      	adds	r0, #12
 801129e:	f7ff fa94 	bl	80107ca <memcpy>
 80112a2:	2201      	movs	r2, #1
 80112a4:	4631      	mov	r1, r6
 80112a6:	4648      	mov	r0, r9
 80112a8:	f000 fbfc 	bl	8011aa4 <__lshift>
 80112ac:	f10a 0301 	add.w	r3, sl, #1
 80112b0:	9300      	str	r3, [sp, #0]
 80112b2:	eb0a 030b 	add.w	r3, sl, fp
 80112b6:	9308      	str	r3, [sp, #32]
 80112b8:	9b04      	ldr	r3, [sp, #16]
 80112ba:	f003 0301 	and.w	r3, r3, #1
 80112be:	462f      	mov	r7, r5
 80112c0:	9306      	str	r3, [sp, #24]
 80112c2:	4605      	mov	r5, r0
 80112c4:	9b00      	ldr	r3, [sp, #0]
 80112c6:	9802      	ldr	r0, [sp, #8]
 80112c8:	4621      	mov	r1, r4
 80112ca:	f103 3bff 	add.w	fp, r3, #4294967295
 80112ce:	f7ff fa8a 	bl	80107e6 <quorem>
 80112d2:	4603      	mov	r3, r0
 80112d4:	3330      	adds	r3, #48	@ 0x30
 80112d6:	9003      	str	r0, [sp, #12]
 80112d8:	4639      	mov	r1, r7
 80112da:	9802      	ldr	r0, [sp, #8]
 80112dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80112de:	f000 fc4d 	bl	8011b7c <__mcmp>
 80112e2:	462a      	mov	r2, r5
 80112e4:	9004      	str	r0, [sp, #16]
 80112e6:	4621      	mov	r1, r4
 80112e8:	4648      	mov	r0, r9
 80112ea:	f000 fc63 	bl	8011bb4 <__mdiff>
 80112ee:	68c2      	ldr	r2, [r0, #12]
 80112f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112f2:	4606      	mov	r6, r0
 80112f4:	bb02      	cbnz	r2, 8011338 <_dtoa_r+0xa40>
 80112f6:	4601      	mov	r1, r0
 80112f8:	9802      	ldr	r0, [sp, #8]
 80112fa:	f000 fc3f 	bl	8011b7c <__mcmp>
 80112fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011300:	4602      	mov	r2, r0
 8011302:	4631      	mov	r1, r6
 8011304:	4648      	mov	r0, r9
 8011306:	920c      	str	r2, [sp, #48]	@ 0x30
 8011308:	9309      	str	r3, [sp, #36]	@ 0x24
 801130a:	f000 fa05 	bl	8011718 <_Bfree>
 801130e:	9b07      	ldr	r3, [sp, #28]
 8011310:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011312:	9e00      	ldr	r6, [sp, #0]
 8011314:	ea42 0103 	orr.w	r1, r2, r3
 8011318:	9b06      	ldr	r3, [sp, #24]
 801131a:	4319      	orrs	r1, r3
 801131c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801131e:	d10d      	bne.n	801133c <_dtoa_r+0xa44>
 8011320:	2b39      	cmp	r3, #57	@ 0x39
 8011322:	d027      	beq.n	8011374 <_dtoa_r+0xa7c>
 8011324:	9a04      	ldr	r2, [sp, #16]
 8011326:	2a00      	cmp	r2, #0
 8011328:	dd01      	ble.n	801132e <_dtoa_r+0xa36>
 801132a:	9b03      	ldr	r3, [sp, #12]
 801132c:	3331      	adds	r3, #49	@ 0x31
 801132e:	f88b 3000 	strb.w	r3, [fp]
 8011332:	e52e      	b.n	8010d92 <_dtoa_r+0x49a>
 8011334:	4628      	mov	r0, r5
 8011336:	e7b9      	b.n	80112ac <_dtoa_r+0x9b4>
 8011338:	2201      	movs	r2, #1
 801133a:	e7e2      	b.n	8011302 <_dtoa_r+0xa0a>
 801133c:	9904      	ldr	r1, [sp, #16]
 801133e:	2900      	cmp	r1, #0
 8011340:	db04      	blt.n	801134c <_dtoa_r+0xa54>
 8011342:	9807      	ldr	r0, [sp, #28]
 8011344:	4301      	orrs	r1, r0
 8011346:	9806      	ldr	r0, [sp, #24]
 8011348:	4301      	orrs	r1, r0
 801134a:	d120      	bne.n	801138e <_dtoa_r+0xa96>
 801134c:	2a00      	cmp	r2, #0
 801134e:	ddee      	ble.n	801132e <_dtoa_r+0xa36>
 8011350:	9902      	ldr	r1, [sp, #8]
 8011352:	9300      	str	r3, [sp, #0]
 8011354:	2201      	movs	r2, #1
 8011356:	4648      	mov	r0, r9
 8011358:	f000 fba4 	bl	8011aa4 <__lshift>
 801135c:	4621      	mov	r1, r4
 801135e:	9002      	str	r0, [sp, #8]
 8011360:	f000 fc0c 	bl	8011b7c <__mcmp>
 8011364:	2800      	cmp	r0, #0
 8011366:	9b00      	ldr	r3, [sp, #0]
 8011368:	dc02      	bgt.n	8011370 <_dtoa_r+0xa78>
 801136a:	d1e0      	bne.n	801132e <_dtoa_r+0xa36>
 801136c:	07da      	lsls	r2, r3, #31
 801136e:	d5de      	bpl.n	801132e <_dtoa_r+0xa36>
 8011370:	2b39      	cmp	r3, #57	@ 0x39
 8011372:	d1da      	bne.n	801132a <_dtoa_r+0xa32>
 8011374:	2339      	movs	r3, #57	@ 0x39
 8011376:	f88b 3000 	strb.w	r3, [fp]
 801137a:	4633      	mov	r3, r6
 801137c:	461e      	mov	r6, r3
 801137e:	3b01      	subs	r3, #1
 8011380:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011384:	2a39      	cmp	r2, #57	@ 0x39
 8011386:	d04e      	beq.n	8011426 <_dtoa_r+0xb2e>
 8011388:	3201      	adds	r2, #1
 801138a:	701a      	strb	r2, [r3, #0]
 801138c:	e501      	b.n	8010d92 <_dtoa_r+0x49a>
 801138e:	2a00      	cmp	r2, #0
 8011390:	dd03      	ble.n	801139a <_dtoa_r+0xaa2>
 8011392:	2b39      	cmp	r3, #57	@ 0x39
 8011394:	d0ee      	beq.n	8011374 <_dtoa_r+0xa7c>
 8011396:	3301      	adds	r3, #1
 8011398:	e7c9      	b.n	801132e <_dtoa_r+0xa36>
 801139a:	9a00      	ldr	r2, [sp, #0]
 801139c:	9908      	ldr	r1, [sp, #32]
 801139e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80113a2:	428a      	cmp	r2, r1
 80113a4:	d028      	beq.n	80113f8 <_dtoa_r+0xb00>
 80113a6:	9902      	ldr	r1, [sp, #8]
 80113a8:	2300      	movs	r3, #0
 80113aa:	220a      	movs	r2, #10
 80113ac:	4648      	mov	r0, r9
 80113ae:	f000 f9d5 	bl	801175c <__multadd>
 80113b2:	42af      	cmp	r7, r5
 80113b4:	9002      	str	r0, [sp, #8]
 80113b6:	f04f 0300 	mov.w	r3, #0
 80113ba:	f04f 020a 	mov.w	r2, #10
 80113be:	4639      	mov	r1, r7
 80113c0:	4648      	mov	r0, r9
 80113c2:	d107      	bne.n	80113d4 <_dtoa_r+0xadc>
 80113c4:	f000 f9ca 	bl	801175c <__multadd>
 80113c8:	4607      	mov	r7, r0
 80113ca:	4605      	mov	r5, r0
 80113cc:	9b00      	ldr	r3, [sp, #0]
 80113ce:	3301      	adds	r3, #1
 80113d0:	9300      	str	r3, [sp, #0]
 80113d2:	e777      	b.n	80112c4 <_dtoa_r+0x9cc>
 80113d4:	f000 f9c2 	bl	801175c <__multadd>
 80113d8:	4629      	mov	r1, r5
 80113da:	4607      	mov	r7, r0
 80113dc:	2300      	movs	r3, #0
 80113de:	220a      	movs	r2, #10
 80113e0:	4648      	mov	r0, r9
 80113e2:	f000 f9bb 	bl	801175c <__multadd>
 80113e6:	4605      	mov	r5, r0
 80113e8:	e7f0      	b.n	80113cc <_dtoa_r+0xad4>
 80113ea:	f1bb 0f00 	cmp.w	fp, #0
 80113ee:	bfcc      	ite	gt
 80113f0:	465e      	movgt	r6, fp
 80113f2:	2601      	movle	r6, #1
 80113f4:	4456      	add	r6, sl
 80113f6:	2700      	movs	r7, #0
 80113f8:	9902      	ldr	r1, [sp, #8]
 80113fa:	9300      	str	r3, [sp, #0]
 80113fc:	2201      	movs	r2, #1
 80113fe:	4648      	mov	r0, r9
 8011400:	f000 fb50 	bl	8011aa4 <__lshift>
 8011404:	4621      	mov	r1, r4
 8011406:	9002      	str	r0, [sp, #8]
 8011408:	f000 fbb8 	bl	8011b7c <__mcmp>
 801140c:	2800      	cmp	r0, #0
 801140e:	dcb4      	bgt.n	801137a <_dtoa_r+0xa82>
 8011410:	d102      	bne.n	8011418 <_dtoa_r+0xb20>
 8011412:	9b00      	ldr	r3, [sp, #0]
 8011414:	07db      	lsls	r3, r3, #31
 8011416:	d4b0      	bmi.n	801137a <_dtoa_r+0xa82>
 8011418:	4633      	mov	r3, r6
 801141a:	461e      	mov	r6, r3
 801141c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011420:	2a30      	cmp	r2, #48	@ 0x30
 8011422:	d0fa      	beq.n	801141a <_dtoa_r+0xb22>
 8011424:	e4b5      	b.n	8010d92 <_dtoa_r+0x49a>
 8011426:	459a      	cmp	sl, r3
 8011428:	d1a8      	bne.n	801137c <_dtoa_r+0xa84>
 801142a:	2331      	movs	r3, #49	@ 0x31
 801142c:	f108 0801 	add.w	r8, r8, #1
 8011430:	f88a 3000 	strb.w	r3, [sl]
 8011434:	e4ad      	b.n	8010d92 <_dtoa_r+0x49a>
 8011436:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011438:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011494 <_dtoa_r+0xb9c>
 801143c:	b11b      	cbz	r3, 8011446 <_dtoa_r+0xb4e>
 801143e:	f10a 0308 	add.w	r3, sl, #8
 8011442:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011444:	6013      	str	r3, [r2, #0]
 8011446:	4650      	mov	r0, sl
 8011448:	b017      	add	sp, #92	@ 0x5c
 801144a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801144e:	9b07      	ldr	r3, [sp, #28]
 8011450:	2b01      	cmp	r3, #1
 8011452:	f77f ae2e 	ble.w	80110b2 <_dtoa_r+0x7ba>
 8011456:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011458:	9308      	str	r3, [sp, #32]
 801145a:	2001      	movs	r0, #1
 801145c:	e64d      	b.n	80110fa <_dtoa_r+0x802>
 801145e:	f1bb 0f00 	cmp.w	fp, #0
 8011462:	f77f aed9 	ble.w	8011218 <_dtoa_r+0x920>
 8011466:	4656      	mov	r6, sl
 8011468:	9802      	ldr	r0, [sp, #8]
 801146a:	4621      	mov	r1, r4
 801146c:	f7ff f9bb 	bl	80107e6 <quorem>
 8011470:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011474:	f806 3b01 	strb.w	r3, [r6], #1
 8011478:	eba6 020a 	sub.w	r2, r6, sl
 801147c:	4593      	cmp	fp, r2
 801147e:	ddb4      	ble.n	80113ea <_dtoa_r+0xaf2>
 8011480:	9902      	ldr	r1, [sp, #8]
 8011482:	2300      	movs	r3, #0
 8011484:	220a      	movs	r2, #10
 8011486:	4648      	mov	r0, r9
 8011488:	f000 f968 	bl	801175c <__multadd>
 801148c:	9002      	str	r0, [sp, #8]
 801148e:	e7eb      	b.n	8011468 <_dtoa_r+0xb70>
 8011490:	0801375c 	.word	0x0801375c
 8011494:	080136e0 	.word	0x080136e0

08011498 <_free_r>:
 8011498:	b538      	push	{r3, r4, r5, lr}
 801149a:	4605      	mov	r5, r0
 801149c:	2900      	cmp	r1, #0
 801149e:	d041      	beq.n	8011524 <_free_r+0x8c>
 80114a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80114a4:	1f0c      	subs	r4, r1, #4
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	bfb8      	it	lt
 80114aa:	18e4      	addlt	r4, r4, r3
 80114ac:	f000 f8e8 	bl	8011680 <__malloc_lock>
 80114b0:	4a1d      	ldr	r2, [pc, #116]	@ (8011528 <_free_r+0x90>)
 80114b2:	6813      	ldr	r3, [r2, #0]
 80114b4:	b933      	cbnz	r3, 80114c4 <_free_r+0x2c>
 80114b6:	6063      	str	r3, [r4, #4]
 80114b8:	6014      	str	r4, [r2, #0]
 80114ba:	4628      	mov	r0, r5
 80114bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80114c0:	f000 b8e4 	b.w	801168c <__malloc_unlock>
 80114c4:	42a3      	cmp	r3, r4
 80114c6:	d908      	bls.n	80114da <_free_r+0x42>
 80114c8:	6820      	ldr	r0, [r4, #0]
 80114ca:	1821      	adds	r1, r4, r0
 80114cc:	428b      	cmp	r3, r1
 80114ce:	bf01      	itttt	eq
 80114d0:	6819      	ldreq	r1, [r3, #0]
 80114d2:	685b      	ldreq	r3, [r3, #4]
 80114d4:	1809      	addeq	r1, r1, r0
 80114d6:	6021      	streq	r1, [r4, #0]
 80114d8:	e7ed      	b.n	80114b6 <_free_r+0x1e>
 80114da:	461a      	mov	r2, r3
 80114dc:	685b      	ldr	r3, [r3, #4]
 80114de:	b10b      	cbz	r3, 80114e4 <_free_r+0x4c>
 80114e0:	42a3      	cmp	r3, r4
 80114e2:	d9fa      	bls.n	80114da <_free_r+0x42>
 80114e4:	6811      	ldr	r1, [r2, #0]
 80114e6:	1850      	adds	r0, r2, r1
 80114e8:	42a0      	cmp	r0, r4
 80114ea:	d10b      	bne.n	8011504 <_free_r+0x6c>
 80114ec:	6820      	ldr	r0, [r4, #0]
 80114ee:	4401      	add	r1, r0
 80114f0:	1850      	adds	r0, r2, r1
 80114f2:	4283      	cmp	r3, r0
 80114f4:	6011      	str	r1, [r2, #0]
 80114f6:	d1e0      	bne.n	80114ba <_free_r+0x22>
 80114f8:	6818      	ldr	r0, [r3, #0]
 80114fa:	685b      	ldr	r3, [r3, #4]
 80114fc:	6053      	str	r3, [r2, #4]
 80114fe:	4408      	add	r0, r1
 8011500:	6010      	str	r0, [r2, #0]
 8011502:	e7da      	b.n	80114ba <_free_r+0x22>
 8011504:	d902      	bls.n	801150c <_free_r+0x74>
 8011506:	230c      	movs	r3, #12
 8011508:	602b      	str	r3, [r5, #0]
 801150a:	e7d6      	b.n	80114ba <_free_r+0x22>
 801150c:	6820      	ldr	r0, [r4, #0]
 801150e:	1821      	adds	r1, r4, r0
 8011510:	428b      	cmp	r3, r1
 8011512:	bf04      	itt	eq
 8011514:	6819      	ldreq	r1, [r3, #0]
 8011516:	685b      	ldreq	r3, [r3, #4]
 8011518:	6063      	str	r3, [r4, #4]
 801151a:	bf04      	itt	eq
 801151c:	1809      	addeq	r1, r1, r0
 801151e:	6021      	streq	r1, [r4, #0]
 8011520:	6054      	str	r4, [r2, #4]
 8011522:	e7ca      	b.n	80114ba <_free_r+0x22>
 8011524:	bd38      	pop	{r3, r4, r5, pc}
 8011526:	bf00      	nop
 8011528:	2000507c 	.word	0x2000507c

0801152c <malloc>:
 801152c:	4b02      	ldr	r3, [pc, #8]	@ (8011538 <malloc+0xc>)
 801152e:	4601      	mov	r1, r0
 8011530:	6818      	ldr	r0, [r3, #0]
 8011532:	f000 b825 	b.w	8011580 <_malloc_r>
 8011536:	bf00      	nop
 8011538:	2000001c 	.word	0x2000001c

0801153c <sbrk_aligned>:
 801153c:	b570      	push	{r4, r5, r6, lr}
 801153e:	4e0f      	ldr	r6, [pc, #60]	@ (801157c <sbrk_aligned+0x40>)
 8011540:	460c      	mov	r4, r1
 8011542:	6831      	ldr	r1, [r6, #0]
 8011544:	4605      	mov	r5, r0
 8011546:	b911      	cbnz	r1, 801154e <sbrk_aligned+0x12>
 8011548:	f001 f804 	bl	8012554 <_sbrk_r>
 801154c:	6030      	str	r0, [r6, #0]
 801154e:	4621      	mov	r1, r4
 8011550:	4628      	mov	r0, r5
 8011552:	f000 ffff 	bl	8012554 <_sbrk_r>
 8011556:	1c43      	adds	r3, r0, #1
 8011558:	d103      	bne.n	8011562 <sbrk_aligned+0x26>
 801155a:	f04f 34ff 	mov.w	r4, #4294967295
 801155e:	4620      	mov	r0, r4
 8011560:	bd70      	pop	{r4, r5, r6, pc}
 8011562:	1cc4      	adds	r4, r0, #3
 8011564:	f024 0403 	bic.w	r4, r4, #3
 8011568:	42a0      	cmp	r0, r4
 801156a:	d0f8      	beq.n	801155e <sbrk_aligned+0x22>
 801156c:	1a21      	subs	r1, r4, r0
 801156e:	4628      	mov	r0, r5
 8011570:	f000 fff0 	bl	8012554 <_sbrk_r>
 8011574:	3001      	adds	r0, #1
 8011576:	d1f2      	bne.n	801155e <sbrk_aligned+0x22>
 8011578:	e7ef      	b.n	801155a <sbrk_aligned+0x1e>
 801157a:	bf00      	nop
 801157c:	20005078 	.word	0x20005078

08011580 <_malloc_r>:
 8011580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011584:	1ccd      	adds	r5, r1, #3
 8011586:	f025 0503 	bic.w	r5, r5, #3
 801158a:	3508      	adds	r5, #8
 801158c:	2d0c      	cmp	r5, #12
 801158e:	bf38      	it	cc
 8011590:	250c      	movcc	r5, #12
 8011592:	2d00      	cmp	r5, #0
 8011594:	4606      	mov	r6, r0
 8011596:	db01      	blt.n	801159c <_malloc_r+0x1c>
 8011598:	42a9      	cmp	r1, r5
 801159a:	d904      	bls.n	80115a6 <_malloc_r+0x26>
 801159c:	230c      	movs	r3, #12
 801159e:	6033      	str	r3, [r6, #0]
 80115a0:	2000      	movs	r0, #0
 80115a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801167c <_malloc_r+0xfc>
 80115aa:	f000 f869 	bl	8011680 <__malloc_lock>
 80115ae:	f8d8 3000 	ldr.w	r3, [r8]
 80115b2:	461c      	mov	r4, r3
 80115b4:	bb44      	cbnz	r4, 8011608 <_malloc_r+0x88>
 80115b6:	4629      	mov	r1, r5
 80115b8:	4630      	mov	r0, r6
 80115ba:	f7ff ffbf 	bl	801153c <sbrk_aligned>
 80115be:	1c43      	adds	r3, r0, #1
 80115c0:	4604      	mov	r4, r0
 80115c2:	d158      	bne.n	8011676 <_malloc_r+0xf6>
 80115c4:	f8d8 4000 	ldr.w	r4, [r8]
 80115c8:	4627      	mov	r7, r4
 80115ca:	2f00      	cmp	r7, #0
 80115cc:	d143      	bne.n	8011656 <_malloc_r+0xd6>
 80115ce:	2c00      	cmp	r4, #0
 80115d0:	d04b      	beq.n	801166a <_malloc_r+0xea>
 80115d2:	6823      	ldr	r3, [r4, #0]
 80115d4:	4639      	mov	r1, r7
 80115d6:	4630      	mov	r0, r6
 80115d8:	eb04 0903 	add.w	r9, r4, r3
 80115dc:	f000 ffba 	bl	8012554 <_sbrk_r>
 80115e0:	4581      	cmp	r9, r0
 80115e2:	d142      	bne.n	801166a <_malloc_r+0xea>
 80115e4:	6821      	ldr	r1, [r4, #0]
 80115e6:	1a6d      	subs	r5, r5, r1
 80115e8:	4629      	mov	r1, r5
 80115ea:	4630      	mov	r0, r6
 80115ec:	f7ff ffa6 	bl	801153c <sbrk_aligned>
 80115f0:	3001      	adds	r0, #1
 80115f2:	d03a      	beq.n	801166a <_malloc_r+0xea>
 80115f4:	6823      	ldr	r3, [r4, #0]
 80115f6:	442b      	add	r3, r5
 80115f8:	6023      	str	r3, [r4, #0]
 80115fa:	f8d8 3000 	ldr.w	r3, [r8]
 80115fe:	685a      	ldr	r2, [r3, #4]
 8011600:	bb62      	cbnz	r2, 801165c <_malloc_r+0xdc>
 8011602:	f8c8 7000 	str.w	r7, [r8]
 8011606:	e00f      	b.n	8011628 <_malloc_r+0xa8>
 8011608:	6822      	ldr	r2, [r4, #0]
 801160a:	1b52      	subs	r2, r2, r5
 801160c:	d420      	bmi.n	8011650 <_malloc_r+0xd0>
 801160e:	2a0b      	cmp	r2, #11
 8011610:	d917      	bls.n	8011642 <_malloc_r+0xc2>
 8011612:	1961      	adds	r1, r4, r5
 8011614:	42a3      	cmp	r3, r4
 8011616:	6025      	str	r5, [r4, #0]
 8011618:	bf18      	it	ne
 801161a:	6059      	strne	r1, [r3, #4]
 801161c:	6863      	ldr	r3, [r4, #4]
 801161e:	bf08      	it	eq
 8011620:	f8c8 1000 	streq.w	r1, [r8]
 8011624:	5162      	str	r2, [r4, r5]
 8011626:	604b      	str	r3, [r1, #4]
 8011628:	4630      	mov	r0, r6
 801162a:	f000 f82f 	bl	801168c <__malloc_unlock>
 801162e:	f104 000b 	add.w	r0, r4, #11
 8011632:	1d23      	adds	r3, r4, #4
 8011634:	f020 0007 	bic.w	r0, r0, #7
 8011638:	1ac2      	subs	r2, r0, r3
 801163a:	bf1c      	itt	ne
 801163c:	1a1b      	subne	r3, r3, r0
 801163e:	50a3      	strne	r3, [r4, r2]
 8011640:	e7af      	b.n	80115a2 <_malloc_r+0x22>
 8011642:	6862      	ldr	r2, [r4, #4]
 8011644:	42a3      	cmp	r3, r4
 8011646:	bf0c      	ite	eq
 8011648:	f8c8 2000 	streq.w	r2, [r8]
 801164c:	605a      	strne	r2, [r3, #4]
 801164e:	e7eb      	b.n	8011628 <_malloc_r+0xa8>
 8011650:	4623      	mov	r3, r4
 8011652:	6864      	ldr	r4, [r4, #4]
 8011654:	e7ae      	b.n	80115b4 <_malloc_r+0x34>
 8011656:	463c      	mov	r4, r7
 8011658:	687f      	ldr	r7, [r7, #4]
 801165a:	e7b6      	b.n	80115ca <_malloc_r+0x4a>
 801165c:	461a      	mov	r2, r3
 801165e:	685b      	ldr	r3, [r3, #4]
 8011660:	42a3      	cmp	r3, r4
 8011662:	d1fb      	bne.n	801165c <_malloc_r+0xdc>
 8011664:	2300      	movs	r3, #0
 8011666:	6053      	str	r3, [r2, #4]
 8011668:	e7de      	b.n	8011628 <_malloc_r+0xa8>
 801166a:	230c      	movs	r3, #12
 801166c:	6033      	str	r3, [r6, #0]
 801166e:	4630      	mov	r0, r6
 8011670:	f000 f80c 	bl	801168c <__malloc_unlock>
 8011674:	e794      	b.n	80115a0 <_malloc_r+0x20>
 8011676:	6005      	str	r5, [r0, #0]
 8011678:	e7d6      	b.n	8011628 <_malloc_r+0xa8>
 801167a:	bf00      	nop
 801167c:	2000507c 	.word	0x2000507c

08011680 <__malloc_lock>:
 8011680:	4801      	ldr	r0, [pc, #4]	@ (8011688 <__malloc_lock+0x8>)
 8011682:	f7ff b8a0 	b.w	80107c6 <__retarget_lock_acquire_recursive>
 8011686:	bf00      	nop
 8011688:	20005074 	.word	0x20005074

0801168c <__malloc_unlock>:
 801168c:	4801      	ldr	r0, [pc, #4]	@ (8011694 <__malloc_unlock+0x8>)
 801168e:	f7ff b89b 	b.w	80107c8 <__retarget_lock_release_recursive>
 8011692:	bf00      	nop
 8011694:	20005074 	.word	0x20005074

08011698 <_Balloc>:
 8011698:	b570      	push	{r4, r5, r6, lr}
 801169a:	69c6      	ldr	r6, [r0, #28]
 801169c:	4604      	mov	r4, r0
 801169e:	460d      	mov	r5, r1
 80116a0:	b976      	cbnz	r6, 80116c0 <_Balloc+0x28>
 80116a2:	2010      	movs	r0, #16
 80116a4:	f7ff ff42 	bl	801152c <malloc>
 80116a8:	4602      	mov	r2, r0
 80116aa:	61e0      	str	r0, [r4, #28]
 80116ac:	b920      	cbnz	r0, 80116b8 <_Balloc+0x20>
 80116ae:	4b18      	ldr	r3, [pc, #96]	@ (8011710 <_Balloc+0x78>)
 80116b0:	4818      	ldr	r0, [pc, #96]	@ (8011714 <_Balloc+0x7c>)
 80116b2:	216b      	movs	r1, #107	@ 0x6b
 80116b4:	f000 ff5e 	bl	8012574 <__assert_func>
 80116b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80116bc:	6006      	str	r6, [r0, #0]
 80116be:	60c6      	str	r6, [r0, #12]
 80116c0:	69e6      	ldr	r6, [r4, #28]
 80116c2:	68f3      	ldr	r3, [r6, #12]
 80116c4:	b183      	cbz	r3, 80116e8 <_Balloc+0x50>
 80116c6:	69e3      	ldr	r3, [r4, #28]
 80116c8:	68db      	ldr	r3, [r3, #12]
 80116ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80116ce:	b9b8      	cbnz	r0, 8011700 <_Balloc+0x68>
 80116d0:	2101      	movs	r1, #1
 80116d2:	fa01 f605 	lsl.w	r6, r1, r5
 80116d6:	1d72      	adds	r2, r6, #5
 80116d8:	0092      	lsls	r2, r2, #2
 80116da:	4620      	mov	r0, r4
 80116dc:	f000 ff68 	bl	80125b0 <_calloc_r>
 80116e0:	b160      	cbz	r0, 80116fc <_Balloc+0x64>
 80116e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80116e6:	e00e      	b.n	8011706 <_Balloc+0x6e>
 80116e8:	2221      	movs	r2, #33	@ 0x21
 80116ea:	2104      	movs	r1, #4
 80116ec:	4620      	mov	r0, r4
 80116ee:	f000 ff5f 	bl	80125b0 <_calloc_r>
 80116f2:	69e3      	ldr	r3, [r4, #28]
 80116f4:	60f0      	str	r0, [r6, #12]
 80116f6:	68db      	ldr	r3, [r3, #12]
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d1e4      	bne.n	80116c6 <_Balloc+0x2e>
 80116fc:	2000      	movs	r0, #0
 80116fe:	bd70      	pop	{r4, r5, r6, pc}
 8011700:	6802      	ldr	r2, [r0, #0]
 8011702:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011706:	2300      	movs	r3, #0
 8011708:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801170c:	e7f7      	b.n	80116fe <_Balloc+0x66>
 801170e:	bf00      	nop
 8011710:	080136ed 	.word	0x080136ed
 8011714:	0801376d 	.word	0x0801376d

08011718 <_Bfree>:
 8011718:	b570      	push	{r4, r5, r6, lr}
 801171a:	69c6      	ldr	r6, [r0, #28]
 801171c:	4605      	mov	r5, r0
 801171e:	460c      	mov	r4, r1
 8011720:	b976      	cbnz	r6, 8011740 <_Bfree+0x28>
 8011722:	2010      	movs	r0, #16
 8011724:	f7ff ff02 	bl	801152c <malloc>
 8011728:	4602      	mov	r2, r0
 801172a:	61e8      	str	r0, [r5, #28]
 801172c:	b920      	cbnz	r0, 8011738 <_Bfree+0x20>
 801172e:	4b09      	ldr	r3, [pc, #36]	@ (8011754 <_Bfree+0x3c>)
 8011730:	4809      	ldr	r0, [pc, #36]	@ (8011758 <_Bfree+0x40>)
 8011732:	218f      	movs	r1, #143	@ 0x8f
 8011734:	f000 ff1e 	bl	8012574 <__assert_func>
 8011738:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801173c:	6006      	str	r6, [r0, #0]
 801173e:	60c6      	str	r6, [r0, #12]
 8011740:	b13c      	cbz	r4, 8011752 <_Bfree+0x3a>
 8011742:	69eb      	ldr	r3, [r5, #28]
 8011744:	6862      	ldr	r2, [r4, #4]
 8011746:	68db      	ldr	r3, [r3, #12]
 8011748:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801174c:	6021      	str	r1, [r4, #0]
 801174e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011752:	bd70      	pop	{r4, r5, r6, pc}
 8011754:	080136ed 	.word	0x080136ed
 8011758:	0801376d 	.word	0x0801376d

0801175c <__multadd>:
 801175c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011760:	690d      	ldr	r5, [r1, #16]
 8011762:	4607      	mov	r7, r0
 8011764:	460c      	mov	r4, r1
 8011766:	461e      	mov	r6, r3
 8011768:	f101 0c14 	add.w	ip, r1, #20
 801176c:	2000      	movs	r0, #0
 801176e:	f8dc 3000 	ldr.w	r3, [ip]
 8011772:	b299      	uxth	r1, r3
 8011774:	fb02 6101 	mla	r1, r2, r1, r6
 8011778:	0c1e      	lsrs	r6, r3, #16
 801177a:	0c0b      	lsrs	r3, r1, #16
 801177c:	fb02 3306 	mla	r3, r2, r6, r3
 8011780:	b289      	uxth	r1, r1
 8011782:	3001      	adds	r0, #1
 8011784:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011788:	4285      	cmp	r5, r0
 801178a:	f84c 1b04 	str.w	r1, [ip], #4
 801178e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011792:	dcec      	bgt.n	801176e <__multadd+0x12>
 8011794:	b30e      	cbz	r6, 80117da <__multadd+0x7e>
 8011796:	68a3      	ldr	r3, [r4, #8]
 8011798:	42ab      	cmp	r3, r5
 801179a:	dc19      	bgt.n	80117d0 <__multadd+0x74>
 801179c:	6861      	ldr	r1, [r4, #4]
 801179e:	4638      	mov	r0, r7
 80117a0:	3101      	adds	r1, #1
 80117a2:	f7ff ff79 	bl	8011698 <_Balloc>
 80117a6:	4680      	mov	r8, r0
 80117a8:	b928      	cbnz	r0, 80117b6 <__multadd+0x5a>
 80117aa:	4602      	mov	r2, r0
 80117ac:	4b0c      	ldr	r3, [pc, #48]	@ (80117e0 <__multadd+0x84>)
 80117ae:	480d      	ldr	r0, [pc, #52]	@ (80117e4 <__multadd+0x88>)
 80117b0:	21ba      	movs	r1, #186	@ 0xba
 80117b2:	f000 fedf 	bl	8012574 <__assert_func>
 80117b6:	6922      	ldr	r2, [r4, #16]
 80117b8:	3202      	adds	r2, #2
 80117ba:	f104 010c 	add.w	r1, r4, #12
 80117be:	0092      	lsls	r2, r2, #2
 80117c0:	300c      	adds	r0, #12
 80117c2:	f7ff f802 	bl	80107ca <memcpy>
 80117c6:	4621      	mov	r1, r4
 80117c8:	4638      	mov	r0, r7
 80117ca:	f7ff ffa5 	bl	8011718 <_Bfree>
 80117ce:	4644      	mov	r4, r8
 80117d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80117d4:	3501      	adds	r5, #1
 80117d6:	615e      	str	r6, [r3, #20]
 80117d8:	6125      	str	r5, [r4, #16]
 80117da:	4620      	mov	r0, r4
 80117dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117e0:	0801375c 	.word	0x0801375c
 80117e4:	0801376d 	.word	0x0801376d

080117e8 <__hi0bits>:
 80117e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80117ec:	4603      	mov	r3, r0
 80117ee:	bf36      	itet	cc
 80117f0:	0403      	lslcc	r3, r0, #16
 80117f2:	2000      	movcs	r0, #0
 80117f4:	2010      	movcc	r0, #16
 80117f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80117fa:	bf3c      	itt	cc
 80117fc:	021b      	lslcc	r3, r3, #8
 80117fe:	3008      	addcc	r0, #8
 8011800:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011804:	bf3c      	itt	cc
 8011806:	011b      	lslcc	r3, r3, #4
 8011808:	3004      	addcc	r0, #4
 801180a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801180e:	bf3c      	itt	cc
 8011810:	009b      	lslcc	r3, r3, #2
 8011812:	3002      	addcc	r0, #2
 8011814:	2b00      	cmp	r3, #0
 8011816:	db05      	blt.n	8011824 <__hi0bits+0x3c>
 8011818:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801181c:	f100 0001 	add.w	r0, r0, #1
 8011820:	bf08      	it	eq
 8011822:	2020      	moveq	r0, #32
 8011824:	4770      	bx	lr

08011826 <__lo0bits>:
 8011826:	6803      	ldr	r3, [r0, #0]
 8011828:	4602      	mov	r2, r0
 801182a:	f013 0007 	ands.w	r0, r3, #7
 801182e:	d00b      	beq.n	8011848 <__lo0bits+0x22>
 8011830:	07d9      	lsls	r1, r3, #31
 8011832:	d421      	bmi.n	8011878 <__lo0bits+0x52>
 8011834:	0798      	lsls	r0, r3, #30
 8011836:	bf49      	itett	mi
 8011838:	085b      	lsrmi	r3, r3, #1
 801183a:	089b      	lsrpl	r3, r3, #2
 801183c:	2001      	movmi	r0, #1
 801183e:	6013      	strmi	r3, [r2, #0]
 8011840:	bf5c      	itt	pl
 8011842:	6013      	strpl	r3, [r2, #0]
 8011844:	2002      	movpl	r0, #2
 8011846:	4770      	bx	lr
 8011848:	b299      	uxth	r1, r3
 801184a:	b909      	cbnz	r1, 8011850 <__lo0bits+0x2a>
 801184c:	0c1b      	lsrs	r3, r3, #16
 801184e:	2010      	movs	r0, #16
 8011850:	b2d9      	uxtb	r1, r3
 8011852:	b909      	cbnz	r1, 8011858 <__lo0bits+0x32>
 8011854:	3008      	adds	r0, #8
 8011856:	0a1b      	lsrs	r3, r3, #8
 8011858:	0719      	lsls	r1, r3, #28
 801185a:	bf04      	itt	eq
 801185c:	091b      	lsreq	r3, r3, #4
 801185e:	3004      	addeq	r0, #4
 8011860:	0799      	lsls	r1, r3, #30
 8011862:	bf04      	itt	eq
 8011864:	089b      	lsreq	r3, r3, #2
 8011866:	3002      	addeq	r0, #2
 8011868:	07d9      	lsls	r1, r3, #31
 801186a:	d403      	bmi.n	8011874 <__lo0bits+0x4e>
 801186c:	085b      	lsrs	r3, r3, #1
 801186e:	f100 0001 	add.w	r0, r0, #1
 8011872:	d003      	beq.n	801187c <__lo0bits+0x56>
 8011874:	6013      	str	r3, [r2, #0]
 8011876:	4770      	bx	lr
 8011878:	2000      	movs	r0, #0
 801187a:	4770      	bx	lr
 801187c:	2020      	movs	r0, #32
 801187e:	4770      	bx	lr

08011880 <__i2b>:
 8011880:	b510      	push	{r4, lr}
 8011882:	460c      	mov	r4, r1
 8011884:	2101      	movs	r1, #1
 8011886:	f7ff ff07 	bl	8011698 <_Balloc>
 801188a:	4602      	mov	r2, r0
 801188c:	b928      	cbnz	r0, 801189a <__i2b+0x1a>
 801188e:	4b05      	ldr	r3, [pc, #20]	@ (80118a4 <__i2b+0x24>)
 8011890:	4805      	ldr	r0, [pc, #20]	@ (80118a8 <__i2b+0x28>)
 8011892:	f240 1145 	movw	r1, #325	@ 0x145
 8011896:	f000 fe6d 	bl	8012574 <__assert_func>
 801189a:	2301      	movs	r3, #1
 801189c:	6144      	str	r4, [r0, #20]
 801189e:	6103      	str	r3, [r0, #16]
 80118a0:	bd10      	pop	{r4, pc}
 80118a2:	bf00      	nop
 80118a4:	0801375c 	.word	0x0801375c
 80118a8:	0801376d 	.word	0x0801376d

080118ac <__multiply>:
 80118ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118b0:	4617      	mov	r7, r2
 80118b2:	690a      	ldr	r2, [r1, #16]
 80118b4:	693b      	ldr	r3, [r7, #16]
 80118b6:	429a      	cmp	r2, r3
 80118b8:	bfa8      	it	ge
 80118ba:	463b      	movge	r3, r7
 80118bc:	4689      	mov	r9, r1
 80118be:	bfa4      	itt	ge
 80118c0:	460f      	movge	r7, r1
 80118c2:	4699      	movge	r9, r3
 80118c4:	693d      	ldr	r5, [r7, #16]
 80118c6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80118ca:	68bb      	ldr	r3, [r7, #8]
 80118cc:	6879      	ldr	r1, [r7, #4]
 80118ce:	eb05 060a 	add.w	r6, r5, sl
 80118d2:	42b3      	cmp	r3, r6
 80118d4:	b085      	sub	sp, #20
 80118d6:	bfb8      	it	lt
 80118d8:	3101      	addlt	r1, #1
 80118da:	f7ff fedd 	bl	8011698 <_Balloc>
 80118de:	b930      	cbnz	r0, 80118ee <__multiply+0x42>
 80118e0:	4602      	mov	r2, r0
 80118e2:	4b41      	ldr	r3, [pc, #260]	@ (80119e8 <__multiply+0x13c>)
 80118e4:	4841      	ldr	r0, [pc, #260]	@ (80119ec <__multiply+0x140>)
 80118e6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80118ea:	f000 fe43 	bl	8012574 <__assert_func>
 80118ee:	f100 0414 	add.w	r4, r0, #20
 80118f2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80118f6:	4623      	mov	r3, r4
 80118f8:	2200      	movs	r2, #0
 80118fa:	4573      	cmp	r3, lr
 80118fc:	d320      	bcc.n	8011940 <__multiply+0x94>
 80118fe:	f107 0814 	add.w	r8, r7, #20
 8011902:	f109 0114 	add.w	r1, r9, #20
 8011906:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801190a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801190e:	9302      	str	r3, [sp, #8]
 8011910:	1beb      	subs	r3, r5, r7
 8011912:	3b15      	subs	r3, #21
 8011914:	f023 0303 	bic.w	r3, r3, #3
 8011918:	3304      	adds	r3, #4
 801191a:	3715      	adds	r7, #21
 801191c:	42bd      	cmp	r5, r7
 801191e:	bf38      	it	cc
 8011920:	2304      	movcc	r3, #4
 8011922:	9301      	str	r3, [sp, #4]
 8011924:	9b02      	ldr	r3, [sp, #8]
 8011926:	9103      	str	r1, [sp, #12]
 8011928:	428b      	cmp	r3, r1
 801192a:	d80c      	bhi.n	8011946 <__multiply+0x9a>
 801192c:	2e00      	cmp	r6, #0
 801192e:	dd03      	ble.n	8011938 <__multiply+0x8c>
 8011930:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011934:	2b00      	cmp	r3, #0
 8011936:	d055      	beq.n	80119e4 <__multiply+0x138>
 8011938:	6106      	str	r6, [r0, #16]
 801193a:	b005      	add	sp, #20
 801193c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011940:	f843 2b04 	str.w	r2, [r3], #4
 8011944:	e7d9      	b.n	80118fa <__multiply+0x4e>
 8011946:	f8b1 a000 	ldrh.w	sl, [r1]
 801194a:	f1ba 0f00 	cmp.w	sl, #0
 801194e:	d01f      	beq.n	8011990 <__multiply+0xe4>
 8011950:	46c4      	mov	ip, r8
 8011952:	46a1      	mov	r9, r4
 8011954:	2700      	movs	r7, #0
 8011956:	f85c 2b04 	ldr.w	r2, [ip], #4
 801195a:	f8d9 3000 	ldr.w	r3, [r9]
 801195e:	fa1f fb82 	uxth.w	fp, r2
 8011962:	b29b      	uxth	r3, r3
 8011964:	fb0a 330b 	mla	r3, sl, fp, r3
 8011968:	443b      	add	r3, r7
 801196a:	f8d9 7000 	ldr.w	r7, [r9]
 801196e:	0c12      	lsrs	r2, r2, #16
 8011970:	0c3f      	lsrs	r7, r7, #16
 8011972:	fb0a 7202 	mla	r2, sl, r2, r7
 8011976:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801197a:	b29b      	uxth	r3, r3
 801197c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011980:	4565      	cmp	r5, ip
 8011982:	f849 3b04 	str.w	r3, [r9], #4
 8011986:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801198a:	d8e4      	bhi.n	8011956 <__multiply+0xaa>
 801198c:	9b01      	ldr	r3, [sp, #4]
 801198e:	50e7      	str	r7, [r4, r3]
 8011990:	9b03      	ldr	r3, [sp, #12]
 8011992:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011996:	3104      	adds	r1, #4
 8011998:	f1b9 0f00 	cmp.w	r9, #0
 801199c:	d020      	beq.n	80119e0 <__multiply+0x134>
 801199e:	6823      	ldr	r3, [r4, #0]
 80119a0:	4647      	mov	r7, r8
 80119a2:	46a4      	mov	ip, r4
 80119a4:	f04f 0a00 	mov.w	sl, #0
 80119a8:	f8b7 b000 	ldrh.w	fp, [r7]
 80119ac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80119b0:	fb09 220b 	mla	r2, r9, fp, r2
 80119b4:	4452      	add	r2, sl
 80119b6:	b29b      	uxth	r3, r3
 80119b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80119bc:	f84c 3b04 	str.w	r3, [ip], #4
 80119c0:	f857 3b04 	ldr.w	r3, [r7], #4
 80119c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80119c8:	f8bc 3000 	ldrh.w	r3, [ip]
 80119cc:	fb09 330a 	mla	r3, r9, sl, r3
 80119d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80119d4:	42bd      	cmp	r5, r7
 80119d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80119da:	d8e5      	bhi.n	80119a8 <__multiply+0xfc>
 80119dc:	9a01      	ldr	r2, [sp, #4]
 80119de:	50a3      	str	r3, [r4, r2]
 80119e0:	3404      	adds	r4, #4
 80119e2:	e79f      	b.n	8011924 <__multiply+0x78>
 80119e4:	3e01      	subs	r6, #1
 80119e6:	e7a1      	b.n	801192c <__multiply+0x80>
 80119e8:	0801375c 	.word	0x0801375c
 80119ec:	0801376d 	.word	0x0801376d

080119f0 <__pow5mult>:
 80119f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119f4:	4615      	mov	r5, r2
 80119f6:	f012 0203 	ands.w	r2, r2, #3
 80119fa:	4607      	mov	r7, r0
 80119fc:	460e      	mov	r6, r1
 80119fe:	d007      	beq.n	8011a10 <__pow5mult+0x20>
 8011a00:	4c25      	ldr	r4, [pc, #148]	@ (8011a98 <__pow5mult+0xa8>)
 8011a02:	3a01      	subs	r2, #1
 8011a04:	2300      	movs	r3, #0
 8011a06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011a0a:	f7ff fea7 	bl	801175c <__multadd>
 8011a0e:	4606      	mov	r6, r0
 8011a10:	10ad      	asrs	r5, r5, #2
 8011a12:	d03d      	beq.n	8011a90 <__pow5mult+0xa0>
 8011a14:	69fc      	ldr	r4, [r7, #28]
 8011a16:	b97c      	cbnz	r4, 8011a38 <__pow5mult+0x48>
 8011a18:	2010      	movs	r0, #16
 8011a1a:	f7ff fd87 	bl	801152c <malloc>
 8011a1e:	4602      	mov	r2, r0
 8011a20:	61f8      	str	r0, [r7, #28]
 8011a22:	b928      	cbnz	r0, 8011a30 <__pow5mult+0x40>
 8011a24:	4b1d      	ldr	r3, [pc, #116]	@ (8011a9c <__pow5mult+0xac>)
 8011a26:	481e      	ldr	r0, [pc, #120]	@ (8011aa0 <__pow5mult+0xb0>)
 8011a28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011a2c:	f000 fda2 	bl	8012574 <__assert_func>
 8011a30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011a34:	6004      	str	r4, [r0, #0]
 8011a36:	60c4      	str	r4, [r0, #12]
 8011a38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011a3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011a40:	b94c      	cbnz	r4, 8011a56 <__pow5mult+0x66>
 8011a42:	f240 2171 	movw	r1, #625	@ 0x271
 8011a46:	4638      	mov	r0, r7
 8011a48:	f7ff ff1a 	bl	8011880 <__i2b>
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011a52:	4604      	mov	r4, r0
 8011a54:	6003      	str	r3, [r0, #0]
 8011a56:	f04f 0900 	mov.w	r9, #0
 8011a5a:	07eb      	lsls	r3, r5, #31
 8011a5c:	d50a      	bpl.n	8011a74 <__pow5mult+0x84>
 8011a5e:	4631      	mov	r1, r6
 8011a60:	4622      	mov	r2, r4
 8011a62:	4638      	mov	r0, r7
 8011a64:	f7ff ff22 	bl	80118ac <__multiply>
 8011a68:	4631      	mov	r1, r6
 8011a6a:	4680      	mov	r8, r0
 8011a6c:	4638      	mov	r0, r7
 8011a6e:	f7ff fe53 	bl	8011718 <_Bfree>
 8011a72:	4646      	mov	r6, r8
 8011a74:	106d      	asrs	r5, r5, #1
 8011a76:	d00b      	beq.n	8011a90 <__pow5mult+0xa0>
 8011a78:	6820      	ldr	r0, [r4, #0]
 8011a7a:	b938      	cbnz	r0, 8011a8c <__pow5mult+0x9c>
 8011a7c:	4622      	mov	r2, r4
 8011a7e:	4621      	mov	r1, r4
 8011a80:	4638      	mov	r0, r7
 8011a82:	f7ff ff13 	bl	80118ac <__multiply>
 8011a86:	6020      	str	r0, [r4, #0]
 8011a88:	f8c0 9000 	str.w	r9, [r0]
 8011a8c:	4604      	mov	r4, r0
 8011a8e:	e7e4      	b.n	8011a5a <__pow5mult+0x6a>
 8011a90:	4630      	mov	r0, r6
 8011a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a96:	bf00      	nop
 8011a98:	08013820 	.word	0x08013820
 8011a9c:	080136ed 	.word	0x080136ed
 8011aa0:	0801376d 	.word	0x0801376d

08011aa4 <__lshift>:
 8011aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011aa8:	460c      	mov	r4, r1
 8011aaa:	6849      	ldr	r1, [r1, #4]
 8011aac:	6923      	ldr	r3, [r4, #16]
 8011aae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011ab2:	68a3      	ldr	r3, [r4, #8]
 8011ab4:	4607      	mov	r7, r0
 8011ab6:	4691      	mov	r9, r2
 8011ab8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011abc:	f108 0601 	add.w	r6, r8, #1
 8011ac0:	42b3      	cmp	r3, r6
 8011ac2:	db0b      	blt.n	8011adc <__lshift+0x38>
 8011ac4:	4638      	mov	r0, r7
 8011ac6:	f7ff fde7 	bl	8011698 <_Balloc>
 8011aca:	4605      	mov	r5, r0
 8011acc:	b948      	cbnz	r0, 8011ae2 <__lshift+0x3e>
 8011ace:	4602      	mov	r2, r0
 8011ad0:	4b28      	ldr	r3, [pc, #160]	@ (8011b74 <__lshift+0xd0>)
 8011ad2:	4829      	ldr	r0, [pc, #164]	@ (8011b78 <__lshift+0xd4>)
 8011ad4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011ad8:	f000 fd4c 	bl	8012574 <__assert_func>
 8011adc:	3101      	adds	r1, #1
 8011ade:	005b      	lsls	r3, r3, #1
 8011ae0:	e7ee      	b.n	8011ac0 <__lshift+0x1c>
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	f100 0114 	add.w	r1, r0, #20
 8011ae8:	f100 0210 	add.w	r2, r0, #16
 8011aec:	4618      	mov	r0, r3
 8011aee:	4553      	cmp	r3, sl
 8011af0:	db33      	blt.n	8011b5a <__lshift+0xb6>
 8011af2:	6920      	ldr	r0, [r4, #16]
 8011af4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011af8:	f104 0314 	add.w	r3, r4, #20
 8011afc:	f019 091f 	ands.w	r9, r9, #31
 8011b00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011b04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011b08:	d02b      	beq.n	8011b62 <__lshift+0xbe>
 8011b0a:	f1c9 0e20 	rsb	lr, r9, #32
 8011b0e:	468a      	mov	sl, r1
 8011b10:	2200      	movs	r2, #0
 8011b12:	6818      	ldr	r0, [r3, #0]
 8011b14:	fa00 f009 	lsl.w	r0, r0, r9
 8011b18:	4310      	orrs	r0, r2
 8011b1a:	f84a 0b04 	str.w	r0, [sl], #4
 8011b1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b22:	459c      	cmp	ip, r3
 8011b24:	fa22 f20e 	lsr.w	r2, r2, lr
 8011b28:	d8f3      	bhi.n	8011b12 <__lshift+0x6e>
 8011b2a:	ebac 0304 	sub.w	r3, ip, r4
 8011b2e:	3b15      	subs	r3, #21
 8011b30:	f023 0303 	bic.w	r3, r3, #3
 8011b34:	3304      	adds	r3, #4
 8011b36:	f104 0015 	add.w	r0, r4, #21
 8011b3a:	4560      	cmp	r0, ip
 8011b3c:	bf88      	it	hi
 8011b3e:	2304      	movhi	r3, #4
 8011b40:	50ca      	str	r2, [r1, r3]
 8011b42:	b10a      	cbz	r2, 8011b48 <__lshift+0xa4>
 8011b44:	f108 0602 	add.w	r6, r8, #2
 8011b48:	3e01      	subs	r6, #1
 8011b4a:	4638      	mov	r0, r7
 8011b4c:	612e      	str	r6, [r5, #16]
 8011b4e:	4621      	mov	r1, r4
 8011b50:	f7ff fde2 	bl	8011718 <_Bfree>
 8011b54:	4628      	mov	r0, r5
 8011b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8011b5e:	3301      	adds	r3, #1
 8011b60:	e7c5      	b.n	8011aee <__lshift+0x4a>
 8011b62:	3904      	subs	r1, #4
 8011b64:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b68:	f841 2f04 	str.w	r2, [r1, #4]!
 8011b6c:	459c      	cmp	ip, r3
 8011b6e:	d8f9      	bhi.n	8011b64 <__lshift+0xc0>
 8011b70:	e7ea      	b.n	8011b48 <__lshift+0xa4>
 8011b72:	bf00      	nop
 8011b74:	0801375c 	.word	0x0801375c
 8011b78:	0801376d 	.word	0x0801376d

08011b7c <__mcmp>:
 8011b7c:	690a      	ldr	r2, [r1, #16]
 8011b7e:	4603      	mov	r3, r0
 8011b80:	6900      	ldr	r0, [r0, #16]
 8011b82:	1a80      	subs	r0, r0, r2
 8011b84:	b530      	push	{r4, r5, lr}
 8011b86:	d10e      	bne.n	8011ba6 <__mcmp+0x2a>
 8011b88:	3314      	adds	r3, #20
 8011b8a:	3114      	adds	r1, #20
 8011b8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011b90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011b94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011b98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011b9c:	4295      	cmp	r5, r2
 8011b9e:	d003      	beq.n	8011ba8 <__mcmp+0x2c>
 8011ba0:	d205      	bcs.n	8011bae <__mcmp+0x32>
 8011ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8011ba6:	bd30      	pop	{r4, r5, pc}
 8011ba8:	42a3      	cmp	r3, r4
 8011baa:	d3f3      	bcc.n	8011b94 <__mcmp+0x18>
 8011bac:	e7fb      	b.n	8011ba6 <__mcmp+0x2a>
 8011bae:	2001      	movs	r0, #1
 8011bb0:	e7f9      	b.n	8011ba6 <__mcmp+0x2a>
	...

08011bb4 <__mdiff>:
 8011bb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bb8:	4689      	mov	r9, r1
 8011bba:	4606      	mov	r6, r0
 8011bbc:	4611      	mov	r1, r2
 8011bbe:	4648      	mov	r0, r9
 8011bc0:	4614      	mov	r4, r2
 8011bc2:	f7ff ffdb 	bl	8011b7c <__mcmp>
 8011bc6:	1e05      	subs	r5, r0, #0
 8011bc8:	d112      	bne.n	8011bf0 <__mdiff+0x3c>
 8011bca:	4629      	mov	r1, r5
 8011bcc:	4630      	mov	r0, r6
 8011bce:	f7ff fd63 	bl	8011698 <_Balloc>
 8011bd2:	4602      	mov	r2, r0
 8011bd4:	b928      	cbnz	r0, 8011be2 <__mdiff+0x2e>
 8011bd6:	4b3f      	ldr	r3, [pc, #252]	@ (8011cd4 <__mdiff+0x120>)
 8011bd8:	f240 2137 	movw	r1, #567	@ 0x237
 8011bdc:	483e      	ldr	r0, [pc, #248]	@ (8011cd8 <__mdiff+0x124>)
 8011bde:	f000 fcc9 	bl	8012574 <__assert_func>
 8011be2:	2301      	movs	r3, #1
 8011be4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011be8:	4610      	mov	r0, r2
 8011bea:	b003      	add	sp, #12
 8011bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bf0:	bfbc      	itt	lt
 8011bf2:	464b      	movlt	r3, r9
 8011bf4:	46a1      	movlt	r9, r4
 8011bf6:	4630      	mov	r0, r6
 8011bf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011bfc:	bfba      	itte	lt
 8011bfe:	461c      	movlt	r4, r3
 8011c00:	2501      	movlt	r5, #1
 8011c02:	2500      	movge	r5, #0
 8011c04:	f7ff fd48 	bl	8011698 <_Balloc>
 8011c08:	4602      	mov	r2, r0
 8011c0a:	b918      	cbnz	r0, 8011c14 <__mdiff+0x60>
 8011c0c:	4b31      	ldr	r3, [pc, #196]	@ (8011cd4 <__mdiff+0x120>)
 8011c0e:	f240 2145 	movw	r1, #581	@ 0x245
 8011c12:	e7e3      	b.n	8011bdc <__mdiff+0x28>
 8011c14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011c18:	6926      	ldr	r6, [r4, #16]
 8011c1a:	60c5      	str	r5, [r0, #12]
 8011c1c:	f109 0310 	add.w	r3, r9, #16
 8011c20:	f109 0514 	add.w	r5, r9, #20
 8011c24:	f104 0e14 	add.w	lr, r4, #20
 8011c28:	f100 0b14 	add.w	fp, r0, #20
 8011c2c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011c30:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011c34:	9301      	str	r3, [sp, #4]
 8011c36:	46d9      	mov	r9, fp
 8011c38:	f04f 0c00 	mov.w	ip, #0
 8011c3c:	9b01      	ldr	r3, [sp, #4]
 8011c3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011c42:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011c46:	9301      	str	r3, [sp, #4]
 8011c48:	fa1f f38a 	uxth.w	r3, sl
 8011c4c:	4619      	mov	r1, r3
 8011c4e:	b283      	uxth	r3, r0
 8011c50:	1acb      	subs	r3, r1, r3
 8011c52:	0c00      	lsrs	r0, r0, #16
 8011c54:	4463      	add	r3, ip
 8011c56:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011c5a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011c5e:	b29b      	uxth	r3, r3
 8011c60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011c64:	4576      	cmp	r6, lr
 8011c66:	f849 3b04 	str.w	r3, [r9], #4
 8011c6a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011c6e:	d8e5      	bhi.n	8011c3c <__mdiff+0x88>
 8011c70:	1b33      	subs	r3, r6, r4
 8011c72:	3b15      	subs	r3, #21
 8011c74:	f023 0303 	bic.w	r3, r3, #3
 8011c78:	3415      	adds	r4, #21
 8011c7a:	3304      	adds	r3, #4
 8011c7c:	42a6      	cmp	r6, r4
 8011c7e:	bf38      	it	cc
 8011c80:	2304      	movcc	r3, #4
 8011c82:	441d      	add	r5, r3
 8011c84:	445b      	add	r3, fp
 8011c86:	461e      	mov	r6, r3
 8011c88:	462c      	mov	r4, r5
 8011c8a:	4544      	cmp	r4, r8
 8011c8c:	d30e      	bcc.n	8011cac <__mdiff+0xf8>
 8011c8e:	f108 0103 	add.w	r1, r8, #3
 8011c92:	1b49      	subs	r1, r1, r5
 8011c94:	f021 0103 	bic.w	r1, r1, #3
 8011c98:	3d03      	subs	r5, #3
 8011c9a:	45a8      	cmp	r8, r5
 8011c9c:	bf38      	it	cc
 8011c9e:	2100      	movcc	r1, #0
 8011ca0:	440b      	add	r3, r1
 8011ca2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011ca6:	b191      	cbz	r1, 8011cce <__mdiff+0x11a>
 8011ca8:	6117      	str	r7, [r2, #16]
 8011caa:	e79d      	b.n	8011be8 <__mdiff+0x34>
 8011cac:	f854 1b04 	ldr.w	r1, [r4], #4
 8011cb0:	46e6      	mov	lr, ip
 8011cb2:	0c08      	lsrs	r0, r1, #16
 8011cb4:	fa1c fc81 	uxtah	ip, ip, r1
 8011cb8:	4471      	add	r1, lr
 8011cba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011cbe:	b289      	uxth	r1, r1
 8011cc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011cc4:	f846 1b04 	str.w	r1, [r6], #4
 8011cc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011ccc:	e7dd      	b.n	8011c8a <__mdiff+0xd6>
 8011cce:	3f01      	subs	r7, #1
 8011cd0:	e7e7      	b.n	8011ca2 <__mdiff+0xee>
 8011cd2:	bf00      	nop
 8011cd4:	0801375c 	.word	0x0801375c
 8011cd8:	0801376d 	.word	0x0801376d

08011cdc <__d2b>:
 8011cdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011ce0:	460f      	mov	r7, r1
 8011ce2:	2101      	movs	r1, #1
 8011ce4:	ec59 8b10 	vmov	r8, r9, d0
 8011ce8:	4616      	mov	r6, r2
 8011cea:	f7ff fcd5 	bl	8011698 <_Balloc>
 8011cee:	4604      	mov	r4, r0
 8011cf0:	b930      	cbnz	r0, 8011d00 <__d2b+0x24>
 8011cf2:	4602      	mov	r2, r0
 8011cf4:	4b23      	ldr	r3, [pc, #140]	@ (8011d84 <__d2b+0xa8>)
 8011cf6:	4824      	ldr	r0, [pc, #144]	@ (8011d88 <__d2b+0xac>)
 8011cf8:	f240 310f 	movw	r1, #783	@ 0x30f
 8011cfc:	f000 fc3a 	bl	8012574 <__assert_func>
 8011d00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011d04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011d08:	b10d      	cbz	r5, 8011d0e <__d2b+0x32>
 8011d0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011d0e:	9301      	str	r3, [sp, #4]
 8011d10:	f1b8 0300 	subs.w	r3, r8, #0
 8011d14:	d023      	beq.n	8011d5e <__d2b+0x82>
 8011d16:	4668      	mov	r0, sp
 8011d18:	9300      	str	r3, [sp, #0]
 8011d1a:	f7ff fd84 	bl	8011826 <__lo0bits>
 8011d1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011d22:	b1d0      	cbz	r0, 8011d5a <__d2b+0x7e>
 8011d24:	f1c0 0320 	rsb	r3, r0, #32
 8011d28:	fa02 f303 	lsl.w	r3, r2, r3
 8011d2c:	430b      	orrs	r3, r1
 8011d2e:	40c2      	lsrs	r2, r0
 8011d30:	6163      	str	r3, [r4, #20]
 8011d32:	9201      	str	r2, [sp, #4]
 8011d34:	9b01      	ldr	r3, [sp, #4]
 8011d36:	61a3      	str	r3, [r4, #24]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	bf0c      	ite	eq
 8011d3c:	2201      	moveq	r2, #1
 8011d3e:	2202      	movne	r2, #2
 8011d40:	6122      	str	r2, [r4, #16]
 8011d42:	b1a5      	cbz	r5, 8011d6e <__d2b+0x92>
 8011d44:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011d48:	4405      	add	r5, r0
 8011d4a:	603d      	str	r5, [r7, #0]
 8011d4c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011d50:	6030      	str	r0, [r6, #0]
 8011d52:	4620      	mov	r0, r4
 8011d54:	b003      	add	sp, #12
 8011d56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d5a:	6161      	str	r1, [r4, #20]
 8011d5c:	e7ea      	b.n	8011d34 <__d2b+0x58>
 8011d5e:	a801      	add	r0, sp, #4
 8011d60:	f7ff fd61 	bl	8011826 <__lo0bits>
 8011d64:	9b01      	ldr	r3, [sp, #4]
 8011d66:	6163      	str	r3, [r4, #20]
 8011d68:	3020      	adds	r0, #32
 8011d6a:	2201      	movs	r2, #1
 8011d6c:	e7e8      	b.n	8011d40 <__d2b+0x64>
 8011d6e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011d72:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011d76:	6038      	str	r0, [r7, #0]
 8011d78:	6918      	ldr	r0, [r3, #16]
 8011d7a:	f7ff fd35 	bl	80117e8 <__hi0bits>
 8011d7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011d82:	e7e5      	b.n	8011d50 <__d2b+0x74>
 8011d84:	0801375c 	.word	0x0801375c
 8011d88:	0801376d 	.word	0x0801376d

08011d8c <__ssputs_r>:
 8011d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d90:	688e      	ldr	r6, [r1, #8]
 8011d92:	461f      	mov	r7, r3
 8011d94:	42be      	cmp	r6, r7
 8011d96:	680b      	ldr	r3, [r1, #0]
 8011d98:	4682      	mov	sl, r0
 8011d9a:	460c      	mov	r4, r1
 8011d9c:	4690      	mov	r8, r2
 8011d9e:	d82d      	bhi.n	8011dfc <__ssputs_r+0x70>
 8011da0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011da4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011da8:	d026      	beq.n	8011df8 <__ssputs_r+0x6c>
 8011daa:	6965      	ldr	r5, [r4, #20]
 8011dac:	6909      	ldr	r1, [r1, #16]
 8011dae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011db2:	eba3 0901 	sub.w	r9, r3, r1
 8011db6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011dba:	1c7b      	adds	r3, r7, #1
 8011dbc:	444b      	add	r3, r9
 8011dbe:	106d      	asrs	r5, r5, #1
 8011dc0:	429d      	cmp	r5, r3
 8011dc2:	bf38      	it	cc
 8011dc4:	461d      	movcc	r5, r3
 8011dc6:	0553      	lsls	r3, r2, #21
 8011dc8:	d527      	bpl.n	8011e1a <__ssputs_r+0x8e>
 8011dca:	4629      	mov	r1, r5
 8011dcc:	f7ff fbd8 	bl	8011580 <_malloc_r>
 8011dd0:	4606      	mov	r6, r0
 8011dd2:	b360      	cbz	r0, 8011e2e <__ssputs_r+0xa2>
 8011dd4:	6921      	ldr	r1, [r4, #16]
 8011dd6:	464a      	mov	r2, r9
 8011dd8:	f7fe fcf7 	bl	80107ca <memcpy>
 8011ddc:	89a3      	ldrh	r3, [r4, #12]
 8011dde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011de6:	81a3      	strh	r3, [r4, #12]
 8011de8:	6126      	str	r6, [r4, #16]
 8011dea:	6165      	str	r5, [r4, #20]
 8011dec:	444e      	add	r6, r9
 8011dee:	eba5 0509 	sub.w	r5, r5, r9
 8011df2:	6026      	str	r6, [r4, #0]
 8011df4:	60a5      	str	r5, [r4, #8]
 8011df6:	463e      	mov	r6, r7
 8011df8:	42be      	cmp	r6, r7
 8011dfa:	d900      	bls.n	8011dfe <__ssputs_r+0x72>
 8011dfc:	463e      	mov	r6, r7
 8011dfe:	6820      	ldr	r0, [r4, #0]
 8011e00:	4632      	mov	r2, r6
 8011e02:	4641      	mov	r1, r8
 8011e04:	f000 fb6a 	bl	80124dc <memmove>
 8011e08:	68a3      	ldr	r3, [r4, #8]
 8011e0a:	1b9b      	subs	r3, r3, r6
 8011e0c:	60a3      	str	r3, [r4, #8]
 8011e0e:	6823      	ldr	r3, [r4, #0]
 8011e10:	4433      	add	r3, r6
 8011e12:	6023      	str	r3, [r4, #0]
 8011e14:	2000      	movs	r0, #0
 8011e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e1a:	462a      	mov	r2, r5
 8011e1c:	f000 fbee 	bl	80125fc <_realloc_r>
 8011e20:	4606      	mov	r6, r0
 8011e22:	2800      	cmp	r0, #0
 8011e24:	d1e0      	bne.n	8011de8 <__ssputs_r+0x5c>
 8011e26:	6921      	ldr	r1, [r4, #16]
 8011e28:	4650      	mov	r0, sl
 8011e2a:	f7ff fb35 	bl	8011498 <_free_r>
 8011e2e:	230c      	movs	r3, #12
 8011e30:	f8ca 3000 	str.w	r3, [sl]
 8011e34:	89a3      	ldrh	r3, [r4, #12]
 8011e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e3a:	81a3      	strh	r3, [r4, #12]
 8011e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e40:	e7e9      	b.n	8011e16 <__ssputs_r+0x8a>
	...

08011e44 <_svfiprintf_r>:
 8011e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e48:	4698      	mov	r8, r3
 8011e4a:	898b      	ldrh	r3, [r1, #12]
 8011e4c:	061b      	lsls	r3, r3, #24
 8011e4e:	b09d      	sub	sp, #116	@ 0x74
 8011e50:	4607      	mov	r7, r0
 8011e52:	460d      	mov	r5, r1
 8011e54:	4614      	mov	r4, r2
 8011e56:	d510      	bpl.n	8011e7a <_svfiprintf_r+0x36>
 8011e58:	690b      	ldr	r3, [r1, #16]
 8011e5a:	b973      	cbnz	r3, 8011e7a <_svfiprintf_r+0x36>
 8011e5c:	2140      	movs	r1, #64	@ 0x40
 8011e5e:	f7ff fb8f 	bl	8011580 <_malloc_r>
 8011e62:	6028      	str	r0, [r5, #0]
 8011e64:	6128      	str	r0, [r5, #16]
 8011e66:	b930      	cbnz	r0, 8011e76 <_svfiprintf_r+0x32>
 8011e68:	230c      	movs	r3, #12
 8011e6a:	603b      	str	r3, [r7, #0]
 8011e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e70:	b01d      	add	sp, #116	@ 0x74
 8011e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e76:	2340      	movs	r3, #64	@ 0x40
 8011e78:	616b      	str	r3, [r5, #20]
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e7e:	2320      	movs	r3, #32
 8011e80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011e84:	f8cd 800c 	str.w	r8, [sp, #12]
 8011e88:	2330      	movs	r3, #48	@ 0x30
 8011e8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012028 <_svfiprintf_r+0x1e4>
 8011e8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011e92:	f04f 0901 	mov.w	r9, #1
 8011e96:	4623      	mov	r3, r4
 8011e98:	469a      	mov	sl, r3
 8011e9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011e9e:	b10a      	cbz	r2, 8011ea4 <_svfiprintf_r+0x60>
 8011ea0:	2a25      	cmp	r2, #37	@ 0x25
 8011ea2:	d1f9      	bne.n	8011e98 <_svfiprintf_r+0x54>
 8011ea4:	ebba 0b04 	subs.w	fp, sl, r4
 8011ea8:	d00b      	beq.n	8011ec2 <_svfiprintf_r+0x7e>
 8011eaa:	465b      	mov	r3, fp
 8011eac:	4622      	mov	r2, r4
 8011eae:	4629      	mov	r1, r5
 8011eb0:	4638      	mov	r0, r7
 8011eb2:	f7ff ff6b 	bl	8011d8c <__ssputs_r>
 8011eb6:	3001      	adds	r0, #1
 8011eb8:	f000 80a7 	beq.w	801200a <_svfiprintf_r+0x1c6>
 8011ebc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011ebe:	445a      	add	r2, fp
 8011ec0:	9209      	str	r2, [sp, #36]	@ 0x24
 8011ec2:	f89a 3000 	ldrb.w	r3, [sl]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	f000 809f 	beq.w	801200a <_svfiprintf_r+0x1c6>
 8011ecc:	2300      	movs	r3, #0
 8011ece:	f04f 32ff 	mov.w	r2, #4294967295
 8011ed2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ed6:	f10a 0a01 	add.w	sl, sl, #1
 8011eda:	9304      	str	r3, [sp, #16]
 8011edc:	9307      	str	r3, [sp, #28]
 8011ede:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011ee2:	931a      	str	r3, [sp, #104]	@ 0x68
 8011ee4:	4654      	mov	r4, sl
 8011ee6:	2205      	movs	r2, #5
 8011ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011eec:	484e      	ldr	r0, [pc, #312]	@ (8012028 <_svfiprintf_r+0x1e4>)
 8011eee:	f7ee f98f 	bl	8000210 <memchr>
 8011ef2:	9a04      	ldr	r2, [sp, #16]
 8011ef4:	b9d8      	cbnz	r0, 8011f2e <_svfiprintf_r+0xea>
 8011ef6:	06d0      	lsls	r0, r2, #27
 8011ef8:	bf44      	itt	mi
 8011efa:	2320      	movmi	r3, #32
 8011efc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f00:	0711      	lsls	r1, r2, #28
 8011f02:	bf44      	itt	mi
 8011f04:	232b      	movmi	r3, #43	@ 0x2b
 8011f06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f0a:	f89a 3000 	ldrb.w	r3, [sl]
 8011f0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f10:	d015      	beq.n	8011f3e <_svfiprintf_r+0xfa>
 8011f12:	9a07      	ldr	r2, [sp, #28]
 8011f14:	4654      	mov	r4, sl
 8011f16:	2000      	movs	r0, #0
 8011f18:	f04f 0c0a 	mov.w	ip, #10
 8011f1c:	4621      	mov	r1, r4
 8011f1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011f22:	3b30      	subs	r3, #48	@ 0x30
 8011f24:	2b09      	cmp	r3, #9
 8011f26:	d94b      	bls.n	8011fc0 <_svfiprintf_r+0x17c>
 8011f28:	b1b0      	cbz	r0, 8011f58 <_svfiprintf_r+0x114>
 8011f2a:	9207      	str	r2, [sp, #28]
 8011f2c:	e014      	b.n	8011f58 <_svfiprintf_r+0x114>
 8011f2e:	eba0 0308 	sub.w	r3, r0, r8
 8011f32:	fa09 f303 	lsl.w	r3, r9, r3
 8011f36:	4313      	orrs	r3, r2
 8011f38:	9304      	str	r3, [sp, #16]
 8011f3a:	46a2      	mov	sl, r4
 8011f3c:	e7d2      	b.n	8011ee4 <_svfiprintf_r+0xa0>
 8011f3e:	9b03      	ldr	r3, [sp, #12]
 8011f40:	1d19      	adds	r1, r3, #4
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	9103      	str	r1, [sp, #12]
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	bfbb      	ittet	lt
 8011f4a:	425b      	neglt	r3, r3
 8011f4c:	f042 0202 	orrlt.w	r2, r2, #2
 8011f50:	9307      	strge	r3, [sp, #28]
 8011f52:	9307      	strlt	r3, [sp, #28]
 8011f54:	bfb8      	it	lt
 8011f56:	9204      	strlt	r2, [sp, #16]
 8011f58:	7823      	ldrb	r3, [r4, #0]
 8011f5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8011f5c:	d10a      	bne.n	8011f74 <_svfiprintf_r+0x130>
 8011f5e:	7863      	ldrb	r3, [r4, #1]
 8011f60:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f62:	d132      	bne.n	8011fca <_svfiprintf_r+0x186>
 8011f64:	9b03      	ldr	r3, [sp, #12]
 8011f66:	1d1a      	adds	r2, r3, #4
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	9203      	str	r2, [sp, #12]
 8011f6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011f70:	3402      	adds	r4, #2
 8011f72:	9305      	str	r3, [sp, #20]
 8011f74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012038 <_svfiprintf_r+0x1f4>
 8011f78:	7821      	ldrb	r1, [r4, #0]
 8011f7a:	2203      	movs	r2, #3
 8011f7c:	4650      	mov	r0, sl
 8011f7e:	f7ee f947 	bl	8000210 <memchr>
 8011f82:	b138      	cbz	r0, 8011f94 <_svfiprintf_r+0x150>
 8011f84:	9b04      	ldr	r3, [sp, #16]
 8011f86:	eba0 000a 	sub.w	r0, r0, sl
 8011f8a:	2240      	movs	r2, #64	@ 0x40
 8011f8c:	4082      	lsls	r2, r0
 8011f8e:	4313      	orrs	r3, r2
 8011f90:	3401      	adds	r4, #1
 8011f92:	9304      	str	r3, [sp, #16]
 8011f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f98:	4824      	ldr	r0, [pc, #144]	@ (801202c <_svfiprintf_r+0x1e8>)
 8011f9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011f9e:	2206      	movs	r2, #6
 8011fa0:	f7ee f936 	bl	8000210 <memchr>
 8011fa4:	2800      	cmp	r0, #0
 8011fa6:	d036      	beq.n	8012016 <_svfiprintf_r+0x1d2>
 8011fa8:	4b21      	ldr	r3, [pc, #132]	@ (8012030 <_svfiprintf_r+0x1ec>)
 8011faa:	bb1b      	cbnz	r3, 8011ff4 <_svfiprintf_r+0x1b0>
 8011fac:	9b03      	ldr	r3, [sp, #12]
 8011fae:	3307      	adds	r3, #7
 8011fb0:	f023 0307 	bic.w	r3, r3, #7
 8011fb4:	3308      	adds	r3, #8
 8011fb6:	9303      	str	r3, [sp, #12]
 8011fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011fba:	4433      	add	r3, r6
 8011fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8011fbe:	e76a      	b.n	8011e96 <_svfiprintf_r+0x52>
 8011fc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8011fc4:	460c      	mov	r4, r1
 8011fc6:	2001      	movs	r0, #1
 8011fc8:	e7a8      	b.n	8011f1c <_svfiprintf_r+0xd8>
 8011fca:	2300      	movs	r3, #0
 8011fcc:	3401      	adds	r4, #1
 8011fce:	9305      	str	r3, [sp, #20]
 8011fd0:	4619      	mov	r1, r3
 8011fd2:	f04f 0c0a 	mov.w	ip, #10
 8011fd6:	4620      	mov	r0, r4
 8011fd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011fdc:	3a30      	subs	r2, #48	@ 0x30
 8011fde:	2a09      	cmp	r2, #9
 8011fe0:	d903      	bls.n	8011fea <_svfiprintf_r+0x1a6>
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d0c6      	beq.n	8011f74 <_svfiprintf_r+0x130>
 8011fe6:	9105      	str	r1, [sp, #20]
 8011fe8:	e7c4      	b.n	8011f74 <_svfiprintf_r+0x130>
 8011fea:	fb0c 2101 	mla	r1, ip, r1, r2
 8011fee:	4604      	mov	r4, r0
 8011ff0:	2301      	movs	r3, #1
 8011ff2:	e7f0      	b.n	8011fd6 <_svfiprintf_r+0x192>
 8011ff4:	ab03      	add	r3, sp, #12
 8011ff6:	9300      	str	r3, [sp, #0]
 8011ff8:	462a      	mov	r2, r5
 8011ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8012034 <_svfiprintf_r+0x1f0>)
 8011ffc:	a904      	add	r1, sp, #16
 8011ffe:	4638      	mov	r0, r7
 8012000:	f7fd fd10 	bl	800fa24 <_printf_float>
 8012004:	1c42      	adds	r2, r0, #1
 8012006:	4606      	mov	r6, r0
 8012008:	d1d6      	bne.n	8011fb8 <_svfiprintf_r+0x174>
 801200a:	89ab      	ldrh	r3, [r5, #12]
 801200c:	065b      	lsls	r3, r3, #25
 801200e:	f53f af2d 	bmi.w	8011e6c <_svfiprintf_r+0x28>
 8012012:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012014:	e72c      	b.n	8011e70 <_svfiprintf_r+0x2c>
 8012016:	ab03      	add	r3, sp, #12
 8012018:	9300      	str	r3, [sp, #0]
 801201a:	462a      	mov	r2, r5
 801201c:	4b05      	ldr	r3, [pc, #20]	@ (8012034 <_svfiprintf_r+0x1f0>)
 801201e:	a904      	add	r1, sp, #16
 8012020:	4638      	mov	r0, r7
 8012022:	f7fd ff97 	bl	800ff54 <_printf_i>
 8012026:	e7ed      	b.n	8012004 <_svfiprintf_r+0x1c0>
 8012028:	080137c6 	.word	0x080137c6
 801202c:	080137d0 	.word	0x080137d0
 8012030:	0800fa25 	.word	0x0800fa25
 8012034:	08011d8d 	.word	0x08011d8d
 8012038:	080137cc 	.word	0x080137cc

0801203c <__sfputc_r>:
 801203c:	6893      	ldr	r3, [r2, #8]
 801203e:	3b01      	subs	r3, #1
 8012040:	2b00      	cmp	r3, #0
 8012042:	b410      	push	{r4}
 8012044:	6093      	str	r3, [r2, #8]
 8012046:	da08      	bge.n	801205a <__sfputc_r+0x1e>
 8012048:	6994      	ldr	r4, [r2, #24]
 801204a:	42a3      	cmp	r3, r4
 801204c:	db01      	blt.n	8012052 <__sfputc_r+0x16>
 801204e:	290a      	cmp	r1, #10
 8012050:	d103      	bne.n	801205a <__sfputc_r+0x1e>
 8012052:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012056:	f7fe ba46 	b.w	80104e6 <__swbuf_r>
 801205a:	6813      	ldr	r3, [r2, #0]
 801205c:	1c58      	adds	r0, r3, #1
 801205e:	6010      	str	r0, [r2, #0]
 8012060:	7019      	strb	r1, [r3, #0]
 8012062:	4608      	mov	r0, r1
 8012064:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012068:	4770      	bx	lr

0801206a <__sfputs_r>:
 801206a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801206c:	4606      	mov	r6, r0
 801206e:	460f      	mov	r7, r1
 8012070:	4614      	mov	r4, r2
 8012072:	18d5      	adds	r5, r2, r3
 8012074:	42ac      	cmp	r4, r5
 8012076:	d101      	bne.n	801207c <__sfputs_r+0x12>
 8012078:	2000      	movs	r0, #0
 801207a:	e007      	b.n	801208c <__sfputs_r+0x22>
 801207c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012080:	463a      	mov	r2, r7
 8012082:	4630      	mov	r0, r6
 8012084:	f7ff ffda 	bl	801203c <__sfputc_r>
 8012088:	1c43      	adds	r3, r0, #1
 801208a:	d1f3      	bne.n	8012074 <__sfputs_r+0xa>
 801208c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012090 <_vfiprintf_r>:
 8012090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012094:	460d      	mov	r5, r1
 8012096:	b09d      	sub	sp, #116	@ 0x74
 8012098:	4614      	mov	r4, r2
 801209a:	4698      	mov	r8, r3
 801209c:	4606      	mov	r6, r0
 801209e:	b118      	cbz	r0, 80120a8 <_vfiprintf_r+0x18>
 80120a0:	6a03      	ldr	r3, [r0, #32]
 80120a2:	b90b      	cbnz	r3, 80120a8 <_vfiprintf_r+0x18>
 80120a4:	f7fe f900 	bl	80102a8 <__sinit>
 80120a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120aa:	07d9      	lsls	r1, r3, #31
 80120ac:	d405      	bmi.n	80120ba <_vfiprintf_r+0x2a>
 80120ae:	89ab      	ldrh	r3, [r5, #12]
 80120b0:	059a      	lsls	r2, r3, #22
 80120b2:	d402      	bmi.n	80120ba <_vfiprintf_r+0x2a>
 80120b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120b6:	f7fe fb86 	bl	80107c6 <__retarget_lock_acquire_recursive>
 80120ba:	89ab      	ldrh	r3, [r5, #12]
 80120bc:	071b      	lsls	r3, r3, #28
 80120be:	d501      	bpl.n	80120c4 <_vfiprintf_r+0x34>
 80120c0:	692b      	ldr	r3, [r5, #16]
 80120c2:	b99b      	cbnz	r3, 80120ec <_vfiprintf_r+0x5c>
 80120c4:	4629      	mov	r1, r5
 80120c6:	4630      	mov	r0, r6
 80120c8:	f7fe fa4c 	bl	8010564 <__swsetup_r>
 80120cc:	b170      	cbz	r0, 80120ec <_vfiprintf_r+0x5c>
 80120ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80120d0:	07dc      	lsls	r4, r3, #31
 80120d2:	d504      	bpl.n	80120de <_vfiprintf_r+0x4e>
 80120d4:	f04f 30ff 	mov.w	r0, #4294967295
 80120d8:	b01d      	add	sp, #116	@ 0x74
 80120da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120de:	89ab      	ldrh	r3, [r5, #12]
 80120e0:	0598      	lsls	r0, r3, #22
 80120e2:	d4f7      	bmi.n	80120d4 <_vfiprintf_r+0x44>
 80120e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80120e6:	f7fe fb6f 	bl	80107c8 <__retarget_lock_release_recursive>
 80120ea:	e7f3      	b.n	80120d4 <_vfiprintf_r+0x44>
 80120ec:	2300      	movs	r3, #0
 80120ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80120f0:	2320      	movs	r3, #32
 80120f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80120f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80120fa:	2330      	movs	r3, #48	@ 0x30
 80120fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80122ac <_vfiprintf_r+0x21c>
 8012100:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012104:	f04f 0901 	mov.w	r9, #1
 8012108:	4623      	mov	r3, r4
 801210a:	469a      	mov	sl, r3
 801210c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012110:	b10a      	cbz	r2, 8012116 <_vfiprintf_r+0x86>
 8012112:	2a25      	cmp	r2, #37	@ 0x25
 8012114:	d1f9      	bne.n	801210a <_vfiprintf_r+0x7a>
 8012116:	ebba 0b04 	subs.w	fp, sl, r4
 801211a:	d00b      	beq.n	8012134 <_vfiprintf_r+0xa4>
 801211c:	465b      	mov	r3, fp
 801211e:	4622      	mov	r2, r4
 8012120:	4629      	mov	r1, r5
 8012122:	4630      	mov	r0, r6
 8012124:	f7ff ffa1 	bl	801206a <__sfputs_r>
 8012128:	3001      	adds	r0, #1
 801212a:	f000 80a7 	beq.w	801227c <_vfiprintf_r+0x1ec>
 801212e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012130:	445a      	add	r2, fp
 8012132:	9209      	str	r2, [sp, #36]	@ 0x24
 8012134:	f89a 3000 	ldrb.w	r3, [sl]
 8012138:	2b00      	cmp	r3, #0
 801213a:	f000 809f 	beq.w	801227c <_vfiprintf_r+0x1ec>
 801213e:	2300      	movs	r3, #0
 8012140:	f04f 32ff 	mov.w	r2, #4294967295
 8012144:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012148:	f10a 0a01 	add.w	sl, sl, #1
 801214c:	9304      	str	r3, [sp, #16]
 801214e:	9307      	str	r3, [sp, #28]
 8012150:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012154:	931a      	str	r3, [sp, #104]	@ 0x68
 8012156:	4654      	mov	r4, sl
 8012158:	2205      	movs	r2, #5
 801215a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801215e:	4853      	ldr	r0, [pc, #332]	@ (80122ac <_vfiprintf_r+0x21c>)
 8012160:	f7ee f856 	bl	8000210 <memchr>
 8012164:	9a04      	ldr	r2, [sp, #16]
 8012166:	b9d8      	cbnz	r0, 80121a0 <_vfiprintf_r+0x110>
 8012168:	06d1      	lsls	r1, r2, #27
 801216a:	bf44      	itt	mi
 801216c:	2320      	movmi	r3, #32
 801216e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012172:	0713      	lsls	r3, r2, #28
 8012174:	bf44      	itt	mi
 8012176:	232b      	movmi	r3, #43	@ 0x2b
 8012178:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801217c:	f89a 3000 	ldrb.w	r3, [sl]
 8012180:	2b2a      	cmp	r3, #42	@ 0x2a
 8012182:	d015      	beq.n	80121b0 <_vfiprintf_r+0x120>
 8012184:	9a07      	ldr	r2, [sp, #28]
 8012186:	4654      	mov	r4, sl
 8012188:	2000      	movs	r0, #0
 801218a:	f04f 0c0a 	mov.w	ip, #10
 801218e:	4621      	mov	r1, r4
 8012190:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012194:	3b30      	subs	r3, #48	@ 0x30
 8012196:	2b09      	cmp	r3, #9
 8012198:	d94b      	bls.n	8012232 <_vfiprintf_r+0x1a2>
 801219a:	b1b0      	cbz	r0, 80121ca <_vfiprintf_r+0x13a>
 801219c:	9207      	str	r2, [sp, #28]
 801219e:	e014      	b.n	80121ca <_vfiprintf_r+0x13a>
 80121a0:	eba0 0308 	sub.w	r3, r0, r8
 80121a4:	fa09 f303 	lsl.w	r3, r9, r3
 80121a8:	4313      	orrs	r3, r2
 80121aa:	9304      	str	r3, [sp, #16]
 80121ac:	46a2      	mov	sl, r4
 80121ae:	e7d2      	b.n	8012156 <_vfiprintf_r+0xc6>
 80121b0:	9b03      	ldr	r3, [sp, #12]
 80121b2:	1d19      	adds	r1, r3, #4
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	9103      	str	r1, [sp, #12]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	bfbb      	ittet	lt
 80121bc:	425b      	neglt	r3, r3
 80121be:	f042 0202 	orrlt.w	r2, r2, #2
 80121c2:	9307      	strge	r3, [sp, #28]
 80121c4:	9307      	strlt	r3, [sp, #28]
 80121c6:	bfb8      	it	lt
 80121c8:	9204      	strlt	r2, [sp, #16]
 80121ca:	7823      	ldrb	r3, [r4, #0]
 80121cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80121ce:	d10a      	bne.n	80121e6 <_vfiprintf_r+0x156>
 80121d0:	7863      	ldrb	r3, [r4, #1]
 80121d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80121d4:	d132      	bne.n	801223c <_vfiprintf_r+0x1ac>
 80121d6:	9b03      	ldr	r3, [sp, #12]
 80121d8:	1d1a      	adds	r2, r3, #4
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	9203      	str	r2, [sp, #12]
 80121de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80121e2:	3402      	adds	r4, #2
 80121e4:	9305      	str	r3, [sp, #20]
 80121e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80122bc <_vfiprintf_r+0x22c>
 80121ea:	7821      	ldrb	r1, [r4, #0]
 80121ec:	2203      	movs	r2, #3
 80121ee:	4650      	mov	r0, sl
 80121f0:	f7ee f80e 	bl	8000210 <memchr>
 80121f4:	b138      	cbz	r0, 8012206 <_vfiprintf_r+0x176>
 80121f6:	9b04      	ldr	r3, [sp, #16]
 80121f8:	eba0 000a 	sub.w	r0, r0, sl
 80121fc:	2240      	movs	r2, #64	@ 0x40
 80121fe:	4082      	lsls	r2, r0
 8012200:	4313      	orrs	r3, r2
 8012202:	3401      	adds	r4, #1
 8012204:	9304      	str	r3, [sp, #16]
 8012206:	f814 1b01 	ldrb.w	r1, [r4], #1
 801220a:	4829      	ldr	r0, [pc, #164]	@ (80122b0 <_vfiprintf_r+0x220>)
 801220c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012210:	2206      	movs	r2, #6
 8012212:	f7ed fffd 	bl	8000210 <memchr>
 8012216:	2800      	cmp	r0, #0
 8012218:	d03f      	beq.n	801229a <_vfiprintf_r+0x20a>
 801221a:	4b26      	ldr	r3, [pc, #152]	@ (80122b4 <_vfiprintf_r+0x224>)
 801221c:	bb1b      	cbnz	r3, 8012266 <_vfiprintf_r+0x1d6>
 801221e:	9b03      	ldr	r3, [sp, #12]
 8012220:	3307      	adds	r3, #7
 8012222:	f023 0307 	bic.w	r3, r3, #7
 8012226:	3308      	adds	r3, #8
 8012228:	9303      	str	r3, [sp, #12]
 801222a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801222c:	443b      	add	r3, r7
 801222e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012230:	e76a      	b.n	8012108 <_vfiprintf_r+0x78>
 8012232:	fb0c 3202 	mla	r2, ip, r2, r3
 8012236:	460c      	mov	r4, r1
 8012238:	2001      	movs	r0, #1
 801223a:	e7a8      	b.n	801218e <_vfiprintf_r+0xfe>
 801223c:	2300      	movs	r3, #0
 801223e:	3401      	adds	r4, #1
 8012240:	9305      	str	r3, [sp, #20]
 8012242:	4619      	mov	r1, r3
 8012244:	f04f 0c0a 	mov.w	ip, #10
 8012248:	4620      	mov	r0, r4
 801224a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801224e:	3a30      	subs	r2, #48	@ 0x30
 8012250:	2a09      	cmp	r2, #9
 8012252:	d903      	bls.n	801225c <_vfiprintf_r+0x1cc>
 8012254:	2b00      	cmp	r3, #0
 8012256:	d0c6      	beq.n	80121e6 <_vfiprintf_r+0x156>
 8012258:	9105      	str	r1, [sp, #20]
 801225a:	e7c4      	b.n	80121e6 <_vfiprintf_r+0x156>
 801225c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012260:	4604      	mov	r4, r0
 8012262:	2301      	movs	r3, #1
 8012264:	e7f0      	b.n	8012248 <_vfiprintf_r+0x1b8>
 8012266:	ab03      	add	r3, sp, #12
 8012268:	9300      	str	r3, [sp, #0]
 801226a:	462a      	mov	r2, r5
 801226c:	4b12      	ldr	r3, [pc, #72]	@ (80122b8 <_vfiprintf_r+0x228>)
 801226e:	a904      	add	r1, sp, #16
 8012270:	4630      	mov	r0, r6
 8012272:	f7fd fbd7 	bl	800fa24 <_printf_float>
 8012276:	4607      	mov	r7, r0
 8012278:	1c78      	adds	r0, r7, #1
 801227a:	d1d6      	bne.n	801222a <_vfiprintf_r+0x19a>
 801227c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801227e:	07d9      	lsls	r1, r3, #31
 8012280:	d405      	bmi.n	801228e <_vfiprintf_r+0x1fe>
 8012282:	89ab      	ldrh	r3, [r5, #12]
 8012284:	059a      	lsls	r2, r3, #22
 8012286:	d402      	bmi.n	801228e <_vfiprintf_r+0x1fe>
 8012288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801228a:	f7fe fa9d 	bl	80107c8 <__retarget_lock_release_recursive>
 801228e:	89ab      	ldrh	r3, [r5, #12]
 8012290:	065b      	lsls	r3, r3, #25
 8012292:	f53f af1f 	bmi.w	80120d4 <_vfiprintf_r+0x44>
 8012296:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012298:	e71e      	b.n	80120d8 <_vfiprintf_r+0x48>
 801229a:	ab03      	add	r3, sp, #12
 801229c:	9300      	str	r3, [sp, #0]
 801229e:	462a      	mov	r2, r5
 80122a0:	4b05      	ldr	r3, [pc, #20]	@ (80122b8 <_vfiprintf_r+0x228>)
 80122a2:	a904      	add	r1, sp, #16
 80122a4:	4630      	mov	r0, r6
 80122a6:	f7fd fe55 	bl	800ff54 <_printf_i>
 80122aa:	e7e4      	b.n	8012276 <_vfiprintf_r+0x1e6>
 80122ac:	080137c6 	.word	0x080137c6
 80122b0:	080137d0 	.word	0x080137d0
 80122b4:	0800fa25 	.word	0x0800fa25
 80122b8:	0801206b 	.word	0x0801206b
 80122bc:	080137cc 	.word	0x080137cc

080122c0 <__sflush_r>:
 80122c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80122c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122c8:	0716      	lsls	r6, r2, #28
 80122ca:	4605      	mov	r5, r0
 80122cc:	460c      	mov	r4, r1
 80122ce:	d454      	bmi.n	801237a <__sflush_r+0xba>
 80122d0:	684b      	ldr	r3, [r1, #4]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	dc02      	bgt.n	80122dc <__sflush_r+0x1c>
 80122d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80122d8:	2b00      	cmp	r3, #0
 80122da:	dd48      	ble.n	801236e <__sflush_r+0xae>
 80122dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80122de:	2e00      	cmp	r6, #0
 80122e0:	d045      	beq.n	801236e <__sflush_r+0xae>
 80122e2:	2300      	movs	r3, #0
 80122e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80122e8:	682f      	ldr	r7, [r5, #0]
 80122ea:	6a21      	ldr	r1, [r4, #32]
 80122ec:	602b      	str	r3, [r5, #0]
 80122ee:	d030      	beq.n	8012352 <__sflush_r+0x92>
 80122f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80122f2:	89a3      	ldrh	r3, [r4, #12]
 80122f4:	0759      	lsls	r1, r3, #29
 80122f6:	d505      	bpl.n	8012304 <__sflush_r+0x44>
 80122f8:	6863      	ldr	r3, [r4, #4]
 80122fa:	1ad2      	subs	r2, r2, r3
 80122fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80122fe:	b10b      	cbz	r3, 8012304 <__sflush_r+0x44>
 8012300:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012302:	1ad2      	subs	r2, r2, r3
 8012304:	2300      	movs	r3, #0
 8012306:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012308:	6a21      	ldr	r1, [r4, #32]
 801230a:	4628      	mov	r0, r5
 801230c:	47b0      	blx	r6
 801230e:	1c43      	adds	r3, r0, #1
 8012310:	89a3      	ldrh	r3, [r4, #12]
 8012312:	d106      	bne.n	8012322 <__sflush_r+0x62>
 8012314:	6829      	ldr	r1, [r5, #0]
 8012316:	291d      	cmp	r1, #29
 8012318:	d82b      	bhi.n	8012372 <__sflush_r+0xb2>
 801231a:	4a2a      	ldr	r2, [pc, #168]	@ (80123c4 <__sflush_r+0x104>)
 801231c:	40ca      	lsrs	r2, r1
 801231e:	07d6      	lsls	r6, r2, #31
 8012320:	d527      	bpl.n	8012372 <__sflush_r+0xb2>
 8012322:	2200      	movs	r2, #0
 8012324:	6062      	str	r2, [r4, #4]
 8012326:	04d9      	lsls	r1, r3, #19
 8012328:	6922      	ldr	r2, [r4, #16]
 801232a:	6022      	str	r2, [r4, #0]
 801232c:	d504      	bpl.n	8012338 <__sflush_r+0x78>
 801232e:	1c42      	adds	r2, r0, #1
 8012330:	d101      	bne.n	8012336 <__sflush_r+0x76>
 8012332:	682b      	ldr	r3, [r5, #0]
 8012334:	b903      	cbnz	r3, 8012338 <__sflush_r+0x78>
 8012336:	6560      	str	r0, [r4, #84]	@ 0x54
 8012338:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801233a:	602f      	str	r7, [r5, #0]
 801233c:	b1b9      	cbz	r1, 801236e <__sflush_r+0xae>
 801233e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012342:	4299      	cmp	r1, r3
 8012344:	d002      	beq.n	801234c <__sflush_r+0x8c>
 8012346:	4628      	mov	r0, r5
 8012348:	f7ff f8a6 	bl	8011498 <_free_r>
 801234c:	2300      	movs	r3, #0
 801234e:	6363      	str	r3, [r4, #52]	@ 0x34
 8012350:	e00d      	b.n	801236e <__sflush_r+0xae>
 8012352:	2301      	movs	r3, #1
 8012354:	4628      	mov	r0, r5
 8012356:	47b0      	blx	r6
 8012358:	4602      	mov	r2, r0
 801235a:	1c50      	adds	r0, r2, #1
 801235c:	d1c9      	bne.n	80122f2 <__sflush_r+0x32>
 801235e:	682b      	ldr	r3, [r5, #0]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d0c6      	beq.n	80122f2 <__sflush_r+0x32>
 8012364:	2b1d      	cmp	r3, #29
 8012366:	d001      	beq.n	801236c <__sflush_r+0xac>
 8012368:	2b16      	cmp	r3, #22
 801236a:	d11e      	bne.n	80123aa <__sflush_r+0xea>
 801236c:	602f      	str	r7, [r5, #0]
 801236e:	2000      	movs	r0, #0
 8012370:	e022      	b.n	80123b8 <__sflush_r+0xf8>
 8012372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012376:	b21b      	sxth	r3, r3
 8012378:	e01b      	b.n	80123b2 <__sflush_r+0xf2>
 801237a:	690f      	ldr	r7, [r1, #16]
 801237c:	2f00      	cmp	r7, #0
 801237e:	d0f6      	beq.n	801236e <__sflush_r+0xae>
 8012380:	0793      	lsls	r3, r2, #30
 8012382:	680e      	ldr	r6, [r1, #0]
 8012384:	bf08      	it	eq
 8012386:	694b      	ldreq	r3, [r1, #20]
 8012388:	600f      	str	r7, [r1, #0]
 801238a:	bf18      	it	ne
 801238c:	2300      	movne	r3, #0
 801238e:	eba6 0807 	sub.w	r8, r6, r7
 8012392:	608b      	str	r3, [r1, #8]
 8012394:	f1b8 0f00 	cmp.w	r8, #0
 8012398:	dde9      	ble.n	801236e <__sflush_r+0xae>
 801239a:	6a21      	ldr	r1, [r4, #32]
 801239c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801239e:	4643      	mov	r3, r8
 80123a0:	463a      	mov	r2, r7
 80123a2:	4628      	mov	r0, r5
 80123a4:	47b0      	blx	r6
 80123a6:	2800      	cmp	r0, #0
 80123a8:	dc08      	bgt.n	80123bc <__sflush_r+0xfc>
 80123aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80123b2:	81a3      	strh	r3, [r4, #12]
 80123b4:	f04f 30ff 	mov.w	r0, #4294967295
 80123b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123bc:	4407      	add	r7, r0
 80123be:	eba8 0800 	sub.w	r8, r8, r0
 80123c2:	e7e7      	b.n	8012394 <__sflush_r+0xd4>
 80123c4:	20400001 	.word	0x20400001

080123c8 <_fflush_r>:
 80123c8:	b538      	push	{r3, r4, r5, lr}
 80123ca:	690b      	ldr	r3, [r1, #16]
 80123cc:	4605      	mov	r5, r0
 80123ce:	460c      	mov	r4, r1
 80123d0:	b913      	cbnz	r3, 80123d8 <_fflush_r+0x10>
 80123d2:	2500      	movs	r5, #0
 80123d4:	4628      	mov	r0, r5
 80123d6:	bd38      	pop	{r3, r4, r5, pc}
 80123d8:	b118      	cbz	r0, 80123e2 <_fflush_r+0x1a>
 80123da:	6a03      	ldr	r3, [r0, #32]
 80123dc:	b90b      	cbnz	r3, 80123e2 <_fflush_r+0x1a>
 80123de:	f7fd ff63 	bl	80102a8 <__sinit>
 80123e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d0f3      	beq.n	80123d2 <_fflush_r+0xa>
 80123ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80123ec:	07d0      	lsls	r0, r2, #31
 80123ee:	d404      	bmi.n	80123fa <_fflush_r+0x32>
 80123f0:	0599      	lsls	r1, r3, #22
 80123f2:	d402      	bmi.n	80123fa <_fflush_r+0x32>
 80123f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80123f6:	f7fe f9e6 	bl	80107c6 <__retarget_lock_acquire_recursive>
 80123fa:	4628      	mov	r0, r5
 80123fc:	4621      	mov	r1, r4
 80123fe:	f7ff ff5f 	bl	80122c0 <__sflush_r>
 8012402:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012404:	07da      	lsls	r2, r3, #31
 8012406:	4605      	mov	r5, r0
 8012408:	d4e4      	bmi.n	80123d4 <_fflush_r+0xc>
 801240a:	89a3      	ldrh	r3, [r4, #12]
 801240c:	059b      	lsls	r3, r3, #22
 801240e:	d4e1      	bmi.n	80123d4 <_fflush_r+0xc>
 8012410:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012412:	f7fe f9d9 	bl	80107c8 <__retarget_lock_release_recursive>
 8012416:	e7dd      	b.n	80123d4 <_fflush_r+0xc>

08012418 <__swhatbuf_r>:
 8012418:	b570      	push	{r4, r5, r6, lr}
 801241a:	460c      	mov	r4, r1
 801241c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012420:	2900      	cmp	r1, #0
 8012422:	b096      	sub	sp, #88	@ 0x58
 8012424:	4615      	mov	r5, r2
 8012426:	461e      	mov	r6, r3
 8012428:	da0d      	bge.n	8012446 <__swhatbuf_r+0x2e>
 801242a:	89a3      	ldrh	r3, [r4, #12]
 801242c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012430:	f04f 0100 	mov.w	r1, #0
 8012434:	bf14      	ite	ne
 8012436:	2340      	movne	r3, #64	@ 0x40
 8012438:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801243c:	2000      	movs	r0, #0
 801243e:	6031      	str	r1, [r6, #0]
 8012440:	602b      	str	r3, [r5, #0]
 8012442:	b016      	add	sp, #88	@ 0x58
 8012444:	bd70      	pop	{r4, r5, r6, pc}
 8012446:	466a      	mov	r2, sp
 8012448:	f000 f862 	bl	8012510 <_fstat_r>
 801244c:	2800      	cmp	r0, #0
 801244e:	dbec      	blt.n	801242a <__swhatbuf_r+0x12>
 8012450:	9901      	ldr	r1, [sp, #4]
 8012452:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012456:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801245a:	4259      	negs	r1, r3
 801245c:	4159      	adcs	r1, r3
 801245e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012462:	e7eb      	b.n	801243c <__swhatbuf_r+0x24>

08012464 <__smakebuf_r>:
 8012464:	898b      	ldrh	r3, [r1, #12]
 8012466:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012468:	079d      	lsls	r5, r3, #30
 801246a:	4606      	mov	r6, r0
 801246c:	460c      	mov	r4, r1
 801246e:	d507      	bpl.n	8012480 <__smakebuf_r+0x1c>
 8012470:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012474:	6023      	str	r3, [r4, #0]
 8012476:	6123      	str	r3, [r4, #16]
 8012478:	2301      	movs	r3, #1
 801247a:	6163      	str	r3, [r4, #20]
 801247c:	b003      	add	sp, #12
 801247e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012480:	ab01      	add	r3, sp, #4
 8012482:	466a      	mov	r2, sp
 8012484:	f7ff ffc8 	bl	8012418 <__swhatbuf_r>
 8012488:	9f00      	ldr	r7, [sp, #0]
 801248a:	4605      	mov	r5, r0
 801248c:	4639      	mov	r1, r7
 801248e:	4630      	mov	r0, r6
 8012490:	f7ff f876 	bl	8011580 <_malloc_r>
 8012494:	b948      	cbnz	r0, 80124aa <__smakebuf_r+0x46>
 8012496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801249a:	059a      	lsls	r2, r3, #22
 801249c:	d4ee      	bmi.n	801247c <__smakebuf_r+0x18>
 801249e:	f023 0303 	bic.w	r3, r3, #3
 80124a2:	f043 0302 	orr.w	r3, r3, #2
 80124a6:	81a3      	strh	r3, [r4, #12]
 80124a8:	e7e2      	b.n	8012470 <__smakebuf_r+0xc>
 80124aa:	89a3      	ldrh	r3, [r4, #12]
 80124ac:	6020      	str	r0, [r4, #0]
 80124ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80124b2:	81a3      	strh	r3, [r4, #12]
 80124b4:	9b01      	ldr	r3, [sp, #4]
 80124b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80124ba:	b15b      	cbz	r3, 80124d4 <__smakebuf_r+0x70>
 80124bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80124c0:	4630      	mov	r0, r6
 80124c2:	f000 f837 	bl	8012534 <_isatty_r>
 80124c6:	b128      	cbz	r0, 80124d4 <__smakebuf_r+0x70>
 80124c8:	89a3      	ldrh	r3, [r4, #12]
 80124ca:	f023 0303 	bic.w	r3, r3, #3
 80124ce:	f043 0301 	orr.w	r3, r3, #1
 80124d2:	81a3      	strh	r3, [r4, #12]
 80124d4:	89a3      	ldrh	r3, [r4, #12]
 80124d6:	431d      	orrs	r5, r3
 80124d8:	81a5      	strh	r5, [r4, #12]
 80124da:	e7cf      	b.n	801247c <__smakebuf_r+0x18>

080124dc <memmove>:
 80124dc:	4288      	cmp	r0, r1
 80124de:	b510      	push	{r4, lr}
 80124e0:	eb01 0402 	add.w	r4, r1, r2
 80124e4:	d902      	bls.n	80124ec <memmove+0x10>
 80124e6:	4284      	cmp	r4, r0
 80124e8:	4623      	mov	r3, r4
 80124ea:	d807      	bhi.n	80124fc <memmove+0x20>
 80124ec:	1e43      	subs	r3, r0, #1
 80124ee:	42a1      	cmp	r1, r4
 80124f0:	d008      	beq.n	8012504 <memmove+0x28>
 80124f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80124f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80124fa:	e7f8      	b.n	80124ee <memmove+0x12>
 80124fc:	4402      	add	r2, r0
 80124fe:	4601      	mov	r1, r0
 8012500:	428a      	cmp	r2, r1
 8012502:	d100      	bne.n	8012506 <memmove+0x2a>
 8012504:	bd10      	pop	{r4, pc}
 8012506:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801250a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801250e:	e7f7      	b.n	8012500 <memmove+0x24>

08012510 <_fstat_r>:
 8012510:	b538      	push	{r3, r4, r5, lr}
 8012512:	4d07      	ldr	r5, [pc, #28]	@ (8012530 <_fstat_r+0x20>)
 8012514:	2300      	movs	r3, #0
 8012516:	4604      	mov	r4, r0
 8012518:	4608      	mov	r0, r1
 801251a:	4611      	mov	r1, r2
 801251c:	602b      	str	r3, [r5, #0]
 801251e:	f7f1 fe8d 	bl	800423c <_fstat>
 8012522:	1c43      	adds	r3, r0, #1
 8012524:	d102      	bne.n	801252c <_fstat_r+0x1c>
 8012526:	682b      	ldr	r3, [r5, #0]
 8012528:	b103      	cbz	r3, 801252c <_fstat_r+0x1c>
 801252a:	6023      	str	r3, [r4, #0]
 801252c:	bd38      	pop	{r3, r4, r5, pc}
 801252e:	bf00      	nop
 8012530:	20005070 	.word	0x20005070

08012534 <_isatty_r>:
 8012534:	b538      	push	{r3, r4, r5, lr}
 8012536:	4d06      	ldr	r5, [pc, #24]	@ (8012550 <_isatty_r+0x1c>)
 8012538:	2300      	movs	r3, #0
 801253a:	4604      	mov	r4, r0
 801253c:	4608      	mov	r0, r1
 801253e:	602b      	str	r3, [r5, #0]
 8012540:	f7f1 fe8c 	bl	800425c <_isatty>
 8012544:	1c43      	adds	r3, r0, #1
 8012546:	d102      	bne.n	801254e <_isatty_r+0x1a>
 8012548:	682b      	ldr	r3, [r5, #0]
 801254a:	b103      	cbz	r3, 801254e <_isatty_r+0x1a>
 801254c:	6023      	str	r3, [r4, #0]
 801254e:	bd38      	pop	{r3, r4, r5, pc}
 8012550:	20005070 	.word	0x20005070

08012554 <_sbrk_r>:
 8012554:	b538      	push	{r3, r4, r5, lr}
 8012556:	4d06      	ldr	r5, [pc, #24]	@ (8012570 <_sbrk_r+0x1c>)
 8012558:	2300      	movs	r3, #0
 801255a:	4604      	mov	r4, r0
 801255c:	4608      	mov	r0, r1
 801255e:	602b      	str	r3, [r5, #0]
 8012560:	f7f1 fe94 	bl	800428c <_sbrk>
 8012564:	1c43      	adds	r3, r0, #1
 8012566:	d102      	bne.n	801256e <_sbrk_r+0x1a>
 8012568:	682b      	ldr	r3, [r5, #0]
 801256a:	b103      	cbz	r3, 801256e <_sbrk_r+0x1a>
 801256c:	6023      	str	r3, [r4, #0]
 801256e:	bd38      	pop	{r3, r4, r5, pc}
 8012570:	20005070 	.word	0x20005070

08012574 <__assert_func>:
 8012574:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012576:	4614      	mov	r4, r2
 8012578:	461a      	mov	r2, r3
 801257a:	4b09      	ldr	r3, [pc, #36]	@ (80125a0 <__assert_func+0x2c>)
 801257c:	681b      	ldr	r3, [r3, #0]
 801257e:	4605      	mov	r5, r0
 8012580:	68d8      	ldr	r0, [r3, #12]
 8012582:	b14c      	cbz	r4, 8012598 <__assert_func+0x24>
 8012584:	4b07      	ldr	r3, [pc, #28]	@ (80125a4 <__assert_func+0x30>)
 8012586:	9100      	str	r1, [sp, #0]
 8012588:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801258c:	4906      	ldr	r1, [pc, #24]	@ (80125a8 <__assert_func+0x34>)
 801258e:	462b      	mov	r3, r5
 8012590:	f000 f870 	bl	8012674 <fiprintf>
 8012594:	f000 f880 	bl	8012698 <abort>
 8012598:	4b04      	ldr	r3, [pc, #16]	@ (80125ac <__assert_func+0x38>)
 801259a:	461c      	mov	r4, r3
 801259c:	e7f3      	b.n	8012586 <__assert_func+0x12>
 801259e:	bf00      	nop
 80125a0:	2000001c 	.word	0x2000001c
 80125a4:	080137e1 	.word	0x080137e1
 80125a8:	080137ee 	.word	0x080137ee
 80125ac:	0801381c 	.word	0x0801381c

080125b0 <_calloc_r>:
 80125b0:	b570      	push	{r4, r5, r6, lr}
 80125b2:	fba1 5402 	umull	r5, r4, r1, r2
 80125b6:	b934      	cbnz	r4, 80125c6 <_calloc_r+0x16>
 80125b8:	4629      	mov	r1, r5
 80125ba:	f7fe ffe1 	bl	8011580 <_malloc_r>
 80125be:	4606      	mov	r6, r0
 80125c0:	b928      	cbnz	r0, 80125ce <_calloc_r+0x1e>
 80125c2:	4630      	mov	r0, r6
 80125c4:	bd70      	pop	{r4, r5, r6, pc}
 80125c6:	220c      	movs	r2, #12
 80125c8:	6002      	str	r2, [r0, #0]
 80125ca:	2600      	movs	r6, #0
 80125cc:	e7f9      	b.n	80125c2 <_calloc_r+0x12>
 80125ce:	462a      	mov	r2, r5
 80125d0:	4621      	mov	r1, r4
 80125d2:	f7fe f81d 	bl	8010610 <memset>
 80125d6:	e7f4      	b.n	80125c2 <_calloc_r+0x12>

080125d8 <__ascii_mbtowc>:
 80125d8:	b082      	sub	sp, #8
 80125da:	b901      	cbnz	r1, 80125de <__ascii_mbtowc+0x6>
 80125dc:	a901      	add	r1, sp, #4
 80125de:	b142      	cbz	r2, 80125f2 <__ascii_mbtowc+0x1a>
 80125e0:	b14b      	cbz	r3, 80125f6 <__ascii_mbtowc+0x1e>
 80125e2:	7813      	ldrb	r3, [r2, #0]
 80125e4:	600b      	str	r3, [r1, #0]
 80125e6:	7812      	ldrb	r2, [r2, #0]
 80125e8:	1e10      	subs	r0, r2, #0
 80125ea:	bf18      	it	ne
 80125ec:	2001      	movne	r0, #1
 80125ee:	b002      	add	sp, #8
 80125f0:	4770      	bx	lr
 80125f2:	4610      	mov	r0, r2
 80125f4:	e7fb      	b.n	80125ee <__ascii_mbtowc+0x16>
 80125f6:	f06f 0001 	mvn.w	r0, #1
 80125fa:	e7f8      	b.n	80125ee <__ascii_mbtowc+0x16>

080125fc <_realloc_r>:
 80125fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012600:	4607      	mov	r7, r0
 8012602:	4614      	mov	r4, r2
 8012604:	460d      	mov	r5, r1
 8012606:	b921      	cbnz	r1, 8012612 <_realloc_r+0x16>
 8012608:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801260c:	4611      	mov	r1, r2
 801260e:	f7fe bfb7 	b.w	8011580 <_malloc_r>
 8012612:	b92a      	cbnz	r2, 8012620 <_realloc_r+0x24>
 8012614:	f7fe ff40 	bl	8011498 <_free_r>
 8012618:	4625      	mov	r5, r4
 801261a:	4628      	mov	r0, r5
 801261c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012620:	f000 f841 	bl	80126a6 <_malloc_usable_size_r>
 8012624:	4284      	cmp	r4, r0
 8012626:	4606      	mov	r6, r0
 8012628:	d802      	bhi.n	8012630 <_realloc_r+0x34>
 801262a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801262e:	d8f4      	bhi.n	801261a <_realloc_r+0x1e>
 8012630:	4621      	mov	r1, r4
 8012632:	4638      	mov	r0, r7
 8012634:	f7fe ffa4 	bl	8011580 <_malloc_r>
 8012638:	4680      	mov	r8, r0
 801263a:	b908      	cbnz	r0, 8012640 <_realloc_r+0x44>
 801263c:	4645      	mov	r5, r8
 801263e:	e7ec      	b.n	801261a <_realloc_r+0x1e>
 8012640:	42b4      	cmp	r4, r6
 8012642:	4622      	mov	r2, r4
 8012644:	4629      	mov	r1, r5
 8012646:	bf28      	it	cs
 8012648:	4632      	movcs	r2, r6
 801264a:	f7fe f8be 	bl	80107ca <memcpy>
 801264e:	4629      	mov	r1, r5
 8012650:	4638      	mov	r0, r7
 8012652:	f7fe ff21 	bl	8011498 <_free_r>
 8012656:	e7f1      	b.n	801263c <_realloc_r+0x40>

08012658 <__ascii_wctomb>:
 8012658:	4603      	mov	r3, r0
 801265a:	4608      	mov	r0, r1
 801265c:	b141      	cbz	r1, 8012670 <__ascii_wctomb+0x18>
 801265e:	2aff      	cmp	r2, #255	@ 0xff
 8012660:	d904      	bls.n	801266c <__ascii_wctomb+0x14>
 8012662:	228a      	movs	r2, #138	@ 0x8a
 8012664:	601a      	str	r2, [r3, #0]
 8012666:	f04f 30ff 	mov.w	r0, #4294967295
 801266a:	4770      	bx	lr
 801266c:	700a      	strb	r2, [r1, #0]
 801266e:	2001      	movs	r0, #1
 8012670:	4770      	bx	lr
	...

08012674 <fiprintf>:
 8012674:	b40e      	push	{r1, r2, r3}
 8012676:	b503      	push	{r0, r1, lr}
 8012678:	4601      	mov	r1, r0
 801267a:	ab03      	add	r3, sp, #12
 801267c:	4805      	ldr	r0, [pc, #20]	@ (8012694 <fiprintf+0x20>)
 801267e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012682:	6800      	ldr	r0, [r0, #0]
 8012684:	9301      	str	r3, [sp, #4]
 8012686:	f7ff fd03 	bl	8012090 <_vfiprintf_r>
 801268a:	b002      	add	sp, #8
 801268c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012690:	b003      	add	sp, #12
 8012692:	4770      	bx	lr
 8012694:	2000001c 	.word	0x2000001c

08012698 <abort>:
 8012698:	b508      	push	{r3, lr}
 801269a:	2006      	movs	r0, #6
 801269c:	f000 f834 	bl	8012708 <raise>
 80126a0:	2001      	movs	r0, #1
 80126a2:	f7f1 fd7b 	bl	800419c <_exit>

080126a6 <_malloc_usable_size_r>:
 80126a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80126aa:	1f18      	subs	r0, r3, #4
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	bfbc      	itt	lt
 80126b0:	580b      	ldrlt	r3, [r1, r0]
 80126b2:	18c0      	addlt	r0, r0, r3
 80126b4:	4770      	bx	lr

080126b6 <_raise_r>:
 80126b6:	291f      	cmp	r1, #31
 80126b8:	b538      	push	{r3, r4, r5, lr}
 80126ba:	4605      	mov	r5, r0
 80126bc:	460c      	mov	r4, r1
 80126be:	d904      	bls.n	80126ca <_raise_r+0x14>
 80126c0:	2316      	movs	r3, #22
 80126c2:	6003      	str	r3, [r0, #0]
 80126c4:	f04f 30ff 	mov.w	r0, #4294967295
 80126c8:	bd38      	pop	{r3, r4, r5, pc}
 80126ca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80126cc:	b112      	cbz	r2, 80126d4 <_raise_r+0x1e>
 80126ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80126d2:	b94b      	cbnz	r3, 80126e8 <_raise_r+0x32>
 80126d4:	4628      	mov	r0, r5
 80126d6:	f000 f831 	bl	801273c <_getpid_r>
 80126da:	4622      	mov	r2, r4
 80126dc:	4601      	mov	r1, r0
 80126de:	4628      	mov	r0, r5
 80126e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80126e4:	f000 b818 	b.w	8012718 <_kill_r>
 80126e8:	2b01      	cmp	r3, #1
 80126ea:	d00a      	beq.n	8012702 <_raise_r+0x4c>
 80126ec:	1c59      	adds	r1, r3, #1
 80126ee:	d103      	bne.n	80126f8 <_raise_r+0x42>
 80126f0:	2316      	movs	r3, #22
 80126f2:	6003      	str	r3, [r0, #0]
 80126f4:	2001      	movs	r0, #1
 80126f6:	e7e7      	b.n	80126c8 <_raise_r+0x12>
 80126f8:	2100      	movs	r1, #0
 80126fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80126fe:	4620      	mov	r0, r4
 8012700:	4798      	blx	r3
 8012702:	2000      	movs	r0, #0
 8012704:	e7e0      	b.n	80126c8 <_raise_r+0x12>
	...

08012708 <raise>:
 8012708:	4b02      	ldr	r3, [pc, #8]	@ (8012714 <raise+0xc>)
 801270a:	4601      	mov	r1, r0
 801270c:	6818      	ldr	r0, [r3, #0]
 801270e:	f7ff bfd2 	b.w	80126b6 <_raise_r>
 8012712:	bf00      	nop
 8012714:	2000001c 	.word	0x2000001c

08012718 <_kill_r>:
 8012718:	b538      	push	{r3, r4, r5, lr}
 801271a:	4d07      	ldr	r5, [pc, #28]	@ (8012738 <_kill_r+0x20>)
 801271c:	2300      	movs	r3, #0
 801271e:	4604      	mov	r4, r0
 8012720:	4608      	mov	r0, r1
 8012722:	4611      	mov	r1, r2
 8012724:	602b      	str	r3, [r5, #0]
 8012726:	f7f1 fd29 	bl	800417c <_kill>
 801272a:	1c43      	adds	r3, r0, #1
 801272c:	d102      	bne.n	8012734 <_kill_r+0x1c>
 801272e:	682b      	ldr	r3, [r5, #0]
 8012730:	b103      	cbz	r3, 8012734 <_kill_r+0x1c>
 8012732:	6023      	str	r3, [r4, #0]
 8012734:	bd38      	pop	{r3, r4, r5, pc}
 8012736:	bf00      	nop
 8012738:	20005070 	.word	0x20005070

0801273c <_getpid_r>:
 801273c:	f7f1 bd16 	b.w	800416c <_getpid>

08012740 <atan2f>:
 8012740:	f000 b884 	b.w	801284c <__ieee754_atan2f>

08012744 <powf>:
 8012744:	b508      	push	{r3, lr}
 8012746:	ed2d 8b04 	vpush	{d8-d9}
 801274a:	eeb0 8a60 	vmov.f32	s16, s1
 801274e:	eeb0 9a40 	vmov.f32	s18, s0
 8012752:	f000 f91b 	bl	801298c <__ieee754_powf>
 8012756:	eeb4 8a48 	vcmp.f32	s16, s16
 801275a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801275e:	eef0 8a40 	vmov.f32	s17, s0
 8012762:	d63e      	bvs.n	80127e2 <powf+0x9e>
 8012764:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8012768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801276c:	d112      	bne.n	8012794 <powf+0x50>
 801276e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012776:	d039      	beq.n	80127ec <powf+0xa8>
 8012778:	eeb0 0a48 	vmov.f32	s0, s16
 801277c:	f000 f858 	bl	8012830 <finitef>
 8012780:	b378      	cbz	r0, 80127e2 <powf+0x9e>
 8012782:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801278a:	d52a      	bpl.n	80127e2 <powf+0x9e>
 801278c:	f7fd fff0 	bl	8010770 <__errno>
 8012790:	2322      	movs	r3, #34	@ 0x22
 8012792:	e014      	b.n	80127be <powf+0x7a>
 8012794:	f000 f84c 	bl	8012830 <finitef>
 8012798:	b998      	cbnz	r0, 80127c2 <powf+0x7e>
 801279a:	eeb0 0a49 	vmov.f32	s0, s18
 801279e:	f000 f847 	bl	8012830 <finitef>
 80127a2:	b170      	cbz	r0, 80127c2 <powf+0x7e>
 80127a4:	eeb0 0a48 	vmov.f32	s0, s16
 80127a8:	f000 f842 	bl	8012830 <finitef>
 80127ac:	b148      	cbz	r0, 80127c2 <powf+0x7e>
 80127ae:	eef4 8a68 	vcmp.f32	s17, s17
 80127b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127b6:	d7e9      	bvc.n	801278c <powf+0x48>
 80127b8:	f7fd ffda 	bl	8010770 <__errno>
 80127bc:	2321      	movs	r3, #33	@ 0x21
 80127be:	6003      	str	r3, [r0, #0]
 80127c0:	e00f      	b.n	80127e2 <powf+0x9e>
 80127c2:	eef5 8a40 	vcmp.f32	s17, #0.0
 80127c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127ca:	d10a      	bne.n	80127e2 <powf+0x9e>
 80127cc:	eeb0 0a49 	vmov.f32	s0, s18
 80127d0:	f000 f82e 	bl	8012830 <finitef>
 80127d4:	b128      	cbz	r0, 80127e2 <powf+0x9e>
 80127d6:	eeb0 0a48 	vmov.f32	s0, s16
 80127da:	f000 f829 	bl	8012830 <finitef>
 80127de:	2800      	cmp	r0, #0
 80127e0:	d1d4      	bne.n	801278c <powf+0x48>
 80127e2:	eeb0 0a68 	vmov.f32	s0, s17
 80127e6:	ecbd 8b04 	vpop	{d8-d9}
 80127ea:	bd08      	pop	{r3, pc}
 80127ec:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80127f0:	e7f7      	b.n	80127e2 <powf+0x9e>
	...

080127f4 <sqrtf>:
 80127f4:	b508      	push	{r3, lr}
 80127f6:	ed2d 8b02 	vpush	{d8}
 80127fa:	eeb0 8a40 	vmov.f32	s16, s0
 80127fe:	f000 f821 	bl	8012844 <__ieee754_sqrtf>
 8012802:	eeb4 8a48 	vcmp.f32	s16, s16
 8012806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801280a:	d60c      	bvs.n	8012826 <sqrtf+0x32>
 801280c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 801282c <sqrtf+0x38>
 8012810:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8012814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012818:	d505      	bpl.n	8012826 <sqrtf+0x32>
 801281a:	f7fd ffa9 	bl	8010770 <__errno>
 801281e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8012822:	2321      	movs	r3, #33	@ 0x21
 8012824:	6003      	str	r3, [r0, #0]
 8012826:	ecbd 8b02 	vpop	{d8}
 801282a:	bd08      	pop	{r3, pc}
 801282c:	00000000 	.word	0x00000000

08012830 <finitef>:
 8012830:	ee10 3a10 	vmov	r3, s0
 8012834:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8012838:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 801283c:	bfac      	ite	ge
 801283e:	2000      	movge	r0, #0
 8012840:	2001      	movlt	r0, #1
 8012842:	4770      	bx	lr

08012844 <__ieee754_sqrtf>:
 8012844:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012848:	4770      	bx	lr
	...

0801284c <__ieee754_atan2f>:
 801284c:	ee10 2a90 	vmov	r2, s1
 8012850:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8012854:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012858:	b510      	push	{r4, lr}
 801285a:	eef0 7a40 	vmov.f32	s15, s0
 801285e:	d806      	bhi.n	801286e <__ieee754_atan2f+0x22>
 8012860:	ee10 0a10 	vmov	r0, s0
 8012864:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8012868:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801286c:	d904      	bls.n	8012878 <__ieee754_atan2f+0x2c>
 801286e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8012872:	eeb0 0a67 	vmov.f32	s0, s15
 8012876:	bd10      	pop	{r4, pc}
 8012878:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801287c:	d103      	bne.n	8012886 <__ieee754_atan2f+0x3a>
 801287e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012882:	f000 bb51 	b.w	8012f28 <atanf>
 8012886:	1794      	asrs	r4, r2, #30
 8012888:	f004 0402 	and.w	r4, r4, #2
 801288c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8012890:	b943      	cbnz	r3, 80128a4 <__ieee754_atan2f+0x58>
 8012892:	2c02      	cmp	r4, #2
 8012894:	d05e      	beq.n	8012954 <__ieee754_atan2f+0x108>
 8012896:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012968 <__ieee754_atan2f+0x11c>
 801289a:	2c03      	cmp	r4, #3
 801289c:	bf08      	it	eq
 801289e:	eef0 7a47 	vmoveq.f32	s15, s14
 80128a2:	e7e6      	b.n	8012872 <__ieee754_atan2f+0x26>
 80128a4:	b941      	cbnz	r1, 80128b8 <__ieee754_atan2f+0x6c>
 80128a6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 801296c <__ieee754_atan2f+0x120>
 80128aa:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8012970 <__ieee754_atan2f+0x124>
 80128ae:	2800      	cmp	r0, #0
 80128b0:	bfa8      	it	ge
 80128b2:	eef0 7a47 	vmovge.f32	s15, s14
 80128b6:	e7dc      	b.n	8012872 <__ieee754_atan2f+0x26>
 80128b8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80128bc:	d110      	bne.n	80128e0 <__ieee754_atan2f+0x94>
 80128be:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80128c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80128c6:	d107      	bne.n	80128d8 <__ieee754_atan2f+0x8c>
 80128c8:	2c02      	cmp	r4, #2
 80128ca:	d846      	bhi.n	801295a <__ieee754_atan2f+0x10e>
 80128cc:	4b29      	ldr	r3, [pc, #164]	@ (8012974 <__ieee754_atan2f+0x128>)
 80128ce:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80128d2:	edd3 7a00 	vldr	s15, [r3]
 80128d6:	e7cc      	b.n	8012872 <__ieee754_atan2f+0x26>
 80128d8:	2c02      	cmp	r4, #2
 80128da:	d841      	bhi.n	8012960 <__ieee754_atan2f+0x114>
 80128dc:	4b26      	ldr	r3, [pc, #152]	@ (8012978 <__ieee754_atan2f+0x12c>)
 80128de:	e7f6      	b.n	80128ce <__ieee754_atan2f+0x82>
 80128e0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80128e4:	d0df      	beq.n	80128a6 <__ieee754_atan2f+0x5a>
 80128e6:	1a5b      	subs	r3, r3, r1
 80128e8:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80128ec:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80128f0:	da1a      	bge.n	8012928 <__ieee754_atan2f+0xdc>
 80128f2:	2a00      	cmp	r2, #0
 80128f4:	da01      	bge.n	80128fa <__ieee754_atan2f+0xae>
 80128f6:	313c      	adds	r1, #60	@ 0x3c
 80128f8:	db19      	blt.n	801292e <__ieee754_atan2f+0xe2>
 80128fa:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80128fe:	f000 fbe7 	bl	80130d0 <fabsf>
 8012902:	f000 fb11 	bl	8012f28 <atanf>
 8012906:	eef0 7a40 	vmov.f32	s15, s0
 801290a:	2c01      	cmp	r4, #1
 801290c:	d012      	beq.n	8012934 <__ieee754_atan2f+0xe8>
 801290e:	2c02      	cmp	r4, #2
 8012910:	d017      	beq.n	8012942 <__ieee754_atan2f+0xf6>
 8012912:	2c00      	cmp	r4, #0
 8012914:	d0ad      	beq.n	8012872 <__ieee754_atan2f+0x26>
 8012916:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 801297c <__ieee754_atan2f+0x130>
 801291a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801291e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8012980 <__ieee754_atan2f+0x134>
 8012922:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012926:	e7a4      	b.n	8012872 <__ieee754_atan2f+0x26>
 8012928:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8012970 <__ieee754_atan2f+0x124>
 801292c:	e7ed      	b.n	801290a <__ieee754_atan2f+0xbe>
 801292e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8012984 <__ieee754_atan2f+0x138>
 8012932:	e7ea      	b.n	801290a <__ieee754_atan2f+0xbe>
 8012934:	ee17 3a90 	vmov	r3, s15
 8012938:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801293c:	ee07 3a90 	vmov	s15, r3
 8012940:	e797      	b.n	8012872 <__ieee754_atan2f+0x26>
 8012942:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 801297c <__ieee754_atan2f+0x130>
 8012946:	ee77 7a87 	vadd.f32	s15, s15, s14
 801294a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8012980 <__ieee754_atan2f+0x134>
 801294e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012952:	e78e      	b.n	8012872 <__ieee754_atan2f+0x26>
 8012954:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8012980 <__ieee754_atan2f+0x134>
 8012958:	e78b      	b.n	8012872 <__ieee754_atan2f+0x26>
 801295a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8012988 <__ieee754_atan2f+0x13c>
 801295e:	e788      	b.n	8012872 <__ieee754_atan2f+0x26>
 8012960:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8012984 <__ieee754_atan2f+0x138>
 8012964:	e785      	b.n	8012872 <__ieee754_atan2f+0x26>
 8012966:	bf00      	nop
 8012968:	c0490fdb 	.word	0xc0490fdb
 801296c:	bfc90fdb 	.word	0xbfc90fdb
 8012970:	3fc90fdb 	.word	0x3fc90fdb
 8012974:	08013a30 	.word	0x08013a30
 8012978:	08013a24 	.word	0x08013a24
 801297c:	33bbbd2e 	.word	0x33bbbd2e
 8012980:	40490fdb 	.word	0x40490fdb
 8012984:	00000000 	.word	0x00000000
 8012988:	3f490fdb 	.word	0x3f490fdb

0801298c <__ieee754_powf>:
 801298c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012990:	ee10 4a90 	vmov	r4, s1
 8012994:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8012998:	ed2d 8b02 	vpush	{d8}
 801299c:	ee10 6a10 	vmov	r6, s0
 80129a0:	eeb0 8a40 	vmov.f32	s16, s0
 80129a4:	eef0 8a60 	vmov.f32	s17, s1
 80129a8:	d10c      	bne.n	80129c4 <__ieee754_powf+0x38>
 80129aa:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80129ae:	0076      	lsls	r6, r6, #1
 80129b0:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80129b4:	f240 8274 	bls.w	8012ea0 <__ieee754_powf+0x514>
 80129b8:	ee38 0a28 	vadd.f32	s0, s16, s17
 80129bc:	ecbd 8b02 	vpop	{d8}
 80129c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129c4:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80129c8:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80129cc:	d802      	bhi.n	80129d4 <__ieee754_powf+0x48>
 80129ce:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80129d2:	d908      	bls.n	80129e6 <__ieee754_powf+0x5a>
 80129d4:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80129d8:	d1ee      	bne.n	80129b8 <__ieee754_powf+0x2c>
 80129da:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80129de:	0064      	lsls	r4, r4, #1
 80129e0:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80129e4:	e7e6      	b.n	80129b4 <__ieee754_powf+0x28>
 80129e6:	2e00      	cmp	r6, #0
 80129e8:	da1f      	bge.n	8012a2a <__ieee754_powf+0x9e>
 80129ea:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 80129ee:	f080 8260 	bcs.w	8012eb2 <__ieee754_powf+0x526>
 80129f2:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80129f6:	d32f      	bcc.n	8012a58 <__ieee754_powf+0xcc>
 80129f8:	ea4f 53e9 	mov.w	r3, r9, asr #23
 80129fc:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8012a00:	fa49 f503 	asr.w	r5, r9, r3
 8012a04:	fa05 f303 	lsl.w	r3, r5, r3
 8012a08:	454b      	cmp	r3, r9
 8012a0a:	d123      	bne.n	8012a54 <__ieee754_powf+0xc8>
 8012a0c:	f005 0501 	and.w	r5, r5, #1
 8012a10:	f1c5 0502 	rsb	r5, r5, #2
 8012a14:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8012a18:	d11f      	bne.n	8012a5a <__ieee754_powf+0xce>
 8012a1a:	2c00      	cmp	r4, #0
 8012a1c:	f280 8246 	bge.w	8012eac <__ieee754_powf+0x520>
 8012a20:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012a24:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8012a28:	e7c8      	b.n	80129bc <__ieee754_powf+0x30>
 8012a2a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8012a2e:	d111      	bne.n	8012a54 <__ieee754_powf+0xc8>
 8012a30:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8012a34:	f000 8234 	beq.w	8012ea0 <__ieee754_powf+0x514>
 8012a38:	d906      	bls.n	8012a48 <__ieee754_powf+0xbc>
 8012a3a:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8012d50 <__ieee754_powf+0x3c4>
 8012a3e:	2c00      	cmp	r4, #0
 8012a40:	bfa8      	it	ge
 8012a42:	eeb0 0a68 	vmovge.f32	s0, s17
 8012a46:	e7b9      	b.n	80129bc <__ieee754_powf+0x30>
 8012a48:	2c00      	cmp	r4, #0
 8012a4a:	f280 822c 	bge.w	8012ea6 <__ieee754_powf+0x51a>
 8012a4e:	eeb1 0a68 	vneg.f32	s0, s17
 8012a52:	e7b3      	b.n	80129bc <__ieee754_powf+0x30>
 8012a54:	2500      	movs	r5, #0
 8012a56:	e7dd      	b.n	8012a14 <__ieee754_powf+0x88>
 8012a58:	2500      	movs	r5, #0
 8012a5a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8012a5e:	d102      	bne.n	8012a66 <__ieee754_powf+0xda>
 8012a60:	ee28 0a08 	vmul.f32	s0, s16, s16
 8012a64:	e7aa      	b.n	80129bc <__ieee754_powf+0x30>
 8012a66:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8012a6a:	f040 8227 	bne.w	8012ebc <__ieee754_powf+0x530>
 8012a6e:	2e00      	cmp	r6, #0
 8012a70:	f2c0 8224 	blt.w	8012ebc <__ieee754_powf+0x530>
 8012a74:	eeb0 0a48 	vmov.f32	s0, s16
 8012a78:	ecbd 8b02 	vpop	{d8}
 8012a7c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a80:	f7ff bee0 	b.w	8012844 <__ieee754_sqrtf>
 8012a84:	2d01      	cmp	r5, #1
 8012a86:	d199      	bne.n	80129bc <__ieee754_powf+0x30>
 8012a88:	eeb1 0a40 	vneg.f32	s0, s0
 8012a8c:	e796      	b.n	80129bc <__ieee754_powf+0x30>
 8012a8e:	0ff0      	lsrs	r0, r6, #31
 8012a90:	3801      	subs	r0, #1
 8012a92:	ea55 0300 	orrs.w	r3, r5, r0
 8012a96:	d104      	bne.n	8012aa2 <__ieee754_powf+0x116>
 8012a98:	ee38 8a48 	vsub.f32	s16, s16, s16
 8012a9c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8012aa0:	e78c      	b.n	80129bc <__ieee754_powf+0x30>
 8012aa2:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8012aa6:	d96d      	bls.n	8012b84 <__ieee754_powf+0x1f8>
 8012aa8:	4baa      	ldr	r3, [pc, #680]	@ (8012d54 <__ieee754_powf+0x3c8>)
 8012aaa:	4598      	cmp	r8, r3
 8012aac:	d808      	bhi.n	8012ac0 <__ieee754_powf+0x134>
 8012aae:	2c00      	cmp	r4, #0
 8012ab0:	da0b      	bge.n	8012aca <__ieee754_powf+0x13e>
 8012ab2:	2000      	movs	r0, #0
 8012ab4:	ecbd 8b02 	vpop	{d8}
 8012ab8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012abc:	f000 bb96 	b.w	80131ec <__math_oflowf>
 8012ac0:	4ba5      	ldr	r3, [pc, #660]	@ (8012d58 <__ieee754_powf+0x3cc>)
 8012ac2:	4598      	cmp	r8, r3
 8012ac4:	d908      	bls.n	8012ad8 <__ieee754_powf+0x14c>
 8012ac6:	2c00      	cmp	r4, #0
 8012ac8:	dcf3      	bgt.n	8012ab2 <__ieee754_powf+0x126>
 8012aca:	2000      	movs	r0, #0
 8012acc:	ecbd 8b02 	vpop	{d8}
 8012ad0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ad4:	f000 bb84 	b.w	80131e0 <__math_uflowf>
 8012ad8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012adc:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012ae0:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8012d5c <__ieee754_powf+0x3d0>
 8012ae4:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8012ae8:	eee0 6a67 	vfms.f32	s13, s0, s15
 8012aec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012af0:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8012af4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8012af8:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8012d60 <__ieee754_powf+0x3d4>
 8012afc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012b00:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8012d64 <__ieee754_powf+0x3d8>
 8012b04:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8012b08:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8012d68 <__ieee754_powf+0x3dc>
 8012b0c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012b10:	eeb0 7a67 	vmov.f32	s14, s15
 8012b14:	eea0 7a26 	vfma.f32	s14, s0, s13
 8012b18:	ee17 3a10 	vmov	r3, s14
 8012b1c:	f36f 030b 	bfc	r3, #0, #12
 8012b20:	ee07 3a10 	vmov	s14, r3
 8012b24:	eeb0 6a47 	vmov.f32	s12, s14
 8012b28:	eea0 6a66 	vfms.f32	s12, s0, s13
 8012b2c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012b30:	3d01      	subs	r5, #1
 8012b32:	4305      	orrs	r5, r0
 8012b34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012b38:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8012b3c:	f36f 040b 	bfc	r4, #0, #12
 8012b40:	bf18      	it	ne
 8012b42:	eeb0 8a66 	vmovne.f32	s16, s13
 8012b46:	ee06 4a90 	vmov	s13, r4
 8012b4a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8012b4e:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8012b52:	ee67 7a26 	vmul.f32	s15, s14, s13
 8012b56:	eee6 0a07 	vfma.f32	s1, s12, s14
 8012b5a:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8012b5e:	ee17 1a10 	vmov	r1, s14
 8012b62:	2900      	cmp	r1, #0
 8012b64:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012b68:	f340 80dd 	ble.w	8012d26 <__ieee754_powf+0x39a>
 8012b6c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8012b70:	f240 80ca 	bls.w	8012d08 <__ieee754_powf+0x37c>
 8012b74:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b7c:	bf4c      	ite	mi
 8012b7e:	2001      	movmi	r0, #1
 8012b80:	2000      	movpl	r0, #0
 8012b82:	e797      	b.n	8012ab4 <__ieee754_powf+0x128>
 8012b84:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8012b88:	bf01      	itttt	eq
 8012b8a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8012d6c <__ieee754_powf+0x3e0>
 8012b8e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8012b92:	f06f 0317 	mvneq.w	r3, #23
 8012b96:	ee17 7a90 	vmoveq	r7, s15
 8012b9a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8012b9e:	bf18      	it	ne
 8012ba0:	2300      	movne	r3, #0
 8012ba2:	3a7f      	subs	r2, #127	@ 0x7f
 8012ba4:	441a      	add	r2, r3
 8012ba6:	4b72      	ldr	r3, [pc, #456]	@ (8012d70 <__ieee754_powf+0x3e4>)
 8012ba8:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8012bac:	429f      	cmp	r7, r3
 8012bae:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8012bb2:	dd06      	ble.n	8012bc2 <__ieee754_powf+0x236>
 8012bb4:	4b6f      	ldr	r3, [pc, #444]	@ (8012d74 <__ieee754_powf+0x3e8>)
 8012bb6:	429f      	cmp	r7, r3
 8012bb8:	f340 80a4 	ble.w	8012d04 <__ieee754_powf+0x378>
 8012bbc:	3201      	adds	r2, #1
 8012bbe:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8012bc2:	2600      	movs	r6, #0
 8012bc4:	4b6c      	ldr	r3, [pc, #432]	@ (8012d78 <__ieee754_powf+0x3ec>)
 8012bc6:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8012bca:	ee07 1a10 	vmov	s14, r1
 8012bce:	edd3 5a00 	vldr	s11, [r3]
 8012bd2:	4b6a      	ldr	r3, [pc, #424]	@ (8012d7c <__ieee754_powf+0x3f0>)
 8012bd4:	ee75 7a87 	vadd.f32	s15, s11, s14
 8012bd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012bdc:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8012be0:	1049      	asrs	r1, r1, #1
 8012be2:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8012be6:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8012bea:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8012bee:	ee37 6a65 	vsub.f32	s12, s14, s11
 8012bf2:	ee07 1a90 	vmov	s15, r1
 8012bf6:	ee26 5a24 	vmul.f32	s10, s12, s9
 8012bfa:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8012bfe:	ee15 7a10 	vmov	r7, s10
 8012c02:	401f      	ands	r7, r3
 8012c04:	ee06 7a90 	vmov	s13, r7
 8012c08:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8012c0c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8012c10:	ee65 7a05 	vmul.f32	s15, s10, s10
 8012c14:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8012c18:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8012d80 <__ieee754_powf+0x3f4>
 8012c1c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8012d84 <__ieee754_powf+0x3f8>
 8012c20:	eee7 5a87 	vfma.f32	s11, s15, s14
 8012c24:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8012d88 <__ieee754_powf+0x3fc>
 8012c28:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8012c2c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8012d5c <__ieee754_powf+0x3d0>
 8012c30:	eee7 5a27 	vfma.f32	s11, s14, s15
 8012c34:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8012d8c <__ieee754_powf+0x400>
 8012c38:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8012c3c:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8012d90 <__ieee754_powf+0x404>
 8012c40:	ee26 6a24 	vmul.f32	s12, s12, s9
 8012c44:	eee7 5a27 	vfma.f32	s11, s14, s15
 8012c48:	ee35 7a26 	vadd.f32	s14, s10, s13
 8012c4c:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8012c50:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012c54:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012c58:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8012c5c:	eef0 5a67 	vmov.f32	s11, s15
 8012c60:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8012c64:	ee75 5a87 	vadd.f32	s11, s11, s14
 8012c68:	ee15 1a90 	vmov	r1, s11
 8012c6c:	4019      	ands	r1, r3
 8012c6e:	ee05 1a90 	vmov	s11, r1
 8012c72:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8012c76:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8012c7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012c7e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8012c82:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012c86:	eeb0 6a67 	vmov.f32	s12, s15
 8012c8a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8012c8e:	ee16 1a10 	vmov	r1, s12
 8012c92:	4019      	ands	r1, r3
 8012c94:	ee06 1a10 	vmov	s12, r1
 8012c98:	eeb0 7a46 	vmov.f32	s14, s12
 8012c9c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8012ca0:	493c      	ldr	r1, [pc, #240]	@ (8012d94 <__ieee754_powf+0x408>)
 8012ca2:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8012ca6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012caa:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8012d98 <__ieee754_powf+0x40c>
 8012cae:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8012d9c <__ieee754_powf+0x410>
 8012cb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012cb6:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8012da0 <__ieee754_powf+0x414>
 8012cba:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012cbe:	ed91 7a00 	vldr	s14, [r1]
 8012cc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012cc6:	ee07 2a10 	vmov	s14, r2
 8012cca:	4a36      	ldr	r2, [pc, #216]	@ (8012da4 <__ieee754_powf+0x418>)
 8012ccc:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8012cd0:	eeb0 7a67 	vmov.f32	s14, s15
 8012cd4:	eea6 7a25 	vfma.f32	s14, s12, s11
 8012cd8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8012cdc:	ed92 5a00 	vldr	s10, [r2]
 8012ce0:	ee37 7a05 	vadd.f32	s14, s14, s10
 8012ce4:	ee37 7a26 	vadd.f32	s14, s14, s13
 8012ce8:	ee17 2a10 	vmov	r2, s14
 8012cec:	401a      	ands	r2, r3
 8012cee:	ee07 2a10 	vmov	s14, r2
 8012cf2:	ee77 6a66 	vsub.f32	s13, s14, s13
 8012cf6:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8012cfa:	eee6 6a65 	vfms.f32	s13, s12, s11
 8012cfe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012d02:	e715      	b.n	8012b30 <__ieee754_powf+0x1a4>
 8012d04:	2601      	movs	r6, #1
 8012d06:	e75d      	b.n	8012bc4 <__ieee754_powf+0x238>
 8012d08:	d152      	bne.n	8012db0 <__ieee754_powf+0x424>
 8012d0a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8012da8 <__ieee754_powf+0x41c>
 8012d0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012d12:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8012d16:	eef4 6ac7 	vcmpe.f32	s13, s14
 8012d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d1e:	f73f af29 	bgt.w	8012b74 <__ieee754_powf+0x1e8>
 8012d22:	2386      	movs	r3, #134	@ 0x86
 8012d24:	e048      	b.n	8012db8 <__ieee754_powf+0x42c>
 8012d26:	4a21      	ldr	r2, [pc, #132]	@ (8012dac <__ieee754_powf+0x420>)
 8012d28:	4293      	cmp	r3, r2
 8012d2a:	d907      	bls.n	8012d3c <__ieee754_powf+0x3b0>
 8012d2c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8012d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d34:	bf4c      	ite	mi
 8012d36:	2001      	movmi	r0, #1
 8012d38:	2000      	movpl	r0, #0
 8012d3a:	e6c7      	b.n	8012acc <__ieee754_powf+0x140>
 8012d3c:	d138      	bne.n	8012db0 <__ieee754_powf+0x424>
 8012d3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012d42:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8012d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d4a:	dbea      	blt.n	8012d22 <__ieee754_powf+0x396>
 8012d4c:	e7ee      	b.n	8012d2c <__ieee754_powf+0x3a0>
 8012d4e:	bf00      	nop
 8012d50:	00000000 	.word	0x00000000
 8012d54:	3f7ffff3 	.word	0x3f7ffff3
 8012d58:	3f800007 	.word	0x3f800007
 8012d5c:	3eaaaaab 	.word	0x3eaaaaab
 8012d60:	3fb8aa00 	.word	0x3fb8aa00
 8012d64:	3fb8aa3b 	.word	0x3fb8aa3b
 8012d68:	36eca570 	.word	0x36eca570
 8012d6c:	4b800000 	.word	0x4b800000
 8012d70:	001cc471 	.word	0x001cc471
 8012d74:	005db3d6 	.word	0x005db3d6
 8012d78:	08013a4c 	.word	0x08013a4c
 8012d7c:	fffff000 	.word	0xfffff000
 8012d80:	3e6c3255 	.word	0x3e6c3255
 8012d84:	3e53f142 	.word	0x3e53f142
 8012d88:	3e8ba305 	.word	0x3e8ba305
 8012d8c:	3edb6db7 	.word	0x3edb6db7
 8012d90:	3f19999a 	.word	0x3f19999a
 8012d94:	08013a3c 	.word	0x08013a3c
 8012d98:	3f76384f 	.word	0x3f76384f
 8012d9c:	3f763800 	.word	0x3f763800
 8012da0:	369dc3a0 	.word	0x369dc3a0
 8012da4:	08013a44 	.word	0x08013a44
 8012da8:	3338aa3c 	.word	0x3338aa3c
 8012dac:	43160000 	.word	0x43160000
 8012db0:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8012db4:	d96f      	bls.n	8012e96 <__ieee754_powf+0x50a>
 8012db6:	15db      	asrs	r3, r3, #23
 8012db8:	3b7e      	subs	r3, #126	@ 0x7e
 8012dba:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8012dbe:	4118      	asrs	r0, r3
 8012dc0:	4408      	add	r0, r1
 8012dc2:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8012dc6:	4a4e      	ldr	r2, [pc, #312]	@ (8012f00 <__ieee754_powf+0x574>)
 8012dc8:	3b7f      	subs	r3, #127	@ 0x7f
 8012dca:	411a      	asrs	r2, r3
 8012dcc:	4002      	ands	r2, r0
 8012dce:	ee07 2a10 	vmov	s14, r2
 8012dd2:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8012dd6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8012dda:	f1c3 0317 	rsb	r3, r3, #23
 8012dde:	4118      	asrs	r0, r3
 8012de0:	2900      	cmp	r1, #0
 8012de2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012de6:	bfb8      	it	lt
 8012de8:	4240      	neglt	r0, r0
 8012dea:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8012dee:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8012f04 <__ieee754_powf+0x578>
 8012df2:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8012f08 <__ieee754_powf+0x57c>
 8012df6:	ee16 3a90 	vmov	r3, s13
 8012dfa:	f36f 030b 	bfc	r3, #0, #12
 8012dfe:	ee06 3a90 	vmov	s13, r3
 8012e02:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8012e06:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012e0a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8012e0e:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8012f0c <__ieee754_powf+0x580>
 8012e12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012e16:	eee0 7a87 	vfma.f32	s15, s1, s14
 8012e1a:	eeb0 7a67 	vmov.f32	s14, s15
 8012e1e:	eea6 7a86 	vfma.f32	s14, s13, s12
 8012e22:	eef0 5a47 	vmov.f32	s11, s14
 8012e26:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8012e2a:	ee67 6a07 	vmul.f32	s13, s14, s14
 8012e2e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8012e32:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8012f10 <__ieee754_powf+0x584>
 8012e36:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8012f14 <__ieee754_powf+0x588>
 8012e3a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8012e3e:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8012f18 <__ieee754_powf+0x58c>
 8012e42:	eee6 5a26 	vfma.f32	s11, s12, s13
 8012e46:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8012f1c <__ieee754_powf+0x590>
 8012e4a:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8012e4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8012f20 <__ieee754_powf+0x594>
 8012e52:	eee6 5a26 	vfma.f32	s11, s12, s13
 8012e56:	eeb0 6a47 	vmov.f32	s12, s14
 8012e5a:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8012e5e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8012e62:	ee67 5a06 	vmul.f32	s11, s14, s12
 8012e66:	ee36 6a66 	vsub.f32	s12, s12, s13
 8012e6a:	eee7 7a27 	vfma.f32	s15, s14, s15
 8012e6e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8012e72:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8012e76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e7a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012e7e:	ee10 3a10 	vmov	r3, s0
 8012e82:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8012e86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8012e8a:	da06      	bge.n	8012e9a <__ieee754_powf+0x50e>
 8012e8c:	f000 f928 	bl	80130e0 <scalbnf>
 8012e90:	ee20 0a08 	vmul.f32	s0, s0, s16
 8012e94:	e592      	b.n	80129bc <__ieee754_powf+0x30>
 8012e96:	2000      	movs	r0, #0
 8012e98:	e7a7      	b.n	8012dea <__ieee754_powf+0x45e>
 8012e9a:	ee00 3a10 	vmov	s0, r3
 8012e9e:	e7f7      	b.n	8012e90 <__ieee754_powf+0x504>
 8012ea0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012ea4:	e58a      	b.n	80129bc <__ieee754_powf+0x30>
 8012ea6:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8012f24 <__ieee754_powf+0x598>
 8012eaa:	e587      	b.n	80129bc <__ieee754_powf+0x30>
 8012eac:	eeb0 0a48 	vmov.f32	s0, s16
 8012eb0:	e584      	b.n	80129bc <__ieee754_powf+0x30>
 8012eb2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8012eb6:	f43f adbb 	beq.w	8012a30 <__ieee754_powf+0xa4>
 8012eba:	2502      	movs	r5, #2
 8012ebc:	eeb0 0a48 	vmov.f32	s0, s16
 8012ec0:	f000 f906 	bl	80130d0 <fabsf>
 8012ec4:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8012ec8:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8012ecc:	4647      	mov	r7, r8
 8012ece:	d003      	beq.n	8012ed8 <__ieee754_powf+0x54c>
 8012ed0:	f1b8 0f00 	cmp.w	r8, #0
 8012ed4:	f47f addb 	bne.w	8012a8e <__ieee754_powf+0x102>
 8012ed8:	2c00      	cmp	r4, #0
 8012eda:	bfbc      	itt	lt
 8012edc:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8012ee0:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8012ee4:	2e00      	cmp	r6, #0
 8012ee6:	f6bf ad69 	bge.w	80129bc <__ieee754_powf+0x30>
 8012eea:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8012eee:	ea58 0805 	orrs.w	r8, r8, r5
 8012ef2:	f47f adc7 	bne.w	8012a84 <__ieee754_powf+0xf8>
 8012ef6:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012efa:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012efe:	e55d      	b.n	80129bc <__ieee754_powf+0x30>
 8012f00:	ff800000 	.word	0xff800000
 8012f04:	3f317218 	.word	0x3f317218
 8012f08:	3f317200 	.word	0x3f317200
 8012f0c:	35bfbe8c 	.word	0x35bfbe8c
 8012f10:	b5ddea0e 	.word	0xb5ddea0e
 8012f14:	3331bb4c 	.word	0x3331bb4c
 8012f18:	388ab355 	.word	0x388ab355
 8012f1c:	bb360b61 	.word	0xbb360b61
 8012f20:	3e2aaaab 	.word	0x3e2aaaab
 8012f24:	00000000 	.word	0x00000000

08012f28 <atanf>:
 8012f28:	b538      	push	{r3, r4, r5, lr}
 8012f2a:	ee10 5a10 	vmov	r5, s0
 8012f2e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8012f32:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8012f36:	eef0 7a40 	vmov.f32	s15, s0
 8012f3a:	d310      	bcc.n	8012f5e <atanf+0x36>
 8012f3c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8012f40:	d904      	bls.n	8012f4c <atanf+0x24>
 8012f42:	ee70 7a00 	vadd.f32	s15, s0, s0
 8012f46:	eeb0 0a67 	vmov.f32	s0, s15
 8012f4a:	bd38      	pop	{r3, r4, r5, pc}
 8012f4c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8013084 <atanf+0x15c>
 8012f50:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8013088 <atanf+0x160>
 8012f54:	2d00      	cmp	r5, #0
 8012f56:	bfc8      	it	gt
 8012f58:	eef0 7a47 	vmovgt.f32	s15, s14
 8012f5c:	e7f3      	b.n	8012f46 <atanf+0x1e>
 8012f5e:	4b4b      	ldr	r3, [pc, #300]	@ (801308c <atanf+0x164>)
 8012f60:	429c      	cmp	r4, r3
 8012f62:	d810      	bhi.n	8012f86 <atanf+0x5e>
 8012f64:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8012f68:	d20a      	bcs.n	8012f80 <atanf+0x58>
 8012f6a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013090 <atanf+0x168>
 8012f6e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8012f72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012f76:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f7e:	dce2      	bgt.n	8012f46 <atanf+0x1e>
 8012f80:	f04f 33ff 	mov.w	r3, #4294967295
 8012f84:	e013      	b.n	8012fae <atanf+0x86>
 8012f86:	f000 f8a3 	bl	80130d0 <fabsf>
 8012f8a:	4b42      	ldr	r3, [pc, #264]	@ (8013094 <atanf+0x16c>)
 8012f8c:	429c      	cmp	r4, r3
 8012f8e:	d84f      	bhi.n	8013030 <atanf+0x108>
 8012f90:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8012f94:	429c      	cmp	r4, r3
 8012f96:	d841      	bhi.n	801301c <atanf+0xf4>
 8012f98:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012f9c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012fa0:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012fa4:	2300      	movs	r3, #0
 8012fa6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012faa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012fae:	1c5a      	adds	r2, r3, #1
 8012fb0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8012fb4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8013098 <atanf+0x170>
 8012fb8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 801309c <atanf+0x174>
 8012fbc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80130a0 <atanf+0x178>
 8012fc0:	ee66 6a06 	vmul.f32	s13, s12, s12
 8012fc4:	eee6 5a87 	vfma.f32	s11, s13, s14
 8012fc8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80130a4 <atanf+0x17c>
 8012fcc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012fd0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80130a8 <atanf+0x180>
 8012fd4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012fd8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80130ac <atanf+0x184>
 8012fdc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012fe0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80130b0 <atanf+0x188>
 8012fe4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012fe8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80130b4 <atanf+0x18c>
 8012fec:	eea6 5a87 	vfma.f32	s10, s13, s14
 8012ff0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80130b8 <atanf+0x190>
 8012ff4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012ff8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 80130bc <atanf+0x194>
 8012ffc:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013000:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80130c0 <atanf+0x198>
 8013004:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013008:	ee27 7a26 	vmul.f32	s14, s14, s13
 801300c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013010:	ee27 7a87 	vmul.f32	s14, s15, s14
 8013014:	d121      	bne.n	801305a <atanf+0x132>
 8013016:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801301a:	e794      	b.n	8012f46 <atanf+0x1e>
 801301c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013020:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013024:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013028:	2301      	movs	r3, #1
 801302a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801302e:	e7be      	b.n	8012fae <atanf+0x86>
 8013030:	4b24      	ldr	r3, [pc, #144]	@ (80130c4 <atanf+0x19c>)
 8013032:	429c      	cmp	r4, r3
 8013034:	d80b      	bhi.n	801304e <atanf+0x126>
 8013036:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801303a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801303e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013042:	2302      	movs	r3, #2
 8013044:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013048:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801304c:	e7af      	b.n	8012fae <atanf+0x86>
 801304e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013052:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013056:	2303      	movs	r3, #3
 8013058:	e7a9      	b.n	8012fae <atanf+0x86>
 801305a:	4a1b      	ldr	r2, [pc, #108]	@ (80130c8 <atanf+0x1a0>)
 801305c:	491b      	ldr	r1, [pc, #108]	@ (80130cc <atanf+0x1a4>)
 801305e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013062:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013066:	edd3 6a00 	vldr	s13, [r3]
 801306a:	ee37 7a66 	vsub.f32	s14, s14, s13
 801306e:	2d00      	cmp	r5, #0
 8013070:	ee37 7a67 	vsub.f32	s14, s14, s15
 8013074:	edd2 7a00 	vldr	s15, [r2]
 8013078:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801307c:	bfb8      	it	lt
 801307e:	eef1 7a67 	vneglt.f32	s15, s15
 8013082:	e760      	b.n	8012f46 <atanf+0x1e>
 8013084:	bfc90fdb 	.word	0xbfc90fdb
 8013088:	3fc90fdb 	.word	0x3fc90fdb
 801308c:	3edfffff 	.word	0x3edfffff
 8013090:	7149f2ca 	.word	0x7149f2ca
 8013094:	3f97ffff 	.word	0x3f97ffff
 8013098:	3c8569d7 	.word	0x3c8569d7
 801309c:	3d4bda59 	.word	0x3d4bda59
 80130a0:	bd6ef16b 	.word	0xbd6ef16b
 80130a4:	3d886b35 	.word	0x3d886b35
 80130a8:	3dba2e6e 	.word	0x3dba2e6e
 80130ac:	3e124925 	.word	0x3e124925
 80130b0:	3eaaaaab 	.word	0x3eaaaaab
 80130b4:	bd15a221 	.word	0xbd15a221
 80130b8:	bd9d8795 	.word	0xbd9d8795
 80130bc:	bde38e38 	.word	0xbde38e38
 80130c0:	be4ccccd 	.word	0xbe4ccccd
 80130c4:	401bffff 	.word	0x401bffff
 80130c8:	08013a64 	.word	0x08013a64
 80130cc:	08013a54 	.word	0x08013a54

080130d0 <fabsf>:
 80130d0:	ee10 3a10 	vmov	r3, s0
 80130d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80130d8:	ee00 3a10 	vmov	s0, r3
 80130dc:	4770      	bx	lr
	...

080130e0 <scalbnf>:
 80130e0:	ee10 3a10 	vmov	r3, s0
 80130e4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80130e8:	d02b      	beq.n	8013142 <scalbnf+0x62>
 80130ea:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80130ee:	d302      	bcc.n	80130f6 <scalbnf+0x16>
 80130f0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80130f4:	4770      	bx	lr
 80130f6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80130fa:	d123      	bne.n	8013144 <scalbnf+0x64>
 80130fc:	4b24      	ldr	r3, [pc, #144]	@ (8013190 <scalbnf+0xb0>)
 80130fe:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8013194 <scalbnf+0xb4>
 8013102:	4298      	cmp	r0, r3
 8013104:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013108:	db17      	blt.n	801313a <scalbnf+0x5a>
 801310a:	ee10 3a10 	vmov	r3, s0
 801310e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013112:	3a19      	subs	r2, #25
 8013114:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8013118:	4288      	cmp	r0, r1
 801311a:	dd15      	ble.n	8013148 <scalbnf+0x68>
 801311c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8013198 <scalbnf+0xb8>
 8013120:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801319c <scalbnf+0xbc>
 8013124:	ee10 3a10 	vmov	r3, s0
 8013128:	eeb0 7a67 	vmov.f32	s14, s15
 801312c:	2b00      	cmp	r3, #0
 801312e:	bfb8      	it	lt
 8013130:	eef0 7a66 	vmovlt.f32	s15, s13
 8013134:	ee27 0a87 	vmul.f32	s0, s15, s14
 8013138:	4770      	bx	lr
 801313a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80131a0 <scalbnf+0xc0>
 801313e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013142:	4770      	bx	lr
 8013144:	0dd2      	lsrs	r2, r2, #23
 8013146:	e7e5      	b.n	8013114 <scalbnf+0x34>
 8013148:	4410      	add	r0, r2
 801314a:	28fe      	cmp	r0, #254	@ 0xfe
 801314c:	dce6      	bgt.n	801311c <scalbnf+0x3c>
 801314e:	2800      	cmp	r0, #0
 8013150:	dd06      	ble.n	8013160 <scalbnf+0x80>
 8013152:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013156:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801315a:	ee00 3a10 	vmov	s0, r3
 801315e:	4770      	bx	lr
 8013160:	f110 0f16 	cmn.w	r0, #22
 8013164:	da09      	bge.n	801317a <scalbnf+0x9a>
 8013166:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80131a0 <scalbnf+0xc0>
 801316a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80131a4 <scalbnf+0xc4>
 801316e:	ee10 3a10 	vmov	r3, s0
 8013172:	eeb0 7a67 	vmov.f32	s14, s15
 8013176:	2b00      	cmp	r3, #0
 8013178:	e7d9      	b.n	801312e <scalbnf+0x4e>
 801317a:	3019      	adds	r0, #25
 801317c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013180:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8013184:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80131a8 <scalbnf+0xc8>
 8013188:	ee07 3a90 	vmov	s15, r3
 801318c:	e7d7      	b.n	801313e <scalbnf+0x5e>
 801318e:	bf00      	nop
 8013190:	ffff3cb0 	.word	0xffff3cb0
 8013194:	4c000000 	.word	0x4c000000
 8013198:	7149f2ca 	.word	0x7149f2ca
 801319c:	f149f2ca 	.word	0xf149f2ca
 80131a0:	0da24260 	.word	0x0da24260
 80131a4:	8da24260 	.word	0x8da24260
 80131a8:	33000000 	.word	0x33000000

080131ac <with_errnof>:
 80131ac:	b510      	push	{r4, lr}
 80131ae:	ed2d 8b02 	vpush	{d8}
 80131b2:	eeb0 8a40 	vmov.f32	s16, s0
 80131b6:	4604      	mov	r4, r0
 80131b8:	f7fd fada 	bl	8010770 <__errno>
 80131bc:	eeb0 0a48 	vmov.f32	s0, s16
 80131c0:	ecbd 8b02 	vpop	{d8}
 80131c4:	6004      	str	r4, [r0, #0]
 80131c6:	bd10      	pop	{r4, pc}

080131c8 <xflowf>:
 80131c8:	b130      	cbz	r0, 80131d8 <xflowf+0x10>
 80131ca:	eef1 7a40 	vneg.f32	s15, s0
 80131ce:	ee27 0a80 	vmul.f32	s0, s15, s0
 80131d2:	2022      	movs	r0, #34	@ 0x22
 80131d4:	f7ff bfea 	b.w	80131ac <with_errnof>
 80131d8:	eef0 7a40 	vmov.f32	s15, s0
 80131dc:	e7f7      	b.n	80131ce <xflowf+0x6>
	...

080131e0 <__math_uflowf>:
 80131e0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80131e8 <__math_uflowf+0x8>
 80131e4:	f7ff bff0 	b.w	80131c8 <xflowf>
 80131e8:	10000000 	.word	0x10000000

080131ec <__math_oflowf>:
 80131ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80131f4 <__math_oflowf+0x8>
 80131f0:	f7ff bfea 	b.w	80131c8 <xflowf>
 80131f4:	70000000 	.word	0x70000000

080131f8 <_init>:
 80131f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131fa:	bf00      	nop
 80131fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131fe:	bc08      	pop	{r3}
 8013200:	469e      	mov	lr, r3
 8013202:	4770      	bx	lr

08013204 <_fini>:
 8013204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013206:	bf00      	nop
 8013208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801320a:	bc08      	pop	{r3}
 801320c:	469e      	mov	lr, r3
 801320e:	4770      	bx	lr
