/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC */
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000043u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 7
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 5
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 6
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 7
#define ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sarmux_8__VNEG0 0
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_intClock__DIV_ID 0x00000043u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x20000u
#define ADC_IRQ__INTC_NUMBER 17u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2S */
#define I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL5
#define I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL5
#define I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL5
#define I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL5
#define I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK5
#define I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK5
#define I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK5
#define I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK5
#define I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define I2S_bI2S_BitCounter__CONTROL_REG CYREG_UDB_W8_CTL5
#define I2S_bI2S_BitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST5
#define I2S_bI2S_BitCounter__COUNT_REG CYREG_UDB_W8_CTL5
#define I2S_bI2S_BitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST5
#define I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define I2S_bI2S_BitCounter__PERIOD_REG CYREG_UDB_W8_MSK5
#define I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST5
#define I2S_bI2S_BitCounter_ST__MASK_REG CYREG_UDB_W8_MSK5
#define I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define I2S_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST5
#define I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST5
#define I2S_bI2S_BitCounter_ST__STATUS_REG CYREG_UDB_W8_ST5
#define I2S_bI2S_CtlReg__0__MASK 0x01u
#define I2S_bI2S_CtlReg__0__POS 0
#define I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL6
#define I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL6
#define I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL6
#define I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL6
#define I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK6
#define I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK6
#define I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK6
#define I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK6
#define I2S_bI2S_CtlReg__2__MASK 0x04u
#define I2S_bI2S_CtlReg__2__POS 2
#define I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define I2S_bI2S_CtlReg__CONTROL_REG CYREG_UDB_W8_CTL6
#define I2S_bI2S_CtlReg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST6
#define I2S_bI2S_CtlReg__COUNT_REG CYREG_UDB_W8_CTL6
#define I2S_bI2S_CtlReg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST6
#define I2S_bI2S_CtlReg__MASK 0x05u
#define I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK6
#define I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK6
#define I2S_bI2S_CtlReg__PERIOD_REG CYREG_UDB_W8_MSK6
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG CYREG_UDB_W16_A05
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG CYREG_UDB_W16_A15
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG CYREG_UDB_W16_D05
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG CYREG_UDB_W16_D15
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG CYREG_UDB_W16_F05
#define I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG CYREG_UDB_W16_F15
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG CYREG_UDB_CAT16_A5
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG CYREG_UDB_W8_A05
#define I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG CYREG_UDB_W8_A15
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG CYREG_UDB_CAT16_D5
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG CYREG_UDB_W8_D05
#define I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG CYREG_UDB_W8_D15
#define I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG CYREG_UDB_CAT16_F5
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG CYREG_UDB_W8_F05
#define I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG CYREG_UDB_W8_F15
#define I2S_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define I2S_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define I2S_bI2S_Tx_STS_0__Sts__0__MASK 0x01u
#define I2S_bI2S_Tx_STS_0__Sts__0__POS 0
#define I2S_bI2S_Tx_STS_0__Sts__1__MASK 0x02u
#define I2S_bI2S_Tx_STS_0__Sts__1__POS 1
#define I2S_bI2S_Tx_STS_0__Sts__MASK 0x03u
#define I2S_bI2S_Tx_STS_0__Sts__MASK_REG CYREG_UDB_W8_MSK7
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define I2S_bI2S_Tx_STS_0__Sts__STATUS_REG CYREG_UDB_W8_ST7

/* LED */
#define LED__0__DR CYREG_GPIO_PRT5_DR
#define LED__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LED__0__HSIOM_MASK 0x000F0000u
#define LED__0__HSIOM_SHIFT 16u
#define LED__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED__0__INTR CYREG_GPIO_PRT5_INTR
#define LED__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED__0__MASK 0x10u
#define LED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED__0__PC CYREG_GPIO_PRT5_PC
#define LED__0__PC2 CYREG_GPIO_PRT5_PC2
#define LED__0__PORT 5u
#define LED__0__PS CYREG_GPIO_PRT5_PS
#define LED__0__SHIFT 4u
#define LED__DR CYREG_GPIO_PRT5_DR
#define LED__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED__INTR CYREG_GPIO_PRT5_INTR
#define LED__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED__MASK 0x10u
#define LED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED__PC CYREG_GPIO_PRT5_PC
#define LED__PC2 CYREG_GPIO_PRT5_PC2
#define LED__PORT 5u
#define LED__PS CYREG_GPIO_PRT5_PS
#define LED__SHIFT 4u

/* SPI */
#define SPI_miso_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_miso_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_miso_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_miso_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_miso_m__0__HSIOM_GPIO 0u
#define SPI_miso_m__0__HSIOM_I2C 14u
#define SPI_miso_m__0__HSIOM_I2C_SDA 14u
#define SPI_miso_m__0__HSIOM_MASK 0x000000F0u
#define SPI_miso_m__0__HSIOM_SHIFT 4u
#define SPI_miso_m__0__HSIOM_SPI 15u
#define SPI_miso_m__0__HSIOM_SPI_MISO 15u
#define SPI_miso_m__0__HSIOM_UART 9u
#define SPI_miso_m__0__HSIOM_UART_TX 9u
#define SPI_miso_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_miso_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_miso_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_miso_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_miso_m__0__MASK 0x02u
#define SPI_miso_m__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_miso_m__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_miso_m__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_miso_m__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_miso_m__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_miso_m__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_miso_m__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_miso_m__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_miso_m__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_miso_m__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_miso_m__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_miso_m__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_miso_m__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_miso_m__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_miso_m__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_miso_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_miso_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_miso_m__0__PORT 2u
#define SPI_miso_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_miso_m__0__SHIFT 1u
#define SPI_miso_m__DR CYREG_GPIO_PRT2_DR
#define SPI_miso_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_miso_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_miso_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_miso_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_miso_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_miso_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_miso_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_miso_m__MASK 0x02u
#define SPI_miso_m__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_miso_m__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_miso_m__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_miso_m__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_miso_m__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_miso_m__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_miso_m__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_miso_m__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_miso_m__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_miso_m__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_miso_m__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_miso_m__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_miso_m__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_miso_m__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_miso_m__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_miso_m__PC CYREG_GPIO_PRT2_PC
#define SPI_miso_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_miso_m__PORT 2u
#define SPI_miso_m__PS CYREG_GPIO_PRT2_PS
#define SPI_miso_m__SHIFT 1u
#define SPI_mosi_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_mosi_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_mosi_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_mosi_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_mosi_m__0__HSIOM_GPIO 0u
#define SPI_mosi_m__0__HSIOM_I2C 14u
#define SPI_mosi_m__0__HSIOM_I2C_SCL 14u
#define SPI_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define SPI_mosi_m__0__HSIOM_SHIFT 0u
#define SPI_mosi_m__0__HSIOM_SPI 15u
#define SPI_mosi_m__0__HSIOM_SPI_MOSI 15u
#define SPI_mosi_m__0__HSIOM_UART 9u
#define SPI_mosi_m__0__HSIOM_UART_RX 9u
#define SPI_mosi_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_mosi_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_mosi_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_mosi_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_mosi_m__0__MASK 0x01u
#define SPI_mosi_m__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SPI_mosi_m__0__OUT_SEL_SHIFT 0u
#define SPI_mosi_m__0__OUT_SEL_VAL -1u
#define SPI_mosi_m__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_mosi_m__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_mosi_m__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_mosi_m__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_mosi_m__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_mosi_m__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_mosi_m__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_mosi_m__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_mosi_m__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_mosi_m__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_mosi_m__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_mosi_m__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_mosi_m__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_mosi_m__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_mosi_m__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_mosi_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_mosi_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_mosi_m__0__PORT 2u
#define SPI_mosi_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_mosi_m__0__SHIFT 0u
#define SPI_mosi_m__DR CYREG_GPIO_PRT2_DR
#define SPI_mosi_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_mosi_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_mosi_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_mosi_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_mosi_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_mosi_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_mosi_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_mosi_m__MASK 0x01u
#define SPI_mosi_m__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_mosi_m__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_mosi_m__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_mosi_m__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_mosi_m__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_mosi_m__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_mosi_m__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_mosi_m__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_mosi_m__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_mosi_m__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_mosi_m__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_mosi_m__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_mosi_m__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_mosi_m__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_mosi_m__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_mosi_m__PC CYREG_GPIO_PRT2_PC
#define SPI_mosi_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_mosi_m__PORT 2u
#define SPI_mosi_m__PS CYREG_GPIO_PRT2_PS
#define SPI_mosi_m__SHIFT 0u
#define SPI_reset__0__DR CYREG_GPIO_PRT2_DR
#define SPI_reset__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_reset__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_reset__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_reset__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_reset__0__HSIOM_MASK 0x000F0000u
#define SPI_reset__0__HSIOM_SHIFT 16u
#define SPI_reset__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_reset__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_reset__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_reset__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_reset__0__MASK 0x10u
#define SPI_reset__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_reset__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_reset__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_reset__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_reset__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_reset__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_reset__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_reset__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_reset__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_reset__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_reset__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_reset__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_reset__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_reset__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_reset__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_reset__0__PC CYREG_GPIO_PRT2_PC
#define SPI_reset__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_reset__0__PORT 2u
#define SPI_reset__0__PS CYREG_GPIO_PRT2_PS
#define SPI_reset__0__SHIFT 4u
#define SPI_reset__DR CYREG_GPIO_PRT2_DR
#define SPI_reset__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_reset__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_reset__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_reset__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_reset__INTR CYREG_GPIO_PRT2_INTR
#define SPI_reset__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_reset__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_reset__MASK 0x10u
#define SPI_reset__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_reset__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_reset__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_reset__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_reset__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_reset__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_reset__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_reset__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_reset__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_reset__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_reset__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_reset__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_reset__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_reset__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_reset__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_reset__PC CYREG_GPIO_PRT2_PC
#define SPI_reset__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_reset__PORT 2u
#define SPI_reset__PS CYREG_GPIO_PRT2_PS
#define SPI_reset__SHIFT 4u
#define SPI_RxDMA__CH_CTL CYREG_DMAC_CH_CTL0
#define SPI_RxDMA__CHANNEL_NUMBER 0
#define SPI_RxDMA__DESCR_PING_CTL CYREG_DMAC_DESCR0_PING_CTL
#define SPI_RxDMA__DESCR_PING_DST CYREG_DMAC_DESCR0_PING_DST
#define SPI_RxDMA__DESCR_PING_SRC CYREG_DMAC_DESCR0_PING_SRC
#define SPI_RxDMA__DESCR_PING_STATUS CYREG_DMAC_DESCR0_PING_STATUS
#define SPI_RxDMA__DESCR_PONG_CTL CYREG_DMAC_DESCR0_PONG_CTL
#define SPI_RxDMA__DESCR_PONG_DST CYREG_DMAC_DESCR0_PONG_DST
#define SPI_RxDMA__DESCR_PONG_SRC CYREG_DMAC_DESCR0_PONG_SRC
#define SPI_RxDMA__DESCR_PONG_STATUS CYREG_DMAC_DESCR0_PONG_STATUS
#define SPI_RxDMA__PRIORITY 1
#define SPI_RxDMA__TR_GROUP 0u
#define SPI_RxDMA__TR_OUTPUT 0u
#define SPI_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SPI_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SPI_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SPI_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SPI_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SPI_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SPI_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SPI_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SPI_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SPI_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SPI_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_SCB__SS0_POSISTION 0u
#define SPI_SCB__SS1_POSISTION 1u
#define SPI_SCB__SS2_POSISTION 2u
#define SPI_SCB__SS3_POSISTION 3u
#define SPI_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPI_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SPI_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SPI_SCB_IRQ__INTC_MASK 0x400u
#define SPI_SCB_IRQ__INTC_NUMBER 10u
#define SPI_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define SPI_SCB_IRQ__INTC_PRIOR_NUM 3u
#define SPI_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define SPI_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define SPI_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define SPI_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define SPI_SCBCLK__DIV_ID 0x00000040u
#define SPI_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define SPI_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPI_sclk_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_sclk_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_sclk_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_sclk_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_sclk_m__0__HSIOM_GPIO 0u
#define SPI_sclk_m__0__HSIOM_MASK 0x00000F00u
#define SPI_sclk_m__0__HSIOM_SHIFT 8u
#define SPI_sclk_m__0__HSIOM_SPI 15u
#define SPI_sclk_m__0__HSIOM_SPI_CLK 15u
#define SPI_sclk_m__0__HSIOM_UART 9u
#define SPI_sclk_m__0__HSIOM_UART_CTS 9u
#define SPI_sclk_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_sclk_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_sclk_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_sclk_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_sclk_m__0__MASK 0x04u
#define SPI_sclk_m__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SPI_sclk_m__0__OUT_SEL_SHIFT 4u
#define SPI_sclk_m__0__OUT_SEL_VAL -1u
#define SPI_sclk_m__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_sclk_m__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_sclk_m__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_sclk_m__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_sclk_m__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_sclk_m__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_sclk_m__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_sclk_m__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_sclk_m__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_sclk_m__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_sclk_m__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_sclk_m__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_sclk_m__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_sclk_m__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_sclk_m__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_sclk_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_sclk_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_sclk_m__0__PORT 2u
#define SPI_sclk_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_sclk_m__0__SHIFT 2u
#define SPI_sclk_m__DR CYREG_GPIO_PRT2_DR
#define SPI_sclk_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_sclk_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_sclk_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_sclk_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_sclk_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_sclk_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_sclk_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_sclk_m__MASK 0x04u
#define SPI_sclk_m__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_sclk_m__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_sclk_m__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_sclk_m__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_sclk_m__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_sclk_m__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_sclk_m__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_sclk_m__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_sclk_m__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_sclk_m__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_sclk_m__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_sclk_m__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_sclk_m__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_sclk_m__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_sclk_m__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_sclk_m__PC CYREG_GPIO_PRT2_PC
#define SPI_sclk_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_sclk_m__PORT 2u
#define SPI_sclk_m__PS CYREG_GPIO_PRT2_PS
#define SPI_sclk_m__SHIFT 2u
#define SPI_ss0_m__0__DR CYREG_GPIO_PRT2_DR
#define SPI_ss0_m__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_ss0_m__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_ss0_m__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_ss0_m__0__HSIOM_GPIO 0u
#define SPI_ss0_m__0__HSIOM_MASK 0x0000F000u
#define SPI_ss0_m__0__HSIOM_SHIFT 12u
#define SPI_ss0_m__0__HSIOM_SPI 15u
#define SPI_ss0_m__0__HSIOM_SPI_SELECT0 15u
#define SPI_ss0_m__0__HSIOM_UART 9u
#define SPI_ss0_m__0__HSIOM_UART_RTS 9u
#define SPI_ss0_m__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_ss0_m__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_ss0_m__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_ss0_m__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_ss0_m__0__MASK 0x08u
#define SPI_ss0_m__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define SPI_ss0_m__0__OUT_SEL_SHIFT 6u
#define SPI_ss0_m__0__OUT_SEL_VAL -1u
#define SPI_ss0_m__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_ss0_m__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_ss0_m__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_ss0_m__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_ss0_m__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_ss0_m__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_ss0_m__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_ss0_m__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_ss0_m__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_ss0_m__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_ss0_m__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_ss0_m__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_ss0_m__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_ss0_m__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_ss0_m__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_ss0_m__0__PC CYREG_GPIO_PRT2_PC
#define SPI_ss0_m__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_ss0_m__0__PORT 2u
#define SPI_ss0_m__0__PS CYREG_GPIO_PRT2_PS
#define SPI_ss0_m__0__SHIFT 3u
#define SPI_ss0_m__DR CYREG_GPIO_PRT2_DR
#define SPI_ss0_m__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_ss0_m__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_ss0_m__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_ss0_m__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_ss0_m__INTR CYREG_GPIO_PRT2_INTR
#define SPI_ss0_m__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_ss0_m__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_ss0_m__MASK 0x08u
#define SPI_ss0_m__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_ss0_m__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_ss0_m__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_ss0_m__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_ss0_m__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_ss0_m__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_ss0_m__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_ss0_m__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_ss0_m__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_ss0_m__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_ss0_m__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_ss0_m__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_ss0_m__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_ss0_m__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_ss0_m__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_ss0_m__PC CYREG_GPIO_PRT2_PC
#define SPI_ss0_m__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_ss0_m__PORT 2u
#define SPI_ss0_m__PS CYREG_GPIO_PRT2_PS
#define SPI_ss0_m__SHIFT 3u
#define SPI_TxDMA__CH_CTL CYREG_DMAC_CH_CTL2
#define SPI_TxDMA__CHANNEL_NUMBER 2
#define SPI_TxDMA__DESCR_PING_CTL CYREG_DMAC_DESCR2_PING_CTL
#define SPI_TxDMA__DESCR_PING_DST CYREG_DMAC_DESCR2_PING_DST
#define SPI_TxDMA__DESCR_PING_SRC CYREG_DMAC_DESCR2_PING_SRC
#define SPI_TxDMA__DESCR_PING_STATUS CYREG_DMAC_DESCR2_PING_STATUS
#define SPI_TxDMA__DESCR_PONG_CTL CYREG_DMAC_DESCR2_PONG_CTL
#define SPI_TxDMA__DESCR_PONG_DST CYREG_DMAC_DESCR2_PONG_DST
#define SPI_TxDMA__DESCR_PONG_SRC CYREG_DMAC_DESCR2_PONG_SRC
#define SPI_TxDMA__DESCR_PONG_STATUS CYREG_DMAC_DESCR2_PONG_STATUS
#define SPI_TxDMA__PRIORITY 1
#define SPI_TxDMA__TR_GROUP 0u
#define SPI_TxDMA__TR_OUTPUT 2u

/* pot1 */
#define pot1__0__DR CYREG_GPIO_PRT2_DR
#define pot1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define pot1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define pot1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define pot1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define pot1__0__HSIOM_MASK 0xF0000000u
#define pot1__0__HSIOM_SHIFT 28u
#define pot1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define pot1__0__INTR CYREG_GPIO_PRT2_INTR
#define pot1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define pot1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define pot1__0__MASK 0x80u
#define pot1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pot1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pot1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pot1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pot1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pot1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pot1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pot1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pot1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pot1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pot1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pot1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pot1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pot1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pot1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pot1__0__PC CYREG_GPIO_PRT2_PC
#define pot1__0__PC2 CYREG_GPIO_PRT2_PC2
#define pot1__0__PORT 2u
#define pot1__0__PS CYREG_GPIO_PRT2_PS
#define pot1__0__SHIFT 7u
#define pot1__DR CYREG_GPIO_PRT2_DR
#define pot1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define pot1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define pot1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define pot1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define pot1__INTR CYREG_GPIO_PRT2_INTR
#define pot1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define pot1__INTSTAT CYREG_GPIO_PRT2_INTR
#define pot1__MASK 0x80u
#define pot1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pot1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pot1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pot1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pot1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pot1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pot1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pot1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pot1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pot1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pot1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pot1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pot1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pot1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pot1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pot1__PC CYREG_GPIO_PRT2_PC
#define pot1__PC2 CYREG_GPIO_PRT2_PC2
#define pot1__PORT 2u
#define pot1__PS CYREG_GPIO_PRT2_PS
#define pot1__SHIFT 7u

/* pot2 */
#define pot2__0__DR CYREG_GPIO_PRT2_DR
#define pot2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define pot2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define pot2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define pot2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define pot2__0__HSIOM_MASK 0x00F00000u
#define pot2__0__HSIOM_SHIFT 20u
#define pot2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define pot2__0__INTR CYREG_GPIO_PRT2_INTR
#define pot2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define pot2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define pot2__0__MASK 0x20u
#define pot2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pot2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pot2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pot2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pot2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pot2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pot2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pot2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pot2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pot2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pot2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pot2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pot2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pot2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pot2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pot2__0__PC CYREG_GPIO_PRT2_PC
#define pot2__0__PC2 CYREG_GPIO_PRT2_PC2
#define pot2__0__PORT 2u
#define pot2__0__PS CYREG_GPIO_PRT2_PS
#define pot2__0__SHIFT 5u
#define pot2__DR CYREG_GPIO_PRT2_DR
#define pot2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define pot2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define pot2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define pot2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define pot2__INTR CYREG_GPIO_PRT2_INTR
#define pot2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define pot2__INTSTAT CYREG_GPIO_PRT2_INTR
#define pot2__MASK 0x20u
#define pot2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pot2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pot2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pot2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pot2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pot2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pot2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pot2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pot2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pot2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pot2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pot2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pot2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pot2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pot2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pot2__PC CYREG_GPIO_PRT2_PC
#define pot2__PC2 CYREG_GPIO_PRT2_PC2
#define pot2__PORT 2u
#define pot2__PS CYREG_GPIO_PRT2_PS
#define pot2__SHIFT 5u

/* pot3 */
#define pot3__0__DR CYREG_GPIO_PRT2_DR
#define pot3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define pot3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define pot3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define pot3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define pot3__0__HSIOM_MASK 0x0F000000u
#define pot3__0__HSIOM_SHIFT 24u
#define pot3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define pot3__0__INTR CYREG_GPIO_PRT2_INTR
#define pot3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define pot3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define pot3__0__MASK 0x40u
#define pot3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pot3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pot3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pot3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pot3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pot3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pot3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pot3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pot3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pot3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pot3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pot3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pot3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pot3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pot3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pot3__0__PC CYREG_GPIO_PRT2_PC
#define pot3__0__PC2 CYREG_GPIO_PRT2_PC2
#define pot3__0__PORT 2u
#define pot3__0__PS CYREG_GPIO_PRT2_PS
#define pot3__0__SHIFT 6u
#define pot3__DR CYREG_GPIO_PRT2_DR
#define pot3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define pot3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define pot3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define pot3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define pot3__INTR CYREG_GPIO_PRT2_INTR
#define pot3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define pot3__INTSTAT CYREG_GPIO_PRT2_INTR
#define pot3__MASK 0x40u
#define pot3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define pot3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define pot3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define pot3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define pot3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define pot3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define pot3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define pot3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define pot3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define pot3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define pot3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define pot3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define pot3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define pot3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define pot3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define pot3__PC CYREG_GPIO_PRT2_PC
#define pot3__PC2 CYREG_GPIO_PRT2_PC2
#define pot3__PORT 2u
#define pot3__PS CYREG_GPIO_PRT2_PS
#define pot3__SHIFT 6u

/* pot4 */
#define pot4__0__DR CYREG_GPIO_PRT1_DR
#define pot4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pot4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pot4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pot4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define pot4__0__HSIOM_MASK 0x00000F00u
#define pot4__0__HSIOM_SHIFT 8u
#define pot4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pot4__0__INTR CYREG_GPIO_PRT1_INTR
#define pot4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pot4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define pot4__0__MASK 0x04u
#define pot4__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define pot4__0__OUT_SEL_SHIFT 4u
#define pot4__0__OUT_SEL_VAL 0u
#define pot4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pot4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pot4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pot4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pot4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pot4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pot4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pot4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pot4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pot4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pot4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pot4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pot4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pot4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pot4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pot4__0__PC CYREG_GPIO_PRT1_PC
#define pot4__0__PC2 CYREG_GPIO_PRT1_PC2
#define pot4__0__PORT 1u
#define pot4__0__PS CYREG_GPIO_PRT1_PS
#define pot4__0__SHIFT 2u
#define pot4__DR CYREG_GPIO_PRT1_DR
#define pot4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define pot4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define pot4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define pot4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define pot4__INTR CYREG_GPIO_PRT1_INTR
#define pot4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define pot4__INTSTAT CYREG_GPIO_PRT1_INTR
#define pot4__MASK 0x04u
#define pot4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pot4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pot4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pot4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pot4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pot4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pot4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pot4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pot4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pot4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pot4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pot4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pot4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pot4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pot4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pot4__PC CYREG_GPIO_PRT1_PC
#define pot4__PC2 CYREG_GPIO_PRT1_PC2
#define pot4__PORT 1u
#define pot4__PS CYREG_GPIO_PRT1_PS
#define pot4__SHIFT 2u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_1__DIV_ID 0x00000042u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_2__DIV_ID 0x000000C0u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_24_5_CTL
#define Clock_2__FRAC_MASK 0x000000F8u
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Clock_3 */
#define Clock_3__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define Clock_3__DIV_ID 0x00000041u
#define Clock_3__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_3__PA_DIV_ID 0x000000FFu

/* trigger */
#define trigger__0__DR CYREG_GPIO_PRT0_DR
#define trigger__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define trigger__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define trigger__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define trigger__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define trigger__0__HSIOM_MASK 0x0000000Fu
#define trigger__0__HSIOM_SHIFT 0u
#define trigger__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define trigger__0__INTR CYREG_GPIO_PRT0_INTR
#define trigger__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define trigger__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define trigger__0__MASK 0x01u
#define trigger__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define trigger__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define trigger__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define trigger__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define trigger__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define trigger__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define trigger__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define trigger__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define trigger__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define trigger__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define trigger__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define trigger__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define trigger__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define trigger__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define trigger__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define trigger__0__PC CYREG_GPIO_PRT0_PC
#define trigger__0__PC2 CYREG_GPIO_PRT0_PC2
#define trigger__0__PORT 0u
#define trigger__0__PS CYREG_GPIO_PRT0_PS
#define trigger__0__SHIFT 0u
#define trigger__DR CYREG_GPIO_PRT0_DR
#define trigger__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define trigger__DR_INV CYREG_GPIO_PRT0_DR_INV
#define trigger__DR_SET CYREG_GPIO_PRT0_DR_SET
#define trigger__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define trigger__INTR CYREG_GPIO_PRT0_INTR
#define trigger__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define trigger__INTSTAT CYREG_GPIO_PRT0_INTR
#define trigger__MASK 0x01u
#define trigger__PA__CFG0 CYREG_UDB_PA4_CFG0
#define trigger__PA__CFG1 CYREG_UDB_PA4_CFG1
#define trigger__PA__CFG10 CYREG_UDB_PA4_CFG10
#define trigger__PA__CFG11 CYREG_UDB_PA4_CFG11
#define trigger__PA__CFG12 CYREG_UDB_PA4_CFG12
#define trigger__PA__CFG13 CYREG_UDB_PA4_CFG13
#define trigger__PA__CFG14 CYREG_UDB_PA4_CFG14
#define trigger__PA__CFG2 CYREG_UDB_PA4_CFG2
#define trigger__PA__CFG3 CYREG_UDB_PA4_CFG3
#define trigger__PA__CFG4 CYREG_UDB_PA4_CFG4
#define trigger__PA__CFG5 CYREG_UDB_PA4_CFG5
#define trigger__PA__CFG6 CYREG_UDB_PA4_CFG6
#define trigger__PA__CFG7 CYREG_UDB_PA4_CFG7
#define trigger__PA__CFG8 CYREG_UDB_PA4_CFG8
#define trigger__PA__CFG9 CYREG_UDB_PA4_CFG9
#define trigger__PC CYREG_GPIO_PRT0_PC
#define trigger__PC2 CYREG_GPIO_PRT0_PC2
#define trigger__PORT 0u
#define trigger__PS CYREG_GPIO_PRT0_PS
#define trigger__SHIFT 0u

/* I2STxDMA */
#define I2STxDMA__CH_CTL CYREG_DMAC_CH_CTL1
#define I2STxDMA__CHANNEL_NUMBER 1
#define I2STxDMA__DESCR_PING_CTL CYREG_DMAC_DESCR1_PING_CTL
#define I2STxDMA__DESCR_PING_DST CYREG_DMAC_DESCR1_PING_DST
#define I2STxDMA__DESCR_PING_SRC CYREG_DMAC_DESCR1_PING_SRC
#define I2STxDMA__DESCR_PING_STATUS CYREG_DMAC_DESCR1_PING_STATUS
#define I2STxDMA__DESCR_PONG_CTL CYREG_DMAC_DESCR1_PONG_CTL
#define I2STxDMA__DESCR_PONG_DST CYREG_DMAC_DESCR1_PONG_DST
#define I2STxDMA__DESCR_PONG_SRC CYREG_DMAC_DESCR1_PONG_SRC
#define I2STxDMA__DESCR_PONG_STATUS CYREG_DMAC_DESCR1_PONG_STATUS
#define I2STxDMA__PRIORITY 0
#define I2STxDMA__TR_GROUP 0u
#define I2STxDMA__TR_OUTPUT 1u

/* CodecI2CM */
#define CodecI2CM_SCB__CTRL CYREG_SCB0_CTRL
#define CodecI2CM_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define CodecI2CM_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define CodecI2CM_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define CodecI2CM_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define CodecI2CM_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define CodecI2CM_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define CodecI2CM_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define CodecI2CM_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define CodecI2CM_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define CodecI2CM_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define CodecI2CM_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define CodecI2CM_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define CodecI2CM_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define CodecI2CM_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define CodecI2CM_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define CodecI2CM_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define CodecI2CM_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define CodecI2CM_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define CodecI2CM_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define CodecI2CM_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define CodecI2CM_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define CodecI2CM_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define CodecI2CM_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define CodecI2CM_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define CodecI2CM_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define CodecI2CM_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define CodecI2CM_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define CodecI2CM_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define CodecI2CM_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define CodecI2CM_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define CodecI2CM_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define CodecI2CM_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define CodecI2CM_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define CodecI2CM_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define CodecI2CM_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define CodecI2CM_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define CodecI2CM_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define CodecI2CM_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define CodecI2CM_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define CodecI2CM_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define CodecI2CM_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define CodecI2CM_SCB__INTR_M CYREG_SCB0_INTR_M
#define CodecI2CM_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define CodecI2CM_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define CodecI2CM_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define CodecI2CM_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define CodecI2CM_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define CodecI2CM_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define CodecI2CM_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define CodecI2CM_SCB__INTR_S CYREG_SCB0_INTR_S
#define CodecI2CM_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define CodecI2CM_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define CodecI2CM_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define CodecI2CM_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define CodecI2CM_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define CodecI2CM_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define CodecI2CM_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define CodecI2CM_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define CodecI2CM_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define CodecI2CM_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define CodecI2CM_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define CodecI2CM_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define CodecI2CM_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define CodecI2CM_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define CodecI2CM_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define CodecI2CM_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define CodecI2CM_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define CodecI2CM_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define CodecI2CM_SCB__SS0_POSISTION 0u
#define CodecI2CM_SCB__SS1_POSISTION 1u
#define CodecI2CM_SCB__SS2_POSISTION 2u
#define CodecI2CM_SCB__SS3_POSISTION 3u
#define CodecI2CM_SCB__STATUS CYREG_SCB0_STATUS
#define CodecI2CM_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define CodecI2CM_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define CodecI2CM_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define CodecI2CM_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define CodecI2CM_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define CodecI2CM_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define CodecI2CM_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define CodecI2CM_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define CodecI2CM_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define CodecI2CM_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CodecI2CM_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CodecI2CM_SCB_IRQ__INTC_MASK 0x200u
#define CodecI2CM_SCB_IRQ__INTC_NUMBER 9u
#define CodecI2CM_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define CodecI2CM_SCB_IRQ__INTC_PRIOR_NUM 3u
#define CodecI2CM_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define CodecI2CM_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define CodecI2CM_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CodecI2CM_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define CodecI2CM_SCBCLK__DIV_ID 0x00000044u
#define CodecI2CM_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define CodecI2CM_SCBCLK__PA_DIV_ID 0x000000FFu
#define CodecI2CM_scl__0__DR CYREG_GPIO_PRT4_DR
#define CodecI2CM_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CodecI2CM_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CodecI2CM_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CodecI2CM_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CodecI2CM_scl__0__HSIOM_GPIO 0u
#define CodecI2CM_scl__0__HSIOM_I2C 14u
#define CodecI2CM_scl__0__HSIOM_I2C_SCL 14u
#define CodecI2CM_scl__0__HSIOM_MASK 0x0000000Fu
#define CodecI2CM_scl__0__HSIOM_SHIFT 0u
#define CodecI2CM_scl__0__HSIOM_SPI 15u
#define CodecI2CM_scl__0__HSIOM_SPI_MOSI 15u
#define CodecI2CM_scl__0__HSIOM_UART 9u
#define CodecI2CM_scl__0__HSIOM_UART_RX 9u
#define CodecI2CM_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CodecI2CM_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define CodecI2CM_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CodecI2CM_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CodecI2CM_scl__0__MASK 0x01u
#define CodecI2CM_scl__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CodecI2CM_scl__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CodecI2CM_scl__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CodecI2CM_scl__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CodecI2CM_scl__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CodecI2CM_scl__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CodecI2CM_scl__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CodecI2CM_scl__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CodecI2CM_scl__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CodecI2CM_scl__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CodecI2CM_scl__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CodecI2CM_scl__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CodecI2CM_scl__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CodecI2CM_scl__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CodecI2CM_scl__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CodecI2CM_scl__0__PC CYREG_GPIO_PRT4_PC
#define CodecI2CM_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define CodecI2CM_scl__0__PORT 4u
#define CodecI2CM_scl__0__PS CYREG_GPIO_PRT4_PS
#define CodecI2CM_scl__0__SHIFT 0u
#define CodecI2CM_scl__DR CYREG_GPIO_PRT4_DR
#define CodecI2CM_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CodecI2CM_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CodecI2CM_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CodecI2CM_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CodecI2CM_scl__INTR CYREG_GPIO_PRT4_INTR
#define CodecI2CM_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CodecI2CM_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define CodecI2CM_scl__MASK 0x01u
#define CodecI2CM_scl__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CodecI2CM_scl__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CodecI2CM_scl__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CodecI2CM_scl__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CodecI2CM_scl__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CodecI2CM_scl__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CodecI2CM_scl__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CodecI2CM_scl__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CodecI2CM_scl__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CodecI2CM_scl__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CodecI2CM_scl__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CodecI2CM_scl__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CodecI2CM_scl__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CodecI2CM_scl__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CodecI2CM_scl__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CodecI2CM_scl__PC CYREG_GPIO_PRT4_PC
#define CodecI2CM_scl__PC2 CYREG_GPIO_PRT4_PC2
#define CodecI2CM_scl__PORT 4u
#define CodecI2CM_scl__PS CYREG_GPIO_PRT4_PS
#define CodecI2CM_scl__SHIFT 0u
#define CodecI2CM_sda__0__DR CYREG_GPIO_PRT4_DR
#define CodecI2CM_sda__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CodecI2CM_sda__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CodecI2CM_sda__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CodecI2CM_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CodecI2CM_sda__0__HSIOM_GPIO 0u
#define CodecI2CM_sda__0__HSIOM_I2C 14u
#define CodecI2CM_sda__0__HSIOM_I2C_SDA 14u
#define CodecI2CM_sda__0__HSIOM_MASK 0x000000F0u
#define CodecI2CM_sda__0__HSIOM_SHIFT 4u
#define CodecI2CM_sda__0__HSIOM_SPI 15u
#define CodecI2CM_sda__0__HSIOM_SPI_MISO 15u
#define CodecI2CM_sda__0__HSIOM_UART 9u
#define CodecI2CM_sda__0__HSIOM_UART_TX 9u
#define CodecI2CM_sda__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CodecI2CM_sda__0__INTR CYREG_GPIO_PRT4_INTR
#define CodecI2CM_sda__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CodecI2CM_sda__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CodecI2CM_sda__0__MASK 0x02u
#define CodecI2CM_sda__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CodecI2CM_sda__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CodecI2CM_sda__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CodecI2CM_sda__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CodecI2CM_sda__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CodecI2CM_sda__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CodecI2CM_sda__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CodecI2CM_sda__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CodecI2CM_sda__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CodecI2CM_sda__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CodecI2CM_sda__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CodecI2CM_sda__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CodecI2CM_sda__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CodecI2CM_sda__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CodecI2CM_sda__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CodecI2CM_sda__0__PC CYREG_GPIO_PRT4_PC
#define CodecI2CM_sda__0__PC2 CYREG_GPIO_PRT4_PC2
#define CodecI2CM_sda__0__PORT 4u
#define CodecI2CM_sda__0__PS CYREG_GPIO_PRT4_PS
#define CodecI2CM_sda__0__SHIFT 1u
#define CodecI2CM_sda__DR CYREG_GPIO_PRT4_DR
#define CodecI2CM_sda__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CodecI2CM_sda__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CodecI2CM_sda__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CodecI2CM_sda__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CodecI2CM_sda__INTR CYREG_GPIO_PRT4_INTR
#define CodecI2CM_sda__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CodecI2CM_sda__INTSTAT CYREG_GPIO_PRT4_INTR
#define CodecI2CM_sda__MASK 0x02u
#define CodecI2CM_sda__PA__CFG0 CYREG_UDB_PA5_CFG0
#define CodecI2CM_sda__PA__CFG1 CYREG_UDB_PA5_CFG1
#define CodecI2CM_sda__PA__CFG10 CYREG_UDB_PA5_CFG10
#define CodecI2CM_sda__PA__CFG11 CYREG_UDB_PA5_CFG11
#define CodecI2CM_sda__PA__CFG12 CYREG_UDB_PA5_CFG12
#define CodecI2CM_sda__PA__CFG13 CYREG_UDB_PA5_CFG13
#define CodecI2CM_sda__PA__CFG14 CYREG_UDB_PA5_CFG14
#define CodecI2CM_sda__PA__CFG2 CYREG_UDB_PA5_CFG2
#define CodecI2CM_sda__PA__CFG3 CYREG_UDB_PA5_CFG3
#define CodecI2CM_sda__PA__CFG4 CYREG_UDB_PA5_CFG4
#define CodecI2CM_sda__PA__CFG5 CYREG_UDB_PA5_CFG5
#define CodecI2CM_sda__PA__CFG6 CYREG_UDB_PA5_CFG6
#define CodecI2CM_sda__PA__CFG7 CYREG_UDB_PA5_CFG7
#define CodecI2CM_sda__PA__CFG8 CYREG_UDB_PA5_CFG8
#define CodecI2CM_sda__PA__CFG9 CYREG_UDB_PA5_CFG9
#define CodecI2CM_sda__PC CYREG_GPIO_PRT4_PC
#define CodecI2CM_sda__PC2 CYREG_GPIO_PRT4_PC2
#define CodecI2CM_sda__PORT 4u
#define CodecI2CM_sda__PS CYREG_GPIO_PRT4_PS
#define CodecI2CM_sda__SHIFT 1u

/* Codec_LRC */
#define Codec_LRC__0__DR CYREG_GPIO_PRT3_DR
#define Codec_LRC__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_LRC__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_LRC__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_LRC__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Codec_LRC__0__HSIOM_MASK 0x00F00000u
#define Codec_LRC__0__HSIOM_SHIFT 20u
#define Codec_LRC__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_LRC__0__INTR CYREG_GPIO_PRT3_INTR
#define Codec_LRC__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_LRC__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_LRC__0__MASK 0x20u
#define Codec_LRC__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define Codec_LRC__0__OUT_SEL_SHIFT 10u
#define Codec_LRC__0__OUT_SEL_VAL 0u
#define Codec_LRC__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_LRC__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_LRC__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_LRC__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_LRC__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_LRC__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_LRC__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_LRC__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_LRC__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_LRC__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_LRC__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_LRC__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_LRC__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_LRC__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_LRC__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_LRC__0__PC CYREG_GPIO_PRT3_PC
#define Codec_LRC__0__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_LRC__0__PORT 3u
#define Codec_LRC__0__PS CYREG_GPIO_PRT3_PS
#define Codec_LRC__0__SHIFT 5u
#define Codec_LRC__DR CYREG_GPIO_PRT3_DR
#define Codec_LRC__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_LRC__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_LRC__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_LRC__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_LRC__INTR CYREG_GPIO_PRT3_INTR
#define Codec_LRC__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_LRC__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_LRC__MASK 0x20u
#define Codec_LRC__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_LRC__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_LRC__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_LRC__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_LRC__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_LRC__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_LRC__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_LRC__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_LRC__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_LRC__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_LRC__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_LRC__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_LRC__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_LRC__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_LRC__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_LRC__PC CYREG_GPIO_PRT3_PC
#define Codec_LRC__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_LRC__PORT 3u
#define Codec_LRC__PS CYREG_GPIO_PRT3_PS
#define Codec_LRC__PSOC_I2S_LRCLK__DR CYREG_GPIO_PRT3_DR
#define Codec_LRC__PSOC_I2S_LRCLK__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_LRC__PSOC_I2S_LRCLK__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_LRC__PSOC_I2S_LRCLK__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_LRC__PSOC_I2S_LRCLK__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_LRC__PSOC_I2S_LRCLK__INTR CYREG_GPIO_PRT3_INTR
#define Codec_LRC__PSOC_I2S_LRCLK__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_LRC__PSOC_I2S_LRCLK__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_LRC__PSOC_I2S_LRCLK__MASK 0x20u
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_LRC__PSOC_I2S_LRCLK__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_LRC__PSOC_I2S_LRCLK__PC CYREG_GPIO_PRT3_PC
#define Codec_LRC__PSOC_I2S_LRCLK__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_LRC__PSOC_I2S_LRCLK__PORT 3u
#define Codec_LRC__PSOC_I2S_LRCLK__PS CYREG_GPIO_PRT3_PS
#define Codec_LRC__PSOC_I2S_LRCLK__SHIFT 5u
#define Codec_LRC__SHIFT 5u

/* Codec_BCLK */
#define Codec_BCLK__0__DR CYREG_GPIO_PRT3_DR
#define Codec_BCLK__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_BCLK__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_BCLK__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_BCLK__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Codec_BCLK__0__HSIOM_MASK 0x000F0000u
#define Codec_BCLK__0__HSIOM_SHIFT 16u
#define Codec_BCLK__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_BCLK__0__INTR CYREG_GPIO_PRT3_INTR
#define Codec_BCLK__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_BCLK__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_BCLK__0__MASK 0x10u
#define Codec_BCLK__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define Codec_BCLK__0__OUT_SEL_SHIFT 8u
#define Codec_BCLK__0__OUT_SEL_VAL 1u
#define Codec_BCLK__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_BCLK__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_BCLK__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_BCLK__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_BCLK__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_BCLK__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_BCLK__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_BCLK__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_BCLK__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_BCLK__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_BCLK__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_BCLK__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_BCLK__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_BCLK__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_BCLK__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_BCLK__0__PC CYREG_GPIO_PRT3_PC
#define Codec_BCLK__0__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_BCLK__0__PORT 3u
#define Codec_BCLK__0__PS CYREG_GPIO_PRT3_PS
#define Codec_BCLK__0__SHIFT 4u
#define Codec_BCLK__DR CYREG_GPIO_PRT3_DR
#define Codec_BCLK__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_BCLK__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_BCLK__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_BCLK__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_BCLK__INTR CYREG_GPIO_PRT3_INTR
#define Codec_BCLK__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_BCLK__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_BCLK__MASK 0x10u
#define Codec_BCLK__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_BCLK__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_BCLK__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_BCLK__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_BCLK__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_BCLK__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_BCLK__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_BCLK__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_BCLK__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_BCLK__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_BCLK__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_BCLK__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_BCLK__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_BCLK__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_BCLK__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_BCLK__PC CYREG_GPIO_PRT3_PC
#define Codec_BCLK__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_BCLK__PORT 3u
#define Codec_BCLK__PS CYREG_GPIO_PRT3_PS
#define Codec_BCLK__PSOC_I2S_BCLK__DR CYREG_GPIO_PRT3_DR
#define Codec_BCLK__PSOC_I2S_BCLK__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_BCLK__PSOC_I2S_BCLK__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_BCLK__PSOC_I2S_BCLK__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_BCLK__PSOC_I2S_BCLK__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_BCLK__PSOC_I2S_BCLK__INTR CYREG_GPIO_PRT3_INTR
#define Codec_BCLK__PSOC_I2S_BCLK__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_BCLK__PSOC_I2S_BCLK__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_BCLK__PSOC_I2S_BCLK__MASK 0x10u
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_BCLK__PSOC_I2S_BCLK__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_BCLK__PSOC_I2S_BCLK__PC CYREG_GPIO_PRT3_PC
#define Codec_BCLK__PSOC_I2S_BCLK__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_BCLK__PSOC_I2S_BCLK__PORT 3u
#define Codec_BCLK__PSOC_I2S_BCLK__PS CYREG_GPIO_PRT3_PS
#define Codec_BCLK__PSOC_I2S_BCLK__SHIFT 4u
#define Codec_BCLK__SHIFT 4u

/* Codec_MCLK */
#define Codec_MCLK__0__DR CYREG_GPIO_PRT5_DR
#define Codec_MCLK__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Codec_MCLK__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Codec_MCLK__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Codec_MCLK__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Codec_MCLK__0__HSIOM_MASK 0xF0000000u
#define Codec_MCLK__0__HSIOM_SHIFT 28u
#define Codec_MCLK__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Codec_MCLK__0__INTR CYREG_GPIO_PRT5_INTR
#define Codec_MCLK__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Codec_MCLK__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Codec_MCLK__0__MASK 0x80u
#define Codec_MCLK__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Codec_MCLK__0__OUT_SEL_SHIFT 14u
#define Codec_MCLK__0__OUT_SEL_VAL 2u
#define Codec_MCLK__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Codec_MCLK__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Codec_MCLK__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Codec_MCLK__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Codec_MCLK__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Codec_MCLK__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Codec_MCLK__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Codec_MCLK__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Codec_MCLK__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Codec_MCLK__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Codec_MCLK__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Codec_MCLK__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Codec_MCLK__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Codec_MCLK__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Codec_MCLK__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Codec_MCLK__0__PC CYREG_GPIO_PRT5_PC
#define Codec_MCLK__0__PC2 CYREG_GPIO_PRT5_PC2
#define Codec_MCLK__0__PORT 5u
#define Codec_MCLK__0__PS CYREG_GPIO_PRT5_PS
#define Codec_MCLK__0__SHIFT 7u
#define Codec_MCLK__DR CYREG_GPIO_PRT5_DR
#define Codec_MCLK__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Codec_MCLK__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Codec_MCLK__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Codec_MCLK__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Codec_MCLK__INTR CYREG_GPIO_PRT5_INTR
#define Codec_MCLK__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Codec_MCLK__INTSTAT CYREG_GPIO_PRT5_INTR
#define Codec_MCLK__MASK 0x80u
#define Codec_MCLK__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Codec_MCLK__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Codec_MCLK__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Codec_MCLK__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Codec_MCLK__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Codec_MCLK__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Codec_MCLK__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Codec_MCLK__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Codec_MCLK__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Codec_MCLK__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Codec_MCLK__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Codec_MCLK__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Codec_MCLK__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Codec_MCLK__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Codec_MCLK__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Codec_MCLK__PC CYREG_GPIO_PRT5_PC
#define Codec_MCLK__PC2 CYREG_GPIO_PRT5_PC2
#define Codec_MCLK__PORT 5u
#define Codec_MCLK__PS CYREG_GPIO_PRT5_PS
#define Codec_MCLK__PSOC_I2S_MCLK__DR CYREG_GPIO_PRT5_DR
#define Codec_MCLK__PSOC_I2S_MCLK__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Codec_MCLK__PSOC_I2S_MCLK__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Codec_MCLK__PSOC_I2S_MCLK__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Codec_MCLK__PSOC_I2S_MCLK__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Codec_MCLK__PSOC_I2S_MCLK__INTR CYREG_GPIO_PRT5_INTR
#define Codec_MCLK__PSOC_I2S_MCLK__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Codec_MCLK__PSOC_I2S_MCLK__INTSTAT CYREG_GPIO_PRT5_INTR
#define Codec_MCLK__PSOC_I2S_MCLK__MASK 0x80u
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Codec_MCLK__PSOC_I2S_MCLK__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Codec_MCLK__PSOC_I2S_MCLK__PC CYREG_GPIO_PRT5_PC
#define Codec_MCLK__PSOC_I2S_MCLK__PC2 CYREG_GPIO_PRT5_PC2
#define Codec_MCLK__PSOC_I2S_MCLK__PORT 5u
#define Codec_MCLK__PSOC_I2S_MCLK__PS CYREG_GPIO_PRT5_PS
#define Codec_MCLK__PSOC_I2S_MCLK__SHIFT 7u
#define Codec_MCLK__SHIFT 7u

/* AudioClkSel */
#define AudioClkSel_Sync_ctrl_reg__0__MASK 0x01u
#define AudioClkSel_Sync_ctrl_reg__0__POS 0
#define AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define AudioClkSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define AudioClkSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define AudioClkSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define AudioClkSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define AudioClkSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define AudioClkSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define AudioClkSel_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL1
#define AudioClkSel_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL1
#define AudioClkSel_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL1
#define AudioClkSel_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK1
#define AudioClkSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define AudioClkSel_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL1
#define AudioClkSel_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define AudioClkSel_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL1
#define AudioClkSel_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define AudioClkSel_Sync_ctrl_reg__MASK 0x01u
#define AudioClkSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define AudioClkSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define AudioClkSel_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK1

/* isr_ADC_EOC */
#define isr_ADC_EOC__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_ADC_EOC__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_ADC_EOC__INTC_MASK 0x01u
#define isr_ADC_EOC__INTC_NUMBER 0u
#define isr_ADC_EOC__INTC_PRIOR_MASK 0xC0u
#define isr_ADC_EOC__INTC_PRIOR_NUM 3u
#define isr_ADC_EOC__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_ADC_EOC__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_ADC_EOC__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_SPIDone */
#define isr_SPIDone__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_SPIDone__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_SPIDone__INTC_MASK 0x08u
#define isr_SPIDone__INTC_NUMBER 3u
#define isr_SPIDone__INTC_PRIOR_MASK 0xC0000000u
#define isr_SPIDone__INTC_PRIOR_NUM 3u
#define isr_SPIDone__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_SPIDone__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_SPIDone__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_trigger */
#define isr_trigger__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_trigger__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_trigger__INTC_MASK 0x10u
#define isr_trigger__INTC_NUMBER 4u
#define isr_trigger__INTC_PRIOR_MASK 0xC0u
#define isr_trigger__INTC_PRIOR_NUM 3u
#define isr_trigger__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_trigger__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_trigger__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Codec_DACDAT */
#define Codec_DACDAT__0__DR CYREG_GPIO_PRT3_DR
#define Codec_DACDAT__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_DACDAT__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_DACDAT__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_DACDAT__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Codec_DACDAT__0__HSIOM_MASK 0x0F000000u
#define Codec_DACDAT__0__HSIOM_SHIFT 24u
#define Codec_DACDAT__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_DACDAT__0__INTR CYREG_GPIO_PRT3_INTR
#define Codec_DACDAT__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_DACDAT__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_DACDAT__0__MASK 0x40u
#define Codec_DACDAT__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define Codec_DACDAT__0__OUT_SEL_SHIFT 12u
#define Codec_DACDAT__0__OUT_SEL_VAL 3u
#define Codec_DACDAT__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_DACDAT__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_DACDAT__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_DACDAT__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_DACDAT__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_DACDAT__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_DACDAT__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_DACDAT__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_DACDAT__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_DACDAT__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_DACDAT__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_DACDAT__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_DACDAT__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_DACDAT__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_DACDAT__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_DACDAT__0__PC CYREG_GPIO_PRT3_PC
#define Codec_DACDAT__0__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_DACDAT__0__PORT 3u
#define Codec_DACDAT__0__PS CYREG_GPIO_PRT3_PS
#define Codec_DACDAT__0__SHIFT 6u
#define Codec_DACDAT__DR CYREG_GPIO_PRT3_DR
#define Codec_DACDAT__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_DACDAT__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_DACDAT__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_DACDAT__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_DACDAT__INTR CYREG_GPIO_PRT3_INTR
#define Codec_DACDAT__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_DACDAT__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_DACDAT__MASK 0x40u
#define Codec_DACDAT__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_DACDAT__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_DACDAT__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_DACDAT__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_DACDAT__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_DACDAT__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_DACDAT__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_DACDAT__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_DACDAT__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_DACDAT__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_DACDAT__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_DACDAT__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_DACDAT__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_DACDAT__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_DACDAT__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_DACDAT__PC CYREG_GPIO_PRT3_PC
#define Codec_DACDAT__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_DACDAT__PORT 3u
#define Codec_DACDAT__PS CYREG_GPIO_PRT3_PS
#define Codec_DACDAT__PSOC_I2S_SDTO__DR CYREG_GPIO_PRT3_DR
#define Codec_DACDAT__PSOC_I2S_SDTO__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Codec_DACDAT__PSOC_I2S_SDTO__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Codec_DACDAT__PSOC_I2S_SDTO__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Codec_DACDAT__PSOC_I2S_SDTO__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_DACDAT__PSOC_I2S_SDTO__INTR CYREG_GPIO_PRT3_INTR
#define Codec_DACDAT__PSOC_I2S_SDTO__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Codec_DACDAT__PSOC_I2S_SDTO__INTSTAT CYREG_GPIO_PRT3_INTR
#define Codec_DACDAT__PSOC_I2S_SDTO__MASK 0x40u
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG0 CYREG_UDB_PA7_CFG0
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG1 CYREG_UDB_PA7_CFG1
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG10 CYREG_UDB_PA7_CFG10
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG11 CYREG_UDB_PA7_CFG11
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG12 CYREG_UDB_PA7_CFG12
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG13 CYREG_UDB_PA7_CFG13
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG14 CYREG_UDB_PA7_CFG14
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG2 CYREG_UDB_PA7_CFG2
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG3 CYREG_UDB_PA7_CFG3
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG4 CYREG_UDB_PA7_CFG4
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG5 CYREG_UDB_PA7_CFG5
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG6 CYREG_UDB_PA7_CFG6
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG7 CYREG_UDB_PA7_CFG7
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG8 CYREG_UDB_PA7_CFG8
#define Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG9 CYREG_UDB_PA7_CFG9
#define Codec_DACDAT__PSOC_I2S_SDTO__PC CYREG_GPIO_PRT3_PC
#define Codec_DACDAT__PSOC_I2S_SDTO__PC2 CYREG_GPIO_PRT3_PC2
#define Codec_DACDAT__PSOC_I2S_SDTO__PORT 3u
#define Codec_DACDAT__PSOC_I2S_SDTO__PS CYREG_GPIO_PRT3_PS
#define Codec_DACDAT__PSOC_I2S_SDTO__SHIFT 6u
#define Codec_DACDAT__SHIFT 6u

/* TxByteCounter */
#define TxByteCounter_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define TxByteCounter_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define TxByteCounter_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define TxByteCounter_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define TxByteCounter_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define TxByteCounter_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define TxByteCounter_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define TxByteCounter_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define TxByteCounter_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define TxByteCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define TxByteCounter_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* isr_I2STxDone */
#define isr_I2STxDone__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_I2STxDone__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_I2STxDone__INTC_MASK 0x02u
#define isr_I2STxDone__INTC_NUMBER 1u
#define isr_I2STxDone__INTC_PRIOR_MASK 0xC000u
#define isr_I2STxDone__INTC_PRIOR_NUM 3u
#define isr_I2STxDone__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_I2STxDone__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_I2STxDone__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SPIByteCounter */
#define SPIByteCounter_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define SPIByteCounter_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define SPIByteCounter_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define SPIByteCounter_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define SPIByteCounter_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define SPIByteCounter_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define SPIByteCounter_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define SPIByteCounter_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define SPIByteCounter_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define SPIByteCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define SPIByteCounter_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_I2S_underflow */
#define isr_I2S_underflow__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_I2S_underflow__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_I2S_underflow__INTC_MASK 0x04u
#define isr_I2S_underflow__INTC_NUMBER 2u
#define isr_I2S_underflow__INTC_PRIOR_MASK 0xC00000u
#define isr_I2S_underflow__INTC_PRIOR_NUM 3u
#define isr_I2S_underflow__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_I2S_underflow__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_I2S_underflow__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "synth-wavetable"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x101311A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 1u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYDEV_WDT1_DIV 65536
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 7u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
