

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9'
================================================================
* Date:           Wed Jan  3 23:38:57 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.193 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    16131|  20.000 ns|  0.161 ms|    2|  16131|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_497_8_VITIS_LOOP_498_9  |        0|    16129|         2|          1|          1|  0 ~ 16129|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      73|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      81|    -|
|Register         |        -|    -|      41|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      41|     154|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln497_fu_192_p2       |         +|   0|  0|  15|          15|           1|
    |add_ln499_fu_232_p2       |         +|   0|  0|   8|           8|           5|
    |add_ln501_fu_278_p2       |         +|   0|  0|   8|           8|           1|
    |i_33_fu_201_p2            |         +|   0|  0|   7|           7|           1|
    |j_9_fu_243_p2             |         +|   0|  0|   7|           7|           1|
    |icmp_ln497_fu_186_p2      |      icmp|   0|  0|   6|          15|          15|
    |icmp_ln498_fu_180_p2      |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln499_fu_264_p2      |      icmp|   0|  0|   2|           4|           4|
    |select_ln508_1_fu_215_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln508_fu_207_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  73|          75|          52|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_8                    |   9|          2|    7|         14|
    |i_fu_64                                 |   9|          2|    7|         14|
    |inc1313173_fu_72                        |   9|          2|    8|         16|
    |indvar_flatten13_fu_68                  |   9|          2|   15|         30|
    |j_fu_60                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   68|        136|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |hasItst_fu_76            |   1|   0|    1|          0|
    |i_fu_64                  |   7|   0|    7|          0|
    |inc1313173_fu_72         |   8|   0|    8|          0|
    |indvar_flatten13_fu_68   |  15|   0|   15|          0|
    |j_fu_60                  |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                                      Source Object                                      |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9|  return value|
|conv115123_in                         |   in|    8|     ap_none|                                                                            conv115123_in|        scalar|
|mul_ln497                             |   in|   15|     ap_none|                                                                                mul_ln497|        scalar|
|potentialPlacement_AllPreds_address0  |  out|    8|   ap_memory|                                                              potentialPlacement_AllPreds|         array|
|potentialPlacement_AllPreds_ce0       |  out|    1|   ap_memory|                                                              potentialPlacement_AllPreds|         array|
|potentialPlacement_AllPreds_q0        |   in|    4|   ap_memory|                                                              potentialPlacement_AllPreds|         array|
|potentialPlacement_AllPreds_address1  |  out|    8|   ap_memory|                                                              potentialPlacement_AllPreds|         array|
|potentialPlacement_AllPreds_ce1       |  out|    1|   ap_memory|                                                              potentialPlacement_AllPreds|         array|
|potentialPlacement_AllPreds_q1        |   in|    4|   ap_memory|                                                              potentialPlacement_AllPreds|         array|
|intersection_address0                 |  out|    4|   ap_memory|                                                                             intersection|         array|
|intersection_ce0                      |  out|    1|   ap_memory|                                                                             intersection|         array|
|intersection_we0                      |  out|    1|   ap_memory|                                                                             intersection|         array|
|intersection_d0                       |  out|    4|   ap_memory|                                                                             intersection|         array|
|hasItst_out                           |  out|    1|      ap_vld|                                                                              hasItst_out|       pointer|
|hasItst_out_ap_vld                    |  out|    1|      ap_vld|                                                                              hasItst_out|       pointer|
|inc1313173_out                        |  out|    8|      ap_vld|                                                                           inc1313173_out|       pointer|
|inc1313173_out_ap_vld                 |  out|    1|      ap_vld|                                                                           inc1313173_out|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inc1313173 = alloca i32 1"   --->   Operation 8 'alloca' 'inc1313173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%hasItst = alloca i32 1"   --->   Operation 9 'alloca' 'hasItst' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln497_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln497"   --->   Operation 10 'read' 'mul_ln497_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv115123_in_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv115123_in"   --->   Operation 11 'read' 'conv115123_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i1 0, i1 %hasItst"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i8 0, i8 %inc1313173"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten13"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_8 = load i7 %j"   --->   Operation 18 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i15 %indvar_flatten13" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 19 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_cast = zext i7 %j_8"   --->   Operation 20 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.31ns)   --->   "%icmp_ln498 = icmp_slt  i8 %j_cast, i8 %conv115123_in_read" [DynMap/DynMap_4HLS.cpp:498]   --->   Operation 22 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.06ns)   --->   "%icmp_ln497 = icmp_eq  i15 %indvar_flatten13_load, i15 %mul_ln497_read" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 23 'icmp' 'icmp_ln497' <Predicate = true> <Delay = 2.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.53ns)   --->   "%add_ln497 = add i15 %indvar_flatten13_load, i15 1" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 24 'add' 'add_ln497' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln497 = br i1 %icmp_ln497, void %._crit_edge78.loopexit, void %._crit_edge87.exitStub" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 25 'br' 'br_ln497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 26 'load' 'i_load' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.31ns)   --->   "%i_33 = add i7 %i_load, i7 1" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 27 'add' 'i_33' <Predicate = (!icmp_ln497)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.80ns)   --->   "%select_ln508 = select i1 %icmp_ln498, i7 %j_8, i7 0" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 28 'select' 'select_ln508' <Predicate = (!icmp_ln497)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%select_ln508_1 = select i1 %icmp_ln498, i7 %i_load, i7 %i_33" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 29 'select' 'select_ln508_1' <Predicate = (!icmp_ln497)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i7 %select_ln508_1" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 30 'zext' 'zext_ln508' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%potentialPlacement_AllPreds_addr = getelementptr i4 %potentialPlacement_AllPreds, i64 0, i64 %zext_ln508" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 31 'getelementptr' 'potentialPlacement_AllPreds_addr' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.75ns)   --->   "%potentialPlacement_AllPreds_load = load i8 %potentialPlacement_AllPreds_addr" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 32 'load' 'potentialPlacement_AllPreds_load' <Predicate = (!icmp_ln497)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 160> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i7 %select_ln508" [DynMap/DynMap_4HLS.cpp:499]   --->   Operation 33 'zext' 'zext_ln499' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.31ns)   --->   "%add_ln499 = add i8 %zext_ln499, i8 16" [DynMap/DynMap_4HLS.cpp:499]   --->   Operation 34 'add' 'add_ln499' <Predicate = (!icmp_ln497)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i8 %add_ln499" [DynMap/DynMap_4HLS.cpp:499]   --->   Operation 35 'zext' 'zext_ln499_1' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%potentialPlacement_AllPreds_addr_1 = getelementptr i4 %potentialPlacement_AllPreds, i64 0, i64 %zext_ln499_1" [DynMap/DynMap_4HLS.cpp:499]   --->   Operation 36 'getelementptr' 'potentialPlacement_AllPreds_addr_1' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.75ns)   --->   "%potentialPlacement_AllPreds_load_1 = load i8 %potentialPlacement_AllPreds_addr_1" [DynMap/DynMap_4HLS.cpp:499]   --->   Operation 37 'load' 'potentialPlacement_AllPreds_load_1' <Predicate = (!icmp_ln497)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 160> <RAM>
ST_1 : Operation 38 [1/1] (1.31ns)   --->   "%j_9 = add i7 %select_ln508, i7 1" [DynMap/DynMap_4HLS.cpp:498]   --->   Operation 38 'add' 'j_9' <Predicate = (!icmp_ln497)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln497 = store i15 %add_ln497, i15 %indvar_flatten13" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 39 'store' 'store_ln497' <Predicate = (!icmp_ln497)> <Delay = 1.29>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln508 = store i7 %select_ln508_1, i7 %i" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 40 'store' 'store_ln508' <Predicate = (!icmp_ln497)> <Delay = 1.29>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln498 = store i7 %j_9, i7 %j" [DynMap/DynMap_4HLS.cpp:498]   --->   Operation 41 'store' 'store_ln498' <Predicate = (!icmp_ln497)> <Delay = 1.29>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inc1313173_load_1 = load i8 %inc1313173"   --->   Operation 59 'load' 'inc1313173_load_1' <Predicate = (icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%hasItst_load = load i1 %hasItst"   --->   Operation 60 'load' 'hasItst_load' <Predicate = (icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %hasItst_out, i1 %hasItst_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %inc1313173_out, i8 %inc1313173_load_1"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln497)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_497_8_VITIS_LOOP_498_9_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 16129, i64 0"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.75ns)   --->   "%potentialPlacement_AllPreds_load = load i8 %potentialPlacement_AllPreds_addr" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 45 'load' 'potentialPlacement_AllPreds_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 160> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [DynMap/DynMap_4HLS.cpp:498]   --->   Operation 47 'specloopname' 'specloopname_ln498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (1.75ns)   --->   "%potentialPlacement_AllPreds_load_1 = load i8 %potentialPlacement_AllPreds_addr_1" [DynMap/DynMap_4HLS.cpp:499]   --->   Operation 48 'load' 'potentialPlacement_AllPreds_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 160> <RAM>
ST_2 : Operation 49 [1/1] (0.96ns)   --->   "%icmp_ln499 = icmp_eq  i4 %potentialPlacement_AllPreds_load, i4 %potentialPlacement_AllPreds_load_1" [DynMap/DynMap_4HLS.cpp:499]   --->   Operation 49 'icmp' 'icmp_ln499' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln499 = br i1 %icmp_ln499, void %.split27._crit_edge, void" [DynMap/DynMap_4HLS.cpp:499]   --->   Operation 50 'br' 'br_ln499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%inc1313173_load = load i8 %inc1313173" [DynMap/DynMap_4HLS.cpp:501]   --->   Operation 51 'load' 'inc1313173_load' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i8 %inc1313173_load" [DynMap/DynMap_4HLS.cpp:500]   --->   Operation 52 'zext' 'zext_ln500' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%intersection_addr = getelementptr i4 %intersection, i64 0, i64 %zext_ln500" [DynMap/DynMap_4HLS.cpp:500]   --->   Operation 53 'getelementptr' 'intersection_addr' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.75ns)   --->   "%store_ln500 = store i4 %potentialPlacement_AllPreds_load, i4 %intersection_addr" [DynMap/DynMap_4HLS.cpp:500]   --->   Operation 54 'store' 'store_ln500' <Predicate = (icmp_ln499)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16> <RAM>
ST_2 : Operation 55 [1/1] (1.30ns)   --->   "%add_ln501 = add i8 %inc1313173_load, i8 1" [DynMap/DynMap_4HLS.cpp:501]   --->   Operation 55 'add' 'add_ln501' <Predicate = (icmp_ln499)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln503 = store i1 1, i1 %hasItst" [DynMap/DynMap_4HLS.cpp:503]   --->   Operation 56 'store' 'store_ln503' <Predicate = (icmp_ln499)> <Delay = 1.29>
ST_2 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln503 = store i8 %add_ln501, i8 %inc1313173" [DynMap/DynMap_4HLS.cpp:503]   --->   Operation 57 'store' 'store_ln503' <Predicate = (icmp_ln499)> <Delay = 1.29>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln503 = br void %.split27._crit_edge" [DynMap/DynMap_4HLS.cpp:503]   --->   Operation 58 'br' 'br_ln503' <Predicate = (icmp_ln499)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv115123_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln497]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ potentialPlacement_AllPreds]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ intersection]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hasItst_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ inc1313173_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                  (alloca           ) [ 010]
i                                  (alloca           ) [ 010]
indvar_flatten13                   (alloca           ) [ 010]
inc1313173                         (alloca           ) [ 011]
hasItst                            (alloca           ) [ 011]
mul_ln497_read                     (read             ) [ 000]
conv115123_in_read                 (read             ) [ 000]
store_ln0                          (store            ) [ 000]
store_ln0                          (store            ) [ 000]
store_ln0                          (store            ) [ 000]
store_ln0                          (store            ) [ 000]
store_ln0                          (store            ) [ 000]
br_ln0                             (br               ) [ 000]
j_8                                (load             ) [ 000]
indvar_flatten13_load              (load             ) [ 000]
j_cast                             (zext             ) [ 000]
specpipeline_ln0                   (specpipeline     ) [ 000]
icmp_ln498                         (icmp             ) [ 000]
icmp_ln497                         (icmp             ) [ 010]
add_ln497                          (add              ) [ 000]
br_ln497                           (br               ) [ 000]
i_load                             (load             ) [ 000]
i_33                               (add              ) [ 000]
select_ln508                       (select           ) [ 000]
select_ln508_1                     (select           ) [ 000]
zext_ln508                         (zext             ) [ 000]
potentialPlacement_AllPreds_addr   (getelementptr    ) [ 011]
zext_ln499                         (zext             ) [ 000]
add_ln499                          (add              ) [ 000]
zext_ln499_1                       (zext             ) [ 000]
potentialPlacement_AllPreds_addr_1 (getelementptr    ) [ 011]
j_9                                (add              ) [ 000]
store_ln497                        (store            ) [ 000]
store_ln508                        (store            ) [ 000]
store_ln498                        (store            ) [ 000]
br_ln0                             (br               ) [ 000]
specloopname_ln0                   (specloopname     ) [ 000]
empty                              (speclooptripcount) [ 000]
potentialPlacement_AllPreds_load   (load             ) [ 000]
specpipeline_ln0                   (specpipeline     ) [ 000]
specloopname_ln498                 (specloopname     ) [ 000]
potentialPlacement_AllPreds_load_1 (load             ) [ 000]
icmp_ln499                         (icmp             ) [ 011]
br_ln499                           (br               ) [ 000]
inc1313173_load                    (load             ) [ 000]
zext_ln500                         (zext             ) [ 000]
intersection_addr                  (getelementptr    ) [ 000]
store_ln500                        (store            ) [ 000]
add_ln501                          (add              ) [ 000]
store_ln503                        (store            ) [ 000]
store_ln503                        (store            ) [ 000]
br_ln503                           (br               ) [ 000]
inc1313173_load_1                  (load             ) [ 000]
hasItst_load                       (load             ) [ 000]
write_ln0                          (write            ) [ 000]
write_ln0                          (write            ) [ 000]
ret_ln0                            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv115123_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv115123_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln497">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln497"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="potentialPlacement_AllPreds">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="potentialPlacement_AllPreds"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="intersection">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intersection"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hasItst_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasItst_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inc1313173_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inc1313173_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_497_8_VITIS_LOOP_498_9_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten13_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="inc1313173_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc1313173/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="hasItst_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hasItst/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="mul_ln497_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="15" slack="0"/>
<pin id="82" dir="0" index="1" bw="15" slack="0"/>
<pin id="83" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln497_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv115123_in_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv115123_in_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln0_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="potentialPlacement_AllPreds_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="potentialPlacement_AllPreds_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="4" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
<pin id="121" dir="1" index="7" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="potentialPlacement_AllPreds_load/1 potentialPlacement_AllPreds_load_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="potentialPlacement_AllPreds_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="potentialPlacement_AllPreds_addr_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="intersection_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intersection_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln500_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln500/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="15" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="j_8_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_8/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten13_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="15" slack="0"/>
<pin id="175" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln498_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln497_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="15" slack="0"/>
<pin id="188" dir="0" index="1" bw="15" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln497/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln497_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln497/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_33_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_33/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln508_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln508/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln508_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln508_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln508_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln499_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln499_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln499/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln499_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="j_9_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln497_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="15" slack="0"/>
<pin id="251" dir="0" index="1" bw="15" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln497/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln508_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln508/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln498_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln498/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln499_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln499/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="inc1313173_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc1313173_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln500_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln500/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln501_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln501/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln503_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln503/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln503_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln503/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="inc1313173_load_1_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc1313173_load_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="hasItst_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hasItst_load/1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="j_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten13_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="0"/>
<pin id="318" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="323" class="1005" name="inc1313173_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="inc1313173 "/>
</bind>
</comp>

<comp id="331" class="1005" name="hasItst_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="hasItst "/>
</bind>
</comp>

<comp id="341" class="1005" name="potentialPlacement_AllPreds_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="potentialPlacement_AllPreds_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="potentialPlacement_AllPreds_addr_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="potentialPlacement_AllPreds_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="56" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="58" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="113" pin="7"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="86" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="173" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="80" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="173" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="180" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="170" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="180" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="198" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="201" pin="2"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="231"><net_src comp="207" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="247"><net_src comp="207" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="192" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="215" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="243" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="113" pin="7"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="113" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="282"><net_src comp="270" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="278" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="305"><net_src comp="60" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="312"><net_src comp="64" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="319"><net_src comp="68" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="326"><net_src comp="72" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="334"><net_src comp="76" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="344"><net_src comp="106" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="349"><net_src comp="123" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: intersection | {2 }
	Port: hasItst_out | {1 }
	Port: inc1313173_out | {1 }
 - Input state : 
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 : conv115123_in | {1 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 : mul_ln497 | {1 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9 : potentialPlacement_AllPreds | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_8 : 1
		indvar_flatten13_load : 1
		j_cast : 2
		icmp_ln498 : 3
		icmp_ln497 : 2
		add_ln497 : 2
		br_ln497 : 3
		i_load : 1
		i_33 : 2
		select_ln508 : 4
		select_ln508_1 : 4
		zext_ln508 : 5
		potentialPlacement_AllPreds_addr : 6
		potentialPlacement_AllPreds_load : 7
		zext_ln499 : 5
		add_ln499 : 6
		zext_ln499_1 : 7
		potentialPlacement_AllPreds_addr_1 : 8
		potentialPlacement_AllPreds_load_1 : 9
		j_9 : 5
		store_ln497 : 3
		store_ln508 : 5
		store_ln498 : 6
		inc1313173_load_1 : 1
		hasItst_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		icmp_ln499 : 1
		br_ln499 : 2
		zext_ln500 : 1
		intersection_addr : 2
		store_ln500 : 3
		add_ln501 : 1
		store_ln503 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln497_fu_192       |    0    |    15   |
|          |          i_33_fu_201          |    0    |    7    |
|    add   |        add_ln499_fu_232       |    0    |    7    |
|          |           j_9_fu_243          |    0    |    7    |
|          |        add_ln501_fu_278       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln508_fu_207      |    0    |    7    |
|          |     select_ln508_1_fu_215     |    0    |    7    |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln498_fu_180       |    0    |    4    |
|   icmp   |       icmp_ln497_fu_186       |    0    |    6    |
|          |       icmp_ln499_fu_264       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |   mul_ln497_read_read_fu_80   |    0    |    0    |
|          | conv115123_in_read_read_fu_86 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_92     |    0    |    0    |
|          |     write_ln0_write_fu_99     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         j_cast_fu_176         |    0    |    0    |
|          |       zext_ln508_fu_223       |    0    |    0    |
|   zext   |       zext_ln499_fu_228       |    0    |    0    |
|          |      zext_ln499_1_fu_238      |    0    |    0    |
|          |       zext_ln500_fu_273       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    70   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|              hasItst_reg_331             |    1   |
|                 i_reg_309                |    7   |
|            inc1313173_reg_323            |    8   |
|         indvar_flatten13_reg_316         |   15   |
|                 j_reg_302                |    7   |
|potentialPlacement_AllPreds_addr_1_reg_346|    8   |
| potentialPlacement_AllPreds_addr_reg_341 |    8   |
+------------------------------------------+--------+
|                   Total                  |   54   |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_113 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  2.596  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   70   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   54   |   88   |
+-----------+--------+--------+--------+
