#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May  9 00:06:44 2024
# Process ID: 28852
# Current directory: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29276 C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.xpr
# Log file: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/vivado.log
# Journal file: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.xpr
INFO: [Project 1-313] Project file moved from '/home/gbonanno/.Xil/Vivado-249190-gbonanno-B450-GAMING-X/PrjAr/_X_' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/euzun/Desktop/Music/lab3/lab3.ipdefs/IPs_DESD', nor could it be found using path 'C:/home/gbonanno/Music/lab3/lab3.ipdefs/IPs_DESD'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1', nor could it be found using path 'C:/home/gbonanno/.Xil/Vivado-249190-gbonanno-B450-GAMING-X/PrjAr/_X_/lab3_template.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/euzun/Desktop/Music/lab3/lab3.ipdefs/IPs_DESD'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1004.906 ; gain = 0.000
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {C:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s C:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\moving_average_filter_en.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\edge_detector_toggle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\led_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\volume_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\digilent_jstk2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\mute_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\effect_selector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\moving_average_filter_en.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\edge_detector_toggle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\led_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\volume_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\digilent_jstk2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\mute_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\effect_selector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\moving_average_filter_en.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\edge_detector_toggle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\led_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\volume_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\digilent_jstk2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\mute_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\effect_selector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\moving_average_filter_en.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\edge_detector_toggle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\led_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\volume_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\digilent_jstk2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\mute_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\effect_selector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\moving_average_filter_en.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\edge_detector_toggle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\led_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\volume_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\digilent_jstk2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\mute_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\effect_selector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\debouncer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\moving_average_filter_en.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\edge_detector_toggle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\led_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\volume_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\digilent_jstk2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\mute_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\effect_selector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\new\debouncer.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
create_bd_design "design_1"
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.289 ; gain = 34.383
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axis_dual_i2s:1.0 axis_dual_i2s_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
INFO: [BoardInterface 100-3] current_bd_design design_1
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-12] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-110] create_bd_port -dir I sys_clock -type clk
INFO: [BoardInterface 100-105] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardInterface 100-106] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardInterface 100-111] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [BoardInterface 100-114] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "design_1" 
INFO: [BoardInterface 100-3] current_bd_design design_1
INFO: [BoardInterface 100-12] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-110] create_bd_port -dir I reset -type rst
INFO: [BoardInterface 100-107] set_property CONFIG.POLARITY  /reset
INFO: [BoardInterface 100-111] connect_bd_net /reset /clk_wiz_0/reset
INFO: [BoardInterface 100-123] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
set_property location {0.5 -258 -200} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets reset_1]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports sys_clock]
delete_bd_objs [get_bd_ports reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
apply_board_connection -board_interface "reset" -ip_intf "proc_sys_reset_0/ext_reset" -diagram "design_1" 
INFO: [BoardInterface 100-3] current_bd_design design_1
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /proc_sys_reset_0]
INFO: [BoardInterface 100-12] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /proc_sys_reset_0]
INFO: [BoardInterface 100-110] create_bd_port -dir I reset -type rst
INFO: [BoardInterface 100-107] set_property CONFIG.POLARITY  /reset
INFO: [BoardInterface 100-111] connect_bd_net /reset /proc_sys_reset_0/ext_reset_in
INFO: [BoardInterface 100-123] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
INFO: [BoardInterface 100-3] current_bd_design design_1
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-12] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-110] create_bd_port -dir I sys_clock -type clk
INFO: [BoardInterface 100-105] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardInterface 100-106] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardInterface 100-111] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [BoardInterface 100-114] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
create_bd_cell -type module -reference volume_controller volume_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference balance_controller balance_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference LFO LFO_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference debouncer debouncer_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference digilent_jstk2 digilent_jstk2_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference edge_detector_toggle edge_detector_toggle_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference effect_selector effect_selector_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference led_controller led_controller_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference led_level_controller led_level_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference moving_average_filter_en moving_average_filte_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
create_bd_cell -type module -reference mute_controller mute_controller_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
make_wrapper -files [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi4stream_spi_master_0/aclk
/axis_dual_i2s_0/i2s_clk
/axis_dual_i2s_0/aclk
/proc_sys_reset_0/slowest_sync_clk
/volume_controller_0/aclk
/balance_controller_0/aclk
/LFO_0/aclk
/debouncer_0/clk
/digilent_jstk2_0/aclk
/edge_detector_toggle_0/clk
/effect_selector_0/aclk
/led_level_controller_0/aclk
/moving_average_filte_0/aclk
/mute_controller_0/aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_dual_i2s_0/i2s_clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [BoardRule 102-15] connect_bd_net /reset /clk_wiz_0/reset
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins debouncer_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins edge_detector_toggle_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins effect_selector_0/aclk]
INFO: [BD 5-455] Automation on '/proc_sys_reset_0/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
endgroup
make_wrapper -files [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi4stream_spi_master_0/aclk
/axis_dual_i2s_0/aclk
/volume_controller_0/aclk
/balance_controller_0/aclk
/LFO_0/aclk
/digilent_jstk2_0/aclk
/led_level_controller_0/aclk
/moving_average_filte_0/aclk
/mute_controller_0/aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
connect_bd_net [get_bd_pins balance_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins volume_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins volume_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins balance_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins mute_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins mute_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins LFO_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins LFO_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins led_level_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins led_level_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins moving_average_filte_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins moving_average_filte_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axis_dual_i2s_0/aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axis_dual_i2s_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_dual_i2s_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi4stream_spi_master_0/s_axis_tvalid
/axi4stream_spi_master_0/cs_i
/axi4stream_spi_master_0/sclk_i
/axi4stream_spi_master_0/mosi_i
/axi4stream_spi_master_0/miso_i
/axis_dual_i2s_0/s_axis_tvalid
/axis_dual_i2s_0/rx_sdin
/volume_controller_0/s_axis_tvalid
/volume_controller_0/volume
/balance_controller_0/s_axis_tvalid
/balance_controller_0/balance
/LFO_0/jstk_y
/LFO_0/lfo_enable
/LFO_0/s_axis_tvalid
/debouncer_0/input_signal
/digilent_jstk2_0/s_axis_tvalid
/digilent_jstk2_0/led_r
/digilent_jstk2_0/led_g
/digilent_jstk2_0/led_b
/edge_detector_toggle_0/input_signal
/effect_selector_0/effect
/effect_selector_0/jstck_x
/effect_selector_0/jstck_y
/led_controller_0/mute_enable
/led_controller_0/filter_enable
/led_level_controller_0/s_axis_tvalid
/moving_average_filte_0/s_axis_tvalid
/moving_average_filte_0/enable_filter
/mute_controller_0/s_axis_tvalid
/mute_controller_0/mute

make_wrapper -files [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi4stream_spi_master_0/s_axis_tvalid
/axi4stream_spi_master_0/cs_i
/axi4stream_spi_master_0/sclk_i
/axi4stream_spi_master_0/mosi_i
/axi4stream_spi_master_0/miso_i
/axis_dual_i2s_0/s_axis_tvalid
/axis_dual_i2s_0/rx_sdin
/volume_controller_0/s_axis_tvalid
/volume_controller_0/volume
/balance_controller_0/s_axis_tvalid
/balance_controller_0/balance
/LFO_0/jstk_y
/LFO_0/lfo_enable
/LFO_0/s_axis_tvalid
/debouncer_0/input_signal
/digilent_jstk2_0/s_axis_tvalid
/digilent_jstk2_0/led_r
/digilent_jstk2_0/led_g
/digilent_jstk2_0/led_b
/edge_detector_toggle_0/input_signal
/effect_selector_0/effect
/effect_selector_0/jstck_x
/effect_selector_0/jstck_y
/led_controller_0/mute_enable
/led_controller_0/filter_enable
/led_level_controller_0/s_axis_tvalid
/moving_average_filte_0/s_axis_tvalid
/moving_average_filte_0/enable_filter
/mute_controller_0/s_axis_tvalid
/mute_controller_0/mute

Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.543 ; gain = 161.020
add_files -norecurse c:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi4stream_spi_master_0/s_axis_tvalid
/axi4stream_spi_master_0/cs_i
/axi4stream_spi_master_0/sclk_i
/axi4stream_spi_master_0/mosi_i
/axi4stream_spi_master_0/miso_i
/axis_dual_i2s_0/s_axis_tvalid
/axis_dual_i2s_0/rx_sdin
/volume_controller_0/s_axis_tvalid
/volume_controller_0/volume
/balance_controller_0/s_axis_tvalid
/balance_controller_0/balance
/LFO_0/jstk_y
/LFO_0/lfo_enable
/LFO_0/s_axis_tvalid
/debouncer_0/input_signal
/digilent_jstk2_0/s_axis_tvalid
/digilent_jstk2_0/led_r
/digilent_jstk2_0/led_g
/digilent_jstk2_0/led_b
/edge_detector_toggle_0/input_signal
/effect_selector_0/effect
/effect_selector_0/jstck_x
/effect_selector_0/jstck_y
/led_controller_0/mute_enable
/led_controller_0/filter_enable
/led_level_controller_0/s_axis_tvalid
/moving_average_filte_0/s_axis_tvalid
/moving_average_filte_0/enable_filter
/mute_controller_0/s_axis_tvalid
/mute_controller_0/mute

Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_spi_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dual_i2s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block volume_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block balance_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debouncer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block digilent_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detector_toggle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_level_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filte_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mute_controller_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_axi4stream_spi_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axis_dual_i2s_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1398.320 ; gain = 6.289
launch_runs design_1_axi4stream_spi_master_0_0_synth_1 design_1_axis_dual_i2s_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_clk_wiz_0_1_synth_1 design_1_volume_controller_0_0_synth_1 design_1_balance_controller_0_0_synth_1 design_1_LFO_0_0_synth_1 design_1_debouncer_0_0_synth_1 design_1_digilent_jstk2_0_0_synth_1 design_1_edge_detector_toggle_0_0_synth_1 design_1_effect_selector_0_0_synth_1 design_1_led_controller_0_0_synth_1 design_1_led_level_controller_0_0_synth_1 design_1_moving_average_filte_0_0_synth_1 design_1_mute_controller_0_0_synth_1 -jobs 8
[Thu May  9 00:20:55 2024] Launched design_1_axi4stream_spi_master_0_0_synth_1, design_1_axis_dual_i2s_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_clk_wiz_0_1_synth_1, design_1_volume_controller_0_0_synth_1, design_1_balance_controller_0_0_synth_1, design_1_LFO_0_0_synth_1, design_1_debouncer_0_0_synth_1, design_1_digilent_jstk2_0_0_synth_1, design_1_edge_detector_toggle_0_0_synth_1, design_1_effect_selector_0_0_synth_1, design_1_led_controller_0_0_synth_1, design_1_led_level_controller_0_0_synth_1, design_1_moving_average_filte_0_0_synth_1, design_1_mute_controller_0_0_synth_1...
Run output will be captured here:
design_1_axi4stream_spi_master_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_axi4stream_spi_master_0_0_synth_1/runme.log
design_1_axis_dual_i2s_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_axis_dual_i2s_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_clk_wiz_0_1_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_volume_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_volume_controller_0_0_synth_1/runme.log
design_1_balance_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_balance_controller_0_0_synth_1/runme.log
design_1_LFO_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_LFO_0_0_synth_1/runme.log
design_1_debouncer_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_debouncer_0_0_synth_1/runme.log
design_1_digilent_jstk2_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_digilent_jstk2_0_0_synth_1/runme.log
design_1_edge_detector_toggle_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_edge_detector_toggle_0_0_synth_1/runme.log
design_1_effect_selector_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_effect_selector_0_0_synth_1/runme.log
design_1_led_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_led_controller_0_0_synth_1/runme.log
design_1_led_level_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_led_level_controller_0_0_synth_1/runme.log
design_1_moving_average_filte_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
design_1_mute_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_mute_controller_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1420.801 ; gain = 22.426
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property location {-950 -628} [get_bd_ports sys_clock]
set_property location {1.5 -207 -622} [get_bd_cells clk_wiz_0]
set_property location {6 831 -746} [get_bd_cells mute_controller_0]
set_property location {0.5 -314 -364} [get_bd_cells proc_sys_reset_0]
set_property location {1 -402 -628} [get_bd_cells clk_wiz_0]
set_property location {1.5 103 -648} [get_bd_cells proc_sys_reset_0]
set_property location {2 113 -568} [get_bd_cells proc_sys_reset_0]
set_property location {1 -310 -573} [get_bd_cells clk_wiz_0]
set_property location {-582 -545} [get_bd_ports sys_clock]
set_property location {-589 -510} [get_bd_ports reset]
set_property location {3 399 -835} [get_bd_cells effect_selector_0]
set_property location {3 390 -429} [get_bd_cells edge_detector_toggle_0]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
set_property location {-597 -575} [get_bd_ports reset]
set_property location {-610 -651} [get_bd_ports reset]
set_property location {1 -309 -483} [get_bd_cells clk_wiz_0]
set_property location {-597 -594} [get_bd_ports reset]
set_property location {-584 -471} [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
set_property location {2 104 -245} [get_bd_cells effect_selector_0]
set_property location {3 354 -734} [get_bd_cells edge_detector_toggle_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins edge_detector_toggle_0/reset]
set_property location {4 579 -924} [get_bd_cells led_controller_0]
connect_bd_net [get_bd_pins edge_detector_toggle_0/output_signal] [get_bd_pins led_controller_0/mute_enable]
set_property location {1 -277 -208} [get_bd_cells led_level_controller_0]
set_property location {3 382 -226} [get_bd_cells balance_controller_0]
set_property location {4 656 -459} [get_bd_cells debouncer_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins debouncer_0/reset]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins debouncer_0/clk]
connect_bd_net [get_bd_pins edge_detector_toggle_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
create_bd_cell -type module -reference edge_detector_toggle edge_detector_toggle_1
set_property location {3 78 -842} [get_bd_cells balance_controller_0]
set_property location {5 712 -244} [get_bd_cells edge_detector_toggle_1]
set_property location {6 1183 -439} [get_bd_cells volume_controller_0]
connect_bd_net [get_bd_pins edge_detector_toggle_1/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins edge_detector_toggle_1/reset] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins edge_detector_toggle_1/output_signal] [get_bd_pins led_controller_0/filter_enable]
set_property location {5 957 -309} [get_bd_cells moving_average_filte_0]
set_property location {5 944 -1160} [get_bd_cells volume_controller_0]
set_property location {5 961 -923} [get_bd_cells volume_controller_0]
set_property location {6 1166 -922} [get_bd_cells mute_controller_0]
set_property location {7 1439 -762} [get_bd_cells digilent_jstk2_0]
set_property location {5.5 1080 -245} [get_bd_cells moving_average_filte_0]
set_property location {6 1076 -469} [get_bd_cells effect_selector_0]
connect_bd_net [get_bd_pins edge_detector_toggle_1/output_signal] [get_bd_pins moving_average_filte_0/enable_filter]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins debouncer_0/reset]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins effect_selector_0/aresetn]
connect_bd_net [get_bd_pins debouncer_0/debounced] [get_bd_pins effect_selector_0/effect]
connect_bd_net [get_bd_pins moving_average_filte_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins moving_average_filte_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins effect_selector_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
set_property location {2 -51 -155} [get_bd_cells axis_dual_i2s_0]
set_property location {8 1561 -482} [get_bd_cells balance_controller_0]
set_property location {7 1334 -721} [get_bd_cells LFO_0]
set_property location {7 1395 -495} [get_bd_cells balance_controller_0]
set_property location {7 1334 -345} [get_bd_cells balance_controller_0]
connect_bd_intf_net [get_bd_intf_pins moving_average_filte_0/m_axis] [get_bd_intf_pins balance_controller_0/s_axis]
connect_bd_net [get_bd_pins balance_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins balance_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins effect_selector_0/balance] [get_bd_pins balance_controller_0/balance]
set_property location {8 1638 -351} [get_bd_cells volume_controller_0]
connect_bd_intf_net [get_bd_intf_pins balance_controller_0/m_axis] [get_bd_intf_pins volume_controller_0/s_axis]
set_property location {7 1613 -270} [get_bd_cells volume_controller_0]
set_property location {7 1603 -289} [get_bd_cells volume_controller_0]
set_property location {7 1603 -292} [get_bd_cells volume_controller_0]
set_property location {7 1603 -299} [get_bd_cells volume_controller_0]
set_property location {7 1605 -315} [get_bd_cells volume_controller_0]
connect_bd_net [get_bd_pins volume_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins volume_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins effect_selector_0/volume] [get_bd_pins volume_controller_0/volume]
set_property location {8 1896 -279} [get_bd_cells LFO_0]
set_property location {8 1867 -411} [get_bd_cells LFO_0]
connect_bd_intf_net [get_bd_intf_pins volume_controller_0/m_axis] [get_bd_intf_pins LFO_0/s_axis]
connect_bd_net [get_bd_pins LFO_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins LFO_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
set_property location {8.5 2207 -427} [get_bd_cells mute_controller_0]
connect_bd_intf_net [get_bd_intf_pins LFO_0/m_axis] [get_bd_intf_pins mute_controller_0/s_axis]
connect_bd_net [get_bd_pins mute_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins mute_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins mute_controller_0/mute] [get_bd_pins edge_detector_toggle_0/output_signal]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
set_property location {9.5 2583 -428} [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins mute_controller_0/m_axis] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
connect_bd_net [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
set_property location {10.5 2971 -233} [get_bd_cells digilent_jstk2_0]
set_property location {11 2961 -584} [get_bd_cells led_level_controller_0]
set_property location {10 2621 -883} [get_bd_cells axis_dual_i2s_0]
set_property location {9 2172 -861} [get_bd_cells axi4stream_spi_master_0]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins led_level_controller_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins digilent_jstk2_0/s_axis]
delete_bd_objs [get_bd_intf_nets axis_broadcaster_0_M00_AXIS]
set_property location {10 2610 -214} [get_bd_cells digilent_jstk2_0]
set_property location {11 2945 -268} [get_bd_cells axis_dual_i2s_0]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins axis_dual_i2s_0/s_axis]
connect_bd_net [get_bd_pins led_level_controller_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins led_level_controller_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins led_level_controller_0/led]
endgroup
connect_bd_net [get_bd_pins axis_dual_i2s_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_dual_i2s_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins moving_average_filte_0/s_axis] [get_bd_intf_pins axis_dual_i2s_0/m_axis]
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/tx_mclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/tx_lrck]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/tx_sclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/tx_sdout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/rx_mclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/rx_lrck]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/rx_sclk]
endgroup
set_property location {10 2481 -818} [get_bd_cells digilent_jstk2_0]
set_property location {11 2923 -829} [get_bd_cells axi4stream_spi_master_0]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/m_axis] [get_bd_intf_pins axi4stream_spi_master_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi4stream_spi_master_0/M_AXIS] [get_bd_intf_pins digilent_jstk2_0/s_axis]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi4stream_spi_master_0/SPI_M]
endgroup
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins digilent_jstk2_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins effect_selector_0/jstck_x] [get_bd_pins digilent_jstk2_0/jstk_x]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins effect_selector_0/jstck_y]
connect_bd_net [get_bd_pins LFO_0/jstk_y] [get_bd_pins effect_selector_0/jstk_y_lfo]
connect_bd_net [get_bd_pins led_controller_0/led_r] [get_bd_pins digilent_jstk2_0/led_r]
connect_bd_net [get_bd_pins led_controller_0/led_g] [get_bd_pins digilent_jstk2_0/led_g]
connect_bd_net [get_bd_pins led_controller_0/led_b] [get_bd_pins digilent_jstk2_0/led_b]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_jstk] [get_bd_pins edge_detector_toggle_1/input_signal]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_trigger] [get_bd_pins edge_detector_toggle_0/input_signal]
connect_bd_net [get_bd_pins edge_detector_toggle_1/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
startgroup
make_bd_pins_external  [get_bd_pins LFO_0/lfo_enable]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins debouncer_0/input_signal]
endgroup
set_property name effect [get_bd_ports input_signal_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins axis_dual_i2s_0/i2s_clk]
startgroup
make_bd_pins_external  [get_bd_pins axis_dual_i2s_0/rx_sdin]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
endgroup
set_property location {10 2551 -166} [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins axis_dual_i2s_0/i2s_resetn]
startgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out2]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/dcm_locked] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_1/ext_reset_in]
set_property name lfo_enable [get_bd_ports lfo_enable_0]
set_property location {-596 -345} [get_bd_ports rx_sdin_0]
set_property location {-595 -399} [get_bd_ports effect]
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detector_toggle_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_broadcaster_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axis_broadcaster_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_0_1_synth_1 design_1_edge_detector_toggle_1_0_synth_1 design_1_axis_broadcaster_0_0_synth_1 design_1_proc_sys_reset_1_0_synth_1 -jobs 8
[Fri May 10 15:20:01 2024] Launched design_1_clk_wiz_0_1_synth_1, design_1_edge_detector_toggle_1_0_synth_1, design_1_axis_broadcaster_0_0_synth_1, design_1_proc_sys_reset_1_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_0_1_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_edge_detector_toggle_1_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_edge_detector_toggle_1_0_synth_1/runme.log
design_1_axis_broadcaster_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_axis_broadcaster_0_0_synth_1/runme.log
design_1_proc_sys_reset_1_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_proc_sys_reset_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property name LED [get_bd_ports led_0]
save_bd_design
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axis_broadcaster_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_0_1_synth_1 design_1_edge_detector_toggle_1_0_synth_1 design_1_axis_broadcaster_0_0_synth_1 design_1_proc_sys_reset_1_0_synth_1 -jobs 8
[Fri May 10 15:21:52 2024] Launched design_1_clk_wiz_0_1_synth_1, design_1_edge_detector_toggle_1_0_synth_1, design_1_axis_broadcaster_0_0_synth_1, design_1_proc_sys_reset_1_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_0_1_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_edge_detector_toggle_1_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_edge_detector_toggle_1_0_synth_1/runme.log
design_1_axis_broadcaster_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_axis_broadcaster_0_0_synth_1/runme.log
design_1_proc_sys_reset_1_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_proc_sys_reset_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {22.58065} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {31} CONFIG.CLKOUT1_JITTER {149.337} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {201.826} CONFIG.CLKOUT2_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_0_1_synth_1 design_1_proc_sys_reset_1_0_synth_1 -jobs 8
[Fri May 10 15:28:54 2024] Launched design_1_clk_wiz_0_1_synth_1, design_1_proc_sys_reset_1_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_0_1_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_proc_sys_reset_1_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_proc_sys_reset_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_1_0
[Fri May 10 15:29:59 2024] Launched design_1_clk_wiz_0_1_synth_1, design_1_proc_sys_reset_1_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_0_1_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_clk_wiz_0_1_synth_1/runme.log
design_1_proc_sys_reset_1_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_proc_sys_reset_1_0_synth_1/runme.log
[Fri May 10 15:29:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1542.738 ; gain = 0.000
update_module_reference design_1_led_controller_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_led_controller_0_0 from led_controller_v1_0 1.0 to led_controller_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_led_controller_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_led_controller_0_0 from led_controller_v1_0 1.0 to led_controller_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1563.758 ; gain = 0.000
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_controller_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1563.758 ; gain = 0.000
launch_runs design_1_led_controller_0_0_synth_1 -jobs 8
[Fri May 10 15:45:53 2024] Launched design_1_led_controller_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_led_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_effect_selector_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_effect_selector_0_0 from effect_selector_v1_0 1.0 to effect_selector_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect_selector_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1563.758 ; gain = 0.000
launch_runs design_1_effect_selector_0_0_synth_1 -jobs 8
[Fri May 10 16:11:47 2024] Launched design_1_effect_selector_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_effect_selector_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 10 16:12:24 2024] Launched design_1_effect_selector_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_effect_selector_0_0_synth_1/runme.log
[Fri May 10 16:12:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
update_module_reference design_1_moving_average_filte_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_moving_average_filte_0_0 from moving_average_filter_en_v1_0 1.0 to moving_average_filter_en_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property location {6 1347 -332} [get_bd_cells balance_controller_0]
update_module_reference design_1_moving_average_filte_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_moving_average_filte_0_0 from moving_average_filter_en_v1_0 1.0 to moving_average_filter_en_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_led_controller_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_led_controller_0_0 from led_controller_v1_0 1.0 to led_controller_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.438 ; gain = 0.000
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filte_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.438 ; gain = 0.000
launch_runs design_1_led_controller_0_0_synth_1 design_1_moving_average_filte_0_0_synth_1 -jobs 8
[Sun May 12 16:05:56 2024] Launched design_1_led_controller_0_0_synth_1, design_1_moving_average_filte_0_0_synth_1...
Run output will be captured here:
design_1_led_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_led_controller_0_0_synth_1/runme.log
design_1_moving_average_filte_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_moving_average_filte_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_moving_average_filte_0_0 from moving_average_filter_en_v1_0 1.0 to moving_average_filter_en_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1629.480 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filte_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 12 18:52:20 2024] Launched design_1_moving_average_filte_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
[Sun May 12 18:52:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1629.480 ; gain = 0.000
update_module_reference design_1_moving_average_filte_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_moving_average_filte_0_0 from moving_average_filter_en_v1_0 1.0 to moving_average_filter_en_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1652.898 ; gain = 16.512
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filte_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 12 18:58:26 2024] Launched design_1_moving_average_filte_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
[Sun May 12 18:58:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1652.898 ; gain = 0.000
update_module_reference design_1_moving_average_filte_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_moving_average_filte_0_0 from moving_average_filter_en_v1_0 1.0 to moving_average_filter_en_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.449 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filte_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 12 19:01:07 2024] Launched design_1_moving_average_filte_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
[Sun May 12 19:01:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1655.449 ; gain = 0.000
update_module_reference design_1_moving_average_filte_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_moving_average_filte_0_0 from moving_average_filter_en_v1_0 1.0 to moving_average_filter_en_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1655.449 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filte_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 12 19:03:12 2024] Launched design_1_moving_average_filte_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
[Sun May 12 19:03:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1655.449 ; gain = 0.000
update_module_reference design_1_moving_average_filte_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_moving_average_filte_0_0 from moving_average_filter_en_v1_0 1.0 to moving_average_filter_en_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1670.129 ; gain = 1.137
generate_target all [get_files  C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filte_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1670.129 ; gain = 0.000
launch_runs design_1_moving_average_filte_0_0_synth_1 -jobs 8
[Sun May 12 20:36:28 2024] Launched design_1_moving_average_filte_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files -ipstatic_source_dir C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/modelsim} {questa=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/questa} {riviera=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/riviera} {activehdl=C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun May 12 20:36:52 2024] Launched design_1_moving_average_filte_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
[Sun May 12 20:36:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
update_module_reference design_1_moving_average_filte_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_moving_average_filte_0_0 from moving_average_filter_en_v1_0 1.0 to moving_average_filter_en_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block moving_average_filte_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 12 21:09:19 2024] Launched design_1_moving_average_filte_0_0_synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_moving_average_filte_0_0_synth_1/runme.log
[Sun May 12 21:09:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.223 ; gain = 0.000
open_project C:/Users/euzun/Desktop/DESD/LAB3_Eren/LAB3_Loopback/LAB3_Loopback.xpr
INFO: [Project 1-313] Project file moved from '/home/scraich/Documenti/tmp/LAB3/LAB3_Loopback' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/euzun/Vivado/Utility_IP_Core/ip_repo', nor could it be found using path 'c:/home/scraich/Vivado/Utility_IP_Core/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/euzun/Vivado/Utility_IP_Core/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axis_dual_i2s_0_0

open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1805.672 ; gain = 96.449
update_compile_order -fileset sources_1
close_project
update_module_reference design_1_balance_controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_balance_controller_0_0 from balance_controller_v1_0 1.0 to balance_controller_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1811.805 ; gain = 2.742
update_module_reference design_1_led_level_controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_led_level_controller_0_0 from led_level_controller_v1_0 1.0 to led_level_controller_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1811.805 ; gain = 0.000
update_module_reference design_1_mute_controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_mute_controller_0_0 from mute_controller_v1_0 1.0 to mute_controller_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1811.805 ; gain = 0.000
update_module_reference design_1_volume_controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_volume_controller_0_0 from volume_controller_v1_0 1.0 to volume_controller_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1811.805 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block volume_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block balance_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_level_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mute_controller_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 12 21:32:41 2024] Launched design_1_volume_controller_0_0_synth_1, design_1_balance_controller_0_0_synth_1, design_1_led_level_controller_0_0_synth_1, design_1_mute_controller_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_volume_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_volume_controller_0_0_synth_1/runme.log
design_1_balance_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_balance_controller_0_0_synth_1/runme.log
design_1_led_level_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_led_level_controller_0_0_synth_1/runme.log
design_1_mute_controller_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_mute_controller_0_0_synth_1/runme.log
synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
[Sun May 12 21:32:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1811.805 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1811.805 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA25D6A
set_property PROGRAM.FILE {C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BA25D6A
close_hw_manager
update_module_reference design_1_LFO_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-dual-i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB3_Eren/axi4-stream-spi-master'.
Upgrading 'C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_LFO_0_0 from LFO_v1_0 1.0 to LFO_v1_0 1.0
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3387.891 ; gain = 16.773
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi4stream_spi_master_0/aclk have been updated from connected ip, but BD cell '/axi4stream_spi_master_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axi4stream_spi_master_0> to completely resolve these warnings.
Wrote  : <C:\Users\euzun\Desktop\DESD\LAB3_Eren\lab3_template.xpr\lab3_template\lab3_template.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block LFO_0 .
Exporting to file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May 12 21:49:08 2024] Launched design_1_LFO_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_LFO_0_0_synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/design_1_LFO_0_0_synth_1/runme.log
synth_1: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/synth_1/runme.log
[Sun May 12 21:49:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3387.891 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3387.891 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BA25D6A
set_property PROGRAM.FILE {C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/euzun/Desktop/DESD/LAB3_Eren/lab3_template.xpr/lab3_template/lab3_template.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BA25D6A
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:55:02 2024...
