
read_verilog top.v core.v mem.v
synth -top top

write_verilog _top.v

