<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="ila_wsh_pipe_synth_1" LaunchPart="xc7k160tfbg676-2" LaunchTime="1494537203">
  <File Type="PA-TCL" Name="ila_wsh_pipe.tcl"/>
  <File Type="RDS-RDS" Name="ila_wsh_pipe.vds"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ila_wsh_pipe_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="ila_wsh_pipe_timing_summary_synth.pb"/>
  <File Type="RDS-DCP" Name="ila_wsh_pipe.dcp"/>
  <File Type="RDS-UTIL-PB" Name="ila_wsh_pipe_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="ila_wsh_pipe_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="ila_wsh_pipe_drc_synth.rpt"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_wsh_pipe">
    <File Path="$PSRCDIR/sources_1/ip/ila_wsh_pipe/ila_wsh_pipe.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_wsh_pipe.xci"/>
        <Attr Name="ImportTime" Val="1486593389"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="ila_wsh_pipe"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_wsh_pipe">
    <File Path="$PSRCDIR/sources_1/ip/ila_wsh_pipe/ila_wsh_pipe.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_wsh_pipe.xci"/>
        <Attr Name="ImportTime" Val="1486593389"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="ila_wsh_pipe"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
