<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16455 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 20 / 20 [100.00%] @ &quot;16735000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 16795 ns : File &quot;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir.autotb.v&quot; Line 277&#xD;&#xA;## quit" projectName="KentStian" solutionName="solution1" date="2022-11-16T11:51:15.888+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16405 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="KentStian" solutionName="solution1" date="2022-11-16T11:51:15.089+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 16305 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="KentStian" solutionName="solution1" date="2022-11-16T11:51:15.067+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15625 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 19 / 20 [28.21%] @ &quot;15905000&quot;" projectName="KentStian" solutionName="solution1" date="2022-11-16T11:51:15.063+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15575 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="KentStian" solutionName="solution1" date="2022-11-16T11:51:15.039+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 15475 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="KentStian" solutionName="solution1" date="2022-11-16T11:51:15.035+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 14795 ns  Iteration: 11  Process: /apatb_fir_top/AESL_inst_fir/fadd_32ns_32ns_32_5_full_dsp_1_U5/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 18 / 20 [28.21%] @ &quot;15075000&quot;" projectName="KentStian" solutionName="solution1" date="2022-11-16T11:51:15.021+0100" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
