
Xrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc84  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  0800be14  0800be14  0001be14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c1c8  0800c1c8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800c1c8  0800c1c8  0001c1c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1d0  0800c1d0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c1d0  0800c1d0  0001c1d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c1d4  0800c1d4  0001c1d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800c1d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          000052a0  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005314  20005314  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021b4c  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ca4  00000000  00000000  00041bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019f8  00000000  00000000  00046898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001800  00000000  00000000  00048290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006f8d  00000000  00000000  00049a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eb87  00000000  00000000  00050a1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d149b  00000000  00000000  0006f5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00140a3f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000731c  00000000  00000000  00140a90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bdfc 	.word	0x0800bdfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800bdfc 	.word	0x0800bdfc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <ws2812NumOn>:

uint16_t g_led_data[(TOTALNUM*24)+CYCLE_RESET]={0,};//CYCLE_RESET of data = 0, not BIT_HIGH or BIT_LOW


void ws2812NumOn(uint32_t led_cnt)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, (uint16_t *)g_led_data, (TOTALNUM*24)+CYCLE_RESET);
 800057c:	f44f 731f 	mov.w	r3, #636	; 0x27c
 8000580:	4a04      	ldr	r2, [pc, #16]	; (8000594 <ws2812NumOn+0x20>)
 8000582:	2100      	movs	r1, #0
 8000584:	4804      	ldr	r0, [pc, #16]	; (8000598 <ws2812NumOn+0x24>)
 8000586:	f004 fb67 	bl	8004c58 <HAL_TIM_PWM_Start_DMA>
}
 800058a:	bf00      	nop
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	20000090 	.word	0x20000090
 8000598:	20000760 	.word	0x20000760

0800059c <ws2812SetColor>:


void ws2812SetColor(uint32_t index, uint8_t red, uint8_t green, uint8_t blue)
{
 800059c:	b480      	push	{r7}
 800059e:	b09d      	sub	sp, #116	; 0x74
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	4608      	mov	r0, r1
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	4603      	mov	r3, r0
 80005ac:	70fb      	strb	r3, [r7, #3]
 80005ae:	460b      	mov	r3, r1
 80005b0:	70bb      	strb	r3, [r7, #2]
 80005b2:	4613      	mov	r3, r2
 80005b4:	707b      	strb	r3, [r7, #1]
	uint32_t buf[TOTALNUM];

	buf[index] = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 80005b6:	78bb      	ldrb	r3, [r7, #2]
 80005b8:	021a      	lsls	r2, r3, #8
 80005ba:	78fb      	ldrb	r3, [r7, #3]
 80005bc:	4413      	add	r3, r2
 80005be:	021a      	lsls	r2, r3, #8
 80005c0:	787b      	ldrb	r3, [r7, #1]
 80005c2:	4413      	add	r3, r2
 80005c4:	461a      	mov	r2, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	3370      	adds	r3, #112	; 0x70
 80005cc:	443b      	add	r3, r7
 80005ce:	f843 2c64 	str.w	r2, [r3, #-100]

	for(int i=0;i<24;i++)
 80005d2:	2300      	movs	r3, #0
 80005d4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80005d6:	e02c      	b.n	8000632 <ws2812SetColor+0x96>
	{
		if(buf[index]&(1<<i)) {g_led_data[(TOTALNUM-index)*24-i] = BIT_HIGH;}
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	3370      	adds	r3, #112	; 0x70
 80005de:	443b      	add	r3, r7
 80005e0:	f853 3c64 	ldr.w	r3, [r3, #-100]
 80005e4:	2101      	movs	r1, #1
 80005e6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80005e8:	fa01 f202 	lsl.w	r2, r1, r2
 80005ec:	4013      	ands	r3, r2
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d00e      	beq.n	8000610 <ws2812SetColor+0x74>
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	4613      	mov	r3, r2
 80005f6:	0092      	lsls	r2, r2, #2
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	00db      	lsls	r3, r3, #3
 80005fc:	461a      	mov	r2, r3
 80005fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000600:	1ad3      	subs	r3, r2, r3
 8000602:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000606:	4a10      	ldr	r2, [pc, #64]	; (8000648 <ws2812SetColor+0xac>)
 8000608:	2143      	movs	r1, #67	; 0x43
 800060a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800060e:	e00d      	b.n	800062c <ws2812SetColor+0x90>
		else {g_led_data[(TOTALNUM-index)*24-i] = BIT_LOW;}
 8000610:	687a      	ldr	r2, [r7, #4]
 8000612:	4613      	mov	r3, r2
 8000614:	0092      	lsls	r2, r2, #2
 8000616:	1a9b      	subs	r3, r3, r2
 8000618:	00db      	lsls	r3, r3, #3
 800061a:	461a      	mov	r2, r3
 800061c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800061e:	1ad3      	subs	r3, r2, r3
 8000620:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000624:	4a08      	ldr	r2, [pc, #32]	; (8000648 <ws2812SetColor+0xac>)
 8000626:	2121      	movs	r1, #33	; 0x21
 8000628:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<24;i++)
 800062c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800062e:	3301      	adds	r3, #1
 8000630:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000632:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000634:	2b17      	cmp	r3, #23
 8000636:	ddcf      	ble.n	80005d8 <ws2812SetColor+0x3c>
	}
}
 8000638:	bf00      	nop
 800063a:	bf00      	nop
 800063c:	3774      	adds	r7, #116	; 0x74
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	20000090 	.word	0x20000090

0800064c <ws2812AllColor>:


void ws2812AllColor(uint8_t red, uint8_t green, uint8_t blue)
{
 800064c:	b480      	push	{r7}
 800064e:	b087      	sub	sp, #28
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
 8000656:	460b      	mov	r3, r1
 8000658:	71bb      	strb	r3, [r7, #6]
 800065a:	4613      	mov	r3, r2
 800065c:	717b      	strb	r3, [r7, #5]
	uint32_t buf;

	buf = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 800065e:	79bb      	ldrb	r3, [r7, #6]
 8000660:	021a      	lsls	r2, r3, #8
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	4413      	add	r3, r2
 8000666:	021a      	lsls	r2, r3, #8
 8000668:	797b      	ldrb	r3, [r7, #5]
 800066a:	4413      	add	r3, r2
 800066c:	60fb      	str	r3, [r7, #12]

	for(int j=TOTALNUM;j>0;j--)
 800066e:	2318      	movs	r3, #24
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	e02d      	b.n	80006d0 <ws2812AllColor+0x84>
	{
		for(int i=0;i<24;i++)
 8000674:	2300      	movs	r3, #0
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	e024      	b.n	80006c4 <ws2812AllColor+0x78>
		{
			if(buf&(1<<i)) {g_led_data[(j*24)-i] = BIT_HIGH;}
 800067a:	2201      	movs	r2, #1
 800067c:	693b      	ldr	r3, [r7, #16]
 800067e:	fa02 f303 	lsl.w	r3, r2, r3
 8000682:	461a      	mov	r2, r3
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	4013      	ands	r3, r2
 8000688:	2b00      	cmp	r3, #0
 800068a:	d00c      	beq.n	80006a6 <ws2812AllColor+0x5a>
 800068c:	697a      	ldr	r2, [r7, #20]
 800068e:	4613      	mov	r3, r2
 8000690:	005b      	lsls	r3, r3, #1
 8000692:	4413      	add	r3, r2
 8000694:	00db      	lsls	r3, r3, #3
 8000696:	461a      	mov	r2, r3
 8000698:	693b      	ldr	r3, [r7, #16]
 800069a:	1ad3      	subs	r3, r2, r3
 800069c:	4a11      	ldr	r2, [pc, #68]	; (80006e4 <ws2812AllColor+0x98>)
 800069e:	2143      	movs	r1, #67	; 0x43
 80006a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80006a4:	e00b      	b.n	80006be <ws2812AllColor+0x72>
			else {g_led_data[(j*24)-i] = BIT_LOW;}
 80006a6:	697a      	ldr	r2, [r7, #20]
 80006a8:	4613      	mov	r3, r2
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	4413      	add	r3, r2
 80006ae:	00db      	lsls	r3, r3, #3
 80006b0:	461a      	mov	r2, r3
 80006b2:	693b      	ldr	r3, [r7, #16]
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	4a0b      	ldr	r2, [pc, #44]	; (80006e4 <ws2812AllColor+0x98>)
 80006b8:	2121      	movs	r1, #33	; 0x21
 80006ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0;i<24;i++)
 80006be:	693b      	ldr	r3, [r7, #16]
 80006c0:	3301      	adds	r3, #1
 80006c2:	613b      	str	r3, [r7, #16]
 80006c4:	693b      	ldr	r3, [r7, #16]
 80006c6:	2b17      	cmp	r3, #23
 80006c8:	ddd7      	ble.n	800067a <ws2812AllColor+0x2e>
	for(int j=TOTALNUM;j>0;j--)
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	3b01      	subs	r3, #1
 80006ce:	617b      	str	r3, [r7, #20]
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	dcce      	bgt.n	8000674 <ws2812AllColor+0x28>
		}
	}
}
 80006d6:	bf00      	nop
 80006d8:	bf00      	nop
 80006da:	371c      	adds	r7, #28
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	20000090 	.word	0x20000090

080006e8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <MX_CAN1_Init+0x64>)
 80006ee:	4a18      	ldr	r2, [pc, #96]	; (8000750 <MX_CAN1_Init+0x68>)
 80006f0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80006f2:	4b16      	ldr	r3, [pc, #88]	; (800074c <MX_CAN1_Init+0x64>)
 80006f4:	2206      	movs	r2, #6
 80006f6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80006f8:	4b14      	ldr	r3, [pc, #80]	; (800074c <MX_CAN1_Init+0x64>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006fe:	4b13      	ldr	r3, [pc, #76]	; (800074c <MX_CAN1_Init+0x64>)
 8000700:	2200      	movs	r2, #0
 8000702:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000704:	4b11      	ldr	r3, [pc, #68]	; (800074c <MX_CAN1_Init+0x64>)
 8000706:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 800070a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800070c:	4b0f      	ldr	r3, [pc, #60]	; (800074c <MX_CAN1_Init+0x64>)
 800070e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000712:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000714:	4b0d      	ldr	r3, [pc, #52]	; (800074c <MX_CAN1_Init+0x64>)
 8000716:	2200      	movs	r2, #0
 8000718:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800071a:	4b0c      	ldr	r3, [pc, #48]	; (800074c <MX_CAN1_Init+0x64>)
 800071c:	2201      	movs	r2, #1
 800071e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000720:	4b0a      	ldr	r3, [pc, #40]	; (800074c <MX_CAN1_Init+0x64>)
 8000722:	2200      	movs	r2, #0
 8000724:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000726:	4b09      	ldr	r3, [pc, #36]	; (800074c <MX_CAN1_Init+0x64>)
 8000728:	2200      	movs	r2, #0
 800072a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800072c:	4b07      	ldr	r3, [pc, #28]	; (800074c <MX_CAN1_Init+0x64>)
 800072e:	2200      	movs	r2, #0
 8000730:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000732:	4b06      	ldr	r3, [pc, #24]	; (800074c <MX_CAN1_Init+0x64>)
 8000734:	2200      	movs	r2, #0
 8000736:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000738:	4804      	ldr	r0, [pc, #16]	; (800074c <MX_CAN1_Init+0x64>)
 800073a:	f001 fdf1 	bl	8002320 <HAL_CAN_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000744:	f000 fef6 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}
 800074c:	200005d8 	.word	0x200005d8
 8000750:	40006400 	.word	0x40006400

08000754 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08a      	sub	sp, #40	; 0x28
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075c:	f107 0314 	add.w	r3, r7, #20
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]
 800076a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a1d      	ldr	r2, [pc, #116]	; (80007e8 <HAL_CAN_MspInit+0x94>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d134      	bne.n	80007e0 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
 800077a:	4b1c      	ldr	r3, [pc, #112]	; (80007ec <HAL_CAN_MspInit+0x98>)
 800077c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800077e:	4a1b      	ldr	r2, [pc, #108]	; (80007ec <HAL_CAN_MspInit+0x98>)
 8000780:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000784:	6413      	str	r3, [r2, #64]	; 0x40
 8000786:	4b19      	ldr	r3, [pc, #100]	; (80007ec <HAL_CAN_MspInit+0x98>)
 8000788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800078a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800078e:	613b      	str	r3, [r7, #16]
 8000790:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	4b15      	ldr	r3, [pc, #84]	; (80007ec <HAL_CAN_MspInit+0x98>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a14      	ldr	r2, [pc, #80]	; (80007ec <HAL_CAN_MspInit+0x98>)
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b12      	ldr	r3, [pc, #72]	; (80007ec <HAL_CAN_MspInit+0x98>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0302 	and.w	r3, r3, #2
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80007b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b4:	2302      	movs	r3, #2
 80007b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007bc:	2303      	movs	r3, #3
 80007be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80007c0:	2309      	movs	r3, #9
 80007c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c4:	f107 0314 	add.w	r3, r7, #20
 80007c8:	4619      	mov	r1, r3
 80007ca:	4809      	ldr	r0, [pc, #36]	; (80007f0 <HAL_CAN_MspInit+0x9c>)
 80007cc:	f003 f924 	bl	8003a18 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2105      	movs	r1, #5
 80007d4:	2014      	movs	r0, #20
 80007d6:	f002 fcf3 	bl	80031c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80007da:	2014      	movs	r0, #20
 80007dc:	f002 fd0c 	bl	80031f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80007e0:	bf00      	nop
 80007e2:	3728      	adds	r7, #40	; 0x28
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40006400 	.word	0x40006400
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40020400 	.word	0x40020400

080007f4 <CanInit>:
}

/* USER CODE BEGIN 1 */

void CanInit(uint32_t id, uint32_t mask)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 80007fe:	4b23      	ldr	r3, [pc, #140]	; (800088c <CanInit+0x98>)
 8000800:	2200      	movs	r2, #0
 8000802:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000804:	4b21      	ldr	r3, [pc, #132]	; (800088c <CanInit+0x98>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800080a:	4b20      	ldr	r3, [pc, #128]	; (800088c <CanInit+0x98>)
 800080c:	2201      	movs	r2, #1
 800080e:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id<<3)>>16;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	00db      	lsls	r3, r3, #3
 8000814:	0c1b      	lsrs	r3, r3, #16
 8000816:	4a1d      	ldr	r2, [pc, #116]	; (800088c <CanInit+0x98>)
 8000818:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = ((id<<3)&0xffff)|(0x1<<2);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	b29b      	uxth	r3, r3
 8000820:	f043 0304 	orr.w	r3, r3, #4
 8000824:	4a19      	ldr	r2, [pc, #100]	; (800088c <CanInit+0x98>)
 8000826:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask<<3)>>16;
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	00db      	lsls	r3, r3, #3
 800082c:	0c1b      	lsrs	r3, r3, #16
 800082e:	4a17      	ldr	r2, [pc, #92]	; (800088c <CanInit+0x98>)
 8000830:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = ((mask<<3)&0xffff)|(0x1<<2);
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	00db      	lsls	r3, r3, #3
 8000836:	b29b      	uxth	r3, r3
 8000838:	f043 0304 	orr.w	r3, r3, #4
 800083c:	4a13      	ldr	r2, [pc, #76]	; (800088c <CanInit+0x98>)
 800083e:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000840:	4b12      	ldr	r3, [pc, #72]	; (800088c <CanInit+0x98>)
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 8000846:	4b11      	ldr	r3, [pc, #68]	; (800088c <CanInit+0x98>)
 8000848:	2201      	movs	r2, #1
 800084a:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <CanInit+0x98>)
 800084e:	2200      	movs	r2, #0
 8000850:	625a      	str	r2, [r3, #36]	; 0x24
    #endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 8000852:	480f      	ldr	r0, [pc, #60]	; (8000890 <CanInit+0x9c>)
 8000854:	f001 ff40 	bl	80026d8 <HAL_CAN_Start>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <CanInit+0x6e>
 800085e:	f000 fe69 	bl	8001534 <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 8000862:	2102      	movs	r1, #2
 8000864:	480a      	ldr	r0, [pc, #40]	; (8000890 <CanInit+0x9c>)
 8000866:	f002 f99d 	bl	8002ba4 <HAL_CAN_ActivateNotification>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d000      	beq.n	8000872 <CanInit+0x7e>
 8000870:	e7fe      	b.n	8000870 <CanInit+0x7c>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8000872:	4906      	ldr	r1, [pc, #24]	; (800088c <CanInit+0x98>)
 8000874:	4806      	ldr	r0, [pc, #24]	; (8000890 <CanInit+0x9c>)
 8000876:	f001 fe4f 	bl	8002518 <HAL_CAN_ConfigFilter>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <CanInit+0x90>
    {
		/* Filter configuration Error */
		Error_Handler();
 8000880:	f000 fe58 	bl	8001534 <Error_Handler>
    }
}
 8000884:	bf00      	nop
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	200005b0 	.word	0x200005b0
 8000890:	200005d8 	.word	0x200005d8

08000894 <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08c      	sub	sp, #48	; 0x30
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	4611      	mov	r1, r2
 80008a0:	461a      	mov	r2, r3
 80008a2:	460b      	mov	r3, r1
 80008a4:	71fb      	strb	r3, [r7, #7]
 80008a6:	4613      	mov	r3, r2
 80008a8:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 80008b2:	2300      	movs	r3, #0
 80008b4:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 80008b6:	79bb      	ldrb	r3, [r7, #6]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <sendCan+0x2c>
 80008bc:	2304      	movs	r3, #4
 80008be:	e000      	b.n	80008c2 <sendCan+0x2e>
 80008c0:	2300      	movs	r3, #0
 80008c2:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = DISABLE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 80008ce:	480e      	ldr	r0, [pc, #56]	; (8000908 <sendCan+0x74>)
 80008d0:	f002 f821 	bl	8002916 <HAL_CAN_GetTxMailboxesFreeLevel>
 80008d4:	4603      	mov	r3, r0
 80008d6:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 80008d8:	693b      	ldr	r3, [r7, #16]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d00d      	beq.n	80008fa <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 80008de:	f107 0310 	add.w	r3, r7, #16
 80008e2:	f107 0114 	add.w	r1, r7, #20
 80008e6:	68ba      	ldr	r2, [r7, #8]
 80008e8:	4807      	ldr	r0, [pc, #28]	; (8000908 <sendCan+0x74>)
 80008ea:	f001 ff39 	bl	8002760 <HAL_CAN_AddTxMessage>
 80008ee:	4603      	mov	r3, r0
 80008f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 80008f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d000      	beq.n	80008fa <sendCan+0x66>
 80008f8:	e7fe      	b.n	80008f8 <sendCan+0x64>
    }
    osDelay(1);
 80008fa:	2001      	movs	r0, #1
 80008fc:	f007 f8f7 	bl	8007aee <osDelay>
}
 8000900:	bf00      	nop
 8000902:	3730      	adds	r7, #48	; 0x30
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	200005d8 	.word	0x200005d8

0800090c <SDOMsg>:

void SDOMsg(uint8_t Node_id,uint16_t index, uint8_t subindex, uint32_t msg, uint8_t len)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	4603      	mov	r3, r0
 8000916:	71fb      	strb	r3, [r7, #7]
 8000918:	460b      	mov	r3, r1
 800091a:	80bb      	strh	r3, [r7, #4]
 800091c:	4613      	mov	r3, r2
 800091e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 8000920:	2300      	movs	r3, #0
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	2300      	movs	r3, #0
 8000926:	60fb      	str	r3, [r7, #12]

	switch (len) {
 8000928:	7e3b      	ldrb	r3, [r7, #24]
 800092a:	3b01      	subs	r3, #1
 800092c:	2b03      	cmp	r3, #3
 800092e:	d817      	bhi.n	8000960 <SDOMsg+0x54>
 8000930:	a201      	add	r2, pc, #4	; (adr r2, 8000938 <SDOMsg+0x2c>)
 8000932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000936:	bf00      	nop
 8000938:	08000949 	.word	0x08000949
 800093c:	0800094f 	.word	0x0800094f
 8000940:	08000955 	.word	0x08000955
 8000944:	0800095b 	.word	0x0800095b
		case 1:
			buf[0]=0x2f;	break;	//1byte
 8000948:	232f      	movs	r3, #47	; 0x2f
 800094a:	723b      	strb	r3, [r7, #8]
 800094c:	e008      	b.n	8000960 <SDOMsg+0x54>
		case 2:
			buf[0]=0x2b;	break;	//2byte
 800094e:	232b      	movs	r3, #43	; 0x2b
 8000950:	723b      	strb	r3, [r7, #8]
 8000952:	e005      	b.n	8000960 <SDOMsg+0x54>
		case 3:
			buf[0]=0x27;	break;	//3byte
 8000954:	2327      	movs	r3, #39	; 0x27
 8000956:	723b      	strb	r3, [r7, #8]
 8000958:	e002      	b.n	8000960 <SDOMsg+0x54>
		case 4:
			buf[0]=0x23;	break;	//4byte
 800095a:	2323      	movs	r3, #35	; 0x23
 800095c:	723b      	strb	r3, [r7, #8]
 800095e:	bf00      	nop
	}

	memcpy(buf+1,&index,2);	//index
 8000960:	f107 0308 	add.w	r3, r7, #8
 8000964:	3301      	adds	r3, #1
 8000966:	88ba      	ldrh	r2, [r7, #4]
 8000968:	801a      	strh	r2, [r3, #0]
	buf[3]=subindex;		//subindex
 800096a:	79bb      	ldrb	r3, [r7, #6]
 800096c:	72fb      	strb	r3, [r7, #11]
	memcpy(buf+4,&msg,len);	//data
 800096e:	f107 0308 	add.w	r3, r7, #8
 8000972:	3304      	adds	r3, #4
 8000974:	7e3a      	ldrb	r2, [r7, #24]
 8000976:	4639      	mov	r1, r7
 8000978:	4618      	mov	r0, r3
 800097a:	f00a fab2 	bl	800aee2 <memcpy>

	sendCan(0x600+Node_id,buf,8,0);
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8000984:	4618      	mov	r0, r3
 8000986:	f107 0108 	add.w	r1, r7, #8
 800098a:	2300      	movs	r3, #0
 800098c:	2208      	movs	r2, #8
 800098e:	f7ff ff81 	bl	8000894 <sendCan>
}
 8000992:	bf00      	nop
 8000994:	3710      	adds	r7, #16
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop

0800099c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  /* Get RX message */

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 80009a4:	4b09      	ldr	r3, [pc, #36]	; (80009cc <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80009a6:	4a0a      	ldr	r2, [pc, #40]	; (80009d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80009a8:	2100      	movs	r1, #0
 80009aa:	480a      	ldr	r0, [pc, #40]	; (80009d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80009ac:	f001 ffe8 	bl	8002980 <HAL_CAN_GetRxMessage>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d000      	beq.n	80009b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 80009b6:	e7fe      	b.n	80009b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 80009b8:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	3301      	adds	r3, #1
 80009be:	4a06      	ldr	r2, [pc, #24]	; (80009d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80009c0:	6013      	str	r3, [r2, #0]
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	2000058c 	.word	0x2000058c
 80009d0:	20000594 	.word	0x20000594
 80009d4:	200005d8 	.word	0x200005d8
 80009d8:	20000588 	.word	0x20000588

080009dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <MX_DMA_Init+0x68>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a16      	ldr	r2, [pc, #88]	; (8000a44 <MX_DMA_Init+0x68>)
 80009ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <MX_DMA_Init+0x68>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	603b      	str	r3, [r7, #0]
 8000a02:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <MX_DMA_Init+0x68>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	4a0f      	ldr	r2, [pc, #60]	; (8000a44 <MX_DMA_Init+0x68>)
 8000a08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0e:	4b0d      	ldr	r3, [pc, #52]	; (8000a44 <MX_DMA_Init+0x68>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2105      	movs	r1, #5
 8000a1e:	200e      	movs	r0, #14
 8000a20:	f002 fbce 	bl	80031c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000a24:	200e      	movs	r0, #14
 8000a26:	f002 fbe7 	bl	80031f8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2105      	movs	r1, #5
 8000a2e:	203a      	movs	r0, #58	; 0x3a
 8000a30:	f002 fbc6 	bl	80031c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000a34:	203a      	movs	r0, #58	; 0x3a
 8000a36:	f002 fbdf 	bl	80031f8 <HAL_NVIC_EnableIRQ>

}
 8000a3a:	bf00      	nop
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800

08000a48 <fanInit>:

#include <fan.h>


void fanInit(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
    //HAL_TIMEx_OCN_Start(&htim1, TIM_CHANNEL_1);//stm32f103
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4802      	ldr	r0, [pc, #8]	; (8000a58 <fanInit+0x10>)
 8000a50:	f004 f83a 	bl	8004ac8 <HAL_TIM_PWM_Start>
}
 8000a54:	bf00      	nop
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	200006d0 	.word	0x200006d0

08000a5c <fanOn>:

void fanOn(uint8_t duty)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
	if(duty>=100){duty = 100;}
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	2b63      	cmp	r3, #99	; 0x63
 8000a6a:	d901      	bls.n	8000a70 <fanOn+0x14>
 8000a6c:	2364      	movs	r3, #100	; 0x64
 8000a6e:	71fb      	strb	r3, [r7, #7]

	if(duty==0){htim1.Instance->CCR1 = 0;}
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d104      	bne.n	8000a80 <fanOn+0x24>
 8000a76:	4b07      	ldr	r3, [pc, #28]	; (8000a94 <fanOn+0x38>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	635a      	str	r2, [r3, #52]	; 0x34
	else {htim1.Instance->CCR1 = duty;}//write gogo
}
 8000a7e:	e003      	b.n	8000a88 <fanOn+0x2c>
	else {htim1.Instance->CCR1 = duty;}//write gogo
 8000a80:	4b04      	ldr	r3, [pc, #16]	; (8000a94 <fanOn+0x38>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	79fa      	ldrb	r2, [r7, #7]
 8000a86:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	200006d0 	.word	0x200006d0

08000a98 <HAL_GPIO_EXTI_Callback>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	80fb      	strh	r3, [r7, #6]
	osThreadFlagsSet(IRQ_PSxHandle, 1);
 8000aa2:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f006 ff51 	bl	8007950 <osThreadFlagsSet>

    if(GPIO_Pin == PS_SIG1_Pin) {
 8000aae:	88fb      	ldrh	r3, [r7, #6]
 8000ab0:	2b10      	cmp	r3, #16
 8000ab2:	d102      	bne.n	8000aba <HAL_GPIO_EXTI_Callback+0x22>
    	//osSemaphoreRelease(PSx_SIG_BinSemHandle);
    	printf("GPIO_EXTI_Callback PS_SIG1_Pin.\n");
 8000ab4:	4804      	ldr	r0, [pc, #16]	; (8000ac8 <HAL_GPIO_EXTI_Callback+0x30>)
 8000ab6:	f00a fb45 	bl	800b144 <puts>
    }

    if(GPIO_Pin == PS_SIG4_Pin) {
    	//printf("GPIO_EXTI_Callback PS_SIG4_Pin.\n");
    }
}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	20000614 	.word	0x20000614
 8000ac8:	0800be5c 	.word	0x0800be5c

08000acc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of PSx_SIG_BinSem */
  PSx_SIG_BinSemHandle = osSemaphoreNew(1, 1, &PSx_SIG_BinSem_attributes);
 8000ad0:	4a1c      	ldr	r2, [pc, #112]	; (8000b44 <MX_FREERTOS_Init+0x78>)
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f007 f852 	bl	8007b7e <osSemaphoreNew>
 8000ada:	4603      	mov	r3, r0
 8000adc:	4a1a      	ldr	r2, [pc, #104]	; (8000b48 <MX_FREERTOS_Init+0x7c>)
 8000ade:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ae0:	4a1a      	ldr	r2, [pc, #104]	; (8000b4c <MX_FREERTOS_Init+0x80>)
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	481a      	ldr	r0, [pc, #104]	; (8000b50 <MX_FREERTOS_Init+0x84>)
 8000ae6:	f006 fea0 	bl	800782a <osThreadNew>
 8000aea:	4603      	mov	r3, r0
 8000aec:	4a19      	ldr	r2, [pc, #100]	; (8000b54 <MX_FREERTOS_Init+0x88>)
 8000aee:	6013      	str	r3, [r2, #0]

  /* creation of canTask */
  canTaskHandle = osThreadNew(StartTask02, NULL, &canTask_attributes);
 8000af0:	4a19      	ldr	r2, [pc, #100]	; (8000b58 <MX_FREERTOS_Init+0x8c>)
 8000af2:	2100      	movs	r1, #0
 8000af4:	4819      	ldr	r0, [pc, #100]	; (8000b5c <MX_FREERTOS_Init+0x90>)
 8000af6:	f006 fe98 	bl	800782a <osThreadNew>
 8000afa:	4603      	mov	r3, r0
 8000afc:	4a18      	ldr	r2, [pc, #96]	; (8000b60 <MX_FREERTOS_Init+0x94>)
 8000afe:	6013      	str	r3, [r2, #0]

  /* creation of UartComm */
  UartCommHandle = osThreadNew(StartTask03, NULL, &UartComm_attributes);
 8000b00:	4a18      	ldr	r2, [pc, #96]	; (8000b64 <MX_FREERTOS_Init+0x98>)
 8000b02:	2100      	movs	r1, #0
 8000b04:	4818      	ldr	r0, [pc, #96]	; (8000b68 <MX_FREERTOS_Init+0x9c>)
 8000b06:	f006 fe90 	bl	800782a <osThreadNew>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	4a17      	ldr	r2, [pc, #92]	; (8000b6c <MX_FREERTOS_Init+0xa0>)
 8000b0e:	6013      	str	r3, [r2, #0]

  /* creation of NP_LED */
  NP_LEDHandle = osThreadNew(StartTask04, NULL, &NP_LED_attributes);
 8000b10:	4a17      	ldr	r2, [pc, #92]	; (8000b70 <MX_FREERTOS_Init+0xa4>)
 8000b12:	2100      	movs	r1, #0
 8000b14:	4817      	ldr	r0, [pc, #92]	; (8000b74 <MX_FREERTOS_Init+0xa8>)
 8000b16:	f006 fe88 	bl	800782a <osThreadNew>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	4a16      	ldr	r2, [pc, #88]	; (8000b78 <MX_FREERTOS_Init+0xac>)
 8000b1e:	6013      	str	r3, [r2, #0]

  /* creation of fancntl */
  fancntlHandle = osThreadNew(StartTask05, NULL, &fancntl_attributes);
 8000b20:	4a16      	ldr	r2, [pc, #88]	; (8000b7c <MX_FREERTOS_Init+0xb0>)
 8000b22:	2100      	movs	r1, #0
 8000b24:	4816      	ldr	r0, [pc, #88]	; (8000b80 <MX_FREERTOS_Init+0xb4>)
 8000b26:	f006 fe80 	bl	800782a <osThreadNew>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	4a15      	ldr	r2, [pc, #84]	; (8000b84 <MX_FREERTOS_Init+0xb8>)
 8000b2e:	6013      	str	r3, [r2, #0]

  /* creation of IRQ_PSx */
  IRQ_PSxHandle = osThreadNew(StartTask06, NULL, &IRQ_PSx_attributes);
 8000b30:	4a15      	ldr	r2, [pc, #84]	; (8000b88 <MX_FREERTOS_Init+0xbc>)
 8000b32:	2100      	movs	r1, #0
 8000b34:	4815      	ldr	r0, [pc, #84]	; (8000b8c <MX_FREERTOS_Init+0xc0>)
 8000b36:	f006 fe78 	bl	800782a <osThreadNew>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <MX_FREERTOS_Init+0xc4>)
 8000b3e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	0800c100 	.word	0x0800c100
 8000b48:	20000618 	.word	0x20000618
 8000b4c:	0800c028 	.word	0x0800c028
 8000b50:	08000b95 	.word	0x08000b95
 8000b54:	20000600 	.word	0x20000600
 8000b58:	0800c04c 	.word	0x0800c04c
 8000b5c:	08000bc1 	.word	0x08000bc1
 8000b60:	20000604 	.word	0x20000604
 8000b64:	0800c070 	.word	0x0800c070
 8000b68:	08000c71 	.word	0x08000c71
 8000b6c:	20000608 	.word	0x20000608
 8000b70:	0800c094 	.word	0x0800c094
 8000b74:	08000cc5 	.word	0x08000cc5
 8000b78:	2000060c 	.word	0x2000060c
 8000b7c:	0800c0b8 	.word	0x0800c0b8
 8000b80:	080010f1 	.word	0x080010f1
 8000b84:	20000610 	.word	0x20000610
 8000b88:	0800c0dc 	.word	0x0800c0dc
 8000b8c:	08001125 	.word	0x08001125
 8000b90:	20000614 	.word	0x20000614

08000b94 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	//StartTask01 is related gpio toggle for state check //
	uint32_t lastTime = osKernelGetTickCount();
 8000b9c:	f006 fe30 	bl	8007800 <osKernelGetTickCount>
 8000ba0:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STATUS_LED;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000ba8:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 8000baa:	68f8      	ldr	r0, [r7, #12]
 8000bac:	f006 ffba 	bl	8007b24 <osDelayUntil>

	HAL_GPIO_TogglePin(testled_GPIO_Port, testled_Pin);
 8000bb0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb4:	4801      	ldr	r0, [pc, #4]	; (8000bbc <StartDefaultTask+0x28>)
 8000bb6:	f003 f8e4 	bl	8003d82 <HAL_GPIO_TogglePin>
	lastTime += PERIOD_STATUS_LED;
 8000bba:	e7f2      	b.n	8000ba2 <StartDefaultTask+0xe>
 8000bbc:	40020800 	.word	0x40020800

08000bc0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b088      	sub	sp, #32
 8000bc4:	af02      	add	r7, sp, #8
 8000bc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	//StartTask02 is related CAN communication. //
	uint32_t lastTime = osKernelGetTickCount();
 8000bc8:	f006 fe1a 	bl	8007800 <osKernelGetTickCount>
 8000bcc:	6178      	str	r0, [r7, #20]

	CanInit(0,0);
 8000bce:	2100      	movs	r1, #0
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	f7ff fe0f 	bl	80007f4 <CanInit>
//	SDOMsg(4,0x4044, 0x14, 0xf1f2f3f4, 4);

  /* Infinite loop */
  for(;;)
  {
	uint8_t canbuf[8]={1, 2, 3, 4, 5, 6, 7, 8};
 8000bd6:	4a23      	ldr	r2, [pc, #140]	; (8000c64 <StartTask02+0xa4>)
 8000bd8:	f107 0308 	add.w	r3, r7, #8
 8000bdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000be0:	e883 0003 	stmia.w	r3, {r0, r1}
	int tmp = 0;
 8000be4:	2300      	movs	r3, #0
 8000be6:	613b      	str	r3, [r7, #16]
	lastTime += PERIOD_CANCOMM;;
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000bee:	617b      	str	r3, [r7, #20]
	osDelayUntil(lastTime);
 8000bf0:	6978      	ldr	r0, [r7, #20]
 8000bf2:	f006 ff97 	bl	8007b24 <osDelayUntil>

	SDOMsg(1,0x1011, 0x3, 0xf1, 1);
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	9300      	str	r3, [sp, #0]
 8000bfa:	23f1      	movs	r3, #241	; 0xf1
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	f241 0111 	movw	r1, #4113	; 0x1011
 8000c02:	2001      	movs	r0, #1
 8000c04:	f7ff fe82 	bl	800090c <SDOMsg>
	osDelay(tmp);
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f006 ff6f 	bl	8007aee <osDelay>
	SDOMsg(2,0x2022, 0x33, 0xf1f2, 2);
 8000c10:	2302      	movs	r3, #2
 8000c12:	9300      	str	r3, [sp, #0]
 8000c14:	f24f 13f2 	movw	r3, #61938	; 0xf1f2
 8000c18:	2233      	movs	r2, #51	; 0x33
 8000c1a:	f242 0122 	movw	r1, #8226	; 0x2022
 8000c1e:	2002      	movs	r0, #2
 8000c20:	f7ff fe74 	bl	800090c <SDOMsg>
	osDelay(tmp);
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f006 ff61 	bl	8007aee <osDelay>
	SDOMsg(3,0x3033, 0x13, 0xf1f2f3, 3);
 8000c2c:	2303      	movs	r3, #3
 8000c2e:	9300      	str	r3, [sp, #0]
 8000c30:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <StartTask02+0xa8>)
 8000c32:	2213      	movs	r2, #19
 8000c34:	f243 0133 	movw	r1, #12339	; 0x3033
 8000c38:	2003      	movs	r0, #3
 8000c3a:	f7ff fe67 	bl	800090c <SDOMsg>
	osDelay(tmp);
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f006 ff54 	bl	8007aee <osDelay>
	SDOMsg(4,0x4044, 0x14, 0xf1f2f3f4, 4);
 8000c46:	2304      	movs	r3, #4
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <StartTask02+0xac>)
 8000c4c:	2214      	movs	r2, #20
 8000c4e:	f244 0144 	movw	r1, #16452	; 0x4044
 8000c52:	2004      	movs	r0, #4
 8000c54:	f7ff fe5a 	bl	800090c <SDOMsg>
	osDelay(tmp);
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f006 ff47 	bl	8007aee <osDelay>
  {
 8000c60:	e7b9      	b.n	8000bd6 <StartTask02+0x16>
 8000c62:	bf00      	nop
 8000c64:	0800be7c 	.word	0x0800be7c
 8000c68:	00f1f2f3 	.word	0x00f1f2f3
 8000c6c:	f1f2f3f4 	.word	0xf1f2f3f4

08000c70 <StartTask03>:
* @retval None
*/

/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000c70:	b5b0      	push	{r4, r5, r7, lr}
 8000c72:	b092      	sub	sp, #72	; 0x48
 8000c74:	af02      	add	r7, sp, #8
 8000c76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	char buf[48]={	 1,  2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12,		//1 front right
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <StartTask03+0x50>)
 8000c7a:	f107 040c 	add.w	r4, r7, #12
 8000c7e:	461d      	mov	r5, r3
 8000c80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c88:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000c8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
					13, 14, 15, 16, 17, 18, 19, 20, 21, 22,	23, 24,		//2 front left
					25, 26, 27, 28, 29, 30, 31, 32,	33, 34, 35, 36,		//3 rear right
					37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48	};	//4 rear left

	uint32_t lastTime = osKernelGetTickCount();
 8000c90:	f006 fdb6 	bl	8007800 <osKernelGetTickCount>
 8000c94:	63f8      	str	r0, [r7, #60]	; 0x3c


  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STEERING;
 8000c96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c98:	3332      	adds	r3, #50	; 0x32
 8000c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
	osDelayUntil(lastTime);
 8000c9c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000c9e:	f006 ff41 	bl	8007b24 <osDelayUntil>
	DataSetSteering(buf, 3, 0, 0, 0);
 8000ca2:	f107 000c 	add.w	r0, r7, #12
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	9300      	str	r3, [sp, #0]
 8000caa:	2300      	movs	r3, #0
 8000cac:	2200      	movs	r2, #0
 8000cae:	2103      	movs	r1, #3
 8000cb0:	f000 fc98 	bl	80015e4 <DataSetSteering>

	ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
 8000cb4:	f107 030c 	add.w	r3, r7, #12
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f000 fc6b 	bl	8001594 <ServoMotor_writeDMA>
	lastTime += PERIOD_STEERING;
 8000cbe:	e7ea      	b.n	8000c96 <StartTask03+0x26>
 8000cc0:	0800be84 	.word	0x0800be84

08000cc4 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
	//StartTask04 is related ws2812b//
	uint32_t lastTime = osKernelGetTickCount();
 8000ccc:	f006 fd98 	bl	8007800 <osKernelGetTickCount>
 8000cd0:	60f8      	str	r0, [r7, #12]


  /* Infinite loop */
  for(;;)
  {
		lastTime += PERIOD_NP_LED;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000cd8:	60fb      	str	r3, [r7, #12]
		osDelayUntil(lastTime);
 8000cda:	68f8      	ldr	r0, [r7, #12]
 8000cdc:	f006 ff22 	bl	8007b24 <osDelayUntil>


		temp++;
 8000ce0:	4bd0      	ldr	r3, [pc, #832]	; (8001024 <StartTask04+0x360>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	4acf      	ldr	r2, [pc, #828]	; (8001024 <StartTask04+0x360>)
 8000ce8:	6013      	str	r3, [r2, #0]
		switch (temp) {
 8000cea:	4bce      	ldr	r3, [pc, #824]	; (8001024 <StartTask04+0x360>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	3b01      	subs	r3, #1
 8000cf0:	2b07      	cmp	r3, #7
 8000cf2:	f200 81ea 	bhi.w	80010ca <StartTask04+0x406>
 8000cf6:	a201      	add	r2, pc, #4	; (adr r2, 8000cfc <StartTask04+0x38>)
 8000cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfc:	08000d1d 	.word	0x08000d1d
 8000d00:	08000d85 	.word	0x08000d85
 8000d04:	08000ded 	.word	0x08000ded
 8000d08:	08000e55 	.word	0x08000e55
 8000d0c:	08000ebd 	.word	0x08000ebd
 8000d10:	08000f3d 	.word	0x08000f3d
 8000d14:	08000fbd 	.word	0x08000fbd
 8000d18:	08001045 	.word	0x08001045
			case 1:
				printf("case1\n");
 8000d1c:	48c2      	ldr	r0, [pc, #776]	; (8001028 <StartTask04+0x364>)
 8000d1e:	f00a fa11 	bl	800b144 <puts>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 8000d22:	2301      	movs	r3, #1
 8000d24:	2200      	movs	r2, #0
 8000d26:	2100      	movs	r1, #0
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f7ff fc37 	bl	800059c <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 8000d2e:	2300      	movs	r3, #0
 8000d30:	2201      	movs	r2, #1
 8000d32:	2100      	movs	r1, #0
 8000d34:	2001      	movs	r0, #1
 8000d36:	f7ff fc31 	bl	800059c <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2101      	movs	r1, #1
 8000d40:	2002      	movs	r0, #2
 8000d42:	f7ff fc2b 	bl	800059c <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8000d46:	2301      	movs	r3, #1
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f7ff fc25 	bl	800059c <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8000d52:	2300      	movs	r3, #0
 8000d54:	2201      	movs	r2, #1
 8000d56:	2100      	movs	r1, #0
 8000d58:	2004      	movs	r0, #4
 8000d5a:	f7ff fc1f 	bl	800059c <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 8000d5e:	2300      	movs	r3, #0
 8000d60:	2200      	movs	r2, #0
 8000d62:	2101      	movs	r1, #1
 8000d64:	2005      	movs	r0, #5
 8000d66:	f7ff fc19 	bl	800059c <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2100      	movs	r1, #0
 8000d70:	2006      	movs	r0, #6
 8000d72:	f7ff fc13 	bl	800059c <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8000d76:	2300      	movs	r3, #0
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	2007      	movs	r0, #7
 8000d7e:	f7ff fc0d 	bl	800059c <ws2812SetColor>
				break;
 8000d82:	e1a2      	b.n	80010ca <StartTask04+0x406>
			case 2:
				printf("case2\n");
 8000d84:	48a9      	ldr	r0, [pc, #676]	; (800102c <StartTask04+0x368>)
 8000d86:	f00a f9dd 	bl	800b144 <puts>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2007      	movs	r0, #7
 8000d92:	f7ff fc03 	bl	800059c <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 8000d96:	2300      	movs	r3, #0
 8000d98:	2201      	movs	r2, #1
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f7ff fbfd 	bl	800059c <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 8000da2:	2300      	movs	r3, #0
 8000da4:	2200      	movs	r2, #0
 8000da6:	2101      	movs	r1, #1
 8000da8:	2001      	movs	r0, #1
 8000daa:	f7ff fbf7 	bl	800059c <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8000dae:	2301      	movs	r3, #1
 8000db0:	2200      	movs	r2, #0
 8000db2:	2100      	movs	r1, #0
 8000db4:	2002      	movs	r0, #2
 8000db6:	f7ff fbf1 	bl	800059c <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8000dba:	2300      	movs	r3, #0
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	2003      	movs	r0, #3
 8000dc2:	f7ff fbeb 	bl	800059c <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2101      	movs	r1, #1
 8000dcc:	2004      	movs	r0, #4
 8000dce:	f7ff fbe5 	bl	800059c <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	2005      	movs	r0, #5
 8000dda:	f7ff fbdf 	bl	800059c <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 8000dde:	2300      	movs	r3, #0
 8000de0:	2201      	movs	r2, #1
 8000de2:	2100      	movs	r1, #0
 8000de4:	2006      	movs	r0, #6
 8000de6:	f7ff fbd9 	bl	800059c <ws2812SetColor>
				break;
 8000dea:	e16e      	b.n	80010ca <StartTask04+0x406>
			case 3:
				printf("case3\n");
 8000dec:	4890      	ldr	r0, [pc, #576]	; (8001030 <StartTask04+0x36c>)
 8000dee:	f00a f9a9 	bl	800b144 <puts>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8000df2:	2301      	movs	r3, #1
 8000df4:	2200      	movs	r2, #0
 8000df6:	2100      	movs	r1, #0
 8000df8:	2006      	movs	r0, #6
 8000dfa:	f7ff fbcf 	bl	800059c <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8000dfe:	2300      	movs	r3, #0
 8000e00:	2201      	movs	r2, #1
 8000e02:	2100      	movs	r1, #0
 8000e04:	2007      	movs	r0, #7
 8000e06:	f7ff fbc9 	bl	800059c <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2101      	movs	r1, #1
 8000e10:	2000      	movs	r0, #0
 8000e12:	f7ff fbc3 	bl	800059c <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 8000e16:	2301      	movs	r3, #1
 8000e18:	2200      	movs	r2, #0
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	f7ff fbbd 	bl	800059c <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 8000e22:	2300      	movs	r3, #0
 8000e24:	2201      	movs	r2, #1
 8000e26:	2100      	movs	r1, #0
 8000e28:	2002      	movs	r0, #2
 8000e2a:	f7ff fbb7 	bl	800059c <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 8000e2e:	2300      	movs	r3, #0
 8000e30:	2200      	movs	r2, #0
 8000e32:	2101      	movs	r1, #1
 8000e34:	2003      	movs	r0, #3
 8000e36:	f7ff fbb1 	bl	800059c <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2100      	movs	r1, #0
 8000e40:	2004      	movs	r0, #4
 8000e42:	f7ff fbab 	bl	800059c <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8000e46:	2300      	movs	r3, #0
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	2005      	movs	r0, #5
 8000e4e:	f7ff fba5 	bl	800059c <ws2812SetColor>
				break;
 8000e52:	e13a      	b.n	80010ca <StartTask04+0x406>
			case 4:
				printf("case4\n");
 8000e54:	4877      	ldr	r0, [pc, #476]	; (8001034 <StartTask04+0x370>)
 8000e56:	f00a f975 	bl	800b144 <puts>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2100      	movs	r1, #0
 8000e60:	2005      	movs	r0, #5
 8000e62:	f7ff fb9b 	bl	800059c <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 8000e66:	2300      	movs	r3, #0
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	2006      	movs	r0, #6
 8000e6e:	f7ff fb95 	bl	800059c <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 8000e72:	2300      	movs	r3, #0
 8000e74:	2200      	movs	r2, #0
 8000e76:	2101      	movs	r1, #1
 8000e78:	2007      	movs	r0, #7
 8000e7a:	f7ff fb8f 	bl	800059c <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 8000e7e:	2301      	movs	r3, #1
 8000e80:	2200      	movs	r2, #0
 8000e82:	2100      	movs	r1, #0
 8000e84:	2000      	movs	r0, #0
 8000e86:	f7ff fb89 	bl	800059c <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	2100      	movs	r1, #0
 8000e90:	2001      	movs	r0, #1
 8000e92:	f7ff fb83 	bl	800059c <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 8000e96:	2300      	movs	r3, #0
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	2002      	movs	r0, #2
 8000e9e:	f7ff fb7d 	bl	800059c <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f7ff fb77 	bl	800059c <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8000eae:	2300      	movs	r3, #0
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2004      	movs	r0, #4
 8000eb6:	f7ff fb71 	bl	800059c <ws2812SetColor>
				break;
 8000eba:	e106      	b.n	80010ca <StartTask04+0x406>
			case 5:
				printf("case5\n");
 8000ebc:	485e      	ldr	r0, [pc, #376]	; (8001038 <StartTask04+0x374>)
 8000ebe:	f00a f941 	bl	800b144 <puts>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	2004      	movs	r0, #4
 8000eca:	f7ff fb67 	bl	800059c <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8000ece:	2300      	movs	r3, #0
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	2005      	movs	r0, #5
 8000ed6:	f7ff fb61 	bl	800059c <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 8000eda:	2300      	movs	r3, #0
 8000edc:	2200      	movs	r2, #0
 8000ede:	2101      	movs	r1, #1
 8000ee0:	2006      	movs	r0, #6
 8000ee2:	f7ff fb5b 	bl	800059c <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2100      	movs	r1, #0
 8000eec:	2007      	movs	r0, #7
 8000eee:	f7ff fb55 	bl	800059c <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f7ff fb4f 	bl	800059c <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 8000efe:	2300      	movs	r3, #0
 8000f00:	2200      	movs	r2, #0
 8000f02:	2101      	movs	r1, #1
 8000f04:	2001      	movs	r0, #1
 8000f06:	f7ff fb49 	bl	800059c <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2100      	movs	r1, #0
 8000f10:	2002      	movs	r0, #2
 8000f12:	f7ff fb43 	bl	800059c <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8000f16:	2300      	movs	r3, #0
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	2003      	movs	r0, #3
 8000f1e:	f7ff fb3d 	bl	800059c <ws2812SetColor>
				ws2812SetColor(8,0,0,1);//index, r, g, b
 8000f22:	2301      	movs	r3, #1
 8000f24:	2200      	movs	r2, #0
 8000f26:	2100      	movs	r1, #0
 8000f28:	2008      	movs	r0, #8
 8000f2a:	f7ff fb37 	bl	800059c <ws2812SetColor>
				ws2812SetColor(9,0,1,0);//index, r, g, b
 8000f2e:	2300      	movs	r3, #0
 8000f30:	2201      	movs	r2, #1
 8000f32:	2100      	movs	r1, #0
 8000f34:	2009      	movs	r0, #9
 8000f36:	f7ff fb31 	bl	800059c <ws2812SetColor>

				break;
 8000f3a:	e0c6      	b.n	80010ca <StartTask04+0x406>
			case 6:
				printf("case6\n");
 8000f3c:	483f      	ldr	r0, [pc, #252]	; (800103c <StartTask04+0x378>)
 8000f3e:	f00a f901 	bl	800b144 <puts>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8000f42:	2301      	movs	r3, #1
 8000f44:	2200      	movs	r2, #0
 8000f46:	2100      	movs	r1, #0
 8000f48:	2003      	movs	r0, #3
 8000f4a:	f7ff fb27 	bl	800059c <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8000f4e:	2300      	movs	r3, #0
 8000f50:	2201      	movs	r2, #1
 8000f52:	2100      	movs	r1, #0
 8000f54:	2004      	movs	r0, #4
 8000f56:	f7ff fb21 	bl	800059c <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2101      	movs	r1, #1
 8000f60:	2005      	movs	r0, #5
 8000f62:	f7ff fb1b 	bl	800059c <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8000f66:	2301      	movs	r3, #1
 8000f68:	2200      	movs	r2, #0
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	2006      	movs	r0, #6
 8000f6e:	f7ff fb15 	bl	800059c <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8000f72:	2300      	movs	r3, #0
 8000f74:	2201      	movs	r2, #1
 8000f76:	2100      	movs	r1, #0
 8000f78:	2007      	movs	r0, #7
 8000f7a:	f7ff fb0f 	bl	800059c <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 8000f7e:	2300      	movs	r3, #0
 8000f80:	2200      	movs	r2, #0
 8000f82:	2101      	movs	r1, #1
 8000f84:	2000      	movs	r0, #0
 8000f86:	f7ff fb09 	bl	800059c <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2100      	movs	r1, #0
 8000f90:	2001      	movs	r0, #1
 8000f92:	f7ff fb03 	bl	800059c <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 8000f96:	2300      	movs	r3, #0
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	2002      	movs	r0, #2
 8000f9e:	f7ff fafd 	bl	800059c <ws2812SetColor>
				ws2812SetColor(8,0,1,1);//index, r, g, b
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	2008      	movs	r0, #8
 8000faa:	f7ff faf7 	bl	800059c <ws2812SetColor>
				ws2812SetColor(9,1,1,0);//index, r, g, b
 8000fae:	2300      	movs	r3, #0
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	2009      	movs	r0, #9
 8000fb6:	f7ff faf1 	bl	800059c <ws2812SetColor>
				break;
 8000fba:	e086      	b.n	80010ca <StartTask04+0x406>
			case 7:
				printf("case7\n");
 8000fbc:	4820      	ldr	r0, [pc, #128]	; (8001040 <StartTask04+0x37c>)
 8000fbe:	f00a f8c1 	bl	800b144 <puts>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	2002      	movs	r0, #2
 8000fca:	f7ff fae7 	bl	800059c <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	2003      	movs	r0, #3
 8000fd6:	f7ff fae1 	bl	800059c <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 8000fda:	2300      	movs	r3, #0
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2101      	movs	r1, #1
 8000fe0:	2004      	movs	r0, #4
 8000fe2:	f7ff fadb 	bl	800059c <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2100      	movs	r1, #0
 8000fec:	2005      	movs	r0, #5
 8000fee:	f7ff fad5 	bl	800059c <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	2006      	movs	r0, #6
 8000ffa:	f7ff facf 	bl	800059c <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 8000ffe:	2300      	movs	r3, #0
 8001000:	2200      	movs	r2, #0
 8001002:	2101      	movs	r1, #1
 8001004:	2007      	movs	r0, #7
 8001006:	f7ff fac9 	bl	800059c <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 800100a:	2301      	movs	r3, #1
 800100c:	2200      	movs	r2, #0
 800100e:	2100      	movs	r1, #0
 8001010:	2000      	movs	r0, #0
 8001012:	f7ff fac3 	bl	800059c <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 8001016:	2300      	movs	r3, #0
 8001018:	2201      	movs	r2, #1
 800101a:	2100      	movs	r1, #0
 800101c:	2001      	movs	r0, #1
 800101e:	f7ff fabd 	bl	800059c <ws2812SetColor>
				break;
 8001022:	e052      	b.n	80010ca <StartTask04+0x406>
 8001024:	2000061c 	.word	0x2000061c
 8001028:	0800beb4 	.word	0x0800beb4
 800102c:	0800bebc 	.word	0x0800bebc
 8001030:	0800bec4 	.word	0x0800bec4
 8001034:	0800becc 	.word	0x0800becc
 8001038:	0800bed4 	.word	0x0800bed4
 800103c:	0800bedc 	.word	0x0800bedc
 8001040:	0800bee4 	.word	0x0800bee4
			case 8:
				printf("case8\n");
 8001044:	4827      	ldr	r0, [pc, #156]	; (80010e4 <StartTask04+0x420>)
 8001046:	f00a f87d 	bl	800b144 <puts>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 800104a:	2301      	movs	r3, #1
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	2001      	movs	r0, #1
 8001052:	f7ff faa3 	bl	800059c <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 8001056:	2300      	movs	r3, #0
 8001058:	2201      	movs	r2, #1
 800105a:	2100      	movs	r1, #0
 800105c:	2002      	movs	r0, #2
 800105e:	f7ff fa9d 	bl	800059c <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 8001062:	2300      	movs	r3, #0
 8001064:	2200      	movs	r2, #0
 8001066:	2101      	movs	r1, #1
 8001068:	2003      	movs	r0, #3
 800106a:	f7ff fa97 	bl	800059c <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 800106e:	2301      	movs	r3, #1
 8001070:	2200      	movs	r2, #0
 8001072:	2100      	movs	r1, #0
 8001074:	2004      	movs	r0, #4
 8001076:	f7ff fa91 	bl	800059c <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 800107a:	2300      	movs	r3, #0
 800107c:	2201      	movs	r2, #1
 800107e:	2100      	movs	r1, #0
 8001080:	2005      	movs	r0, #5
 8001082:	f7ff fa8b 	bl	800059c <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 8001086:	2300      	movs	r3, #0
 8001088:	2200      	movs	r2, #0
 800108a:	2101      	movs	r1, #1
 800108c:	2006      	movs	r0, #6
 800108e:	f7ff fa85 	bl	800059c <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8001092:	2301      	movs	r3, #1
 8001094:	2200      	movs	r2, #0
 8001096:	2100      	movs	r1, #0
 8001098:	2007      	movs	r0, #7
 800109a:	f7ff fa7f 	bl	800059c <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 800109e:	2300      	movs	r3, #0
 80010a0:	2201      	movs	r2, #1
 80010a2:	2100      	movs	r1, #0
 80010a4:	2000      	movs	r0, #0
 80010a6:	f7ff fa79 	bl	800059c <ws2812SetColor>
				ws2812SetColor(8,1,1,1);//index, r, g, b
 80010aa:	2301      	movs	r3, #1
 80010ac:	2201      	movs	r2, #1
 80010ae:	2101      	movs	r1, #1
 80010b0:	2008      	movs	r0, #8
 80010b2:	f7ff fa73 	bl	800059c <ws2812SetColor>
				ws2812SetColor(9,1,1,1);//index, r, g, b
 80010b6:	2301      	movs	r3, #1
 80010b8:	2201      	movs	r2, #1
 80010ba:	2101      	movs	r1, #1
 80010bc:	2009      	movs	r0, #9
 80010be:	f7ff fa6d 	bl	800059c <ws2812SetColor>
				temp=1;
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <StartTask04+0x424>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	601a      	str	r2, [r3, #0]
				break;
 80010c8:	bf00      	nop
		}

		ws2812AllColor(0,0,0);//r, g, b
 80010ca:	2200      	movs	r2, #0
 80010cc:	2100      	movs	r1, #0
 80010ce:	2000      	movs	r0, #0
 80010d0:	f7ff fabc 	bl	800064c <ws2812AllColor>
		ws2812NumOn(NUM_NPLED);
 80010d4:	2018      	movs	r0, #24
 80010d6:	f7ff fa4d 	bl	8000574 <ws2812NumOn>
		printf("task4\n");
 80010da:	4804      	ldr	r0, [pc, #16]	; (80010ec <StartTask04+0x428>)
 80010dc:	f00a f832 	bl	800b144 <puts>
  {
 80010e0:	e5f7      	b.n	8000cd2 <StartTask04+0xe>
 80010e2:	bf00      	nop
 80010e4:	0800beec 	.word	0x0800beec
 80010e8:	2000061c 	.word	0x2000061c
 80010ec:	0800bef4 	.word	0x0800bef4

080010f0 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	uint32_t lastTime = osKernelGetTickCount();
 80010f8:	f006 fb82 	bl	8007800 <osKernelGetTickCount>
 80010fc:	60f8      	str	r0, [r7, #12]

	fanInit();
 80010fe:	f7ff fca3 	bl	8000a48 <fanInit>

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_FAN;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001108:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 800110a:	68f8      	ldr	r0, [r7, #12]
 800110c:	f006 fd0a 	bl	8007b24 <osDelayUntil>
	fanOn(30);
 8001110:	201e      	movs	r0, #30
 8001112:	f7ff fca3 	bl	8000a5c <fanOn>
	//htim1.Instance->CCR1 = 50;
	printf("task5\n");
 8001116:	4802      	ldr	r0, [pc, #8]	; (8001120 <StartTask05+0x30>)
 8001118:	f00a f814 	bl	800b144 <puts>
  {
 800111c:	e7f1      	b.n	8001102 <StartTask05+0x12>
 800111e:	bf00      	nop
 8001120:	0800befc 	.word	0x0800befc

08001124 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
	//	  		  if(osSemaphoreAcquire(PSx_SIG_BinSemHandle, 0) == osOK)
	//	  		  {
	//	  			printf("StartTask06 PS_SIG1_Pin.\n");
	//	  		  }
	//	  	  }
		  osThreadFlagsWait(1, 0, osWaitForever);
 800112c:	f04f 32ff 	mov.w	r2, #4294967295
 8001130:	2100      	movs	r1, #0
 8001132:	2001      	movs	r0, #1
 8001134:	f006 fc5a 	bl	80079ec <osThreadFlagsWait>
		  printf("StartTask06 PS_SIG1_Pin.\n");
 8001138:	4801      	ldr	r0, [pc, #4]	; (8001140 <StartTask06+0x1c>)
 800113a:	f00a f803 	bl	800b144 <puts>
  {
 800113e:	e7f5      	b.n	800112c <StartTask06+0x8>
 8001140:	0800bf04 	.word	0x0800bf04

08001144 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	; 0x28
 8001148:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
 8001158:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
 800115e:	4b57      	ldr	r3, [pc, #348]	; (80012bc <MX_GPIO_Init+0x178>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	4a56      	ldr	r2, [pc, #344]	; (80012bc <MX_GPIO_Init+0x178>)
 8001164:	f043 0304 	orr.w	r3, r3, #4
 8001168:	6313      	str	r3, [r2, #48]	; 0x30
 800116a:	4b54      	ldr	r3, [pc, #336]	; (80012bc <MX_GPIO_Init+0x178>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	f003 0304 	and.w	r3, r3, #4
 8001172:	613b      	str	r3, [r7, #16]
 8001174:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b50      	ldr	r3, [pc, #320]	; (80012bc <MX_GPIO_Init+0x178>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	4a4f      	ldr	r2, [pc, #316]	; (80012bc <MX_GPIO_Init+0x178>)
 8001180:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001184:	6313      	str	r3, [r2, #48]	; 0x30
 8001186:	4b4d      	ldr	r3, [pc, #308]	; (80012bc <MX_GPIO_Init+0x178>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	4b49      	ldr	r3, [pc, #292]	; (80012bc <MX_GPIO_Init+0x178>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	4a48      	ldr	r2, [pc, #288]	; (80012bc <MX_GPIO_Init+0x178>)
 800119c:	f043 0301 	orr.w	r3, r3, #1
 80011a0:	6313      	str	r3, [r2, #48]	; 0x30
 80011a2:	4b46      	ldr	r3, [pc, #280]	; (80012bc <MX_GPIO_Init+0x178>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	4b42      	ldr	r3, [pc, #264]	; (80012bc <MX_GPIO_Init+0x178>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	4a41      	ldr	r2, [pc, #260]	; (80012bc <MX_GPIO_Init+0x178>)
 80011b8:	f043 0302 	orr.w	r3, r3, #2
 80011bc:	6313      	str	r3, [r2, #48]	; 0x30
 80011be:	4b3f      	ldr	r3, [pc, #252]	; (80012bc <MX_GPIO_Init+0x178>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	603b      	str	r3, [r7, #0]
 80011ce:	4b3b      	ldr	r3, [pc, #236]	; (80012bc <MX_GPIO_Init+0x178>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a3a      	ldr	r2, [pc, #232]	; (80012bc <MX_GPIO_Init+0x178>)
 80011d4:	f043 0308 	orr.w	r3, r3, #8
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b38      	ldr	r3, [pc, #224]	; (80012bc <MX_GPIO_Init+0x178>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0308 	and.w	r3, r3, #8
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 80011e6:	2200      	movs	r2, #0
 80011e8:	f64f 413e 	movw	r1, #64574	; 0xfc3e
 80011ec:	4834      	ldr	r0, [pc, #208]	; (80012c0 <MX_GPIO_Init+0x17c>)
 80011ee:	f002 fdaf 	bl	8003d50 <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_DE_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	f244 0110 	movw	r1, #16400	; 0x4010
 80011f8:	4832      	ldr	r0, [pc, #200]	; (80012c4 <MX_GPIO_Init+0x180>)
 80011fa:	f002 fda9 	bl	8003d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80011fe:	2200      	movs	r2, #0
 8001200:	2104      	movs	r1, #4
 8001202:	4831      	ldr	r0, [pc, #196]	; (80012c8 <MX_GPIO_Init+0x184>)
 8001204:	f002 fda4 	bl	8003d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC14 PC15 PC1
                           PC2 PC3 PC4 PC5
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8001208:	f64f 433e 	movw	r3, #64574	; 0xfc3e
 800120c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120e:	2301      	movs	r3, #1
 8001210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	4619      	mov	r1, r3
 8001220:	4827      	ldr	r0, [pc, #156]	; (80012c0 <MX_GPIO_Init+0x17c>)
 8001222:	f002 fbf9 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001226:	2301      	movs	r3, #1
 8001228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800122a:	2303      	movs	r3, #3
 800122c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	4619      	mov	r1, r3
 8001238:	4821      	ldr	r0, [pc, #132]	; (80012c0 <MX_GPIO_Init+0x17c>)
 800123a:	f002 fbed 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PS_SIG1_Pin|PS_SIG2_Pin|PS_SIG3_Pin|PS_SIG4_Pin;
 800123e:	23f0      	movs	r3, #240	; 0xf0
 8001240:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001242:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	481e      	ldr	r0, [pc, #120]	; (80012cc <MX_GPIO_Init+0x188>)
 8001254:	f002 fbe0 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB4 */
  GPIO_InitStruct.Pin = RS485_DE_Pin|GPIO_PIN_4;
 8001258:	f244 0310 	movw	r3, #16400	; 0x4010
 800125c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125e:	2301      	movs	r3, #1
 8001260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001266:	2300      	movs	r3, #0
 8001268:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126a:	f107 0314 	add.w	r3, r7, #20
 800126e:	4619      	mov	r1, r3
 8001270:	4814      	ldr	r0, [pc, #80]	; (80012c4 <MX_GPIO_Init+0x180>)
 8001272:	f002 fbd1 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001276:	2304      	movs	r3, #4
 8001278:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127a:	2301      	movs	r3, #1
 800127c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	2300      	movs	r3, #0
 8001284:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	4619      	mov	r1, r3
 800128c:	480e      	ldr	r0, [pc, #56]	; (80012c8 <MX_GPIO_Init+0x184>)
 800128e:	f002 fbc3 	bl	8003a18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	200a      	movs	r0, #10
 8001298:	f001 ff92 	bl	80031c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800129c:	200a      	movs	r0, #10
 800129e:	f001 ffab 	bl	80031f8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2105      	movs	r1, #5
 80012a6:	2017      	movs	r0, #23
 80012a8:	f001 ff8a 	bl	80031c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012ac:	2017      	movs	r0, #23
 80012ae:	f001 ffa3 	bl	80031f8 <HAL_NVIC_EnableIRQ>

}
 80012b2:	bf00      	nop
 80012b4:	3728      	adds	r7, #40	; 0x28
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40023800 	.word	0x40023800
 80012c0:	40020800 	.word	0x40020800
 80012c4:	40020400 	.word	0x40020400
 80012c8:	40020c00 	.word	0x40020c00
 80012cc:	40020000 	.word	0x40020000

080012d0 <MX_I2C1_SMBUS_Init>:
SMBUS_HandleTypeDef hsmbus1;

/* I2C1 init function */

void MX_I2C1_SMBUS_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 80012d4:	4b18      	ldr	r3, [pc, #96]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 80012d6:	4a19      	ldr	r2, [pc, #100]	; (800133c <MX_I2C1_SMBUS_Init+0x6c>)
 80012d8:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.ClockSpeed = 100000;
 80012da:	4b17      	ldr	r3, [pc, #92]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 80012dc:	4a18      	ldr	r2, [pc, #96]	; (8001340 <MX_I2C1_SMBUS_Init+0x70>)
 80012de:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.OwnAddress1 = 0;
 80012e0:	4b15      	ldr	r3, [pc, #84]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 80012e6:	4b14      	ldr	r3, [pc, #80]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 80012e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012ec:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 80012ee:	4b12      	ldr	r3, [pc, #72]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 80012f4:	4b10      	ldr	r3, [pc, #64]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 80012fa:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8001300:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 8001302:	2200      	movs	r2, #0
 8001304:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 8001308:	2200      	movs	r2, #0
 800130a:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 800130c:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 800130e:	2202      	movs	r2, #2
 8001310:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8001312:	4809      	ldr	r0, [pc, #36]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 8001314:	f003 f9f2 	bl	80046fc <HAL_SMBUS_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_I2C1_SMBUS_Init+0x52>
  {
    Error_Handler();
 800131e:	f000 f909 	bl	8001534 <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus1) != HAL_OK)
 8001322:	4805      	ldr	r0, [pc, #20]	; (8001338 <MX_I2C1_SMBUS_Init+0x68>)
 8001324:	f003 faa0 	bl	8004868 <HAL_SMBUS_EnableAlert_IT>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_I2C1_SMBUS_Init+0x62>
  {
    Error_Handler();
 800132e:	f000 f901 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000620 	.word	0x20000620
 800133c:	40005400 	.word	0x40005400
 8001340:	000186a0 	.word	0x000186a0

08001344 <HAL_SMBUS_MspInit>:

void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* smbusHandle)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08a      	sub	sp, #40	; 0x28
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 0314 	add.w	r3, r7, #20
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
  if(smbusHandle->Instance==I2C1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a19      	ldr	r2, [pc, #100]	; (80013c8 <HAL_SMBUS_MspInit+0x84>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d12b      	bne.n	80013be <HAL_SMBUS_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	613b      	str	r3, [r7, #16]
 800136a:	4b18      	ldr	r3, [pc, #96]	; (80013cc <HAL_SMBUS_MspInit+0x88>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	4a17      	ldr	r2, [pc, #92]	; (80013cc <HAL_SMBUS_MspInit+0x88>)
 8001370:	f043 0302 	orr.w	r3, r3, #2
 8001374:	6313      	str	r3, [r2, #48]	; 0x30
 8001376:	4b15      	ldr	r3, [pc, #84]	; (80013cc <HAL_SMBUS_MspInit+0x88>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	613b      	str	r3, [r7, #16]
 8001380:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB5     ------> I2C1_SMBA
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001382:	23e0      	movs	r3, #224	; 0xe0
 8001384:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001386:	2312      	movs	r3, #18
 8001388:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138e:	2303      	movs	r3, #3
 8001390:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001392:	2304      	movs	r3, #4
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	4619      	mov	r1, r3
 800139c:	480c      	ldr	r0, [pc, #48]	; (80013d0 <HAL_SMBUS_MspInit+0x8c>)
 800139e:	f002 fb3b 	bl	8003a18 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <HAL_SMBUS_MspInit+0x88>)
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	4a08      	ldr	r2, [pc, #32]	; (80013cc <HAL_SMBUS_MspInit+0x88>)
 80013ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013b0:	6413      	str	r3, [r2, #64]	; 0x40
 80013b2:	4b06      	ldr	r3, [pc, #24]	; (80013cc <HAL_SMBUS_MspInit+0x88>)
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013be:	bf00      	nop
 80013c0:	3728      	adds	r7, #40	; 0x28
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40005400 	.word	0x40005400
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40020400 	.word	0x40020400

080013d4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)//485 task for nuri motor must change uart port
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 100);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	2364      	movs	r3, #100	; 0x64
 80013e6:	68b9      	ldr	r1, [r7, #8]
 80013e8:	4803      	ldr	r0, [pc, #12]	; (80013f8 <_write+0x24>)
 80013ea:	f004 fffa 	bl	80063e2 <HAL_UART_Transmit>
	return (len);
 80013ee:	687b      	ldr	r3, [r7, #4]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000808 	.word	0x20000808

080013fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001400:	f000 ff4c 	bl	800229c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001404:	f000 f81a 	bl	800143c <SystemClock_Config>
  MX_TIM3_Init();
#endif
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001408:	f7ff fe9c 	bl	8001144 <MX_GPIO_Init>
  MX_CAN1_Init();
 800140c:	f7ff f96c 	bl	80006e8 <MX_CAN1_Init>

  MX_TIM1_Init();
 8001410:	f000 fad6 	bl	80019c0 <MX_TIM1_Init>
  MX_I2C1_SMBUS_Init();
 8001414:	f7ff ff5c 	bl	80012d0 <MX_I2C1_SMBUS_Init>
  MX_DMA_Init();
 8001418:	f7ff fae0 	bl	80009dc <MX_DMA_Init>
  MX_USART3_UART_Init();
 800141c:	f000 fe2a 	bl	8002074 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8001420:	f000 fdfe 	bl	8002020 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 8001424:	f000 fbfa 	bl	8001c1c <MX_TIM8_Init>
  MX_TIM3_Init();
 8001428:	f000 fb7c 	bl	8001b24 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800142c:	f006 f99e 	bl	800776c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001430:	f7ff fb4c 	bl	8000acc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001434:	f006 f9be 	bl	80077b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001438:	e7fe      	b.n	8001438 <main+0x3c>
	...

0800143c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b094      	sub	sp, #80	; 0x50
 8001440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001442:	f107 0320 	add.w	r3, r7, #32
 8001446:	2230      	movs	r2, #48	; 0x30
 8001448:	2100      	movs	r1, #0
 800144a:	4618      	mov	r0, r3
 800144c:	f009 fd57 	bl	800aefe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
 800145e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001460:	2300      	movs	r3, #0
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	4b28      	ldr	r3, [pc, #160]	; (8001508 <SystemClock_Config+0xcc>)
 8001466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001468:	4a27      	ldr	r2, [pc, #156]	; (8001508 <SystemClock_Config+0xcc>)
 800146a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800146e:	6413      	str	r3, [r2, #64]	; 0x40
 8001470:	4b25      	ldr	r3, [pc, #148]	; (8001508 <SystemClock_Config+0xcc>)
 8001472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800147c:	2300      	movs	r3, #0
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	4b22      	ldr	r3, [pc, #136]	; (800150c <SystemClock_Config+0xd0>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a21      	ldr	r2, [pc, #132]	; (800150c <SystemClock_Config+0xd0>)
 8001486:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800148a:	6013      	str	r3, [r2, #0]
 800148c:	4b1f      	ldr	r3, [pc, #124]	; (800150c <SystemClock_Config+0xd0>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001498:	2301      	movs	r3, #1
 800149a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800149c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a2:	2302      	movs	r3, #2
 80014a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80014ac:	2306      	movs	r3, #6
 80014ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80014b0:	23a8      	movs	r3, #168	; 0xa8
 80014b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014b4:	2302      	movs	r3, #2
 80014b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014b8:	2304      	movs	r3, #4
 80014ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014bc:	f107 0320 	add.w	r3, r7, #32
 80014c0:	4618      	mov	r0, r3
 80014c2:	f002 fc91 	bl	8003de8 <HAL_RCC_OscConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014cc:	f000 f832 	bl	8001534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d0:	230f      	movs	r3, #15
 80014d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d4:	2302      	movs	r3, #2
 80014d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	2105      	movs	r1, #5
 80014ee:	4618      	mov	r0, r3
 80014f0:	f002 fef2 	bl	80042d8 <HAL_RCC_ClockConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80014fa:	f000 f81b 	bl	8001534 <Error_Handler>
  }
}
 80014fe:	bf00      	nop
 8001500:	3750      	adds	r7, #80	; 0x50
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40023800 	.word	0x40023800
 800150c:	40007000 	.word	0x40007000

08001510 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a04      	ldr	r2, [pc, #16]	; (8001530 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d101      	bne.n	8001526 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001522:	f000 fedd 	bl	80022e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40001000 	.word	0x40001000

08001534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001538:	b672      	cpsid	i
}
 800153a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800153c:	e7fe      	b.n	800153c <Error_Handler+0x8>
	...

08001540 <HAL_UART_RxCpltCallback>:
void ServoMotor_init()
{
	HAL_UART_Receive_IT(&huart3, tmp_rx, 12);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {printf("hal_rev irq: %d\n", HAL_UART_Receive_IT(&huart3, tmp_rx, 12));
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a0b      	ldr	r2, [pc, #44]	; (800157c <HAL_UART_RxCpltCallback+0x3c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d109      	bne.n	8001566 <HAL_UART_RxCpltCallback+0x26>
 8001552:	220c      	movs	r2, #12
 8001554:	490a      	ldr	r1, [pc, #40]	; (8001580 <HAL_UART_RxCpltCallback+0x40>)
 8001556:	480b      	ldr	r0, [pc, #44]	; (8001584 <HAL_UART_RxCpltCallback+0x44>)
 8001558:	f004 ffd5 	bl	8006506 <HAL_UART_Receive_IT>
 800155c:	4603      	mov	r3, r0
 800155e:	4619      	mov	r1, r3
 8001560:	4809      	ldr	r0, [pc, #36]	; (8001588 <HAL_UART_RxCpltCallback+0x48>)
 8001562:	f009 fd69 	bl	800b038 <iprintf>
	}//SET INTERRUPT
	flag_rx = 1;
 8001566:	4b09      	ldr	r3, [pc, #36]	; (800158c <HAL_UART_RxCpltCallback+0x4c>)
 8001568:	2201      	movs	r2, #1
 800156a:	601a      	str	r2, [r3, #0]
	printf("H_URCBf\n");
 800156c:	4808      	ldr	r0, [pc, #32]	; (8001590 <HAL_UART_RxCpltCallback+0x50>)
 800156e:	f009 fde9 	bl	800b144 <puts>
}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40004800 	.word	0x40004800
 8001580:	20000678 	.word	0x20000678
 8001584:	2000084c 	.word	0x2000084c
 8001588:	0800bf20 	.word	0x0800bf20
 800158c:	20000674 	.word	0x20000674
 8001590:	0800bf34 	.word	0x0800bf34

08001594 <ServoMotor_writeDMA>:

    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
}

void ServoMotor_writeDMA(const char* str)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 800159c:	2201      	movs	r2, #1
 800159e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015a2:	480e      	ldr	r0, [pc, #56]	; (80015dc <ServoMotor_writeDMA+0x48>)
 80015a4:	f002 fbd4 	bl	8003d50 <HAL_GPIO_WritePin>
    osDelay(6);//because transmit_DMA
 80015a8:	2006      	movs	r0, #6
 80015aa:	f006 faa0 	bl	8007aee <osDelay>
    if(HAL_UART_Transmit_DMA(&huart3,str, 48)!= HAL_OK){Error_Handler();}
 80015ae:	2230      	movs	r2, #48	; 0x30
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	480b      	ldr	r0, [pc, #44]	; (80015e0 <ServoMotor_writeDMA+0x4c>)
 80015b4:	f004 ffd8 	bl	8006568 <HAL_UART_Transmit_DMA>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <ServoMotor_writeDMA+0x2e>
 80015be:	f7ff ffb9 	bl	8001534 <Error_Handler>
    osDelay(6);//because transmit_DMA
 80015c2:	2006      	movs	r0, #6
 80015c4:	f006 fa93 	bl	8007aee <osDelay>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 80015c8:	2200      	movs	r2, #0
 80015ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015ce:	4803      	ldr	r0, [pc, #12]	; (80015dc <ServoMotor_writeDMA+0x48>)
 80015d0:	f002 fbbe 	bl	8003d50 <HAL_GPIO_WritePin>
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40020400 	.word	0x40020400
 80015e0:	2000084c 	.word	0x2000084c

080015e4 <DataSetSteering>:
    ServoMotor_write(buf);
    
}

void DataSetSteering(const char* str, char id, char direction, unsigned short position, char init)
{
 80015e4:	b490      	push	{r4, r7}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	4608      	mov	r0, r1
 80015ee:	4611      	mov	r1, r2
 80015f0:	461a      	mov	r2, r3
 80015f2:	4603      	mov	r3, r0
 80015f4:	70fb      	strb	r3, [r7, #3]
 80015f6:	460b      	mov	r3, r1
 80015f8:	70bb      	strb	r3, [r7, #2]
 80015fa:	4613      	mov	r3, r2
 80015fc:	803b      	strh	r3, [r7, #0]
    char buf[12];

    buf[0]=0xFF;//header
 80015fe:	23ff      	movs	r3, #255	; 0xff
 8001600:	723b      	strb	r3, [r7, #8]
    buf[1]=0xFE;//header
 8001602:	23fe      	movs	r3, #254	; 0xfe
 8001604:	727b      	strb	r3, [r7, #9]
    buf[2]=id;//id fixed
 8001606:	78fb      	ldrb	r3, [r7, #3]
 8001608:	72bb      	strb	r3, [r7, #10]
    buf[3]=0x06;//length
 800160a:	2306      	movs	r3, #6
 800160c:	72fb      	strb	r3, [r7, #11]
    buf[4]=0x00;//checksum
 800160e:	2300      	movs	r3, #0
 8001610:	733b      	strb	r3, [r7, #12]
    buf[5]=0x02 + init;//mode,  2=position control mode , 3=speed control mode
 8001612:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001616:	3302      	adds	r3, #2
 8001618:	b2db      	uxtb	r3, r3
 800161a:	737b      	strb	r3, [r7, #13]
    buf[6]=direction;//direction ccw=0x00, cw=0x01
 800161c:	78bb      	ldrb	r3, [r7, #2]
 800161e:	73bb      	strb	r3, [r7, #14]
    buf[7]=(char)(position>>8);//position
 8001620:	883b      	ldrh	r3, [r7, #0]
 8001622:	0a1b      	lsrs	r3, r3, #8
 8001624:	b29b      	uxth	r3, r3
 8001626:	b2db      	uxtb	r3, r3
 8001628:	73fb      	strb	r3, [r7, #15]
    buf[8]=(char)position;//position
 800162a:	883b      	ldrh	r3, [r7, #0]
 800162c:	b2db      	uxtb	r3, r3
 800162e:	743b      	strb	r3, [r7, #16]
    if(init == 1){buf[9]=STOP_SPEED;}//stop speed 0.3s>>0.6s 220520>>0.8s 220621
 8001630:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d102      	bne.n	800163e <DataSetSteering+0x5a>
 8001638:	230a      	movs	r3, #10
 800163a:	747b      	strb	r3, [r7, #17]
 800163c:	e001      	b.n	8001642 <DataSetSteering+0x5e>
    else buf[9]=0x1E;//speed, position second = 3s
 800163e:	231e      	movs	r3, #30
 8001640:	747b      	strb	r3, [r7, #17]
    buf[10]=0x00;//reservation
 8001642:	2300      	movs	r3, #0
 8001644:	74bb      	strb	r3, [r7, #18]
    buf[11]=0x00;//reservation
 8001646:	2300      	movs	r3, #0
 8001648:	74fb      	strb	r3, [r7, #19]

    //FF FE 00 06 EC 03 00 00 00 0A
    //0  1  2  3  4  5  6  7  8  9
    for(int i=2;i<SERVO_BUFLEN;i++) {checksum_val += buf[i];}//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 800164a:	2302      	movs	r3, #2
 800164c:	617b      	str	r3, [r7, #20]
 800164e:	e00d      	b.n	800166c <DataSetSteering+0x88>
 8001650:	f107 0208 	add.w	r2, r7, #8
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	4413      	add	r3, r2
 8001658:	781a      	ldrb	r2, [r3, #0]
 800165a:	4b14      	ldr	r3, [pc, #80]	; (80016ac <DataSetSteering+0xc8>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	b2da      	uxtb	r2, r3
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <DataSetSteering+0xc8>)
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	3301      	adds	r3, #1
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	2b09      	cmp	r3, #9
 8001670:	ddee      	ble.n	8001650 <DataSetSteering+0x6c>
    buf[4]=~(checksum_val);//checksum ~(Packet 2 + Packet 3 + Packet 5 +  + Packet N) [1byte]
 8001672:	4b0e      	ldr	r3, [pc, #56]	; (80016ac <DataSetSteering+0xc8>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	43db      	mvns	r3, r3
 8001678:	b2db      	uxtb	r3, r3
 800167a:	733b      	strb	r3, [r7, #12]
    checksum_val=0x00;//checksum
 800167c:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <DataSetSteering+0xc8>)
 800167e:	2200      	movs	r2, #0
 8001680:	701a      	strb	r2, [r3, #0]

    memcpy(str+(12*id), buf, sizeof(buf));
 8001682:	78fa      	ldrb	r2, [r7, #3]
 8001684:	4613      	mov	r3, r2
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	461a      	mov	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	461c      	mov	r4, r3
 8001694:	f107 0308 	add.w	r3, r7, #8
 8001698:	cb07      	ldmia	r3!, {r0, r1, r2}
 800169a:	6020      	str	r0, [r4, #0]
 800169c:	6061      	str	r1, [r4, #4]
 800169e:	60a2      	str	r2, [r4, #8]

}
 80016a0:	bf00      	nop
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc90      	pop	{r4, r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000670 	.word	0x20000670

080016b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	4b12      	ldr	r3, [pc, #72]	; (8001704 <HAL_MspInit+0x54>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016be:	4a11      	ldr	r2, [pc, #68]	; (8001704 <HAL_MspInit+0x54>)
 80016c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c4:	6453      	str	r3, [r2, #68]	; 0x44
 80016c6:	4b0f      	ldr	r3, [pc, #60]	; (8001704 <HAL_MspInit+0x54>)
 80016c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	603b      	str	r3, [r7, #0]
 80016d6:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <HAL_MspInit+0x54>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	4a0a      	ldr	r2, [pc, #40]	; (8001704 <HAL_MspInit+0x54>)
 80016dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e0:	6413      	str	r3, [r2, #64]	; 0x40
 80016e2:	4b08      	ldr	r3, [pc, #32]	; (8001704 <HAL_MspInit+0x54>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	603b      	str	r3, [r7, #0]
 80016ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	210f      	movs	r1, #15
 80016f2:	f06f 0001 	mvn.w	r0, #1
 80016f6:	f001 fd63 	bl	80031c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800

08001708 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08c      	sub	sp, #48	; 0x30
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001710:	2300      	movs	r3, #0
 8001712:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001718:	2200      	movs	r2, #0
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	2036      	movs	r0, #54	; 0x36
 800171e:	f001 fd4f 	bl	80031c0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001722:	2036      	movs	r0, #54	; 0x36
 8001724:	f001 fd68 	bl	80031f8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001728:	2300      	movs	r3, #0
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	4b1f      	ldr	r3, [pc, #124]	; (80017ac <HAL_InitTick+0xa4>)
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	4a1e      	ldr	r2, [pc, #120]	; (80017ac <HAL_InitTick+0xa4>)
 8001732:	f043 0310 	orr.w	r3, r3, #16
 8001736:	6413      	str	r3, [r2, #64]	; 0x40
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <HAL_InitTick+0xa4>)
 800173a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173c:	f003 0310 	and.w	r3, r3, #16
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001744:	f107 0210 	add.w	r2, r7, #16
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	4611      	mov	r1, r2
 800174e:	4618      	mov	r0, r3
 8001750:	f002 ffa2 	bl	8004698 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001754:	f002 ff78 	bl	8004648 <HAL_RCC_GetPCLK1Freq>
 8001758:	4603      	mov	r3, r0
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800175e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001760:	4a13      	ldr	r2, [pc, #76]	; (80017b0 <HAL_InitTick+0xa8>)
 8001762:	fba2 2303 	umull	r2, r3, r2, r3
 8001766:	0c9b      	lsrs	r3, r3, #18
 8001768:	3b01      	subs	r3, #1
 800176a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800176c:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <HAL_InitTick+0xac>)
 800176e:	4a12      	ldr	r2, [pc, #72]	; (80017b8 <HAL_InitTick+0xb0>)
 8001770:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001772:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <HAL_InitTick+0xac>)
 8001774:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001778:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800177a:	4a0e      	ldr	r2, [pc, #56]	; (80017b4 <HAL_InitTick+0xac>)
 800177c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <HAL_InitTick+0xac>)
 8001782:	2200      	movs	r2, #0
 8001784:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001786:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <HAL_InitTick+0xac>)
 8001788:	2200      	movs	r2, #0
 800178a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800178c:	4809      	ldr	r0, [pc, #36]	; (80017b4 <HAL_InitTick+0xac>)
 800178e:	f003 f88b 	bl	80048a8 <HAL_TIM_Base_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d104      	bne.n	80017a2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001798:	4806      	ldr	r0, [pc, #24]	; (80017b4 <HAL_InitTick+0xac>)
 800179a:	f003 f8d5 	bl	8004948 <HAL_TIM_Base_Start_IT>
 800179e:	4603      	mov	r3, r0
 80017a0:	e000      	b.n	80017a4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3730      	adds	r7, #48	; 0x30
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40023800 	.word	0x40023800
 80017b0:	431bde83 	.word	0x431bde83
 80017b4:	20000684 	.word	0x20000684
 80017b8:	40001000 	.word	0x40001000

080017bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017c0:	e7fe      	b.n	80017c0 <NMI_Handler+0x4>

080017c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017c2:	b480      	push	{r7}
 80017c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c6:	e7fe      	b.n	80017c6 <HardFault_Handler+0x4>

080017c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017cc:	e7fe      	b.n	80017cc <MemManage_Handler+0x4>

080017ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ce:	b480      	push	{r7}
 80017d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d2:	e7fe      	b.n	80017d2 <BusFault_Handler+0x4>

080017d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <UsageFault_Handler+0x4>

080017da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG1_Pin);
 80017ec:	2010      	movs	r0, #16
 80017ee:	f002 fae3 	bl	8003db8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80017fc:	4802      	ldr	r0, [pc, #8]	; (8001808 <DMA1_Stream3_IRQHandler+0x10>)
 80017fe:	f001 fea1 	bl	8003544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000890 	.word	0x20000890

0800180c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001810:	4802      	ldr	r0, [pc, #8]	; (800181c <CAN1_RX0_IRQHandler+0x10>)
 8001812:	f001 f9ed 	bl	8002bf0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200005d8 	.word	0x200005d8

08001820 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG2_Pin);
 8001824:	2020      	movs	r0, #32
 8001826:	f002 fac7 	bl	8003db8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG3_Pin);
 800182a:	2040      	movs	r0, #64	; 0x40
 800182c:	f002 fac4 	bl	8003db8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG4_Pin);
 8001830:	2080      	movs	r0, #128	; 0x80
 8001832:	f002 fac1 	bl	8003db8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <USART2_IRQHandler+0x10>)
 8001842:	f004 ff0f 	bl	8006664 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000808 	.word	0x20000808

08001850 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <USART3_IRQHandler+0x10>)
 8001856:	f004 ff05 	bl	8006664 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	2000084c 	.word	0x2000084c

08001864 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001868:	4802      	ldr	r0, [pc, #8]	; (8001874 <TIM6_DAC_IRQHandler+0x10>)
 800186a:	f003 fc16 	bl	800509a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000684 	.word	0x20000684

08001878 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 800187c:	4802      	ldr	r0, [pc, #8]	; (8001888 <DMA2_Stream2_IRQHandler+0x10>)
 800187e:	f001 fe61 	bl	8003544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200007a8 	.word	0x200007a8

0800188c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	e00a      	b.n	80018b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800189e:	f3af 8000 	nop.w
 80018a2:	4601      	mov	r1, r0
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	60ba      	str	r2, [r7, #8]
 80018aa:	b2ca      	uxtb	r2, r1
 80018ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	3301      	adds	r3, #1
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dbf0      	blt.n	800189e <_read+0x12>
	}

return len;
 80018bc:	687b      	ldr	r3, [r7, #4]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
	return -1;
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
 80018e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ee:	605a      	str	r2, [r3, #4]
	return 0;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <_isatty>:

int _isatty(int file)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
	return 1;
 8001906:	2301      	movs	r3, #1
}
 8001908:	4618      	mov	r0, r3
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
	return 0;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001938:	4a14      	ldr	r2, [pc, #80]	; (800198c <_sbrk+0x5c>)
 800193a:	4b15      	ldr	r3, [pc, #84]	; (8001990 <_sbrk+0x60>)
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001944:	4b13      	ldr	r3, [pc, #76]	; (8001994 <_sbrk+0x64>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d102      	bne.n	8001952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800194c:	4b11      	ldr	r3, [pc, #68]	; (8001994 <_sbrk+0x64>)
 800194e:	4a12      	ldr	r2, [pc, #72]	; (8001998 <_sbrk+0x68>)
 8001950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001952:	4b10      	ldr	r3, [pc, #64]	; (8001994 <_sbrk+0x64>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4413      	add	r3, r2
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	429a      	cmp	r2, r3
 800195e:	d207      	bcs.n	8001970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001960:	f009 f99c 	bl	800ac9c <__errno>
 8001964:	4603      	mov	r3, r0
 8001966:	220c      	movs	r2, #12
 8001968:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800196a:	f04f 33ff 	mov.w	r3, #4294967295
 800196e:	e009      	b.n	8001984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001970:	4b08      	ldr	r3, [pc, #32]	; (8001994 <_sbrk+0x64>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001976:	4b07      	ldr	r3, [pc, #28]	; (8001994 <_sbrk+0x64>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4413      	add	r3, r2
 800197e:	4a05      	ldr	r2, [pc, #20]	; (8001994 <_sbrk+0x64>)
 8001980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001982:	68fb      	ldr	r3, [r7, #12]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20020000 	.word	0x20020000
 8001990:	00000400 	.word	0x00000400
 8001994:	200006cc 	.word	0x200006cc
 8001998:	20005318 	.word	0x20005318

0800199c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019a0:	4b06      	ldr	r3, [pc, #24]	; (80019bc <SystemInit+0x20>)
 80019a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019a6:	4a05      	ldr	r2, [pc, #20]	; (80019bc <SystemInit+0x20>)
 80019a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
DMA_HandleTypeDef hdma_tim8_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b096      	sub	sp, #88	; 0x58
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019c6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
 80019e0:	615a      	str	r2, [r3, #20]
 80019e2:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80019e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019f2:	1d3b      	adds	r3, r7, #4
 80019f4:	2220      	movs	r2, #32
 80019f6:	2100      	movs	r1, #0
 80019f8:	4618      	mov	r0, r3
 80019fa:	f009 fa80 	bl	800aefe <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019fe:	4b47      	ldr	r3, [pc, #284]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a00:	4a47      	ldr	r2, [pc, #284]	; (8001b20 <MX_TIM1_Init+0x160>)
 8001a02:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1680-1;
 8001a04:	4b45      	ldr	r3, [pc, #276]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a06:	f240 628f 	movw	r2, #1679	; 0x68f
 8001a0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a0c:	4b43      	ldr	r3, [pc, #268]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001a12:	4b42      	ldr	r3, [pc, #264]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a14:	2263      	movs	r2, #99	; 0x63
 8001a16:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a18:	4b40      	ldr	r3, [pc, #256]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a1e:	4b3f      	ldr	r3, [pc, #252]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a24:	4b3d      	ldr	r3, [pc, #244]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a2a:	483c      	ldr	r0, [pc, #240]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a2c:	f002 fffc 	bl	8004a28 <HAL_TIM_PWM_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001a36:	f7ff fd7d 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001a3a:	4838      	ldr	r0, [pc, #224]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a3c:	f003 fad4 	bl	8004fe8 <HAL_TIM_IC_Init>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001a46:	f7ff fd75 	bl	8001534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a52:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a56:	4619      	mov	r1, r3
 8001a58:	4830      	ldr	r0, [pc, #192]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a5a:	f004 fb93 	bl	8006184 <HAL_TIMEx_MasterConfigSynchronization>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001a64:	f7ff fd66 	bl	8001534 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a68:	2360      	movs	r3, #96	; 0x60
 8001a6a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a70:	2300      	movs	r3, #0
 8001a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a74:	2300      	movs	r3, #0
 8001a76:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a80:	2300      	movs	r3, #0
 8001a82:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a84:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a88:	2200      	movs	r2, #0
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4823      	ldr	r0, [pc, #140]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001a8e:	f003 fca9 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001a98:	f7ff fd4c 	bl	8001534 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigIC.ICFilter = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001aac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab0:	2204      	movs	r2, #4
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4819      	ldr	r0, [pc, #100]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001ab6:	f003 fbf8 	bl	80052aa <HAL_TIM_IC_ConfigChannel>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 8001ac0:	f7ff fd38 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ac8:	2208      	movs	r2, #8
 8001aca:	4619      	mov	r1, r3
 8001acc:	4813      	ldr	r0, [pc, #76]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001ace:	f003 fbec 	bl	80052aa <HAL_TIM_IC_ConfigChannel>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8001ad8:	f7ff fd2c 	bl	8001534 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001adc:	2300      	movs	r3, #0
 8001ade:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001af0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001af4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	4619      	mov	r1, r3
 8001afe:	4807      	ldr	r0, [pc, #28]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001b00:	f004 fbbc 	bl	800627c <HAL_TIMEx_ConfigBreakDeadTime>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8001b0a:	f7ff fd13 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b0e:	4803      	ldr	r0, [pc, #12]	; (8001b1c <MX_TIM1_Init+0x15c>)
 8001b10:	f000 fa22 	bl	8001f58 <HAL_TIM_MspPostInit>

}
 8001b14:	bf00      	nop
 8001b16:	3758      	adds	r7, #88	; 0x58
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	200006d0 	.word	0x200006d0
 8001b20:	40010000 	.word	0x40010000

08001b24 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08a      	sub	sp, #40	; 0x28
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b2a:	f107 0318 	add.w	r3, r7, #24
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b38:	f107 0310 	add.w	r3, r7, #16
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b42:	463b      	mov	r3, r7
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b4e:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001b50:	4a31      	ldr	r2, [pc, #196]	; (8001c18 <MX_TIM3_Init+0xf4>)
 8001b52:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b54:	4b2f      	ldr	r3, [pc, #188]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5a:	4b2e      	ldr	r3, [pc, #184]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b60:	4b2c      	ldr	r3, [pc, #176]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001b62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b66:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b68:	4b2a      	ldr	r3, [pc, #168]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6e:	4b29      	ldr	r3, [pc, #164]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b74:	4827      	ldr	r0, [pc, #156]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001b76:	f002 fe97 	bl	80048a8 <HAL_TIM_Base_Init>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001b80:	f7ff fcd8 	bl	8001534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b88:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b8a:	f107 0318 	add.w	r3, r7, #24
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4820      	ldr	r0, [pc, #128]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001b92:	f003 fce9 	bl	8005568 <HAL_TIM_ConfigClockSource>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001b9c:	f7ff fcca 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001ba0:	481c      	ldr	r0, [pc, #112]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001ba2:	f003 fa21 	bl	8004fe8 <HAL_TIM_IC_Init>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001bac:	f7ff fcc2 	bl	8001534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4815      	ldr	r0, [pc, #84]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001bc0:	f004 fae0 	bl	8006184 <HAL_TIMEx_MasterConfigSynchronization>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001bca:	f7ff fcb3 	bl	8001534 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001bde:	463b      	mov	r3, r7
 8001be0:	2208      	movs	r2, #8
 8001be2:	4619      	mov	r1, r3
 8001be4:	480b      	ldr	r0, [pc, #44]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001be6:	f003 fb60 	bl	80052aa <HAL_TIM_IC_ConfigChannel>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001bf0:	f7ff fca0 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001bf4:	463b      	mov	r3, r7
 8001bf6:	220c      	movs	r2, #12
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4806      	ldr	r0, [pc, #24]	; (8001c14 <MX_TIM3_Init+0xf0>)
 8001bfc:	f003 fb55 	bl	80052aa <HAL_TIM_IC_ConfigChannel>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8001c06:	f7ff fc95 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c0a:	bf00      	nop
 8001c0c:	3728      	adds	r7, #40	; 0x28
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000718 	.word	0x20000718
 8001c18:	40000400 	.word	0x40000400

08001c1c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b096      	sub	sp, #88	; 0x58
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c22:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c30:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]
 8001c48:	611a      	str	r2, [r3, #16]
 8001c4a:	615a      	str	r2, [r3, #20]
 8001c4c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c4e:	1d3b      	adds	r3, r7, #4
 8001c50:	2220      	movs	r2, #32
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f009 f952 	bl	800aefe <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c5a:	4b50      	ldr	r3, [pc, #320]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001c5c:	4a50      	ldr	r2, [pc, #320]	; (8001da0 <MX_TIM8_Init+0x184>)
 8001c5e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 8001c60:	4b4e      	ldr	r3, [pc, #312]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c66:	4b4d      	ldr	r3, [pc, #308]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 104;
 8001c6c:	4b4b      	ldr	r3, [pc, #300]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001c6e:	2268      	movs	r2, #104	; 0x68
 8001c70:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c72:	4b4a      	ldr	r3, [pc, #296]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001c78:	4b48      	ldr	r3, [pc, #288]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7e:	4b47      	ldr	r3, [pc, #284]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001c84:	4845      	ldr	r0, [pc, #276]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001c86:	f002 fe0f 	bl	80048a8 <HAL_TIM_Base_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8001c90:	f7ff fc50 	bl	8001534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c98:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001c9a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	483e      	ldr	r0, [pc, #248]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001ca2:	f003 fc61 	bl	8005568 <HAL_TIM_ConfigClockSource>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001cac:	f7ff fc42 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001cb0:	483a      	ldr	r0, [pc, #232]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001cb2:	f002 feb9 	bl	8004a28 <HAL_TIM_PWM_Init>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001cbc:	f7ff fc3a 	bl	8001534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001cc8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4833      	ldr	r0, [pc, #204]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001cd0:	f004 fa58 	bl	8006184 <HAL_TIMEx_MasterConfigSynchronization>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8001cda:	f7ff fc2b 	bl	8001534 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cde:	2360      	movs	r3, #96	; 0x60
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cea:	2300      	movs	r3, #0
 8001cec:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cfe:	2200      	movs	r2, #0
 8001d00:	4619      	mov	r1, r3
 8001d02:	4826      	ldr	r0, [pc, #152]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001d04:	f003 fb6e 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8001d0e:	f7ff fc11 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d16:	2204      	movs	r2, #4
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4820      	ldr	r0, [pc, #128]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001d1c:	f003 fb62 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8001d26:	f7ff fc05 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2e:	2208      	movs	r2, #8
 8001d30:	4619      	mov	r1, r3
 8001d32:	481a      	ldr	r0, [pc, #104]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001d34:	f003 fb56 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8001d3e:	f7ff fbf9 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d46:	220c      	movs	r2, #12
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4814      	ldr	r0, [pc, #80]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001d4c:	f003 fb4a 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8001d56:	f7ff fbed 	bl	8001534 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d66:	2300      	movs	r3, #0
 8001d68:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d72:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d74:	2300      	movs	r3, #0
 8001d76:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4807      	ldr	r0, [pc, #28]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001d7e:	f004 fa7d 	bl	800627c <HAL_TIMEx_ConfigBreakDeadTime>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8001d88:	f7ff fbd4 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d8c:	4803      	ldr	r0, [pc, #12]	; (8001d9c <MX_TIM8_Init+0x180>)
 8001d8e:	f000 f8e3 	bl	8001f58 <HAL_TIM_MspPostInit>

}
 8001d92:	bf00      	nop
 8001d94:	3758      	adds	r7, #88	; 0x58
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000760 	.word	0x20000760
 8001da0:	40010400 	.word	0x40010400

08001da4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	; 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a19      	ldr	r2, [pc, #100]	; (8001e28 <HAL_TIM_PWM_MspInit+0x84>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d12c      	bne.n	8001e20 <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b18      	ldr	r3, [pc, #96]	; (8001e2c <HAL_TIM_PWM_MspInit+0x88>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	4a17      	ldr	r2, [pc, #92]	; (8001e2c <HAL_TIM_PWM_MspInit+0x88>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dd6:	4b15      	ldr	r3, [pc, #84]	; (8001e2c <HAL_TIM_PWM_MspInit+0x88>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <HAL_TIM_PWM_MspInit+0x88>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a10      	ldr	r2, [pc, #64]	; (8001e2c <HAL_TIM_PWM_MspInit+0x88>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <HAL_TIM_PWM_MspInit+0x88>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001dfe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e04:	2302      	movs	r3, #2
 8001e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e10:	2301      	movs	r3, #1
 8001e12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4805      	ldr	r0, [pc, #20]	; (8001e30 <HAL_TIM_PWM_MspInit+0x8c>)
 8001e1c:	f001 fdfc 	bl	8003a18 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001e20:	bf00      	nop
 8001e22:	3728      	adds	r7, #40	; 0x28
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40010000 	.word	0x40010000
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40020000 	.word	0x40020000

08001e34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b08a      	sub	sp, #40	; 0x28
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a3b      	ldr	r2, [pc, #236]	; (8001f40 <HAL_TIM_Base_MspInit+0x10c>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d12c      	bne.n	8001eb0 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
 8001e5a:	4b3a      	ldr	r3, [pc, #232]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	4a39      	ldr	r2, [pc, #228]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	6413      	str	r3, [r2, #64]	; 0x40
 8001e66:	4b37      	ldr	r3, [pc, #220]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	4b33      	ldr	r3, [pc, #204]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	4a32      	ldr	r2, [pc, #200]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001e7c:	f043 0302 	orr.w	r3, r3, #2
 8001e80:	6313      	str	r3, [r2, #48]	; 0x30
 8001e82:	4b30      	ldr	r3, [pc, #192]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e92:	2302      	movs	r3, #2
 8001e94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea2:	f107 0314 	add.w	r3, r7, #20
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4827      	ldr	r0, [pc, #156]	; (8001f48 <HAL_TIM_Base_MspInit+0x114>)
 8001eaa:	f001 fdb5 	bl	8003a18 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001eae:	e042      	b.n	8001f36 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM8)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a25      	ldr	r2, [pc, #148]	; (8001f4c <HAL_TIM_Base_MspInit+0x118>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d13d      	bne.n	8001f36 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	4b21      	ldr	r3, [pc, #132]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec2:	4a20      	ldr	r2, [pc, #128]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001ec4:	f043 0302 	orr.w	r3, r3, #2
 8001ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eca:	4b1e      	ldr	r3, [pc, #120]	; (8001f44 <HAL_TIM_Base_MspInit+0x110>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch1.Instance = DMA2_Stream2;
 8001ed6:	4b1e      	ldr	r3, [pc, #120]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001ed8:	4a1e      	ldr	r2, [pc, #120]	; (8001f54 <HAL_TIM_Base_MspInit+0x120>)
 8001eda:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Channel = DMA_CHANNEL_7;
 8001edc:	4b1c      	ldr	r3, [pc, #112]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001ede:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001ee2:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ee4:	4b1a      	ldr	r3, [pc, #104]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001ee6:	2240      	movs	r2, #64	; 0x40
 8001ee8:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eea:	4b19      	ldr	r3, [pc, #100]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001ef0:	4b17      	ldr	r3, [pc, #92]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001ef2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ef6:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ef8:	4b15      	ldr	r3, [pc, #84]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001efa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001efe:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f00:	4b13      	ldr	r3, [pc, #76]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001f02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f06:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 8001f08:	4b11      	ldr	r3, [pc, #68]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001f0e:	4b10      	ldr	r3, [pc, #64]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f14:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 8001f1a:	480d      	ldr	r0, [pc, #52]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001f1c:	f001 f97a 	bl	8003214 <HAL_DMA_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <HAL_TIM_Base_MspInit+0xf6>
      Error_Handler();
 8001f26:	f7ff fb05 	bl	8001534 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a08      	ldr	r2, [pc, #32]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001f2e:	625a      	str	r2, [r3, #36]	; 0x24
 8001f30:	4a07      	ldr	r2, [pc, #28]	; (8001f50 <HAL_TIM_Base_MspInit+0x11c>)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001f36:	bf00      	nop
 8001f38:	3728      	adds	r7, #40	; 0x28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40000400 	.word	0x40000400
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40020400 	.word	0x40020400
 8001f4c:	40010400 	.word	0x40010400
 8001f50:	200007a8 	.word	0x200007a8
 8001f54:	40026440 	.word	0x40026440

08001f58 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	; 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a25      	ldr	r2, [pc, #148]	; (800200c <HAL_TIM_MspPostInit+0xb4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d11f      	bne.n	8001fba <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	4b24      	ldr	r3, [pc, #144]	; (8002010 <HAL_TIM_MspPostInit+0xb8>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	4a23      	ldr	r2, [pc, #140]	; (8002010 <HAL_TIM_MspPostInit+0xb8>)
 8001f84:	f043 0301 	orr.w	r3, r3, #1
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8a:	4b21      	ldr	r3, [pc, #132]	; (8002010 <HAL_TIM_MspPostInit+0xb8>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4818      	ldr	r0, [pc, #96]	; (8002014 <HAL_TIM_MspPostInit+0xbc>)
 8001fb4:	f001 fd30 	bl	8003a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001fb8:	e023      	b.n	8002002 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM8)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a16      	ldr	r2, [pc, #88]	; (8002018 <HAL_TIM_MspPostInit+0xc0>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d11e      	bne.n	8002002 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	4b11      	ldr	r3, [pc, #68]	; (8002010 <HAL_TIM_MspPostInit+0xb8>)
 8001fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fcc:	4a10      	ldr	r2, [pc, #64]	; (8002010 <HAL_TIM_MspPostInit+0xb8>)
 8001fce:	f043 0304 	orr.w	r3, r3, #4
 8001fd2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fd4:	4b0e      	ldr	r3, [pc, #56]	; (8002010 <HAL_TIM_MspPostInit+0xb8>)
 8001fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001fe0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4807      	ldr	r0, [pc, #28]	; (800201c <HAL_TIM_MspPostInit+0xc4>)
 8001ffe:	f001 fd0b 	bl	8003a18 <HAL_GPIO_Init>
}
 8002002:	bf00      	nop
 8002004:	3728      	adds	r7, #40	; 0x28
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40010000 	.word	0x40010000
 8002010:	40023800 	.word	0x40023800
 8002014:	40020000 	.word	0x40020000
 8002018:	40010400 	.word	0x40010400
 800201c:	40020800 	.word	0x40020800

08002020 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002024:	4b11      	ldr	r3, [pc, #68]	; (800206c <MX_USART2_UART_Init+0x4c>)
 8002026:	4a12      	ldr	r2, [pc, #72]	; (8002070 <MX_USART2_UART_Init+0x50>)
 8002028:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800202a:	4b10      	ldr	r3, [pc, #64]	; (800206c <MX_USART2_UART_Init+0x4c>)
 800202c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002030:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002032:	4b0e      	ldr	r3, [pc, #56]	; (800206c <MX_USART2_UART_Init+0x4c>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002038:	4b0c      	ldr	r3, [pc, #48]	; (800206c <MX_USART2_UART_Init+0x4c>)
 800203a:	2200      	movs	r2, #0
 800203c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800203e:	4b0b      	ldr	r3, [pc, #44]	; (800206c <MX_USART2_UART_Init+0x4c>)
 8002040:	2200      	movs	r2, #0
 8002042:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002044:	4b09      	ldr	r3, [pc, #36]	; (800206c <MX_USART2_UART_Init+0x4c>)
 8002046:	220c      	movs	r2, #12
 8002048:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800204a:	4b08      	ldr	r3, [pc, #32]	; (800206c <MX_USART2_UART_Init+0x4c>)
 800204c:	2200      	movs	r2, #0
 800204e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002050:	4b06      	ldr	r3, [pc, #24]	; (800206c <MX_USART2_UART_Init+0x4c>)
 8002052:	2200      	movs	r2, #0
 8002054:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002056:	4805      	ldr	r0, [pc, #20]	; (800206c <MX_USART2_UART_Init+0x4c>)
 8002058:	f004 f976 	bl	8006348 <HAL_UART_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002062:	f7ff fa67 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000808 	.word	0x20000808
 8002070:	40004400 	.word	0x40004400

08002074 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002078:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 800207a:	4a12      	ldr	r2, [pc, #72]	; (80020c4 <MX_USART3_UART_Init+0x50>)
 800207c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800207e:	4b10      	ldr	r3, [pc, #64]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 8002080:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002084:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002086:	4b0e      	ldr	r3, [pc, #56]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 8002088:	2200      	movs	r2, #0
 800208a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 800208e:	2200      	movs	r2, #0
 8002090:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002092:	4b0b      	ldr	r3, [pc, #44]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 8002094:	2200      	movs	r2, #0
 8002096:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002098:	4b09      	ldr	r3, [pc, #36]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 800209a:	220c      	movs	r2, #12
 800209c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800209e:	4b08      	ldr	r3, [pc, #32]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020a4:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020aa:	4805      	ldr	r0, [pc, #20]	; (80020c0 <MX_USART3_UART_Init+0x4c>)
 80020ac:	f004 f94c 	bl	8006348 <HAL_UART_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80020b6:	f7ff fa3d 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	2000084c 	.word	0x2000084c
 80020c4:	40004800 	.word	0x40004800

080020c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08c      	sub	sp, #48	; 0x30
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 031c 	add.w	r3, r7, #28
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a51      	ldr	r2, [pc, #324]	; (800222c <HAL_UART_MspInit+0x164>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d134      	bne.n	8002154 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	61bb      	str	r3, [r7, #24]
 80020ee:	4b50      	ldr	r3, [pc, #320]	; (8002230 <HAL_UART_MspInit+0x168>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	4a4f      	ldr	r2, [pc, #316]	; (8002230 <HAL_UART_MspInit+0x168>)
 80020f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020f8:	6413      	str	r3, [r2, #64]	; 0x40
 80020fa:	4b4d      	ldr	r3, [pc, #308]	; (8002230 <HAL_UART_MspInit+0x168>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002102:	61bb      	str	r3, [r7, #24]
 8002104:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]
 800210a:	4b49      	ldr	r3, [pc, #292]	; (8002230 <HAL_UART_MspInit+0x168>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	4a48      	ldr	r2, [pc, #288]	; (8002230 <HAL_UART_MspInit+0x168>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6313      	str	r3, [r2, #48]	; 0x30
 8002116:	4b46      	ldr	r3, [pc, #280]	; (8002230 <HAL_UART_MspInit+0x168>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002122:	230c      	movs	r3, #12
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212e:	2303      	movs	r3, #3
 8002130:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002132:	2307      	movs	r3, #7
 8002134:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002136:	f107 031c 	add.w	r3, r7, #28
 800213a:	4619      	mov	r1, r3
 800213c:	483d      	ldr	r0, [pc, #244]	; (8002234 <HAL_UART_MspInit+0x16c>)
 800213e:	f001 fc6b 	bl	8003a18 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002142:	2200      	movs	r2, #0
 8002144:	2105      	movs	r1, #5
 8002146:	2026      	movs	r0, #38	; 0x26
 8002148:	f001 f83a 	bl	80031c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800214c:	2026      	movs	r0, #38	; 0x26
 800214e:	f001 f853 	bl	80031f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002152:	e067      	b.n	8002224 <HAL_UART_MspInit+0x15c>
  else if(uartHandle->Instance==USART3)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a37      	ldr	r2, [pc, #220]	; (8002238 <HAL_UART_MspInit+0x170>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d162      	bne.n	8002224 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	4b33      	ldr	r3, [pc, #204]	; (8002230 <HAL_UART_MspInit+0x168>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	4a32      	ldr	r2, [pc, #200]	; (8002230 <HAL_UART_MspInit+0x168>)
 8002168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800216c:	6413      	str	r3, [r2, #64]	; 0x40
 800216e:	4b30      	ldr	r3, [pc, #192]	; (8002230 <HAL_UART_MspInit+0x168>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002176:	613b      	str	r3, [r7, #16]
 8002178:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	4b2c      	ldr	r3, [pc, #176]	; (8002230 <HAL_UART_MspInit+0x168>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	4a2b      	ldr	r2, [pc, #172]	; (8002230 <HAL_UART_MspInit+0x168>)
 8002184:	f043 0302 	orr.w	r3, r3, #2
 8002188:	6313      	str	r3, [r2, #48]	; 0x30
 800218a:	4b29      	ldr	r3, [pc, #164]	; (8002230 <HAL_UART_MspInit+0x168>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002196:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800219a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219c:	2302      	movs	r3, #2
 800219e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a4:	2303      	movs	r3, #3
 80021a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021a8:	2307      	movs	r3, #7
 80021aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	4619      	mov	r1, r3
 80021b2:	4822      	ldr	r0, [pc, #136]	; (800223c <HAL_UART_MspInit+0x174>)
 80021b4:	f001 fc30 	bl	8003a18 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80021b8:	4b21      	ldr	r3, [pc, #132]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021ba:	4a22      	ldr	r2, [pc, #136]	; (8002244 <HAL_UART_MspInit+0x17c>)
 80021bc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80021be:	4b20      	ldr	r3, [pc, #128]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021c4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021c6:	4b1e      	ldr	r3, [pc, #120]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021c8:	2240      	movs	r2, #64	; 0x40
 80021ca:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021cc:	4b1c      	ldr	r3, [pc, #112]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021d2:	4b1b      	ldr	r3, [pc, #108]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021d8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021da:	4b19      	ldr	r3, [pc, #100]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021dc:	2200      	movs	r2, #0
 80021de:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021e0:	4b17      	ldr	r3, [pc, #92]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80021e6:	4b16      	ldr	r3, [pc, #88]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021ec:	4b14      	ldr	r3, [pc, #80]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021f2:	4b13      	ldr	r3, [pc, #76]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80021f8:	4811      	ldr	r0, [pc, #68]	; (8002240 <HAL_UART_MspInit+0x178>)
 80021fa:	f001 f80b 	bl	8003214 <HAL_DMA_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <HAL_UART_MspInit+0x140>
      Error_Handler();
 8002204:	f7ff f996 	bl	8001534 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a0d      	ldr	r2, [pc, #52]	; (8002240 <HAL_UART_MspInit+0x178>)
 800220c:	635a      	str	r2, [r3, #52]	; 0x34
 800220e:	4a0c      	ldr	r2, [pc, #48]	; (8002240 <HAL_UART_MspInit+0x178>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002214:	2200      	movs	r2, #0
 8002216:	2105      	movs	r1, #5
 8002218:	2027      	movs	r0, #39	; 0x27
 800221a:	f000 ffd1 	bl	80031c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800221e:	2027      	movs	r0, #39	; 0x27
 8002220:	f000 ffea 	bl	80031f8 <HAL_NVIC_EnableIRQ>
}
 8002224:	bf00      	nop
 8002226:	3730      	adds	r7, #48	; 0x30
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40004400 	.word	0x40004400
 8002230:	40023800 	.word	0x40023800
 8002234:	40020000 	.word	0x40020000
 8002238:	40004800 	.word	0x40004800
 800223c:	40020400 	.word	0x40020400
 8002240:	20000890 	.word	0x20000890
 8002244:	40026058 	.word	0x40026058

08002248 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002248:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002280 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800224c:	480d      	ldr	r0, [pc, #52]	; (8002284 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800224e:	490e      	ldr	r1, [pc, #56]	; (8002288 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002250:	4a0e      	ldr	r2, [pc, #56]	; (800228c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002254:	e002      	b.n	800225c <LoopCopyDataInit>

08002256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800225a:	3304      	adds	r3, #4

0800225c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800225c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800225e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002260:	d3f9      	bcc.n	8002256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002262:	4a0b      	ldr	r2, [pc, #44]	; (8002290 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002264:	4c0b      	ldr	r4, [pc, #44]	; (8002294 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002268:	e001      	b.n	800226e <LoopFillZerobss>

0800226a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800226a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800226c:	3204      	adds	r2, #4

0800226e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800226e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002270:	d3fb      	bcc.n	800226a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002272:	f7ff fb93 	bl	800199c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002276:	f008 fe0d 	bl	800ae94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800227a:	f7ff f8bf 	bl	80013fc <main>
  bx  lr    
 800227e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002280:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002288:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800228c:	0800c1d8 	.word	0x0800c1d8
  ldr r2, =_sbss
 8002290:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002294:	20005314 	.word	0x20005314

08002298 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002298:	e7fe      	b.n	8002298 <ADC_IRQHandler>
	...

0800229c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022a0:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <HAL_Init+0x40>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a0d      	ldr	r2, [pc, #52]	; (80022dc <HAL_Init+0x40>)
 80022a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022ac:	4b0b      	ldr	r3, [pc, #44]	; (80022dc <HAL_Init+0x40>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a0a      	ldr	r2, [pc, #40]	; (80022dc <HAL_Init+0x40>)
 80022b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b8:	4b08      	ldr	r3, [pc, #32]	; (80022dc <HAL_Init+0x40>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a07      	ldr	r2, [pc, #28]	; (80022dc <HAL_Init+0x40>)
 80022be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c4:	2003      	movs	r0, #3
 80022c6:	f000 ff70 	bl	80031aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ca:	200f      	movs	r0, #15
 80022cc:	f7ff fa1c 	bl	8001708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022d0:	f7ff f9ee 	bl	80016b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40023c00 	.word	0x40023c00

080022e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <HAL_IncTick+0x20>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	461a      	mov	r2, r3
 80022ea:	4b06      	ldr	r3, [pc, #24]	; (8002304 <HAL_IncTick+0x24>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4413      	add	r3, r2
 80022f0:	4a04      	ldr	r2, [pc, #16]	; (8002304 <HAL_IncTick+0x24>)
 80022f2:	6013      	str	r3, [r2, #0]
}
 80022f4:	bf00      	nop
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	20000008 	.word	0x20000008
 8002304:	200008f0 	.word	0x200008f0

08002308 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return uwTick;
 800230c:	4b03      	ldr	r3, [pc, #12]	; (800231c <HAL_GetTick+0x14>)
 800230e:	681b      	ldr	r3, [r3, #0]
}
 8002310:	4618      	mov	r0, r3
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	200008f0 	.word	0x200008f0

08002320 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e0ed      	b.n	800250e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d102      	bne.n	8002344 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f7fe fa08 	bl	8000754 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0201 	orr.w	r2, r2, #1
 8002352:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002354:	f7ff ffd8 	bl	8002308 <HAL_GetTick>
 8002358:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800235a:	e012      	b.n	8002382 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800235c:	f7ff ffd4 	bl	8002308 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b0a      	cmp	r3, #10
 8002368:	d90b      	bls.n	8002382 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2205      	movs	r2, #5
 800237a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e0c5      	b.n	800250e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 0301 	and.w	r3, r3, #1
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0e5      	beq.n	800235c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 0202 	bic.w	r2, r2, #2
 800239e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023a0:	f7ff ffb2 	bl	8002308 <HAL_GetTick>
 80023a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023a6:	e012      	b.n	80023ce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023a8:	f7ff ffae 	bl	8002308 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b0a      	cmp	r3, #10
 80023b4:	d90b      	bls.n	80023ce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2205      	movs	r2, #5
 80023c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e09f      	b.n	800250e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1e5      	bne.n	80023a8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	7e1b      	ldrb	r3, [r3, #24]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d108      	bne.n	80023f6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	e007      	b.n	8002406 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002404:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	7e5b      	ldrb	r3, [r3, #25]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d108      	bne.n	8002420 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	e007      	b.n	8002430 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800242e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	7e9b      	ldrb	r3, [r3, #26]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d108      	bne.n	800244a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 0220 	orr.w	r2, r2, #32
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	e007      	b.n	800245a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0220 	bic.w	r2, r2, #32
 8002458:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	7edb      	ldrb	r3, [r3, #27]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d108      	bne.n	8002474 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0210 	bic.w	r2, r2, #16
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	e007      	b.n	8002484 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f042 0210 	orr.w	r2, r2, #16
 8002482:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	7f1b      	ldrb	r3, [r3, #28]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d108      	bne.n	800249e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0208 	orr.w	r2, r2, #8
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	e007      	b.n	80024ae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 0208 	bic.w	r2, r2, #8
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	7f5b      	ldrb	r3, [r3, #29]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d108      	bne.n	80024c8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 0204 	orr.w	r2, r2, #4
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	e007      	b.n	80024d8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 0204 	bic.w	r2, r2, #4
 80024d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	431a      	orrs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	ea42 0103 	orr.w	r1, r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	1e5a      	subs	r2, r3, #1
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
	...

08002518 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002518:	b480      	push	{r7}
 800251a:	b087      	sub	sp, #28
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800252e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002530:	7cfb      	ldrb	r3, [r7, #19]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d003      	beq.n	800253e <HAL_CAN_ConfigFilter+0x26>
 8002536:	7cfb      	ldrb	r3, [r7, #19]
 8002538:	2b02      	cmp	r3, #2
 800253a:	f040 80be 	bne.w	80026ba <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800253e:	4b65      	ldr	r3, [pc, #404]	; (80026d4 <HAL_CAN_ConfigFilter+0x1bc>)
 8002540:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002548:	f043 0201 	orr.w	r2, r3, #1
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002558:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	021b      	lsls	r3, r3, #8
 800256e:	431a      	orrs	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	695b      	ldr	r3, [r3, #20]
 800257a:	f003 031f 	and.w	r3, r3, #31
 800257e:	2201      	movs	r2, #1
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	43db      	mvns	r3, r3
 8002590:	401a      	ands	r2, r3
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d123      	bne.n	80025e8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	43db      	mvns	r3, r3
 80025aa:	401a      	ands	r2, r3
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025c2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	3248      	adds	r2, #72	; 0x48
 80025c8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025dc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025de:	6979      	ldr	r1, [r7, #20]
 80025e0:	3348      	adds	r3, #72	; 0x48
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	440b      	add	r3, r1
 80025e6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d122      	bne.n	8002636 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	431a      	orrs	r2, r3
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002610:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3248      	adds	r2, #72	; 0x48
 8002616:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800262a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800262c:	6979      	ldr	r1, [r7, #20]
 800262e:	3348      	adds	r3, #72	; 0x48
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	440b      	add	r3, r1
 8002634:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d109      	bne.n	8002652 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	43db      	mvns	r3, r3
 8002648:	401a      	ands	r2, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002650:	e007      	b.n	8002662 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	431a      	orrs	r2, r3
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d109      	bne.n	800267e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	43db      	mvns	r3, r3
 8002674:	401a      	ands	r2, r3
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800267c:	e007      	b.n	800268e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	431a      	orrs	r2, r3
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d107      	bne.n	80026a6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	431a      	orrs	r2, r3
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026ac:	f023 0201 	bic.w	r2, r3, #1
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	e006      	b.n	80026c8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026be:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
  }
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	371c      	adds	r7, #28
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	40006400 	.word	0x40006400

080026d8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d12e      	bne.n	800274a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2202      	movs	r2, #2
 80026f0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 0201 	bic.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002704:	f7ff fe00 	bl	8002308 <HAL_GetTick>
 8002708:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800270a:	e012      	b.n	8002732 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800270c:	f7ff fdfc 	bl	8002308 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b0a      	cmp	r3, #10
 8002718:	d90b      	bls.n	8002732 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2205      	movs	r2, #5
 800272a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e012      	b.n	8002758 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1e5      	bne.n	800270c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002746:	2300      	movs	r3, #0
 8002748:	e006      	b.n	8002758 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
  }
}
 8002758:	4618      	mov	r0, r3
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002760:	b480      	push	{r7}
 8002762:	b089      	sub	sp, #36	; 0x24
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002774:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800277e:	7ffb      	ldrb	r3, [r7, #31]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d003      	beq.n	800278c <HAL_CAN_AddTxMessage+0x2c>
 8002784:	7ffb      	ldrb	r3, [r7, #31]
 8002786:	2b02      	cmp	r3, #2
 8002788:	f040 80b8 	bne.w	80028fc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10a      	bne.n	80027ac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800279c:	2b00      	cmp	r3, #0
 800279e:	d105      	bne.n	80027ac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 80a0 	beq.w	80028ec <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	0e1b      	lsrs	r3, r3, #24
 80027b0:	f003 0303 	and.w	r3, r3, #3
 80027b4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d907      	bls.n	80027cc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e09e      	b.n	800290a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80027cc:	2201      	movs	r2, #1
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	409a      	lsls	r2, r3
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10d      	bne.n	80027fa <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80027e8:	68f9      	ldr	r1, [r7, #12]
 80027ea:	6809      	ldr	r1, [r1, #0]
 80027ec:	431a      	orrs	r2, r3
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	3318      	adds	r3, #24
 80027f2:	011b      	lsls	r3, r3, #4
 80027f4:	440b      	add	r3, r1
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	e00f      	b.n	800281a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002804:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800280a:	68f9      	ldr	r1, [r7, #12]
 800280c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800280e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	3318      	adds	r3, #24
 8002814:	011b      	lsls	r3, r3, #4
 8002816:	440b      	add	r3, r1
 8002818:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6819      	ldr	r1, [r3, #0]
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	691a      	ldr	r2, [r3, #16]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	3318      	adds	r3, #24
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	440b      	add	r3, r1
 800282a:	3304      	adds	r3, #4
 800282c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	7d1b      	ldrb	r3, [r3, #20]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d111      	bne.n	800285a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	3318      	adds	r3, #24
 800283e:	011b      	lsls	r3, r3, #4
 8002840:	4413      	add	r3, r2
 8002842:	3304      	adds	r3, #4
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	6811      	ldr	r1, [r2, #0]
 800284a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	3318      	adds	r3, #24
 8002852:	011b      	lsls	r3, r3, #4
 8002854:	440b      	add	r3, r1
 8002856:	3304      	adds	r3, #4
 8002858:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3307      	adds	r3, #7
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	061a      	lsls	r2, r3, #24
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3306      	adds	r3, #6
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	041b      	lsls	r3, r3, #16
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	3305      	adds	r3, #5
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	021b      	lsls	r3, r3, #8
 8002874:	4313      	orrs	r3, r2
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	3204      	adds	r2, #4
 800287a:	7812      	ldrb	r2, [r2, #0]
 800287c:	4610      	mov	r0, r2
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	6811      	ldr	r1, [r2, #0]
 8002882:	ea43 0200 	orr.w	r2, r3, r0
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	011b      	lsls	r3, r3, #4
 800288a:	440b      	add	r3, r1
 800288c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002890:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3303      	adds	r3, #3
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	061a      	lsls	r2, r3, #24
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	3302      	adds	r3, #2
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	041b      	lsls	r3, r3, #16
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3301      	adds	r3, #1
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	4313      	orrs	r3, r2
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	7812      	ldrb	r2, [r2, #0]
 80028b2:	4610      	mov	r0, r2
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	6811      	ldr	r1, [r2, #0]
 80028b8:	ea43 0200 	orr.w	r2, r3, r0
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	440b      	add	r3, r1
 80028c2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80028c6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	3318      	adds	r3, #24
 80028d0:	011b      	lsls	r3, r3, #4
 80028d2:	4413      	add	r3, r2
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	6811      	ldr	r1, [r2, #0]
 80028da:	f043 0201 	orr.w	r2, r3, #1
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	3318      	adds	r3, #24
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	440b      	add	r3, r1
 80028e6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80028e8:	2300      	movs	r3, #0
 80028ea:	e00e      	b.n	800290a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e006      	b.n	800290a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
  }
}
 800290a:	4618      	mov	r0, r3
 800290c:	3724      	adds	r7, #36	; 0x24
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8002916:	b480      	push	{r7}
 8002918:	b085      	sub	sp, #20
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800291e:	2300      	movs	r3, #0
 8002920:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002928:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800292a:	7afb      	ldrb	r3, [r7, #11]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d002      	beq.n	8002936 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002930:	7afb      	ldrb	r3, [r7, #11]
 8002932:	2b02      	cmp	r3, #2
 8002934:	d11d      	bne.n	8002972 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	3301      	adds	r3, #1
 8002948:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d002      	beq.n	800295e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	3301      	adds	r3, #1
 800295c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d002      	beq.n	8002972 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	3301      	adds	r3, #1
 8002970:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002972:	68fb      	ldr	r3, [r7, #12]
}
 8002974:	4618      	mov	r0, r3
 8002976:	3714      	adds	r7, #20
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002980:	b480      	push	{r7}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002994:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002996:	7dfb      	ldrb	r3, [r7, #23]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d003      	beq.n	80029a4 <HAL_CAN_GetRxMessage+0x24>
 800299c:	7dfb      	ldrb	r3, [r7, #23]
 800299e:	2b02      	cmp	r3, #2
 80029a0:	f040 80f3 	bne.w	8002b8a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10e      	bne.n	80029c8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d116      	bne.n	80029e6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029bc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0e7      	b.n	8002b98 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	f003 0303 	and.w	r3, r3, #3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d107      	bne.n	80029e6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029da:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e0d8      	b.n	8002b98 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	331b      	adds	r3, #27
 80029ee:	011b      	lsls	r3, r3, #4
 80029f0:	4413      	add	r3, r2
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0204 	and.w	r2, r3, #4
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d10c      	bne.n	8002a1e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	331b      	adds	r3, #27
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	4413      	add	r3, r2
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	0d5b      	lsrs	r3, r3, #21
 8002a14:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	e00b      	b.n	8002a36 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	331b      	adds	r3, #27
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	4413      	add	r3, r2
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	08db      	lsrs	r3, r3, #3
 8002a2e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	331b      	adds	r3, #27
 8002a3e:	011b      	lsls	r3, r3, #4
 8002a40:	4413      	add	r3, r2
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0202 	and.w	r2, r3, #2
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	331b      	adds	r3, #27
 8002a54:	011b      	lsls	r3, r3, #4
 8002a56:	4413      	add	r3, r2
 8002a58:	3304      	adds	r3, #4
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 020f 	and.w	r2, r3, #15
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	331b      	adds	r3, #27
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	4413      	add	r3, r2
 8002a70:	3304      	adds	r3, #4
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	0a1b      	lsrs	r3, r3, #8
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	331b      	adds	r3, #27
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	4413      	add	r3, r2
 8002a88:	3304      	adds	r3, #4
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	0c1b      	lsrs	r3, r3, #16
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	4413      	add	r3, r2
 8002a9e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	011b      	lsls	r3, r3, #4
 8002ab2:	4413      	add	r3, r2
 8002ab4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	0a1a      	lsrs	r2, r3, #8
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	b2d2      	uxtb	r2, r2
 8002ac2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	011b      	lsls	r3, r3, #4
 8002acc:	4413      	add	r3, r2
 8002ace:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	0c1a      	lsrs	r2, r3, #16
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	3302      	adds	r3, #2
 8002ada:	b2d2      	uxtb	r2, r2
 8002adc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	4413      	add	r3, r2
 8002ae8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	0e1a      	lsrs	r2, r3, #24
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	3303      	adds	r3, #3
 8002af4:	b2d2      	uxtb	r2, r2
 8002af6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	011b      	lsls	r3, r3, #4
 8002b00:	4413      	add	r3, r2
 8002b02:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	b2d2      	uxtb	r2, r2
 8002b0e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	011b      	lsls	r3, r3, #4
 8002b18:	4413      	add	r3, r2
 8002b1a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	0a1a      	lsrs	r2, r3, #8
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	3305      	adds	r3, #5
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	011b      	lsls	r3, r3, #4
 8002b32:	4413      	add	r3, r2
 8002b34:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	0c1a      	lsrs	r2, r3, #16
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	3306      	adds	r3, #6
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	011b      	lsls	r3, r3, #4
 8002b4c:	4413      	add	r3, r2
 8002b4e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	0e1a      	lsrs	r2, r3, #24
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	3307      	adds	r3, #7
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d108      	bne.n	8002b76 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68da      	ldr	r2, [r3, #12]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0220 	orr.w	r2, r2, #32
 8002b72:	60da      	str	r2, [r3, #12]
 8002b74:	e007      	b.n	8002b86 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f042 0220 	orr.w	r2, r2, #32
 8002b84:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002b86:	2300      	movs	r3, #0
 8002b88:	e006      	b.n	8002b98 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
  }
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	371c      	adds	r7, #28
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bb4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d002      	beq.n	8002bc2 <HAL_CAN_ActivateNotification+0x1e>
 8002bbc:	7bfb      	ldrb	r3, [r7, #15]
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d109      	bne.n	8002bd6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6959      	ldr	r1, [r3, #20]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	683a      	ldr	r2, [r7, #0]
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	e006      	b.n	8002be4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bda:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
  }
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b08a      	sub	sp, #40	; 0x28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002c2c:	6a3b      	ldr	r3, [r7, #32]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d07c      	beq.n	8002d30 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d023      	beq.n	8002c88 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2201      	movs	r2, #1
 8002c46:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f983 	bl	8002f5e <HAL_CAN_TxMailbox0CompleteCallback>
 8002c58:	e016      	b.n	8002c88 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d004      	beq.n	8002c6e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c66:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c6a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c6c:	e00c      	b.n	8002c88 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	f003 0308 	and.w	r3, r3, #8
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d004      	beq.n	8002c82 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c7e:	627b      	str	r3, [r7, #36]	; 0x24
 8002c80:	e002      	b.n	8002c88 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f989 	bl	8002f9a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d024      	beq.n	8002cdc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c9a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002c9c:	69bb      	ldr	r3, [r7, #24]
 8002c9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f963 	bl	8002f72 <HAL_CAN_TxMailbox1CompleteCallback>
 8002cac:	e016      	b.n	8002cdc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d004      	beq.n	8002cc2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8002cc0:	e00c      	b.n	8002cdc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d004      	beq.n	8002cd6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cd2:	627b      	str	r3, [r7, #36]	; 0x24
 8002cd4:	e002      	b.n	8002cdc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f969 	bl	8002fae <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d024      	beq.n	8002d30 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002cee:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 f943 	bl	8002f86 <HAL_CAN_TxMailbox2CompleteCallback>
 8002d00:	e016      	b.n	8002d30 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d004      	beq.n	8002d16 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d12:	627b      	str	r3, [r7, #36]	; 0x24
 8002d14:	e00c      	b.n	8002d30 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d004      	beq.n	8002d2a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d26:	627b      	str	r3, [r7, #36]	; 0x24
 8002d28:	e002      	b.n	8002d30 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f949 	bl	8002fc2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	f003 0308 	and.w	r3, r3, #8
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00c      	beq.n	8002d54 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	f003 0310 	and.w	r3, r3, #16
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d007      	beq.n	8002d54 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d4a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2210      	movs	r2, #16
 8002d52:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002d54:	6a3b      	ldr	r3, [r7, #32]
 8002d56:	f003 0304 	and.w	r3, r3, #4
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00b      	beq.n	8002d76 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d006      	beq.n	8002d76 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2208      	movs	r2, #8
 8002d6e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f000 f930 	bl	8002fd6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002d76:	6a3b      	ldr	r3, [r7, #32]
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d009      	beq.n	8002d94 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	f003 0303 	and.w	r3, r3, #3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d002      	beq.n	8002d94 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7fd fe04 	bl	800099c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00c      	beq.n	8002db8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	f003 0310 	and.w	r3, r3, #16
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d007      	beq.n	8002db8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002daa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dae:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2210      	movs	r2, #16
 8002db6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	f003 0320 	and.w	r3, r3, #32
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	f003 0308 	and.w	r3, r3, #8
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d006      	beq.n	8002dda <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2208      	movs	r2, #8
 8002dd2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f912 	bl	8002ffe <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002dda:	6a3b      	ldr	r3, [r7, #32]
 8002ddc:	f003 0310 	and.w	r3, r3, #16
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d009      	beq.n	8002df8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d002      	beq.n	8002df8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 f8f9 	bl	8002fea <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002df8:	6a3b      	ldr	r3, [r7, #32]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00b      	beq.n	8002e1a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	f003 0310 	and.w	r3, r3, #16
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d006      	beq.n	8002e1a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2210      	movs	r2, #16
 8002e12:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 f8fc 	bl	8003012 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002e1a:	6a3b      	ldr	r3, [r7, #32]
 8002e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00b      	beq.n	8002e3c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d006      	beq.n	8002e3c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2208      	movs	r2, #8
 8002e34:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f8f5 	bl	8003026 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002e3c:	6a3b      	ldr	r3, [r7, #32]
 8002e3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d07b      	beq.n	8002f3e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d072      	beq.n	8002f36 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e50:	6a3b      	ldr	r3, [r7, #32]
 8002e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d008      	beq.n	8002e6c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e66:	f043 0301 	orr.w	r3, r3, #1
 8002e6a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d008      	beq.n	8002e88 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d003      	beq.n	8002e88 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	f043 0302 	orr.w	r3, r3, #2
 8002e86:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e88:	6a3b      	ldr	r3, [r7, #32]
 8002e8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d008      	beq.n	8002ea4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d003      	beq.n	8002ea4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	f043 0304 	orr.w	r3, r3, #4
 8002ea2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ea4:	6a3b      	ldr	r3, [r7, #32]
 8002ea6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d043      	beq.n	8002f36 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d03e      	beq.n	8002f36 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002ebe:	2b60      	cmp	r3, #96	; 0x60
 8002ec0:	d02b      	beq.n	8002f1a <HAL_CAN_IRQHandler+0x32a>
 8002ec2:	2b60      	cmp	r3, #96	; 0x60
 8002ec4:	d82e      	bhi.n	8002f24 <HAL_CAN_IRQHandler+0x334>
 8002ec6:	2b50      	cmp	r3, #80	; 0x50
 8002ec8:	d022      	beq.n	8002f10 <HAL_CAN_IRQHandler+0x320>
 8002eca:	2b50      	cmp	r3, #80	; 0x50
 8002ecc:	d82a      	bhi.n	8002f24 <HAL_CAN_IRQHandler+0x334>
 8002ece:	2b40      	cmp	r3, #64	; 0x40
 8002ed0:	d019      	beq.n	8002f06 <HAL_CAN_IRQHandler+0x316>
 8002ed2:	2b40      	cmp	r3, #64	; 0x40
 8002ed4:	d826      	bhi.n	8002f24 <HAL_CAN_IRQHandler+0x334>
 8002ed6:	2b30      	cmp	r3, #48	; 0x30
 8002ed8:	d010      	beq.n	8002efc <HAL_CAN_IRQHandler+0x30c>
 8002eda:	2b30      	cmp	r3, #48	; 0x30
 8002edc:	d822      	bhi.n	8002f24 <HAL_CAN_IRQHandler+0x334>
 8002ede:	2b10      	cmp	r3, #16
 8002ee0:	d002      	beq.n	8002ee8 <HAL_CAN_IRQHandler+0x2f8>
 8002ee2:	2b20      	cmp	r3, #32
 8002ee4:	d005      	beq.n	8002ef2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002ee6:	e01d      	b.n	8002f24 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eea:	f043 0308 	orr.w	r3, r3, #8
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ef0:	e019      	b.n	8002f26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef4:	f043 0310 	orr.w	r3, r3, #16
 8002ef8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002efa:	e014      	b.n	8002f26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efe:	f043 0320 	orr.w	r3, r3, #32
 8002f02:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f04:	e00f      	b.n	8002f26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f0c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f0e:	e00a      	b.n	8002f26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f16:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f18:	e005      	b.n	8002f26 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f20:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f22:	e000      	b.n	8002f26 <HAL_CAN_IRQHandler+0x336>
            break;
 8002f24:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	699a      	ldr	r2, [r3, #24]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002f34:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2204      	movs	r2, #4
 8002f3c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d008      	beq.n	8002f56 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 f872 	bl	800303a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002f56:	bf00      	nop
 8002f58:	3728      	adds	r7, #40	; 0x28
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr

08002f72 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002f7a:	bf00      	nop
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b083      	sub	sp, #12
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002f8e:	bf00      	nop
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003026:	b480      	push	{r7}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800303a:	b480      	push	{r7}
 800303c:	b083      	sub	sp, #12
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
	...

08003050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003060:	4b0c      	ldr	r3, [pc, #48]	; (8003094 <__NVIC_SetPriorityGrouping+0x44>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800306c:	4013      	ands	r3, r2
 800306e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003078:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800307c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003082:	4a04      	ldr	r2, [pc, #16]	; (8003094 <__NVIC_SetPriorityGrouping+0x44>)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	60d3      	str	r3, [r2, #12]
}
 8003088:	bf00      	nop
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	e000ed00 	.word	0xe000ed00

08003098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800309c:	4b04      	ldr	r3, [pc, #16]	; (80030b0 <__NVIC_GetPriorityGrouping+0x18>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	0a1b      	lsrs	r3, r3, #8
 80030a2:	f003 0307 	and.w	r3, r3, #7
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	4603      	mov	r3, r0
 80030bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	db0b      	blt.n	80030de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	f003 021f 	and.w	r2, r3, #31
 80030cc:	4907      	ldr	r1, [pc, #28]	; (80030ec <__NVIC_EnableIRQ+0x38>)
 80030ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d2:	095b      	lsrs	r3, r3, #5
 80030d4:	2001      	movs	r0, #1
 80030d6:	fa00 f202 	lsl.w	r2, r0, r2
 80030da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	e000e100 	.word	0xe000e100

080030f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	6039      	str	r1, [r7, #0]
 80030fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003100:	2b00      	cmp	r3, #0
 8003102:	db0a      	blt.n	800311a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	b2da      	uxtb	r2, r3
 8003108:	490c      	ldr	r1, [pc, #48]	; (800313c <__NVIC_SetPriority+0x4c>)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	0112      	lsls	r2, r2, #4
 8003110:	b2d2      	uxtb	r2, r2
 8003112:	440b      	add	r3, r1
 8003114:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003118:	e00a      	b.n	8003130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4908      	ldr	r1, [pc, #32]	; (8003140 <__NVIC_SetPriority+0x50>)
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	3b04      	subs	r3, #4
 8003128:	0112      	lsls	r2, r2, #4
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	440b      	add	r3, r1
 800312e:	761a      	strb	r2, [r3, #24]
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	e000e100 	.word	0xe000e100
 8003140:	e000ed00 	.word	0xe000ed00

08003144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003144:	b480      	push	{r7}
 8003146:	b089      	sub	sp, #36	; 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f1c3 0307 	rsb	r3, r3, #7
 800315e:	2b04      	cmp	r3, #4
 8003160:	bf28      	it	cs
 8003162:	2304      	movcs	r3, #4
 8003164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	3304      	adds	r3, #4
 800316a:	2b06      	cmp	r3, #6
 800316c:	d902      	bls.n	8003174 <NVIC_EncodePriority+0x30>
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	3b03      	subs	r3, #3
 8003172:	e000      	b.n	8003176 <NVIC_EncodePriority+0x32>
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003178:	f04f 32ff 	mov.w	r2, #4294967295
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43da      	mvns	r2, r3
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	401a      	ands	r2, r3
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800318c:	f04f 31ff 	mov.w	r1, #4294967295
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	fa01 f303 	lsl.w	r3, r1, r3
 8003196:	43d9      	mvns	r1, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800319c:	4313      	orrs	r3, r2
         );
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3724      	adds	r7, #36	; 0x24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr

080031aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b082      	sub	sp, #8
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff ff4c 	bl	8003050 <__NVIC_SetPriorityGrouping>
}
 80031b8:	bf00      	nop
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031d2:	f7ff ff61 	bl	8003098 <__NVIC_GetPriorityGrouping>
 80031d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	68b9      	ldr	r1, [r7, #8]
 80031dc:	6978      	ldr	r0, [r7, #20]
 80031de:	f7ff ffb1 	bl	8003144 <NVIC_EncodePriority>
 80031e2:	4602      	mov	r2, r0
 80031e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031e8:	4611      	mov	r1, r2
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff ff80 	bl	80030f0 <__NVIC_SetPriority>
}
 80031f0:	bf00      	nop
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff ff54 	bl	80030b4 <__NVIC_EnableIRQ>
}
 800320c:	bf00      	nop
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003220:	f7ff f872 	bl	8002308 <HAL_GetTick>
 8003224:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e099      	b.n	8003364 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2202      	movs	r2, #2
 8003234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0201 	bic.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003250:	e00f      	b.n	8003272 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003252:	f7ff f859 	bl	8002308 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b05      	cmp	r3, #5
 800325e:	d908      	bls.n	8003272 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2220      	movs	r2, #32
 8003264:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2203      	movs	r2, #3
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e078      	b.n	8003364 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1e8      	bne.n	8003252 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	4b38      	ldr	r3, [pc, #224]	; (800336c <HAL_DMA_Init+0x158>)
 800328c:	4013      	ands	r3, r2
 800328e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800329e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d107      	bne.n	80032dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d4:	4313      	orrs	r3, r2
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f023 0307 	bic.w	r3, r3, #7
 80032f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003302:	2b04      	cmp	r3, #4
 8003304:	d117      	bne.n	8003336 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	4313      	orrs	r3, r2
 800330e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00e      	beq.n	8003336 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 fb01 	bl	8003920 <DMA_CheckFifoParam>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d008      	beq.n	8003336 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2240      	movs	r2, #64	; 0x40
 8003328:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003332:	2301      	movs	r3, #1
 8003334:	e016      	b.n	8003364 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 fab8 	bl	80038b4 <DMA_CalcBaseAndBitshift>
 8003344:	4603      	mov	r3, r0
 8003346:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800334c:	223f      	movs	r2, #63	; 0x3f
 800334e:	409a      	lsls	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3718      	adds	r7, #24
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	f010803f 	.word	0xf010803f

08003370 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b086      	sub	sp, #24
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003386:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800338e:	2b01      	cmp	r3, #1
 8003390:	d101      	bne.n	8003396 <HAL_DMA_Start_IT+0x26>
 8003392:	2302      	movs	r3, #2
 8003394:	e040      	b.n	8003418 <HAL_DMA_Start_IT+0xa8>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d12f      	bne.n	800340a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2202      	movs	r2, #2
 80033ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	68b9      	ldr	r1, [r7, #8]
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 fa4a 	bl	8003858 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c8:	223f      	movs	r2, #63	; 0x3f
 80033ca:	409a      	lsls	r2, r3
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 0216 	orr.w	r2, r2, #22
 80033de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d007      	beq.n	80033f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0208 	orr.w	r2, r2, #8
 80033f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	e005      	b.n	8003416 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003412:	2302      	movs	r3, #2
 8003414:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003416:	7dfb      	ldrb	r3, [r7, #23]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800342c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800342e:	f7fe ff6b 	bl	8002308 <HAL_GetTick>
 8003432:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d008      	beq.n	8003452 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2280      	movs	r2, #128	; 0x80
 8003444:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e052      	b.n	80034f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 0216 	bic.w	r2, r2, #22
 8003460:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	695a      	ldr	r2, [r3, #20]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003470:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	2b00      	cmp	r3, #0
 8003478:	d103      	bne.n	8003482 <HAL_DMA_Abort+0x62>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800347e:	2b00      	cmp	r3, #0
 8003480:	d007      	beq.n	8003492 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 0208 	bic.w	r2, r2, #8
 8003490:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0201 	bic.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034a2:	e013      	b.n	80034cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034a4:	f7fe ff30 	bl	8002308 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b05      	cmp	r3, #5
 80034b0:	d90c      	bls.n	80034cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2220      	movs	r2, #32
 80034b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2203      	movs	r2, #3
 80034bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e015      	b.n	80034f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1e4      	bne.n	80034a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034de:	223f      	movs	r2, #63	; 0x3f
 80034e0:	409a      	lsls	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d004      	beq.n	800351e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2280      	movs	r2, #128	; 0x80
 8003518:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e00c      	b.n	8003538 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2205      	movs	r2, #5
 8003522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0201 	bic.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003550:	4b8e      	ldr	r3, [pc, #568]	; (800378c <HAL_DMA_IRQHandler+0x248>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a8e      	ldr	r2, [pc, #568]	; (8003790 <HAL_DMA_IRQHandler+0x24c>)
 8003556:	fba2 2303 	umull	r2, r3, r2, r3
 800355a:	0a9b      	lsrs	r3, r3, #10
 800355c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003562:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356e:	2208      	movs	r2, #8
 8003570:	409a      	lsls	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4013      	ands	r3, r2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d01a      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b00      	cmp	r3, #0
 8003586:	d013      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0204 	bic.w	r2, r2, #4
 8003596:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359c:	2208      	movs	r2, #8
 800359e:	409a      	lsls	r2, r3
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a8:	f043 0201 	orr.w	r2, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b4:	2201      	movs	r2, #1
 80035b6:	409a      	lsls	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d012      	beq.n	80035e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00b      	beq.n	80035e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d2:	2201      	movs	r2, #1
 80035d4:	409a      	lsls	r2, r3
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035de:	f043 0202 	orr.w	r2, r3, #2
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ea:	2204      	movs	r2, #4
 80035ec:	409a      	lsls	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4013      	ands	r3, r2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d012      	beq.n	800361c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00b      	beq.n	800361c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003608:	2204      	movs	r2, #4
 800360a:	409a      	lsls	r2, r3
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003614:	f043 0204 	orr.w	r2, r3, #4
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003620:	2210      	movs	r2, #16
 8003622:	409a      	lsls	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4013      	ands	r3, r2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d043      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d03c      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363e:	2210      	movs	r2, #16
 8003640:	409a      	lsls	r2, r3
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d018      	beq.n	8003686 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d108      	bne.n	8003674 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	2b00      	cmp	r3, #0
 8003668:	d024      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	4798      	blx	r3
 8003672:	e01f      	b.n	80036b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003678:	2b00      	cmp	r3, #0
 800367a:	d01b      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	4798      	blx	r3
 8003684:	e016      	b.n	80036b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d107      	bne.n	80036a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0208 	bic.w	r2, r2, #8
 80036a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b8:	2220      	movs	r2, #32
 80036ba:	409a      	lsls	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4013      	ands	r3, r2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 808f 	beq.w	80037e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0310 	and.w	r3, r3, #16
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 8087 	beq.w	80037e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036da:	2220      	movs	r2, #32
 80036dc:	409a      	lsls	r2, r3
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b05      	cmp	r3, #5
 80036ec:	d136      	bne.n	800375c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0216 	bic.w	r2, r2, #22
 80036fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	695a      	ldr	r2, [r3, #20]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800370c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	2b00      	cmp	r3, #0
 8003714:	d103      	bne.n	800371e <HAL_DMA_IRQHandler+0x1da>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800371a:	2b00      	cmp	r3, #0
 800371c:	d007      	beq.n	800372e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 0208 	bic.w	r2, r2, #8
 800372c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003732:	223f      	movs	r2, #63	; 0x3f
 8003734:	409a      	lsls	r2, r3
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800374e:	2b00      	cmp	r3, #0
 8003750:	d07e      	beq.n	8003850 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	4798      	blx	r3
        }
        return;
 800375a:	e079      	b.n	8003850 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d01d      	beq.n	80037a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10d      	bne.n	8003794 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377c:	2b00      	cmp	r3, #0
 800377e:	d031      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	4798      	blx	r3
 8003788:	e02c      	b.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
 800378a:	bf00      	nop
 800378c:	20000000 	.word	0x20000000
 8003790:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d023      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	4798      	blx	r3
 80037a4:	e01e      	b.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10f      	bne.n	80037d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0210 	bic.w	r2, r2, #16
 80037c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d032      	beq.n	8003852 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d022      	beq.n	800383e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2205      	movs	r2, #5
 80037fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 0201 	bic.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	3301      	adds	r3, #1
 8003814:	60bb      	str	r3, [r7, #8]
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	429a      	cmp	r2, r3
 800381a:	d307      	bcc.n	800382c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f2      	bne.n	8003810 <HAL_DMA_IRQHandler+0x2cc>
 800382a:	e000      	b.n	800382e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800382c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	4798      	blx	r3
 800384e:	e000      	b.n	8003852 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003850:	bf00      	nop
    }
  }
}
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003874:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	2b40      	cmp	r3, #64	; 0x40
 8003884:	d108      	bne.n	8003898 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003896:	e007      	b.n	80038a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	60da      	str	r2, [r3, #12]
}
 80038a8:	bf00      	nop
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	3b10      	subs	r3, #16
 80038c4:	4a14      	ldr	r2, [pc, #80]	; (8003918 <DMA_CalcBaseAndBitshift+0x64>)
 80038c6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ca:	091b      	lsrs	r3, r3, #4
 80038cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80038ce:	4a13      	ldr	r2, [pc, #76]	; (800391c <DMA_CalcBaseAndBitshift+0x68>)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4413      	add	r3, r2
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2b03      	cmp	r3, #3
 80038e0:	d909      	bls.n	80038f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038ea:	f023 0303 	bic.w	r3, r3, #3
 80038ee:	1d1a      	adds	r2, r3, #4
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	659a      	str	r2, [r3, #88]	; 0x58
 80038f4:	e007      	b.n	8003906 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038fe:	f023 0303 	bic.w	r3, r3, #3
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800390a:	4618      	mov	r0, r3
 800390c:	3714      	adds	r7, #20
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	aaaaaaab 	.word	0xaaaaaaab
 800391c:	0800c128 	.word	0x0800c128

08003920 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003928:	2300      	movs	r3, #0
 800392a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003930:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d11f      	bne.n	800397a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	2b03      	cmp	r3, #3
 800393e:	d856      	bhi.n	80039ee <DMA_CheckFifoParam+0xce>
 8003940:	a201      	add	r2, pc, #4	; (adr r2, 8003948 <DMA_CheckFifoParam+0x28>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	08003959 	.word	0x08003959
 800394c:	0800396b 	.word	0x0800396b
 8003950:	08003959 	.word	0x08003959
 8003954:	080039ef 	.word	0x080039ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d046      	beq.n	80039f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003968:	e043      	b.n	80039f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800396e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003972:	d140      	bne.n	80039f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003978:	e03d      	b.n	80039f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003982:	d121      	bne.n	80039c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b03      	cmp	r3, #3
 8003988:	d837      	bhi.n	80039fa <DMA_CheckFifoParam+0xda>
 800398a:	a201      	add	r2, pc, #4	; (adr r2, 8003990 <DMA_CheckFifoParam+0x70>)
 800398c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003990:	080039a1 	.word	0x080039a1
 8003994:	080039a7 	.word	0x080039a7
 8003998:	080039a1 	.word	0x080039a1
 800399c:	080039b9 	.word	0x080039b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
      break;
 80039a4:	e030      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d025      	beq.n	80039fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039b6:	e022      	b.n	80039fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039c0:	d11f      	bne.n	8003a02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80039c6:	e01c      	b.n	8003a02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d903      	bls.n	80039d6 <DMA_CheckFifoParam+0xb6>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d003      	beq.n	80039dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039d4:	e018      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
      break;
 80039da:	e015      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00e      	beq.n	8003a06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
      break;
 80039ec:	e00b      	b.n	8003a06 <DMA_CheckFifoParam+0xe6>
      break;
 80039ee:	bf00      	nop
 80039f0:	e00a      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039f2:	bf00      	nop
 80039f4:	e008      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039f6:	bf00      	nop
 80039f8:	e006      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039fa:	bf00      	nop
 80039fc:	e004      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039fe:	bf00      	nop
 8003a00:	e002      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a02:	bf00      	nop
 8003a04:	e000      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 8003a06:	bf00      	nop
    }
  } 
  
  return status; 
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop

08003a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b089      	sub	sp, #36	; 0x24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a22:	2300      	movs	r3, #0
 8003a24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	e16b      	b.n	8003d0c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a34:	2201      	movs	r2, #1
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	4013      	ands	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	f040 815a 	bne.w	8003d06 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d005      	beq.n	8003a6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d130      	bne.n	8003acc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	2203      	movs	r2, #3
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68da      	ldr	r2, [r3, #12]
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	091b      	lsrs	r3, r3, #4
 8003ab6:	f003 0201 	and.w	r2, r3, #1
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f003 0303 	and.w	r3, r3, #3
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d017      	beq.n	8003b08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	43db      	mvns	r3, r3
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	4013      	ands	r3, r2
 8003aee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d123      	bne.n	8003b5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	08da      	lsrs	r2, r3, #3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3208      	adds	r2, #8
 8003b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	220f      	movs	r2, #15
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	08da      	lsrs	r2, r3, #3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3208      	adds	r2, #8
 8003b56:	69b9      	ldr	r1, [r7, #24]
 8003b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	2203      	movs	r2, #3
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4013      	ands	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 0203 	and.w	r2, r3, #3
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 80b4 	beq.w	8003d06 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	4b60      	ldr	r3, [pc, #384]	; (8003d24 <HAL_GPIO_Init+0x30c>)
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba6:	4a5f      	ldr	r2, [pc, #380]	; (8003d24 <HAL_GPIO_Init+0x30c>)
 8003ba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bac:	6453      	str	r3, [r2, #68]	; 0x44
 8003bae:	4b5d      	ldr	r3, [pc, #372]	; (8003d24 <HAL_GPIO_Init+0x30c>)
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bba:	4a5b      	ldr	r2, [pc, #364]	; (8003d28 <HAL_GPIO_Init+0x310>)
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	089b      	lsrs	r3, r3, #2
 8003bc0:	3302      	adds	r3, #2
 8003bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	220f      	movs	r2, #15
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a52      	ldr	r2, [pc, #328]	; (8003d2c <HAL_GPIO_Init+0x314>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d02b      	beq.n	8003c3e <HAL_GPIO_Init+0x226>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a51      	ldr	r2, [pc, #324]	; (8003d30 <HAL_GPIO_Init+0x318>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d025      	beq.n	8003c3a <HAL_GPIO_Init+0x222>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a50      	ldr	r2, [pc, #320]	; (8003d34 <HAL_GPIO_Init+0x31c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d01f      	beq.n	8003c36 <HAL_GPIO_Init+0x21e>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a4f      	ldr	r2, [pc, #316]	; (8003d38 <HAL_GPIO_Init+0x320>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d019      	beq.n	8003c32 <HAL_GPIO_Init+0x21a>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a4e      	ldr	r2, [pc, #312]	; (8003d3c <HAL_GPIO_Init+0x324>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d013      	beq.n	8003c2e <HAL_GPIO_Init+0x216>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a4d      	ldr	r2, [pc, #308]	; (8003d40 <HAL_GPIO_Init+0x328>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d00d      	beq.n	8003c2a <HAL_GPIO_Init+0x212>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a4c      	ldr	r2, [pc, #304]	; (8003d44 <HAL_GPIO_Init+0x32c>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d007      	beq.n	8003c26 <HAL_GPIO_Init+0x20e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a4b      	ldr	r2, [pc, #300]	; (8003d48 <HAL_GPIO_Init+0x330>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d101      	bne.n	8003c22 <HAL_GPIO_Init+0x20a>
 8003c1e:	2307      	movs	r3, #7
 8003c20:	e00e      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c22:	2308      	movs	r3, #8
 8003c24:	e00c      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c26:	2306      	movs	r3, #6
 8003c28:	e00a      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c2a:	2305      	movs	r3, #5
 8003c2c:	e008      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c2e:	2304      	movs	r3, #4
 8003c30:	e006      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c32:	2303      	movs	r3, #3
 8003c34:	e004      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e002      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c3e:	2300      	movs	r3, #0
 8003c40:	69fa      	ldr	r2, [r7, #28]
 8003c42:	f002 0203 	and.w	r2, r2, #3
 8003c46:	0092      	lsls	r2, r2, #2
 8003c48:	4093      	lsls	r3, r2
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c50:	4935      	ldr	r1, [pc, #212]	; (8003d28 <HAL_GPIO_Init+0x310>)
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	089b      	lsrs	r3, r3, #2
 8003c56:	3302      	adds	r3, #2
 8003c58:	69ba      	ldr	r2, [r7, #24]
 8003c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c5e:	4b3b      	ldr	r3, [pc, #236]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	43db      	mvns	r3, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c82:	4a32      	ldr	r2, [pc, #200]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c88:	4b30      	ldr	r3, [pc, #192]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	43db      	mvns	r3, r3
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	4013      	ands	r3, r2
 8003c96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cac:	4a27      	ldr	r2, [pc, #156]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cb2:	4b26      	ldr	r3, [pc, #152]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cd6:	4a1d      	ldr	r2, [pc, #116]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cdc:	4b1b      	ldr	r3, [pc, #108]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d00:	4a12      	ldr	r2, [pc, #72]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	2b0f      	cmp	r3, #15
 8003d10:	f67f ae90 	bls.w	8003a34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	3724      	adds	r7, #36	; 0x24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	40023800 	.word	0x40023800
 8003d28:	40013800 	.word	0x40013800
 8003d2c:	40020000 	.word	0x40020000
 8003d30:	40020400 	.word	0x40020400
 8003d34:	40020800 	.word	0x40020800
 8003d38:	40020c00 	.word	0x40020c00
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40021400 	.word	0x40021400
 8003d44:	40021800 	.word	0x40021800
 8003d48:	40021c00 	.word	0x40021c00
 8003d4c:	40013c00 	.word	0x40013c00

08003d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	460b      	mov	r3, r1
 8003d5a:	807b      	strh	r3, [r7, #2]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d60:	787b      	ldrb	r3, [r7, #1]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d66:	887a      	ldrh	r2, [r7, #2]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d6c:	e003      	b.n	8003d76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d6e:	887b      	ldrh	r3, [r7, #2]
 8003d70:	041a      	lsls	r2, r3, #16
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	619a      	str	r2, [r3, #24]
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b085      	sub	sp, #20
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d94:	887a      	ldrh	r2, [r7, #2]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	041a      	lsls	r2, r3, #16
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	43d9      	mvns	r1, r3
 8003da0:	887b      	ldrh	r3, [r7, #2]
 8003da2:	400b      	ands	r3, r1
 8003da4:	431a      	orrs	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	619a      	str	r2, [r3, #24]
}
 8003daa:	bf00      	nop
 8003dac:	3714      	adds	r7, #20
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
	...

08003db8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003dc2:	4b08      	ldr	r3, [pc, #32]	; (8003de4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dc4:	695a      	ldr	r2, [r3, #20]
 8003dc6:	88fb      	ldrh	r3, [r7, #6]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d006      	beq.n	8003ddc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003dce:	4a05      	ldr	r2, [pc, #20]	; (8003de4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dd0:	88fb      	ldrh	r3, [r7, #6]
 8003dd2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003dd4:	88fb      	ldrh	r3, [r7, #6]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fc fe5e 	bl	8000a98 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ddc:	bf00      	nop
 8003dde:	3708      	adds	r7, #8
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40013c00 	.word	0x40013c00

08003de8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d101      	bne.n	8003dfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e267      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d075      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e06:	4b88      	ldr	r3, [pc, #544]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f003 030c 	and.w	r3, r3, #12
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d00c      	beq.n	8003e2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e12:	4b85      	ldr	r3, [pc, #532]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e1a:	2b08      	cmp	r3, #8
 8003e1c:	d112      	bne.n	8003e44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e1e:	4b82      	ldr	r3, [pc, #520]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e2a:	d10b      	bne.n	8003e44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e2c:	4b7e      	ldr	r3, [pc, #504]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d05b      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x108>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d157      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e242      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e4c:	d106      	bne.n	8003e5c <HAL_RCC_OscConfig+0x74>
 8003e4e:	4b76      	ldr	r3, [pc, #472]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a75      	ldr	r2, [pc, #468]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e01d      	b.n	8003e98 <HAL_RCC_OscConfig+0xb0>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e64:	d10c      	bne.n	8003e80 <HAL_RCC_OscConfig+0x98>
 8003e66:	4b70      	ldr	r3, [pc, #448]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a6f      	ldr	r2, [pc, #444]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e70:	6013      	str	r3, [r2, #0]
 8003e72:	4b6d      	ldr	r3, [pc, #436]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a6c      	ldr	r2, [pc, #432]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e7c:	6013      	str	r3, [r2, #0]
 8003e7e:	e00b      	b.n	8003e98 <HAL_RCC_OscConfig+0xb0>
 8003e80:	4b69      	ldr	r3, [pc, #420]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a68      	ldr	r2, [pc, #416]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e8a:	6013      	str	r3, [r2, #0]
 8003e8c:	4b66      	ldr	r3, [pc, #408]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a65      	ldr	r2, [pc, #404]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d013      	beq.n	8003ec8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea0:	f7fe fa32 	bl	8002308 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ea8:	f7fe fa2e 	bl	8002308 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b64      	cmp	r3, #100	; 0x64
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e207      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eba:	4b5b      	ldr	r3, [pc, #364]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0xc0>
 8003ec6:	e014      	b.n	8003ef2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fa1e 	bl	8002308 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ed0:	f7fe fa1a 	bl	8002308 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b64      	cmp	r3, #100	; 0x64
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e1f3      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ee2:	4b51      	ldr	r3, [pc, #324]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1f0      	bne.n	8003ed0 <HAL_RCC_OscConfig+0xe8>
 8003eee:	e000      	b.n	8003ef2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d063      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003efe:	4b4a      	ldr	r3, [pc, #296]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00b      	beq.n	8003f22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f0a:	4b47      	ldr	r3, [pc, #284]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f12:	2b08      	cmp	r3, #8
 8003f14:	d11c      	bne.n	8003f50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f16:	4b44      	ldr	r3, [pc, #272]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d116      	bne.n	8003f50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f22:	4b41      	ldr	r3, [pc, #260]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d005      	beq.n	8003f3a <HAL_RCC_OscConfig+0x152>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d001      	beq.n	8003f3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e1c7      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f3a:	4b3b      	ldr	r3, [pc, #236]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	4937      	ldr	r1, [pc, #220]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f4e:	e03a      	b.n	8003fc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d020      	beq.n	8003f9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f58:	4b34      	ldr	r3, [pc, #208]	; (800402c <HAL_RCC_OscConfig+0x244>)
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f5e:	f7fe f9d3 	bl	8002308 <HAL_GetTick>
 8003f62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f66:	f7fe f9cf 	bl	8002308 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e1a8      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f78:	4b2b      	ldr	r3, [pc, #172]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0f0      	beq.n	8003f66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f84:	4b28      	ldr	r3, [pc, #160]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	00db      	lsls	r3, r3, #3
 8003f92:	4925      	ldr	r1, [pc, #148]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	600b      	str	r3, [r1, #0]
 8003f98:	e015      	b.n	8003fc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f9a:	4b24      	ldr	r3, [pc, #144]	; (800402c <HAL_RCC_OscConfig+0x244>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa0:	f7fe f9b2 	bl	8002308 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fa8:	f7fe f9ae 	bl	8002308 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e187      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fba:	4b1b      	ldr	r3, [pc, #108]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1f0      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0308 	and.w	r3, r3, #8
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d036      	beq.n	8004040 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d016      	beq.n	8004008 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fda:	4b15      	ldr	r3, [pc, #84]	; (8004030 <HAL_RCC_OscConfig+0x248>)
 8003fdc:	2201      	movs	r2, #1
 8003fde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe0:	f7fe f992 	bl	8002308 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fe6:	e008      	b.n	8003ffa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fe8:	f7fe f98e 	bl	8002308 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e167      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ffa:	4b0b      	ldr	r3, [pc, #44]	; (8004028 <HAL_RCC_OscConfig+0x240>)
 8003ffc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0f0      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x200>
 8004006:	e01b      	b.n	8004040 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004008:	4b09      	ldr	r3, [pc, #36]	; (8004030 <HAL_RCC_OscConfig+0x248>)
 800400a:	2200      	movs	r2, #0
 800400c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800400e:	f7fe f97b 	bl	8002308 <HAL_GetTick>
 8004012:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004014:	e00e      	b.n	8004034 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004016:	f7fe f977 	bl	8002308 <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	2b02      	cmp	r3, #2
 8004022:	d907      	bls.n	8004034 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e150      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
 8004028:	40023800 	.word	0x40023800
 800402c:	42470000 	.word	0x42470000
 8004030:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004034:	4b88      	ldr	r3, [pc, #544]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004036:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1ea      	bne.n	8004016 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b00      	cmp	r3, #0
 800404a:	f000 8097 	beq.w	800417c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800404e:	2300      	movs	r3, #0
 8004050:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004052:	4b81      	ldr	r3, [pc, #516]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10f      	bne.n	800407e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800405e:	2300      	movs	r3, #0
 8004060:	60bb      	str	r3, [r7, #8]
 8004062:	4b7d      	ldr	r3, [pc, #500]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	4a7c      	ldr	r2, [pc, #496]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800406c:	6413      	str	r3, [r2, #64]	; 0x40
 800406e:	4b7a      	ldr	r3, [pc, #488]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004076:	60bb      	str	r3, [r7, #8]
 8004078:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800407a:	2301      	movs	r3, #1
 800407c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800407e:	4b77      	ldr	r3, [pc, #476]	; (800425c <HAL_RCC_OscConfig+0x474>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004086:	2b00      	cmp	r3, #0
 8004088:	d118      	bne.n	80040bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800408a:	4b74      	ldr	r3, [pc, #464]	; (800425c <HAL_RCC_OscConfig+0x474>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a73      	ldr	r2, [pc, #460]	; (800425c <HAL_RCC_OscConfig+0x474>)
 8004090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004094:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004096:	f7fe f937 	bl	8002308 <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800409e:	f7fe f933 	bl	8002308 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e10c      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b0:	4b6a      	ldr	r3, [pc, #424]	; (800425c <HAL_RCC_OscConfig+0x474>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d0f0      	beq.n	800409e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d106      	bne.n	80040d2 <HAL_RCC_OscConfig+0x2ea>
 80040c4:	4b64      	ldr	r3, [pc, #400]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80040c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c8:	4a63      	ldr	r2, [pc, #396]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80040ca:	f043 0301 	orr.w	r3, r3, #1
 80040ce:	6713      	str	r3, [r2, #112]	; 0x70
 80040d0:	e01c      	b.n	800410c <HAL_RCC_OscConfig+0x324>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	2b05      	cmp	r3, #5
 80040d8:	d10c      	bne.n	80040f4 <HAL_RCC_OscConfig+0x30c>
 80040da:	4b5f      	ldr	r3, [pc, #380]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80040dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040de:	4a5e      	ldr	r2, [pc, #376]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80040e0:	f043 0304 	orr.w	r3, r3, #4
 80040e4:	6713      	str	r3, [r2, #112]	; 0x70
 80040e6:	4b5c      	ldr	r3, [pc, #368]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80040e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ea:	4a5b      	ldr	r2, [pc, #364]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80040ec:	f043 0301 	orr.w	r3, r3, #1
 80040f0:	6713      	str	r3, [r2, #112]	; 0x70
 80040f2:	e00b      	b.n	800410c <HAL_RCC_OscConfig+0x324>
 80040f4:	4b58      	ldr	r3, [pc, #352]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80040f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f8:	4a57      	ldr	r2, [pc, #348]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004100:	4b55      	ldr	r3, [pc, #340]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004104:	4a54      	ldr	r2, [pc, #336]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004106:	f023 0304 	bic.w	r3, r3, #4
 800410a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d015      	beq.n	8004140 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004114:	f7fe f8f8 	bl	8002308 <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800411a:	e00a      	b.n	8004132 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800411c:	f7fe f8f4 	bl	8002308 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	f241 3288 	movw	r2, #5000	; 0x1388
 800412a:	4293      	cmp	r3, r2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e0cb      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004132:	4b49      	ldr	r3, [pc, #292]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d0ee      	beq.n	800411c <HAL_RCC_OscConfig+0x334>
 800413e:	e014      	b.n	800416a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004140:	f7fe f8e2 	bl	8002308 <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004146:	e00a      	b.n	800415e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004148:	f7fe f8de 	bl	8002308 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	f241 3288 	movw	r2, #5000	; 0x1388
 8004156:	4293      	cmp	r3, r2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e0b5      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800415e:	4b3e      	ldr	r3, [pc, #248]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1ee      	bne.n	8004148 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800416a:	7dfb      	ldrb	r3, [r7, #23]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d105      	bne.n	800417c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004170:	4b39      	ldr	r3, [pc, #228]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	4a38      	ldr	r2, [pc, #224]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004176:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800417a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	2b00      	cmp	r3, #0
 8004182:	f000 80a1 	beq.w	80042c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004186:	4b34      	ldr	r3, [pc, #208]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 030c 	and.w	r3, r3, #12
 800418e:	2b08      	cmp	r3, #8
 8004190:	d05c      	beq.n	800424c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	2b02      	cmp	r3, #2
 8004198:	d141      	bne.n	800421e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800419a:	4b31      	ldr	r3, [pc, #196]	; (8004260 <HAL_RCC_OscConfig+0x478>)
 800419c:	2200      	movs	r2, #0
 800419e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a0:	f7fe f8b2 	bl	8002308 <HAL_GetTick>
 80041a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a8:	f7fe f8ae 	bl	8002308 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e087      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ba:	4b27      	ldr	r3, [pc, #156]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1f0      	bne.n	80041a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	69da      	ldr	r2, [r3, #28]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	431a      	orrs	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d4:	019b      	lsls	r3, r3, #6
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041dc:	085b      	lsrs	r3, r3, #1
 80041de:	3b01      	subs	r3, #1
 80041e0:	041b      	lsls	r3, r3, #16
 80041e2:	431a      	orrs	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e8:	061b      	lsls	r3, r3, #24
 80041ea:	491b      	ldr	r1, [pc, #108]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041f0:	4b1b      	ldr	r3, [pc, #108]	; (8004260 <HAL_RCC_OscConfig+0x478>)
 80041f2:	2201      	movs	r2, #1
 80041f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f6:	f7fe f887 	bl	8002308 <HAL_GetTick>
 80041fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041fc:	e008      	b.n	8004210 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041fe:	f7fe f883 	bl	8002308 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d901      	bls.n	8004210 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e05c      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004210:	4b11      	ldr	r3, [pc, #68]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0f0      	beq.n	80041fe <HAL_RCC_OscConfig+0x416>
 800421c:	e054      	b.n	80042c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800421e:	4b10      	ldr	r3, [pc, #64]	; (8004260 <HAL_RCC_OscConfig+0x478>)
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004224:	f7fe f870 	bl	8002308 <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800422a:	e008      	b.n	800423e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800422c:	f7fe f86c 	bl	8002308 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e045      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800423e:	4b06      	ldr	r3, [pc, #24]	; (8004258 <HAL_RCC_OscConfig+0x470>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1f0      	bne.n	800422c <HAL_RCC_OscConfig+0x444>
 800424a:	e03d      	b.n	80042c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d107      	bne.n	8004264 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e038      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
 8004258:	40023800 	.word	0x40023800
 800425c:	40007000 	.word	0x40007000
 8004260:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004264:	4b1b      	ldr	r3, [pc, #108]	; (80042d4 <HAL_RCC_OscConfig+0x4ec>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d028      	beq.n	80042c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800427c:	429a      	cmp	r2, r3
 800427e:	d121      	bne.n	80042c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800428a:	429a      	cmp	r2, r3
 800428c:	d11a      	bne.n	80042c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800428e:	68fa      	ldr	r2, [r7, #12]
 8004290:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004294:	4013      	ands	r3, r2
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800429a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800429c:	4293      	cmp	r3, r2
 800429e:	d111      	bne.n	80042c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042aa:	085b      	lsrs	r3, r3, #1
 80042ac:	3b01      	subs	r3, #1
 80042ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d107      	bne.n	80042c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d001      	beq.n	80042c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e000      	b.n	80042ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	40023800 	.word	0x40023800

080042d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d101      	bne.n	80042ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e0cc      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042ec:	4b68      	ldr	r3, [pc, #416]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	683a      	ldr	r2, [r7, #0]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d90c      	bls.n	8004314 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fa:	4b65      	ldr	r3, [pc, #404]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004302:	4b63      	ldr	r3, [pc, #396]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	429a      	cmp	r2, r3
 800430e:	d001      	beq.n	8004314 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e0b8      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d020      	beq.n	8004362 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0304 	and.w	r3, r3, #4
 8004328:	2b00      	cmp	r3, #0
 800432a:	d005      	beq.n	8004338 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800432c:	4b59      	ldr	r3, [pc, #356]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	4a58      	ldr	r2, [pc, #352]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004336:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0308 	and.w	r3, r3, #8
 8004340:	2b00      	cmp	r3, #0
 8004342:	d005      	beq.n	8004350 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004344:	4b53      	ldr	r3, [pc, #332]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	4a52      	ldr	r2, [pc, #328]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800434e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004350:	4b50      	ldr	r3, [pc, #320]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	494d      	ldr	r1, [pc, #308]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	4313      	orrs	r3, r2
 8004360:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d044      	beq.n	80043f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d107      	bne.n	8004386 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004376:	4b47      	ldr	r3, [pc, #284]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d119      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e07f      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d003      	beq.n	8004396 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004392:	2b03      	cmp	r3, #3
 8004394:	d107      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004396:	4b3f      	ldr	r3, [pc, #252]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d109      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e06f      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043a6:	4b3b      	ldr	r3, [pc, #236]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e067      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043b6:	4b37      	ldr	r3, [pc, #220]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f023 0203 	bic.w	r2, r3, #3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	4934      	ldr	r1, [pc, #208]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043c8:	f7fd ff9e 	bl	8002308 <HAL_GetTick>
 80043cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ce:	e00a      	b.n	80043e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043d0:	f7fd ff9a 	bl	8002308 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f241 3288 	movw	r2, #5000	; 0x1388
 80043de:	4293      	cmp	r3, r2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e04f      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e6:	4b2b      	ldr	r3, [pc, #172]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 020c 	and.w	r2, r3, #12
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d1eb      	bne.n	80043d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043f8:	4b25      	ldr	r3, [pc, #148]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0307 	and.w	r3, r3, #7
 8004400:	683a      	ldr	r2, [r7, #0]
 8004402:	429a      	cmp	r2, r3
 8004404:	d20c      	bcs.n	8004420 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004406:	4b22      	ldr	r3, [pc, #136]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	b2d2      	uxtb	r2, r2
 800440c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800440e:	4b20      	ldr	r3, [pc, #128]	; (8004490 <HAL_RCC_ClockConfig+0x1b8>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	429a      	cmp	r2, r3
 800441a:	d001      	beq.n	8004420 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e032      	b.n	8004486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	d008      	beq.n	800443e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800442c:	4b19      	ldr	r3, [pc, #100]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	4916      	ldr	r1, [pc, #88]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800443a:	4313      	orrs	r3, r2
 800443c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0308 	and.w	r3, r3, #8
 8004446:	2b00      	cmp	r3, #0
 8004448:	d009      	beq.n	800445e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800444a:	4b12      	ldr	r3, [pc, #72]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	00db      	lsls	r3, r3, #3
 8004458:	490e      	ldr	r1, [pc, #56]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 800445a:	4313      	orrs	r3, r2
 800445c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800445e:	f000 f821 	bl	80044a4 <HAL_RCC_GetSysClockFreq>
 8004462:	4602      	mov	r2, r0
 8004464:	4b0b      	ldr	r3, [pc, #44]	; (8004494 <HAL_RCC_ClockConfig+0x1bc>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	091b      	lsrs	r3, r3, #4
 800446a:	f003 030f 	and.w	r3, r3, #15
 800446e:	490a      	ldr	r1, [pc, #40]	; (8004498 <HAL_RCC_ClockConfig+0x1c0>)
 8004470:	5ccb      	ldrb	r3, [r1, r3]
 8004472:	fa22 f303 	lsr.w	r3, r2, r3
 8004476:	4a09      	ldr	r2, [pc, #36]	; (800449c <HAL_RCC_ClockConfig+0x1c4>)
 8004478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800447a:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <HAL_RCC_ClockConfig+0x1c8>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4618      	mov	r0, r3
 8004480:	f7fd f942 	bl	8001708 <HAL_InitTick>

  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	40023c00 	.word	0x40023c00
 8004494:	40023800 	.word	0x40023800
 8004498:	0800c110 	.word	0x0800c110
 800449c:	20000000 	.word	0x20000000
 80044a0:	20000004 	.word	0x20000004

080044a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044a8:	b090      	sub	sp, #64	; 0x40
 80044aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80044ac:	2300      	movs	r3, #0
 80044ae:	637b      	str	r3, [r7, #52]	; 0x34
 80044b0:	2300      	movs	r3, #0
 80044b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044b4:	2300      	movs	r3, #0
 80044b6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80044b8:	2300      	movs	r3, #0
 80044ba:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044bc:	4b59      	ldr	r3, [pc, #356]	; (8004624 <HAL_RCC_GetSysClockFreq+0x180>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f003 030c 	and.w	r3, r3, #12
 80044c4:	2b08      	cmp	r3, #8
 80044c6:	d00d      	beq.n	80044e4 <HAL_RCC_GetSysClockFreq+0x40>
 80044c8:	2b08      	cmp	r3, #8
 80044ca:	f200 80a1 	bhi.w	8004610 <HAL_RCC_GetSysClockFreq+0x16c>
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d002      	beq.n	80044d8 <HAL_RCC_GetSysClockFreq+0x34>
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d003      	beq.n	80044de <HAL_RCC_GetSysClockFreq+0x3a>
 80044d6:	e09b      	b.n	8004610 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044d8:	4b53      	ldr	r3, [pc, #332]	; (8004628 <HAL_RCC_GetSysClockFreq+0x184>)
 80044da:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80044dc:	e09b      	b.n	8004616 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044de:	4b53      	ldr	r3, [pc, #332]	; (800462c <HAL_RCC_GetSysClockFreq+0x188>)
 80044e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80044e2:	e098      	b.n	8004616 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044e4:	4b4f      	ldr	r3, [pc, #316]	; (8004624 <HAL_RCC_GetSysClockFreq+0x180>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044ec:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044ee:	4b4d      	ldr	r3, [pc, #308]	; (8004624 <HAL_RCC_GetSysClockFreq+0x180>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d028      	beq.n	800454c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044fa:	4b4a      	ldr	r3, [pc, #296]	; (8004624 <HAL_RCC_GetSysClockFreq+0x180>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	099b      	lsrs	r3, r3, #6
 8004500:	2200      	movs	r2, #0
 8004502:	623b      	str	r3, [r7, #32]
 8004504:	627a      	str	r2, [r7, #36]	; 0x24
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800450c:	2100      	movs	r1, #0
 800450e:	4b47      	ldr	r3, [pc, #284]	; (800462c <HAL_RCC_GetSysClockFreq+0x188>)
 8004510:	fb03 f201 	mul.w	r2, r3, r1
 8004514:	2300      	movs	r3, #0
 8004516:	fb00 f303 	mul.w	r3, r0, r3
 800451a:	4413      	add	r3, r2
 800451c:	4a43      	ldr	r2, [pc, #268]	; (800462c <HAL_RCC_GetSysClockFreq+0x188>)
 800451e:	fba0 1202 	umull	r1, r2, r0, r2
 8004522:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004524:	460a      	mov	r2, r1
 8004526:	62ba      	str	r2, [r7, #40]	; 0x28
 8004528:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800452a:	4413      	add	r3, r2
 800452c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800452e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004530:	2200      	movs	r2, #0
 8004532:	61bb      	str	r3, [r7, #24]
 8004534:	61fa      	str	r2, [r7, #28]
 8004536:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800453a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800453e:	f7fb fe97 	bl	8000270 <__aeabi_uldivmod>
 8004542:	4602      	mov	r2, r0
 8004544:	460b      	mov	r3, r1
 8004546:	4613      	mov	r3, r2
 8004548:	63fb      	str	r3, [r7, #60]	; 0x3c
 800454a:	e053      	b.n	80045f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800454c:	4b35      	ldr	r3, [pc, #212]	; (8004624 <HAL_RCC_GetSysClockFreq+0x180>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	099b      	lsrs	r3, r3, #6
 8004552:	2200      	movs	r2, #0
 8004554:	613b      	str	r3, [r7, #16]
 8004556:	617a      	str	r2, [r7, #20]
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800455e:	f04f 0b00 	mov.w	fp, #0
 8004562:	4652      	mov	r2, sl
 8004564:	465b      	mov	r3, fp
 8004566:	f04f 0000 	mov.w	r0, #0
 800456a:	f04f 0100 	mov.w	r1, #0
 800456e:	0159      	lsls	r1, r3, #5
 8004570:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004574:	0150      	lsls	r0, r2, #5
 8004576:	4602      	mov	r2, r0
 8004578:	460b      	mov	r3, r1
 800457a:	ebb2 080a 	subs.w	r8, r2, sl
 800457e:	eb63 090b 	sbc.w	r9, r3, fp
 8004582:	f04f 0200 	mov.w	r2, #0
 8004586:	f04f 0300 	mov.w	r3, #0
 800458a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800458e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004592:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004596:	ebb2 0408 	subs.w	r4, r2, r8
 800459a:	eb63 0509 	sbc.w	r5, r3, r9
 800459e:	f04f 0200 	mov.w	r2, #0
 80045a2:	f04f 0300 	mov.w	r3, #0
 80045a6:	00eb      	lsls	r3, r5, #3
 80045a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045ac:	00e2      	lsls	r2, r4, #3
 80045ae:	4614      	mov	r4, r2
 80045b0:	461d      	mov	r5, r3
 80045b2:	eb14 030a 	adds.w	r3, r4, sl
 80045b6:	603b      	str	r3, [r7, #0]
 80045b8:	eb45 030b 	adc.w	r3, r5, fp
 80045bc:	607b      	str	r3, [r7, #4]
 80045be:	f04f 0200 	mov.w	r2, #0
 80045c2:	f04f 0300 	mov.w	r3, #0
 80045c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80045ca:	4629      	mov	r1, r5
 80045cc:	028b      	lsls	r3, r1, #10
 80045ce:	4621      	mov	r1, r4
 80045d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045d4:	4621      	mov	r1, r4
 80045d6:	028a      	lsls	r2, r1, #10
 80045d8:	4610      	mov	r0, r2
 80045da:	4619      	mov	r1, r3
 80045dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045de:	2200      	movs	r2, #0
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	60fa      	str	r2, [r7, #12]
 80045e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045e8:	f7fb fe42 	bl	8000270 <__aeabi_uldivmod>
 80045ec:	4602      	mov	r2, r0
 80045ee:	460b      	mov	r3, r1
 80045f0:	4613      	mov	r3, r2
 80045f2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045f4:	4b0b      	ldr	r3, [pc, #44]	; (8004624 <HAL_RCC_GetSysClockFreq+0x180>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	0c1b      	lsrs	r3, r3, #16
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	3301      	adds	r3, #1
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004604:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004608:	fbb2 f3f3 	udiv	r3, r2, r3
 800460c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800460e:	e002      	b.n	8004616 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004610:	4b05      	ldr	r3, [pc, #20]	; (8004628 <HAL_RCC_GetSysClockFreq+0x184>)
 8004612:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004614:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004618:	4618      	mov	r0, r3
 800461a:	3740      	adds	r7, #64	; 0x40
 800461c:	46bd      	mov	sp, r7
 800461e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004622:	bf00      	nop
 8004624:	40023800 	.word	0x40023800
 8004628:	00f42400 	.word	0x00f42400
 800462c:	00b71b00 	.word	0x00b71b00

08004630 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004634:	4b03      	ldr	r3, [pc, #12]	; (8004644 <HAL_RCC_GetHCLKFreq+0x14>)
 8004636:	681b      	ldr	r3, [r3, #0]
}
 8004638:	4618      	mov	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	20000000 	.word	0x20000000

08004648 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800464c:	f7ff fff0 	bl	8004630 <HAL_RCC_GetHCLKFreq>
 8004650:	4602      	mov	r2, r0
 8004652:	4b05      	ldr	r3, [pc, #20]	; (8004668 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	0a9b      	lsrs	r3, r3, #10
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	4903      	ldr	r1, [pc, #12]	; (800466c <HAL_RCC_GetPCLK1Freq+0x24>)
 800465e:	5ccb      	ldrb	r3, [r1, r3]
 8004660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004664:	4618      	mov	r0, r3
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40023800 	.word	0x40023800
 800466c:	0800c120 	.word	0x0800c120

08004670 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004674:	f7ff ffdc 	bl	8004630 <HAL_RCC_GetHCLKFreq>
 8004678:	4602      	mov	r2, r0
 800467a:	4b05      	ldr	r3, [pc, #20]	; (8004690 <HAL_RCC_GetPCLK2Freq+0x20>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	0b5b      	lsrs	r3, r3, #13
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	4903      	ldr	r1, [pc, #12]	; (8004694 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004686:	5ccb      	ldrb	r3, [r1, r3]
 8004688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800468c:	4618      	mov	r0, r3
 800468e:	bd80      	pop	{r7, pc}
 8004690:	40023800 	.word	0x40023800
 8004694:	0800c120 	.word	0x0800c120

08004698 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	220f      	movs	r2, #15
 80046a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80046a8:	4b12      	ldr	r3, [pc, #72]	; (80046f4 <HAL_RCC_GetClockConfig+0x5c>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f003 0203 	and.w	r2, r3, #3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80046b4:	4b0f      	ldr	r3, [pc, #60]	; (80046f4 <HAL_RCC_GetClockConfig+0x5c>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80046c0:	4b0c      	ldr	r3, [pc, #48]	; (80046f4 <HAL_RCC_GetClockConfig+0x5c>)
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80046cc:	4b09      	ldr	r3, [pc, #36]	; (80046f4 <HAL_RCC_GetClockConfig+0x5c>)
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	08db      	lsrs	r3, r3, #3
 80046d2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80046da:	4b07      	ldr	r3, [pc, #28]	; (80046f8 <HAL_RCC_GetClockConfig+0x60>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0207 	and.w	r2, r3, #7
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	601a      	str	r2, [r3, #0]
}
 80046e6:	bf00      	nop
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	40023800 	.word	0x40023800
 80046f8:	40023c00 	.word	0x40023c00

080046fc <HAL_SMBUS_Init>:
  * @param  hsmbus pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8004704:	2300      	movs	r3, #0
 8004706:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8004708:	2300      	movs	r3, #0
 800470a:	60bb      	str	r3, [r7, #8]

  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_SMBUS_Init+0x1a>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e0a1      	b.n	800485a <HAL_SMBUS_Init+0x15e>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d106      	bne.n	8004730 <HAL_SMBUS_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7fc fe0a 	bl	8001344 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2224      	movs	r2, #36	; 0x24
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0201 	bic.w	r2, r2, #1
 8004746:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004748:	f7ff ff7e 	bl	8004648 <HAL_RCC_GetPCLK1Freq>
 800474c:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = SMBUS_FREQRANGE(pclk1);
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	4a44      	ldr	r2, [pc, #272]	; (8004864 <HAL_SMBUS_Init+0x168>)
 8004752:	fba2 2303 	umull	r2, r3, r2, r3
 8004756:	0c9b      	lsrs	r3, r3, #18
 8004758:	60fb      	str	r3, [r7, #12]

  /*---------------------------- SMBUSx CR2 Configuration ----------------------*/
  /* Configure SMBUSx: Frequency range */
  MODIFY_REG(hsmbus->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	430a      	orrs	r2, r1
 800476c:	605a      	str	r2, [r3, #4]

  /*---------------------------- SMBUSx TRISE Configuration --------------------*/
  /* Configure SMBUSx: Rise Time */
  MODIFY_REG(hsmbus->Instance->TRISE, I2C_TRISE_TRISE, SMBUS_RISE_TIME(freqrange));
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	1c5a      	adds	r2, r3, #1
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	430a      	orrs	r2, r1
 8004782:	621a      	str	r2, [r3, #32]

  /*---------------------------- SMBUSx CCR Configuration ----------------------*/
  /* Configure SMBUSx: Speed */
  MODIFY_REG(hsmbus->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), SMBUS_SPEED_STANDARD(pclk1, hsmbus->Init.ClockSpeed));
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	69db      	ldr	r3, [r3, #28]
 800478a:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 800478e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	6852      	ldr	r2, [r2, #4]
 8004796:	0052      	lsls	r2, r2, #1
 8004798:	68b9      	ldr	r1, [r7, #8]
 800479a:	fbb1 f1f2 	udiv	r1, r1, r2
 800479e:	f640 72fc 	movw	r2, #4092	; 0xffc
 80047a2:	400a      	ands	r2, r1
 80047a4:	2a00      	cmp	r2, #0
 80047a6:	d006      	beq.n	80047b6 <HAL_SMBUS_Init+0xba>
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	6852      	ldr	r2, [r2, #4]
 80047ac:	0052      	lsls	r2, r2, #1
 80047ae:	68b9      	ldr	r1, [r7, #8]
 80047b0:	fbb1 f2f2 	udiv	r2, r1, r2
 80047b4:	e000      	b.n	80047b8 <HAL_SMBUS_Init+0xbc>
 80047b6:	2204      	movs	r2, #4
 80047b8:	6879      	ldr	r1, [r7, #4]
 80047ba:	6809      	ldr	r1, [r1, #0]
 80047bc:	4313      	orrs	r3, r2
 80047be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- SMBUSx CR1 Configuration ----------------------*/
  /* Configure SMBUSx: Generalcall , PEC , Peripheral mode and  NoStretch mode */
  MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENARP | I2C_CR1_SMBTYPE | I2C_CR1_SMBUS), (hsmbus->Init.NoStretchMode | hsmbus->Init.GeneralCallMode |  hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode));
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f023 01fa 	bic.w	r1, r3, #250	; 0xfa
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1a      	ldr	r2, [r3, #32]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	431a      	orrs	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx OAR1 Configuration ---------------------*/
  /* Configure SMBUSx: Own Address1 and addressing mode */
  MODIFY_REG(hsmbus->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hsmbus->Init.AddressingMode | hsmbus->Init.OwnAddress1));
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80047f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6911      	ldr	r1, [r2, #16]
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	68d2      	ldr	r2, [r2, #12]
 80047fe:	4311      	orrs	r1, r2
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	6812      	ldr	r2, [r2, #0]
 8004804:	430b      	orrs	r3, r1
 8004806:	6093      	str	r3, [r2, #8]

  /*---------------------------- SMBUSx OAR2 Configuration ---------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  MODIFY_REG(hsmbus->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	695a      	ldr	r2, [r3, #20]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	60da      	str	r2, [r3, #12]
  /* Configure SMBUSx: Analog noise filter */
  SET_BIT(hsmbus->Instance->FLTR, hsmbus->Init.AnalogFilter);
#endif

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2220      	movs	r2, #32
 800483e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hsmbus->PreviousState = SMBUS_STATE_NONE;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	639a      	str	r2, [r3, #56]	; 0x38
  hsmbus->Mode = HAL_SMBUS_MODE_NONE;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hsmbus->XferPEC = 0x00;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	431bde83 	.word	0x431bde83

08004868 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  SET_BIT(hsmbus->Instance->CR1, I2C_CR1_ALERT);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800487e:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_SMBALERT);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f46f 4200 	mvn.w	r2, #32768	; 0x8000
 8004888:	615a      	str	r2, [r3, #20]

  /* Enable Alert Interrupt */
  __HAL_SMBUS_ENABLE_IT(hsmbus, SMBUS_IT_ERR);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004898:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e041      	b.n	800493e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d106      	bne.n	80048d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7fd fab0 	bl	8001e34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	3304      	adds	r3, #4
 80048e4:	4619      	mov	r1, r3
 80048e6:	4610      	mov	r0, r2
 80048e8:	f001 f812 	bl	8005910 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
	...

08004948 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b01      	cmp	r3, #1
 800495a:	d001      	beq.n	8004960 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e04e      	b.n	80049fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0201 	orr.w	r2, r2, #1
 8004976:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a23      	ldr	r2, [pc, #140]	; (8004a0c <HAL_TIM_Base_Start_IT+0xc4>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d022      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x80>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800498a:	d01d      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x80>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a1f      	ldr	r2, [pc, #124]	; (8004a10 <HAL_TIM_Base_Start_IT+0xc8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d018      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x80>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a1e      	ldr	r2, [pc, #120]	; (8004a14 <HAL_TIM_Base_Start_IT+0xcc>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d013      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x80>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a1c      	ldr	r2, [pc, #112]	; (8004a18 <HAL_TIM_Base_Start_IT+0xd0>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d00e      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x80>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a1b      	ldr	r2, [pc, #108]	; (8004a1c <HAL_TIM_Base_Start_IT+0xd4>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d009      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x80>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a19      	ldr	r2, [pc, #100]	; (8004a20 <HAL_TIM_Base_Start_IT+0xd8>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d004      	beq.n	80049c8 <HAL_TIM_Base_Start_IT+0x80>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a18      	ldr	r2, [pc, #96]	; (8004a24 <HAL_TIM_Base_Start_IT+0xdc>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d111      	bne.n	80049ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f003 0307 	and.w	r3, r3, #7
 80049d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2b06      	cmp	r3, #6
 80049d8:	d010      	beq.n	80049fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f042 0201 	orr.w	r2, r2, #1
 80049e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ea:	e007      	b.n	80049fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0201 	orr.w	r2, r2, #1
 80049fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3714      	adds	r7, #20
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40010000 	.word	0x40010000
 8004a10:	40000400 	.word	0x40000400
 8004a14:	40000800 	.word	0x40000800
 8004a18:	40000c00 	.word	0x40000c00
 8004a1c:	40010400 	.word	0x40010400
 8004a20:	40014000 	.word	0x40014000
 8004a24:	40001800 	.word	0x40001800

08004a28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e041      	b.n	8004abe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d106      	bne.n	8004a54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7fd f9a8 	bl	8001da4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3304      	adds	r3, #4
 8004a64:	4619      	mov	r1, r3
 8004a66:	4610      	mov	r0, r2
 8004a68:	f000 ff52 	bl	8005910 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
	...

08004ac8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d109      	bne.n	8004aec <HAL_TIM_PWM_Start+0x24>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	bf14      	ite	ne
 8004ae4:	2301      	movne	r3, #1
 8004ae6:	2300      	moveq	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	e022      	b.n	8004b32 <HAL_TIM_PWM_Start+0x6a>
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	d109      	bne.n	8004b06 <HAL_TIM_PWM_Start+0x3e>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	bf14      	ite	ne
 8004afe:	2301      	movne	r3, #1
 8004b00:	2300      	moveq	r3, #0
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	e015      	b.n	8004b32 <HAL_TIM_PWM_Start+0x6a>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d109      	bne.n	8004b20 <HAL_TIM_PWM_Start+0x58>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	bf14      	ite	ne
 8004b18:	2301      	movne	r3, #1
 8004b1a:	2300      	moveq	r3, #0
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	e008      	b.n	8004b32 <HAL_TIM_PWM_Start+0x6a>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	bf14      	ite	ne
 8004b2c:	2301      	movne	r3, #1
 8004b2e:	2300      	moveq	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d001      	beq.n	8004b3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e07c      	b.n	8004c34 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d104      	bne.n	8004b4a <HAL_TIM_PWM_Start+0x82>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b48:	e013      	b.n	8004b72 <HAL_TIM_PWM_Start+0xaa>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b04      	cmp	r3, #4
 8004b4e:	d104      	bne.n	8004b5a <HAL_TIM_PWM_Start+0x92>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2202      	movs	r2, #2
 8004b54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b58:	e00b      	b.n	8004b72 <HAL_TIM_PWM_Start+0xaa>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b08      	cmp	r3, #8
 8004b5e:	d104      	bne.n	8004b6a <HAL_TIM_PWM_Start+0xa2>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b68:	e003      	b.n	8004b72 <HAL_TIM_PWM_Start+0xaa>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2201      	movs	r2, #1
 8004b78:	6839      	ldr	r1, [r7, #0]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f001 fadc 	bl	8006138 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a2d      	ldr	r2, [pc, #180]	; (8004c3c <HAL_TIM_PWM_Start+0x174>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d004      	beq.n	8004b94 <HAL_TIM_PWM_Start+0xcc>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a2c      	ldr	r2, [pc, #176]	; (8004c40 <HAL_TIM_PWM_Start+0x178>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d101      	bne.n	8004b98 <HAL_TIM_PWM_Start+0xd0>
 8004b94:	2301      	movs	r3, #1
 8004b96:	e000      	b.n	8004b9a <HAL_TIM_PWM_Start+0xd2>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d007      	beq.n	8004bae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a22      	ldr	r2, [pc, #136]	; (8004c3c <HAL_TIM_PWM_Start+0x174>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d022      	beq.n	8004bfe <HAL_TIM_PWM_Start+0x136>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bc0:	d01d      	beq.n	8004bfe <HAL_TIM_PWM_Start+0x136>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a1f      	ldr	r2, [pc, #124]	; (8004c44 <HAL_TIM_PWM_Start+0x17c>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d018      	beq.n	8004bfe <HAL_TIM_PWM_Start+0x136>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a1d      	ldr	r2, [pc, #116]	; (8004c48 <HAL_TIM_PWM_Start+0x180>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d013      	beq.n	8004bfe <HAL_TIM_PWM_Start+0x136>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a1c      	ldr	r2, [pc, #112]	; (8004c4c <HAL_TIM_PWM_Start+0x184>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d00e      	beq.n	8004bfe <HAL_TIM_PWM_Start+0x136>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a16      	ldr	r2, [pc, #88]	; (8004c40 <HAL_TIM_PWM_Start+0x178>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d009      	beq.n	8004bfe <HAL_TIM_PWM_Start+0x136>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a18      	ldr	r2, [pc, #96]	; (8004c50 <HAL_TIM_PWM_Start+0x188>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d004      	beq.n	8004bfe <HAL_TIM_PWM_Start+0x136>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a16      	ldr	r2, [pc, #88]	; (8004c54 <HAL_TIM_PWM_Start+0x18c>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d111      	bne.n	8004c22 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f003 0307 	and.w	r3, r3, #7
 8004c08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2b06      	cmp	r3, #6
 8004c0e:	d010      	beq.n	8004c32 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0201 	orr.w	r2, r2, #1
 8004c1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c20:	e007      	b.n	8004c32 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 0201 	orr.w	r2, r2, #1
 8004c30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	40010000 	.word	0x40010000
 8004c40:	40010400 	.word	0x40010400
 8004c44:	40000400 	.word	0x40000400
 8004c48:	40000800 	.word	0x40000800
 8004c4c:	40000c00 	.word	0x40000c00
 8004c50:	40014000 	.word	0x40014000
 8004c54:	40001800 	.word	0x40001800

08004c58 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
 8004c64:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004c66:	2300      	movs	r3, #0
 8004c68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d109      	bne.n	8004c84 <HAL_TIM_PWM_Start_DMA+0x2c>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	bf0c      	ite	eq
 8004c7c:	2301      	moveq	r3, #1
 8004c7e:	2300      	movne	r3, #0
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	e022      	b.n	8004cca <HAL_TIM_PWM_Start_DMA+0x72>
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	d109      	bne.n	8004c9e <HAL_TIM_PWM_Start_DMA+0x46>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	bf0c      	ite	eq
 8004c96:	2301      	moveq	r3, #1
 8004c98:	2300      	movne	r3, #0
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	e015      	b.n	8004cca <HAL_TIM_PWM_Start_DMA+0x72>
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	2b08      	cmp	r3, #8
 8004ca2:	d109      	bne.n	8004cb8 <HAL_TIM_PWM_Start_DMA+0x60>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	bf0c      	ite	eq
 8004cb0:	2301      	moveq	r3, #1
 8004cb2:	2300      	movne	r3, #0
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	e008      	b.n	8004cca <HAL_TIM_PWM_Start_DMA+0x72>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	bf0c      	ite	eq
 8004cc4:	2301      	moveq	r3, #1
 8004cc6:	2300      	movne	r3, #0
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004cce:	2302      	movs	r3, #2
 8004cd0:	e171      	b.n	8004fb6 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d109      	bne.n	8004cec <HAL_TIM_PWM_Start_DMA+0x94>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	bf0c      	ite	eq
 8004ce4:	2301      	moveq	r3, #1
 8004ce6:	2300      	movne	r3, #0
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	e022      	b.n	8004d32 <HAL_TIM_PWM_Start_DMA+0xda>
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	2b04      	cmp	r3, #4
 8004cf0:	d109      	bne.n	8004d06 <HAL_TIM_PWM_Start_DMA+0xae>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	bf0c      	ite	eq
 8004cfe:	2301      	moveq	r3, #1
 8004d00:	2300      	movne	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	e015      	b.n	8004d32 <HAL_TIM_PWM_Start_DMA+0xda>
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	2b08      	cmp	r3, #8
 8004d0a:	d109      	bne.n	8004d20 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	bf0c      	ite	eq
 8004d18:	2301      	moveq	r3, #1
 8004d1a:	2300      	movne	r3, #0
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	e008      	b.n	8004d32 <HAL_TIM_PWM_Start_DMA+0xda>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	bf0c      	ite	eq
 8004d2c:	2301      	moveq	r3, #1
 8004d2e:	2300      	movne	r3, #0
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d024      	beq.n	8004d80 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d104      	bne.n	8004d46 <HAL_TIM_PWM_Start_DMA+0xee>
 8004d3c:	887b      	ldrh	r3, [r7, #2]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e137      	b.n	8004fb6 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d104      	bne.n	8004d56 <HAL_TIM_PWM_Start_DMA+0xfe>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d54:	e016      	b.n	8004d84 <HAL_TIM_PWM_Start_DMA+0x12c>
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2b04      	cmp	r3, #4
 8004d5a:	d104      	bne.n	8004d66 <HAL_TIM_PWM_Start_DMA+0x10e>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d64:	e00e      	b.n	8004d84 <HAL_TIM_PWM_Start_DMA+0x12c>
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	d104      	bne.n	8004d76 <HAL_TIM_PWM_Start_DMA+0x11e>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d74:	e006      	b.n	8004d84 <HAL_TIM_PWM_Start_DMA+0x12c>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2202      	movs	r2, #2
 8004d7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d7e:	e001      	b.n	8004d84 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e118      	b.n	8004fb6 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2b0c      	cmp	r3, #12
 8004d88:	f200 80ae 	bhi.w	8004ee8 <HAL_TIM_PWM_Start_DMA+0x290>
 8004d8c:	a201      	add	r2, pc, #4	; (adr r2, 8004d94 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d92:	bf00      	nop
 8004d94:	08004dc9 	.word	0x08004dc9
 8004d98:	08004ee9 	.word	0x08004ee9
 8004d9c:	08004ee9 	.word	0x08004ee9
 8004da0:	08004ee9 	.word	0x08004ee9
 8004da4:	08004e11 	.word	0x08004e11
 8004da8:	08004ee9 	.word	0x08004ee9
 8004dac:	08004ee9 	.word	0x08004ee9
 8004db0:	08004ee9 	.word	0x08004ee9
 8004db4:	08004e59 	.word	0x08004e59
 8004db8:	08004ee9 	.word	0x08004ee9
 8004dbc:	08004ee9 	.word	0x08004ee9
 8004dc0:	08004ee9 	.word	0x08004ee9
 8004dc4:	08004ea1 	.word	0x08004ea1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dcc:	4a7c      	ldr	r2, [pc, #496]	; (8004fc0 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004dce:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd4:	4a7b      	ldr	r2, [pc, #492]	; (8004fc4 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004dd6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ddc:	4a7a      	ldr	r2, [pc, #488]	; (8004fc8 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004dde:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3334      	adds	r3, #52	; 0x34
 8004dec:	461a      	mov	r2, r3
 8004dee:	887b      	ldrh	r3, [r7, #2]
 8004df0:	f7fe fabe 	bl	8003370 <HAL_DMA_Start_IT>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d001      	beq.n	8004dfe <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e0db      	b.n	8004fb6 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68da      	ldr	r2, [r3, #12]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e0c:	60da      	str	r2, [r3, #12]
      break;
 8004e0e:	e06e      	b.n	8004eee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e14:	4a6a      	ldr	r2, [pc, #424]	; (8004fc0 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004e16:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e1c:	4a69      	ldr	r2, [pc, #420]	; (8004fc4 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004e1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e24:	4a68      	ldr	r2, [pc, #416]	; (8004fc8 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004e26:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004e2c:	6879      	ldr	r1, [r7, #4]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	3338      	adds	r3, #56	; 0x38
 8004e34:	461a      	mov	r2, r3
 8004e36:	887b      	ldrh	r3, [r7, #2]
 8004e38:	f7fe fa9a 	bl	8003370 <HAL_DMA_Start_IT>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e0b7      	b.n	8004fb6 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68da      	ldr	r2, [r3, #12]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e54:	60da      	str	r2, [r3, #12]
      break;
 8004e56:	e04a      	b.n	8004eee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5c:	4a58      	ldr	r2, [pc, #352]	; (8004fc0 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004e5e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e64:	4a57      	ldr	r2, [pc, #348]	; (8004fc4 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004e66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6c:	4a56      	ldr	r2, [pc, #344]	; (8004fc8 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004e6e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004e74:	6879      	ldr	r1, [r7, #4]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	333c      	adds	r3, #60	; 0x3c
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	887b      	ldrh	r3, [r7, #2]
 8004e80:	f7fe fa76 	bl	8003370 <HAL_DMA_Start_IT>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e093      	b.n	8004fb6 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68da      	ldr	r2, [r3, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e9c:	60da      	str	r2, [r3, #12]
      break;
 8004e9e:	e026      	b.n	8004eee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea4:	4a46      	ldr	r2, [pc, #280]	; (8004fc0 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004ea6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eac:	4a45      	ldr	r2, [pc, #276]	; (8004fc4 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004eae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb4:	4a44      	ldr	r2, [pc, #272]	; (8004fc8 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004eb6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	3340      	adds	r3, #64	; 0x40
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	887b      	ldrh	r3, [r7, #2]
 8004ec8:	f7fe fa52 	bl	8003370 <HAL_DMA_Start_IT>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e06f      	b.n	8004fb6 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68da      	ldr	r2, [r3, #12]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ee4:	60da      	str	r2, [r3, #12]
      break;
 8004ee6:	e002      	b.n	8004eee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	75fb      	strb	r3, [r7, #23]
      break;
 8004eec:	bf00      	nop
  }

  if (status == HAL_OK)
 8004eee:	7dfb      	ldrb	r3, [r7, #23]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d15f      	bne.n	8004fb4 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	68b9      	ldr	r1, [r7, #8]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f001 f91b 	bl	8006138 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a31      	ldr	r2, [pc, #196]	; (8004fcc <HAL_TIM_PWM_Start_DMA+0x374>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d004      	beq.n	8004f16 <HAL_TIM_PWM_Start_DMA+0x2be>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a2f      	ldr	r2, [pc, #188]	; (8004fd0 <HAL_TIM_PWM_Start_DMA+0x378>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d101      	bne.n	8004f1a <HAL_TIM_PWM_Start_DMA+0x2c2>
 8004f16:	2301      	movs	r3, #1
 8004f18:	e000      	b.n	8004f1c <HAL_TIM_PWM_Start_DMA+0x2c4>
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d007      	beq.n	8004f30 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f2e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a25      	ldr	r2, [pc, #148]	; (8004fcc <HAL_TIM_PWM_Start_DMA+0x374>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d022      	beq.n	8004f80 <HAL_TIM_PWM_Start_DMA+0x328>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f42:	d01d      	beq.n	8004f80 <HAL_TIM_PWM_Start_DMA+0x328>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a22      	ldr	r2, [pc, #136]	; (8004fd4 <HAL_TIM_PWM_Start_DMA+0x37c>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d018      	beq.n	8004f80 <HAL_TIM_PWM_Start_DMA+0x328>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a21      	ldr	r2, [pc, #132]	; (8004fd8 <HAL_TIM_PWM_Start_DMA+0x380>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d013      	beq.n	8004f80 <HAL_TIM_PWM_Start_DMA+0x328>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a1f      	ldr	r2, [pc, #124]	; (8004fdc <HAL_TIM_PWM_Start_DMA+0x384>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d00e      	beq.n	8004f80 <HAL_TIM_PWM_Start_DMA+0x328>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a1a      	ldr	r2, [pc, #104]	; (8004fd0 <HAL_TIM_PWM_Start_DMA+0x378>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d009      	beq.n	8004f80 <HAL_TIM_PWM_Start_DMA+0x328>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a1b      	ldr	r2, [pc, #108]	; (8004fe0 <HAL_TIM_PWM_Start_DMA+0x388>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d004      	beq.n	8004f80 <HAL_TIM_PWM_Start_DMA+0x328>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a1a      	ldr	r2, [pc, #104]	; (8004fe4 <HAL_TIM_PWM_Start_DMA+0x38c>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d111      	bne.n	8004fa4 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 0307 	and.w	r3, r3, #7
 8004f8a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	2b06      	cmp	r3, #6
 8004f90:	d010      	beq.n	8004fb4 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f042 0201 	orr.w	r2, r2, #1
 8004fa0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa2:	e007      	b.n	8004fb4 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f042 0201 	orr.w	r2, r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004fb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3718      	adds	r7, #24
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	08005801 	.word	0x08005801
 8004fc4:	080058a9 	.word	0x080058a9
 8004fc8:	0800576f 	.word	0x0800576f
 8004fcc:	40010000 	.word	0x40010000
 8004fd0:	40010400 	.word	0x40010400
 8004fd4:	40000400 	.word	0x40000400
 8004fd8:	40000800 	.word	0x40000800
 8004fdc:	40000c00 	.word	0x40000c00
 8004fe0:	40014000 	.word	0x40014000
 8004fe4:	40001800 	.word	0x40001800

08004fe8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e041      	b.n	800507e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b00      	cmp	r3, #0
 8005004:	d106      	bne.n	8005014 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 f839 	bl	8005086 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2202      	movs	r2, #2
 8005018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	3304      	adds	r3, #4
 8005024:	4619      	mov	r1, r3
 8005026:	4610      	mov	r0, r2
 8005028:	f000 fc72 	bl	8005910 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005086:	b480      	push	{r7}
 8005088:	b083      	sub	sp, #12
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800508e:	bf00      	nop
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b082      	sub	sp, #8
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d122      	bne.n	80050f6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d11b      	bne.n	80050f6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f06f 0202 	mvn.w	r2, #2
 80050c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	f003 0303 	and.w	r3, r3, #3
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 fb14 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 80050e2:	e005      	b.n	80050f0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fb06 	bl	80056f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fb17 	bl	800571e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b04      	cmp	r3, #4
 8005102:	d122      	bne.n	800514a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0304 	and.w	r3, r3, #4
 800510e:	2b04      	cmp	r3, #4
 8005110:	d11b      	bne.n	800514a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f06f 0204 	mvn.w	r2, #4
 800511a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 faea 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 8005136:	e005      	b.n	8005144 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fadc 	bl	80056f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 faed 	bl	800571e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	f003 0308 	and.w	r3, r3, #8
 8005154:	2b08      	cmp	r3, #8
 8005156:	d122      	bne.n	800519e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	f003 0308 	and.w	r3, r3, #8
 8005162:	2b08      	cmp	r3, #8
 8005164:	d11b      	bne.n	800519e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f06f 0208 	mvn.w	r2, #8
 800516e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2204      	movs	r2, #4
 8005174:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	f003 0303 	and.w	r3, r3, #3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fac0 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 800518a:	e005      	b.n	8005198 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 fab2 	bl	80056f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fac3 	bl	800571e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	f003 0310 	and.w	r3, r3, #16
 80051a8:	2b10      	cmp	r3, #16
 80051aa:	d122      	bne.n	80051f2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	f003 0310 	and.w	r3, r3, #16
 80051b6:	2b10      	cmp	r3, #16
 80051b8:	d11b      	bne.n	80051f2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f06f 0210 	mvn.w	r2, #16
 80051c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2208      	movs	r2, #8
 80051c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	69db      	ldr	r3, [r3, #28]
 80051d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d003      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fa96 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 80051de:	e005      	b.n	80051ec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 fa88 	bl	80056f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 fa99 	bl	800571e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d10e      	bne.n	800521e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b01      	cmp	r3, #1
 800520c:	d107      	bne.n	800521e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f06f 0201 	mvn.w	r2, #1
 8005216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f7fc f979 	bl	8001510 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005228:	2b80      	cmp	r3, #128	; 0x80
 800522a:	d10e      	bne.n	800524a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005236:	2b80      	cmp	r3, #128	; 0x80
 8005238:	d107      	bne.n	800524a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f001 f875 	bl	8006334 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005254:	2b40      	cmp	r3, #64	; 0x40
 8005256:	d10e      	bne.n	8005276 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005262:	2b40      	cmp	r3, #64	; 0x40
 8005264:	d107      	bne.n	8005276 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800526e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 fa68 	bl	8005746 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	f003 0320 	and.w	r3, r3, #32
 8005280:	2b20      	cmp	r3, #32
 8005282:	d10e      	bne.n	80052a2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	f003 0320 	and.w	r3, r3, #32
 800528e:	2b20      	cmp	r3, #32
 8005290:	d107      	bne.n	80052a2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f06f 0220 	mvn.w	r2, #32
 800529a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f001 f83f 	bl	8006320 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052a2:	bf00      	nop
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b086      	sub	sp, #24
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d101      	bne.n	80052c8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80052c4:	2302      	movs	r3, #2
 80052c6:	e088      	b.n	80053da <HAL_TIM_IC_ConfigChannel+0x130>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d11b      	bne.n	800530e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6818      	ldr	r0, [r3, #0]
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	6819      	ldr	r1, [r3, #0]
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	685a      	ldr	r2, [r3, #4]
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	f000 fd63 	bl	8005db0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	699a      	ldr	r2, [r3, #24]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 020c 	bic.w	r2, r2, #12
 80052f8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6999      	ldr	r1, [r3, #24]
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	689a      	ldr	r2, [r3, #8]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	619a      	str	r2, [r3, #24]
 800530c:	e060      	b.n	80053d0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b04      	cmp	r3, #4
 8005312:	d11c      	bne.n	800534e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6818      	ldr	r0, [r3, #0]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	6819      	ldr	r1, [r3, #0]
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f000 fde7 	bl	8005ef6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	699a      	ldr	r2, [r3, #24]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005336:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6999      	ldr	r1, [r3, #24]
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	021a      	lsls	r2, r3, #8
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	619a      	str	r2, [r3, #24]
 800534c:	e040      	b.n	80053d0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2b08      	cmp	r3, #8
 8005352:	d11b      	bne.n	800538c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6818      	ldr	r0, [r3, #0]
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	6819      	ldr	r1, [r3, #0]
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f000 fe34 	bl	8005fd0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	69da      	ldr	r2, [r3, #28]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 020c 	bic.w	r2, r2, #12
 8005376:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	69d9      	ldr	r1, [r3, #28]
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	689a      	ldr	r2, [r3, #8]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	61da      	str	r2, [r3, #28]
 800538a:	e021      	b.n	80053d0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b0c      	cmp	r3, #12
 8005390:	d11c      	bne.n	80053cc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6818      	ldr	r0, [r3, #0]
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	6819      	ldr	r1, [r3, #0]
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	f000 fe51 	bl	8006048 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	69da      	ldr	r2, [r3, #28]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80053b4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	69d9      	ldr	r1, [r3, #28]
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	021a      	lsls	r2, r3, #8
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	61da      	str	r2, [r3, #28]
 80053ca:	e001      	b.n	80053d0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80053d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3718      	adds	r7, #24
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
	...

080053e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053f0:	2300      	movs	r3, #0
 80053f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d101      	bne.n	8005402 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80053fe:	2302      	movs	r3, #2
 8005400:	e0ae      	b.n	8005560 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b0c      	cmp	r3, #12
 800540e:	f200 809f 	bhi.w	8005550 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005412:	a201      	add	r2, pc, #4	; (adr r2, 8005418 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005418:	0800544d 	.word	0x0800544d
 800541c:	08005551 	.word	0x08005551
 8005420:	08005551 	.word	0x08005551
 8005424:	08005551 	.word	0x08005551
 8005428:	0800548d 	.word	0x0800548d
 800542c:	08005551 	.word	0x08005551
 8005430:	08005551 	.word	0x08005551
 8005434:	08005551 	.word	0x08005551
 8005438:	080054cf 	.word	0x080054cf
 800543c:	08005551 	.word	0x08005551
 8005440:	08005551 	.word	0x08005551
 8005444:	08005551 	.word	0x08005551
 8005448:	0800550f 	.word	0x0800550f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68b9      	ldr	r1, [r7, #8]
 8005452:	4618      	mov	r0, r3
 8005454:	f000 fafc 	bl	8005a50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699a      	ldr	r2, [r3, #24]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f042 0208 	orr.w	r2, r2, #8
 8005466:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	699a      	ldr	r2, [r3, #24]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 0204 	bic.w	r2, r2, #4
 8005476:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	6999      	ldr	r1, [r3, #24]
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	691a      	ldr	r2, [r3, #16]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	619a      	str	r2, [r3, #24]
      break;
 800548a:	e064      	b.n	8005556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68b9      	ldr	r1, [r7, #8]
 8005492:	4618      	mov	r0, r3
 8005494:	f000 fb4c 	bl	8005b30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699a      	ldr	r2, [r3, #24]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	699a      	ldr	r2, [r3, #24]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6999      	ldr	r1, [r3, #24]
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	021a      	lsls	r2, r3, #8
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	430a      	orrs	r2, r1
 80054ca:	619a      	str	r2, [r3, #24]
      break;
 80054cc:	e043      	b.n	8005556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68b9      	ldr	r1, [r7, #8]
 80054d4:	4618      	mov	r0, r3
 80054d6:	f000 fba1 	bl	8005c1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	69da      	ldr	r2, [r3, #28]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 0208 	orr.w	r2, r2, #8
 80054e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	69da      	ldr	r2, [r3, #28]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0204 	bic.w	r2, r2, #4
 80054f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	69d9      	ldr	r1, [r3, #28]
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	691a      	ldr	r2, [r3, #16]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	430a      	orrs	r2, r1
 800550a:	61da      	str	r2, [r3, #28]
      break;
 800550c:	e023      	b.n	8005556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68b9      	ldr	r1, [r7, #8]
 8005514:	4618      	mov	r0, r3
 8005516:	f000 fbf5 	bl	8005d04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	69da      	ldr	r2, [r3, #28]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005528:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	69da      	ldr	r2, [r3, #28]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005538:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	69d9      	ldr	r1, [r3, #28]
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	021a      	lsls	r2, r3, #8
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	61da      	str	r2, [r3, #28]
      break;
 800554e:	e002      	b.n	8005556 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	75fb      	strb	r3, [r7, #23]
      break;
 8005554:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800555e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005560:	4618      	mov	r0, r3
 8005562:	3718      	adds	r7, #24
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005572:	2300      	movs	r3, #0
 8005574:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800557c:	2b01      	cmp	r3, #1
 800557e:	d101      	bne.n	8005584 <HAL_TIM_ConfigClockSource+0x1c>
 8005580:	2302      	movs	r3, #2
 8005582:	e0b4      	b.n	80056ee <HAL_TIM_ConfigClockSource+0x186>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2202      	movs	r2, #2
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68ba      	ldr	r2, [r7, #8]
 80055b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055bc:	d03e      	beq.n	800563c <HAL_TIM_ConfigClockSource+0xd4>
 80055be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055c2:	f200 8087 	bhi.w	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055ca:	f000 8086 	beq.w	80056da <HAL_TIM_ConfigClockSource+0x172>
 80055ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055d2:	d87f      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055d4:	2b70      	cmp	r3, #112	; 0x70
 80055d6:	d01a      	beq.n	800560e <HAL_TIM_ConfigClockSource+0xa6>
 80055d8:	2b70      	cmp	r3, #112	; 0x70
 80055da:	d87b      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055dc:	2b60      	cmp	r3, #96	; 0x60
 80055de:	d050      	beq.n	8005682 <HAL_TIM_ConfigClockSource+0x11a>
 80055e0:	2b60      	cmp	r3, #96	; 0x60
 80055e2:	d877      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055e4:	2b50      	cmp	r3, #80	; 0x50
 80055e6:	d03c      	beq.n	8005662 <HAL_TIM_ConfigClockSource+0xfa>
 80055e8:	2b50      	cmp	r3, #80	; 0x50
 80055ea:	d873      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055ec:	2b40      	cmp	r3, #64	; 0x40
 80055ee:	d058      	beq.n	80056a2 <HAL_TIM_ConfigClockSource+0x13a>
 80055f0:	2b40      	cmp	r3, #64	; 0x40
 80055f2:	d86f      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055f4:	2b30      	cmp	r3, #48	; 0x30
 80055f6:	d064      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x15a>
 80055f8:	2b30      	cmp	r3, #48	; 0x30
 80055fa:	d86b      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055fc:	2b20      	cmp	r3, #32
 80055fe:	d060      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005600:	2b20      	cmp	r3, #32
 8005602:	d867      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005604:	2b00      	cmp	r3, #0
 8005606:	d05c      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005608:	2b10      	cmp	r3, #16
 800560a:	d05a      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x15a>
 800560c:	e062      	b.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6818      	ldr	r0, [r3, #0]
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	6899      	ldr	r1, [r3, #8]
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	685a      	ldr	r2, [r3, #4]
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f000 fd6b 	bl	80060f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005630:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68ba      	ldr	r2, [r7, #8]
 8005638:	609a      	str	r2, [r3, #8]
      break;
 800563a:	e04f      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6818      	ldr	r0, [r3, #0]
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	6899      	ldr	r1, [r3, #8]
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685a      	ldr	r2, [r3, #4]
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	f000 fd54 	bl	80060f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689a      	ldr	r2, [r3, #8]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800565e:	609a      	str	r2, [r3, #8]
      break;
 8005660:	e03c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6818      	ldr	r0, [r3, #0]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	6859      	ldr	r1, [r3, #4]
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	461a      	mov	r2, r3
 8005670:	f000 fc12 	bl	8005e98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2150      	movs	r1, #80	; 0x50
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fd21 	bl	80060c2 <TIM_ITRx_SetConfig>
      break;
 8005680:	e02c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6818      	ldr	r0, [r3, #0]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	6859      	ldr	r1, [r3, #4]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	461a      	mov	r2, r3
 8005690:	f000 fc6e 	bl	8005f70 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2160      	movs	r1, #96	; 0x60
 800569a:	4618      	mov	r0, r3
 800569c:	f000 fd11 	bl	80060c2 <TIM_ITRx_SetConfig>
      break;
 80056a0:	e01c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6818      	ldr	r0, [r3, #0]
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	6859      	ldr	r1, [r3, #4]
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	461a      	mov	r2, r3
 80056b0:	f000 fbf2 	bl	8005e98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2140      	movs	r1, #64	; 0x40
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 fd01 	bl	80060c2 <TIM_ITRx_SetConfig>
      break;
 80056c0:	e00c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4619      	mov	r1, r3
 80056cc:	4610      	mov	r0, r2
 80056ce:	f000 fcf8 	bl	80060c2 <TIM_ITRx_SetConfig>
      break;
 80056d2:	e003      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	73fb      	strb	r3, [r7, #15]
      break;
 80056d8:	e000      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80056da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80056ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b083      	sub	sp, #12
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056fe:	bf00      	nop
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr

0800570a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800570a:	b480      	push	{r7}
 800570c:	b083      	sub	sp, #12
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005712:	bf00      	nop
 8005714:	370c      	adds	r7, #12
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr

0800571e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800571e:	b480      	push	{r7}
 8005720:	b083      	sub	sp, #12
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005726:	bf00      	nop
 8005728:	370c      	adds	r7, #12
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr

08005732 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005732:	b480      	push	{r7}
 8005734:	b083      	sub	sp, #12
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800573a:	bf00      	nop
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr

08005746 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005746:	b480      	push	{r7}
 8005748:	b083      	sub	sp, #12
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800574e:	bf00      	nop
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr

0800575a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800575a:	b480      	push	{r7}
 800575c:	b083      	sub	sp, #12
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005762:	bf00      	nop
 8005764:	370c      	adds	r7, #12
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800577a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	429a      	cmp	r2, r3
 8005784:	d107      	bne.n	8005796 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2201      	movs	r2, #1
 800578a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005794:	e02a      	b.n	80057ec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	429a      	cmp	r2, r3
 800579e:	d107      	bne.n	80057b0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2202      	movs	r2, #2
 80057a4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057ae:	e01d      	b.n	80057ec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d107      	bne.n	80057ca <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2204      	movs	r2, #4
 80057be:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057c8:	e010      	b.n	80057ec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d107      	bne.n	80057e4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2208      	movs	r2, #8
 80057d8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80057e2:	e003      	b.n	80057ec <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f7ff ffb4 	bl	800575a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
}
 80057f8:	bf00      	nop
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800580c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	429a      	cmp	r2, r3
 8005816:	d10b      	bne.n	8005830 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2201      	movs	r2, #1
 800581c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d136      	bne.n	8005894 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2201      	movs	r2, #1
 800582a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800582e:	e031      	b.n	8005894 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	429a      	cmp	r2, r3
 8005838:	d10b      	bne.n	8005852 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2202      	movs	r2, #2
 800583e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d125      	bne.n	8005894 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005850:	e020      	b.n	8005894 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	429a      	cmp	r2, r3
 800585a:	d10b      	bne.n	8005874 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2204      	movs	r2, #4
 8005860:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d114      	bne.n	8005894 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005872:	e00f      	b.n	8005894 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	429a      	cmp	r2, r3
 800587c:	d10a      	bne.n	8005894 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2208      	movs	r2, #8
 8005882:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	69db      	ldr	r3, [r3, #28]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d103      	bne.n	8005894 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f7ff ff42 	bl	800571e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	771a      	strb	r2, [r3, #28]
}
 80058a0:	bf00      	nop
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d103      	bne.n	80058c8 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2201      	movs	r2, #1
 80058c4:	771a      	strb	r2, [r3, #28]
 80058c6:	e019      	b.n	80058fc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d103      	bne.n	80058da <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2202      	movs	r2, #2
 80058d6:	771a      	strb	r2, [r3, #28]
 80058d8:	e010      	b.n	80058fc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d103      	bne.n	80058ec <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2204      	movs	r2, #4
 80058e8:	771a      	strb	r2, [r3, #28]
 80058ea:	e007      	b.n	80058fc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d102      	bne.n	80058fc <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2208      	movs	r2, #8
 80058fa:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80058fc:	68f8      	ldr	r0, [r7, #12]
 80058fe:	f7ff ff18 	bl	8005732 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	771a      	strb	r2, [r3, #28]
}
 8005908:	bf00      	nop
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a40      	ldr	r2, [pc, #256]	; (8005a24 <TIM_Base_SetConfig+0x114>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d013      	beq.n	8005950 <TIM_Base_SetConfig+0x40>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800592e:	d00f      	beq.n	8005950 <TIM_Base_SetConfig+0x40>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a3d      	ldr	r2, [pc, #244]	; (8005a28 <TIM_Base_SetConfig+0x118>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d00b      	beq.n	8005950 <TIM_Base_SetConfig+0x40>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a3c      	ldr	r2, [pc, #240]	; (8005a2c <TIM_Base_SetConfig+0x11c>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d007      	beq.n	8005950 <TIM_Base_SetConfig+0x40>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a3b      	ldr	r2, [pc, #236]	; (8005a30 <TIM_Base_SetConfig+0x120>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d003      	beq.n	8005950 <TIM_Base_SetConfig+0x40>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a3a      	ldr	r2, [pc, #232]	; (8005a34 <TIM_Base_SetConfig+0x124>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d108      	bne.n	8005962 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005956:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	4313      	orrs	r3, r2
 8005960:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a2f      	ldr	r2, [pc, #188]	; (8005a24 <TIM_Base_SetConfig+0x114>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d02b      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005970:	d027      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a2c      	ldr	r2, [pc, #176]	; (8005a28 <TIM_Base_SetConfig+0x118>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d023      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a2b      	ldr	r2, [pc, #172]	; (8005a2c <TIM_Base_SetConfig+0x11c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d01f      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a2a      	ldr	r2, [pc, #168]	; (8005a30 <TIM_Base_SetConfig+0x120>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d01b      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a29      	ldr	r2, [pc, #164]	; (8005a34 <TIM_Base_SetConfig+0x124>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d017      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a28      	ldr	r2, [pc, #160]	; (8005a38 <TIM_Base_SetConfig+0x128>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d013      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a27      	ldr	r2, [pc, #156]	; (8005a3c <TIM_Base_SetConfig+0x12c>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d00f      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a26      	ldr	r2, [pc, #152]	; (8005a40 <TIM_Base_SetConfig+0x130>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d00b      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a25      	ldr	r2, [pc, #148]	; (8005a44 <TIM_Base_SetConfig+0x134>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d007      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a24      	ldr	r2, [pc, #144]	; (8005a48 <TIM_Base_SetConfig+0x138>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d003      	beq.n	80059c2 <TIM_Base_SetConfig+0xb2>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a23      	ldr	r2, [pc, #140]	; (8005a4c <TIM_Base_SetConfig+0x13c>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d108      	bne.n	80059d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	4313      	orrs	r3, r2
 80059e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a0a      	ldr	r2, [pc, #40]	; (8005a24 <TIM_Base_SetConfig+0x114>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d003      	beq.n	8005a08 <TIM_Base_SetConfig+0xf8>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a0c      	ldr	r2, [pc, #48]	; (8005a34 <TIM_Base_SetConfig+0x124>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d103      	bne.n	8005a10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	691a      	ldr	r2, [r3, #16]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	615a      	str	r2, [r3, #20]
}
 8005a16:	bf00      	nop
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40010000 	.word	0x40010000
 8005a28:	40000400 	.word	0x40000400
 8005a2c:	40000800 	.word	0x40000800
 8005a30:	40000c00 	.word	0x40000c00
 8005a34:	40010400 	.word	0x40010400
 8005a38:	40014000 	.word	0x40014000
 8005a3c:	40014400 	.word	0x40014400
 8005a40:	40014800 	.word	0x40014800
 8005a44:	40001800 	.word	0x40001800
 8005a48:	40001c00 	.word	0x40001c00
 8005a4c:	40002000 	.word	0x40002000

08005a50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b087      	sub	sp, #28
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	f023 0201 	bic.w	r2, r3, #1
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f023 0303 	bic.w	r3, r3, #3
 8005a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	f023 0302 	bic.w	r3, r3, #2
 8005a98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a20      	ldr	r2, [pc, #128]	; (8005b28 <TIM_OC1_SetConfig+0xd8>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d003      	beq.n	8005ab4 <TIM_OC1_SetConfig+0x64>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a1f      	ldr	r2, [pc, #124]	; (8005b2c <TIM_OC1_SetConfig+0xdc>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d10c      	bne.n	8005ace <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	f023 0308 	bic.w	r3, r3, #8
 8005aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	697a      	ldr	r2, [r7, #20]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f023 0304 	bic.w	r3, r3, #4
 8005acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a15      	ldr	r2, [pc, #84]	; (8005b28 <TIM_OC1_SetConfig+0xd8>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d003      	beq.n	8005ade <TIM_OC1_SetConfig+0x8e>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a14      	ldr	r2, [pc, #80]	; (8005b2c <TIM_OC1_SetConfig+0xdc>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d111      	bne.n	8005b02 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	693a      	ldr	r2, [r7, #16]
 8005b06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	621a      	str	r2, [r3, #32]
}
 8005b1c:	bf00      	nop
 8005b1e:	371c      	adds	r7, #28
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr
 8005b28:	40010000 	.word	0x40010000
 8005b2c:	40010400 	.word	0x40010400

08005b30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a1b      	ldr	r3, [r3, #32]
 8005b3e:	f023 0210 	bic.w	r2, r3, #16
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	021b      	lsls	r3, r3, #8
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	f023 0320 	bic.w	r3, r3, #32
 8005b7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	011b      	lsls	r3, r3, #4
 8005b82:	697a      	ldr	r2, [r7, #20]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a22      	ldr	r2, [pc, #136]	; (8005c14 <TIM_OC2_SetConfig+0xe4>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d003      	beq.n	8005b98 <TIM_OC2_SetConfig+0x68>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a21      	ldr	r2, [pc, #132]	; (8005c18 <TIM_OC2_SetConfig+0xe8>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d10d      	bne.n	8005bb4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	011b      	lsls	r3, r3, #4
 8005ba6:	697a      	ldr	r2, [r7, #20]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bb2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a17      	ldr	r2, [pc, #92]	; (8005c14 <TIM_OC2_SetConfig+0xe4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d003      	beq.n	8005bc4 <TIM_OC2_SetConfig+0x94>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4a16      	ldr	r2, [pc, #88]	; (8005c18 <TIM_OC2_SetConfig+0xe8>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d113      	bne.n	8005bec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	621a      	str	r2, [r3, #32]
}
 8005c06:	bf00      	nop
 8005c08:	371c      	adds	r7, #28
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40010000 	.word	0x40010000
 8005c18:	40010400 	.word	0x40010400

08005c1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b087      	sub	sp, #28
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f023 0303 	bic.w	r3, r3, #3
 8005c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	021b      	lsls	r3, r3, #8
 8005c6c:	697a      	ldr	r2, [r7, #20]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a21      	ldr	r2, [pc, #132]	; (8005cfc <TIM_OC3_SetConfig+0xe0>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d003      	beq.n	8005c82 <TIM_OC3_SetConfig+0x66>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a20      	ldr	r2, [pc, #128]	; (8005d00 <TIM_OC3_SetConfig+0xe4>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d10d      	bne.n	8005c9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	021b      	lsls	r3, r3, #8
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a16      	ldr	r2, [pc, #88]	; (8005cfc <TIM_OC3_SetConfig+0xe0>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d003      	beq.n	8005cae <TIM_OC3_SetConfig+0x92>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a15      	ldr	r2, [pc, #84]	; (8005d00 <TIM_OC3_SetConfig+0xe4>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d113      	bne.n	8005cd6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005cb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	011b      	lsls	r3, r3, #4
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	693a      	ldr	r2, [r7, #16]
 8005cda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	621a      	str	r2, [r3, #32]
}
 8005cf0:	bf00      	nop
 8005cf2:	371c      	adds	r7, #28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	40010000 	.word	0x40010000
 8005d00:	40010400 	.word	0x40010400

08005d04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b087      	sub	sp, #28
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
 8005d1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	69db      	ldr	r3, [r3, #28]
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	021b      	lsls	r3, r3, #8
 8005d42:	68fa      	ldr	r2, [r7, #12]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	031b      	lsls	r3, r3, #12
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a12      	ldr	r2, [pc, #72]	; (8005da8 <TIM_OC4_SetConfig+0xa4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d003      	beq.n	8005d6c <TIM_OC4_SetConfig+0x68>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a11      	ldr	r2, [pc, #68]	; (8005dac <TIM_OC4_SetConfig+0xa8>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d109      	bne.n	8005d80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	019b      	lsls	r3, r3, #6
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685a      	ldr	r2, [r3, #4]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	621a      	str	r2, [r3, #32]
}
 8005d9a:	bf00      	nop
 8005d9c:	371c      	adds	r7, #28
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	40010000 	.word	0x40010000
 8005dac:	40010400 	.word	0x40010400

08005db0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b087      	sub	sp, #28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
 8005dbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	f023 0201 	bic.w	r2, r3, #1
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
 8005dd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4a28      	ldr	r2, [pc, #160]	; (8005e7c <TIM_TI1_SetConfig+0xcc>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d01b      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005de4:	d017      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4a25      	ldr	r2, [pc, #148]	; (8005e80 <TIM_TI1_SetConfig+0xd0>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d013      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	4a24      	ldr	r2, [pc, #144]	; (8005e84 <TIM_TI1_SetConfig+0xd4>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d00f      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4a23      	ldr	r2, [pc, #140]	; (8005e88 <TIM_TI1_SetConfig+0xd8>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d00b      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	4a22      	ldr	r2, [pc, #136]	; (8005e8c <TIM_TI1_SetConfig+0xdc>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d007      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4a21      	ldr	r2, [pc, #132]	; (8005e90 <TIM_TI1_SetConfig+0xe0>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d003      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	4a20      	ldr	r2, [pc, #128]	; (8005e94 <TIM_TI1_SetConfig+0xe4>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d101      	bne.n	8005e1a <TIM_TI1_SetConfig+0x6a>
 8005e16:	2301      	movs	r3, #1
 8005e18:	e000      	b.n	8005e1c <TIM_TI1_SetConfig+0x6c>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d008      	beq.n	8005e32 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f023 0303 	bic.w	r3, r3, #3
 8005e26:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	617b      	str	r3, [r7, #20]
 8005e30:	e003      	b.n	8005e3a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	f043 0301 	orr.w	r3, r3, #1
 8005e38:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f023 030a 	bic.w	r3, r3, #10
 8005e54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f003 030a 	and.w	r3, r3, #10
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	621a      	str	r2, [r3, #32]
}
 8005e6e:	bf00      	nop
 8005e70:	371c      	adds	r7, #28
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	40010000 	.word	0x40010000
 8005e80:	40000400 	.word	0x40000400
 8005e84:	40000800 	.word	0x40000800
 8005e88:	40000c00 	.word	0x40000c00
 8005e8c:	40010400 	.word	0x40010400
 8005e90:	40014000 	.word	0x40014000
 8005e94:	40001800 	.word	0x40001800

08005e98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6a1b      	ldr	r3, [r3, #32]
 8005ea8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6a1b      	ldr	r3, [r3, #32]
 8005eae:	f023 0201 	bic.w	r2, r3, #1
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ec2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	011b      	lsls	r3, r3, #4
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	f023 030a 	bic.w	r3, r3, #10
 8005ed4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	621a      	str	r2, [r3, #32]
}
 8005eea:	bf00      	nop
 8005eec:	371c      	adds	r7, #28
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	b087      	sub	sp, #28
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	60f8      	str	r0, [r7, #12]
 8005efe:	60b9      	str	r1, [r7, #8]
 8005f00:	607a      	str	r2, [r7, #4]
 8005f02:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	f023 0210 	bic.w	r2, r3, #16
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f22:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	021b      	lsls	r3, r3, #8
 8005f28:	697a      	ldr	r2, [r7, #20]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	031b      	lsls	r3, r3, #12
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f48:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005f52:	693a      	ldr	r2, [r7, #16]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	693a      	ldr	r2, [r7, #16]
 8005f62:	621a      	str	r2, [r3, #32]
}
 8005f64:	bf00      	nop
 8005f66:	371c      	adds	r7, #28
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6a1b      	ldr	r3, [r3, #32]
 8005f80:	f023 0210 	bic.w	r2, r3, #16
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	031b      	lsls	r3, r3, #12
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005fac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	693a      	ldr	r2, [r7, #16]
 8005fc2:	621a      	str	r2, [r3, #32]
}
 8005fc4:	bf00      	nop
 8005fc6:	371c      	adds	r7, #28
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	69db      	ldr	r3, [r3, #28]
 8005fee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a1b      	ldr	r3, [r3, #32]
 8005ff4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	f023 0303 	bic.w	r3, r3, #3
 8005ffc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005ffe:	697a      	ldr	r2, [r7, #20]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4313      	orrs	r3, r2
 8006004:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800600c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	011b      	lsls	r3, r3, #4
 8006012:	b2db      	uxtb	r3, r3
 8006014:	697a      	ldr	r2, [r7, #20]
 8006016:	4313      	orrs	r3, r2
 8006018:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006020:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	021b      	lsls	r3, r3, #8
 8006026:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	4313      	orrs	r3, r2
 800602e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	621a      	str	r2, [r3, #32]
}
 800603c:	bf00      	nop
 800603e:	371c      	adds	r7, #28
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006048:	b480      	push	{r7}
 800604a:	b087      	sub	sp, #28
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
 8006054:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6a1b      	ldr	r3, [r3, #32]
 800605a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6a1b      	ldr	r3, [r3, #32]
 800606c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006074:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	021b      	lsls	r3, r3, #8
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006086:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	031b      	lsls	r3, r3, #12
 800608c:	b29b      	uxth	r3, r3
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	4313      	orrs	r3, r2
 8006092:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800609a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	031b      	lsls	r3, r3, #12
 80060a0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	621a      	str	r2, [r3, #32]
}
 80060b6:	bf00      	nop
 80060b8:	371c      	adds	r7, #28
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr

080060c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060c2:	b480      	push	{r7}
 80060c4:	b085      	sub	sp, #20
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
 80060ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060da:	683a      	ldr	r2, [r7, #0]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	4313      	orrs	r3, r2
 80060e0:	f043 0307 	orr.w	r3, r3, #7
 80060e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	609a      	str	r2, [r3, #8]
}
 80060ec:	bf00      	nop
 80060ee:	3714      	adds	r7, #20
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
 8006104:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006112:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	021a      	lsls	r2, r3, #8
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	431a      	orrs	r2, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	4313      	orrs	r3, r2
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	4313      	orrs	r3, r2
 8006124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	609a      	str	r2, [r3, #8]
}
 800612c:	bf00      	nop
 800612e:	371c      	adds	r7, #28
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006138:	b480      	push	{r7}
 800613a:	b087      	sub	sp, #28
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f003 031f 	and.w	r3, r3, #31
 800614a:	2201      	movs	r2, #1
 800614c:	fa02 f303 	lsl.w	r3, r2, r3
 8006150:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6a1a      	ldr	r2, [r3, #32]
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	43db      	mvns	r3, r3
 800615a:	401a      	ands	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6a1a      	ldr	r2, [r3, #32]
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	f003 031f 	and.w	r3, r3, #31
 800616a:	6879      	ldr	r1, [r7, #4]
 800616c:	fa01 f303 	lsl.w	r3, r1, r3
 8006170:	431a      	orrs	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	621a      	str	r2, [r3, #32]
}
 8006176:	bf00      	nop
 8006178:	371c      	adds	r7, #28
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
	...

08006184 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006194:	2b01      	cmp	r3, #1
 8006196:	d101      	bne.n	800619c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006198:	2302      	movs	r3, #2
 800619a:	e05a      	b.n	8006252 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a21      	ldr	r2, [pc, #132]	; (8006260 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d022      	beq.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061e8:	d01d      	beq.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a1d      	ldr	r2, [pc, #116]	; (8006264 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d018      	beq.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a1b      	ldr	r2, [pc, #108]	; (8006268 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d013      	beq.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a1a      	ldr	r2, [pc, #104]	; (800626c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d00e      	beq.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a18      	ldr	r2, [pc, #96]	; (8006270 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d009      	beq.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a17      	ldr	r2, [pc, #92]	; (8006274 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d004      	beq.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a15      	ldr	r2, [pc, #84]	; (8006278 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d10c      	bne.n	8006240 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800622c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	68ba      	ldr	r2, [r7, #8]
 8006234:	4313      	orrs	r3, r2
 8006236:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3714      	adds	r7, #20
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	40010000 	.word	0x40010000
 8006264:	40000400 	.word	0x40000400
 8006268:	40000800 	.word	0x40000800
 800626c:	40000c00 	.word	0x40000c00
 8006270:	40010400 	.word	0x40010400
 8006274:	40014000 	.word	0x40014000
 8006278:	40001800 	.word	0x40001800

0800627c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800627c:	b480      	push	{r7}
 800627e:	b085      	sub	sp, #20
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006286:	2300      	movs	r3, #0
 8006288:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006290:	2b01      	cmp	r3, #1
 8006292:	d101      	bne.n	8006298 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006294:	2302      	movs	r3, #2
 8006296:	e03d      	b.n	8006314 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	4313      	orrs	r3, r2
 8006300:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006312:	2300      	movs	r3, #0
}
 8006314:	4618      	mov	r0, r3
 8006316:	3714      	adds	r7, #20
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e03f      	b.n	80063da <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006360:	b2db      	uxtb	r3, r3
 8006362:	2b00      	cmp	r3, #0
 8006364:	d106      	bne.n	8006374 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f7fb feaa 	bl	80020c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2224      	movs	r2, #36	; 0x24
 8006378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68da      	ldr	r2, [r3, #12]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800638a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 ff35 	bl	80071fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	691a      	ldr	r2, [r3, #16]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	695a      	ldr	r2, [r3, #20]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68da      	ldr	r2, [r3, #12]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2220      	movs	r2, #32
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2220      	movs	r2, #32
 80063d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3708      	adds	r7, #8
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063e2:	b580      	push	{r7, lr}
 80063e4:	b08a      	sub	sp, #40	; 0x28
 80063e6:	af02      	add	r7, sp, #8
 80063e8:	60f8      	str	r0, [r7, #12]
 80063ea:	60b9      	str	r1, [r7, #8]
 80063ec:	603b      	str	r3, [r7, #0]
 80063ee:	4613      	mov	r3, r2
 80063f0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063f2:	2300      	movs	r3, #0
 80063f4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b20      	cmp	r3, #32
 8006400:	d17c      	bne.n	80064fc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <HAL_UART_Transmit+0x2c>
 8006408:	88fb      	ldrh	r3, [r7, #6]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e075      	b.n	80064fe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006418:	2b01      	cmp	r3, #1
 800641a:	d101      	bne.n	8006420 <HAL_UART_Transmit+0x3e>
 800641c:	2302      	movs	r3, #2
 800641e:	e06e      	b.n	80064fe <HAL_UART_Transmit+0x11c>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2221      	movs	r2, #33	; 0x21
 8006432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006436:	f7fb ff67 	bl	8002308 <HAL_GetTick>
 800643a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	88fa      	ldrh	r2, [r7, #6]
 8006440:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	88fa      	ldrh	r2, [r7, #6]
 8006446:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006450:	d108      	bne.n	8006464 <HAL_UART_Transmit+0x82>
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d104      	bne.n	8006464 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800645a:	2300      	movs	r3, #0
 800645c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	61bb      	str	r3, [r7, #24]
 8006462:	e003      	b.n	800646c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006468:	2300      	movs	r3, #0
 800646a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006474:	e02a      	b.n	80064cc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	2200      	movs	r2, #0
 800647e:	2180      	movs	r1, #128	; 0x80
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f000 fc4c 	bl	8006d1e <UART_WaitOnFlagUntilTimeout>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d001      	beq.n	8006490 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e036      	b.n	80064fe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d10b      	bne.n	80064ae <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	461a      	mov	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	3302      	adds	r3, #2
 80064aa:	61bb      	str	r3, [r7, #24]
 80064ac:	e007      	b.n	80064be <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	781a      	ldrb	r2, [r3, #0]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064b8:	69fb      	ldr	r3, [r7, #28]
 80064ba:	3301      	adds	r3, #1
 80064bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	3b01      	subs	r3, #1
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1cf      	bne.n	8006476 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	9300      	str	r3, [sp, #0]
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2200      	movs	r2, #0
 80064de:	2140      	movs	r1, #64	; 0x40
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 fc1c 	bl	8006d1e <UART_WaitOnFlagUntilTimeout>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d001      	beq.n	80064f0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	e006      	b.n	80064fe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2220      	movs	r2, #32
 80064f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80064f8:	2300      	movs	r3, #0
 80064fa:	e000      	b.n	80064fe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80064fc:	2302      	movs	r3, #2
  }
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3720      	adds	r7, #32
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b084      	sub	sp, #16
 800650a:	af00      	add	r7, sp, #0
 800650c:	60f8      	str	r0, [r7, #12]
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	4613      	mov	r3, r2
 8006512:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b20      	cmp	r3, #32
 800651e:	d11d      	bne.n	800655c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d002      	beq.n	800652c <HAL_UART_Receive_IT+0x26>
 8006526:	88fb      	ldrh	r3, [r7, #6]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d101      	bne.n	8006530 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e016      	b.n	800655e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006536:	2b01      	cmp	r3, #1
 8006538:	d101      	bne.n	800653e <HAL_UART_Receive_IT+0x38>
 800653a:	2302      	movs	r3, #2
 800653c:	e00f      	b.n	800655e <HAL_UART_Receive_IT+0x58>
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800654c:	88fb      	ldrh	r3, [r7, #6]
 800654e:	461a      	mov	r2, r3
 8006550:	68b9      	ldr	r1, [r7, #8]
 8006552:	68f8      	ldr	r0, [r7, #12]
 8006554:	f000 fc51 	bl	8006dfa <UART_Start_Receive_IT>
 8006558:	4603      	mov	r3, r0
 800655a:	e000      	b.n	800655e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800655c:	2302      	movs	r3, #2
  }
}
 800655e:	4618      	mov	r0, r3
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
	...

08006568 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b08c      	sub	sp, #48	; 0x30
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	4613      	mov	r3, r2
 8006574:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b20      	cmp	r3, #32
 8006580:	d165      	bne.n	800664e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <HAL_UART_Transmit_DMA+0x26>
 8006588:	88fb      	ldrh	r3, [r7, #6]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d101      	bne.n	8006592 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e05e      	b.n	8006650 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006598:	2b01      	cmp	r3, #1
 800659a:	d101      	bne.n	80065a0 <HAL_UART_Transmit_DMA+0x38>
 800659c:	2302      	movs	r3, #2
 800659e:	e057      	b.n	8006650 <HAL_UART_Transmit_DMA+0xe8>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	88fa      	ldrh	r2, [r7, #6]
 80065b2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	88fa      	ldrh	r2, [r7, #6]
 80065b8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2221      	movs	r2, #33	; 0x21
 80065c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065cc:	4a22      	ldr	r2, [pc, #136]	; (8006658 <HAL_UART_Transmit_DMA+0xf0>)
 80065ce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065d4:	4a21      	ldr	r2, [pc, #132]	; (800665c <HAL_UART_Transmit_DMA+0xf4>)
 80065d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065dc:	4a20      	ldr	r2, [pc, #128]	; (8006660 <HAL_UART_Transmit_DMA+0xf8>)
 80065de:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065e4:	2200      	movs	r2, #0
 80065e6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80065e8:	f107 0308 	add.w	r3, r7, #8
 80065ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80065f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065f4:	6819      	ldr	r1, [r3, #0]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	3304      	adds	r3, #4
 80065fc:	461a      	mov	r2, r3
 80065fe:	88fb      	ldrh	r3, [r7, #6]
 8006600:	f7fc feb6 	bl	8003370 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800660c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	3314      	adds	r3, #20
 800661c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	e853 3f00 	ldrex	r3, [r3]
 8006624:	617b      	str	r3, [r7, #20]
   return(result);
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800662c:	62bb      	str	r3, [r7, #40]	; 0x28
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	3314      	adds	r3, #20
 8006634:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006636:	627a      	str	r2, [r7, #36]	; 0x24
 8006638:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663a:	6a39      	ldr	r1, [r7, #32]
 800663c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800663e:	e841 2300 	strex	r3, r2, [r1]
 8006642:	61fb      	str	r3, [r7, #28]
   return(result);
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1e5      	bne.n	8006616 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800664a:	2300      	movs	r3, #0
 800664c:	e000      	b.n	8006650 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800664e:	2302      	movs	r3, #2
  }
}
 8006650:	4618      	mov	r0, r3
 8006652:	3730      	adds	r7, #48	; 0x30
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	08006bd5 	.word	0x08006bd5
 800665c:	08006c6f 	.word	0x08006c6f
 8006660:	08006c8b 	.word	0x08006c8b

08006664 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b0ba      	sub	sp, #232	; 0xe8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800668a:	2300      	movs	r3, #0
 800668c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006690:	2300      	movs	r3, #0
 8006692:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800669a:	f003 030f 	and.w	r3, r3, #15
 800669e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80066a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10f      	bne.n	80066ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066ae:	f003 0320 	and.w	r3, r3, #32
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d009      	beq.n	80066ca <HAL_UART_IRQHandler+0x66>
 80066b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066ba:	f003 0320 	and.w	r3, r3, #32
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d003      	beq.n	80066ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 fcde 	bl	8007084 <UART_Receive_IT>
      return;
 80066c8:	e256      	b.n	8006b78 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80066ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 80de 	beq.w	8006890 <HAL_UART_IRQHandler+0x22c>
 80066d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066d8:	f003 0301 	and.w	r3, r3, #1
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d106      	bne.n	80066ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80066e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 80d1 	beq.w	8006890 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80066ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00b      	beq.n	8006712 <HAL_UART_IRQHandler+0xae>
 80066fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006702:	2b00      	cmp	r3, #0
 8006704:	d005      	beq.n	8006712 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800670a:	f043 0201 	orr.w	r2, r3, #1
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006716:	f003 0304 	and.w	r3, r3, #4
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00b      	beq.n	8006736 <HAL_UART_IRQHandler+0xd2>
 800671e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006722:	f003 0301 	and.w	r3, r3, #1
 8006726:	2b00      	cmp	r3, #0
 8006728:	d005      	beq.n	8006736 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672e:	f043 0202 	orr.w	r2, r3, #2
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800673a:	f003 0302 	and.w	r3, r3, #2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00b      	beq.n	800675a <HAL_UART_IRQHandler+0xf6>
 8006742:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b00      	cmp	r3, #0
 800674c:	d005      	beq.n	800675a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006752:	f043 0204 	orr.w	r2, r3, #4
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800675a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800675e:	f003 0308 	and.w	r3, r3, #8
 8006762:	2b00      	cmp	r3, #0
 8006764:	d011      	beq.n	800678a <HAL_UART_IRQHandler+0x126>
 8006766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800676a:	f003 0320 	and.w	r3, r3, #32
 800676e:	2b00      	cmp	r3, #0
 8006770:	d105      	bne.n	800677e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	2b00      	cmp	r3, #0
 800677c:	d005      	beq.n	800678a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006782:	f043 0208 	orr.w	r2, r3, #8
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 81ed 	beq.w	8006b6e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006798:	f003 0320 	and.w	r3, r3, #32
 800679c:	2b00      	cmp	r3, #0
 800679e:	d008      	beq.n	80067b2 <HAL_UART_IRQHandler+0x14e>
 80067a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067a4:	f003 0320 	and.w	r3, r3, #32
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d002      	beq.n	80067b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 fc69 	bl	8007084 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	695b      	ldr	r3, [r3, #20]
 80067b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067bc:	2b40      	cmp	r3, #64	; 0x40
 80067be:	bf0c      	ite	eq
 80067c0:	2301      	moveq	r3, #1
 80067c2:	2300      	movne	r3, #0
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ce:	f003 0308 	and.w	r3, r3, #8
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d103      	bne.n	80067de <HAL_UART_IRQHandler+0x17a>
 80067d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d04f      	beq.n	800687e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 fb71 	bl	8006ec6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ee:	2b40      	cmp	r3, #64	; 0x40
 80067f0:	d141      	bne.n	8006876 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	3314      	adds	r3, #20
 80067f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006800:	e853 3f00 	ldrex	r3, [r3]
 8006804:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006808:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800680c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006810:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	3314      	adds	r3, #20
 800681a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800681e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006822:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006826:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800682a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800682e:	e841 2300 	strex	r3, r2, [r1]
 8006832:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006836:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1d9      	bne.n	80067f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006842:	2b00      	cmp	r3, #0
 8006844:	d013      	beq.n	800686e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800684a:	4a7d      	ldr	r2, [pc, #500]	; (8006a40 <HAL_UART_IRQHandler+0x3dc>)
 800684c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006852:	4618      	mov	r0, r3
 8006854:	f7fc fe54 	bl	8003500 <HAL_DMA_Abort_IT>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d016      	beq.n	800688c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006862:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006868:	4610      	mov	r0, r2
 800686a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800686c:	e00e      	b.n	800688c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 f99a 	bl	8006ba8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006874:	e00a      	b.n	800688c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 f996 	bl	8006ba8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800687c:	e006      	b.n	800688c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 f992 	bl	8006ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800688a:	e170      	b.n	8006b6e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800688c:	bf00      	nop
    return;
 800688e:	e16e      	b.n	8006b6e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006894:	2b01      	cmp	r3, #1
 8006896:	f040 814a 	bne.w	8006b2e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800689a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800689e:	f003 0310 	and.w	r3, r3, #16
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f000 8143 	beq.w	8006b2e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80068a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068ac:	f003 0310 	and.w	r3, r3, #16
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 813c 	beq.w	8006b2e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068b6:	2300      	movs	r3, #0
 80068b8:	60bb      	str	r3, [r7, #8]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	60bb      	str	r3, [r7, #8]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	60bb      	str	r3, [r7, #8]
 80068ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068d6:	2b40      	cmp	r3, #64	; 0x40
 80068d8:	f040 80b4 	bne.w	8006a44 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80068e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 8140 	beq.w	8006b72 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80068f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068fa:	429a      	cmp	r2, r3
 80068fc:	f080 8139 	bcs.w	8006b72 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006906:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800690c:	69db      	ldr	r3, [r3, #28]
 800690e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006912:	f000 8088 	beq.w	8006a26 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	330c      	adds	r3, #12
 800691c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006920:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006924:	e853 3f00 	ldrex	r3, [r3]
 8006928:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800692c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006930:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006934:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	330c      	adds	r3, #12
 800693e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006942:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006946:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800694e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006952:	e841 2300 	strex	r3, r2, [r1]
 8006956:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800695a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1d9      	bne.n	8006916 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3314      	adds	r3, #20
 8006968:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800696c:	e853 3f00 	ldrex	r3, [r3]
 8006970:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006972:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006974:	f023 0301 	bic.w	r3, r3, #1
 8006978:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3314      	adds	r3, #20
 8006982:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006986:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800698a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800698e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006992:	e841 2300 	strex	r3, r2, [r1]
 8006996:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006998:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1e1      	bne.n	8006962 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	3314      	adds	r3, #20
 80069a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80069a8:	e853 3f00 	ldrex	r3, [r3]
 80069ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80069ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80069b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	3314      	adds	r3, #20
 80069be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80069c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80069c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80069c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80069ca:	e841 2300 	strex	r3, r2, [r1]
 80069ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80069d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1e3      	bne.n	800699e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2220      	movs	r2, #32
 80069da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2200      	movs	r2, #0
 80069e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	330c      	adds	r3, #12
 80069ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069ee:	e853 3f00 	ldrex	r3, [r3]
 80069f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80069f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069f6:	f023 0310 	bic.w	r3, r3, #16
 80069fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	330c      	adds	r3, #12
 8006a04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006a08:	65ba      	str	r2, [r7, #88]	; 0x58
 8006a0a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a0c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006a0e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006a10:	e841 2300 	strex	r3, r2, [r1]
 8006a14:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006a16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1e3      	bne.n	80069e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a20:	4618      	mov	r0, r3
 8006a22:	f7fc fcfd 	bl	8003420 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	4619      	mov	r1, r3
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f8c0 	bl	8006bbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a3c:	e099      	b.n	8006b72 <HAL_UART_IRQHandler+0x50e>
 8006a3e:	bf00      	nop
 8006a40:	08006f8d 	.word	0x08006f8d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 808b 	beq.w	8006b76 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006a60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	f000 8086 	beq.w	8006b76 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	330c      	adds	r3, #12
 8006a70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a74:	e853 3f00 	ldrex	r3, [r3]
 8006a78:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a7c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	330c      	adds	r3, #12
 8006a8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006a8e:	647a      	str	r2, [r7, #68]	; 0x44
 8006a90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a92:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a96:	e841 2300 	strex	r3, r2, [r1]
 8006a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1e3      	bne.n	8006a6a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	3314      	adds	r3, #20
 8006aa8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	e853 3f00 	ldrex	r3, [r3]
 8006ab0:	623b      	str	r3, [r7, #32]
   return(result);
 8006ab2:	6a3b      	ldr	r3, [r7, #32]
 8006ab4:	f023 0301 	bic.w	r3, r3, #1
 8006ab8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	3314      	adds	r3, #20
 8006ac2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006ac6:	633a      	str	r2, [r7, #48]	; 0x30
 8006ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006acc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ace:	e841 2300 	strex	r3, r2, [r1]
 8006ad2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1e3      	bne.n	8006aa2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2220      	movs	r2, #32
 8006ade:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	330c      	adds	r3, #12
 8006aee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	e853 3f00 	ldrex	r3, [r3]
 8006af6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f023 0310 	bic.w	r3, r3, #16
 8006afe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	330c      	adds	r3, #12
 8006b08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006b0c:	61fa      	str	r2, [r7, #28]
 8006b0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b10:	69b9      	ldr	r1, [r7, #24]
 8006b12:	69fa      	ldr	r2, [r7, #28]
 8006b14:	e841 2300 	strex	r3, r2, [r1]
 8006b18:	617b      	str	r3, [r7, #20]
   return(result);
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d1e3      	bne.n	8006ae8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006b24:	4619      	mov	r1, r3
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f848 	bl	8006bbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b2c:	e023      	b.n	8006b76 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d009      	beq.n	8006b4e <HAL_UART_IRQHandler+0x4ea>
 8006b3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d003      	beq.n	8006b4e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fa34 	bl	8006fb4 <UART_Transmit_IT>
    return;
 8006b4c:	e014      	b.n	8006b78 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00e      	beq.n	8006b78 <HAL_UART_IRQHandler+0x514>
 8006b5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d008      	beq.n	8006b78 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 fa74 	bl	8007054 <UART_EndTransmit_IT>
    return;
 8006b6c:	e004      	b.n	8006b78 <HAL_UART_IRQHandler+0x514>
    return;
 8006b6e:	bf00      	nop
 8006b70:	e002      	b.n	8006b78 <HAL_UART_IRQHandler+0x514>
      return;
 8006b72:	bf00      	nop
 8006b74:	e000      	b.n	8006b78 <HAL_UART_IRQHandler+0x514>
      return;
 8006b76:	bf00      	nop
  }
}
 8006b78:	37e8      	adds	r7, #232	; 0xe8
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop

08006b80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006bb0:	bf00      	nop
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b090      	sub	sp, #64	; 0x40
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d137      	bne.n	8006c60 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	3314      	adds	r3, #20
 8006bfc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c00:	e853 3f00 	ldrex	r3, [r3]
 8006c04:	623b      	str	r3, [r7, #32]
   return(result);
 8006c06:	6a3b      	ldr	r3, [r7, #32]
 8006c08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8006c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	3314      	adds	r3, #20
 8006c14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c16:	633a      	str	r2, [r7, #48]	; 0x30
 8006c18:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c1e:	e841 2300 	strex	r3, r2, [r1]
 8006c22:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1e5      	bne.n	8006bf6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	330c      	adds	r3, #12
 8006c30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	e853 3f00 	ldrex	r3, [r3]
 8006c38:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c40:	637b      	str	r3, [r7, #52]	; 0x34
 8006c42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	330c      	adds	r3, #12
 8006c48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c4a:	61fa      	str	r2, [r7, #28]
 8006c4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4e:	69b9      	ldr	r1, [r7, #24]
 8006c50:	69fa      	ldr	r2, [r7, #28]
 8006c52:	e841 2300 	strex	r3, r2, [r1]
 8006c56:	617b      	str	r3, [r7, #20]
   return(result);
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d1e5      	bne.n	8006c2a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c5e:	e002      	b.n	8006c66 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006c60:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006c62:	f7ff ff8d 	bl	8006b80 <HAL_UART_TxCpltCallback>
}
 8006c66:	bf00      	nop
 8006c68:	3740      	adds	r7, #64	; 0x40
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b084      	sub	sp, #16
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006c7c:	68f8      	ldr	r0, [r7, #12]
 8006c7e:	f7ff ff89 	bl	8006b94 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c82:	bf00      	nop
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b084      	sub	sp, #16
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006c92:	2300      	movs	r3, #0
 8006c94:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c9a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ca6:	2b80      	cmp	r3, #128	; 0x80
 8006ca8:	bf0c      	ite	eq
 8006caa:	2301      	moveq	r3, #1
 8006cac:	2300      	movne	r3, #0
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	2b21      	cmp	r3, #33	; 0x21
 8006cbc:	d108      	bne.n	8006cd0 <UART_DMAError+0x46>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d005      	beq.n	8006cd0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006cca:	68b8      	ldr	r0, [r7, #8]
 8006ccc:	f000 f8d3 	bl	8006e76 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cda:	2b40      	cmp	r3, #64	; 0x40
 8006cdc:	bf0c      	ite	eq
 8006cde:	2301      	moveq	r3, #1
 8006ce0:	2300      	movne	r3, #0
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b22      	cmp	r3, #34	; 0x22
 8006cf0:	d108      	bne.n	8006d04 <UART_DMAError+0x7a>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d005      	beq.n	8006d04 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006cfe:	68b8      	ldr	r0, [r7, #8]
 8006d00:	f000 f8e1 	bl	8006ec6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d08:	f043 0210 	orr.w	r2, r3, #16
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d10:	68b8      	ldr	r0, [r7, #8]
 8006d12:	f7ff ff49 	bl	8006ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d16:	bf00      	nop
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b090      	sub	sp, #64	; 0x40
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	60f8      	str	r0, [r7, #12]
 8006d26:	60b9      	str	r1, [r7, #8]
 8006d28:	603b      	str	r3, [r7, #0]
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d2e:	e050      	b.n	8006dd2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d36:	d04c      	beq.n	8006dd2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006d38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d007      	beq.n	8006d4e <UART_WaitOnFlagUntilTimeout+0x30>
 8006d3e:	f7fb fae3 	bl	8002308 <HAL_GetTick>
 8006d42:	4602      	mov	r2, r0
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	1ad3      	subs	r3, r2, r3
 8006d48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d241      	bcs.n	8006dd2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	330c      	adds	r3, #12
 8006d54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d58:	e853 3f00 	ldrex	r3, [r3]
 8006d5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d60:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	330c      	adds	r3, #12
 8006d6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006d6e:	637a      	str	r2, [r7, #52]	; 0x34
 8006d70:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d76:	e841 2300 	strex	r3, r2, [r1]
 8006d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1e5      	bne.n	8006d4e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	3314      	adds	r3, #20
 8006d88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	e853 3f00 	ldrex	r3, [r3]
 8006d90:	613b      	str	r3, [r7, #16]
   return(result);
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	f023 0301 	bic.w	r3, r3, #1
 8006d98:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	3314      	adds	r3, #20
 8006da0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006da2:	623a      	str	r2, [r7, #32]
 8006da4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da6:	69f9      	ldr	r1, [r7, #28]
 8006da8:	6a3a      	ldr	r2, [r7, #32]
 8006daa:	e841 2300 	strex	r3, r2, [r1]
 8006dae:	61bb      	str	r3, [r7, #24]
   return(result);
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d1e5      	bne.n	8006d82 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2220      	movs	r2, #32
 8006dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2220      	movs	r2, #32
 8006dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e00f      	b.n	8006df2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	4013      	ands	r3, r2
 8006ddc:	68ba      	ldr	r2, [r7, #8]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	bf0c      	ite	eq
 8006de2:	2301      	moveq	r3, #1
 8006de4:	2300      	movne	r3, #0
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	461a      	mov	r2, r3
 8006dea:	79fb      	ldrb	r3, [r7, #7]
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d09f      	beq.n	8006d30 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3740      	adds	r7, #64	; 0x40
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b085      	sub	sp, #20
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	60f8      	str	r0, [r7, #12]
 8006e02:	60b9      	str	r1, [r7, #8]
 8006e04:	4613      	mov	r3, r2
 8006e06:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	88fa      	ldrh	r2, [r7, #6]
 8006e12:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	88fa      	ldrh	r2, [r7, #6]
 8006e18:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2222      	movs	r2, #34	; 0x22
 8006e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	691b      	ldr	r3, [r3, #16]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d007      	beq.n	8006e48 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68da      	ldr	r2, [r3, #12]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e46:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	695a      	ldr	r2, [r3, #20]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f042 0201 	orr.w	r2, r2, #1
 8006e56:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68da      	ldr	r2, [r3, #12]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f042 0220 	orr.w	r2, r2, #32
 8006e66:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e76:	b480      	push	{r7}
 8006e78:	b089      	sub	sp, #36	; 0x24
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	330c      	adds	r3, #12
 8006e84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	e853 3f00 	ldrex	r3, [r3]
 8006e8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006e94:	61fb      	str	r3, [r7, #28]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	330c      	adds	r3, #12
 8006e9c:	69fa      	ldr	r2, [r7, #28]
 8006e9e:	61ba      	str	r2, [r7, #24]
 8006ea0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea2:	6979      	ldr	r1, [r7, #20]
 8006ea4:	69ba      	ldr	r2, [r7, #24]
 8006ea6:	e841 2300 	strex	r3, r2, [r1]
 8006eaa:	613b      	str	r3, [r7, #16]
   return(result);
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1e5      	bne.n	8006e7e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2220      	movs	r2, #32
 8006eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006eba:	bf00      	nop
 8006ebc:	3724      	adds	r7, #36	; 0x24
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr

08006ec6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ec6:	b480      	push	{r7}
 8006ec8:	b095      	sub	sp, #84	; 0x54
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	330c      	adds	r3, #12
 8006ed4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ed8:	e853 3f00 	ldrex	r3, [r3]
 8006edc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ee4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	330c      	adds	r3, #12
 8006eec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006eee:	643a      	str	r2, [r7, #64]	; 0x40
 8006ef0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ef4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ef6:	e841 2300 	strex	r3, r2, [r1]
 8006efa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1e5      	bne.n	8006ece <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	3314      	adds	r3, #20
 8006f08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0a:	6a3b      	ldr	r3, [r7, #32]
 8006f0c:	e853 3f00 	ldrex	r3, [r3]
 8006f10:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	f023 0301 	bic.w	r3, r3, #1
 8006f18:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	3314      	adds	r3, #20
 8006f20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f24:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f2a:	e841 2300 	strex	r3, r2, [r1]
 8006f2e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1e5      	bne.n	8006f02 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d119      	bne.n	8006f72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	330c      	adds	r3, #12
 8006f44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	e853 3f00 	ldrex	r3, [r3]
 8006f4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	f023 0310 	bic.w	r3, r3, #16
 8006f54:	647b      	str	r3, [r7, #68]	; 0x44
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	330c      	adds	r3, #12
 8006f5c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f5e:	61ba      	str	r2, [r7, #24]
 8006f60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f62:	6979      	ldr	r1, [r7, #20]
 8006f64:	69ba      	ldr	r2, [r7, #24]
 8006f66:	e841 2300 	strex	r3, r2, [r1]
 8006f6a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1e5      	bne.n	8006f3e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2220      	movs	r2, #32
 8006f76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006f80:	bf00      	nop
 8006f82:	3754      	adds	r7, #84	; 0x54
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f7ff fdfe 	bl	8006ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fac:	bf00      	nop
 8006fae:	3710      	adds	r7, #16
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	2b21      	cmp	r3, #33	; 0x21
 8006fc6:	d13e      	bne.n	8007046 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fd0:	d114      	bne.n	8006ffc <UART_Transmit_IT+0x48>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d110      	bne.n	8006ffc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	881b      	ldrh	r3, [r3, #0]
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a1b      	ldr	r3, [r3, #32]
 8006ff4:	1c9a      	adds	r2, r3, #2
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	621a      	str	r2, [r3, #32]
 8006ffa:	e008      	b.n	800700e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6a1b      	ldr	r3, [r3, #32]
 8007000:	1c59      	adds	r1, r3, #1
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	6211      	str	r1, [r2, #32]
 8007006:	781a      	ldrb	r2, [r3, #0]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007012:	b29b      	uxth	r3, r3
 8007014:	3b01      	subs	r3, #1
 8007016:	b29b      	uxth	r3, r3
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	4619      	mov	r1, r3
 800701c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10f      	bne.n	8007042 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68da      	ldr	r2, [r3, #12]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007030:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68da      	ldr	r2, [r3, #12]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007040:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007042:	2300      	movs	r3, #0
 8007044:	e000      	b.n	8007048 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007046:	2302      	movs	r3, #2
  }
}
 8007048:	4618      	mov	r0, r3
 800704a:	3714      	adds	r7, #20
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	68da      	ldr	r2, [r3, #12]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800706a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2220      	movs	r2, #32
 8007070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f7ff fd83 	bl	8006b80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800707a:	2300      	movs	r3, #0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3708      	adds	r7, #8
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b08c      	sub	sp, #48	; 0x30
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007092:	b2db      	uxtb	r3, r3
 8007094:	2b22      	cmp	r3, #34	; 0x22
 8007096:	f040 80ab 	bne.w	80071f0 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070a2:	d117      	bne.n	80070d4 <UART_Receive_IT+0x50>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	691b      	ldr	r3, [r3, #16]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d113      	bne.n	80070d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80070ac:	2300      	movs	r3, #0
 80070ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070b4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	b29b      	uxth	r3, r3
 80070be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070cc:	1c9a      	adds	r2, r3, #2
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	629a      	str	r2, [r3, #40]	; 0x28
 80070d2:	e026      	b.n	8007122 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80070da:	2300      	movs	r3, #0
 80070dc:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070e6:	d007      	beq.n	80070f8 <UART_Receive_IT+0x74>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d10a      	bne.n	8007106 <UART_Receive_IT+0x82>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d106      	bne.n	8007106 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	b2da      	uxtb	r2, r3
 8007100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007102:	701a      	strb	r2, [r3, #0]
 8007104:	e008      	b.n	8007118 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	b2db      	uxtb	r3, r3
 800710e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007112:	b2da      	uxtb	r2, r3
 8007114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007116:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007126:	b29b      	uxth	r3, r3
 8007128:	3b01      	subs	r3, #1
 800712a:	b29b      	uxth	r3, r3
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	4619      	mov	r1, r3
 8007130:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007132:	2b00      	cmp	r3, #0
 8007134:	d15a      	bne.n	80071ec <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68da      	ldr	r2, [r3, #12]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 0220 	bic.w	r2, r2, #32
 8007144:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68da      	ldr	r2, [r3, #12]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007154:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	695a      	ldr	r2, [r3, #20]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f022 0201 	bic.w	r2, r2, #1
 8007164:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2220      	movs	r2, #32
 800716a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007172:	2b01      	cmp	r3, #1
 8007174:	d135      	bne.n	80071e2 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	330c      	adds	r3, #12
 8007182:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	e853 3f00 	ldrex	r3, [r3]
 800718a:	613b      	str	r3, [r7, #16]
   return(result);
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	f023 0310 	bic.w	r3, r3, #16
 8007192:	627b      	str	r3, [r7, #36]	; 0x24
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	330c      	adds	r3, #12
 800719a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800719c:	623a      	str	r2, [r7, #32]
 800719e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a0:	69f9      	ldr	r1, [r7, #28]
 80071a2:	6a3a      	ldr	r2, [r7, #32]
 80071a4:	e841 2300 	strex	r3, r2, [r1]
 80071a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e5      	bne.n	800717c <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 0310 	and.w	r3, r3, #16
 80071ba:	2b10      	cmp	r3, #16
 80071bc:	d10a      	bne.n	80071d4 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80071be:	2300      	movs	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	60fb      	str	r3, [r7, #12]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	60fb      	str	r3, [r7, #12]
 80071d2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80071d8:	4619      	mov	r1, r3
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7ff fcee 	bl	8006bbc <HAL_UARTEx_RxEventCallback>
 80071e0:	e002      	b.n	80071e8 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7fa f9ac 	bl	8001540 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80071e8:	2300      	movs	r3, #0
 80071ea:	e002      	b.n	80071f2 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80071ec:	2300      	movs	r3, #0
 80071ee:	e000      	b.n	80071f2 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80071f0:	2302      	movs	r3, #2
  }
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3730      	adds	r7, #48	; 0x30
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
	...

080071fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007200:	b0c0      	sub	sp, #256	; 0x100
 8007202:	af00      	add	r7, sp, #0
 8007204:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	691b      	ldr	r3, [r3, #16]
 8007210:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007218:	68d9      	ldr	r1, [r3, #12]
 800721a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	ea40 0301 	orr.w	r3, r0, r1
 8007224:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800722a:	689a      	ldr	r2, [r3, #8]
 800722c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	431a      	orrs	r2, r3
 8007234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	431a      	orrs	r2, r3
 800723c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007240:	69db      	ldr	r3, [r3, #28]
 8007242:	4313      	orrs	r3, r2
 8007244:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007254:	f021 010c 	bic.w	r1, r1, #12
 8007258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007262:	430b      	orrs	r3, r1
 8007264:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	695b      	ldr	r3, [r3, #20]
 800726e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007276:	6999      	ldr	r1, [r3, #24]
 8007278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	ea40 0301 	orr.w	r3, r0, r1
 8007282:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007288:	681a      	ldr	r2, [r3, #0]
 800728a:	4b8f      	ldr	r3, [pc, #572]	; (80074c8 <UART_SetConfig+0x2cc>)
 800728c:	429a      	cmp	r2, r3
 800728e:	d005      	beq.n	800729c <UART_SetConfig+0xa0>
 8007290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	4b8d      	ldr	r3, [pc, #564]	; (80074cc <UART_SetConfig+0x2d0>)
 8007298:	429a      	cmp	r2, r3
 800729a:	d104      	bne.n	80072a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800729c:	f7fd f9e8 	bl	8004670 <HAL_RCC_GetPCLK2Freq>
 80072a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80072a4:	e003      	b.n	80072ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80072a6:	f7fd f9cf 	bl	8004648 <HAL_RCC_GetPCLK1Freq>
 80072aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072b2:	69db      	ldr	r3, [r3, #28]
 80072b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072b8:	f040 810c 	bne.w	80074d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80072bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072c0:	2200      	movs	r2, #0
 80072c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80072c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80072ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80072ce:	4622      	mov	r2, r4
 80072d0:	462b      	mov	r3, r5
 80072d2:	1891      	adds	r1, r2, r2
 80072d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80072d6:	415b      	adcs	r3, r3
 80072d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80072de:	4621      	mov	r1, r4
 80072e0:	eb12 0801 	adds.w	r8, r2, r1
 80072e4:	4629      	mov	r1, r5
 80072e6:	eb43 0901 	adc.w	r9, r3, r1
 80072ea:	f04f 0200 	mov.w	r2, #0
 80072ee:	f04f 0300 	mov.w	r3, #0
 80072f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80072f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80072fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072fe:	4690      	mov	r8, r2
 8007300:	4699      	mov	r9, r3
 8007302:	4623      	mov	r3, r4
 8007304:	eb18 0303 	adds.w	r3, r8, r3
 8007308:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800730c:	462b      	mov	r3, r5
 800730e:	eb49 0303 	adc.w	r3, r9, r3
 8007312:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007322:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007326:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800732a:	460b      	mov	r3, r1
 800732c:	18db      	adds	r3, r3, r3
 800732e:	653b      	str	r3, [r7, #80]	; 0x50
 8007330:	4613      	mov	r3, r2
 8007332:	eb42 0303 	adc.w	r3, r2, r3
 8007336:	657b      	str	r3, [r7, #84]	; 0x54
 8007338:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800733c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007340:	f7f8 ff96 	bl	8000270 <__aeabi_uldivmod>
 8007344:	4602      	mov	r2, r0
 8007346:	460b      	mov	r3, r1
 8007348:	4b61      	ldr	r3, [pc, #388]	; (80074d0 <UART_SetConfig+0x2d4>)
 800734a:	fba3 2302 	umull	r2, r3, r3, r2
 800734e:	095b      	lsrs	r3, r3, #5
 8007350:	011c      	lsls	r4, r3, #4
 8007352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007356:	2200      	movs	r2, #0
 8007358:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800735c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007360:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007364:	4642      	mov	r2, r8
 8007366:	464b      	mov	r3, r9
 8007368:	1891      	adds	r1, r2, r2
 800736a:	64b9      	str	r1, [r7, #72]	; 0x48
 800736c:	415b      	adcs	r3, r3
 800736e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007370:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007374:	4641      	mov	r1, r8
 8007376:	eb12 0a01 	adds.w	sl, r2, r1
 800737a:	4649      	mov	r1, r9
 800737c:	eb43 0b01 	adc.w	fp, r3, r1
 8007380:	f04f 0200 	mov.w	r2, #0
 8007384:	f04f 0300 	mov.w	r3, #0
 8007388:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800738c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007390:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007394:	4692      	mov	sl, r2
 8007396:	469b      	mov	fp, r3
 8007398:	4643      	mov	r3, r8
 800739a:	eb1a 0303 	adds.w	r3, sl, r3
 800739e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80073a2:	464b      	mov	r3, r9
 80073a4:	eb4b 0303 	adc.w	r3, fp, r3
 80073a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80073ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80073bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80073c0:	460b      	mov	r3, r1
 80073c2:	18db      	adds	r3, r3, r3
 80073c4:	643b      	str	r3, [r7, #64]	; 0x40
 80073c6:	4613      	mov	r3, r2
 80073c8:	eb42 0303 	adc.w	r3, r2, r3
 80073cc:	647b      	str	r3, [r7, #68]	; 0x44
 80073ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80073d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80073d6:	f7f8 ff4b 	bl	8000270 <__aeabi_uldivmod>
 80073da:	4602      	mov	r2, r0
 80073dc:	460b      	mov	r3, r1
 80073de:	4611      	mov	r1, r2
 80073e0:	4b3b      	ldr	r3, [pc, #236]	; (80074d0 <UART_SetConfig+0x2d4>)
 80073e2:	fba3 2301 	umull	r2, r3, r3, r1
 80073e6:	095b      	lsrs	r3, r3, #5
 80073e8:	2264      	movs	r2, #100	; 0x64
 80073ea:	fb02 f303 	mul.w	r3, r2, r3
 80073ee:	1acb      	subs	r3, r1, r3
 80073f0:	00db      	lsls	r3, r3, #3
 80073f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80073f6:	4b36      	ldr	r3, [pc, #216]	; (80074d0 <UART_SetConfig+0x2d4>)
 80073f8:	fba3 2302 	umull	r2, r3, r3, r2
 80073fc:	095b      	lsrs	r3, r3, #5
 80073fe:	005b      	lsls	r3, r3, #1
 8007400:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007404:	441c      	add	r4, r3
 8007406:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800740a:	2200      	movs	r2, #0
 800740c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007410:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007414:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007418:	4642      	mov	r2, r8
 800741a:	464b      	mov	r3, r9
 800741c:	1891      	adds	r1, r2, r2
 800741e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007420:	415b      	adcs	r3, r3
 8007422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007424:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007428:	4641      	mov	r1, r8
 800742a:	1851      	adds	r1, r2, r1
 800742c:	6339      	str	r1, [r7, #48]	; 0x30
 800742e:	4649      	mov	r1, r9
 8007430:	414b      	adcs	r3, r1
 8007432:	637b      	str	r3, [r7, #52]	; 0x34
 8007434:	f04f 0200 	mov.w	r2, #0
 8007438:	f04f 0300 	mov.w	r3, #0
 800743c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007440:	4659      	mov	r1, fp
 8007442:	00cb      	lsls	r3, r1, #3
 8007444:	4651      	mov	r1, sl
 8007446:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800744a:	4651      	mov	r1, sl
 800744c:	00ca      	lsls	r2, r1, #3
 800744e:	4610      	mov	r0, r2
 8007450:	4619      	mov	r1, r3
 8007452:	4603      	mov	r3, r0
 8007454:	4642      	mov	r2, r8
 8007456:	189b      	adds	r3, r3, r2
 8007458:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800745c:	464b      	mov	r3, r9
 800745e:	460a      	mov	r2, r1
 8007460:	eb42 0303 	adc.w	r3, r2, r3
 8007464:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	2200      	movs	r2, #0
 8007470:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007474:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007478:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800747c:	460b      	mov	r3, r1
 800747e:	18db      	adds	r3, r3, r3
 8007480:	62bb      	str	r3, [r7, #40]	; 0x28
 8007482:	4613      	mov	r3, r2
 8007484:	eb42 0303 	adc.w	r3, r2, r3
 8007488:	62fb      	str	r3, [r7, #44]	; 0x2c
 800748a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800748e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007492:	f7f8 feed 	bl	8000270 <__aeabi_uldivmod>
 8007496:	4602      	mov	r2, r0
 8007498:	460b      	mov	r3, r1
 800749a:	4b0d      	ldr	r3, [pc, #52]	; (80074d0 <UART_SetConfig+0x2d4>)
 800749c:	fba3 1302 	umull	r1, r3, r3, r2
 80074a0:	095b      	lsrs	r3, r3, #5
 80074a2:	2164      	movs	r1, #100	; 0x64
 80074a4:	fb01 f303 	mul.w	r3, r1, r3
 80074a8:	1ad3      	subs	r3, r2, r3
 80074aa:	00db      	lsls	r3, r3, #3
 80074ac:	3332      	adds	r3, #50	; 0x32
 80074ae:	4a08      	ldr	r2, [pc, #32]	; (80074d0 <UART_SetConfig+0x2d4>)
 80074b0:	fba2 2303 	umull	r2, r3, r2, r3
 80074b4:	095b      	lsrs	r3, r3, #5
 80074b6:	f003 0207 	and.w	r2, r3, #7
 80074ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4422      	add	r2, r4
 80074c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80074c4:	e105      	b.n	80076d2 <UART_SetConfig+0x4d6>
 80074c6:	bf00      	nop
 80074c8:	40011000 	.word	0x40011000
 80074cc:	40011400 	.word	0x40011400
 80074d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80074d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074d8:	2200      	movs	r2, #0
 80074da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80074de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80074e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80074e6:	4642      	mov	r2, r8
 80074e8:	464b      	mov	r3, r9
 80074ea:	1891      	adds	r1, r2, r2
 80074ec:	6239      	str	r1, [r7, #32]
 80074ee:	415b      	adcs	r3, r3
 80074f0:	627b      	str	r3, [r7, #36]	; 0x24
 80074f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80074f6:	4641      	mov	r1, r8
 80074f8:	1854      	adds	r4, r2, r1
 80074fa:	4649      	mov	r1, r9
 80074fc:	eb43 0501 	adc.w	r5, r3, r1
 8007500:	f04f 0200 	mov.w	r2, #0
 8007504:	f04f 0300 	mov.w	r3, #0
 8007508:	00eb      	lsls	r3, r5, #3
 800750a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800750e:	00e2      	lsls	r2, r4, #3
 8007510:	4614      	mov	r4, r2
 8007512:	461d      	mov	r5, r3
 8007514:	4643      	mov	r3, r8
 8007516:	18e3      	adds	r3, r4, r3
 8007518:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800751c:	464b      	mov	r3, r9
 800751e:	eb45 0303 	adc.w	r3, r5, r3
 8007522:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007532:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007536:	f04f 0200 	mov.w	r2, #0
 800753a:	f04f 0300 	mov.w	r3, #0
 800753e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007542:	4629      	mov	r1, r5
 8007544:	008b      	lsls	r3, r1, #2
 8007546:	4621      	mov	r1, r4
 8007548:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800754c:	4621      	mov	r1, r4
 800754e:	008a      	lsls	r2, r1, #2
 8007550:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007554:	f7f8 fe8c 	bl	8000270 <__aeabi_uldivmod>
 8007558:	4602      	mov	r2, r0
 800755a:	460b      	mov	r3, r1
 800755c:	4b60      	ldr	r3, [pc, #384]	; (80076e0 <UART_SetConfig+0x4e4>)
 800755e:	fba3 2302 	umull	r2, r3, r3, r2
 8007562:	095b      	lsrs	r3, r3, #5
 8007564:	011c      	lsls	r4, r3, #4
 8007566:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800756a:	2200      	movs	r2, #0
 800756c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007570:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007574:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007578:	4642      	mov	r2, r8
 800757a:	464b      	mov	r3, r9
 800757c:	1891      	adds	r1, r2, r2
 800757e:	61b9      	str	r1, [r7, #24]
 8007580:	415b      	adcs	r3, r3
 8007582:	61fb      	str	r3, [r7, #28]
 8007584:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007588:	4641      	mov	r1, r8
 800758a:	1851      	adds	r1, r2, r1
 800758c:	6139      	str	r1, [r7, #16]
 800758e:	4649      	mov	r1, r9
 8007590:	414b      	adcs	r3, r1
 8007592:	617b      	str	r3, [r7, #20]
 8007594:	f04f 0200 	mov.w	r2, #0
 8007598:	f04f 0300 	mov.w	r3, #0
 800759c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80075a0:	4659      	mov	r1, fp
 80075a2:	00cb      	lsls	r3, r1, #3
 80075a4:	4651      	mov	r1, sl
 80075a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075aa:	4651      	mov	r1, sl
 80075ac:	00ca      	lsls	r2, r1, #3
 80075ae:	4610      	mov	r0, r2
 80075b0:	4619      	mov	r1, r3
 80075b2:	4603      	mov	r3, r0
 80075b4:	4642      	mov	r2, r8
 80075b6:	189b      	adds	r3, r3, r2
 80075b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80075bc:	464b      	mov	r3, r9
 80075be:	460a      	mov	r2, r1
 80075c0:	eb42 0303 	adc.w	r3, r2, r3
 80075c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80075c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	2200      	movs	r2, #0
 80075d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80075d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80075d4:	f04f 0200 	mov.w	r2, #0
 80075d8:	f04f 0300 	mov.w	r3, #0
 80075dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80075e0:	4649      	mov	r1, r9
 80075e2:	008b      	lsls	r3, r1, #2
 80075e4:	4641      	mov	r1, r8
 80075e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075ea:	4641      	mov	r1, r8
 80075ec:	008a      	lsls	r2, r1, #2
 80075ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80075f2:	f7f8 fe3d 	bl	8000270 <__aeabi_uldivmod>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	4b39      	ldr	r3, [pc, #228]	; (80076e0 <UART_SetConfig+0x4e4>)
 80075fc:	fba3 1302 	umull	r1, r3, r3, r2
 8007600:	095b      	lsrs	r3, r3, #5
 8007602:	2164      	movs	r1, #100	; 0x64
 8007604:	fb01 f303 	mul.w	r3, r1, r3
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	011b      	lsls	r3, r3, #4
 800760c:	3332      	adds	r3, #50	; 0x32
 800760e:	4a34      	ldr	r2, [pc, #208]	; (80076e0 <UART_SetConfig+0x4e4>)
 8007610:	fba2 2303 	umull	r2, r3, r2, r3
 8007614:	095b      	lsrs	r3, r3, #5
 8007616:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800761a:	441c      	add	r4, r3
 800761c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007620:	2200      	movs	r2, #0
 8007622:	673b      	str	r3, [r7, #112]	; 0x70
 8007624:	677a      	str	r2, [r7, #116]	; 0x74
 8007626:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800762a:	4642      	mov	r2, r8
 800762c:	464b      	mov	r3, r9
 800762e:	1891      	adds	r1, r2, r2
 8007630:	60b9      	str	r1, [r7, #8]
 8007632:	415b      	adcs	r3, r3
 8007634:	60fb      	str	r3, [r7, #12]
 8007636:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800763a:	4641      	mov	r1, r8
 800763c:	1851      	adds	r1, r2, r1
 800763e:	6039      	str	r1, [r7, #0]
 8007640:	4649      	mov	r1, r9
 8007642:	414b      	adcs	r3, r1
 8007644:	607b      	str	r3, [r7, #4]
 8007646:	f04f 0200 	mov.w	r2, #0
 800764a:	f04f 0300 	mov.w	r3, #0
 800764e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007652:	4659      	mov	r1, fp
 8007654:	00cb      	lsls	r3, r1, #3
 8007656:	4651      	mov	r1, sl
 8007658:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800765c:	4651      	mov	r1, sl
 800765e:	00ca      	lsls	r2, r1, #3
 8007660:	4610      	mov	r0, r2
 8007662:	4619      	mov	r1, r3
 8007664:	4603      	mov	r3, r0
 8007666:	4642      	mov	r2, r8
 8007668:	189b      	adds	r3, r3, r2
 800766a:	66bb      	str	r3, [r7, #104]	; 0x68
 800766c:	464b      	mov	r3, r9
 800766e:	460a      	mov	r2, r1
 8007670:	eb42 0303 	adc.w	r3, r2, r3
 8007674:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	663b      	str	r3, [r7, #96]	; 0x60
 8007680:	667a      	str	r2, [r7, #100]	; 0x64
 8007682:	f04f 0200 	mov.w	r2, #0
 8007686:	f04f 0300 	mov.w	r3, #0
 800768a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800768e:	4649      	mov	r1, r9
 8007690:	008b      	lsls	r3, r1, #2
 8007692:	4641      	mov	r1, r8
 8007694:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007698:	4641      	mov	r1, r8
 800769a:	008a      	lsls	r2, r1, #2
 800769c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80076a0:	f7f8 fde6 	bl	8000270 <__aeabi_uldivmod>
 80076a4:	4602      	mov	r2, r0
 80076a6:	460b      	mov	r3, r1
 80076a8:	4b0d      	ldr	r3, [pc, #52]	; (80076e0 <UART_SetConfig+0x4e4>)
 80076aa:	fba3 1302 	umull	r1, r3, r3, r2
 80076ae:	095b      	lsrs	r3, r3, #5
 80076b0:	2164      	movs	r1, #100	; 0x64
 80076b2:	fb01 f303 	mul.w	r3, r1, r3
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	011b      	lsls	r3, r3, #4
 80076ba:	3332      	adds	r3, #50	; 0x32
 80076bc:	4a08      	ldr	r2, [pc, #32]	; (80076e0 <UART_SetConfig+0x4e4>)
 80076be:	fba2 2303 	umull	r2, r3, r2, r3
 80076c2:	095b      	lsrs	r3, r3, #5
 80076c4:	f003 020f 	and.w	r2, r3, #15
 80076c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4422      	add	r2, r4
 80076d0:	609a      	str	r2, [r3, #8]
}
 80076d2:	bf00      	nop
 80076d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80076d8:	46bd      	mov	sp, r7
 80076da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076de:	bf00      	nop
 80076e0:	51eb851f 	.word	0x51eb851f

080076e4 <__NVIC_SetPriority>:
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	4603      	mov	r3, r0
 80076ec:	6039      	str	r1, [r7, #0]
 80076ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	db0a      	blt.n	800770e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	b2da      	uxtb	r2, r3
 80076fc:	490c      	ldr	r1, [pc, #48]	; (8007730 <__NVIC_SetPriority+0x4c>)
 80076fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007702:	0112      	lsls	r2, r2, #4
 8007704:	b2d2      	uxtb	r2, r2
 8007706:	440b      	add	r3, r1
 8007708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800770c:	e00a      	b.n	8007724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	b2da      	uxtb	r2, r3
 8007712:	4908      	ldr	r1, [pc, #32]	; (8007734 <__NVIC_SetPriority+0x50>)
 8007714:	79fb      	ldrb	r3, [r7, #7]
 8007716:	f003 030f 	and.w	r3, r3, #15
 800771a:	3b04      	subs	r3, #4
 800771c:	0112      	lsls	r2, r2, #4
 800771e:	b2d2      	uxtb	r2, r2
 8007720:	440b      	add	r3, r1
 8007722:	761a      	strb	r2, [r3, #24]
}
 8007724:	bf00      	nop
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr
 8007730:	e000e100 	.word	0xe000e100
 8007734:	e000ed00 	.word	0xe000ed00

08007738 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007738:	b580      	push	{r7, lr}
 800773a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800773c:	4b05      	ldr	r3, [pc, #20]	; (8007754 <SysTick_Handler+0x1c>)
 800773e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007740:	f002 f844 	bl	80097cc <xTaskGetSchedulerState>
 8007744:	4603      	mov	r3, r0
 8007746:	2b01      	cmp	r3, #1
 8007748:	d001      	beq.n	800774e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800774a:	f003 f82d 	bl	800a7a8 <xPortSysTickHandler>
  }
}
 800774e:	bf00      	nop
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	e000e010 	.word	0xe000e010

08007758 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007758:	b580      	push	{r7, lr}
 800775a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800775c:	2100      	movs	r1, #0
 800775e:	f06f 0004 	mvn.w	r0, #4
 8007762:	f7ff ffbf 	bl	80076e4 <__NVIC_SetPriority>
#endif
}
 8007766:	bf00      	nop
 8007768:	bd80      	pop	{r7, pc}
	...

0800776c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007772:	f3ef 8305 	mrs	r3, IPSR
 8007776:	603b      	str	r3, [r7, #0]
  return(result);
 8007778:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800777a:	2b00      	cmp	r3, #0
 800777c:	d003      	beq.n	8007786 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800777e:	f06f 0305 	mvn.w	r3, #5
 8007782:	607b      	str	r3, [r7, #4]
 8007784:	e00c      	b.n	80077a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007786:	4b0a      	ldr	r3, [pc, #40]	; (80077b0 <osKernelInitialize+0x44>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d105      	bne.n	800779a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800778e:	4b08      	ldr	r3, [pc, #32]	; (80077b0 <osKernelInitialize+0x44>)
 8007790:	2201      	movs	r2, #1
 8007792:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007794:	2300      	movs	r3, #0
 8007796:	607b      	str	r3, [r7, #4]
 8007798:	e002      	b.n	80077a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800779a:	f04f 33ff 	mov.w	r3, #4294967295
 800779e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80077a0:	687b      	ldr	r3, [r7, #4]
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	370c      	adds	r7, #12
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	200008f4 	.word	0x200008f4

080077b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077ba:	f3ef 8305 	mrs	r3, IPSR
 80077be:	603b      	str	r3, [r7, #0]
  return(result);
 80077c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d003      	beq.n	80077ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80077c6:	f06f 0305 	mvn.w	r3, #5
 80077ca:	607b      	str	r3, [r7, #4]
 80077cc:	e010      	b.n	80077f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80077ce:	4b0b      	ldr	r3, [pc, #44]	; (80077fc <osKernelStart+0x48>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d109      	bne.n	80077ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80077d6:	f7ff ffbf 	bl	8007758 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80077da:	4b08      	ldr	r3, [pc, #32]	; (80077fc <osKernelStart+0x48>)
 80077dc:	2202      	movs	r2, #2
 80077de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80077e0:	f001 fb86 	bl	8008ef0 <vTaskStartScheduler>
      stat = osOK;
 80077e4:	2300      	movs	r3, #0
 80077e6:	607b      	str	r3, [r7, #4]
 80077e8:	e002      	b.n	80077f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80077ea:	f04f 33ff 	mov.w	r3, #4294967295
 80077ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80077f0:	687b      	ldr	r3, [r7, #4]
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3708      	adds	r7, #8
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	200008f4 	.word	0x200008f4

08007800 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007806:	f3ef 8305 	mrs	r3, IPSR
 800780a:	603b      	str	r3, [r7, #0]
  return(result);
 800780c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800780e:	2b00      	cmp	r3, #0
 8007810:	d003      	beq.n	800781a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8007812:	f001 fc99 	bl	8009148 <xTaskGetTickCountFromISR>
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	e002      	b.n	8007820 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800781a:	f001 fc85 	bl	8009128 <xTaskGetTickCount>
 800781e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8007820:	687b      	ldr	r3, [r7, #4]
}
 8007822:	4618      	mov	r0, r3
 8007824:	3708      	adds	r7, #8
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800782a:	b580      	push	{r7, lr}
 800782c:	b08e      	sub	sp, #56	; 0x38
 800782e:	af04      	add	r7, sp, #16
 8007830:	60f8      	str	r0, [r7, #12]
 8007832:	60b9      	str	r1, [r7, #8]
 8007834:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007836:	2300      	movs	r3, #0
 8007838:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800783a:	f3ef 8305 	mrs	r3, IPSR
 800783e:	617b      	str	r3, [r7, #20]
  return(result);
 8007840:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007842:	2b00      	cmp	r3, #0
 8007844:	d17e      	bne.n	8007944 <osThreadNew+0x11a>
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d07b      	beq.n	8007944 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800784c:	2380      	movs	r3, #128	; 0x80
 800784e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007850:	2318      	movs	r3, #24
 8007852:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007854:	2300      	movs	r3, #0
 8007856:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007858:	f04f 33ff 	mov.w	r3, #4294967295
 800785c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d045      	beq.n	80078f0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d002      	beq.n	8007872 <osThreadNew+0x48>
        name = attr->name;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d002      	beq.n	8007880 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d008      	beq.n	8007898 <osThreadNew+0x6e>
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	2b38      	cmp	r3, #56	; 0x38
 800788a:	d805      	bhi.n	8007898 <osThreadNew+0x6e>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	f003 0301 	and.w	r3, r3, #1
 8007894:	2b00      	cmp	r3, #0
 8007896:	d001      	beq.n	800789c <osThreadNew+0x72>
        return (NULL);
 8007898:	2300      	movs	r3, #0
 800789a:	e054      	b.n	8007946 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	695b      	ldr	r3, [r3, #20]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d003      	beq.n	80078ac <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	695b      	ldr	r3, [r3, #20]
 80078a8:	089b      	lsrs	r3, r3, #2
 80078aa:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00e      	beq.n	80078d2 <osThreadNew+0xa8>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	2bbb      	cmp	r3, #187	; 0xbb
 80078ba:	d90a      	bls.n	80078d2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d006      	beq.n	80078d2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	695b      	ldr	r3, [r3, #20]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d002      	beq.n	80078d2 <osThreadNew+0xa8>
        mem = 1;
 80078cc:	2301      	movs	r3, #1
 80078ce:	61bb      	str	r3, [r7, #24]
 80078d0:	e010      	b.n	80078f4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10c      	bne.n	80078f4 <osThreadNew+0xca>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d108      	bne.n	80078f4 <osThreadNew+0xca>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d104      	bne.n	80078f4 <osThreadNew+0xca>
          mem = 0;
 80078ea:	2300      	movs	r3, #0
 80078ec:	61bb      	str	r3, [r7, #24]
 80078ee:	e001      	b.n	80078f4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80078f0:	2300      	movs	r3, #0
 80078f2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d110      	bne.n	800791c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007902:	9202      	str	r2, [sp, #8]
 8007904:	9301      	str	r3, [sp, #4]
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	6a3a      	ldr	r2, [r7, #32]
 800790e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f001 f883 	bl	8008a1c <xTaskCreateStatic>
 8007916:	4603      	mov	r3, r0
 8007918:	613b      	str	r3, [r7, #16]
 800791a:	e013      	b.n	8007944 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d110      	bne.n	8007944 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007922:	6a3b      	ldr	r3, [r7, #32]
 8007924:	b29a      	uxth	r2, r3
 8007926:	f107 0310 	add.w	r3, r7, #16
 800792a:	9301      	str	r3, [sp, #4]
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	9300      	str	r3, [sp, #0]
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f001 f8ce 	bl	8008ad6 <xTaskCreate>
 800793a:	4603      	mov	r3, r0
 800793c:	2b01      	cmp	r3, #1
 800793e:	d001      	beq.n	8007944 <osThreadNew+0x11a>
            hTask = NULL;
 8007940:	2300      	movs	r3, #0
 8007942:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007944:	693b      	ldr	r3, [r7, #16]
}
 8007946:	4618      	mov	r0, r3
 8007948:	3728      	adds	r7, #40	; 0x28
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
	...

08007950 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8007950:	b580      	push	{r7, lr}
 8007952:	b088      	sub	sp, #32
 8007954:	af02      	add	r7, sp, #8
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d002      	beq.n	800796a <osThreadFlagsSet+0x1a>
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	da03      	bge.n	8007972 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800796a:	f06f 0303 	mvn.w	r3, #3
 800796e:	60fb      	str	r3, [r7, #12]
 8007970:	e035      	b.n	80079de <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8007972:	f04f 33ff 	mov.w	r3, #4294967295
 8007976:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007978:	f3ef 8305 	mrs	r3, IPSR
 800797c:	613b      	str	r3, [r7, #16]
  return(result);
 800797e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8007980:	2b00      	cmp	r3, #0
 8007982:	d01f      	beq.n	80079c4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8007984:	2300      	movs	r3, #0
 8007986:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8007988:	f107 0308 	add.w	r3, r7, #8
 800798c:	9300      	str	r3, [sp, #0]
 800798e:	2300      	movs	r3, #0
 8007990:	2201      	movs	r2, #1
 8007992:	6839      	ldr	r1, [r7, #0]
 8007994:	6978      	ldr	r0, [r7, #20]
 8007996:	f002 f8c3 	bl	8009b20 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800799a:	f107 030c 	add.w	r3, r7, #12
 800799e:	2200      	movs	r2, #0
 80079a0:	9200      	str	r2, [sp, #0]
 80079a2:	2200      	movs	r2, #0
 80079a4:	2100      	movs	r1, #0
 80079a6:	6978      	ldr	r0, [r7, #20]
 80079a8:	f002 f8ba 	bl	8009b20 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d015      	beq.n	80079de <osThreadFlagsSet+0x8e>
 80079b2:	4b0d      	ldr	r3, [pc, #52]	; (80079e8 <osThreadFlagsSet+0x98>)
 80079b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079b8:	601a      	str	r2, [r3, #0]
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	e00c      	b.n	80079de <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80079c4:	2300      	movs	r3, #0
 80079c6:	2201      	movs	r2, #1
 80079c8:	6839      	ldr	r1, [r7, #0]
 80079ca:	6978      	ldr	r0, [r7, #20]
 80079cc:	f001 ffea 	bl	80099a4 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80079d0:	f107 030c 	add.w	r3, r7, #12
 80079d4:	2200      	movs	r2, #0
 80079d6:	2100      	movs	r1, #0
 80079d8:	6978      	ldr	r0, [r7, #20]
 80079da:	f001 ffe3 	bl	80099a4 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80079de:	68fb      	ldr	r3, [r7, #12]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	e000ed04 	.word	0xe000ed04

080079ec <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b08c      	sub	sp, #48	; 0x30
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	60f8      	str	r0, [r7, #12]
 80079f4:	60b9      	str	r1, [r7, #8]
 80079f6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079f8:	f3ef 8305 	mrs	r3, IPSR
 80079fc:	617b      	str	r3, [r7, #20]
  return(result);
 80079fe:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d003      	beq.n	8007a0c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8007a04:	f06f 0305 	mvn.w	r3, #5
 8007a08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a0a:	e06b      	b.n	8007ae4 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	da03      	bge.n	8007a1a <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8007a12:	f06f 0303 	mvn.w	r3, #3
 8007a16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a18:	e064      	b.n	8007ae4 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	f003 0302 	and.w	r3, r3, #2
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d002      	beq.n	8007a2a <osThreadFlagsWait+0x3e>
      clear = 0U;
 8007a24:	2300      	movs	r3, #0
 8007a26:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a28:	e001      	b.n	8007a2e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 8007a36:	f001 fb77 	bl	8009128 <xTaskGetTickCount>
 8007a3a:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8007a3c:	f107 0210 	add.w	r2, r7, #16
 8007a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a44:	2000      	movs	r0, #0
 8007a46:	f001 ff4d 	bl	80098e4 <xTaskNotifyWait>
 8007a4a:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d137      	bne.n	8007ac2 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8007a52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4013      	ands	r3, r2
 8007a58:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	f003 0301 	and.w	r3, r3, #1
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00c      	beq.n	8007a86 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a70:	4013      	ands	r3, r2
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d032      	beq.n	8007ade <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d10f      	bne.n	8007a9e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8007a7e:	f06f 0302 	mvn.w	r3, #2
 8007a82:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8007a84:	e02e      	b.n	8007ae4 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d128      	bne.n	8007ae2 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d103      	bne.n	8007a9e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8007a96:	f06f 0302 	mvn.w	r3, #2
 8007a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8007a9c:	e022      	b.n	8007ae4 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8007a9e:	f001 fb43 	bl	8009128 <xTaskGetTickCount>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	6a3b      	ldr	r3, [r7, #32]
 8007aa6:	1ad3      	subs	r3, r2, r3
 8007aa8:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8007aaa:	69ba      	ldr	r2, [r7, #24]
 8007aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d902      	bls.n	8007ab8 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	627b      	str	r3, [r7, #36]	; 0x24
 8007ab6:	e00e      	b.n	8007ad6 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8007ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	1ad3      	subs	r3, r2, r3
 8007abe:	627b      	str	r3, [r7, #36]	; 0x24
 8007ac0:	e009      	b.n	8007ad6 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d103      	bne.n	8007ad0 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8007ac8:	f06f 0302 	mvn.w	r3, #2
 8007acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ace:	e002      	b.n	8007ad6 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8007ad0:	f06f 0301 	mvn.w	r3, #1
 8007ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8007ad6:	69fb      	ldr	r3, [r7, #28]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d1af      	bne.n	8007a3c <osThreadFlagsWait+0x50>
 8007adc:	e002      	b.n	8007ae4 <osThreadFlagsWait+0xf8>
            break;
 8007ade:	bf00      	nop
 8007ae0:	e000      	b.n	8007ae4 <osThreadFlagsWait+0xf8>
            break;
 8007ae2:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8007ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3730      	adds	r7, #48	; 0x30
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b084      	sub	sp, #16
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007af6:	f3ef 8305 	mrs	r3, IPSR
 8007afa:	60bb      	str	r3, [r7, #8]
  return(result);
 8007afc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d003      	beq.n	8007b0a <osDelay+0x1c>
    stat = osErrorISR;
 8007b02:	f06f 0305 	mvn.w	r3, #5
 8007b06:	60fb      	str	r3, [r7, #12]
 8007b08:	e007      	b.n	8007b1a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d002      	beq.n	8007b1a <osDelay+0x2c>
      vTaskDelay(ticks);
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f001 f9b7 	bl	8008e88 <vTaskDelay>
    }
  }

  return (stat);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b086      	sub	sp, #24
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b2c:	f3ef 8305 	mrs	r3, IPSR
 8007b30:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b32:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d003      	beq.n	8007b40 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8007b38:	f06f 0305 	mvn.w	r3, #5
 8007b3c:	617b      	str	r3, [r7, #20]
 8007b3e:	e019      	b.n	8007b74 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8007b40:	2300      	movs	r3, #0
 8007b42:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8007b44:	f001 faf0 	bl	8009128 <xTaskGetTickCount>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	1ad3      	subs	r3, r2, r3
 8007b52:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d009      	beq.n	8007b6e <osDelayUntil+0x4a>
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	db06      	blt.n	8007b6e <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8007b60:	f107 0308 	add.w	r3, r7, #8
 8007b64:	6939      	ldr	r1, [r7, #16]
 8007b66:	4618      	mov	r0, r3
 8007b68:	f001 f910 	bl	8008d8c <vTaskDelayUntil>
 8007b6c:	e002      	b.n	8007b74 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8007b6e:	f06f 0303 	mvn.w	r3, #3
 8007b72:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007b74:	697b      	ldr	r3, [r7, #20]
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3718      	adds	r7, #24
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b08a      	sub	sp, #40	; 0x28
 8007b82:	af02      	add	r7, sp, #8
 8007b84:	60f8      	str	r0, [r7, #12]
 8007b86:	60b9      	str	r1, [r7, #8]
 8007b88:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b8e:	f3ef 8305 	mrs	r3, IPSR
 8007b92:	613b      	str	r3, [r7, #16]
  return(result);
 8007b94:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d175      	bne.n	8007c86 <osSemaphoreNew+0x108>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d072      	beq.n	8007c86 <osSemaphoreNew+0x108>
 8007ba0:	68ba      	ldr	r2, [r7, #8]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d86e      	bhi.n	8007c86 <osSemaphoreNew+0x108>
    mem = -1;
 8007ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bac:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d015      	beq.n	8007be0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d006      	beq.n	8007bca <osSemaphoreNew+0x4c>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	2b4f      	cmp	r3, #79	; 0x4f
 8007bc2:	d902      	bls.n	8007bca <osSemaphoreNew+0x4c>
        mem = 1;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	61bb      	str	r3, [r7, #24]
 8007bc8:	e00c      	b.n	8007be4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d108      	bne.n	8007be4 <osSemaphoreNew+0x66>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d104      	bne.n	8007be4 <osSemaphoreNew+0x66>
          mem = 0;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	61bb      	str	r3, [r7, #24]
 8007bde:	e001      	b.n	8007be4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007be0:	2300      	movs	r3, #0
 8007be2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bea:	d04c      	beq.n	8007c86 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d128      	bne.n	8007c44 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d10a      	bne.n	8007c0e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	2203      	movs	r2, #3
 8007bfe:	9200      	str	r2, [sp, #0]
 8007c00:	2200      	movs	r2, #0
 8007c02:	2100      	movs	r1, #0
 8007c04:	2001      	movs	r0, #1
 8007c06:	f000 f993 	bl	8007f30 <xQueueGenericCreateStatic>
 8007c0a:	61f8      	str	r0, [r7, #28]
 8007c0c:	e005      	b.n	8007c1a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007c0e:	2203      	movs	r2, #3
 8007c10:	2100      	movs	r1, #0
 8007c12:	2001      	movs	r0, #1
 8007c14:	f000 fa04 	bl	8008020 <xQueueGenericCreate>
 8007c18:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d022      	beq.n	8007c66 <osSemaphoreNew+0xe8>
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d01f      	beq.n	8007c66 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007c26:	2300      	movs	r3, #0
 8007c28:	2200      	movs	r2, #0
 8007c2a:	2100      	movs	r1, #0
 8007c2c:	69f8      	ldr	r0, [r7, #28]
 8007c2e:	f000 fabf 	bl	80081b0 <xQueueGenericSend>
 8007c32:	4603      	mov	r3, r0
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d016      	beq.n	8007c66 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007c38:	69f8      	ldr	r0, [r7, #28]
 8007c3a:	f000 fd33 	bl	80086a4 <vQueueDelete>
            hSemaphore = NULL;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	61fb      	str	r3, [r7, #28]
 8007c42:	e010      	b.n	8007c66 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007c44:	69bb      	ldr	r3, [r7, #24]
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d108      	bne.n	8007c5c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	461a      	mov	r2, r3
 8007c50:	68b9      	ldr	r1, [r7, #8]
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f000 fa41 	bl	80080da <xQueueCreateCountingSemaphoreStatic>
 8007c58:	61f8      	str	r0, [r7, #28]
 8007c5a:	e004      	b.n	8007c66 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007c5c:	68b9      	ldr	r1, [r7, #8]
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 fa72 	bl	8008148 <xQueueCreateCountingSemaphore>
 8007c64:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00c      	beq.n	8007c86 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d003      	beq.n	8007c7a <osSemaphoreNew+0xfc>
          name = attr->name;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	617b      	str	r3, [r7, #20]
 8007c78:	e001      	b.n	8007c7e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007c7e:	6979      	ldr	r1, [r7, #20]
 8007c80:	69f8      	ldr	r0, [r7, #28]
 8007c82:	f000 fe43 	bl	800890c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007c86:	69fb      	ldr	r3, [r7, #28]
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3720      	adds	r7, #32
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007c90:	b480      	push	{r7}
 8007c92:	b085      	sub	sp, #20
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	4a07      	ldr	r2, [pc, #28]	; (8007cbc <vApplicationGetIdleTaskMemory+0x2c>)
 8007ca0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	4a06      	ldr	r2, [pc, #24]	; (8007cc0 <vApplicationGetIdleTaskMemory+0x30>)
 8007ca6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2280      	movs	r2, #128	; 0x80
 8007cac:	601a      	str	r2, [r3, #0]
}
 8007cae:	bf00      	nop
 8007cb0:	3714      	adds	r7, #20
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	200008f8 	.word	0x200008f8
 8007cc0:	200009b4 	.word	0x200009b4

08007cc4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007cc4:	b480      	push	{r7}
 8007cc6:	b085      	sub	sp, #20
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	4a07      	ldr	r2, [pc, #28]	; (8007cf0 <vApplicationGetTimerTaskMemory+0x2c>)
 8007cd4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	4a06      	ldr	r2, [pc, #24]	; (8007cf4 <vApplicationGetTimerTaskMemory+0x30>)
 8007cda:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007ce2:	601a      	str	r2, [r3, #0]
}
 8007ce4:	bf00      	nop
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr
 8007cf0:	20000bb4 	.word	0x20000bb4
 8007cf4:	20000c70 	.word	0x20000c70

08007cf8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f103 0208 	add.w	r2, r3, #8
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f103 0208 	add.w	r2, r3, #8
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f103 0208 	add.w	r2, r3, #8
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d2c:	bf00      	nop
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d46:	bf00      	nop
 8007d48:	370c      	adds	r7, #12
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d52:	b480      	push	{r7}
 8007d54:	b085      	sub	sp, #20
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
 8007d5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	689a      	ldr	r2, [r3, #8]
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	683a      	ldr	r2, [r7, #0]
 8007d76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	683a      	ldr	r2, [r7, #0]
 8007d7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	1c5a      	adds	r2, r3, #1
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	601a      	str	r2, [r3, #0]
}
 8007d8e:	bf00      	nop
 8007d90:	3714      	adds	r7, #20
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr

08007d9a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d9a:	b480      	push	{r7}
 8007d9c:	b085      	sub	sp, #20
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
 8007da2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db0:	d103      	bne.n	8007dba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	60fb      	str	r3, [r7, #12]
 8007db8:	e00c      	b.n	8007dd4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	3308      	adds	r3, #8
 8007dbe:	60fb      	str	r3, [r7, #12]
 8007dc0:	e002      	b.n	8007dc8 <vListInsert+0x2e>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	60fb      	str	r3, [r7, #12]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	68ba      	ldr	r2, [r7, #8]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d2f6      	bcs.n	8007dc2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	685a      	ldr	r2, [r3, #4]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	683a      	ldr	r2, [r7, #0]
 8007de2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	68fa      	ldr	r2, [r7, #12]
 8007de8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	683a      	ldr	r2, [r7, #0]
 8007dee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	1c5a      	adds	r2, r3, #1
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	601a      	str	r2, [r3, #0]
}
 8007e00:	bf00      	nop
 8007e02:	3714      	adds	r7, #20
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b085      	sub	sp, #20
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	6892      	ldr	r2, [r2, #8]
 8007e22:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	6852      	ldr	r2, [r2, #4]
 8007e2c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d103      	bne.n	8007e40 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	689a      	ldr	r2, [r3, #8]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	1e5a      	subs	r2, r3, #1
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3714      	adds	r7, #20
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d10a      	bne.n	8007e8a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e78:	f383 8811 	msr	BASEPRI, r3
 8007e7c:	f3bf 8f6f 	isb	sy
 8007e80:	f3bf 8f4f 	dsb	sy
 8007e84:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007e86:	bf00      	nop
 8007e88:	e7fe      	b.n	8007e88 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007e8a:	f002 fbfb 	bl	800a684 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e96:	68f9      	ldr	r1, [r7, #12]
 8007e98:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007e9a:	fb01 f303 	mul.w	r3, r1, r3
 8007e9e:	441a      	add	r2, r3
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681a      	ldr	r2, [r3, #0]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eba:	3b01      	subs	r3, #1
 8007ebc:	68f9      	ldr	r1, [r7, #12]
 8007ebe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ec0:	fb01 f303 	mul.w	r3, r1, r3
 8007ec4:	441a      	add	r2, r3
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	22ff      	movs	r2, #255	; 0xff
 8007ece:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	22ff      	movs	r2, #255	; 0xff
 8007ed6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d114      	bne.n	8007f0a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	691b      	ldr	r3, [r3, #16]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d01a      	beq.n	8007f1e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	3310      	adds	r3, #16
 8007eec:	4618      	mov	r0, r3
 8007eee:	f001 faab 	bl	8009448 <xTaskRemoveFromEventList>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d012      	beq.n	8007f1e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007ef8:	4b0c      	ldr	r3, [pc, #48]	; (8007f2c <xQueueGenericReset+0xcc>)
 8007efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007efe:	601a      	str	r2, [r3, #0]
 8007f00:	f3bf 8f4f 	dsb	sy
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	e009      	b.n	8007f1e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	3310      	adds	r3, #16
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7ff fef2 	bl	8007cf8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	3324      	adds	r3, #36	; 0x24
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f7ff feed 	bl	8007cf8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007f1e:	f002 fbe1 	bl	800a6e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007f22:	2301      	movs	r3, #1
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	e000ed04 	.word	0xe000ed04

08007f30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b08e      	sub	sp, #56	; 0x38
 8007f34:	af02      	add	r7, sp, #8
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
 8007f3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d10a      	bne.n	8007f5a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f48:	f383 8811 	msr	BASEPRI, r3
 8007f4c:	f3bf 8f6f 	isb	sy
 8007f50:	f3bf 8f4f 	dsb	sy
 8007f54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007f56:	bf00      	nop
 8007f58:	e7fe      	b.n	8007f58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d10a      	bne.n	8007f76 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f64:	f383 8811 	msr	BASEPRI, r3
 8007f68:	f3bf 8f6f 	isb	sy
 8007f6c:	f3bf 8f4f 	dsb	sy
 8007f70:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007f72:	bf00      	nop
 8007f74:	e7fe      	b.n	8007f74 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d002      	beq.n	8007f82 <xQueueGenericCreateStatic+0x52>
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d001      	beq.n	8007f86 <xQueueGenericCreateStatic+0x56>
 8007f82:	2301      	movs	r3, #1
 8007f84:	e000      	b.n	8007f88 <xQueueGenericCreateStatic+0x58>
 8007f86:	2300      	movs	r3, #0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d10a      	bne.n	8007fa2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f90:	f383 8811 	msr	BASEPRI, r3
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	f3bf 8f4f 	dsb	sy
 8007f9c:	623b      	str	r3, [r7, #32]
}
 8007f9e:	bf00      	nop
 8007fa0:	e7fe      	b.n	8007fa0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d102      	bne.n	8007fae <xQueueGenericCreateStatic+0x7e>
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d101      	bne.n	8007fb2 <xQueueGenericCreateStatic+0x82>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e000      	b.n	8007fb4 <xQueueGenericCreateStatic+0x84>
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d10a      	bne.n	8007fce <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fbc:	f383 8811 	msr	BASEPRI, r3
 8007fc0:	f3bf 8f6f 	isb	sy
 8007fc4:	f3bf 8f4f 	dsb	sy
 8007fc8:	61fb      	str	r3, [r7, #28]
}
 8007fca:	bf00      	nop
 8007fcc:	e7fe      	b.n	8007fcc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007fce:	2350      	movs	r3, #80	; 0x50
 8007fd0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	2b50      	cmp	r3, #80	; 0x50
 8007fd6:	d00a      	beq.n	8007fee <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fdc:	f383 8811 	msr	BASEPRI, r3
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	61bb      	str	r3, [r7, #24]
}
 8007fea:	bf00      	nop
 8007fec:	e7fe      	b.n	8007fec <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007fee:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d00d      	beq.n	8008016 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008002:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008008:	9300      	str	r3, [sp, #0]
 800800a:	4613      	mov	r3, r2
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	68b9      	ldr	r1, [r7, #8]
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f000 f83f 	bl	8008094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008018:	4618      	mov	r0, r3
 800801a:	3730      	adds	r7, #48	; 0x30
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008020:	b580      	push	{r7, lr}
 8008022:	b08a      	sub	sp, #40	; 0x28
 8008024:	af02      	add	r7, sp, #8
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	4613      	mov	r3, r2
 800802c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d10a      	bne.n	800804a <xQueueGenericCreate+0x2a>
	__asm volatile
 8008034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008038:	f383 8811 	msr	BASEPRI, r3
 800803c:	f3bf 8f6f 	isb	sy
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	613b      	str	r3, [r7, #16]
}
 8008046:	bf00      	nop
 8008048:	e7fe      	b.n	8008048 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	68ba      	ldr	r2, [r7, #8]
 800804e:	fb02 f303 	mul.w	r3, r2, r3
 8008052:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	3350      	adds	r3, #80	; 0x50
 8008058:	4618      	mov	r0, r3
 800805a:	f002 fc35 	bl	800a8c8 <pvPortMalloc>
 800805e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d011      	beq.n	800808a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	3350      	adds	r3, #80	; 0x50
 800806e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008078:	79fa      	ldrb	r2, [r7, #7]
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	9300      	str	r3, [sp, #0]
 800807e:	4613      	mov	r3, r2
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	68b9      	ldr	r1, [r7, #8]
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f000 f805 	bl	8008094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800808a:	69bb      	ldr	r3, [r7, #24]
	}
 800808c:	4618      	mov	r0, r3
 800808e:	3720      	adds	r7, #32
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
 80080a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d103      	bne.n	80080b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	69ba      	ldr	r2, [r7, #24]
 80080ac:	601a      	str	r2, [r3, #0]
 80080ae:	e002      	b.n	80080b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80080b0:	69bb      	ldr	r3, [r7, #24]
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80080b6:	69bb      	ldr	r3, [r7, #24]
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80080c2:	2101      	movs	r1, #1
 80080c4:	69b8      	ldr	r0, [r7, #24]
 80080c6:	f7ff fecb 	bl	8007e60 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80080ca:	69bb      	ldr	r3, [r7, #24]
 80080cc:	78fa      	ldrb	r2, [r7, #3]
 80080ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80080d2:	bf00      	nop
 80080d4:	3710      	adds	r7, #16
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b08a      	sub	sp, #40	; 0x28
 80080de:	af02      	add	r7, sp, #8
 80080e0:	60f8      	str	r0, [r7, #12]
 80080e2:	60b9      	str	r1, [r7, #8]
 80080e4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d10a      	bne.n	8008102 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 80080ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	61bb      	str	r3, [r7, #24]
}
 80080fe:	bf00      	nop
 8008100:	e7fe      	b.n	8008100 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008102:	68ba      	ldr	r2, [r7, #8]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	429a      	cmp	r2, r3
 8008108:	d90a      	bls.n	8008120 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	617b      	str	r3, [r7, #20]
}
 800811c:	bf00      	nop
 800811e:	e7fe      	b.n	800811e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008120:	2302      	movs	r3, #2
 8008122:	9300      	str	r3, [sp, #0]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	2100      	movs	r1, #0
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f7ff ff00 	bl	8007f30 <xQueueGenericCreateStatic>
 8008130:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008132:	69fb      	ldr	r3, [r7, #28]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d002      	beq.n	800813e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008138:	69fb      	ldr	r3, [r7, #28]
 800813a:	68ba      	ldr	r2, [r7, #8]
 800813c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800813e:	69fb      	ldr	r3, [r7, #28]
	}
 8008140:	4618      	mov	r0, r3
 8008142:	3720      	adds	r7, #32
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10a      	bne.n	800816e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800815c:	f383 8811 	msr	BASEPRI, r3
 8008160:	f3bf 8f6f 	isb	sy
 8008164:	f3bf 8f4f 	dsb	sy
 8008168:	613b      	str	r3, [r7, #16]
}
 800816a:	bf00      	nop
 800816c:	e7fe      	b.n	800816c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800816e:	683a      	ldr	r2, [r7, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	429a      	cmp	r2, r3
 8008174:	d90a      	bls.n	800818c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8008176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817a:	f383 8811 	msr	BASEPRI, r3
 800817e:	f3bf 8f6f 	isb	sy
 8008182:	f3bf 8f4f 	dsb	sy
 8008186:	60fb      	str	r3, [r7, #12]
}
 8008188:	bf00      	nop
 800818a:	e7fe      	b.n	800818a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800818c:	2202      	movs	r2, #2
 800818e:	2100      	movs	r1, #0
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f7ff ff45 	bl	8008020 <xQueueGenericCreate>
 8008196:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d002      	beq.n	80081a4 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	683a      	ldr	r2, [r7, #0]
 80081a2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80081a4:	697b      	ldr	r3, [r7, #20]
	}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3718      	adds	r7, #24
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}
	...

080081b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b08e      	sub	sp, #56	; 0x38
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	607a      	str	r2, [r7, #4]
 80081bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80081be:	2300      	movs	r3, #0
 80081c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80081c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d10a      	bne.n	80081e2 <xQueueGenericSend+0x32>
	__asm volatile
 80081cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d0:	f383 8811 	msr	BASEPRI, r3
 80081d4:	f3bf 8f6f 	isb	sy
 80081d8:	f3bf 8f4f 	dsb	sy
 80081dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80081de:	bf00      	nop
 80081e0:	e7fe      	b.n	80081e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d103      	bne.n	80081f0 <xQueueGenericSend+0x40>
 80081e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d101      	bne.n	80081f4 <xQueueGenericSend+0x44>
 80081f0:	2301      	movs	r3, #1
 80081f2:	e000      	b.n	80081f6 <xQueueGenericSend+0x46>
 80081f4:	2300      	movs	r3, #0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10a      	bne.n	8008210 <xQueueGenericSend+0x60>
	__asm volatile
 80081fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800820c:	bf00      	nop
 800820e:	e7fe      	b.n	800820e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	2b02      	cmp	r3, #2
 8008214:	d103      	bne.n	800821e <xQueueGenericSend+0x6e>
 8008216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800821a:	2b01      	cmp	r3, #1
 800821c:	d101      	bne.n	8008222 <xQueueGenericSend+0x72>
 800821e:	2301      	movs	r3, #1
 8008220:	e000      	b.n	8008224 <xQueueGenericSend+0x74>
 8008222:	2300      	movs	r3, #0
 8008224:	2b00      	cmp	r3, #0
 8008226:	d10a      	bne.n	800823e <xQueueGenericSend+0x8e>
	__asm volatile
 8008228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800822c:	f383 8811 	msr	BASEPRI, r3
 8008230:	f3bf 8f6f 	isb	sy
 8008234:	f3bf 8f4f 	dsb	sy
 8008238:	623b      	str	r3, [r7, #32]
}
 800823a:	bf00      	nop
 800823c:	e7fe      	b.n	800823c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800823e:	f001 fac5 	bl	80097cc <xTaskGetSchedulerState>
 8008242:	4603      	mov	r3, r0
 8008244:	2b00      	cmp	r3, #0
 8008246:	d102      	bne.n	800824e <xQueueGenericSend+0x9e>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d101      	bne.n	8008252 <xQueueGenericSend+0xa2>
 800824e:	2301      	movs	r3, #1
 8008250:	e000      	b.n	8008254 <xQueueGenericSend+0xa4>
 8008252:	2300      	movs	r3, #0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d10a      	bne.n	800826e <xQueueGenericSend+0xbe>
	__asm volatile
 8008258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800825c:	f383 8811 	msr	BASEPRI, r3
 8008260:	f3bf 8f6f 	isb	sy
 8008264:	f3bf 8f4f 	dsb	sy
 8008268:	61fb      	str	r3, [r7, #28]
}
 800826a:	bf00      	nop
 800826c:	e7fe      	b.n	800826c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800826e:	f002 fa09 	bl	800a684 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008274:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800827a:	429a      	cmp	r2, r3
 800827c:	d302      	bcc.n	8008284 <xQueueGenericSend+0xd4>
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	2b02      	cmp	r3, #2
 8008282:	d129      	bne.n	80082d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008284:	683a      	ldr	r2, [r7, #0]
 8008286:	68b9      	ldr	r1, [r7, #8]
 8008288:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800828a:	f000 fa2e 	bl	80086ea <prvCopyDataToQueue>
 800828e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008294:	2b00      	cmp	r3, #0
 8008296:	d010      	beq.n	80082ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800829a:	3324      	adds	r3, #36	; 0x24
 800829c:	4618      	mov	r0, r3
 800829e:	f001 f8d3 	bl	8009448 <xTaskRemoveFromEventList>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d013      	beq.n	80082d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80082a8:	4b3f      	ldr	r3, [pc, #252]	; (80083a8 <xQueueGenericSend+0x1f8>)
 80082aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082ae:	601a      	str	r2, [r3, #0]
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	f3bf 8f6f 	isb	sy
 80082b8:	e00a      	b.n	80082d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80082ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d007      	beq.n	80082d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80082c0:	4b39      	ldr	r3, [pc, #228]	; (80083a8 <xQueueGenericSend+0x1f8>)
 80082c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082c6:	601a      	str	r2, [r3, #0]
 80082c8:	f3bf 8f4f 	dsb	sy
 80082cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80082d0:	f002 fa08 	bl	800a6e4 <vPortExitCritical>
				return pdPASS;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e063      	b.n	80083a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d103      	bne.n	80082e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80082de:	f002 fa01 	bl	800a6e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80082e2:	2300      	movs	r3, #0
 80082e4:	e05c      	b.n	80083a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d106      	bne.n	80082fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80082ec:	f107 0314 	add.w	r3, r7, #20
 80082f0:	4618      	mov	r0, r3
 80082f2:	f001 f90d 	bl	8009510 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80082f6:	2301      	movs	r3, #1
 80082f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80082fa:	f002 f9f3 	bl	800a6e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80082fe:	f000 fe67 	bl	8008fd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008302:	f002 f9bf 	bl	800a684 <vPortEnterCritical>
 8008306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008308:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800830c:	b25b      	sxtb	r3, r3
 800830e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008312:	d103      	bne.n	800831c <xQueueGenericSend+0x16c>
 8008314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008316:	2200      	movs	r2, #0
 8008318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800831c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800831e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008322:	b25b      	sxtb	r3, r3
 8008324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008328:	d103      	bne.n	8008332 <xQueueGenericSend+0x182>
 800832a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800832c:	2200      	movs	r2, #0
 800832e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008332:	f002 f9d7 	bl	800a6e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008336:	1d3a      	adds	r2, r7, #4
 8008338:	f107 0314 	add.w	r3, r7, #20
 800833c:	4611      	mov	r1, r2
 800833e:	4618      	mov	r0, r3
 8008340:	f001 f8fc 	bl	800953c <xTaskCheckForTimeOut>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d124      	bne.n	8008394 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800834a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800834c:	f000 fac5 	bl	80088da <prvIsQueueFull>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d018      	beq.n	8008388 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008358:	3310      	adds	r3, #16
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	4611      	mov	r1, r2
 800835e:	4618      	mov	r0, r3
 8008360:	f001 f822 	bl	80093a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008364:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008366:	f000 fa50 	bl	800880a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800836a:	f000 fe3f 	bl	8008fec <xTaskResumeAll>
 800836e:	4603      	mov	r3, r0
 8008370:	2b00      	cmp	r3, #0
 8008372:	f47f af7c 	bne.w	800826e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008376:	4b0c      	ldr	r3, [pc, #48]	; (80083a8 <xQueueGenericSend+0x1f8>)
 8008378:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800837c:	601a      	str	r2, [r3, #0]
 800837e:	f3bf 8f4f 	dsb	sy
 8008382:	f3bf 8f6f 	isb	sy
 8008386:	e772      	b.n	800826e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008388:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800838a:	f000 fa3e 	bl	800880a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800838e:	f000 fe2d 	bl	8008fec <xTaskResumeAll>
 8008392:	e76c      	b.n	800826e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008394:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008396:	f000 fa38 	bl	800880a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800839a:	f000 fe27 	bl	8008fec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800839e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3738      	adds	r7, #56	; 0x38
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}
 80083a8:	e000ed04 	.word	0xe000ed04

080083ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b090      	sub	sp, #64	; 0x40
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	607a      	str	r2, [r7, #4]
 80083b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80083be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10a      	bne.n	80083da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80083c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c8:	f383 8811 	msr	BASEPRI, r3
 80083cc:	f3bf 8f6f 	isb	sy
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80083d6:	bf00      	nop
 80083d8:	e7fe      	b.n	80083d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d103      	bne.n	80083e8 <xQueueGenericSendFromISR+0x3c>
 80083e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d101      	bne.n	80083ec <xQueueGenericSendFromISR+0x40>
 80083e8:	2301      	movs	r3, #1
 80083ea:	e000      	b.n	80083ee <xQueueGenericSendFromISR+0x42>
 80083ec:	2300      	movs	r3, #0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d10a      	bne.n	8008408 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80083f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f6:	f383 8811 	msr	BASEPRI, r3
 80083fa:	f3bf 8f6f 	isb	sy
 80083fe:	f3bf 8f4f 	dsb	sy
 8008402:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008404:	bf00      	nop
 8008406:	e7fe      	b.n	8008406 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	2b02      	cmp	r3, #2
 800840c:	d103      	bne.n	8008416 <xQueueGenericSendFromISR+0x6a>
 800840e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008412:	2b01      	cmp	r3, #1
 8008414:	d101      	bne.n	800841a <xQueueGenericSendFromISR+0x6e>
 8008416:	2301      	movs	r3, #1
 8008418:	e000      	b.n	800841c <xQueueGenericSendFromISR+0x70>
 800841a:	2300      	movs	r3, #0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10a      	bne.n	8008436 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	623b      	str	r3, [r7, #32]
}
 8008432:	bf00      	nop
 8008434:	e7fe      	b.n	8008434 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008436:	f002 fa07 	bl	800a848 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800843a:	f3ef 8211 	mrs	r2, BASEPRI
 800843e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008442:	f383 8811 	msr	BASEPRI, r3
 8008446:	f3bf 8f6f 	isb	sy
 800844a:	f3bf 8f4f 	dsb	sy
 800844e:	61fa      	str	r2, [r7, #28]
 8008450:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008452:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008454:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008458:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800845a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800845c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800845e:	429a      	cmp	r2, r3
 8008460:	d302      	bcc.n	8008468 <xQueueGenericSendFromISR+0xbc>
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	2b02      	cmp	r3, #2
 8008466:	d12f      	bne.n	80084c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800846a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800846e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008476:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008478:	683a      	ldr	r2, [r7, #0]
 800847a:	68b9      	ldr	r1, [r7, #8]
 800847c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800847e:	f000 f934 	bl	80086ea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008482:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800848a:	d112      	bne.n	80084b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800848c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800848e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008490:	2b00      	cmp	r3, #0
 8008492:	d016      	beq.n	80084c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008496:	3324      	adds	r3, #36	; 0x24
 8008498:	4618      	mov	r0, r3
 800849a:	f000 ffd5 	bl	8009448 <xTaskRemoveFromEventList>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d00e      	beq.n	80084c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00b      	beq.n	80084c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2201      	movs	r2, #1
 80084ae:	601a      	str	r2, [r3, #0]
 80084b0:	e007      	b.n	80084c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80084b6:	3301      	adds	r3, #1
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	b25a      	sxtb	r2, r3
 80084bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80084c2:	2301      	movs	r3, #1
 80084c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80084c6:	e001      	b.n	80084cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084c8:	2300      	movs	r3, #0
 80084ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80084cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80084d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80084d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3740      	adds	r7, #64	; 0x40
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}
	...

080084e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b08c      	sub	sp, #48	; 0x30
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	60f8      	str	r0, [r7, #12]
 80084ec:	60b9      	str	r1, [r7, #8]
 80084ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80084f0:	2300      	movs	r3, #0
 80084f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80084f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d10a      	bne.n	8008514 <xQueueReceive+0x30>
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	623b      	str	r3, [r7, #32]
}
 8008510:	bf00      	nop
 8008512:	e7fe      	b.n	8008512 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d103      	bne.n	8008522 <xQueueReceive+0x3e>
 800851a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800851c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <xQueueReceive+0x42>
 8008522:	2301      	movs	r3, #1
 8008524:	e000      	b.n	8008528 <xQueueReceive+0x44>
 8008526:	2300      	movs	r3, #0
 8008528:	2b00      	cmp	r3, #0
 800852a:	d10a      	bne.n	8008542 <xQueueReceive+0x5e>
	__asm volatile
 800852c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008530:	f383 8811 	msr	BASEPRI, r3
 8008534:	f3bf 8f6f 	isb	sy
 8008538:	f3bf 8f4f 	dsb	sy
 800853c:	61fb      	str	r3, [r7, #28]
}
 800853e:	bf00      	nop
 8008540:	e7fe      	b.n	8008540 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008542:	f001 f943 	bl	80097cc <xTaskGetSchedulerState>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d102      	bne.n	8008552 <xQueueReceive+0x6e>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d101      	bne.n	8008556 <xQueueReceive+0x72>
 8008552:	2301      	movs	r3, #1
 8008554:	e000      	b.n	8008558 <xQueueReceive+0x74>
 8008556:	2300      	movs	r3, #0
 8008558:	2b00      	cmp	r3, #0
 800855a:	d10a      	bne.n	8008572 <xQueueReceive+0x8e>
	__asm volatile
 800855c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008560:	f383 8811 	msr	BASEPRI, r3
 8008564:	f3bf 8f6f 	isb	sy
 8008568:	f3bf 8f4f 	dsb	sy
 800856c:	61bb      	str	r3, [r7, #24]
}
 800856e:	bf00      	nop
 8008570:	e7fe      	b.n	8008570 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008572:	f002 f887 	bl	800a684 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800857a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800857c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800857e:	2b00      	cmp	r3, #0
 8008580:	d01f      	beq.n	80085c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008582:	68b9      	ldr	r1, [r7, #8]
 8008584:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008586:	f000 f91a 	bl	80087be <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800858a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858c:	1e5a      	subs	r2, r3, #1
 800858e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008590:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00f      	beq.n	80085ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800859a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800859c:	3310      	adds	r3, #16
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 ff52 	bl	8009448 <xTaskRemoveFromEventList>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d007      	beq.n	80085ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80085aa:	4b3d      	ldr	r3, [pc, #244]	; (80086a0 <xQueueReceive+0x1bc>)
 80085ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085b0:	601a      	str	r2, [r3, #0]
 80085b2:	f3bf 8f4f 	dsb	sy
 80085b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80085ba:	f002 f893 	bl	800a6e4 <vPortExitCritical>
				return pdPASS;
 80085be:	2301      	movs	r3, #1
 80085c0:	e069      	b.n	8008696 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d103      	bne.n	80085d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085c8:	f002 f88c 	bl	800a6e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80085cc:	2300      	movs	r3, #0
 80085ce:	e062      	b.n	8008696 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d106      	bne.n	80085e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085d6:	f107 0310 	add.w	r3, r7, #16
 80085da:	4618      	mov	r0, r3
 80085dc:	f000 ff98 	bl	8009510 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085e0:	2301      	movs	r3, #1
 80085e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085e4:	f002 f87e 	bl	800a6e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085e8:	f000 fcf2 	bl	8008fd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085ec:	f002 f84a 	bl	800a684 <vPortEnterCritical>
 80085f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085f6:	b25b      	sxtb	r3, r3
 80085f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085fc:	d103      	bne.n	8008606 <xQueueReceive+0x122>
 80085fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008608:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800860c:	b25b      	sxtb	r3, r3
 800860e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008612:	d103      	bne.n	800861c <xQueueReceive+0x138>
 8008614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008616:	2200      	movs	r2, #0
 8008618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800861c:	f002 f862 	bl	800a6e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008620:	1d3a      	adds	r2, r7, #4
 8008622:	f107 0310 	add.w	r3, r7, #16
 8008626:	4611      	mov	r1, r2
 8008628:	4618      	mov	r0, r3
 800862a:	f000 ff87 	bl	800953c <xTaskCheckForTimeOut>
 800862e:	4603      	mov	r3, r0
 8008630:	2b00      	cmp	r3, #0
 8008632:	d123      	bne.n	800867c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008634:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008636:	f000 f93a 	bl	80088ae <prvIsQueueEmpty>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d017      	beq.n	8008670 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008642:	3324      	adds	r3, #36	; 0x24
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	4611      	mov	r1, r2
 8008648:	4618      	mov	r0, r3
 800864a:	f000 fead 	bl	80093a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800864e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008650:	f000 f8db 	bl	800880a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008654:	f000 fcca 	bl	8008fec <xTaskResumeAll>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d189      	bne.n	8008572 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800865e:	4b10      	ldr	r3, [pc, #64]	; (80086a0 <xQueueReceive+0x1bc>)
 8008660:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008664:	601a      	str	r2, [r3, #0]
 8008666:	f3bf 8f4f 	dsb	sy
 800866a:	f3bf 8f6f 	isb	sy
 800866e:	e780      	b.n	8008572 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008670:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008672:	f000 f8ca 	bl	800880a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008676:	f000 fcb9 	bl	8008fec <xTaskResumeAll>
 800867a:	e77a      	b.n	8008572 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800867c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800867e:	f000 f8c4 	bl	800880a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008682:	f000 fcb3 	bl	8008fec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008686:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008688:	f000 f911 	bl	80088ae <prvIsQueueEmpty>
 800868c:	4603      	mov	r3, r0
 800868e:	2b00      	cmp	r3, #0
 8008690:	f43f af6f 	beq.w	8008572 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008694:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008696:	4618      	mov	r0, r3
 8008698:	3730      	adds	r7, #48	; 0x30
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	e000ed04 	.word	0xe000ed04

080086a4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b084      	sub	sp, #16
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d10a      	bne.n	80086cc <vQueueDelete+0x28>
	__asm volatile
 80086b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ba:	f383 8811 	msr	BASEPRI, r3
 80086be:	f3bf 8f6f 	isb	sy
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	60bb      	str	r3, [r7, #8]
}
 80086c8:	bf00      	nop
 80086ca:	e7fe      	b.n	80086ca <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f000 f947 	bl	8008960 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d102      	bne.n	80086e2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80086dc:	68f8      	ldr	r0, [r7, #12]
 80086de:	f002 f9bf 	bl	800aa60 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80086e2:	bf00      	nop
 80086e4:	3710      	adds	r7, #16
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}

080086ea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b086      	sub	sp, #24
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	60f8      	str	r0, [r7, #12]
 80086f2:	60b9      	str	r1, [r7, #8]
 80086f4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80086f6:	2300      	movs	r3, #0
 80086f8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086fe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008704:	2b00      	cmp	r3, #0
 8008706:	d10d      	bne.n	8008724 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d14d      	bne.n	80087ac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	4618      	mov	r0, r3
 8008716:	f001 f877 	bl	8009808 <xTaskPriorityDisinherit>
 800871a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2200      	movs	r2, #0
 8008720:	609a      	str	r2, [r3, #8]
 8008722:	e043      	b.n	80087ac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d119      	bne.n	800875e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6858      	ldr	r0, [r3, #4]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008732:	461a      	mov	r2, r3
 8008734:	68b9      	ldr	r1, [r7, #8]
 8008736:	f002 fbd4 	bl	800aee2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	685a      	ldr	r2, [r3, #4]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008742:	441a      	add	r2, r3
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	685a      	ldr	r2, [r3, #4]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	689b      	ldr	r3, [r3, #8]
 8008750:	429a      	cmp	r2, r3
 8008752:	d32b      	bcc.n	80087ac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	605a      	str	r2, [r3, #4]
 800875c:	e026      	b.n	80087ac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	68d8      	ldr	r0, [r3, #12]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008766:	461a      	mov	r2, r3
 8008768:	68b9      	ldr	r1, [r7, #8]
 800876a:	f002 fbba 	bl	800aee2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	68da      	ldr	r2, [r3, #12]
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008776:	425b      	negs	r3, r3
 8008778:	441a      	add	r2, r3
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	68da      	ldr	r2, [r3, #12]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	429a      	cmp	r2, r3
 8008788:	d207      	bcs.n	800879a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	689a      	ldr	r2, [r3, #8]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008792:	425b      	negs	r3, r3
 8008794:	441a      	add	r2, r3
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2b02      	cmp	r3, #2
 800879e:	d105      	bne.n	80087ac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d002      	beq.n	80087ac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	3b01      	subs	r3, #1
 80087aa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	1c5a      	adds	r2, r3, #1
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80087b4:	697b      	ldr	r3, [r7, #20]
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3718      	adds	r7, #24
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b082      	sub	sp, #8
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d018      	beq.n	8008802 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	68da      	ldr	r2, [r3, #12]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087d8:	441a      	add	r2, r3
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	68da      	ldr	r2, [r3, #12]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	429a      	cmp	r2, r3
 80087e8:	d303      	bcc.n	80087f2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	68d9      	ldr	r1, [r3, #12]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087fa:	461a      	mov	r2, r3
 80087fc:	6838      	ldr	r0, [r7, #0]
 80087fe:	f002 fb70 	bl	800aee2 <memcpy>
	}
}
 8008802:	bf00      	nop
 8008804:	3708      	adds	r7, #8
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b084      	sub	sp, #16
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008812:	f001 ff37 	bl	800a684 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800881c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800881e:	e011      	b.n	8008844 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008824:	2b00      	cmp	r3, #0
 8008826:	d012      	beq.n	800884e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	3324      	adds	r3, #36	; 0x24
 800882c:	4618      	mov	r0, r3
 800882e:	f000 fe0b 	bl	8009448 <xTaskRemoveFromEventList>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d001      	beq.n	800883c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008838:	f000 fee2 	bl	8009600 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800883c:	7bfb      	ldrb	r3, [r7, #15]
 800883e:	3b01      	subs	r3, #1
 8008840:	b2db      	uxtb	r3, r3
 8008842:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008844:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008848:	2b00      	cmp	r3, #0
 800884a:	dce9      	bgt.n	8008820 <prvUnlockQueue+0x16>
 800884c:	e000      	b.n	8008850 <prvUnlockQueue+0x46>
					break;
 800884e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	22ff      	movs	r2, #255	; 0xff
 8008854:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008858:	f001 ff44 	bl	800a6e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800885c:	f001 ff12 	bl	800a684 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008866:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008868:	e011      	b.n	800888e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d012      	beq.n	8008898 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	3310      	adds	r3, #16
 8008876:	4618      	mov	r0, r3
 8008878:	f000 fde6 	bl	8009448 <xTaskRemoveFromEventList>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	d001      	beq.n	8008886 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008882:	f000 febd 	bl	8009600 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008886:	7bbb      	ldrb	r3, [r7, #14]
 8008888:	3b01      	subs	r3, #1
 800888a:	b2db      	uxtb	r3, r3
 800888c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800888e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008892:	2b00      	cmp	r3, #0
 8008894:	dce9      	bgt.n	800886a <prvUnlockQueue+0x60>
 8008896:	e000      	b.n	800889a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008898:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	22ff      	movs	r2, #255	; 0xff
 800889e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80088a2:	f001 ff1f 	bl	800a6e4 <vPortExitCritical>
}
 80088a6:	bf00      	nop
 80088a8:	3710      	adds	r7, #16
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}

080088ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80088ae:	b580      	push	{r7, lr}
 80088b0:	b084      	sub	sp, #16
 80088b2:	af00      	add	r7, sp, #0
 80088b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80088b6:	f001 fee5 	bl	800a684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d102      	bne.n	80088c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80088c2:	2301      	movs	r3, #1
 80088c4:	60fb      	str	r3, [r7, #12]
 80088c6:	e001      	b.n	80088cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80088c8:	2300      	movs	r3, #0
 80088ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80088cc:	f001 ff0a 	bl	800a6e4 <vPortExitCritical>

	return xReturn;
 80088d0:	68fb      	ldr	r3, [r7, #12]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3710      	adds	r7, #16
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b084      	sub	sp, #16
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80088e2:	f001 fecf 	bl	800a684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d102      	bne.n	80088f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80088f2:	2301      	movs	r3, #1
 80088f4:	60fb      	str	r3, [r7, #12]
 80088f6:	e001      	b.n	80088fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80088f8:	2300      	movs	r3, #0
 80088fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80088fc:	f001 fef2 	bl	800a6e4 <vPortExitCritical>

	return xReturn;
 8008900:	68fb      	ldr	r3, [r7, #12]
}
 8008902:	4618      	mov	r0, r3
 8008904:	3710      	adds	r7, #16
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
	...

0800890c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800890c:	b480      	push	{r7}
 800890e:	b085      	sub	sp, #20
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008916:	2300      	movs	r3, #0
 8008918:	60fb      	str	r3, [r7, #12]
 800891a:	e014      	b.n	8008946 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800891c:	4a0f      	ldr	r2, [pc, #60]	; (800895c <vQueueAddToRegistry+0x50>)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d10b      	bne.n	8008940 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008928:	490c      	ldr	r1, [pc, #48]	; (800895c <vQueueAddToRegistry+0x50>)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	683a      	ldr	r2, [r7, #0]
 800892e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008932:	4a0a      	ldr	r2, [pc, #40]	; (800895c <vQueueAddToRegistry+0x50>)
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	00db      	lsls	r3, r3, #3
 8008938:	4413      	add	r3, r2
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800893e:	e006      	b.n	800894e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	3301      	adds	r3, #1
 8008944:	60fb      	str	r3, [r7, #12]
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2b07      	cmp	r3, #7
 800894a:	d9e7      	bls.n	800891c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800894c:	bf00      	nop
 800894e:	bf00      	nop
 8008950:	3714      	adds	r7, #20
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	20001070 	.word	0x20001070

08008960 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008960:	b480      	push	{r7}
 8008962:	b085      	sub	sp, #20
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008968:	2300      	movs	r3, #0
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	e016      	b.n	800899c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800896e:	4a10      	ldr	r2, [pc, #64]	; (80089b0 <vQueueUnregisterQueue+0x50>)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	00db      	lsls	r3, r3, #3
 8008974:	4413      	add	r3, r2
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	429a      	cmp	r2, r3
 800897c:	d10b      	bne.n	8008996 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800897e:	4a0c      	ldr	r2, [pc, #48]	; (80089b0 <vQueueUnregisterQueue+0x50>)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2100      	movs	r1, #0
 8008984:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008988:	4a09      	ldr	r2, [pc, #36]	; (80089b0 <vQueueUnregisterQueue+0x50>)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	00db      	lsls	r3, r3, #3
 800898e:	4413      	add	r3, r2
 8008990:	2200      	movs	r2, #0
 8008992:	605a      	str	r2, [r3, #4]
				break;
 8008994:	e006      	b.n	80089a4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	3301      	adds	r3, #1
 800899a:	60fb      	str	r3, [r7, #12]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2b07      	cmp	r3, #7
 80089a0:	d9e5      	bls.n	800896e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80089a2:	bf00      	nop
 80089a4:	bf00      	nop
 80089a6:	3714      	adds	r7, #20
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr
 80089b0:	20001070 	.word	0x20001070

080089b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b086      	sub	sp, #24
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	60f8      	str	r0, [r7, #12]
 80089bc:	60b9      	str	r1, [r7, #8]
 80089be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80089c4:	f001 fe5e 	bl	800a684 <vPortEnterCritical>
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80089ce:	b25b      	sxtb	r3, r3
 80089d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d4:	d103      	bne.n	80089de <vQueueWaitForMessageRestricted+0x2a>
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	2200      	movs	r2, #0
 80089da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80089e4:	b25b      	sxtb	r3, r3
 80089e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ea:	d103      	bne.n	80089f4 <vQueueWaitForMessageRestricted+0x40>
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	2200      	movs	r2, #0
 80089f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80089f4:	f001 fe76 	bl	800a6e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d106      	bne.n	8008a0e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	3324      	adds	r3, #36	; 0x24
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	68b9      	ldr	r1, [r7, #8]
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 fcf1 	bl	80093f0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008a0e:	6978      	ldr	r0, [r7, #20]
 8008a10:	f7ff fefb 	bl	800880a <prvUnlockQueue>
	}
 8008a14:	bf00      	nop
 8008a16:	3718      	adds	r7, #24
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}

08008a1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b08e      	sub	sp, #56	; 0x38
 8008a20:	af04      	add	r7, sp, #16
 8008a22:	60f8      	str	r0, [r7, #12]
 8008a24:	60b9      	str	r1, [r7, #8]
 8008a26:	607a      	str	r2, [r7, #4]
 8008a28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d10a      	bne.n	8008a46 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a34:	f383 8811 	msr	BASEPRI, r3
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	f3bf 8f4f 	dsb	sy
 8008a40:	623b      	str	r3, [r7, #32]
}
 8008a42:	bf00      	nop
 8008a44:	e7fe      	b.n	8008a44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d10a      	bne.n	8008a62 <xTaskCreateStatic+0x46>
	__asm volatile
 8008a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a50:	f383 8811 	msr	BASEPRI, r3
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	f3bf 8f4f 	dsb	sy
 8008a5c:	61fb      	str	r3, [r7, #28]
}
 8008a5e:	bf00      	nop
 8008a60:	e7fe      	b.n	8008a60 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a62:	23bc      	movs	r3, #188	; 0xbc
 8008a64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	2bbc      	cmp	r3, #188	; 0xbc
 8008a6a:	d00a      	beq.n	8008a82 <xTaskCreateStatic+0x66>
	__asm volatile
 8008a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a70:	f383 8811 	msr	BASEPRI, r3
 8008a74:	f3bf 8f6f 	isb	sy
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	61bb      	str	r3, [r7, #24]
}
 8008a7e:	bf00      	nop
 8008a80:	e7fe      	b.n	8008a80 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008a82:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d01e      	beq.n	8008ac8 <xTaskCreateStatic+0xac>
 8008a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d01b      	beq.n	8008ac8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a92:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a98:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9c:	2202      	movs	r2, #2
 8008a9e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	9303      	str	r3, [sp, #12]
 8008aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aa8:	9302      	str	r3, [sp, #8]
 8008aaa:	f107 0314 	add.w	r3, r7, #20
 8008aae:	9301      	str	r3, [sp, #4]
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab2:	9300      	str	r3, [sp, #0]
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	687a      	ldr	r2, [r7, #4]
 8008ab8:	68b9      	ldr	r1, [r7, #8]
 8008aba:	68f8      	ldr	r0, [r7, #12]
 8008abc:	f000 f850 	bl	8008b60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ac0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008ac2:	f000 f8f3 	bl	8008cac <prvAddNewTaskToReadyList>
 8008ac6:	e001      	b.n	8008acc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008acc:	697b      	ldr	r3, [r7, #20]
	}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3728      	adds	r7, #40	; 0x28
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}

08008ad6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008ad6:	b580      	push	{r7, lr}
 8008ad8:	b08c      	sub	sp, #48	; 0x30
 8008ada:	af04      	add	r7, sp, #16
 8008adc:	60f8      	str	r0, [r7, #12]
 8008ade:	60b9      	str	r1, [r7, #8]
 8008ae0:	603b      	str	r3, [r7, #0]
 8008ae2:	4613      	mov	r3, r2
 8008ae4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008ae6:	88fb      	ldrh	r3, [r7, #6]
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	4618      	mov	r0, r3
 8008aec:	f001 feec 	bl	800a8c8 <pvPortMalloc>
 8008af0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d00e      	beq.n	8008b16 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008af8:	20bc      	movs	r0, #188	; 0xbc
 8008afa:	f001 fee5 	bl	800a8c8 <pvPortMalloc>
 8008afe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d003      	beq.n	8008b0e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	697a      	ldr	r2, [r7, #20]
 8008b0a:	631a      	str	r2, [r3, #48]	; 0x30
 8008b0c:	e005      	b.n	8008b1a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b0e:	6978      	ldr	r0, [r7, #20]
 8008b10:	f001 ffa6 	bl	800aa60 <vPortFree>
 8008b14:	e001      	b.n	8008b1a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b16:	2300      	movs	r3, #0
 8008b18:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b1a:	69fb      	ldr	r3, [r7, #28]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d017      	beq.n	8008b50 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b28:	88fa      	ldrh	r2, [r7, #6]
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	9303      	str	r3, [sp, #12]
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	9302      	str	r3, [sp, #8]
 8008b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b34:	9301      	str	r3, [sp, #4]
 8008b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b38:	9300      	str	r3, [sp, #0]
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	68b9      	ldr	r1, [r7, #8]
 8008b3e:	68f8      	ldr	r0, [r7, #12]
 8008b40:	f000 f80e 	bl	8008b60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b44:	69f8      	ldr	r0, [r7, #28]
 8008b46:	f000 f8b1 	bl	8008cac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	61bb      	str	r3, [r7, #24]
 8008b4e:	e002      	b.n	8008b56 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b50:	f04f 33ff 	mov.w	r3, #4294967295
 8008b54:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b56:	69bb      	ldr	r3, [r7, #24]
	}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3720      	adds	r7, #32
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b088      	sub	sp, #32
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	607a      	str	r2, [r7, #4]
 8008b6c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b70:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	461a      	mov	r2, r3
 8008b78:	21a5      	movs	r1, #165	; 0xa5
 8008b7a:	f002 f9c0 	bl	800aefe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008b88:	3b01      	subs	r3, #1
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	4413      	add	r3, r2
 8008b8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	f023 0307 	bic.w	r3, r3, #7
 8008b96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008b98:	69bb      	ldr	r3, [r7, #24]
 8008b9a:	f003 0307 	and.w	r3, r3, #7
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d00a      	beq.n	8008bb8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba6:	f383 8811 	msr	BASEPRI, r3
 8008baa:	f3bf 8f6f 	isb	sy
 8008bae:	f3bf 8f4f 	dsb	sy
 8008bb2:	617b      	str	r3, [r7, #20]
}
 8008bb4:	bf00      	nop
 8008bb6:	e7fe      	b.n	8008bb6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d01f      	beq.n	8008bfe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	61fb      	str	r3, [r7, #28]
 8008bc2:	e012      	b.n	8008bea <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008bc4:	68ba      	ldr	r2, [r7, #8]
 8008bc6:	69fb      	ldr	r3, [r7, #28]
 8008bc8:	4413      	add	r3, r2
 8008bca:	7819      	ldrb	r1, [r3, #0]
 8008bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	4413      	add	r3, r2
 8008bd2:	3334      	adds	r3, #52	; 0x34
 8008bd4:	460a      	mov	r2, r1
 8008bd6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008bd8:	68ba      	ldr	r2, [r7, #8]
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	4413      	add	r3, r2
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d006      	beq.n	8008bf2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	3301      	adds	r3, #1
 8008be8:	61fb      	str	r3, [r7, #28]
 8008bea:	69fb      	ldr	r3, [r7, #28]
 8008bec:	2b0f      	cmp	r3, #15
 8008bee:	d9e9      	bls.n	8008bc4 <prvInitialiseNewTask+0x64>
 8008bf0:	e000      	b.n	8008bf4 <prvInitialiseNewTask+0x94>
			{
				break;
 8008bf2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008bfc:	e003      	b.n	8008c06 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c00:	2200      	movs	r2, #0
 8008c02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c08:	2b37      	cmp	r3, #55	; 0x37
 8008c0a:	d901      	bls.n	8008c10 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c0c:	2337      	movs	r3, #55	; 0x37
 8008c0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c1a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c1e:	2200      	movs	r2, #0
 8008c20:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c24:	3304      	adds	r3, #4
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7ff f886 	bl	8007d38 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c2e:	3318      	adds	r3, #24
 8008c30:	4618      	mov	r0, r3
 8008c32:	f7ff f881 	bl	8007d38 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c4e:	2200      	movs	r2, #0
 8008c50:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c56:	2200      	movs	r2, #0
 8008c58:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c5e:	3354      	adds	r3, #84	; 0x54
 8008c60:	2260      	movs	r2, #96	; 0x60
 8008c62:	2100      	movs	r1, #0
 8008c64:	4618      	mov	r0, r3
 8008c66:	f002 f94a 	bl	800aefe <memset>
 8008c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c6c:	4a0c      	ldr	r2, [pc, #48]	; (8008ca0 <prvInitialiseNewTask+0x140>)
 8008c6e:	659a      	str	r2, [r3, #88]	; 0x58
 8008c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c72:	4a0c      	ldr	r2, [pc, #48]	; (8008ca4 <prvInitialiseNewTask+0x144>)
 8008c74:	65da      	str	r2, [r3, #92]	; 0x5c
 8008c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c78:	4a0b      	ldr	r2, [pc, #44]	; (8008ca8 <prvInitialiseNewTask+0x148>)
 8008c7a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c7c:	683a      	ldr	r2, [r7, #0]
 8008c7e:	68f9      	ldr	r1, [r7, #12]
 8008c80:	69b8      	ldr	r0, [r7, #24]
 8008c82:	f001 fbd3 	bl	800a42c <pxPortInitialiseStack>
 8008c86:	4602      	mov	r2, r0
 8008c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c8a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d002      	beq.n	8008c98 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c96:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c98:	bf00      	nop
 8008c9a:	3720      	adds	r7, #32
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	0800c150 	.word	0x0800c150
 8008ca4:	0800c170 	.word	0x0800c170
 8008ca8:	0800c130 	.word	0x0800c130

08008cac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b082      	sub	sp, #8
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008cb4:	f001 fce6 	bl	800a684 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008cb8:	4b2d      	ldr	r3, [pc, #180]	; (8008d70 <prvAddNewTaskToReadyList+0xc4>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	4a2c      	ldr	r2, [pc, #176]	; (8008d70 <prvAddNewTaskToReadyList+0xc4>)
 8008cc0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008cc2:	4b2c      	ldr	r3, [pc, #176]	; (8008d74 <prvAddNewTaskToReadyList+0xc8>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d109      	bne.n	8008cde <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008cca:	4a2a      	ldr	r2, [pc, #168]	; (8008d74 <prvAddNewTaskToReadyList+0xc8>)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008cd0:	4b27      	ldr	r3, [pc, #156]	; (8008d70 <prvAddNewTaskToReadyList+0xc4>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d110      	bne.n	8008cfa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008cd8:	f000 fcb6 	bl	8009648 <prvInitialiseTaskLists>
 8008cdc:	e00d      	b.n	8008cfa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008cde:	4b26      	ldr	r3, [pc, #152]	; (8008d78 <prvAddNewTaskToReadyList+0xcc>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d109      	bne.n	8008cfa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008ce6:	4b23      	ldr	r3, [pc, #140]	; (8008d74 <prvAddNewTaskToReadyList+0xc8>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d802      	bhi.n	8008cfa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008cf4:	4a1f      	ldr	r2, [pc, #124]	; (8008d74 <prvAddNewTaskToReadyList+0xc8>)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008cfa:	4b20      	ldr	r3, [pc, #128]	; (8008d7c <prvAddNewTaskToReadyList+0xd0>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	4a1e      	ldr	r2, [pc, #120]	; (8008d7c <prvAddNewTaskToReadyList+0xd0>)
 8008d02:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008d04:	4b1d      	ldr	r3, [pc, #116]	; (8008d7c <prvAddNewTaskToReadyList+0xd0>)
 8008d06:	681a      	ldr	r2, [r3, #0]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d10:	4b1b      	ldr	r3, [pc, #108]	; (8008d80 <prvAddNewTaskToReadyList+0xd4>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d903      	bls.n	8008d20 <prvAddNewTaskToReadyList+0x74>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d1c:	4a18      	ldr	r2, [pc, #96]	; (8008d80 <prvAddNewTaskToReadyList+0xd4>)
 8008d1e:	6013      	str	r3, [r2, #0]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d24:	4613      	mov	r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	4413      	add	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4a15      	ldr	r2, [pc, #84]	; (8008d84 <prvAddNewTaskToReadyList+0xd8>)
 8008d2e:	441a      	add	r2, r3
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	3304      	adds	r3, #4
 8008d34:	4619      	mov	r1, r3
 8008d36:	4610      	mov	r0, r2
 8008d38:	f7ff f80b 	bl	8007d52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d3c:	f001 fcd2 	bl	800a6e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d40:	4b0d      	ldr	r3, [pc, #52]	; (8008d78 <prvAddNewTaskToReadyList+0xcc>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d00e      	beq.n	8008d66 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d48:	4b0a      	ldr	r3, [pc, #40]	; (8008d74 <prvAddNewTaskToReadyList+0xc8>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d207      	bcs.n	8008d66 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d56:	4b0c      	ldr	r3, [pc, #48]	; (8008d88 <prvAddNewTaskToReadyList+0xdc>)
 8008d58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d5c:	601a      	str	r2, [r3, #0]
 8008d5e:	f3bf 8f4f 	dsb	sy
 8008d62:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d66:	bf00      	nop
 8008d68:	3708      	adds	r7, #8
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	20001584 	.word	0x20001584
 8008d74:	200010b0 	.word	0x200010b0
 8008d78:	20001590 	.word	0x20001590
 8008d7c:	200015a0 	.word	0x200015a0
 8008d80:	2000158c 	.word	0x2000158c
 8008d84:	200010b4 	.word	0x200010b4
 8008d88:	e000ed04 	.word	0xe000ed04

08008d8c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b08a      	sub	sp, #40	; 0x28
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008d96:	2300      	movs	r3, #0
 8008d98:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d10a      	bne.n	8008db6 <vTaskDelayUntil+0x2a>
	__asm volatile
 8008da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	617b      	str	r3, [r7, #20]
}
 8008db2:	bf00      	nop
 8008db4:	e7fe      	b.n	8008db4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d10a      	bne.n	8008dd2 <vTaskDelayUntil+0x46>
	__asm volatile
 8008dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc0:	f383 8811 	msr	BASEPRI, r3
 8008dc4:	f3bf 8f6f 	isb	sy
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	613b      	str	r3, [r7, #16]
}
 8008dce:	bf00      	nop
 8008dd0:	e7fe      	b.n	8008dd0 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8008dd2:	4b2a      	ldr	r3, [pc, #168]	; (8008e7c <vTaskDelayUntil+0xf0>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d00a      	beq.n	8008df0 <vTaskDelayUntil+0x64>
	__asm volatile
 8008dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dde:	f383 8811 	msr	BASEPRI, r3
 8008de2:	f3bf 8f6f 	isb	sy
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	60fb      	str	r3, [r7, #12]
}
 8008dec:	bf00      	nop
 8008dee:	e7fe      	b.n	8008dee <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8008df0:	f000 f8ee 	bl	8008fd0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008df4:	4b22      	ldr	r3, [pc, #136]	; (8008e80 <vTaskDelayUntil+0xf4>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	683a      	ldr	r2, [r7, #0]
 8008e00:	4413      	add	r3, r2
 8008e02:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	6a3a      	ldr	r2, [r7, #32]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d20b      	bcs.n	8008e26 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	69fa      	ldr	r2, [r7, #28]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d211      	bcs.n	8008e3c <vTaskDelayUntil+0xb0>
 8008e18:	69fa      	ldr	r2, [r7, #28]
 8008e1a:	6a3b      	ldr	r3, [r7, #32]
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d90d      	bls.n	8008e3c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8008e20:	2301      	movs	r3, #1
 8008e22:	627b      	str	r3, [r7, #36]	; 0x24
 8008e24:	e00a      	b.n	8008e3c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	69fa      	ldr	r2, [r7, #28]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d303      	bcc.n	8008e38 <vTaskDelayUntil+0xac>
 8008e30:	69fa      	ldr	r2, [r7, #28]
 8008e32:	6a3b      	ldr	r3, [r7, #32]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d901      	bls.n	8008e3c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	69fa      	ldr	r2, [r7, #28]
 8008e40:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d006      	beq.n	8008e56 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008e48:	69fa      	ldr	r2, [r7, #28]
 8008e4a:	6a3b      	ldr	r3, [r7, #32]
 8008e4c:	1ad3      	subs	r3, r2, r3
 8008e4e:	2100      	movs	r1, #0
 8008e50:	4618      	mov	r0, r3
 8008e52:	f000 ff49 	bl	8009ce8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008e56:	f000 f8c9 	bl	8008fec <xTaskResumeAll>
 8008e5a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d107      	bne.n	8008e72 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8008e62:	4b08      	ldr	r3, [pc, #32]	; (8008e84 <vTaskDelayUntil+0xf8>)
 8008e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e68:	601a      	str	r2, [r3, #0]
 8008e6a:	f3bf 8f4f 	dsb	sy
 8008e6e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008e72:	bf00      	nop
 8008e74:	3728      	adds	r7, #40	; 0x28
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
 8008e7a:	bf00      	nop
 8008e7c:	200015ac 	.word	0x200015ac
 8008e80:	20001588 	.word	0x20001588
 8008e84:	e000ed04 	.word	0xe000ed04

08008e88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008e90:	2300      	movs	r3, #0
 8008e92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d017      	beq.n	8008eca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008e9a:	4b13      	ldr	r3, [pc, #76]	; (8008ee8 <vTaskDelay+0x60>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d00a      	beq.n	8008eb8 <vTaskDelay+0x30>
	__asm volatile
 8008ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea6:	f383 8811 	msr	BASEPRI, r3
 8008eaa:	f3bf 8f6f 	isb	sy
 8008eae:	f3bf 8f4f 	dsb	sy
 8008eb2:	60bb      	str	r3, [r7, #8]
}
 8008eb4:	bf00      	nop
 8008eb6:	e7fe      	b.n	8008eb6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008eb8:	f000 f88a 	bl	8008fd0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008ebc:	2100      	movs	r1, #0
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f000 ff12 	bl	8009ce8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008ec4:	f000 f892 	bl	8008fec <xTaskResumeAll>
 8008ec8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d107      	bne.n	8008ee0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008ed0:	4b06      	ldr	r3, [pc, #24]	; (8008eec <vTaskDelay+0x64>)
 8008ed2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ed6:	601a      	str	r2, [r3, #0]
 8008ed8:	f3bf 8f4f 	dsb	sy
 8008edc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ee0:	bf00      	nop
 8008ee2:	3710      	adds	r7, #16
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}
 8008ee8:	200015ac 	.word	0x200015ac
 8008eec:	e000ed04 	.word	0xe000ed04

08008ef0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b08a      	sub	sp, #40	; 0x28
 8008ef4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008efa:	2300      	movs	r3, #0
 8008efc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008efe:	463a      	mov	r2, r7
 8008f00:	1d39      	adds	r1, r7, #4
 8008f02:	f107 0308 	add.w	r3, r7, #8
 8008f06:	4618      	mov	r0, r3
 8008f08:	f7fe fec2 	bl	8007c90 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008f0c:	6839      	ldr	r1, [r7, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	68ba      	ldr	r2, [r7, #8]
 8008f12:	9202      	str	r2, [sp, #8]
 8008f14:	9301      	str	r3, [sp, #4]
 8008f16:	2300      	movs	r3, #0
 8008f18:	9300      	str	r3, [sp, #0]
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	460a      	mov	r2, r1
 8008f1e:	4924      	ldr	r1, [pc, #144]	; (8008fb0 <vTaskStartScheduler+0xc0>)
 8008f20:	4824      	ldr	r0, [pc, #144]	; (8008fb4 <vTaskStartScheduler+0xc4>)
 8008f22:	f7ff fd7b 	bl	8008a1c <xTaskCreateStatic>
 8008f26:	4603      	mov	r3, r0
 8008f28:	4a23      	ldr	r2, [pc, #140]	; (8008fb8 <vTaskStartScheduler+0xc8>)
 8008f2a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008f2c:	4b22      	ldr	r3, [pc, #136]	; (8008fb8 <vTaskStartScheduler+0xc8>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d002      	beq.n	8008f3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008f34:	2301      	movs	r3, #1
 8008f36:	617b      	str	r3, [r7, #20]
 8008f38:	e001      	b.n	8008f3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d102      	bne.n	8008f4a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008f44:	f000 ff24 	bl	8009d90 <xTimerCreateTimerTask>
 8008f48:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d11b      	bne.n	8008f88 <vTaskStartScheduler+0x98>
	__asm volatile
 8008f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f54:	f383 8811 	msr	BASEPRI, r3
 8008f58:	f3bf 8f6f 	isb	sy
 8008f5c:	f3bf 8f4f 	dsb	sy
 8008f60:	613b      	str	r3, [r7, #16]
}
 8008f62:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008f64:	4b15      	ldr	r3, [pc, #84]	; (8008fbc <vTaskStartScheduler+0xcc>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	3354      	adds	r3, #84	; 0x54
 8008f6a:	4a15      	ldr	r2, [pc, #84]	; (8008fc0 <vTaskStartScheduler+0xd0>)
 8008f6c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008f6e:	4b15      	ldr	r3, [pc, #84]	; (8008fc4 <vTaskStartScheduler+0xd4>)
 8008f70:	f04f 32ff 	mov.w	r2, #4294967295
 8008f74:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008f76:	4b14      	ldr	r3, [pc, #80]	; (8008fc8 <vTaskStartScheduler+0xd8>)
 8008f78:	2201      	movs	r2, #1
 8008f7a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008f7c:	4b13      	ldr	r3, [pc, #76]	; (8008fcc <vTaskStartScheduler+0xdc>)
 8008f7e:	2200      	movs	r2, #0
 8008f80:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008f82:	f001 fadd 	bl	800a540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008f86:	e00e      	b.n	8008fa6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f8e:	d10a      	bne.n	8008fa6 <vTaskStartScheduler+0xb6>
	__asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	60fb      	str	r3, [r7, #12]
}
 8008fa2:	bf00      	nop
 8008fa4:	e7fe      	b.n	8008fa4 <vTaskStartScheduler+0xb4>
}
 8008fa6:	bf00      	nop
 8008fa8:	3718      	adds	r7, #24
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	bf00      	nop
 8008fb0:	0800c010 	.word	0x0800c010
 8008fb4:	08009619 	.word	0x08009619
 8008fb8:	200015a8 	.word	0x200015a8
 8008fbc:	200010b0 	.word	0x200010b0
 8008fc0:	20000010 	.word	0x20000010
 8008fc4:	200015a4 	.word	0x200015a4
 8008fc8:	20001590 	.word	0x20001590
 8008fcc:	20001588 	.word	0x20001588

08008fd0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008fd4:	4b04      	ldr	r3, [pc, #16]	; (8008fe8 <vTaskSuspendAll+0x18>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	3301      	adds	r3, #1
 8008fda:	4a03      	ldr	r2, [pc, #12]	; (8008fe8 <vTaskSuspendAll+0x18>)
 8008fdc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008fde:	bf00      	nop
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr
 8008fe8:	200015ac 	.word	0x200015ac

08008fec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ffa:	4b42      	ldr	r3, [pc, #264]	; (8009104 <xTaskResumeAll+0x118>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d10a      	bne.n	8009018 <xTaskResumeAll+0x2c>
	__asm volatile
 8009002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009006:	f383 8811 	msr	BASEPRI, r3
 800900a:	f3bf 8f6f 	isb	sy
 800900e:	f3bf 8f4f 	dsb	sy
 8009012:	603b      	str	r3, [r7, #0]
}
 8009014:	bf00      	nop
 8009016:	e7fe      	b.n	8009016 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009018:	f001 fb34 	bl	800a684 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800901c:	4b39      	ldr	r3, [pc, #228]	; (8009104 <xTaskResumeAll+0x118>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	3b01      	subs	r3, #1
 8009022:	4a38      	ldr	r2, [pc, #224]	; (8009104 <xTaskResumeAll+0x118>)
 8009024:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009026:	4b37      	ldr	r3, [pc, #220]	; (8009104 <xTaskResumeAll+0x118>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d162      	bne.n	80090f4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800902e:	4b36      	ldr	r3, [pc, #216]	; (8009108 <xTaskResumeAll+0x11c>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d05e      	beq.n	80090f4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009036:	e02f      	b.n	8009098 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009038:	4b34      	ldr	r3, [pc, #208]	; (800910c <xTaskResumeAll+0x120>)
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	3318      	adds	r3, #24
 8009044:	4618      	mov	r0, r3
 8009046:	f7fe fee1 	bl	8007e0c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	3304      	adds	r3, #4
 800904e:	4618      	mov	r0, r3
 8009050:	f7fe fedc 	bl	8007e0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009058:	4b2d      	ldr	r3, [pc, #180]	; (8009110 <xTaskResumeAll+0x124>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	429a      	cmp	r2, r3
 800905e:	d903      	bls.n	8009068 <xTaskResumeAll+0x7c>
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009064:	4a2a      	ldr	r2, [pc, #168]	; (8009110 <xTaskResumeAll+0x124>)
 8009066:	6013      	str	r3, [r2, #0]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800906c:	4613      	mov	r3, r2
 800906e:	009b      	lsls	r3, r3, #2
 8009070:	4413      	add	r3, r2
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	4a27      	ldr	r2, [pc, #156]	; (8009114 <xTaskResumeAll+0x128>)
 8009076:	441a      	add	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	3304      	adds	r3, #4
 800907c:	4619      	mov	r1, r3
 800907e:	4610      	mov	r0, r2
 8009080:	f7fe fe67 	bl	8007d52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009088:	4b23      	ldr	r3, [pc, #140]	; (8009118 <xTaskResumeAll+0x12c>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800908e:	429a      	cmp	r2, r3
 8009090:	d302      	bcc.n	8009098 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009092:	4b22      	ldr	r3, [pc, #136]	; (800911c <xTaskResumeAll+0x130>)
 8009094:	2201      	movs	r2, #1
 8009096:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009098:	4b1c      	ldr	r3, [pc, #112]	; (800910c <xTaskResumeAll+0x120>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d1cb      	bne.n	8009038 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d001      	beq.n	80090aa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80090a6:	f000 fb71 	bl	800978c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80090aa:	4b1d      	ldr	r3, [pc, #116]	; (8009120 <xTaskResumeAll+0x134>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d010      	beq.n	80090d8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80090b6:	f000 f859 	bl	800916c <xTaskIncrementTick>
 80090ba:	4603      	mov	r3, r0
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d002      	beq.n	80090c6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80090c0:	4b16      	ldr	r3, [pc, #88]	; (800911c <xTaskResumeAll+0x130>)
 80090c2:	2201      	movs	r2, #1
 80090c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	3b01      	subs	r3, #1
 80090ca:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d1f1      	bne.n	80090b6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80090d2:	4b13      	ldr	r3, [pc, #76]	; (8009120 <xTaskResumeAll+0x134>)
 80090d4:	2200      	movs	r2, #0
 80090d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80090d8:	4b10      	ldr	r3, [pc, #64]	; (800911c <xTaskResumeAll+0x130>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d009      	beq.n	80090f4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80090e0:	2301      	movs	r3, #1
 80090e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80090e4:	4b0f      	ldr	r3, [pc, #60]	; (8009124 <xTaskResumeAll+0x138>)
 80090e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090ea:	601a      	str	r2, [r3, #0]
 80090ec:	f3bf 8f4f 	dsb	sy
 80090f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80090f4:	f001 faf6 	bl	800a6e4 <vPortExitCritical>

	return xAlreadyYielded;
 80090f8:	68bb      	ldr	r3, [r7, #8]
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3710      	adds	r7, #16
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
 8009102:	bf00      	nop
 8009104:	200015ac 	.word	0x200015ac
 8009108:	20001584 	.word	0x20001584
 800910c:	20001544 	.word	0x20001544
 8009110:	2000158c 	.word	0x2000158c
 8009114:	200010b4 	.word	0x200010b4
 8009118:	200010b0 	.word	0x200010b0
 800911c:	20001598 	.word	0x20001598
 8009120:	20001594 	.word	0x20001594
 8009124:	e000ed04 	.word	0xe000ed04

08009128 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800912e:	4b05      	ldr	r3, [pc, #20]	; (8009144 <xTaskGetTickCount+0x1c>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009134:	687b      	ldr	r3, [r7, #4]
}
 8009136:	4618      	mov	r0, r3
 8009138:	370c      	adds	r7, #12
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	20001588 	.word	0x20001588

08009148 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800914e:	f001 fb7b 	bl	800a848 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009152:	2300      	movs	r3, #0
 8009154:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009156:	4b04      	ldr	r3, [pc, #16]	; (8009168 <xTaskGetTickCountFromISR+0x20>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800915c:	683b      	ldr	r3, [r7, #0]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3708      	adds	r7, #8
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	20001588 	.word	0x20001588

0800916c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b086      	sub	sp, #24
 8009170:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009172:	2300      	movs	r3, #0
 8009174:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009176:	4b4f      	ldr	r3, [pc, #316]	; (80092b4 <xTaskIncrementTick+0x148>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	f040 808f 	bne.w	800929e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009180:	4b4d      	ldr	r3, [pc, #308]	; (80092b8 <xTaskIncrementTick+0x14c>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	3301      	adds	r3, #1
 8009186:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009188:	4a4b      	ldr	r2, [pc, #300]	; (80092b8 <xTaskIncrementTick+0x14c>)
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d120      	bne.n	80091d6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009194:	4b49      	ldr	r3, [pc, #292]	; (80092bc <xTaskIncrementTick+0x150>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00a      	beq.n	80091b4 <xTaskIncrementTick+0x48>
	__asm volatile
 800919e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a2:	f383 8811 	msr	BASEPRI, r3
 80091a6:	f3bf 8f6f 	isb	sy
 80091aa:	f3bf 8f4f 	dsb	sy
 80091ae:	603b      	str	r3, [r7, #0]
}
 80091b0:	bf00      	nop
 80091b2:	e7fe      	b.n	80091b2 <xTaskIncrementTick+0x46>
 80091b4:	4b41      	ldr	r3, [pc, #260]	; (80092bc <xTaskIncrementTick+0x150>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	60fb      	str	r3, [r7, #12]
 80091ba:	4b41      	ldr	r3, [pc, #260]	; (80092c0 <xTaskIncrementTick+0x154>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a3f      	ldr	r2, [pc, #252]	; (80092bc <xTaskIncrementTick+0x150>)
 80091c0:	6013      	str	r3, [r2, #0]
 80091c2:	4a3f      	ldr	r2, [pc, #252]	; (80092c0 <xTaskIncrementTick+0x154>)
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6013      	str	r3, [r2, #0]
 80091c8:	4b3e      	ldr	r3, [pc, #248]	; (80092c4 <xTaskIncrementTick+0x158>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	3301      	adds	r3, #1
 80091ce:	4a3d      	ldr	r2, [pc, #244]	; (80092c4 <xTaskIncrementTick+0x158>)
 80091d0:	6013      	str	r3, [r2, #0]
 80091d2:	f000 fadb 	bl	800978c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80091d6:	4b3c      	ldr	r3, [pc, #240]	; (80092c8 <xTaskIncrementTick+0x15c>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	693a      	ldr	r2, [r7, #16]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d349      	bcc.n	8009274 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80091e0:	4b36      	ldr	r3, [pc, #216]	; (80092bc <xTaskIncrementTick+0x150>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d104      	bne.n	80091f4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091ea:	4b37      	ldr	r3, [pc, #220]	; (80092c8 <xTaskIncrementTick+0x15c>)
 80091ec:	f04f 32ff 	mov.w	r2, #4294967295
 80091f0:	601a      	str	r2, [r3, #0]
					break;
 80091f2:	e03f      	b.n	8009274 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091f4:	4b31      	ldr	r3, [pc, #196]	; (80092bc <xTaskIncrementTick+0x150>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	68db      	ldr	r3, [r3, #12]
 80091fa:	68db      	ldr	r3, [r3, #12]
 80091fc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009204:	693a      	ldr	r2, [r7, #16]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	429a      	cmp	r2, r3
 800920a:	d203      	bcs.n	8009214 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800920c:	4a2e      	ldr	r2, [pc, #184]	; (80092c8 <xTaskIncrementTick+0x15c>)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009212:	e02f      	b.n	8009274 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	3304      	adds	r3, #4
 8009218:	4618      	mov	r0, r3
 800921a:	f7fe fdf7 	bl	8007e0c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009222:	2b00      	cmp	r3, #0
 8009224:	d004      	beq.n	8009230 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	3318      	adds	r3, #24
 800922a:	4618      	mov	r0, r3
 800922c:	f7fe fdee 	bl	8007e0c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009234:	4b25      	ldr	r3, [pc, #148]	; (80092cc <xTaskIncrementTick+0x160>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	429a      	cmp	r2, r3
 800923a:	d903      	bls.n	8009244 <xTaskIncrementTick+0xd8>
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009240:	4a22      	ldr	r2, [pc, #136]	; (80092cc <xTaskIncrementTick+0x160>)
 8009242:	6013      	str	r3, [r2, #0]
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009248:	4613      	mov	r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	4413      	add	r3, r2
 800924e:	009b      	lsls	r3, r3, #2
 8009250:	4a1f      	ldr	r2, [pc, #124]	; (80092d0 <xTaskIncrementTick+0x164>)
 8009252:	441a      	add	r2, r3
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	3304      	adds	r3, #4
 8009258:	4619      	mov	r1, r3
 800925a:	4610      	mov	r0, r2
 800925c:	f7fe fd79 	bl	8007d52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009264:	4b1b      	ldr	r3, [pc, #108]	; (80092d4 <xTaskIncrementTick+0x168>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800926a:	429a      	cmp	r2, r3
 800926c:	d3b8      	bcc.n	80091e0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800926e:	2301      	movs	r3, #1
 8009270:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009272:	e7b5      	b.n	80091e0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009274:	4b17      	ldr	r3, [pc, #92]	; (80092d4 <xTaskIncrementTick+0x168>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800927a:	4915      	ldr	r1, [pc, #84]	; (80092d0 <xTaskIncrementTick+0x164>)
 800927c:	4613      	mov	r3, r2
 800927e:	009b      	lsls	r3, r3, #2
 8009280:	4413      	add	r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	440b      	add	r3, r1
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2b01      	cmp	r3, #1
 800928a:	d901      	bls.n	8009290 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800928c:	2301      	movs	r3, #1
 800928e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009290:	4b11      	ldr	r3, [pc, #68]	; (80092d8 <xTaskIncrementTick+0x16c>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d007      	beq.n	80092a8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009298:	2301      	movs	r3, #1
 800929a:	617b      	str	r3, [r7, #20]
 800929c:	e004      	b.n	80092a8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800929e:	4b0f      	ldr	r3, [pc, #60]	; (80092dc <xTaskIncrementTick+0x170>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	3301      	adds	r3, #1
 80092a4:	4a0d      	ldr	r2, [pc, #52]	; (80092dc <xTaskIncrementTick+0x170>)
 80092a6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80092a8:	697b      	ldr	r3, [r7, #20]
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3718      	adds	r7, #24
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}
 80092b2:	bf00      	nop
 80092b4:	200015ac 	.word	0x200015ac
 80092b8:	20001588 	.word	0x20001588
 80092bc:	2000153c 	.word	0x2000153c
 80092c0:	20001540 	.word	0x20001540
 80092c4:	2000159c 	.word	0x2000159c
 80092c8:	200015a4 	.word	0x200015a4
 80092cc:	2000158c 	.word	0x2000158c
 80092d0:	200010b4 	.word	0x200010b4
 80092d4:	200010b0 	.word	0x200010b0
 80092d8:	20001598 	.word	0x20001598
 80092dc:	20001594 	.word	0x20001594

080092e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80092e6:	4b2a      	ldr	r3, [pc, #168]	; (8009390 <vTaskSwitchContext+0xb0>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d003      	beq.n	80092f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80092ee:	4b29      	ldr	r3, [pc, #164]	; (8009394 <vTaskSwitchContext+0xb4>)
 80092f0:	2201      	movs	r2, #1
 80092f2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80092f4:	e046      	b.n	8009384 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80092f6:	4b27      	ldr	r3, [pc, #156]	; (8009394 <vTaskSwitchContext+0xb4>)
 80092f8:	2200      	movs	r2, #0
 80092fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092fc:	4b26      	ldr	r3, [pc, #152]	; (8009398 <vTaskSwitchContext+0xb8>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	60fb      	str	r3, [r7, #12]
 8009302:	e010      	b.n	8009326 <vTaskSwitchContext+0x46>
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d10a      	bne.n	8009320 <vTaskSwitchContext+0x40>
	__asm volatile
 800930a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800930e:	f383 8811 	msr	BASEPRI, r3
 8009312:	f3bf 8f6f 	isb	sy
 8009316:	f3bf 8f4f 	dsb	sy
 800931a:	607b      	str	r3, [r7, #4]
}
 800931c:	bf00      	nop
 800931e:	e7fe      	b.n	800931e <vTaskSwitchContext+0x3e>
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	3b01      	subs	r3, #1
 8009324:	60fb      	str	r3, [r7, #12]
 8009326:	491d      	ldr	r1, [pc, #116]	; (800939c <vTaskSwitchContext+0xbc>)
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	4613      	mov	r3, r2
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	4413      	add	r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	440b      	add	r3, r1
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d0e4      	beq.n	8009304 <vTaskSwitchContext+0x24>
 800933a:	68fa      	ldr	r2, [r7, #12]
 800933c:	4613      	mov	r3, r2
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	4413      	add	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	4a15      	ldr	r2, [pc, #84]	; (800939c <vTaskSwitchContext+0xbc>)
 8009346:	4413      	add	r3, r2
 8009348:	60bb      	str	r3, [r7, #8]
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	685b      	ldr	r3, [r3, #4]
 800934e:	685a      	ldr	r2, [r3, #4]
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	605a      	str	r2, [r3, #4]
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	685a      	ldr	r2, [r3, #4]
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	3308      	adds	r3, #8
 800935c:	429a      	cmp	r2, r3
 800935e:	d104      	bne.n	800936a <vTaskSwitchContext+0x8a>
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	685a      	ldr	r2, [r3, #4]
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	605a      	str	r2, [r3, #4]
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	4a0b      	ldr	r2, [pc, #44]	; (80093a0 <vTaskSwitchContext+0xc0>)
 8009372:	6013      	str	r3, [r2, #0]
 8009374:	4a08      	ldr	r2, [pc, #32]	; (8009398 <vTaskSwitchContext+0xb8>)
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800937a:	4b09      	ldr	r3, [pc, #36]	; (80093a0 <vTaskSwitchContext+0xc0>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	3354      	adds	r3, #84	; 0x54
 8009380:	4a08      	ldr	r2, [pc, #32]	; (80093a4 <vTaskSwitchContext+0xc4>)
 8009382:	6013      	str	r3, [r2, #0]
}
 8009384:	bf00      	nop
 8009386:	3714      	adds	r7, #20
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr
 8009390:	200015ac 	.word	0x200015ac
 8009394:	20001598 	.word	0x20001598
 8009398:	2000158c 	.word	0x2000158c
 800939c:	200010b4 	.word	0x200010b4
 80093a0:	200010b0 	.word	0x200010b0
 80093a4:	20000010 	.word	0x20000010

080093a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d10a      	bne.n	80093ce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80093b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093bc:	f383 8811 	msr	BASEPRI, r3
 80093c0:	f3bf 8f6f 	isb	sy
 80093c4:	f3bf 8f4f 	dsb	sy
 80093c8:	60fb      	str	r3, [r7, #12]
}
 80093ca:	bf00      	nop
 80093cc:	e7fe      	b.n	80093cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80093ce:	4b07      	ldr	r3, [pc, #28]	; (80093ec <vTaskPlaceOnEventList+0x44>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	3318      	adds	r3, #24
 80093d4:	4619      	mov	r1, r3
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f7fe fcdf 	bl	8007d9a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80093dc:	2101      	movs	r1, #1
 80093de:	6838      	ldr	r0, [r7, #0]
 80093e0:	f000 fc82 	bl	8009ce8 <prvAddCurrentTaskToDelayedList>
}
 80093e4:	bf00      	nop
 80093e6:	3710      	adds	r7, #16
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}
 80093ec:	200010b0 	.word	0x200010b0

080093f0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b086      	sub	sp, #24
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d10a      	bne.n	8009418 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009406:	f383 8811 	msr	BASEPRI, r3
 800940a:	f3bf 8f6f 	isb	sy
 800940e:	f3bf 8f4f 	dsb	sy
 8009412:	617b      	str	r3, [r7, #20]
}
 8009414:	bf00      	nop
 8009416:	e7fe      	b.n	8009416 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009418:	4b0a      	ldr	r3, [pc, #40]	; (8009444 <vTaskPlaceOnEventListRestricted+0x54>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	3318      	adds	r3, #24
 800941e:	4619      	mov	r1, r3
 8009420:	68f8      	ldr	r0, [r7, #12]
 8009422:	f7fe fc96 	bl	8007d52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d002      	beq.n	8009432 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800942c:	f04f 33ff 	mov.w	r3, #4294967295
 8009430:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009432:	6879      	ldr	r1, [r7, #4]
 8009434:	68b8      	ldr	r0, [r7, #8]
 8009436:	f000 fc57 	bl	8009ce8 <prvAddCurrentTaskToDelayedList>
	}
 800943a:	bf00      	nop
 800943c:	3718      	adds	r7, #24
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	200010b0 	.word	0x200010b0

08009448 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b086      	sub	sp, #24
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	68db      	ldr	r3, [r3, #12]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d10a      	bne.n	8009474 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800945e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009462:	f383 8811 	msr	BASEPRI, r3
 8009466:	f3bf 8f6f 	isb	sy
 800946a:	f3bf 8f4f 	dsb	sy
 800946e:	60fb      	str	r3, [r7, #12]
}
 8009470:	bf00      	nop
 8009472:	e7fe      	b.n	8009472 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	3318      	adds	r3, #24
 8009478:	4618      	mov	r0, r3
 800947a:	f7fe fcc7 	bl	8007e0c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800947e:	4b1e      	ldr	r3, [pc, #120]	; (80094f8 <xTaskRemoveFromEventList+0xb0>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d11d      	bne.n	80094c2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	3304      	adds	r3, #4
 800948a:	4618      	mov	r0, r3
 800948c:	f7fe fcbe 	bl	8007e0c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009494:	4b19      	ldr	r3, [pc, #100]	; (80094fc <xTaskRemoveFromEventList+0xb4>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	429a      	cmp	r2, r3
 800949a:	d903      	bls.n	80094a4 <xTaskRemoveFromEventList+0x5c>
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094a0:	4a16      	ldr	r2, [pc, #88]	; (80094fc <xTaskRemoveFromEventList+0xb4>)
 80094a2:	6013      	str	r3, [r2, #0]
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094a8:	4613      	mov	r3, r2
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	4413      	add	r3, r2
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	4a13      	ldr	r2, [pc, #76]	; (8009500 <xTaskRemoveFromEventList+0xb8>)
 80094b2:	441a      	add	r2, r3
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	3304      	adds	r3, #4
 80094b8:	4619      	mov	r1, r3
 80094ba:	4610      	mov	r0, r2
 80094bc:	f7fe fc49 	bl	8007d52 <vListInsertEnd>
 80094c0:	e005      	b.n	80094ce <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	3318      	adds	r3, #24
 80094c6:	4619      	mov	r1, r3
 80094c8:	480e      	ldr	r0, [pc, #56]	; (8009504 <xTaskRemoveFromEventList+0xbc>)
 80094ca:	f7fe fc42 	bl	8007d52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094d2:	4b0d      	ldr	r3, [pc, #52]	; (8009508 <xTaskRemoveFromEventList+0xc0>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094d8:	429a      	cmp	r2, r3
 80094da:	d905      	bls.n	80094e8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80094dc:	2301      	movs	r3, #1
 80094de:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80094e0:	4b0a      	ldr	r3, [pc, #40]	; (800950c <xTaskRemoveFromEventList+0xc4>)
 80094e2:	2201      	movs	r2, #1
 80094e4:	601a      	str	r2, [r3, #0]
 80094e6:	e001      	b.n	80094ec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80094e8:	2300      	movs	r3, #0
 80094ea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80094ec:	697b      	ldr	r3, [r7, #20]
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3718      	adds	r7, #24
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	200015ac 	.word	0x200015ac
 80094fc:	2000158c 	.word	0x2000158c
 8009500:	200010b4 	.word	0x200010b4
 8009504:	20001544 	.word	0x20001544
 8009508:	200010b0 	.word	0x200010b0
 800950c:	20001598 	.word	0x20001598

08009510 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009510:	b480      	push	{r7}
 8009512:	b083      	sub	sp, #12
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009518:	4b06      	ldr	r3, [pc, #24]	; (8009534 <vTaskInternalSetTimeOutState+0x24>)
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009520:	4b05      	ldr	r3, [pc, #20]	; (8009538 <vTaskInternalSetTimeOutState+0x28>)
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	605a      	str	r2, [r3, #4]
}
 8009528:	bf00      	nop
 800952a:	370c      	adds	r7, #12
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr
 8009534:	2000159c 	.word	0x2000159c
 8009538:	20001588 	.word	0x20001588

0800953c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b088      	sub	sp, #32
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d10a      	bne.n	8009562 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800954c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009550:	f383 8811 	msr	BASEPRI, r3
 8009554:	f3bf 8f6f 	isb	sy
 8009558:	f3bf 8f4f 	dsb	sy
 800955c:	613b      	str	r3, [r7, #16]
}
 800955e:	bf00      	nop
 8009560:	e7fe      	b.n	8009560 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d10a      	bne.n	800957e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800956c:	f383 8811 	msr	BASEPRI, r3
 8009570:	f3bf 8f6f 	isb	sy
 8009574:	f3bf 8f4f 	dsb	sy
 8009578:	60fb      	str	r3, [r7, #12]
}
 800957a:	bf00      	nop
 800957c:	e7fe      	b.n	800957c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800957e:	f001 f881 	bl	800a684 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009582:	4b1d      	ldr	r3, [pc, #116]	; (80095f8 <xTaskCheckForTimeOut+0xbc>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	69ba      	ldr	r2, [r7, #24]
 800958e:	1ad3      	subs	r3, r2, r3
 8009590:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800959a:	d102      	bne.n	80095a2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800959c:	2300      	movs	r3, #0
 800959e:	61fb      	str	r3, [r7, #28]
 80095a0:	e023      	b.n	80095ea <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	4b15      	ldr	r3, [pc, #84]	; (80095fc <xTaskCheckForTimeOut+0xc0>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d007      	beq.n	80095be <xTaskCheckForTimeOut+0x82>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	69ba      	ldr	r2, [r7, #24]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d302      	bcc.n	80095be <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80095b8:	2301      	movs	r3, #1
 80095ba:	61fb      	str	r3, [r7, #28]
 80095bc:	e015      	b.n	80095ea <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	697a      	ldr	r2, [r7, #20]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d20b      	bcs.n	80095e0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	1ad2      	subs	r2, r2, r3
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f7ff ff9b 	bl	8009510 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80095da:	2300      	movs	r3, #0
 80095dc:	61fb      	str	r3, [r7, #28]
 80095de:	e004      	b.n	80095ea <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	2200      	movs	r2, #0
 80095e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80095e6:	2301      	movs	r3, #1
 80095e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80095ea:	f001 f87b 	bl	800a6e4 <vPortExitCritical>

	return xReturn;
 80095ee:	69fb      	ldr	r3, [r7, #28]
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3720      	adds	r7, #32
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}
 80095f8:	20001588 	.word	0x20001588
 80095fc:	2000159c 	.word	0x2000159c

08009600 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009600:	b480      	push	{r7}
 8009602:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009604:	4b03      	ldr	r3, [pc, #12]	; (8009614 <vTaskMissedYield+0x14>)
 8009606:	2201      	movs	r2, #1
 8009608:	601a      	str	r2, [r3, #0]
}
 800960a:	bf00      	nop
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr
 8009614:	20001598 	.word	0x20001598

08009618 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009620:	f000 f852 	bl	80096c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009624:	4b06      	ldr	r3, [pc, #24]	; (8009640 <prvIdleTask+0x28>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2b01      	cmp	r3, #1
 800962a:	d9f9      	bls.n	8009620 <prvIdleTask+0x8>
			{
				taskYIELD();
 800962c:	4b05      	ldr	r3, [pc, #20]	; (8009644 <prvIdleTask+0x2c>)
 800962e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009632:	601a      	str	r2, [r3, #0]
 8009634:	f3bf 8f4f 	dsb	sy
 8009638:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800963c:	e7f0      	b.n	8009620 <prvIdleTask+0x8>
 800963e:	bf00      	nop
 8009640:	200010b4 	.word	0x200010b4
 8009644:	e000ed04 	.word	0xe000ed04

08009648 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800964e:	2300      	movs	r3, #0
 8009650:	607b      	str	r3, [r7, #4]
 8009652:	e00c      	b.n	800966e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	4613      	mov	r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	4413      	add	r3, r2
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	4a12      	ldr	r2, [pc, #72]	; (80096a8 <prvInitialiseTaskLists+0x60>)
 8009660:	4413      	add	r3, r2
 8009662:	4618      	mov	r0, r3
 8009664:	f7fe fb48 	bl	8007cf8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	3301      	adds	r3, #1
 800966c:	607b      	str	r3, [r7, #4]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2b37      	cmp	r3, #55	; 0x37
 8009672:	d9ef      	bls.n	8009654 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009674:	480d      	ldr	r0, [pc, #52]	; (80096ac <prvInitialiseTaskLists+0x64>)
 8009676:	f7fe fb3f 	bl	8007cf8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800967a:	480d      	ldr	r0, [pc, #52]	; (80096b0 <prvInitialiseTaskLists+0x68>)
 800967c:	f7fe fb3c 	bl	8007cf8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009680:	480c      	ldr	r0, [pc, #48]	; (80096b4 <prvInitialiseTaskLists+0x6c>)
 8009682:	f7fe fb39 	bl	8007cf8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009686:	480c      	ldr	r0, [pc, #48]	; (80096b8 <prvInitialiseTaskLists+0x70>)
 8009688:	f7fe fb36 	bl	8007cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800968c:	480b      	ldr	r0, [pc, #44]	; (80096bc <prvInitialiseTaskLists+0x74>)
 800968e:	f7fe fb33 	bl	8007cf8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009692:	4b0b      	ldr	r3, [pc, #44]	; (80096c0 <prvInitialiseTaskLists+0x78>)
 8009694:	4a05      	ldr	r2, [pc, #20]	; (80096ac <prvInitialiseTaskLists+0x64>)
 8009696:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009698:	4b0a      	ldr	r3, [pc, #40]	; (80096c4 <prvInitialiseTaskLists+0x7c>)
 800969a:	4a05      	ldr	r2, [pc, #20]	; (80096b0 <prvInitialiseTaskLists+0x68>)
 800969c:	601a      	str	r2, [r3, #0]
}
 800969e:	bf00      	nop
 80096a0:	3708      	adds	r7, #8
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	200010b4 	.word	0x200010b4
 80096ac:	20001514 	.word	0x20001514
 80096b0:	20001528 	.word	0x20001528
 80096b4:	20001544 	.word	0x20001544
 80096b8:	20001558 	.word	0x20001558
 80096bc:	20001570 	.word	0x20001570
 80096c0:	2000153c 	.word	0x2000153c
 80096c4:	20001540 	.word	0x20001540

080096c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80096ce:	e019      	b.n	8009704 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80096d0:	f000 ffd8 	bl	800a684 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096d4:	4b10      	ldr	r3, [pc, #64]	; (8009718 <prvCheckTasksWaitingTermination+0x50>)
 80096d6:	68db      	ldr	r3, [r3, #12]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	3304      	adds	r3, #4
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fe fb93 	bl	8007e0c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80096e6:	4b0d      	ldr	r3, [pc, #52]	; (800971c <prvCheckTasksWaitingTermination+0x54>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3b01      	subs	r3, #1
 80096ec:	4a0b      	ldr	r2, [pc, #44]	; (800971c <prvCheckTasksWaitingTermination+0x54>)
 80096ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80096f0:	4b0b      	ldr	r3, [pc, #44]	; (8009720 <prvCheckTasksWaitingTermination+0x58>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	3b01      	subs	r3, #1
 80096f6:	4a0a      	ldr	r2, [pc, #40]	; (8009720 <prvCheckTasksWaitingTermination+0x58>)
 80096f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80096fa:	f000 fff3 	bl	800a6e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 f810 	bl	8009724 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009704:	4b06      	ldr	r3, [pc, #24]	; (8009720 <prvCheckTasksWaitingTermination+0x58>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1e1      	bne.n	80096d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800970c:	bf00      	nop
 800970e:	bf00      	nop
 8009710:	3708      	adds	r7, #8
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop
 8009718:	20001558 	.word	0x20001558
 800971c:	20001584 	.word	0x20001584
 8009720:	2000156c 	.word	0x2000156c

08009724 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	3354      	adds	r3, #84	; 0x54
 8009730:	4618      	mov	r0, r3
 8009732:	f001 fd1d 	bl	800b170 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800973c:	2b00      	cmp	r3, #0
 800973e:	d108      	bne.n	8009752 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009744:	4618      	mov	r0, r3
 8009746:	f001 f98b 	bl	800aa60 <vPortFree>
				vPortFree( pxTCB );
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f001 f988 	bl	800aa60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009750:	e018      	b.n	8009784 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009758:	2b01      	cmp	r3, #1
 800975a:	d103      	bne.n	8009764 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f001 f97f 	bl	800aa60 <vPortFree>
	}
 8009762:	e00f      	b.n	8009784 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800976a:	2b02      	cmp	r3, #2
 800976c:	d00a      	beq.n	8009784 <prvDeleteTCB+0x60>
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	60fb      	str	r3, [r7, #12]
}
 8009780:	bf00      	nop
 8009782:	e7fe      	b.n	8009782 <prvDeleteTCB+0x5e>
	}
 8009784:	bf00      	nop
 8009786:	3710      	adds	r7, #16
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}

0800978c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800978c:	b480      	push	{r7}
 800978e:	b083      	sub	sp, #12
 8009790:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009792:	4b0c      	ldr	r3, [pc, #48]	; (80097c4 <prvResetNextTaskUnblockTime+0x38>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d104      	bne.n	80097a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800979c:	4b0a      	ldr	r3, [pc, #40]	; (80097c8 <prvResetNextTaskUnblockTime+0x3c>)
 800979e:	f04f 32ff 	mov.w	r2, #4294967295
 80097a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80097a4:	e008      	b.n	80097b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097a6:	4b07      	ldr	r3, [pc, #28]	; (80097c4 <prvResetNextTaskUnblockTime+0x38>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	4a04      	ldr	r2, [pc, #16]	; (80097c8 <prvResetNextTaskUnblockTime+0x3c>)
 80097b6:	6013      	str	r3, [r2, #0]
}
 80097b8:	bf00      	nop
 80097ba:	370c      	adds	r7, #12
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr
 80097c4:	2000153c 	.word	0x2000153c
 80097c8:	200015a4 	.word	0x200015a4

080097cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80097d2:	4b0b      	ldr	r3, [pc, #44]	; (8009800 <xTaskGetSchedulerState+0x34>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d102      	bne.n	80097e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80097da:	2301      	movs	r3, #1
 80097dc:	607b      	str	r3, [r7, #4]
 80097de:	e008      	b.n	80097f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097e0:	4b08      	ldr	r3, [pc, #32]	; (8009804 <xTaskGetSchedulerState+0x38>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d102      	bne.n	80097ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80097e8:	2302      	movs	r3, #2
 80097ea:	607b      	str	r3, [r7, #4]
 80097ec:	e001      	b.n	80097f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80097ee:	2300      	movs	r3, #0
 80097f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80097f2:	687b      	ldr	r3, [r7, #4]
	}
 80097f4:	4618      	mov	r0, r3
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr
 8009800:	20001590 	.word	0x20001590
 8009804:	200015ac 	.word	0x200015ac

08009808 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009808:	b580      	push	{r7, lr}
 800980a:	b086      	sub	sp, #24
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009814:	2300      	movs	r3, #0
 8009816:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d056      	beq.n	80098cc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800981e:	4b2e      	ldr	r3, [pc, #184]	; (80098d8 <xTaskPriorityDisinherit+0xd0>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	693a      	ldr	r2, [r7, #16]
 8009824:	429a      	cmp	r2, r3
 8009826:	d00a      	beq.n	800983e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800982c:	f383 8811 	msr	BASEPRI, r3
 8009830:	f3bf 8f6f 	isb	sy
 8009834:	f3bf 8f4f 	dsb	sy
 8009838:	60fb      	str	r3, [r7, #12]
}
 800983a:	bf00      	nop
 800983c:	e7fe      	b.n	800983c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009842:	2b00      	cmp	r3, #0
 8009844:	d10a      	bne.n	800985c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984a:	f383 8811 	msr	BASEPRI, r3
 800984e:	f3bf 8f6f 	isb	sy
 8009852:	f3bf 8f4f 	dsb	sy
 8009856:	60bb      	str	r3, [r7, #8]
}
 8009858:	bf00      	nop
 800985a:	e7fe      	b.n	800985a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800985c:	693b      	ldr	r3, [r7, #16]
 800985e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009860:	1e5a      	subs	r2, r3, #1
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800986e:	429a      	cmp	r2, r3
 8009870:	d02c      	beq.n	80098cc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009876:	2b00      	cmp	r3, #0
 8009878:	d128      	bne.n	80098cc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	3304      	adds	r3, #4
 800987e:	4618      	mov	r0, r3
 8009880:	f7fe fac4 	bl	8007e0c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009890:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800989c:	4b0f      	ldr	r3, [pc, #60]	; (80098dc <xTaskPriorityDisinherit+0xd4>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	429a      	cmp	r2, r3
 80098a2:	d903      	bls.n	80098ac <xTaskPriorityDisinherit+0xa4>
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098a8:	4a0c      	ldr	r2, [pc, #48]	; (80098dc <xTaskPriorityDisinherit+0xd4>)
 80098aa:	6013      	str	r3, [r2, #0]
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098b0:	4613      	mov	r3, r2
 80098b2:	009b      	lsls	r3, r3, #2
 80098b4:	4413      	add	r3, r2
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	4a09      	ldr	r2, [pc, #36]	; (80098e0 <xTaskPriorityDisinherit+0xd8>)
 80098ba:	441a      	add	r2, r3
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	3304      	adds	r3, #4
 80098c0:	4619      	mov	r1, r3
 80098c2:	4610      	mov	r0, r2
 80098c4:	f7fe fa45 	bl	8007d52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80098c8:	2301      	movs	r3, #1
 80098ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80098cc:	697b      	ldr	r3, [r7, #20]
	}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3718      	adds	r7, #24
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	200010b0 	.word	0x200010b0
 80098dc:	2000158c 	.word	0x2000158c
 80098e0:	200010b4 	.word	0x200010b4

080098e4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b086      	sub	sp, #24
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	60b9      	str	r1, [r7, #8]
 80098ee:	607a      	str	r2, [r7, #4]
 80098f0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80098f2:	f000 fec7 	bl	800a684 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80098f6:	4b29      	ldr	r3, [pc, #164]	; (800999c <xTaskNotifyWait+0xb8>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	2b02      	cmp	r3, #2
 8009902:	d01c      	beq.n	800993e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009904:	4b25      	ldr	r3, [pc, #148]	; (800999c <xTaskNotifyWait+0xb8>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800990c:	68fa      	ldr	r2, [r7, #12]
 800990e:	43d2      	mvns	r2, r2
 8009910:	400a      	ands	r2, r1
 8009912:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009916:	4b21      	ldr	r3, [pc, #132]	; (800999c <xTaskNotifyWait+0xb8>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	2201      	movs	r2, #1
 800991c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d00b      	beq.n	800993e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009926:	2101      	movs	r1, #1
 8009928:	6838      	ldr	r0, [r7, #0]
 800992a:	f000 f9dd 	bl	8009ce8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800992e:	4b1c      	ldr	r3, [pc, #112]	; (80099a0 <xTaskNotifyWait+0xbc>)
 8009930:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009934:	601a      	str	r2, [r3, #0]
 8009936:	f3bf 8f4f 	dsb	sy
 800993a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800993e:	f000 fed1 	bl	800a6e4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8009942:	f000 fe9f 	bl	800a684 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d005      	beq.n	8009958 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800994c:	4b13      	ldr	r3, [pc, #76]	; (800999c <xTaskNotifyWait+0xb8>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009958:	4b10      	ldr	r3, [pc, #64]	; (800999c <xTaskNotifyWait+0xb8>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8009960:	b2db      	uxtb	r3, r3
 8009962:	2b02      	cmp	r3, #2
 8009964:	d002      	beq.n	800996c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8009966:	2300      	movs	r3, #0
 8009968:	617b      	str	r3, [r7, #20]
 800996a:	e00a      	b.n	8009982 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800996c:	4b0b      	ldr	r3, [pc, #44]	; (800999c <xTaskNotifyWait+0xb8>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 8009974:	68ba      	ldr	r2, [r7, #8]
 8009976:	43d2      	mvns	r2, r2
 8009978:	400a      	ands	r2, r1
 800997a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800997e:	2301      	movs	r3, #1
 8009980:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009982:	4b06      	ldr	r3, [pc, #24]	; (800999c <xTaskNotifyWait+0xb8>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2200      	movs	r2, #0
 8009988:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800998c:	f000 feaa 	bl	800a6e4 <vPortExitCritical>

		return xReturn;
 8009990:	697b      	ldr	r3, [r7, #20]
	}
 8009992:	4618      	mov	r0, r3
 8009994:	3718      	adds	r7, #24
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop
 800999c:	200010b0 	.word	0x200010b0
 80099a0:	e000ed04 	.word	0xe000ed04

080099a4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b08a      	sub	sp, #40	; 0x28
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	60f8      	str	r0, [r7, #12]
 80099ac:	60b9      	str	r1, [r7, #8]
 80099ae:	603b      	str	r3, [r7, #0]
 80099b0:	4613      	mov	r3, r2
 80099b2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80099b4:	2301      	movs	r3, #1
 80099b6:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d10a      	bne.n	80099d4 <xTaskGenericNotify+0x30>
	__asm volatile
 80099be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099c2:	f383 8811 	msr	BASEPRI, r3
 80099c6:	f3bf 8f6f 	isb	sy
 80099ca:	f3bf 8f4f 	dsb	sy
 80099ce:	61bb      	str	r3, [r7, #24]
}
 80099d0:	bf00      	nop
 80099d2:	e7fe      	b.n	80099d2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80099d8:	f000 fe54 	bl	800a684 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d004      	beq.n	80099ec <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80099e2:	6a3b      	ldr	r3, [r7, #32]
 80099e4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80099ec:	6a3b      	ldr	r3, [r7, #32]
 80099ee:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80099f2:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80099f4:	6a3b      	ldr	r3, [r7, #32]
 80099f6:	2202      	movs	r2, #2
 80099f8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 80099fc:	79fb      	ldrb	r3, [r7, #7]
 80099fe:	2b04      	cmp	r3, #4
 8009a00:	d82d      	bhi.n	8009a5e <xTaskGenericNotify+0xba>
 8009a02:	a201      	add	r2, pc, #4	; (adr r2, 8009a08 <xTaskGenericNotify+0x64>)
 8009a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a08:	08009a81 	.word	0x08009a81
 8009a0c:	08009a1d 	.word	0x08009a1d
 8009a10:	08009a2f 	.word	0x08009a2f
 8009a14:	08009a3f 	.word	0x08009a3f
 8009a18:	08009a49 	.word	0x08009a49
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009a1c:	6a3b      	ldr	r3, [r7, #32]
 8009a1e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	431a      	orrs	r2, r3
 8009a26:	6a3b      	ldr	r3, [r7, #32]
 8009a28:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009a2c:	e02b      	b.n	8009a86 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009a2e:	6a3b      	ldr	r3, [r7, #32]
 8009a30:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009a34:	1c5a      	adds	r2, r3, #1
 8009a36:	6a3b      	ldr	r3, [r7, #32]
 8009a38:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009a3c:	e023      	b.n	8009a86 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009a3e:	6a3b      	ldr	r3, [r7, #32]
 8009a40:	68ba      	ldr	r2, [r7, #8]
 8009a42:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009a46:	e01e      	b.n	8009a86 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009a48:	7ffb      	ldrb	r3, [r7, #31]
 8009a4a:	2b02      	cmp	r3, #2
 8009a4c:	d004      	beq.n	8009a58 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009a4e:	6a3b      	ldr	r3, [r7, #32]
 8009a50:	68ba      	ldr	r2, [r7, #8]
 8009a52:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009a56:	e016      	b.n	8009a86 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8009a5c:	e013      	b.n	8009a86 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009a5e:	6a3b      	ldr	r3, [r7, #32]
 8009a60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a68:	d00c      	beq.n	8009a84 <xTaskGenericNotify+0xe0>
	__asm volatile
 8009a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6e:	f383 8811 	msr	BASEPRI, r3
 8009a72:	f3bf 8f6f 	isb	sy
 8009a76:	f3bf 8f4f 	dsb	sy
 8009a7a:	617b      	str	r3, [r7, #20]
}
 8009a7c:	bf00      	nop
 8009a7e:	e7fe      	b.n	8009a7e <xTaskGenericNotify+0xda>
					break;
 8009a80:	bf00      	nop
 8009a82:	e000      	b.n	8009a86 <xTaskGenericNotify+0xe2>

					break;
 8009a84:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009a86:	7ffb      	ldrb	r3, [r7, #31]
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d13a      	bne.n	8009b02 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a8c:	6a3b      	ldr	r3, [r7, #32]
 8009a8e:	3304      	adds	r3, #4
 8009a90:	4618      	mov	r0, r3
 8009a92:	f7fe f9bb 	bl	8007e0c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8009a96:	6a3b      	ldr	r3, [r7, #32]
 8009a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a9a:	4b1d      	ldr	r3, [pc, #116]	; (8009b10 <xTaskGenericNotify+0x16c>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d903      	bls.n	8009aaa <xTaskGenericNotify+0x106>
 8009aa2:	6a3b      	ldr	r3, [r7, #32]
 8009aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa6:	4a1a      	ldr	r2, [pc, #104]	; (8009b10 <xTaskGenericNotify+0x16c>)
 8009aa8:	6013      	str	r3, [r2, #0]
 8009aaa:	6a3b      	ldr	r3, [r7, #32]
 8009aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aae:	4613      	mov	r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	4413      	add	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	4a17      	ldr	r2, [pc, #92]	; (8009b14 <xTaskGenericNotify+0x170>)
 8009ab8:	441a      	add	r2, r3
 8009aba:	6a3b      	ldr	r3, [r7, #32]
 8009abc:	3304      	adds	r3, #4
 8009abe:	4619      	mov	r1, r3
 8009ac0:	4610      	mov	r0, r2
 8009ac2:	f7fe f946 	bl	8007d52 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009ac6:	6a3b      	ldr	r3, [r7, #32]
 8009ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00a      	beq.n	8009ae4 <xTaskGenericNotify+0x140>
	__asm volatile
 8009ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad2:	f383 8811 	msr	BASEPRI, r3
 8009ad6:	f3bf 8f6f 	isb	sy
 8009ada:	f3bf 8f4f 	dsb	sy
 8009ade:	613b      	str	r3, [r7, #16]
}
 8009ae0:	bf00      	nop
 8009ae2:	e7fe      	b.n	8009ae2 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ae4:	6a3b      	ldr	r3, [r7, #32]
 8009ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ae8:	4b0b      	ldr	r3, [pc, #44]	; (8009b18 <xTaskGenericNotify+0x174>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d907      	bls.n	8009b02 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009af2:	4b0a      	ldr	r3, [pc, #40]	; (8009b1c <xTaskGenericNotify+0x178>)
 8009af4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009af8:	601a      	str	r2, [r3, #0]
 8009afa:	f3bf 8f4f 	dsb	sy
 8009afe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009b02:	f000 fdef 	bl	800a6e4 <vPortExitCritical>

		return xReturn;
 8009b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3728      	adds	r7, #40	; 0x28
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	2000158c 	.word	0x2000158c
 8009b14:	200010b4 	.word	0x200010b4
 8009b18:	200010b0 	.word	0x200010b0
 8009b1c:	e000ed04 	.word	0xe000ed04

08009b20 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b08e      	sub	sp, #56	; 0x38
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	60f8      	str	r0, [r7, #12]
 8009b28:	60b9      	str	r1, [r7, #8]
 8009b2a:	603b      	str	r3, [r7, #0]
 8009b2c:	4613      	mov	r3, r2
 8009b2e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009b30:	2301      	movs	r3, #1
 8009b32:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d10a      	bne.n	8009b50 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8009b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3e:	f383 8811 	msr	BASEPRI, r3
 8009b42:	f3bf 8f6f 	isb	sy
 8009b46:	f3bf 8f4f 	dsb	sy
 8009b4a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009b4c:	bf00      	nop
 8009b4e:	e7fe      	b.n	8009b4e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b50:	f000 fe7a 	bl	800a848 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8009b58:	f3ef 8211 	mrs	r2, BASEPRI
 8009b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b60:	f383 8811 	msr	BASEPRI, r3
 8009b64:	f3bf 8f6f 	isb	sy
 8009b68:	f3bf 8f4f 	dsb	sy
 8009b6c:	623a      	str	r2, [r7, #32]
 8009b6e:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009b70:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b72:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d004      	beq.n	8009b84 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b7c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b86:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8009b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b90:	2202      	movs	r2, #2
 8009b92:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 8009b96:	79fb      	ldrb	r3, [r7, #7]
 8009b98:	2b04      	cmp	r3, #4
 8009b9a:	d82f      	bhi.n	8009bfc <xTaskGenericNotifyFromISR+0xdc>
 8009b9c:	a201      	add	r2, pc, #4	; (adr r2, 8009ba4 <xTaskGenericNotifyFromISR+0x84>)
 8009b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ba2:	bf00      	nop
 8009ba4:	08009c1f 	.word	0x08009c1f
 8009ba8:	08009bb9 	.word	0x08009bb9
 8009bac:	08009bcb 	.word	0x08009bcb
 8009bb0:	08009bdb 	.word	0x08009bdb
 8009bb4:	08009be5 	.word	0x08009be5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bba:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	431a      	orrs	r2, r3
 8009bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009bc8:	e02c      	b.n	8009c24 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bcc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009bd0:	1c5a      	adds	r2, r3, #1
 8009bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bd4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009bd8:	e024      	b.n	8009c24 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bdc:	68ba      	ldr	r2, [r7, #8]
 8009bde:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 8009be2:	e01f      	b.n	8009c24 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009be4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009be8:	2b02      	cmp	r3, #2
 8009bea:	d004      	beq.n	8009bf6 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009bf4:	e016      	b.n	8009c24 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8009bfa:	e013      	b.n	8009c24 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bfe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c06:	d00c      	beq.n	8009c22 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 8009c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0c:	f383 8811 	msr	BASEPRI, r3
 8009c10:	f3bf 8f6f 	isb	sy
 8009c14:	f3bf 8f4f 	dsb	sy
 8009c18:	61bb      	str	r3, [r7, #24]
}
 8009c1a:	bf00      	nop
 8009c1c:	e7fe      	b.n	8009c1c <xTaskGenericNotifyFromISR+0xfc>
					break;
 8009c1e:	bf00      	nop
 8009c20:	e000      	b.n	8009c24 <xTaskGenericNotifyFromISR+0x104>
					break;
 8009c22:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009c24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	d146      	bne.n	8009cba <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d00a      	beq.n	8009c4a <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 8009c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c38:	f383 8811 	msr	BASEPRI, r3
 8009c3c:	f3bf 8f6f 	isb	sy
 8009c40:	f3bf 8f4f 	dsb	sy
 8009c44:	617b      	str	r3, [r7, #20]
}
 8009c46:	bf00      	nop
 8009c48:	e7fe      	b.n	8009c48 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c4a:	4b21      	ldr	r3, [pc, #132]	; (8009cd0 <xTaskGenericNotifyFromISR+0x1b0>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d11d      	bne.n	8009c8e <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c54:	3304      	adds	r3, #4
 8009c56:	4618      	mov	r0, r3
 8009c58:	f7fe f8d8 	bl	8007e0c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c60:	4b1c      	ldr	r3, [pc, #112]	; (8009cd4 <xTaskGenericNotifyFromISR+0x1b4>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d903      	bls.n	8009c70 <xTaskGenericNotifyFromISR+0x150>
 8009c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c6c:	4a19      	ldr	r2, [pc, #100]	; (8009cd4 <xTaskGenericNotifyFromISR+0x1b4>)
 8009c6e:	6013      	str	r3, [r2, #0]
 8009c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c74:	4613      	mov	r3, r2
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	4413      	add	r3, r2
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	4a16      	ldr	r2, [pc, #88]	; (8009cd8 <xTaskGenericNotifyFromISR+0x1b8>)
 8009c7e:	441a      	add	r2, r3
 8009c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c82:	3304      	adds	r3, #4
 8009c84:	4619      	mov	r1, r3
 8009c86:	4610      	mov	r0, r2
 8009c88:	f7fe f863 	bl	8007d52 <vListInsertEnd>
 8009c8c:	e005      	b.n	8009c9a <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c90:	3318      	adds	r3, #24
 8009c92:	4619      	mov	r1, r3
 8009c94:	4811      	ldr	r0, [pc, #68]	; (8009cdc <xTaskGenericNotifyFromISR+0x1bc>)
 8009c96:	f7fe f85c 	bl	8007d52 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c9e:	4b10      	ldr	r3, [pc, #64]	; (8009ce0 <xTaskGenericNotifyFromISR+0x1c0>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d908      	bls.n	8009cba <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d002      	beq.n	8009cb4 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009cae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009cb4:	4b0b      	ldr	r3, [pc, #44]	; (8009ce4 <xTaskGenericNotifyFromISR+0x1c4>)
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	601a      	str	r2, [r3, #0]
 8009cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cbc:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009cbe:	693b      	ldr	r3, [r7, #16]
 8009cc0:	f383 8811 	msr	BASEPRI, r3
}
 8009cc4:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009cc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3738      	adds	r7, #56	; 0x38
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}
 8009cd0:	200015ac 	.word	0x200015ac
 8009cd4:	2000158c 	.word	0x2000158c
 8009cd8:	200010b4 	.word	0x200010b4
 8009cdc:	20001544 	.word	0x20001544
 8009ce0:	200010b0 	.word	0x200010b0
 8009ce4:	20001598 	.word	0x20001598

08009ce8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b084      	sub	sp, #16
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009cf2:	4b21      	ldr	r3, [pc, #132]	; (8009d78 <prvAddCurrentTaskToDelayedList+0x90>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cf8:	4b20      	ldr	r3, [pc, #128]	; (8009d7c <prvAddCurrentTaskToDelayedList+0x94>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	3304      	adds	r3, #4
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f7fe f884 	bl	8007e0c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d0a:	d10a      	bne.n	8009d22 <prvAddCurrentTaskToDelayedList+0x3a>
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d007      	beq.n	8009d22 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d12:	4b1a      	ldr	r3, [pc, #104]	; (8009d7c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	3304      	adds	r3, #4
 8009d18:	4619      	mov	r1, r3
 8009d1a:	4819      	ldr	r0, [pc, #100]	; (8009d80 <prvAddCurrentTaskToDelayedList+0x98>)
 8009d1c:	f7fe f819 	bl	8007d52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009d20:	e026      	b.n	8009d70 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009d22:	68fa      	ldr	r2, [r7, #12]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	4413      	add	r3, r2
 8009d28:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d2a:	4b14      	ldr	r3, [pc, #80]	; (8009d7c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	68ba      	ldr	r2, [r7, #8]
 8009d30:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d32:	68ba      	ldr	r2, [r7, #8]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d209      	bcs.n	8009d4e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d3a:	4b12      	ldr	r3, [pc, #72]	; (8009d84 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	4b0f      	ldr	r3, [pc, #60]	; (8009d7c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	3304      	adds	r3, #4
 8009d44:	4619      	mov	r1, r3
 8009d46:	4610      	mov	r0, r2
 8009d48:	f7fe f827 	bl	8007d9a <vListInsert>
}
 8009d4c:	e010      	b.n	8009d70 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d4e:	4b0e      	ldr	r3, [pc, #56]	; (8009d88 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009d50:	681a      	ldr	r2, [r3, #0]
 8009d52:	4b0a      	ldr	r3, [pc, #40]	; (8009d7c <prvAddCurrentTaskToDelayedList+0x94>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	3304      	adds	r3, #4
 8009d58:	4619      	mov	r1, r3
 8009d5a:	4610      	mov	r0, r2
 8009d5c:	f7fe f81d 	bl	8007d9a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d60:	4b0a      	ldr	r3, [pc, #40]	; (8009d8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	68ba      	ldr	r2, [r7, #8]
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d202      	bcs.n	8009d70 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009d6a:	4a08      	ldr	r2, [pc, #32]	; (8009d8c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	6013      	str	r3, [r2, #0]
}
 8009d70:	bf00      	nop
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}
 8009d78:	20001588 	.word	0x20001588
 8009d7c:	200010b0 	.word	0x200010b0
 8009d80:	20001570 	.word	0x20001570
 8009d84:	20001540 	.word	0x20001540
 8009d88:	2000153c 	.word	0x2000153c
 8009d8c:	200015a4 	.word	0x200015a4

08009d90 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b08a      	sub	sp, #40	; 0x28
 8009d94:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009d96:	2300      	movs	r3, #0
 8009d98:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009d9a:	f000 fb07 	bl	800a3ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009d9e:	4b1c      	ldr	r3, [pc, #112]	; (8009e10 <xTimerCreateTimerTask+0x80>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d021      	beq.n	8009dea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009da6:	2300      	movs	r3, #0
 8009da8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009daa:	2300      	movs	r3, #0
 8009dac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009dae:	1d3a      	adds	r2, r7, #4
 8009db0:	f107 0108 	add.w	r1, r7, #8
 8009db4:	f107 030c 	add.w	r3, r7, #12
 8009db8:	4618      	mov	r0, r3
 8009dba:	f7fd ff83 	bl	8007cc4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009dbe:	6879      	ldr	r1, [r7, #4]
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	9202      	str	r2, [sp, #8]
 8009dc6:	9301      	str	r3, [sp, #4]
 8009dc8:	2302      	movs	r3, #2
 8009dca:	9300      	str	r3, [sp, #0]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	460a      	mov	r2, r1
 8009dd0:	4910      	ldr	r1, [pc, #64]	; (8009e14 <xTimerCreateTimerTask+0x84>)
 8009dd2:	4811      	ldr	r0, [pc, #68]	; (8009e18 <xTimerCreateTimerTask+0x88>)
 8009dd4:	f7fe fe22 	bl	8008a1c <xTaskCreateStatic>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	4a10      	ldr	r2, [pc, #64]	; (8009e1c <xTimerCreateTimerTask+0x8c>)
 8009ddc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009dde:	4b0f      	ldr	r3, [pc, #60]	; (8009e1c <xTimerCreateTimerTask+0x8c>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d001      	beq.n	8009dea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009de6:	2301      	movs	r3, #1
 8009de8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d10a      	bne.n	8009e06 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df4:	f383 8811 	msr	BASEPRI, r3
 8009df8:	f3bf 8f6f 	isb	sy
 8009dfc:	f3bf 8f4f 	dsb	sy
 8009e00:	613b      	str	r3, [r7, #16]
}
 8009e02:	bf00      	nop
 8009e04:	e7fe      	b.n	8009e04 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009e06:	697b      	ldr	r3, [r7, #20]
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3718      	adds	r7, #24
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}
 8009e10:	200015e0 	.word	0x200015e0
 8009e14:	0800c018 	.word	0x0800c018
 8009e18:	08009f55 	.word	0x08009f55
 8009e1c:	200015e4 	.word	0x200015e4

08009e20 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b08a      	sub	sp, #40	; 0x28
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	60f8      	str	r0, [r7, #12]
 8009e28:	60b9      	str	r1, [r7, #8]
 8009e2a:	607a      	str	r2, [r7, #4]
 8009e2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d10a      	bne.n	8009e4e <xTimerGenericCommand+0x2e>
	__asm volatile
 8009e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e3c:	f383 8811 	msr	BASEPRI, r3
 8009e40:	f3bf 8f6f 	isb	sy
 8009e44:	f3bf 8f4f 	dsb	sy
 8009e48:	623b      	str	r3, [r7, #32]
}
 8009e4a:	bf00      	nop
 8009e4c:	e7fe      	b.n	8009e4c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009e4e:	4b1a      	ldr	r3, [pc, #104]	; (8009eb8 <xTimerGenericCommand+0x98>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d02a      	beq.n	8009eac <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	2b05      	cmp	r3, #5
 8009e66:	dc18      	bgt.n	8009e9a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009e68:	f7ff fcb0 	bl	80097cc <xTaskGetSchedulerState>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b02      	cmp	r3, #2
 8009e70:	d109      	bne.n	8009e86 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009e72:	4b11      	ldr	r3, [pc, #68]	; (8009eb8 <xTimerGenericCommand+0x98>)
 8009e74:	6818      	ldr	r0, [r3, #0]
 8009e76:	f107 0110 	add.w	r1, r7, #16
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e7e:	f7fe f997 	bl	80081b0 <xQueueGenericSend>
 8009e82:	6278      	str	r0, [r7, #36]	; 0x24
 8009e84:	e012      	b.n	8009eac <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009e86:	4b0c      	ldr	r3, [pc, #48]	; (8009eb8 <xTimerGenericCommand+0x98>)
 8009e88:	6818      	ldr	r0, [r3, #0]
 8009e8a:	f107 0110 	add.w	r1, r7, #16
 8009e8e:	2300      	movs	r3, #0
 8009e90:	2200      	movs	r2, #0
 8009e92:	f7fe f98d 	bl	80081b0 <xQueueGenericSend>
 8009e96:	6278      	str	r0, [r7, #36]	; 0x24
 8009e98:	e008      	b.n	8009eac <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009e9a:	4b07      	ldr	r3, [pc, #28]	; (8009eb8 <xTimerGenericCommand+0x98>)
 8009e9c:	6818      	ldr	r0, [r3, #0]
 8009e9e:	f107 0110 	add.w	r1, r7, #16
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	683a      	ldr	r2, [r7, #0]
 8009ea6:	f7fe fa81 	bl	80083ac <xQueueGenericSendFromISR>
 8009eaa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3728      	adds	r7, #40	; 0x28
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}
 8009eb6:	bf00      	nop
 8009eb8:	200015e0 	.word	0x200015e0

08009ebc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b088      	sub	sp, #32
 8009ec0:	af02      	add	r7, sp, #8
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ec6:	4b22      	ldr	r3, [pc, #136]	; (8009f50 <prvProcessExpiredTimer+0x94>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68db      	ldr	r3, [r3, #12]
 8009ecc:	68db      	ldr	r3, [r3, #12]
 8009ece:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	3304      	adds	r3, #4
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f7fd ff99 	bl	8007e0c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ee0:	f003 0304 	and.w	r3, r3, #4
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d022      	beq.n	8009f2e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	699a      	ldr	r2, [r3, #24]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	18d1      	adds	r1, r2, r3
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	683a      	ldr	r2, [r7, #0]
 8009ef4:	6978      	ldr	r0, [r7, #20]
 8009ef6:	f000 f8d1 	bl	800a09c <prvInsertTimerInActiveList>
 8009efa:	4603      	mov	r3, r0
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d01f      	beq.n	8009f40 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009f00:	2300      	movs	r3, #0
 8009f02:	9300      	str	r3, [sp, #0]
 8009f04:	2300      	movs	r3, #0
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	2100      	movs	r1, #0
 8009f0a:	6978      	ldr	r0, [r7, #20]
 8009f0c:	f7ff ff88 	bl	8009e20 <xTimerGenericCommand>
 8009f10:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d113      	bne.n	8009f40 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f1c:	f383 8811 	msr	BASEPRI, r3
 8009f20:	f3bf 8f6f 	isb	sy
 8009f24:	f3bf 8f4f 	dsb	sy
 8009f28:	60fb      	str	r3, [r7, #12]
}
 8009f2a:	bf00      	nop
 8009f2c:	e7fe      	b.n	8009f2c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009f34:	f023 0301 	bic.w	r3, r3, #1
 8009f38:	b2da      	uxtb	r2, r3
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	6a1b      	ldr	r3, [r3, #32]
 8009f44:	6978      	ldr	r0, [r7, #20]
 8009f46:	4798      	blx	r3
}
 8009f48:	bf00      	nop
 8009f4a:	3718      	adds	r7, #24
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	200015d8 	.word	0x200015d8

08009f54 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f5c:	f107 0308 	add.w	r3, r7, #8
 8009f60:	4618      	mov	r0, r3
 8009f62:	f000 f857 	bl	800a014 <prvGetNextExpireTime>
 8009f66:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	4619      	mov	r1, r3
 8009f6c:	68f8      	ldr	r0, [r7, #12]
 8009f6e:	f000 f803 	bl	8009f78 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009f72:	f000 f8d5 	bl	800a120 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f76:	e7f1      	b.n	8009f5c <prvTimerTask+0x8>

08009f78 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009f82:	f7ff f825 	bl	8008fd0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f86:	f107 0308 	add.w	r3, r7, #8
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f000 f866 	bl	800a05c <prvSampleTimeNow>
 8009f90:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d130      	bne.n	8009ffa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10a      	bne.n	8009fb4 <prvProcessTimerOrBlockTask+0x3c>
 8009f9e:	687a      	ldr	r2, [r7, #4]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d806      	bhi.n	8009fb4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009fa6:	f7ff f821 	bl	8008fec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009faa:	68f9      	ldr	r1, [r7, #12]
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7ff ff85 	bl	8009ebc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009fb2:	e024      	b.n	8009ffe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d008      	beq.n	8009fcc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009fba:	4b13      	ldr	r3, [pc, #76]	; (800a008 <prvProcessTimerOrBlockTask+0x90>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d101      	bne.n	8009fc8 <prvProcessTimerOrBlockTask+0x50>
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	e000      	b.n	8009fca <prvProcessTimerOrBlockTask+0x52>
 8009fc8:	2300      	movs	r3, #0
 8009fca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009fcc:	4b0f      	ldr	r3, [pc, #60]	; (800a00c <prvProcessTimerOrBlockTask+0x94>)
 8009fce:	6818      	ldr	r0, [r3, #0]
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	1ad3      	subs	r3, r2, r3
 8009fd6:	683a      	ldr	r2, [r7, #0]
 8009fd8:	4619      	mov	r1, r3
 8009fda:	f7fe fceb 	bl	80089b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009fde:	f7ff f805 	bl	8008fec <xTaskResumeAll>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d10a      	bne.n	8009ffe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009fe8:	4b09      	ldr	r3, [pc, #36]	; (800a010 <prvProcessTimerOrBlockTask+0x98>)
 8009fea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fee:	601a      	str	r2, [r3, #0]
 8009ff0:	f3bf 8f4f 	dsb	sy
 8009ff4:	f3bf 8f6f 	isb	sy
}
 8009ff8:	e001      	b.n	8009ffe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009ffa:	f7fe fff7 	bl	8008fec <xTaskResumeAll>
}
 8009ffe:	bf00      	nop
 800a000:	3710      	adds	r7, #16
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	200015dc 	.word	0x200015dc
 800a00c:	200015e0 	.word	0x200015e0
 800a010:	e000ed04 	.word	0xe000ed04

0800a014 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a014:	b480      	push	{r7}
 800a016:	b085      	sub	sp, #20
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a01c:	4b0e      	ldr	r3, [pc, #56]	; (800a058 <prvGetNextExpireTime+0x44>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d101      	bne.n	800a02a <prvGetNextExpireTime+0x16>
 800a026:	2201      	movs	r2, #1
 800a028:	e000      	b.n	800a02c <prvGetNextExpireTime+0x18>
 800a02a:	2200      	movs	r2, #0
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d105      	bne.n	800a044 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a038:	4b07      	ldr	r3, [pc, #28]	; (800a058 <prvGetNextExpireTime+0x44>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	68db      	ldr	r3, [r3, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	60fb      	str	r3, [r7, #12]
 800a042:	e001      	b.n	800a048 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a044:	2300      	movs	r3, #0
 800a046:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a048:	68fb      	ldr	r3, [r7, #12]
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3714      	adds	r7, #20
 800a04e:	46bd      	mov	sp, r7
 800a050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a054:	4770      	bx	lr
 800a056:	bf00      	nop
 800a058:	200015d8 	.word	0x200015d8

0800a05c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a064:	f7ff f860 	bl	8009128 <xTaskGetTickCount>
 800a068:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a06a:	4b0b      	ldr	r3, [pc, #44]	; (800a098 <prvSampleTimeNow+0x3c>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	68fa      	ldr	r2, [r7, #12]
 800a070:	429a      	cmp	r2, r3
 800a072:	d205      	bcs.n	800a080 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a074:	f000 f936 	bl	800a2e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	601a      	str	r2, [r3, #0]
 800a07e:	e002      	b.n	800a086 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a086:	4a04      	ldr	r2, [pc, #16]	; (800a098 <prvSampleTimeNow+0x3c>)
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a08c:	68fb      	ldr	r3, [r7, #12]
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3710      	adds	r7, #16
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
 800a096:	bf00      	nop
 800a098:	200015e8 	.word	0x200015e8

0800a09c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b086      	sub	sp, #24
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
 800a0a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	68fa      	ldr	r2, [r7, #12]
 800a0b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a0ba:	68ba      	ldr	r2, [r7, #8]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d812      	bhi.n	800a0e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	1ad2      	subs	r2, r2, r3
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	699b      	ldr	r3, [r3, #24]
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d302      	bcc.n	800a0d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	617b      	str	r3, [r7, #20]
 800a0d4:	e01b      	b.n	800a10e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a0d6:	4b10      	ldr	r3, [pc, #64]	; (800a118 <prvInsertTimerInActiveList+0x7c>)
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	3304      	adds	r3, #4
 800a0de:	4619      	mov	r1, r3
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	f7fd fe5a 	bl	8007d9a <vListInsert>
 800a0e6:	e012      	b.n	800a10e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d206      	bcs.n	800a0fe <prvInsertTimerInActiveList+0x62>
 800a0f0:	68ba      	ldr	r2, [r7, #8]
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d302      	bcc.n	800a0fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	617b      	str	r3, [r7, #20]
 800a0fc:	e007      	b.n	800a10e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a0fe:	4b07      	ldr	r3, [pc, #28]	; (800a11c <prvInsertTimerInActiveList+0x80>)
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	3304      	adds	r3, #4
 800a106:	4619      	mov	r1, r3
 800a108:	4610      	mov	r0, r2
 800a10a:	f7fd fe46 	bl	8007d9a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a10e:	697b      	ldr	r3, [r7, #20]
}
 800a110:	4618      	mov	r0, r3
 800a112:	3718      	adds	r7, #24
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}
 800a118:	200015dc 	.word	0x200015dc
 800a11c:	200015d8 	.word	0x200015d8

0800a120 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b08e      	sub	sp, #56	; 0x38
 800a124:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a126:	e0ca      	b.n	800a2be <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	da18      	bge.n	800a160 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a12e:	1d3b      	adds	r3, r7, #4
 800a130:	3304      	adds	r3, #4
 800a132:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a136:	2b00      	cmp	r3, #0
 800a138:	d10a      	bne.n	800a150 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a13e:	f383 8811 	msr	BASEPRI, r3
 800a142:	f3bf 8f6f 	isb	sy
 800a146:	f3bf 8f4f 	dsb	sy
 800a14a:	61fb      	str	r3, [r7, #28]
}
 800a14c:	bf00      	nop
 800a14e:	e7fe      	b.n	800a14e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a156:	6850      	ldr	r0, [r2, #4]
 800a158:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a15a:	6892      	ldr	r2, [r2, #8]
 800a15c:	4611      	mov	r1, r2
 800a15e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2b00      	cmp	r3, #0
 800a164:	f2c0 80aa 	blt.w	800a2bc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a16e:	695b      	ldr	r3, [r3, #20]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d004      	beq.n	800a17e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a176:	3304      	adds	r3, #4
 800a178:	4618      	mov	r0, r3
 800a17a:	f7fd fe47 	bl	8007e0c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a17e:	463b      	mov	r3, r7
 800a180:	4618      	mov	r0, r3
 800a182:	f7ff ff6b 	bl	800a05c <prvSampleTimeNow>
 800a186:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2b09      	cmp	r3, #9
 800a18c:	f200 8097 	bhi.w	800a2be <prvProcessReceivedCommands+0x19e>
 800a190:	a201      	add	r2, pc, #4	; (adr r2, 800a198 <prvProcessReceivedCommands+0x78>)
 800a192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a196:	bf00      	nop
 800a198:	0800a1c1 	.word	0x0800a1c1
 800a19c:	0800a1c1 	.word	0x0800a1c1
 800a1a0:	0800a1c1 	.word	0x0800a1c1
 800a1a4:	0800a235 	.word	0x0800a235
 800a1a8:	0800a249 	.word	0x0800a249
 800a1ac:	0800a293 	.word	0x0800a293
 800a1b0:	0800a1c1 	.word	0x0800a1c1
 800a1b4:	0800a1c1 	.word	0x0800a1c1
 800a1b8:	0800a235 	.word	0x0800a235
 800a1bc:	0800a249 	.word	0x0800a249
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1c6:	f043 0301 	orr.w	r3, r3, #1
 800a1ca:	b2da      	uxtb	r2, r3
 800a1cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a1d2:	68ba      	ldr	r2, [r7, #8]
 800a1d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d6:	699b      	ldr	r3, [r3, #24]
 800a1d8:	18d1      	adds	r1, r2, r3
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1e0:	f7ff ff5c 	bl	800a09c <prvInsertTimerInActiveList>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d069      	beq.n	800a2be <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ec:	6a1b      	ldr	r3, [r3, #32]
 800a1ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1f8:	f003 0304 	and.w	r3, r3, #4
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d05e      	beq.n	800a2be <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a204:	699b      	ldr	r3, [r3, #24]
 800a206:	441a      	add	r2, r3
 800a208:	2300      	movs	r3, #0
 800a20a:	9300      	str	r3, [sp, #0]
 800a20c:	2300      	movs	r3, #0
 800a20e:	2100      	movs	r1, #0
 800a210:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a212:	f7ff fe05 	bl	8009e20 <xTimerGenericCommand>
 800a216:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d14f      	bne.n	800a2be <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a222:	f383 8811 	msr	BASEPRI, r3
 800a226:	f3bf 8f6f 	isb	sy
 800a22a:	f3bf 8f4f 	dsb	sy
 800a22e:	61bb      	str	r3, [r7, #24]
}
 800a230:	bf00      	nop
 800a232:	e7fe      	b.n	800a232 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a236:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a23a:	f023 0301 	bic.w	r3, r3, #1
 800a23e:	b2da      	uxtb	r2, r3
 800a240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a242:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a246:	e03a      	b.n	800a2be <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a24a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a24e:	f043 0301 	orr.w	r3, r3, #1
 800a252:	b2da      	uxtb	r2, r3
 800a254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a256:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a25a:	68ba      	ldr	r2, [r7, #8]
 800a25c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a25e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a262:	699b      	ldr	r3, [r3, #24]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d10a      	bne.n	800a27e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a26c:	f383 8811 	msr	BASEPRI, r3
 800a270:	f3bf 8f6f 	isb	sy
 800a274:	f3bf 8f4f 	dsb	sy
 800a278:	617b      	str	r3, [r7, #20]
}
 800a27a:	bf00      	nop
 800a27c:	e7fe      	b.n	800a27c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a27e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a280:	699a      	ldr	r2, [r3, #24]
 800a282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a284:	18d1      	adds	r1, r2, r3
 800a286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a288:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a28a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a28c:	f7ff ff06 	bl	800a09c <prvInsertTimerInActiveList>
					break;
 800a290:	e015      	b.n	800a2be <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a294:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a298:	f003 0302 	and.w	r3, r3, #2
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d103      	bne.n	800a2a8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a2a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2a2:	f000 fbdd 	bl	800aa60 <vPortFree>
 800a2a6:	e00a      	b.n	800a2be <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2ae:	f023 0301 	bic.w	r3, r3, #1
 800a2b2:	b2da      	uxtb	r2, r3
 800a2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a2ba:	e000      	b.n	800a2be <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a2bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a2be:	4b08      	ldr	r3, [pc, #32]	; (800a2e0 <prvProcessReceivedCommands+0x1c0>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	1d39      	adds	r1, r7, #4
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7fe f90c 	bl	80084e4 <xQueueReceive>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	f47f af2a 	bne.w	800a128 <prvProcessReceivedCommands+0x8>
	}
}
 800a2d4:	bf00      	nop
 800a2d6:	bf00      	nop
 800a2d8:	3730      	adds	r7, #48	; 0x30
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}
 800a2de:	bf00      	nop
 800a2e0:	200015e0 	.word	0x200015e0

0800a2e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b088      	sub	sp, #32
 800a2e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2ea:	e048      	b.n	800a37e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2ec:	4b2d      	ldr	r3, [pc, #180]	; (800a3a4 <prvSwitchTimerLists+0xc0>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	68db      	ldr	r3, [r3, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2f6:	4b2b      	ldr	r3, [pc, #172]	; (800a3a4 <prvSwitchTimerLists+0xc0>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	68db      	ldr	r3, [r3, #12]
 800a2fc:	68db      	ldr	r3, [r3, #12]
 800a2fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	3304      	adds	r3, #4
 800a304:	4618      	mov	r0, r3
 800a306:	f7fd fd81 	bl	8007e0c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	6a1b      	ldr	r3, [r3, #32]
 800a30e:	68f8      	ldr	r0, [r7, #12]
 800a310:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a318:	f003 0304 	and.w	r3, r3, #4
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d02e      	beq.n	800a37e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	699b      	ldr	r3, [r3, #24]
 800a324:	693a      	ldr	r2, [r7, #16]
 800a326:	4413      	add	r3, r2
 800a328:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a32a:	68ba      	ldr	r2, [r7, #8]
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	429a      	cmp	r2, r3
 800a330:	d90e      	bls.n	800a350 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	68ba      	ldr	r2, [r7, #8]
 800a336:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	68fa      	ldr	r2, [r7, #12]
 800a33c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a33e:	4b19      	ldr	r3, [pc, #100]	; (800a3a4 <prvSwitchTimerLists+0xc0>)
 800a340:	681a      	ldr	r2, [r3, #0]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	3304      	adds	r3, #4
 800a346:	4619      	mov	r1, r3
 800a348:	4610      	mov	r0, r2
 800a34a:	f7fd fd26 	bl	8007d9a <vListInsert>
 800a34e:	e016      	b.n	800a37e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a350:	2300      	movs	r3, #0
 800a352:	9300      	str	r3, [sp, #0]
 800a354:	2300      	movs	r3, #0
 800a356:	693a      	ldr	r2, [r7, #16]
 800a358:	2100      	movs	r1, #0
 800a35a:	68f8      	ldr	r0, [r7, #12]
 800a35c:	f7ff fd60 	bl	8009e20 <xTimerGenericCommand>
 800a360:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d10a      	bne.n	800a37e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a36c:	f383 8811 	msr	BASEPRI, r3
 800a370:	f3bf 8f6f 	isb	sy
 800a374:	f3bf 8f4f 	dsb	sy
 800a378:	603b      	str	r3, [r7, #0]
}
 800a37a:	bf00      	nop
 800a37c:	e7fe      	b.n	800a37c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a37e:	4b09      	ldr	r3, [pc, #36]	; (800a3a4 <prvSwitchTimerLists+0xc0>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d1b1      	bne.n	800a2ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a388:	4b06      	ldr	r3, [pc, #24]	; (800a3a4 <prvSwitchTimerLists+0xc0>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a38e:	4b06      	ldr	r3, [pc, #24]	; (800a3a8 <prvSwitchTimerLists+0xc4>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a04      	ldr	r2, [pc, #16]	; (800a3a4 <prvSwitchTimerLists+0xc0>)
 800a394:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a396:	4a04      	ldr	r2, [pc, #16]	; (800a3a8 <prvSwitchTimerLists+0xc4>)
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	6013      	str	r3, [r2, #0]
}
 800a39c:	bf00      	nop
 800a39e:	3718      	adds	r7, #24
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}
 800a3a4:	200015d8 	.word	0x200015d8
 800a3a8:	200015dc 	.word	0x200015dc

0800a3ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b082      	sub	sp, #8
 800a3b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a3b2:	f000 f967 	bl	800a684 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a3b6:	4b15      	ldr	r3, [pc, #84]	; (800a40c <prvCheckForValidListAndQueue+0x60>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d120      	bne.n	800a400 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a3be:	4814      	ldr	r0, [pc, #80]	; (800a410 <prvCheckForValidListAndQueue+0x64>)
 800a3c0:	f7fd fc9a 	bl	8007cf8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a3c4:	4813      	ldr	r0, [pc, #76]	; (800a414 <prvCheckForValidListAndQueue+0x68>)
 800a3c6:	f7fd fc97 	bl	8007cf8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a3ca:	4b13      	ldr	r3, [pc, #76]	; (800a418 <prvCheckForValidListAndQueue+0x6c>)
 800a3cc:	4a10      	ldr	r2, [pc, #64]	; (800a410 <prvCheckForValidListAndQueue+0x64>)
 800a3ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a3d0:	4b12      	ldr	r3, [pc, #72]	; (800a41c <prvCheckForValidListAndQueue+0x70>)
 800a3d2:	4a10      	ldr	r2, [pc, #64]	; (800a414 <prvCheckForValidListAndQueue+0x68>)
 800a3d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	9300      	str	r3, [sp, #0]
 800a3da:	4b11      	ldr	r3, [pc, #68]	; (800a420 <prvCheckForValidListAndQueue+0x74>)
 800a3dc:	4a11      	ldr	r2, [pc, #68]	; (800a424 <prvCheckForValidListAndQueue+0x78>)
 800a3de:	2110      	movs	r1, #16
 800a3e0:	200a      	movs	r0, #10
 800a3e2:	f7fd fda5 	bl	8007f30 <xQueueGenericCreateStatic>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	4a08      	ldr	r2, [pc, #32]	; (800a40c <prvCheckForValidListAndQueue+0x60>)
 800a3ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a3ec:	4b07      	ldr	r3, [pc, #28]	; (800a40c <prvCheckForValidListAndQueue+0x60>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d005      	beq.n	800a400 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a3f4:	4b05      	ldr	r3, [pc, #20]	; (800a40c <prvCheckForValidListAndQueue+0x60>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	490b      	ldr	r1, [pc, #44]	; (800a428 <prvCheckForValidListAndQueue+0x7c>)
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f7fe fa86 	bl	800890c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a400:	f000 f970 	bl	800a6e4 <vPortExitCritical>
}
 800a404:	bf00      	nop
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	200015e0 	.word	0x200015e0
 800a410:	200015b0 	.word	0x200015b0
 800a414:	200015c4 	.word	0x200015c4
 800a418:	200015d8 	.word	0x200015d8
 800a41c:	200015dc 	.word	0x200015dc
 800a420:	2000168c 	.word	0x2000168c
 800a424:	200015ec 	.word	0x200015ec
 800a428:	0800c020 	.word	0x0800c020

0800a42c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a42c:	b480      	push	{r7}
 800a42e:	b085      	sub	sp, #20
 800a430:	af00      	add	r7, sp, #0
 800a432:	60f8      	str	r0, [r7, #12]
 800a434:	60b9      	str	r1, [r7, #8]
 800a436:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	3b04      	subs	r3, #4
 800a43c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a444:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	3b04      	subs	r3, #4
 800a44a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	f023 0201 	bic.w	r2, r3, #1
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	3b04      	subs	r3, #4
 800a45a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a45c:	4a0c      	ldr	r2, [pc, #48]	; (800a490 <pxPortInitialiseStack+0x64>)
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	3b14      	subs	r3, #20
 800a466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a468:	687a      	ldr	r2, [r7, #4]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	3b04      	subs	r3, #4
 800a472:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f06f 0202 	mvn.w	r2, #2
 800a47a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	3b20      	subs	r3, #32
 800a480:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a482:	68fb      	ldr	r3, [r7, #12]
}
 800a484:	4618      	mov	r0, r3
 800a486:	3714      	adds	r7, #20
 800a488:	46bd      	mov	sp, r7
 800a48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48e:	4770      	bx	lr
 800a490:	0800a495 	.word	0x0800a495

0800a494 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a494:	b480      	push	{r7}
 800a496:	b085      	sub	sp, #20
 800a498:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a49a:	2300      	movs	r3, #0
 800a49c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a49e:	4b12      	ldr	r3, [pc, #72]	; (800a4e8 <prvTaskExitError+0x54>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a6:	d00a      	beq.n	800a4be <prvTaskExitError+0x2a>
	__asm volatile
 800a4a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ac:	f383 8811 	msr	BASEPRI, r3
 800a4b0:	f3bf 8f6f 	isb	sy
 800a4b4:	f3bf 8f4f 	dsb	sy
 800a4b8:	60fb      	str	r3, [r7, #12]
}
 800a4ba:	bf00      	nop
 800a4bc:	e7fe      	b.n	800a4bc <prvTaskExitError+0x28>
	__asm volatile
 800a4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c2:	f383 8811 	msr	BASEPRI, r3
 800a4c6:	f3bf 8f6f 	isb	sy
 800a4ca:	f3bf 8f4f 	dsb	sy
 800a4ce:	60bb      	str	r3, [r7, #8]
}
 800a4d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a4d2:	bf00      	nop
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d0fc      	beq.n	800a4d4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a4da:	bf00      	nop
 800a4dc:	bf00      	nop
 800a4de:	3714      	adds	r7, #20
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr
 800a4e8:	2000000c 	.word	0x2000000c
 800a4ec:	00000000 	.word	0x00000000

0800a4f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a4f0:	4b07      	ldr	r3, [pc, #28]	; (800a510 <pxCurrentTCBConst2>)
 800a4f2:	6819      	ldr	r1, [r3, #0]
 800a4f4:	6808      	ldr	r0, [r1, #0]
 800a4f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4fa:	f380 8809 	msr	PSP, r0
 800a4fe:	f3bf 8f6f 	isb	sy
 800a502:	f04f 0000 	mov.w	r0, #0
 800a506:	f380 8811 	msr	BASEPRI, r0
 800a50a:	4770      	bx	lr
 800a50c:	f3af 8000 	nop.w

0800a510 <pxCurrentTCBConst2>:
 800a510:	200010b0 	.word	0x200010b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a514:	bf00      	nop
 800a516:	bf00      	nop

0800a518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a518:	4808      	ldr	r0, [pc, #32]	; (800a53c <prvPortStartFirstTask+0x24>)
 800a51a:	6800      	ldr	r0, [r0, #0]
 800a51c:	6800      	ldr	r0, [r0, #0]
 800a51e:	f380 8808 	msr	MSP, r0
 800a522:	f04f 0000 	mov.w	r0, #0
 800a526:	f380 8814 	msr	CONTROL, r0
 800a52a:	b662      	cpsie	i
 800a52c:	b661      	cpsie	f
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	f3bf 8f6f 	isb	sy
 800a536:	df00      	svc	0
 800a538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a53a:	bf00      	nop
 800a53c:	e000ed08 	.word	0xe000ed08

0800a540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a546:	4b46      	ldr	r3, [pc, #280]	; (800a660 <xPortStartScheduler+0x120>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a46      	ldr	r2, [pc, #280]	; (800a664 <xPortStartScheduler+0x124>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d10a      	bne.n	800a566 <xPortStartScheduler+0x26>
	__asm volatile
 800a550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a554:	f383 8811 	msr	BASEPRI, r3
 800a558:	f3bf 8f6f 	isb	sy
 800a55c:	f3bf 8f4f 	dsb	sy
 800a560:	613b      	str	r3, [r7, #16]
}
 800a562:	bf00      	nop
 800a564:	e7fe      	b.n	800a564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a566:	4b3e      	ldr	r3, [pc, #248]	; (800a660 <xPortStartScheduler+0x120>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a3f      	ldr	r2, [pc, #252]	; (800a668 <xPortStartScheduler+0x128>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d10a      	bne.n	800a586 <xPortStartScheduler+0x46>
	__asm volatile
 800a570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a574:	f383 8811 	msr	BASEPRI, r3
 800a578:	f3bf 8f6f 	isb	sy
 800a57c:	f3bf 8f4f 	dsb	sy
 800a580:	60fb      	str	r3, [r7, #12]
}
 800a582:	bf00      	nop
 800a584:	e7fe      	b.n	800a584 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a586:	4b39      	ldr	r3, [pc, #228]	; (800a66c <xPortStartScheduler+0x12c>)
 800a588:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	781b      	ldrb	r3, [r3, #0]
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	22ff      	movs	r2, #255	; 0xff
 800a596:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	b2db      	uxtb	r3, r3
 800a59e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a5a0:	78fb      	ldrb	r3, [r7, #3]
 800a5a2:	b2db      	uxtb	r3, r3
 800a5a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a5a8:	b2da      	uxtb	r2, r3
 800a5aa:	4b31      	ldr	r3, [pc, #196]	; (800a670 <xPortStartScheduler+0x130>)
 800a5ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a5ae:	4b31      	ldr	r3, [pc, #196]	; (800a674 <xPortStartScheduler+0x134>)
 800a5b0:	2207      	movs	r2, #7
 800a5b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a5b4:	e009      	b.n	800a5ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a5b6:	4b2f      	ldr	r3, [pc, #188]	; (800a674 <xPortStartScheduler+0x134>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	4a2d      	ldr	r2, [pc, #180]	; (800a674 <xPortStartScheduler+0x134>)
 800a5be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a5c0:	78fb      	ldrb	r3, [r7, #3]
 800a5c2:	b2db      	uxtb	r3, r3
 800a5c4:	005b      	lsls	r3, r3, #1
 800a5c6:	b2db      	uxtb	r3, r3
 800a5c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a5ca:	78fb      	ldrb	r3, [r7, #3]
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5d2:	2b80      	cmp	r3, #128	; 0x80
 800a5d4:	d0ef      	beq.n	800a5b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a5d6:	4b27      	ldr	r3, [pc, #156]	; (800a674 <xPortStartScheduler+0x134>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f1c3 0307 	rsb	r3, r3, #7
 800a5de:	2b04      	cmp	r3, #4
 800a5e0:	d00a      	beq.n	800a5f8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a5e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e6:	f383 8811 	msr	BASEPRI, r3
 800a5ea:	f3bf 8f6f 	isb	sy
 800a5ee:	f3bf 8f4f 	dsb	sy
 800a5f2:	60bb      	str	r3, [r7, #8]
}
 800a5f4:	bf00      	nop
 800a5f6:	e7fe      	b.n	800a5f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a5f8:	4b1e      	ldr	r3, [pc, #120]	; (800a674 <xPortStartScheduler+0x134>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	021b      	lsls	r3, r3, #8
 800a5fe:	4a1d      	ldr	r2, [pc, #116]	; (800a674 <xPortStartScheduler+0x134>)
 800a600:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a602:	4b1c      	ldr	r3, [pc, #112]	; (800a674 <xPortStartScheduler+0x134>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a60a:	4a1a      	ldr	r2, [pc, #104]	; (800a674 <xPortStartScheduler+0x134>)
 800a60c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	b2da      	uxtb	r2, r3
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a616:	4b18      	ldr	r3, [pc, #96]	; (800a678 <xPortStartScheduler+0x138>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4a17      	ldr	r2, [pc, #92]	; (800a678 <xPortStartScheduler+0x138>)
 800a61c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a620:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a622:	4b15      	ldr	r3, [pc, #84]	; (800a678 <xPortStartScheduler+0x138>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a14      	ldr	r2, [pc, #80]	; (800a678 <xPortStartScheduler+0x138>)
 800a628:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a62c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a62e:	f000 f8dd 	bl	800a7ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a632:	4b12      	ldr	r3, [pc, #72]	; (800a67c <xPortStartScheduler+0x13c>)
 800a634:	2200      	movs	r2, #0
 800a636:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a638:	f000 f8fc 	bl	800a834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a63c:	4b10      	ldr	r3, [pc, #64]	; (800a680 <xPortStartScheduler+0x140>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4a0f      	ldr	r2, [pc, #60]	; (800a680 <xPortStartScheduler+0x140>)
 800a642:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a646:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a648:	f7ff ff66 	bl	800a518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a64c:	f7fe fe48 	bl	80092e0 <vTaskSwitchContext>
	prvTaskExitError();
 800a650:	f7ff ff20 	bl	800a494 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a654:	2300      	movs	r3, #0
}
 800a656:	4618      	mov	r0, r3
 800a658:	3718      	adds	r7, #24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}
 800a65e:	bf00      	nop
 800a660:	e000ed00 	.word	0xe000ed00
 800a664:	410fc271 	.word	0x410fc271
 800a668:	410fc270 	.word	0x410fc270
 800a66c:	e000e400 	.word	0xe000e400
 800a670:	200016dc 	.word	0x200016dc
 800a674:	200016e0 	.word	0x200016e0
 800a678:	e000ed20 	.word	0xe000ed20
 800a67c:	2000000c 	.word	0x2000000c
 800a680:	e000ef34 	.word	0xe000ef34

0800a684 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a684:	b480      	push	{r7}
 800a686:	b083      	sub	sp, #12
 800a688:	af00      	add	r7, sp, #0
	__asm volatile
 800a68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a68e:	f383 8811 	msr	BASEPRI, r3
 800a692:	f3bf 8f6f 	isb	sy
 800a696:	f3bf 8f4f 	dsb	sy
 800a69a:	607b      	str	r3, [r7, #4]
}
 800a69c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a69e:	4b0f      	ldr	r3, [pc, #60]	; (800a6dc <vPortEnterCritical+0x58>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	4a0d      	ldr	r2, [pc, #52]	; (800a6dc <vPortEnterCritical+0x58>)
 800a6a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a6a8:	4b0c      	ldr	r3, [pc, #48]	; (800a6dc <vPortEnterCritical+0x58>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d10f      	bne.n	800a6d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a6b0:	4b0b      	ldr	r3, [pc, #44]	; (800a6e0 <vPortEnterCritical+0x5c>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	b2db      	uxtb	r3, r3
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d00a      	beq.n	800a6d0 <vPortEnterCritical+0x4c>
	__asm volatile
 800a6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6be:	f383 8811 	msr	BASEPRI, r3
 800a6c2:	f3bf 8f6f 	isb	sy
 800a6c6:	f3bf 8f4f 	dsb	sy
 800a6ca:	603b      	str	r3, [r7, #0]
}
 800a6cc:	bf00      	nop
 800a6ce:	e7fe      	b.n	800a6ce <vPortEnterCritical+0x4a>
	}
}
 800a6d0:	bf00      	nop
 800a6d2:	370c      	adds	r7, #12
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr
 800a6dc:	2000000c 	.word	0x2000000c
 800a6e0:	e000ed04 	.word	0xe000ed04

0800a6e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b083      	sub	sp, #12
 800a6e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a6ea:	4b12      	ldr	r3, [pc, #72]	; (800a734 <vPortExitCritical+0x50>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d10a      	bne.n	800a708 <vPortExitCritical+0x24>
	__asm volatile
 800a6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f6:	f383 8811 	msr	BASEPRI, r3
 800a6fa:	f3bf 8f6f 	isb	sy
 800a6fe:	f3bf 8f4f 	dsb	sy
 800a702:	607b      	str	r3, [r7, #4]
}
 800a704:	bf00      	nop
 800a706:	e7fe      	b.n	800a706 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a708:	4b0a      	ldr	r3, [pc, #40]	; (800a734 <vPortExitCritical+0x50>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	3b01      	subs	r3, #1
 800a70e:	4a09      	ldr	r2, [pc, #36]	; (800a734 <vPortExitCritical+0x50>)
 800a710:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a712:	4b08      	ldr	r3, [pc, #32]	; (800a734 <vPortExitCritical+0x50>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d105      	bne.n	800a726 <vPortExitCritical+0x42>
 800a71a:	2300      	movs	r3, #0
 800a71c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	f383 8811 	msr	BASEPRI, r3
}
 800a724:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a726:	bf00      	nop
 800a728:	370c      	adds	r7, #12
 800a72a:	46bd      	mov	sp, r7
 800a72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a730:	4770      	bx	lr
 800a732:	bf00      	nop
 800a734:	2000000c 	.word	0x2000000c
	...

0800a740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a740:	f3ef 8009 	mrs	r0, PSP
 800a744:	f3bf 8f6f 	isb	sy
 800a748:	4b15      	ldr	r3, [pc, #84]	; (800a7a0 <pxCurrentTCBConst>)
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	f01e 0f10 	tst.w	lr, #16
 800a750:	bf08      	it	eq
 800a752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a75a:	6010      	str	r0, [r2, #0]
 800a75c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a760:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a764:	f380 8811 	msr	BASEPRI, r0
 800a768:	f3bf 8f4f 	dsb	sy
 800a76c:	f3bf 8f6f 	isb	sy
 800a770:	f7fe fdb6 	bl	80092e0 <vTaskSwitchContext>
 800a774:	f04f 0000 	mov.w	r0, #0
 800a778:	f380 8811 	msr	BASEPRI, r0
 800a77c:	bc09      	pop	{r0, r3}
 800a77e:	6819      	ldr	r1, [r3, #0]
 800a780:	6808      	ldr	r0, [r1, #0]
 800a782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a786:	f01e 0f10 	tst.w	lr, #16
 800a78a:	bf08      	it	eq
 800a78c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a790:	f380 8809 	msr	PSP, r0
 800a794:	f3bf 8f6f 	isb	sy
 800a798:	4770      	bx	lr
 800a79a:	bf00      	nop
 800a79c:	f3af 8000 	nop.w

0800a7a0 <pxCurrentTCBConst>:
 800a7a0:	200010b0 	.word	0x200010b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a7a4:	bf00      	nop
 800a7a6:	bf00      	nop

0800a7a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b082      	sub	sp, #8
 800a7ac:	af00      	add	r7, sp, #0
	__asm volatile
 800a7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b2:	f383 8811 	msr	BASEPRI, r3
 800a7b6:	f3bf 8f6f 	isb	sy
 800a7ba:	f3bf 8f4f 	dsb	sy
 800a7be:	607b      	str	r3, [r7, #4]
}
 800a7c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a7c2:	f7fe fcd3 	bl	800916c <xTaskIncrementTick>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d003      	beq.n	800a7d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a7cc:	4b06      	ldr	r3, [pc, #24]	; (800a7e8 <xPortSysTickHandler+0x40>)
 800a7ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7d2:	601a      	str	r2, [r3, #0]
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	f383 8811 	msr	BASEPRI, r3
}
 800a7de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a7e0:	bf00      	nop
 800a7e2:	3708      	adds	r7, #8
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}
 800a7e8:	e000ed04 	.word	0xe000ed04

0800a7ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a7f0:	4b0b      	ldr	r3, [pc, #44]	; (800a820 <vPortSetupTimerInterrupt+0x34>)
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a7f6:	4b0b      	ldr	r3, [pc, #44]	; (800a824 <vPortSetupTimerInterrupt+0x38>)
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a7fc:	4b0a      	ldr	r3, [pc, #40]	; (800a828 <vPortSetupTimerInterrupt+0x3c>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a0a      	ldr	r2, [pc, #40]	; (800a82c <vPortSetupTimerInterrupt+0x40>)
 800a802:	fba2 2303 	umull	r2, r3, r2, r3
 800a806:	099b      	lsrs	r3, r3, #6
 800a808:	4a09      	ldr	r2, [pc, #36]	; (800a830 <vPortSetupTimerInterrupt+0x44>)
 800a80a:	3b01      	subs	r3, #1
 800a80c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a80e:	4b04      	ldr	r3, [pc, #16]	; (800a820 <vPortSetupTimerInterrupt+0x34>)
 800a810:	2207      	movs	r2, #7
 800a812:	601a      	str	r2, [r3, #0]
}
 800a814:	bf00      	nop
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr
 800a81e:	bf00      	nop
 800a820:	e000e010 	.word	0xe000e010
 800a824:	e000e018 	.word	0xe000e018
 800a828:	20000000 	.word	0x20000000
 800a82c:	10624dd3 	.word	0x10624dd3
 800a830:	e000e014 	.word	0xe000e014

0800a834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a834:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a844 <vPortEnableVFP+0x10>
 800a838:	6801      	ldr	r1, [r0, #0]
 800a83a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a83e:	6001      	str	r1, [r0, #0]
 800a840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a842:	bf00      	nop
 800a844:	e000ed88 	.word	0xe000ed88

0800a848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a848:	b480      	push	{r7}
 800a84a:	b085      	sub	sp, #20
 800a84c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a84e:	f3ef 8305 	mrs	r3, IPSR
 800a852:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2b0f      	cmp	r3, #15
 800a858:	d914      	bls.n	800a884 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a85a:	4a17      	ldr	r2, [pc, #92]	; (800a8b8 <vPortValidateInterruptPriority+0x70>)
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	4413      	add	r3, r2
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a864:	4b15      	ldr	r3, [pc, #84]	; (800a8bc <vPortValidateInterruptPriority+0x74>)
 800a866:	781b      	ldrb	r3, [r3, #0]
 800a868:	7afa      	ldrb	r2, [r7, #11]
 800a86a:	429a      	cmp	r2, r3
 800a86c:	d20a      	bcs.n	800a884 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a86e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a872:	f383 8811 	msr	BASEPRI, r3
 800a876:	f3bf 8f6f 	isb	sy
 800a87a:	f3bf 8f4f 	dsb	sy
 800a87e:	607b      	str	r3, [r7, #4]
}
 800a880:	bf00      	nop
 800a882:	e7fe      	b.n	800a882 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a884:	4b0e      	ldr	r3, [pc, #56]	; (800a8c0 <vPortValidateInterruptPriority+0x78>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a88c:	4b0d      	ldr	r3, [pc, #52]	; (800a8c4 <vPortValidateInterruptPriority+0x7c>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	429a      	cmp	r2, r3
 800a892:	d90a      	bls.n	800a8aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a894:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a898:	f383 8811 	msr	BASEPRI, r3
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f3bf 8f4f 	dsb	sy
 800a8a4:	603b      	str	r3, [r7, #0]
}
 800a8a6:	bf00      	nop
 800a8a8:	e7fe      	b.n	800a8a8 <vPortValidateInterruptPriority+0x60>
	}
 800a8aa:	bf00      	nop
 800a8ac:	3714      	adds	r7, #20
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr
 800a8b6:	bf00      	nop
 800a8b8:	e000e3f0 	.word	0xe000e3f0
 800a8bc:	200016dc 	.word	0x200016dc
 800a8c0:	e000ed0c 	.word	0xe000ed0c
 800a8c4:	200016e0 	.word	0x200016e0

0800a8c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b08a      	sub	sp, #40	; 0x28
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a8d4:	f7fe fb7c 	bl	8008fd0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a8d8:	4b5b      	ldr	r3, [pc, #364]	; (800aa48 <pvPortMalloc+0x180>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d101      	bne.n	800a8e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a8e0:	f000 f920 	bl	800ab24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a8e4:	4b59      	ldr	r3, [pc, #356]	; (800aa4c <pvPortMalloc+0x184>)
 800a8e6:	681a      	ldr	r2, [r3, #0]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	4013      	ands	r3, r2
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	f040 8093 	bne.w	800aa18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d01d      	beq.n	800a934 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a8f8:	2208      	movs	r2, #8
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	4413      	add	r3, r2
 800a8fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f003 0307 	and.w	r3, r3, #7
 800a906:	2b00      	cmp	r3, #0
 800a908:	d014      	beq.n	800a934 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f023 0307 	bic.w	r3, r3, #7
 800a910:	3308      	adds	r3, #8
 800a912:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f003 0307 	and.w	r3, r3, #7
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d00a      	beq.n	800a934 <pvPortMalloc+0x6c>
	__asm volatile
 800a91e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a922:	f383 8811 	msr	BASEPRI, r3
 800a926:	f3bf 8f6f 	isb	sy
 800a92a:	f3bf 8f4f 	dsb	sy
 800a92e:	617b      	str	r3, [r7, #20]
}
 800a930:	bf00      	nop
 800a932:	e7fe      	b.n	800a932 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d06e      	beq.n	800aa18 <pvPortMalloc+0x150>
 800a93a:	4b45      	ldr	r3, [pc, #276]	; (800aa50 <pvPortMalloc+0x188>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	687a      	ldr	r2, [r7, #4]
 800a940:	429a      	cmp	r2, r3
 800a942:	d869      	bhi.n	800aa18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a944:	4b43      	ldr	r3, [pc, #268]	; (800aa54 <pvPortMalloc+0x18c>)
 800a946:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a948:	4b42      	ldr	r3, [pc, #264]	; (800aa54 <pvPortMalloc+0x18c>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a94e:	e004      	b.n	800a95a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a952:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	429a      	cmp	r2, r3
 800a962:	d903      	bls.n	800a96c <pvPortMalloc+0xa4>
 800a964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d1f1      	bne.n	800a950 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a96c:	4b36      	ldr	r3, [pc, #216]	; (800aa48 <pvPortMalloc+0x180>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a972:	429a      	cmp	r2, r3
 800a974:	d050      	beq.n	800aa18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a976:	6a3b      	ldr	r3, [r7, #32]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	2208      	movs	r2, #8
 800a97c:	4413      	add	r3, r2
 800a97e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a982:	681a      	ldr	r2, [r3, #0]
 800a984:	6a3b      	ldr	r3, [r7, #32]
 800a986:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a98a:	685a      	ldr	r2, [r3, #4]
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	1ad2      	subs	r2, r2, r3
 800a990:	2308      	movs	r3, #8
 800a992:	005b      	lsls	r3, r3, #1
 800a994:	429a      	cmp	r2, r3
 800a996:	d91f      	bls.n	800a9d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4413      	add	r3, r2
 800a99e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a9a0:	69bb      	ldr	r3, [r7, #24]
 800a9a2:	f003 0307 	and.w	r3, r3, #7
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00a      	beq.n	800a9c0 <pvPortMalloc+0xf8>
	__asm volatile
 800a9aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ae:	f383 8811 	msr	BASEPRI, r3
 800a9b2:	f3bf 8f6f 	isb	sy
 800a9b6:	f3bf 8f4f 	dsb	sy
 800a9ba:	613b      	str	r3, [r7, #16]
}
 800a9bc:	bf00      	nop
 800a9be:	e7fe      	b.n	800a9be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a9c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9c2:	685a      	ldr	r2, [r3, #4]
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	1ad2      	subs	r2, r2, r3
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a9cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a9d2:	69b8      	ldr	r0, [r7, #24]
 800a9d4:	f000 f908 	bl	800abe8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a9d8:	4b1d      	ldr	r3, [pc, #116]	; (800aa50 <pvPortMalloc+0x188>)
 800a9da:	681a      	ldr	r2, [r3, #0]
 800a9dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9de:	685b      	ldr	r3, [r3, #4]
 800a9e0:	1ad3      	subs	r3, r2, r3
 800a9e2:	4a1b      	ldr	r2, [pc, #108]	; (800aa50 <pvPortMalloc+0x188>)
 800a9e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a9e6:	4b1a      	ldr	r3, [pc, #104]	; (800aa50 <pvPortMalloc+0x188>)
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	4b1b      	ldr	r3, [pc, #108]	; (800aa58 <pvPortMalloc+0x190>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d203      	bcs.n	800a9fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a9f2:	4b17      	ldr	r3, [pc, #92]	; (800aa50 <pvPortMalloc+0x188>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4a18      	ldr	r2, [pc, #96]	; (800aa58 <pvPortMalloc+0x190>)
 800a9f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a9fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9fc:	685a      	ldr	r2, [r3, #4]
 800a9fe:	4b13      	ldr	r3, [pc, #76]	; (800aa4c <pvPortMalloc+0x184>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	431a      	orrs	r2, r3
 800aa04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aa08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aa0e:	4b13      	ldr	r3, [pc, #76]	; (800aa5c <pvPortMalloc+0x194>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	3301      	adds	r3, #1
 800aa14:	4a11      	ldr	r2, [pc, #68]	; (800aa5c <pvPortMalloc+0x194>)
 800aa16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aa18:	f7fe fae8 	bl	8008fec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	f003 0307 	and.w	r3, r3, #7
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d00a      	beq.n	800aa3c <pvPortMalloc+0x174>
	__asm volatile
 800aa26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa2a:	f383 8811 	msr	BASEPRI, r3
 800aa2e:	f3bf 8f6f 	isb	sy
 800aa32:	f3bf 8f4f 	dsb	sy
 800aa36:	60fb      	str	r3, [r7, #12]
}
 800aa38:	bf00      	nop
 800aa3a:	e7fe      	b.n	800aa3a <pvPortMalloc+0x172>
	return pvReturn;
 800aa3c:	69fb      	ldr	r3, [r7, #28]
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3728      	adds	r7, #40	; 0x28
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	200052ec 	.word	0x200052ec
 800aa4c:	20005300 	.word	0x20005300
 800aa50:	200052f0 	.word	0x200052f0
 800aa54:	200052e4 	.word	0x200052e4
 800aa58:	200052f4 	.word	0x200052f4
 800aa5c:	200052f8 	.word	0x200052f8

0800aa60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b086      	sub	sp, #24
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d04d      	beq.n	800ab0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aa72:	2308      	movs	r3, #8
 800aa74:	425b      	negs	r3, r3
 800aa76:	697a      	ldr	r2, [r7, #20]
 800aa78:	4413      	add	r3, r2
 800aa7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	685a      	ldr	r2, [r3, #4]
 800aa84:	4b24      	ldr	r3, [pc, #144]	; (800ab18 <vPortFree+0xb8>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	4013      	ands	r3, r2
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d10a      	bne.n	800aaa4 <vPortFree+0x44>
	__asm volatile
 800aa8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa92:	f383 8811 	msr	BASEPRI, r3
 800aa96:	f3bf 8f6f 	isb	sy
 800aa9a:	f3bf 8f4f 	dsb	sy
 800aa9e:	60fb      	str	r3, [r7, #12]
}
 800aaa0:	bf00      	nop
 800aaa2:	e7fe      	b.n	800aaa2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d00a      	beq.n	800aac2 <vPortFree+0x62>
	__asm volatile
 800aaac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab0:	f383 8811 	msr	BASEPRI, r3
 800aab4:	f3bf 8f6f 	isb	sy
 800aab8:	f3bf 8f4f 	dsb	sy
 800aabc:	60bb      	str	r3, [r7, #8]
}
 800aabe:	bf00      	nop
 800aac0:	e7fe      	b.n	800aac0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	685a      	ldr	r2, [r3, #4]
 800aac6:	4b14      	ldr	r3, [pc, #80]	; (800ab18 <vPortFree+0xb8>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	4013      	ands	r3, r2
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d01e      	beq.n	800ab0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aad0:	693b      	ldr	r3, [r7, #16]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d11a      	bne.n	800ab0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	685a      	ldr	r2, [r3, #4]
 800aadc:	4b0e      	ldr	r3, [pc, #56]	; (800ab18 <vPortFree+0xb8>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	43db      	mvns	r3, r3
 800aae2:	401a      	ands	r2, r3
 800aae4:	693b      	ldr	r3, [r7, #16]
 800aae6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aae8:	f7fe fa72 	bl	8008fd0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	685a      	ldr	r2, [r3, #4]
 800aaf0:	4b0a      	ldr	r3, [pc, #40]	; (800ab1c <vPortFree+0xbc>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4413      	add	r3, r2
 800aaf6:	4a09      	ldr	r2, [pc, #36]	; (800ab1c <vPortFree+0xbc>)
 800aaf8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aafa:	6938      	ldr	r0, [r7, #16]
 800aafc:	f000 f874 	bl	800abe8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ab00:	4b07      	ldr	r3, [pc, #28]	; (800ab20 <vPortFree+0xc0>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	3301      	adds	r3, #1
 800ab06:	4a06      	ldr	r2, [pc, #24]	; (800ab20 <vPortFree+0xc0>)
 800ab08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ab0a:	f7fe fa6f 	bl	8008fec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ab0e:	bf00      	nop
 800ab10:	3718      	adds	r7, #24
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bd80      	pop	{r7, pc}
 800ab16:	bf00      	nop
 800ab18:	20005300 	.word	0x20005300
 800ab1c:	200052f0 	.word	0x200052f0
 800ab20:	200052fc 	.word	0x200052fc

0800ab24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ab24:	b480      	push	{r7}
 800ab26:	b085      	sub	sp, #20
 800ab28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ab2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ab2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ab30:	4b27      	ldr	r3, [pc, #156]	; (800abd0 <prvHeapInit+0xac>)
 800ab32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f003 0307 	and.w	r3, r3, #7
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00c      	beq.n	800ab58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	3307      	adds	r3, #7
 800ab42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f023 0307 	bic.w	r3, r3, #7
 800ab4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ab4c:	68ba      	ldr	r2, [r7, #8]
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	1ad3      	subs	r3, r2, r3
 800ab52:	4a1f      	ldr	r2, [pc, #124]	; (800abd0 <prvHeapInit+0xac>)
 800ab54:	4413      	add	r3, r2
 800ab56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ab5c:	4a1d      	ldr	r2, [pc, #116]	; (800abd4 <prvHeapInit+0xb0>)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ab62:	4b1c      	ldr	r3, [pc, #112]	; (800abd4 <prvHeapInit+0xb0>)
 800ab64:	2200      	movs	r2, #0
 800ab66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	68ba      	ldr	r2, [r7, #8]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ab70:	2208      	movs	r2, #8
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	1a9b      	subs	r3, r3, r2
 800ab76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f023 0307 	bic.w	r3, r3, #7
 800ab7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	4a15      	ldr	r2, [pc, #84]	; (800abd8 <prvHeapInit+0xb4>)
 800ab84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ab86:	4b14      	ldr	r3, [pc, #80]	; (800abd8 <prvHeapInit+0xb4>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ab8e:	4b12      	ldr	r3, [pc, #72]	; (800abd8 <prvHeapInit+0xb4>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	2200      	movs	r2, #0
 800ab94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	68fa      	ldr	r2, [r7, #12]
 800ab9e:	1ad2      	subs	r2, r2, r3
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aba4:	4b0c      	ldr	r3, [pc, #48]	; (800abd8 <prvHeapInit+0xb4>)
 800aba6:	681a      	ldr	r2, [r3, #0]
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	4a0a      	ldr	r2, [pc, #40]	; (800abdc <prvHeapInit+0xb8>)
 800abb2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	685b      	ldr	r3, [r3, #4]
 800abb8:	4a09      	ldr	r2, [pc, #36]	; (800abe0 <prvHeapInit+0xbc>)
 800abba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800abbc:	4b09      	ldr	r3, [pc, #36]	; (800abe4 <prvHeapInit+0xc0>)
 800abbe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800abc2:	601a      	str	r2, [r3, #0]
}
 800abc4:	bf00      	nop
 800abc6:	3714      	adds	r7, #20
 800abc8:	46bd      	mov	sp, r7
 800abca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abce:	4770      	bx	lr
 800abd0:	200016e4 	.word	0x200016e4
 800abd4:	200052e4 	.word	0x200052e4
 800abd8:	200052ec 	.word	0x200052ec
 800abdc:	200052f4 	.word	0x200052f4
 800abe0:	200052f0 	.word	0x200052f0
 800abe4:	20005300 	.word	0x20005300

0800abe8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800abe8:	b480      	push	{r7}
 800abea:	b085      	sub	sp, #20
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800abf0:	4b28      	ldr	r3, [pc, #160]	; (800ac94 <prvInsertBlockIntoFreeList+0xac>)
 800abf2:	60fb      	str	r3, [r7, #12]
 800abf4:	e002      	b.n	800abfc <prvInsertBlockIntoFreeList+0x14>
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	60fb      	str	r3, [r7, #12]
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	687a      	ldr	r2, [r7, #4]
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d8f7      	bhi.n	800abf6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	685b      	ldr	r3, [r3, #4]
 800ac0e:	68ba      	ldr	r2, [r7, #8]
 800ac10:	4413      	add	r3, r2
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d108      	bne.n	800ac2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	685a      	ldr	r2, [r3, #4]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	441a      	add	r2, r3
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	68ba      	ldr	r2, [r7, #8]
 800ac34:	441a      	add	r2, r3
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	d118      	bne.n	800ac70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681a      	ldr	r2, [r3, #0]
 800ac42:	4b15      	ldr	r3, [pc, #84]	; (800ac98 <prvInsertBlockIntoFreeList+0xb0>)
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d00d      	beq.n	800ac66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	685a      	ldr	r2, [r3, #4]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	441a      	add	r2, r3
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	681a      	ldr	r2, [r3, #0]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	601a      	str	r2, [r3, #0]
 800ac64:	e008      	b.n	800ac78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ac66:	4b0c      	ldr	r3, [pc, #48]	; (800ac98 <prvInsertBlockIntoFreeList+0xb0>)
 800ac68:	681a      	ldr	r2, [r3, #0]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	601a      	str	r2, [r3, #0]
 800ac6e:	e003      	b.n	800ac78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681a      	ldr	r2, [r3, #0]
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	429a      	cmp	r2, r3
 800ac7e:	d002      	beq.n	800ac86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac86:	bf00      	nop
 800ac88:	3714      	adds	r7, #20
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac90:	4770      	bx	lr
 800ac92:	bf00      	nop
 800ac94:	200052e4 	.word	0x200052e4
 800ac98:	200052ec 	.word	0x200052ec

0800ac9c <__errno>:
 800ac9c:	4b01      	ldr	r3, [pc, #4]	; (800aca4 <__errno+0x8>)
 800ac9e:	6818      	ldr	r0, [r3, #0]
 800aca0:	4770      	bx	lr
 800aca2:	bf00      	nop
 800aca4:	20000010 	.word	0x20000010

0800aca8 <std>:
 800aca8:	2300      	movs	r3, #0
 800acaa:	b510      	push	{r4, lr}
 800acac:	4604      	mov	r4, r0
 800acae:	e9c0 3300 	strd	r3, r3, [r0]
 800acb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800acb6:	6083      	str	r3, [r0, #8]
 800acb8:	8181      	strh	r1, [r0, #12]
 800acba:	6643      	str	r3, [r0, #100]	; 0x64
 800acbc:	81c2      	strh	r2, [r0, #14]
 800acbe:	6183      	str	r3, [r0, #24]
 800acc0:	4619      	mov	r1, r3
 800acc2:	2208      	movs	r2, #8
 800acc4:	305c      	adds	r0, #92	; 0x5c
 800acc6:	f000 f91a 	bl	800aefe <memset>
 800acca:	4b05      	ldr	r3, [pc, #20]	; (800ace0 <std+0x38>)
 800accc:	6263      	str	r3, [r4, #36]	; 0x24
 800acce:	4b05      	ldr	r3, [pc, #20]	; (800ace4 <std+0x3c>)
 800acd0:	62a3      	str	r3, [r4, #40]	; 0x28
 800acd2:	4b05      	ldr	r3, [pc, #20]	; (800ace8 <std+0x40>)
 800acd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800acd6:	4b05      	ldr	r3, [pc, #20]	; (800acec <std+0x44>)
 800acd8:	6224      	str	r4, [r4, #32]
 800acda:	6323      	str	r3, [r4, #48]	; 0x30
 800acdc:	bd10      	pop	{r4, pc}
 800acde:	bf00      	nop
 800ace0:	0800b249 	.word	0x0800b249
 800ace4:	0800b26b 	.word	0x0800b26b
 800ace8:	0800b2a3 	.word	0x0800b2a3
 800acec:	0800b2c7 	.word	0x0800b2c7

0800acf0 <_cleanup_r>:
 800acf0:	4901      	ldr	r1, [pc, #4]	; (800acf8 <_cleanup_r+0x8>)
 800acf2:	f000 b8af 	b.w	800ae54 <_fwalk_reent>
 800acf6:	bf00      	nop
 800acf8:	0800b5a1 	.word	0x0800b5a1

0800acfc <__sfmoreglue>:
 800acfc:	b570      	push	{r4, r5, r6, lr}
 800acfe:	2268      	movs	r2, #104	; 0x68
 800ad00:	1e4d      	subs	r5, r1, #1
 800ad02:	4355      	muls	r5, r2
 800ad04:	460e      	mov	r6, r1
 800ad06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ad0a:	f000 f921 	bl	800af50 <_malloc_r>
 800ad0e:	4604      	mov	r4, r0
 800ad10:	b140      	cbz	r0, 800ad24 <__sfmoreglue+0x28>
 800ad12:	2100      	movs	r1, #0
 800ad14:	e9c0 1600 	strd	r1, r6, [r0]
 800ad18:	300c      	adds	r0, #12
 800ad1a:	60a0      	str	r0, [r4, #8]
 800ad1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ad20:	f000 f8ed 	bl	800aefe <memset>
 800ad24:	4620      	mov	r0, r4
 800ad26:	bd70      	pop	{r4, r5, r6, pc}

0800ad28 <__sfp_lock_acquire>:
 800ad28:	4801      	ldr	r0, [pc, #4]	; (800ad30 <__sfp_lock_acquire+0x8>)
 800ad2a:	f000 b8d8 	b.w	800aede <__retarget_lock_acquire_recursive>
 800ad2e:	bf00      	nop
 800ad30:	20005305 	.word	0x20005305

0800ad34 <__sfp_lock_release>:
 800ad34:	4801      	ldr	r0, [pc, #4]	; (800ad3c <__sfp_lock_release+0x8>)
 800ad36:	f000 b8d3 	b.w	800aee0 <__retarget_lock_release_recursive>
 800ad3a:	bf00      	nop
 800ad3c:	20005305 	.word	0x20005305

0800ad40 <__sinit_lock_acquire>:
 800ad40:	4801      	ldr	r0, [pc, #4]	; (800ad48 <__sinit_lock_acquire+0x8>)
 800ad42:	f000 b8cc 	b.w	800aede <__retarget_lock_acquire_recursive>
 800ad46:	bf00      	nop
 800ad48:	20005306 	.word	0x20005306

0800ad4c <__sinit_lock_release>:
 800ad4c:	4801      	ldr	r0, [pc, #4]	; (800ad54 <__sinit_lock_release+0x8>)
 800ad4e:	f000 b8c7 	b.w	800aee0 <__retarget_lock_release_recursive>
 800ad52:	bf00      	nop
 800ad54:	20005306 	.word	0x20005306

0800ad58 <__sinit>:
 800ad58:	b510      	push	{r4, lr}
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	f7ff fff0 	bl	800ad40 <__sinit_lock_acquire>
 800ad60:	69a3      	ldr	r3, [r4, #24]
 800ad62:	b11b      	cbz	r3, 800ad6c <__sinit+0x14>
 800ad64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad68:	f7ff bff0 	b.w	800ad4c <__sinit_lock_release>
 800ad6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ad70:	6523      	str	r3, [r4, #80]	; 0x50
 800ad72:	4b13      	ldr	r3, [pc, #76]	; (800adc0 <__sinit+0x68>)
 800ad74:	4a13      	ldr	r2, [pc, #76]	; (800adc4 <__sinit+0x6c>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	62a2      	str	r2, [r4, #40]	; 0x28
 800ad7a:	42a3      	cmp	r3, r4
 800ad7c:	bf04      	itt	eq
 800ad7e:	2301      	moveq	r3, #1
 800ad80:	61a3      	streq	r3, [r4, #24]
 800ad82:	4620      	mov	r0, r4
 800ad84:	f000 f820 	bl	800adc8 <__sfp>
 800ad88:	6060      	str	r0, [r4, #4]
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	f000 f81c 	bl	800adc8 <__sfp>
 800ad90:	60a0      	str	r0, [r4, #8]
 800ad92:	4620      	mov	r0, r4
 800ad94:	f000 f818 	bl	800adc8 <__sfp>
 800ad98:	2200      	movs	r2, #0
 800ad9a:	60e0      	str	r0, [r4, #12]
 800ad9c:	2104      	movs	r1, #4
 800ad9e:	6860      	ldr	r0, [r4, #4]
 800ada0:	f7ff ff82 	bl	800aca8 <std>
 800ada4:	68a0      	ldr	r0, [r4, #8]
 800ada6:	2201      	movs	r2, #1
 800ada8:	2109      	movs	r1, #9
 800adaa:	f7ff ff7d 	bl	800aca8 <std>
 800adae:	68e0      	ldr	r0, [r4, #12]
 800adb0:	2202      	movs	r2, #2
 800adb2:	2112      	movs	r1, #18
 800adb4:	f7ff ff78 	bl	800aca8 <std>
 800adb8:	2301      	movs	r3, #1
 800adba:	61a3      	str	r3, [r4, #24]
 800adbc:	e7d2      	b.n	800ad64 <__sinit+0xc>
 800adbe:	bf00      	nop
 800adc0:	0800c190 	.word	0x0800c190
 800adc4:	0800acf1 	.word	0x0800acf1

0800adc8 <__sfp>:
 800adc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adca:	4607      	mov	r7, r0
 800adcc:	f7ff ffac 	bl	800ad28 <__sfp_lock_acquire>
 800add0:	4b1e      	ldr	r3, [pc, #120]	; (800ae4c <__sfp+0x84>)
 800add2:	681e      	ldr	r6, [r3, #0]
 800add4:	69b3      	ldr	r3, [r6, #24]
 800add6:	b913      	cbnz	r3, 800adde <__sfp+0x16>
 800add8:	4630      	mov	r0, r6
 800adda:	f7ff ffbd 	bl	800ad58 <__sinit>
 800adde:	3648      	adds	r6, #72	; 0x48
 800ade0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ade4:	3b01      	subs	r3, #1
 800ade6:	d503      	bpl.n	800adf0 <__sfp+0x28>
 800ade8:	6833      	ldr	r3, [r6, #0]
 800adea:	b30b      	cbz	r3, 800ae30 <__sfp+0x68>
 800adec:	6836      	ldr	r6, [r6, #0]
 800adee:	e7f7      	b.n	800ade0 <__sfp+0x18>
 800adf0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800adf4:	b9d5      	cbnz	r5, 800ae2c <__sfp+0x64>
 800adf6:	4b16      	ldr	r3, [pc, #88]	; (800ae50 <__sfp+0x88>)
 800adf8:	60e3      	str	r3, [r4, #12]
 800adfa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800adfe:	6665      	str	r5, [r4, #100]	; 0x64
 800ae00:	f000 f86c 	bl	800aedc <__retarget_lock_init_recursive>
 800ae04:	f7ff ff96 	bl	800ad34 <__sfp_lock_release>
 800ae08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ae0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ae10:	6025      	str	r5, [r4, #0]
 800ae12:	61a5      	str	r5, [r4, #24]
 800ae14:	2208      	movs	r2, #8
 800ae16:	4629      	mov	r1, r5
 800ae18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ae1c:	f000 f86f 	bl	800aefe <memset>
 800ae20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ae24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ae28:	4620      	mov	r0, r4
 800ae2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae2c:	3468      	adds	r4, #104	; 0x68
 800ae2e:	e7d9      	b.n	800ade4 <__sfp+0x1c>
 800ae30:	2104      	movs	r1, #4
 800ae32:	4638      	mov	r0, r7
 800ae34:	f7ff ff62 	bl	800acfc <__sfmoreglue>
 800ae38:	4604      	mov	r4, r0
 800ae3a:	6030      	str	r0, [r6, #0]
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	d1d5      	bne.n	800adec <__sfp+0x24>
 800ae40:	f7ff ff78 	bl	800ad34 <__sfp_lock_release>
 800ae44:	230c      	movs	r3, #12
 800ae46:	603b      	str	r3, [r7, #0]
 800ae48:	e7ee      	b.n	800ae28 <__sfp+0x60>
 800ae4a:	bf00      	nop
 800ae4c:	0800c190 	.word	0x0800c190
 800ae50:	ffff0001 	.word	0xffff0001

0800ae54 <_fwalk_reent>:
 800ae54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae58:	4606      	mov	r6, r0
 800ae5a:	4688      	mov	r8, r1
 800ae5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ae60:	2700      	movs	r7, #0
 800ae62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae66:	f1b9 0901 	subs.w	r9, r9, #1
 800ae6a:	d505      	bpl.n	800ae78 <_fwalk_reent+0x24>
 800ae6c:	6824      	ldr	r4, [r4, #0]
 800ae6e:	2c00      	cmp	r4, #0
 800ae70:	d1f7      	bne.n	800ae62 <_fwalk_reent+0xe>
 800ae72:	4638      	mov	r0, r7
 800ae74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae78:	89ab      	ldrh	r3, [r5, #12]
 800ae7a:	2b01      	cmp	r3, #1
 800ae7c:	d907      	bls.n	800ae8e <_fwalk_reent+0x3a>
 800ae7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae82:	3301      	adds	r3, #1
 800ae84:	d003      	beq.n	800ae8e <_fwalk_reent+0x3a>
 800ae86:	4629      	mov	r1, r5
 800ae88:	4630      	mov	r0, r6
 800ae8a:	47c0      	blx	r8
 800ae8c:	4307      	orrs	r7, r0
 800ae8e:	3568      	adds	r5, #104	; 0x68
 800ae90:	e7e9      	b.n	800ae66 <_fwalk_reent+0x12>
	...

0800ae94 <__libc_init_array>:
 800ae94:	b570      	push	{r4, r5, r6, lr}
 800ae96:	4d0d      	ldr	r5, [pc, #52]	; (800aecc <__libc_init_array+0x38>)
 800ae98:	4c0d      	ldr	r4, [pc, #52]	; (800aed0 <__libc_init_array+0x3c>)
 800ae9a:	1b64      	subs	r4, r4, r5
 800ae9c:	10a4      	asrs	r4, r4, #2
 800ae9e:	2600      	movs	r6, #0
 800aea0:	42a6      	cmp	r6, r4
 800aea2:	d109      	bne.n	800aeb8 <__libc_init_array+0x24>
 800aea4:	4d0b      	ldr	r5, [pc, #44]	; (800aed4 <__libc_init_array+0x40>)
 800aea6:	4c0c      	ldr	r4, [pc, #48]	; (800aed8 <__libc_init_array+0x44>)
 800aea8:	f000 ffa8 	bl	800bdfc <_init>
 800aeac:	1b64      	subs	r4, r4, r5
 800aeae:	10a4      	asrs	r4, r4, #2
 800aeb0:	2600      	movs	r6, #0
 800aeb2:	42a6      	cmp	r6, r4
 800aeb4:	d105      	bne.n	800aec2 <__libc_init_array+0x2e>
 800aeb6:	bd70      	pop	{r4, r5, r6, pc}
 800aeb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800aebc:	4798      	blx	r3
 800aebe:	3601      	adds	r6, #1
 800aec0:	e7ee      	b.n	800aea0 <__libc_init_array+0xc>
 800aec2:	f855 3b04 	ldr.w	r3, [r5], #4
 800aec6:	4798      	blx	r3
 800aec8:	3601      	adds	r6, #1
 800aeca:	e7f2      	b.n	800aeb2 <__libc_init_array+0x1e>
 800aecc:	0800c1d0 	.word	0x0800c1d0
 800aed0:	0800c1d0 	.word	0x0800c1d0
 800aed4:	0800c1d0 	.word	0x0800c1d0
 800aed8:	0800c1d4 	.word	0x0800c1d4

0800aedc <__retarget_lock_init_recursive>:
 800aedc:	4770      	bx	lr

0800aede <__retarget_lock_acquire_recursive>:
 800aede:	4770      	bx	lr

0800aee0 <__retarget_lock_release_recursive>:
 800aee0:	4770      	bx	lr

0800aee2 <memcpy>:
 800aee2:	440a      	add	r2, r1
 800aee4:	4291      	cmp	r1, r2
 800aee6:	f100 33ff 	add.w	r3, r0, #4294967295
 800aeea:	d100      	bne.n	800aeee <memcpy+0xc>
 800aeec:	4770      	bx	lr
 800aeee:	b510      	push	{r4, lr}
 800aef0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aef4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aef8:	4291      	cmp	r1, r2
 800aefa:	d1f9      	bne.n	800aef0 <memcpy+0xe>
 800aefc:	bd10      	pop	{r4, pc}

0800aefe <memset>:
 800aefe:	4402      	add	r2, r0
 800af00:	4603      	mov	r3, r0
 800af02:	4293      	cmp	r3, r2
 800af04:	d100      	bne.n	800af08 <memset+0xa>
 800af06:	4770      	bx	lr
 800af08:	f803 1b01 	strb.w	r1, [r3], #1
 800af0c:	e7f9      	b.n	800af02 <memset+0x4>
	...

0800af10 <sbrk_aligned>:
 800af10:	b570      	push	{r4, r5, r6, lr}
 800af12:	4e0e      	ldr	r6, [pc, #56]	; (800af4c <sbrk_aligned+0x3c>)
 800af14:	460c      	mov	r4, r1
 800af16:	6831      	ldr	r1, [r6, #0]
 800af18:	4605      	mov	r5, r0
 800af1a:	b911      	cbnz	r1, 800af22 <sbrk_aligned+0x12>
 800af1c:	f000 f984 	bl	800b228 <_sbrk_r>
 800af20:	6030      	str	r0, [r6, #0]
 800af22:	4621      	mov	r1, r4
 800af24:	4628      	mov	r0, r5
 800af26:	f000 f97f 	bl	800b228 <_sbrk_r>
 800af2a:	1c43      	adds	r3, r0, #1
 800af2c:	d00a      	beq.n	800af44 <sbrk_aligned+0x34>
 800af2e:	1cc4      	adds	r4, r0, #3
 800af30:	f024 0403 	bic.w	r4, r4, #3
 800af34:	42a0      	cmp	r0, r4
 800af36:	d007      	beq.n	800af48 <sbrk_aligned+0x38>
 800af38:	1a21      	subs	r1, r4, r0
 800af3a:	4628      	mov	r0, r5
 800af3c:	f000 f974 	bl	800b228 <_sbrk_r>
 800af40:	3001      	adds	r0, #1
 800af42:	d101      	bne.n	800af48 <sbrk_aligned+0x38>
 800af44:	f04f 34ff 	mov.w	r4, #4294967295
 800af48:	4620      	mov	r0, r4
 800af4a:	bd70      	pop	{r4, r5, r6, pc}
 800af4c:	2000530c 	.word	0x2000530c

0800af50 <_malloc_r>:
 800af50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af54:	1ccd      	adds	r5, r1, #3
 800af56:	f025 0503 	bic.w	r5, r5, #3
 800af5a:	3508      	adds	r5, #8
 800af5c:	2d0c      	cmp	r5, #12
 800af5e:	bf38      	it	cc
 800af60:	250c      	movcc	r5, #12
 800af62:	2d00      	cmp	r5, #0
 800af64:	4607      	mov	r7, r0
 800af66:	db01      	blt.n	800af6c <_malloc_r+0x1c>
 800af68:	42a9      	cmp	r1, r5
 800af6a:	d905      	bls.n	800af78 <_malloc_r+0x28>
 800af6c:	230c      	movs	r3, #12
 800af6e:	603b      	str	r3, [r7, #0]
 800af70:	2600      	movs	r6, #0
 800af72:	4630      	mov	r0, r6
 800af74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af78:	4e2e      	ldr	r6, [pc, #184]	; (800b034 <_malloc_r+0xe4>)
 800af7a:	f000 fbc5 	bl	800b708 <__malloc_lock>
 800af7e:	6833      	ldr	r3, [r6, #0]
 800af80:	461c      	mov	r4, r3
 800af82:	bb34      	cbnz	r4, 800afd2 <_malloc_r+0x82>
 800af84:	4629      	mov	r1, r5
 800af86:	4638      	mov	r0, r7
 800af88:	f7ff ffc2 	bl	800af10 <sbrk_aligned>
 800af8c:	1c43      	adds	r3, r0, #1
 800af8e:	4604      	mov	r4, r0
 800af90:	d14d      	bne.n	800b02e <_malloc_r+0xde>
 800af92:	6834      	ldr	r4, [r6, #0]
 800af94:	4626      	mov	r6, r4
 800af96:	2e00      	cmp	r6, #0
 800af98:	d140      	bne.n	800b01c <_malloc_r+0xcc>
 800af9a:	6823      	ldr	r3, [r4, #0]
 800af9c:	4631      	mov	r1, r6
 800af9e:	4638      	mov	r0, r7
 800afa0:	eb04 0803 	add.w	r8, r4, r3
 800afa4:	f000 f940 	bl	800b228 <_sbrk_r>
 800afa8:	4580      	cmp	r8, r0
 800afaa:	d13a      	bne.n	800b022 <_malloc_r+0xd2>
 800afac:	6821      	ldr	r1, [r4, #0]
 800afae:	3503      	adds	r5, #3
 800afb0:	1a6d      	subs	r5, r5, r1
 800afb2:	f025 0503 	bic.w	r5, r5, #3
 800afb6:	3508      	adds	r5, #8
 800afb8:	2d0c      	cmp	r5, #12
 800afba:	bf38      	it	cc
 800afbc:	250c      	movcc	r5, #12
 800afbe:	4629      	mov	r1, r5
 800afc0:	4638      	mov	r0, r7
 800afc2:	f7ff ffa5 	bl	800af10 <sbrk_aligned>
 800afc6:	3001      	adds	r0, #1
 800afc8:	d02b      	beq.n	800b022 <_malloc_r+0xd2>
 800afca:	6823      	ldr	r3, [r4, #0]
 800afcc:	442b      	add	r3, r5
 800afce:	6023      	str	r3, [r4, #0]
 800afd0:	e00e      	b.n	800aff0 <_malloc_r+0xa0>
 800afd2:	6822      	ldr	r2, [r4, #0]
 800afd4:	1b52      	subs	r2, r2, r5
 800afd6:	d41e      	bmi.n	800b016 <_malloc_r+0xc6>
 800afd8:	2a0b      	cmp	r2, #11
 800afda:	d916      	bls.n	800b00a <_malloc_r+0xba>
 800afdc:	1961      	adds	r1, r4, r5
 800afde:	42a3      	cmp	r3, r4
 800afe0:	6025      	str	r5, [r4, #0]
 800afe2:	bf18      	it	ne
 800afe4:	6059      	strne	r1, [r3, #4]
 800afe6:	6863      	ldr	r3, [r4, #4]
 800afe8:	bf08      	it	eq
 800afea:	6031      	streq	r1, [r6, #0]
 800afec:	5162      	str	r2, [r4, r5]
 800afee:	604b      	str	r3, [r1, #4]
 800aff0:	4638      	mov	r0, r7
 800aff2:	f104 060b 	add.w	r6, r4, #11
 800aff6:	f000 fb8d 	bl	800b714 <__malloc_unlock>
 800affa:	f026 0607 	bic.w	r6, r6, #7
 800affe:	1d23      	adds	r3, r4, #4
 800b000:	1af2      	subs	r2, r6, r3
 800b002:	d0b6      	beq.n	800af72 <_malloc_r+0x22>
 800b004:	1b9b      	subs	r3, r3, r6
 800b006:	50a3      	str	r3, [r4, r2]
 800b008:	e7b3      	b.n	800af72 <_malloc_r+0x22>
 800b00a:	6862      	ldr	r2, [r4, #4]
 800b00c:	42a3      	cmp	r3, r4
 800b00e:	bf0c      	ite	eq
 800b010:	6032      	streq	r2, [r6, #0]
 800b012:	605a      	strne	r2, [r3, #4]
 800b014:	e7ec      	b.n	800aff0 <_malloc_r+0xa0>
 800b016:	4623      	mov	r3, r4
 800b018:	6864      	ldr	r4, [r4, #4]
 800b01a:	e7b2      	b.n	800af82 <_malloc_r+0x32>
 800b01c:	4634      	mov	r4, r6
 800b01e:	6876      	ldr	r6, [r6, #4]
 800b020:	e7b9      	b.n	800af96 <_malloc_r+0x46>
 800b022:	230c      	movs	r3, #12
 800b024:	603b      	str	r3, [r7, #0]
 800b026:	4638      	mov	r0, r7
 800b028:	f000 fb74 	bl	800b714 <__malloc_unlock>
 800b02c:	e7a1      	b.n	800af72 <_malloc_r+0x22>
 800b02e:	6025      	str	r5, [r4, #0]
 800b030:	e7de      	b.n	800aff0 <_malloc_r+0xa0>
 800b032:	bf00      	nop
 800b034:	20005308 	.word	0x20005308

0800b038 <iprintf>:
 800b038:	b40f      	push	{r0, r1, r2, r3}
 800b03a:	4b0a      	ldr	r3, [pc, #40]	; (800b064 <iprintf+0x2c>)
 800b03c:	b513      	push	{r0, r1, r4, lr}
 800b03e:	681c      	ldr	r4, [r3, #0]
 800b040:	b124      	cbz	r4, 800b04c <iprintf+0x14>
 800b042:	69a3      	ldr	r3, [r4, #24]
 800b044:	b913      	cbnz	r3, 800b04c <iprintf+0x14>
 800b046:	4620      	mov	r0, r4
 800b048:	f7ff fe86 	bl	800ad58 <__sinit>
 800b04c:	ab05      	add	r3, sp, #20
 800b04e:	9a04      	ldr	r2, [sp, #16]
 800b050:	68a1      	ldr	r1, [r4, #8]
 800b052:	9301      	str	r3, [sp, #4]
 800b054:	4620      	mov	r0, r4
 800b056:	f000 fbd9 	bl	800b80c <_vfiprintf_r>
 800b05a:	b002      	add	sp, #8
 800b05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b060:	b004      	add	sp, #16
 800b062:	4770      	bx	lr
 800b064:	20000010 	.word	0x20000010

0800b068 <_puts_r>:
 800b068:	b570      	push	{r4, r5, r6, lr}
 800b06a:	460e      	mov	r6, r1
 800b06c:	4605      	mov	r5, r0
 800b06e:	b118      	cbz	r0, 800b078 <_puts_r+0x10>
 800b070:	6983      	ldr	r3, [r0, #24]
 800b072:	b90b      	cbnz	r3, 800b078 <_puts_r+0x10>
 800b074:	f7ff fe70 	bl	800ad58 <__sinit>
 800b078:	69ab      	ldr	r3, [r5, #24]
 800b07a:	68ac      	ldr	r4, [r5, #8]
 800b07c:	b913      	cbnz	r3, 800b084 <_puts_r+0x1c>
 800b07e:	4628      	mov	r0, r5
 800b080:	f7ff fe6a 	bl	800ad58 <__sinit>
 800b084:	4b2c      	ldr	r3, [pc, #176]	; (800b138 <_puts_r+0xd0>)
 800b086:	429c      	cmp	r4, r3
 800b088:	d120      	bne.n	800b0cc <_puts_r+0x64>
 800b08a:	686c      	ldr	r4, [r5, #4]
 800b08c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b08e:	07db      	lsls	r3, r3, #31
 800b090:	d405      	bmi.n	800b09e <_puts_r+0x36>
 800b092:	89a3      	ldrh	r3, [r4, #12]
 800b094:	0598      	lsls	r0, r3, #22
 800b096:	d402      	bmi.n	800b09e <_puts_r+0x36>
 800b098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b09a:	f7ff ff20 	bl	800aede <__retarget_lock_acquire_recursive>
 800b09e:	89a3      	ldrh	r3, [r4, #12]
 800b0a0:	0719      	lsls	r1, r3, #28
 800b0a2:	d51d      	bpl.n	800b0e0 <_puts_r+0x78>
 800b0a4:	6923      	ldr	r3, [r4, #16]
 800b0a6:	b1db      	cbz	r3, 800b0e0 <_puts_r+0x78>
 800b0a8:	3e01      	subs	r6, #1
 800b0aa:	68a3      	ldr	r3, [r4, #8]
 800b0ac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b0b0:	3b01      	subs	r3, #1
 800b0b2:	60a3      	str	r3, [r4, #8]
 800b0b4:	bb39      	cbnz	r1, 800b106 <_puts_r+0x9e>
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	da38      	bge.n	800b12c <_puts_r+0xc4>
 800b0ba:	4622      	mov	r2, r4
 800b0bc:	210a      	movs	r1, #10
 800b0be:	4628      	mov	r0, r5
 800b0c0:	f000 f906 	bl	800b2d0 <__swbuf_r>
 800b0c4:	3001      	adds	r0, #1
 800b0c6:	d011      	beq.n	800b0ec <_puts_r+0x84>
 800b0c8:	250a      	movs	r5, #10
 800b0ca:	e011      	b.n	800b0f0 <_puts_r+0x88>
 800b0cc:	4b1b      	ldr	r3, [pc, #108]	; (800b13c <_puts_r+0xd4>)
 800b0ce:	429c      	cmp	r4, r3
 800b0d0:	d101      	bne.n	800b0d6 <_puts_r+0x6e>
 800b0d2:	68ac      	ldr	r4, [r5, #8]
 800b0d4:	e7da      	b.n	800b08c <_puts_r+0x24>
 800b0d6:	4b1a      	ldr	r3, [pc, #104]	; (800b140 <_puts_r+0xd8>)
 800b0d8:	429c      	cmp	r4, r3
 800b0da:	bf08      	it	eq
 800b0dc:	68ec      	ldreq	r4, [r5, #12]
 800b0de:	e7d5      	b.n	800b08c <_puts_r+0x24>
 800b0e0:	4621      	mov	r1, r4
 800b0e2:	4628      	mov	r0, r5
 800b0e4:	f000 f958 	bl	800b398 <__swsetup_r>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	d0dd      	beq.n	800b0a8 <_puts_r+0x40>
 800b0ec:	f04f 35ff 	mov.w	r5, #4294967295
 800b0f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0f2:	07da      	lsls	r2, r3, #31
 800b0f4:	d405      	bmi.n	800b102 <_puts_r+0x9a>
 800b0f6:	89a3      	ldrh	r3, [r4, #12]
 800b0f8:	059b      	lsls	r3, r3, #22
 800b0fa:	d402      	bmi.n	800b102 <_puts_r+0x9a>
 800b0fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0fe:	f7ff feef 	bl	800aee0 <__retarget_lock_release_recursive>
 800b102:	4628      	mov	r0, r5
 800b104:	bd70      	pop	{r4, r5, r6, pc}
 800b106:	2b00      	cmp	r3, #0
 800b108:	da04      	bge.n	800b114 <_puts_r+0xac>
 800b10a:	69a2      	ldr	r2, [r4, #24]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	dc06      	bgt.n	800b11e <_puts_r+0xb6>
 800b110:	290a      	cmp	r1, #10
 800b112:	d004      	beq.n	800b11e <_puts_r+0xb6>
 800b114:	6823      	ldr	r3, [r4, #0]
 800b116:	1c5a      	adds	r2, r3, #1
 800b118:	6022      	str	r2, [r4, #0]
 800b11a:	7019      	strb	r1, [r3, #0]
 800b11c:	e7c5      	b.n	800b0aa <_puts_r+0x42>
 800b11e:	4622      	mov	r2, r4
 800b120:	4628      	mov	r0, r5
 800b122:	f000 f8d5 	bl	800b2d0 <__swbuf_r>
 800b126:	3001      	adds	r0, #1
 800b128:	d1bf      	bne.n	800b0aa <_puts_r+0x42>
 800b12a:	e7df      	b.n	800b0ec <_puts_r+0x84>
 800b12c:	6823      	ldr	r3, [r4, #0]
 800b12e:	250a      	movs	r5, #10
 800b130:	1c5a      	adds	r2, r3, #1
 800b132:	6022      	str	r2, [r4, #0]
 800b134:	701d      	strb	r5, [r3, #0]
 800b136:	e7db      	b.n	800b0f0 <_puts_r+0x88>
 800b138:	0800c150 	.word	0x0800c150
 800b13c:	0800c170 	.word	0x0800c170
 800b140:	0800c130 	.word	0x0800c130

0800b144 <puts>:
 800b144:	4b02      	ldr	r3, [pc, #8]	; (800b150 <puts+0xc>)
 800b146:	4601      	mov	r1, r0
 800b148:	6818      	ldr	r0, [r3, #0]
 800b14a:	f7ff bf8d 	b.w	800b068 <_puts_r>
 800b14e:	bf00      	nop
 800b150:	20000010 	.word	0x20000010

0800b154 <cleanup_glue>:
 800b154:	b538      	push	{r3, r4, r5, lr}
 800b156:	460c      	mov	r4, r1
 800b158:	6809      	ldr	r1, [r1, #0]
 800b15a:	4605      	mov	r5, r0
 800b15c:	b109      	cbz	r1, 800b162 <cleanup_glue+0xe>
 800b15e:	f7ff fff9 	bl	800b154 <cleanup_glue>
 800b162:	4621      	mov	r1, r4
 800b164:	4628      	mov	r0, r5
 800b166:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b16a:	f000 bad9 	b.w	800b720 <_free_r>
	...

0800b170 <_reclaim_reent>:
 800b170:	4b2c      	ldr	r3, [pc, #176]	; (800b224 <_reclaim_reent+0xb4>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	4283      	cmp	r3, r0
 800b176:	b570      	push	{r4, r5, r6, lr}
 800b178:	4604      	mov	r4, r0
 800b17a:	d051      	beq.n	800b220 <_reclaim_reent+0xb0>
 800b17c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b17e:	b143      	cbz	r3, 800b192 <_reclaim_reent+0x22>
 800b180:	68db      	ldr	r3, [r3, #12]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d14a      	bne.n	800b21c <_reclaim_reent+0xac>
 800b186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b188:	6819      	ldr	r1, [r3, #0]
 800b18a:	b111      	cbz	r1, 800b192 <_reclaim_reent+0x22>
 800b18c:	4620      	mov	r0, r4
 800b18e:	f000 fac7 	bl	800b720 <_free_r>
 800b192:	6961      	ldr	r1, [r4, #20]
 800b194:	b111      	cbz	r1, 800b19c <_reclaim_reent+0x2c>
 800b196:	4620      	mov	r0, r4
 800b198:	f000 fac2 	bl	800b720 <_free_r>
 800b19c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b19e:	b111      	cbz	r1, 800b1a6 <_reclaim_reent+0x36>
 800b1a0:	4620      	mov	r0, r4
 800b1a2:	f000 fabd 	bl	800b720 <_free_r>
 800b1a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b1a8:	b111      	cbz	r1, 800b1b0 <_reclaim_reent+0x40>
 800b1aa:	4620      	mov	r0, r4
 800b1ac:	f000 fab8 	bl	800b720 <_free_r>
 800b1b0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b1b2:	b111      	cbz	r1, 800b1ba <_reclaim_reent+0x4a>
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f000 fab3 	bl	800b720 <_free_r>
 800b1ba:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b1bc:	b111      	cbz	r1, 800b1c4 <_reclaim_reent+0x54>
 800b1be:	4620      	mov	r0, r4
 800b1c0:	f000 faae 	bl	800b720 <_free_r>
 800b1c4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b1c6:	b111      	cbz	r1, 800b1ce <_reclaim_reent+0x5e>
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	f000 faa9 	bl	800b720 <_free_r>
 800b1ce:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b1d0:	b111      	cbz	r1, 800b1d8 <_reclaim_reent+0x68>
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	f000 faa4 	bl	800b720 <_free_r>
 800b1d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b1da:	b111      	cbz	r1, 800b1e2 <_reclaim_reent+0x72>
 800b1dc:	4620      	mov	r0, r4
 800b1de:	f000 fa9f 	bl	800b720 <_free_r>
 800b1e2:	69a3      	ldr	r3, [r4, #24]
 800b1e4:	b1e3      	cbz	r3, 800b220 <_reclaim_reent+0xb0>
 800b1e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	4798      	blx	r3
 800b1ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b1ee:	b1b9      	cbz	r1, 800b220 <_reclaim_reent+0xb0>
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b1f6:	f7ff bfad 	b.w	800b154 <cleanup_glue>
 800b1fa:	5949      	ldr	r1, [r1, r5]
 800b1fc:	b941      	cbnz	r1, 800b210 <_reclaim_reent+0xa0>
 800b1fe:	3504      	adds	r5, #4
 800b200:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b202:	2d80      	cmp	r5, #128	; 0x80
 800b204:	68d9      	ldr	r1, [r3, #12]
 800b206:	d1f8      	bne.n	800b1fa <_reclaim_reent+0x8a>
 800b208:	4620      	mov	r0, r4
 800b20a:	f000 fa89 	bl	800b720 <_free_r>
 800b20e:	e7ba      	b.n	800b186 <_reclaim_reent+0x16>
 800b210:	680e      	ldr	r6, [r1, #0]
 800b212:	4620      	mov	r0, r4
 800b214:	f000 fa84 	bl	800b720 <_free_r>
 800b218:	4631      	mov	r1, r6
 800b21a:	e7ef      	b.n	800b1fc <_reclaim_reent+0x8c>
 800b21c:	2500      	movs	r5, #0
 800b21e:	e7ef      	b.n	800b200 <_reclaim_reent+0x90>
 800b220:	bd70      	pop	{r4, r5, r6, pc}
 800b222:	bf00      	nop
 800b224:	20000010 	.word	0x20000010

0800b228 <_sbrk_r>:
 800b228:	b538      	push	{r3, r4, r5, lr}
 800b22a:	4d06      	ldr	r5, [pc, #24]	; (800b244 <_sbrk_r+0x1c>)
 800b22c:	2300      	movs	r3, #0
 800b22e:	4604      	mov	r4, r0
 800b230:	4608      	mov	r0, r1
 800b232:	602b      	str	r3, [r5, #0]
 800b234:	f7f6 fb7c 	bl	8001930 <_sbrk>
 800b238:	1c43      	adds	r3, r0, #1
 800b23a:	d102      	bne.n	800b242 <_sbrk_r+0x1a>
 800b23c:	682b      	ldr	r3, [r5, #0]
 800b23e:	b103      	cbz	r3, 800b242 <_sbrk_r+0x1a>
 800b240:	6023      	str	r3, [r4, #0]
 800b242:	bd38      	pop	{r3, r4, r5, pc}
 800b244:	20005310 	.word	0x20005310

0800b248 <__sread>:
 800b248:	b510      	push	{r4, lr}
 800b24a:	460c      	mov	r4, r1
 800b24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b250:	f000 fda0 	bl	800bd94 <_read_r>
 800b254:	2800      	cmp	r0, #0
 800b256:	bfab      	itete	ge
 800b258:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b25a:	89a3      	ldrhlt	r3, [r4, #12]
 800b25c:	181b      	addge	r3, r3, r0
 800b25e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b262:	bfac      	ite	ge
 800b264:	6563      	strge	r3, [r4, #84]	; 0x54
 800b266:	81a3      	strhlt	r3, [r4, #12]
 800b268:	bd10      	pop	{r4, pc}

0800b26a <__swrite>:
 800b26a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b26e:	461f      	mov	r7, r3
 800b270:	898b      	ldrh	r3, [r1, #12]
 800b272:	05db      	lsls	r3, r3, #23
 800b274:	4605      	mov	r5, r0
 800b276:	460c      	mov	r4, r1
 800b278:	4616      	mov	r6, r2
 800b27a:	d505      	bpl.n	800b288 <__swrite+0x1e>
 800b27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b280:	2302      	movs	r3, #2
 800b282:	2200      	movs	r2, #0
 800b284:	f000 f9c8 	bl	800b618 <_lseek_r>
 800b288:	89a3      	ldrh	r3, [r4, #12]
 800b28a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b28e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b292:	81a3      	strh	r3, [r4, #12]
 800b294:	4632      	mov	r2, r6
 800b296:	463b      	mov	r3, r7
 800b298:	4628      	mov	r0, r5
 800b29a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b29e:	f000 b869 	b.w	800b374 <_write_r>

0800b2a2 <__sseek>:
 800b2a2:	b510      	push	{r4, lr}
 800b2a4:	460c      	mov	r4, r1
 800b2a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2aa:	f000 f9b5 	bl	800b618 <_lseek_r>
 800b2ae:	1c43      	adds	r3, r0, #1
 800b2b0:	89a3      	ldrh	r3, [r4, #12]
 800b2b2:	bf15      	itete	ne
 800b2b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b2b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b2ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b2be:	81a3      	strheq	r3, [r4, #12]
 800b2c0:	bf18      	it	ne
 800b2c2:	81a3      	strhne	r3, [r4, #12]
 800b2c4:	bd10      	pop	{r4, pc}

0800b2c6 <__sclose>:
 800b2c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2ca:	f000 b8d3 	b.w	800b474 <_close_r>
	...

0800b2d0 <__swbuf_r>:
 800b2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d2:	460e      	mov	r6, r1
 800b2d4:	4614      	mov	r4, r2
 800b2d6:	4605      	mov	r5, r0
 800b2d8:	b118      	cbz	r0, 800b2e2 <__swbuf_r+0x12>
 800b2da:	6983      	ldr	r3, [r0, #24]
 800b2dc:	b90b      	cbnz	r3, 800b2e2 <__swbuf_r+0x12>
 800b2de:	f7ff fd3b 	bl	800ad58 <__sinit>
 800b2e2:	4b21      	ldr	r3, [pc, #132]	; (800b368 <__swbuf_r+0x98>)
 800b2e4:	429c      	cmp	r4, r3
 800b2e6:	d12b      	bne.n	800b340 <__swbuf_r+0x70>
 800b2e8:	686c      	ldr	r4, [r5, #4]
 800b2ea:	69a3      	ldr	r3, [r4, #24]
 800b2ec:	60a3      	str	r3, [r4, #8]
 800b2ee:	89a3      	ldrh	r3, [r4, #12]
 800b2f0:	071a      	lsls	r2, r3, #28
 800b2f2:	d52f      	bpl.n	800b354 <__swbuf_r+0x84>
 800b2f4:	6923      	ldr	r3, [r4, #16]
 800b2f6:	b36b      	cbz	r3, 800b354 <__swbuf_r+0x84>
 800b2f8:	6923      	ldr	r3, [r4, #16]
 800b2fa:	6820      	ldr	r0, [r4, #0]
 800b2fc:	1ac0      	subs	r0, r0, r3
 800b2fe:	6963      	ldr	r3, [r4, #20]
 800b300:	b2f6      	uxtb	r6, r6
 800b302:	4283      	cmp	r3, r0
 800b304:	4637      	mov	r7, r6
 800b306:	dc04      	bgt.n	800b312 <__swbuf_r+0x42>
 800b308:	4621      	mov	r1, r4
 800b30a:	4628      	mov	r0, r5
 800b30c:	f000 f948 	bl	800b5a0 <_fflush_r>
 800b310:	bb30      	cbnz	r0, 800b360 <__swbuf_r+0x90>
 800b312:	68a3      	ldr	r3, [r4, #8]
 800b314:	3b01      	subs	r3, #1
 800b316:	60a3      	str	r3, [r4, #8]
 800b318:	6823      	ldr	r3, [r4, #0]
 800b31a:	1c5a      	adds	r2, r3, #1
 800b31c:	6022      	str	r2, [r4, #0]
 800b31e:	701e      	strb	r6, [r3, #0]
 800b320:	6963      	ldr	r3, [r4, #20]
 800b322:	3001      	adds	r0, #1
 800b324:	4283      	cmp	r3, r0
 800b326:	d004      	beq.n	800b332 <__swbuf_r+0x62>
 800b328:	89a3      	ldrh	r3, [r4, #12]
 800b32a:	07db      	lsls	r3, r3, #31
 800b32c:	d506      	bpl.n	800b33c <__swbuf_r+0x6c>
 800b32e:	2e0a      	cmp	r6, #10
 800b330:	d104      	bne.n	800b33c <__swbuf_r+0x6c>
 800b332:	4621      	mov	r1, r4
 800b334:	4628      	mov	r0, r5
 800b336:	f000 f933 	bl	800b5a0 <_fflush_r>
 800b33a:	b988      	cbnz	r0, 800b360 <__swbuf_r+0x90>
 800b33c:	4638      	mov	r0, r7
 800b33e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b340:	4b0a      	ldr	r3, [pc, #40]	; (800b36c <__swbuf_r+0x9c>)
 800b342:	429c      	cmp	r4, r3
 800b344:	d101      	bne.n	800b34a <__swbuf_r+0x7a>
 800b346:	68ac      	ldr	r4, [r5, #8]
 800b348:	e7cf      	b.n	800b2ea <__swbuf_r+0x1a>
 800b34a:	4b09      	ldr	r3, [pc, #36]	; (800b370 <__swbuf_r+0xa0>)
 800b34c:	429c      	cmp	r4, r3
 800b34e:	bf08      	it	eq
 800b350:	68ec      	ldreq	r4, [r5, #12]
 800b352:	e7ca      	b.n	800b2ea <__swbuf_r+0x1a>
 800b354:	4621      	mov	r1, r4
 800b356:	4628      	mov	r0, r5
 800b358:	f000 f81e 	bl	800b398 <__swsetup_r>
 800b35c:	2800      	cmp	r0, #0
 800b35e:	d0cb      	beq.n	800b2f8 <__swbuf_r+0x28>
 800b360:	f04f 37ff 	mov.w	r7, #4294967295
 800b364:	e7ea      	b.n	800b33c <__swbuf_r+0x6c>
 800b366:	bf00      	nop
 800b368:	0800c150 	.word	0x0800c150
 800b36c:	0800c170 	.word	0x0800c170
 800b370:	0800c130 	.word	0x0800c130

0800b374 <_write_r>:
 800b374:	b538      	push	{r3, r4, r5, lr}
 800b376:	4d07      	ldr	r5, [pc, #28]	; (800b394 <_write_r+0x20>)
 800b378:	4604      	mov	r4, r0
 800b37a:	4608      	mov	r0, r1
 800b37c:	4611      	mov	r1, r2
 800b37e:	2200      	movs	r2, #0
 800b380:	602a      	str	r2, [r5, #0]
 800b382:	461a      	mov	r2, r3
 800b384:	f7f6 f826 	bl	80013d4 <_write>
 800b388:	1c43      	adds	r3, r0, #1
 800b38a:	d102      	bne.n	800b392 <_write_r+0x1e>
 800b38c:	682b      	ldr	r3, [r5, #0]
 800b38e:	b103      	cbz	r3, 800b392 <_write_r+0x1e>
 800b390:	6023      	str	r3, [r4, #0]
 800b392:	bd38      	pop	{r3, r4, r5, pc}
 800b394:	20005310 	.word	0x20005310

0800b398 <__swsetup_r>:
 800b398:	4b32      	ldr	r3, [pc, #200]	; (800b464 <__swsetup_r+0xcc>)
 800b39a:	b570      	push	{r4, r5, r6, lr}
 800b39c:	681d      	ldr	r5, [r3, #0]
 800b39e:	4606      	mov	r6, r0
 800b3a0:	460c      	mov	r4, r1
 800b3a2:	b125      	cbz	r5, 800b3ae <__swsetup_r+0x16>
 800b3a4:	69ab      	ldr	r3, [r5, #24]
 800b3a6:	b913      	cbnz	r3, 800b3ae <__swsetup_r+0x16>
 800b3a8:	4628      	mov	r0, r5
 800b3aa:	f7ff fcd5 	bl	800ad58 <__sinit>
 800b3ae:	4b2e      	ldr	r3, [pc, #184]	; (800b468 <__swsetup_r+0xd0>)
 800b3b0:	429c      	cmp	r4, r3
 800b3b2:	d10f      	bne.n	800b3d4 <__swsetup_r+0x3c>
 800b3b4:	686c      	ldr	r4, [r5, #4]
 800b3b6:	89a3      	ldrh	r3, [r4, #12]
 800b3b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b3bc:	0719      	lsls	r1, r3, #28
 800b3be:	d42c      	bmi.n	800b41a <__swsetup_r+0x82>
 800b3c0:	06dd      	lsls	r5, r3, #27
 800b3c2:	d411      	bmi.n	800b3e8 <__swsetup_r+0x50>
 800b3c4:	2309      	movs	r3, #9
 800b3c6:	6033      	str	r3, [r6, #0]
 800b3c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b3cc:	81a3      	strh	r3, [r4, #12]
 800b3ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d2:	e03e      	b.n	800b452 <__swsetup_r+0xba>
 800b3d4:	4b25      	ldr	r3, [pc, #148]	; (800b46c <__swsetup_r+0xd4>)
 800b3d6:	429c      	cmp	r4, r3
 800b3d8:	d101      	bne.n	800b3de <__swsetup_r+0x46>
 800b3da:	68ac      	ldr	r4, [r5, #8]
 800b3dc:	e7eb      	b.n	800b3b6 <__swsetup_r+0x1e>
 800b3de:	4b24      	ldr	r3, [pc, #144]	; (800b470 <__swsetup_r+0xd8>)
 800b3e0:	429c      	cmp	r4, r3
 800b3e2:	bf08      	it	eq
 800b3e4:	68ec      	ldreq	r4, [r5, #12]
 800b3e6:	e7e6      	b.n	800b3b6 <__swsetup_r+0x1e>
 800b3e8:	0758      	lsls	r0, r3, #29
 800b3ea:	d512      	bpl.n	800b412 <__swsetup_r+0x7a>
 800b3ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3ee:	b141      	cbz	r1, 800b402 <__swsetup_r+0x6a>
 800b3f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3f4:	4299      	cmp	r1, r3
 800b3f6:	d002      	beq.n	800b3fe <__swsetup_r+0x66>
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	f000 f991 	bl	800b720 <_free_r>
 800b3fe:	2300      	movs	r3, #0
 800b400:	6363      	str	r3, [r4, #52]	; 0x34
 800b402:	89a3      	ldrh	r3, [r4, #12]
 800b404:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b408:	81a3      	strh	r3, [r4, #12]
 800b40a:	2300      	movs	r3, #0
 800b40c:	6063      	str	r3, [r4, #4]
 800b40e:	6923      	ldr	r3, [r4, #16]
 800b410:	6023      	str	r3, [r4, #0]
 800b412:	89a3      	ldrh	r3, [r4, #12]
 800b414:	f043 0308 	orr.w	r3, r3, #8
 800b418:	81a3      	strh	r3, [r4, #12]
 800b41a:	6923      	ldr	r3, [r4, #16]
 800b41c:	b94b      	cbnz	r3, 800b432 <__swsetup_r+0x9a>
 800b41e:	89a3      	ldrh	r3, [r4, #12]
 800b420:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b424:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b428:	d003      	beq.n	800b432 <__swsetup_r+0x9a>
 800b42a:	4621      	mov	r1, r4
 800b42c:	4630      	mov	r0, r6
 800b42e:	f000 f92b 	bl	800b688 <__smakebuf_r>
 800b432:	89a0      	ldrh	r0, [r4, #12]
 800b434:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b438:	f010 0301 	ands.w	r3, r0, #1
 800b43c:	d00a      	beq.n	800b454 <__swsetup_r+0xbc>
 800b43e:	2300      	movs	r3, #0
 800b440:	60a3      	str	r3, [r4, #8]
 800b442:	6963      	ldr	r3, [r4, #20]
 800b444:	425b      	negs	r3, r3
 800b446:	61a3      	str	r3, [r4, #24]
 800b448:	6923      	ldr	r3, [r4, #16]
 800b44a:	b943      	cbnz	r3, 800b45e <__swsetup_r+0xc6>
 800b44c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b450:	d1ba      	bne.n	800b3c8 <__swsetup_r+0x30>
 800b452:	bd70      	pop	{r4, r5, r6, pc}
 800b454:	0781      	lsls	r1, r0, #30
 800b456:	bf58      	it	pl
 800b458:	6963      	ldrpl	r3, [r4, #20]
 800b45a:	60a3      	str	r3, [r4, #8]
 800b45c:	e7f4      	b.n	800b448 <__swsetup_r+0xb0>
 800b45e:	2000      	movs	r0, #0
 800b460:	e7f7      	b.n	800b452 <__swsetup_r+0xba>
 800b462:	bf00      	nop
 800b464:	20000010 	.word	0x20000010
 800b468:	0800c150 	.word	0x0800c150
 800b46c:	0800c170 	.word	0x0800c170
 800b470:	0800c130 	.word	0x0800c130

0800b474 <_close_r>:
 800b474:	b538      	push	{r3, r4, r5, lr}
 800b476:	4d06      	ldr	r5, [pc, #24]	; (800b490 <_close_r+0x1c>)
 800b478:	2300      	movs	r3, #0
 800b47a:	4604      	mov	r4, r0
 800b47c:	4608      	mov	r0, r1
 800b47e:	602b      	str	r3, [r5, #0]
 800b480:	f7f6 fa21 	bl	80018c6 <_close>
 800b484:	1c43      	adds	r3, r0, #1
 800b486:	d102      	bne.n	800b48e <_close_r+0x1a>
 800b488:	682b      	ldr	r3, [r5, #0]
 800b48a:	b103      	cbz	r3, 800b48e <_close_r+0x1a>
 800b48c:	6023      	str	r3, [r4, #0]
 800b48e:	bd38      	pop	{r3, r4, r5, pc}
 800b490:	20005310 	.word	0x20005310

0800b494 <__sflush_r>:
 800b494:	898a      	ldrh	r2, [r1, #12]
 800b496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b49a:	4605      	mov	r5, r0
 800b49c:	0710      	lsls	r0, r2, #28
 800b49e:	460c      	mov	r4, r1
 800b4a0:	d458      	bmi.n	800b554 <__sflush_r+0xc0>
 800b4a2:	684b      	ldr	r3, [r1, #4]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	dc05      	bgt.n	800b4b4 <__sflush_r+0x20>
 800b4a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	dc02      	bgt.n	800b4b4 <__sflush_r+0x20>
 800b4ae:	2000      	movs	r0, #0
 800b4b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b4b6:	2e00      	cmp	r6, #0
 800b4b8:	d0f9      	beq.n	800b4ae <__sflush_r+0x1a>
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b4c0:	682f      	ldr	r7, [r5, #0]
 800b4c2:	602b      	str	r3, [r5, #0]
 800b4c4:	d032      	beq.n	800b52c <__sflush_r+0x98>
 800b4c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b4c8:	89a3      	ldrh	r3, [r4, #12]
 800b4ca:	075a      	lsls	r2, r3, #29
 800b4cc:	d505      	bpl.n	800b4da <__sflush_r+0x46>
 800b4ce:	6863      	ldr	r3, [r4, #4]
 800b4d0:	1ac0      	subs	r0, r0, r3
 800b4d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b4d4:	b10b      	cbz	r3, 800b4da <__sflush_r+0x46>
 800b4d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b4d8:	1ac0      	subs	r0, r0, r3
 800b4da:	2300      	movs	r3, #0
 800b4dc:	4602      	mov	r2, r0
 800b4de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b4e0:	6a21      	ldr	r1, [r4, #32]
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	47b0      	blx	r6
 800b4e6:	1c43      	adds	r3, r0, #1
 800b4e8:	89a3      	ldrh	r3, [r4, #12]
 800b4ea:	d106      	bne.n	800b4fa <__sflush_r+0x66>
 800b4ec:	6829      	ldr	r1, [r5, #0]
 800b4ee:	291d      	cmp	r1, #29
 800b4f0:	d82c      	bhi.n	800b54c <__sflush_r+0xb8>
 800b4f2:	4a2a      	ldr	r2, [pc, #168]	; (800b59c <__sflush_r+0x108>)
 800b4f4:	40ca      	lsrs	r2, r1
 800b4f6:	07d6      	lsls	r6, r2, #31
 800b4f8:	d528      	bpl.n	800b54c <__sflush_r+0xb8>
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	6062      	str	r2, [r4, #4]
 800b4fe:	04d9      	lsls	r1, r3, #19
 800b500:	6922      	ldr	r2, [r4, #16]
 800b502:	6022      	str	r2, [r4, #0]
 800b504:	d504      	bpl.n	800b510 <__sflush_r+0x7c>
 800b506:	1c42      	adds	r2, r0, #1
 800b508:	d101      	bne.n	800b50e <__sflush_r+0x7a>
 800b50a:	682b      	ldr	r3, [r5, #0]
 800b50c:	b903      	cbnz	r3, 800b510 <__sflush_r+0x7c>
 800b50e:	6560      	str	r0, [r4, #84]	; 0x54
 800b510:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b512:	602f      	str	r7, [r5, #0]
 800b514:	2900      	cmp	r1, #0
 800b516:	d0ca      	beq.n	800b4ae <__sflush_r+0x1a>
 800b518:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b51c:	4299      	cmp	r1, r3
 800b51e:	d002      	beq.n	800b526 <__sflush_r+0x92>
 800b520:	4628      	mov	r0, r5
 800b522:	f000 f8fd 	bl	800b720 <_free_r>
 800b526:	2000      	movs	r0, #0
 800b528:	6360      	str	r0, [r4, #52]	; 0x34
 800b52a:	e7c1      	b.n	800b4b0 <__sflush_r+0x1c>
 800b52c:	6a21      	ldr	r1, [r4, #32]
 800b52e:	2301      	movs	r3, #1
 800b530:	4628      	mov	r0, r5
 800b532:	47b0      	blx	r6
 800b534:	1c41      	adds	r1, r0, #1
 800b536:	d1c7      	bne.n	800b4c8 <__sflush_r+0x34>
 800b538:	682b      	ldr	r3, [r5, #0]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d0c4      	beq.n	800b4c8 <__sflush_r+0x34>
 800b53e:	2b1d      	cmp	r3, #29
 800b540:	d001      	beq.n	800b546 <__sflush_r+0xb2>
 800b542:	2b16      	cmp	r3, #22
 800b544:	d101      	bne.n	800b54a <__sflush_r+0xb6>
 800b546:	602f      	str	r7, [r5, #0]
 800b548:	e7b1      	b.n	800b4ae <__sflush_r+0x1a>
 800b54a:	89a3      	ldrh	r3, [r4, #12]
 800b54c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b550:	81a3      	strh	r3, [r4, #12]
 800b552:	e7ad      	b.n	800b4b0 <__sflush_r+0x1c>
 800b554:	690f      	ldr	r7, [r1, #16]
 800b556:	2f00      	cmp	r7, #0
 800b558:	d0a9      	beq.n	800b4ae <__sflush_r+0x1a>
 800b55a:	0793      	lsls	r3, r2, #30
 800b55c:	680e      	ldr	r6, [r1, #0]
 800b55e:	bf08      	it	eq
 800b560:	694b      	ldreq	r3, [r1, #20]
 800b562:	600f      	str	r7, [r1, #0]
 800b564:	bf18      	it	ne
 800b566:	2300      	movne	r3, #0
 800b568:	eba6 0807 	sub.w	r8, r6, r7
 800b56c:	608b      	str	r3, [r1, #8]
 800b56e:	f1b8 0f00 	cmp.w	r8, #0
 800b572:	dd9c      	ble.n	800b4ae <__sflush_r+0x1a>
 800b574:	6a21      	ldr	r1, [r4, #32]
 800b576:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b578:	4643      	mov	r3, r8
 800b57a:	463a      	mov	r2, r7
 800b57c:	4628      	mov	r0, r5
 800b57e:	47b0      	blx	r6
 800b580:	2800      	cmp	r0, #0
 800b582:	dc06      	bgt.n	800b592 <__sflush_r+0xfe>
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b58a:	81a3      	strh	r3, [r4, #12]
 800b58c:	f04f 30ff 	mov.w	r0, #4294967295
 800b590:	e78e      	b.n	800b4b0 <__sflush_r+0x1c>
 800b592:	4407      	add	r7, r0
 800b594:	eba8 0800 	sub.w	r8, r8, r0
 800b598:	e7e9      	b.n	800b56e <__sflush_r+0xda>
 800b59a:	bf00      	nop
 800b59c:	20400001 	.word	0x20400001

0800b5a0 <_fflush_r>:
 800b5a0:	b538      	push	{r3, r4, r5, lr}
 800b5a2:	690b      	ldr	r3, [r1, #16]
 800b5a4:	4605      	mov	r5, r0
 800b5a6:	460c      	mov	r4, r1
 800b5a8:	b913      	cbnz	r3, 800b5b0 <_fflush_r+0x10>
 800b5aa:	2500      	movs	r5, #0
 800b5ac:	4628      	mov	r0, r5
 800b5ae:	bd38      	pop	{r3, r4, r5, pc}
 800b5b0:	b118      	cbz	r0, 800b5ba <_fflush_r+0x1a>
 800b5b2:	6983      	ldr	r3, [r0, #24]
 800b5b4:	b90b      	cbnz	r3, 800b5ba <_fflush_r+0x1a>
 800b5b6:	f7ff fbcf 	bl	800ad58 <__sinit>
 800b5ba:	4b14      	ldr	r3, [pc, #80]	; (800b60c <_fflush_r+0x6c>)
 800b5bc:	429c      	cmp	r4, r3
 800b5be:	d11b      	bne.n	800b5f8 <_fflush_r+0x58>
 800b5c0:	686c      	ldr	r4, [r5, #4]
 800b5c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d0ef      	beq.n	800b5aa <_fflush_r+0xa>
 800b5ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b5cc:	07d0      	lsls	r0, r2, #31
 800b5ce:	d404      	bmi.n	800b5da <_fflush_r+0x3a>
 800b5d0:	0599      	lsls	r1, r3, #22
 800b5d2:	d402      	bmi.n	800b5da <_fflush_r+0x3a>
 800b5d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5d6:	f7ff fc82 	bl	800aede <__retarget_lock_acquire_recursive>
 800b5da:	4628      	mov	r0, r5
 800b5dc:	4621      	mov	r1, r4
 800b5de:	f7ff ff59 	bl	800b494 <__sflush_r>
 800b5e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5e4:	07da      	lsls	r2, r3, #31
 800b5e6:	4605      	mov	r5, r0
 800b5e8:	d4e0      	bmi.n	800b5ac <_fflush_r+0xc>
 800b5ea:	89a3      	ldrh	r3, [r4, #12]
 800b5ec:	059b      	lsls	r3, r3, #22
 800b5ee:	d4dd      	bmi.n	800b5ac <_fflush_r+0xc>
 800b5f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5f2:	f7ff fc75 	bl	800aee0 <__retarget_lock_release_recursive>
 800b5f6:	e7d9      	b.n	800b5ac <_fflush_r+0xc>
 800b5f8:	4b05      	ldr	r3, [pc, #20]	; (800b610 <_fflush_r+0x70>)
 800b5fa:	429c      	cmp	r4, r3
 800b5fc:	d101      	bne.n	800b602 <_fflush_r+0x62>
 800b5fe:	68ac      	ldr	r4, [r5, #8]
 800b600:	e7df      	b.n	800b5c2 <_fflush_r+0x22>
 800b602:	4b04      	ldr	r3, [pc, #16]	; (800b614 <_fflush_r+0x74>)
 800b604:	429c      	cmp	r4, r3
 800b606:	bf08      	it	eq
 800b608:	68ec      	ldreq	r4, [r5, #12]
 800b60a:	e7da      	b.n	800b5c2 <_fflush_r+0x22>
 800b60c:	0800c150 	.word	0x0800c150
 800b610:	0800c170 	.word	0x0800c170
 800b614:	0800c130 	.word	0x0800c130

0800b618 <_lseek_r>:
 800b618:	b538      	push	{r3, r4, r5, lr}
 800b61a:	4d07      	ldr	r5, [pc, #28]	; (800b638 <_lseek_r+0x20>)
 800b61c:	4604      	mov	r4, r0
 800b61e:	4608      	mov	r0, r1
 800b620:	4611      	mov	r1, r2
 800b622:	2200      	movs	r2, #0
 800b624:	602a      	str	r2, [r5, #0]
 800b626:	461a      	mov	r2, r3
 800b628:	f7f6 f974 	bl	8001914 <_lseek>
 800b62c:	1c43      	adds	r3, r0, #1
 800b62e:	d102      	bne.n	800b636 <_lseek_r+0x1e>
 800b630:	682b      	ldr	r3, [r5, #0]
 800b632:	b103      	cbz	r3, 800b636 <_lseek_r+0x1e>
 800b634:	6023      	str	r3, [r4, #0]
 800b636:	bd38      	pop	{r3, r4, r5, pc}
 800b638:	20005310 	.word	0x20005310

0800b63c <__swhatbuf_r>:
 800b63c:	b570      	push	{r4, r5, r6, lr}
 800b63e:	460e      	mov	r6, r1
 800b640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b644:	2900      	cmp	r1, #0
 800b646:	b096      	sub	sp, #88	; 0x58
 800b648:	4614      	mov	r4, r2
 800b64a:	461d      	mov	r5, r3
 800b64c:	da08      	bge.n	800b660 <__swhatbuf_r+0x24>
 800b64e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b652:	2200      	movs	r2, #0
 800b654:	602a      	str	r2, [r5, #0]
 800b656:	061a      	lsls	r2, r3, #24
 800b658:	d410      	bmi.n	800b67c <__swhatbuf_r+0x40>
 800b65a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b65e:	e00e      	b.n	800b67e <__swhatbuf_r+0x42>
 800b660:	466a      	mov	r2, sp
 800b662:	f000 fba9 	bl	800bdb8 <_fstat_r>
 800b666:	2800      	cmp	r0, #0
 800b668:	dbf1      	blt.n	800b64e <__swhatbuf_r+0x12>
 800b66a:	9a01      	ldr	r2, [sp, #4]
 800b66c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b670:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b674:	425a      	negs	r2, r3
 800b676:	415a      	adcs	r2, r3
 800b678:	602a      	str	r2, [r5, #0]
 800b67a:	e7ee      	b.n	800b65a <__swhatbuf_r+0x1e>
 800b67c:	2340      	movs	r3, #64	; 0x40
 800b67e:	2000      	movs	r0, #0
 800b680:	6023      	str	r3, [r4, #0]
 800b682:	b016      	add	sp, #88	; 0x58
 800b684:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b688 <__smakebuf_r>:
 800b688:	898b      	ldrh	r3, [r1, #12]
 800b68a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b68c:	079d      	lsls	r5, r3, #30
 800b68e:	4606      	mov	r6, r0
 800b690:	460c      	mov	r4, r1
 800b692:	d507      	bpl.n	800b6a4 <__smakebuf_r+0x1c>
 800b694:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b698:	6023      	str	r3, [r4, #0]
 800b69a:	6123      	str	r3, [r4, #16]
 800b69c:	2301      	movs	r3, #1
 800b69e:	6163      	str	r3, [r4, #20]
 800b6a0:	b002      	add	sp, #8
 800b6a2:	bd70      	pop	{r4, r5, r6, pc}
 800b6a4:	ab01      	add	r3, sp, #4
 800b6a6:	466a      	mov	r2, sp
 800b6a8:	f7ff ffc8 	bl	800b63c <__swhatbuf_r>
 800b6ac:	9900      	ldr	r1, [sp, #0]
 800b6ae:	4605      	mov	r5, r0
 800b6b0:	4630      	mov	r0, r6
 800b6b2:	f7ff fc4d 	bl	800af50 <_malloc_r>
 800b6b6:	b948      	cbnz	r0, 800b6cc <__smakebuf_r+0x44>
 800b6b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6bc:	059a      	lsls	r2, r3, #22
 800b6be:	d4ef      	bmi.n	800b6a0 <__smakebuf_r+0x18>
 800b6c0:	f023 0303 	bic.w	r3, r3, #3
 800b6c4:	f043 0302 	orr.w	r3, r3, #2
 800b6c8:	81a3      	strh	r3, [r4, #12]
 800b6ca:	e7e3      	b.n	800b694 <__smakebuf_r+0xc>
 800b6cc:	4b0d      	ldr	r3, [pc, #52]	; (800b704 <__smakebuf_r+0x7c>)
 800b6ce:	62b3      	str	r3, [r6, #40]	; 0x28
 800b6d0:	89a3      	ldrh	r3, [r4, #12]
 800b6d2:	6020      	str	r0, [r4, #0]
 800b6d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6d8:	81a3      	strh	r3, [r4, #12]
 800b6da:	9b00      	ldr	r3, [sp, #0]
 800b6dc:	6163      	str	r3, [r4, #20]
 800b6de:	9b01      	ldr	r3, [sp, #4]
 800b6e0:	6120      	str	r0, [r4, #16]
 800b6e2:	b15b      	cbz	r3, 800b6fc <__smakebuf_r+0x74>
 800b6e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	f000 fb77 	bl	800bddc <_isatty_r>
 800b6ee:	b128      	cbz	r0, 800b6fc <__smakebuf_r+0x74>
 800b6f0:	89a3      	ldrh	r3, [r4, #12]
 800b6f2:	f023 0303 	bic.w	r3, r3, #3
 800b6f6:	f043 0301 	orr.w	r3, r3, #1
 800b6fa:	81a3      	strh	r3, [r4, #12]
 800b6fc:	89a0      	ldrh	r0, [r4, #12]
 800b6fe:	4305      	orrs	r5, r0
 800b700:	81a5      	strh	r5, [r4, #12]
 800b702:	e7cd      	b.n	800b6a0 <__smakebuf_r+0x18>
 800b704:	0800acf1 	.word	0x0800acf1

0800b708 <__malloc_lock>:
 800b708:	4801      	ldr	r0, [pc, #4]	; (800b710 <__malloc_lock+0x8>)
 800b70a:	f7ff bbe8 	b.w	800aede <__retarget_lock_acquire_recursive>
 800b70e:	bf00      	nop
 800b710:	20005304 	.word	0x20005304

0800b714 <__malloc_unlock>:
 800b714:	4801      	ldr	r0, [pc, #4]	; (800b71c <__malloc_unlock+0x8>)
 800b716:	f7ff bbe3 	b.w	800aee0 <__retarget_lock_release_recursive>
 800b71a:	bf00      	nop
 800b71c:	20005304 	.word	0x20005304

0800b720 <_free_r>:
 800b720:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b722:	2900      	cmp	r1, #0
 800b724:	d044      	beq.n	800b7b0 <_free_r+0x90>
 800b726:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b72a:	9001      	str	r0, [sp, #4]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	f1a1 0404 	sub.w	r4, r1, #4
 800b732:	bfb8      	it	lt
 800b734:	18e4      	addlt	r4, r4, r3
 800b736:	f7ff ffe7 	bl	800b708 <__malloc_lock>
 800b73a:	4a1e      	ldr	r2, [pc, #120]	; (800b7b4 <_free_r+0x94>)
 800b73c:	9801      	ldr	r0, [sp, #4]
 800b73e:	6813      	ldr	r3, [r2, #0]
 800b740:	b933      	cbnz	r3, 800b750 <_free_r+0x30>
 800b742:	6063      	str	r3, [r4, #4]
 800b744:	6014      	str	r4, [r2, #0]
 800b746:	b003      	add	sp, #12
 800b748:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b74c:	f7ff bfe2 	b.w	800b714 <__malloc_unlock>
 800b750:	42a3      	cmp	r3, r4
 800b752:	d908      	bls.n	800b766 <_free_r+0x46>
 800b754:	6825      	ldr	r5, [r4, #0]
 800b756:	1961      	adds	r1, r4, r5
 800b758:	428b      	cmp	r3, r1
 800b75a:	bf01      	itttt	eq
 800b75c:	6819      	ldreq	r1, [r3, #0]
 800b75e:	685b      	ldreq	r3, [r3, #4]
 800b760:	1949      	addeq	r1, r1, r5
 800b762:	6021      	streq	r1, [r4, #0]
 800b764:	e7ed      	b.n	800b742 <_free_r+0x22>
 800b766:	461a      	mov	r2, r3
 800b768:	685b      	ldr	r3, [r3, #4]
 800b76a:	b10b      	cbz	r3, 800b770 <_free_r+0x50>
 800b76c:	42a3      	cmp	r3, r4
 800b76e:	d9fa      	bls.n	800b766 <_free_r+0x46>
 800b770:	6811      	ldr	r1, [r2, #0]
 800b772:	1855      	adds	r5, r2, r1
 800b774:	42a5      	cmp	r5, r4
 800b776:	d10b      	bne.n	800b790 <_free_r+0x70>
 800b778:	6824      	ldr	r4, [r4, #0]
 800b77a:	4421      	add	r1, r4
 800b77c:	1854      	adds	r4, r2, r1
 800b77e:	42a3      	cmp	r3, r4
 800b780:	6011      	str	r1, [r2, #0]
 800b782:	d1e0      	bne.n	800b746 <_free_r+0x26>
 800b784:	681c      	ldr	r4, [r3, #0]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	6053      	str	r3, [r2, #4]
 800b78a:	4421      	add	r1, r4
 800b78c:	6011      	str	r1, [r2, #0]
 800b78e:	e7da      	b.n	800b746 <_free_r+0x26>
 800b790:	d902      	bls.n	800b798 <_free_r+0x78>
 800b792:	230c      	movs	r3, #12
 800b794:	6003      	str	r3, [r0, #0]
 800b796:	e7d6      	b.n	800b746 <_free_r+0x26>
 800b798:	6825      	ldr	r5, [r4, #0]
 800b79a:	1961      	adds	r1, r4, r5
 800b79c:	428b      	cmp	r3, r1
 800b79e:	bf04      	itt	eq
 800b7a0:	6819      	ldreq	r1, [r3, #0]
 800b7a2:	685b      	ldreq	r3, [r3, #4]
 800b7a4:	6063      	str	r3, [r4, #4]
 800b7a6:	bf04      	itt	eq
 800b7a8:	1949      	addeq	r1, r1, r5
 800b7aa:	6021      	streq	r1, [r4, #0]
 800b7ac:	6054      	str	r4, [r2, #4]
 800b7ae:	e7ca      	b.n	800b746 <_free_r+0x26>
 800b7b0:	b003      	add	sp, #12
 800b7b2:	bd30      	pop	{r4, r5, pc}
 800b7b4:	20005308 	.word	0x20005308

0800b7b8 <__sfputc_r>:
 800b7b8:	6893      	ldr	r3, [r2, #8]
 800b7ba:	3b01      	subs	r3, #1
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	b410      	push	{r4}
 800b7c0:	6093      	str	r3, [r2, #8]
 800b7c2:	da08      	bge.n	800b7d6 <__sfputc_r+0x1e>
 800b7c4:	6994      	ldr	r4, [r2, #24]
 800b7c6:	42a3      	cmp	r3, r4
 800b7c8:	db01      	blt.n	800b7ce <__sfputc_r+0x16>
 800b7ca:	290a      	cmp	r1, #10
 800b7cc:	d103      	bne.n	800b7d6 <__sfputc_r+0x1e>
 800b7ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7d2:	f7ff bd7d 	b.w	800b2d0 <__swbuf_r>
 800b7d6:	6813      	ldr	r3, [r2, #0]
 800b7d8:	1c58      	adds	r0, r3, #1
 800b7da:	6010      	str	r0, [r2, #0]
 800b7dc:	7019      	strb	r1, [r3, #0]
 800b7de:	4608      	mov	r0, r1
 800b7e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b7e4:	4770      	bx	lr

0800b7e6 <__sfputs_r>:
 800b7e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7e8:	4606      	mov	r6, r0
 800b7ea:	460f      	mov	r7, r1
 800b7ec:	4614      	mov	r4, r2
 800b7ee:	18d5      	adds	r5, r2, r3
 800b7f0:	42ac      	cmp	r4, r5
 800b7f2:	d101      	bne.n	800b7f8 <__sfputs_r+0x12>
 800b7f4:	2000      	movs	r0, #0
 800b7f6:	e007      	b.n	800b808 <__sfputs_r+0x22>
 800b7f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7fc:	463a      	mov	r2, r7
 800b7fe:	4630      	mov	r0, r6
 800b800:	f7ff ffda 	bl	800b7b8 <__sfputc_r>
 800b804:	1c43      	adds	r3, r0, #1
 800b806:	d1f3      	bne.n	800b7f0 <__sfputs_r+0xa>
 800b808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b80c <_vfiprintf_r>:
 800b80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b810:	460d      	mov	r5, r1
 800b812:	b09d      	sub	sp, #116	; 0x74
 800b814:	4614      	mov	r4, r2
 800b816:	4698      	mov	r8, r3
 800b818:	4606      	mov	r6, r0
 800b81a:	b118      	cbz	r0, 800b824 <_vfiprintf_r+0x18>
 800b81c:	6983      	ldr	r3, [r0, #24]
 800b81e:	b90b      	cbnz	r3, 800b824 <_vfiprintf_r+0x18>
 800b820:	f7ff fa9a 	bl	800ad58 <__sinit>
 800b824:	4b89      	ldr	r3, [pc, #548]	; (800ba4c <_vfiprintf_r+0x240>)
 800b826:	429d      	cmp	r5, r3
 800b828:	d11b      	bne.n	800b862 <_vfiprintf_r+0x56>
 800b82a:	6875      	ldr	r5, [r6, #4]
 800b82c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b82e:	07d9      	lsls	r1, r3, #31
 800b830:	d405      	bmi.n	800b83e <_vfiprintf_r+0x32>
 800b832:	89ab      	ldrh	r3, [r5, #12]
 800b834:	059a      	lsls	r2, r3, #22
 800b836:	d402      	bmi.n	800b83e <_vfiprintf_r+0x32>
 800b838:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b83a:	f7ff fb50 	bl	800aede <__retarget_lock_acquire_recursive>
 800b83e:	89ab      	ldrh	r3, [r5, #12]
 800b840:	071b      	lsls	r3, r3, #28
 800b842:	d501      	bpl.n	800b848 <_vfiprintf_r+0x3c>
 800b844:	692b      	ldr	r3, [r5, #16]
 800b846:	b9eb      	cbnz	r3, 800b884 <_vfiprintf_r+0x78>
 800b848:	4629      	mov	r1, r5
 800b84a:	4630      	mov	r0, r6
 800b84c:	f7ff fda4 	bl	800b398 <__swsetup_r>
 800b850:	b1c0      	cbz	r0, 800b884 <_vfiprintf_r+0x78>
 800b852:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b854:	07dc      	lsls	r4, r3, #31
 800b856:	d50e      	bpl.n	800b876 <_vfiprintf_r+0x6a>
 800b858:	f04f 30ff 	mov.w	r0, #4294967295
 800b85c:	b01d      	add	sp, #116	; 0x74
 800b85e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b862:	4b7b      	ldr	r3, [pc, #492]	; (800ba50 <_vfiprintf_r+0x244>)
 800b864:	429d      	cmp	r5, r3
 800b866:	d101      	bne.n	800b86c <_vfiprintf_r+0x60>
 800b868:	68b5      	ldr	r5, [r6, #8]
 800b86a:	e7df      	b.n	800b82c <_vfiprintf_r+0x20>
 800b86c:	4b79      	ldr	r3, [pc, #484]	; (800ba54 <_vfiprintf_r+0x248>)
 800b86e:	429d      	cmp	r5, r3
 800b870:	bf08      	it	eq
 800b872:	68f5      	ldreq	r5, [r6, #12]
 800b874:	e7da      	b.n	800b82c <_vfiprintf_r+0x20>
 800b876:	89ab      	ldrh	r3, [r5, #12]
 800b878:	0598      	lsls	r0, r3, #22
 800b87a:	d4ed      	bmi.n	800b858 <_vfiprintf_r+0x4c>
 800b87c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b87e:	f7ff fb2f 	bl	800aee0 <__retarget_lock_release_recursive>
 800b882:	e7e9      	b.n	800b858 <_vfiprintf_r+0x4c>
 800b884:	2300      	movs	r3, #0
 800b886:	9309      	str	r3, [sp, #36]	; 0x24
 800b888:	2320      	movs	r3, #32
 800b88a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b88e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b892:	2330      	movs	r3, #48	; 0x30
 800b894:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ba58 <_vfiprintf_r+0x24c>
 800b898:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b89c:	f04f 0901 	mov.w	r9, #1
 800b8a0:	4623      	mov	r3, r4
 800b8a2:	469a      	mov	sl, r3
 800b8a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8a8:	b10a      	cbz	r2, 800b8ae <_vfiprintf_r+0xa2>
 800b8aa:	2a25      	cmp	r2, #37	; 0x25
 800b8ac:	d1f9      	bne.n	800b8a2 <_vfiprintf_r+0x96>
 800b8ae:	ebba 0b04 	subs.w	fp, sl, r4
 800b8b2:	d00b      	beq.n	800b8cc <_vfiprintf_r+0xc0>
 800b8b4:	465b      	mov	r3, fp
 800b8b6:	4622      	mov	r2, r4
 800b8b8:	4629      	mov	r1, r5
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	f7ff ff93 	bl	800b7e6 <__sfputs_r>
 800b8c0:	3001      	adds	r0, #1
 800b8c2:	f000 80aa 	beq.w	800ba1a <_vfiprintf_r+0x20e>
 800b8c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8c8:	445a      	add	r2, fp
 800b8ca:	9209      	str	r2, [sp, #36]	; 0x24
 800b8cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	f000 80a2 	beq.w	800ba1a <_vfiprintf_r+0x20e>
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b8dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8e0:	f10a 0a01 	add.w	sl, sl, #1
 800b8e4:	9304      	str	r3, [sp, #16]
 800b8e6:	9307      	str	r3, [sp, #28]
 800b8e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b8ec:	931a      	str	r3, [sp, #104]	; 0x68
 800b8ee:	4654      	mov	r4, sl
 800b8f0:	2205      	movs	r2, #5
 800b8f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8f6:	4858      	ldr	r0, [pc, #352]	; (800ba58 <_vfiprintf_r+0x24c>)
 800b8f8:	f7f4 fc6a 	bl	80001d0 <memchr>
 800b8fc:	9a04      	ldr	r2, [sp, #16]
 800b8fe:	b9d8      	cbnz	r0, 800b938 <_vfiprintf_r+0x12c>
 800b900:	06d1      	lsls	r1, r2, #27
 800b902:	bf44      	itt	mi
 800b904:	2320      	movmi	r3, #32
 800b906:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b90a:	0713      	lsls	r3, r2, #28
 800b90c:	bf44      	itt	mi
 800b90e:	232b      	movmi	r3, #43	; 0x2b
 800b910:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b914:	f89a 3000 	ldrb.w	r3, [sl]
 800b918:	2b2a      	cmp	r3, #42	; 0x2a
 800b91a:	d015      	beq.n	800b948 <_vfiprintf_r+0x13c>
 800b91c:	9a07      	ldr	r2, [sp, #28]
 800b91e:	4654      	mov	r4, sl
 800b920:	2000      	movs	r0, #0
 800b922:	f04f 0c0a 	mov.w	ip, #10
 800b926:	4621      	mov	r1, r4
 800b928:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b92c:	3b30      	subs	r3, #48	; 0x30
 800b92e:	2b09      	cmp	r3, #9
 800b930:	d94e      	bls.n	800b9d0 <_vfiprintf_r+0x1c4>
 800b932:	b1b0      	cbz	r0, 800b962 <_vfiprintf_r+0x156>
 800b934:	9207      	str	r2, [sp, #28]
 800b936:	e014      	b.n	800b962 <_vfiprintf_r+0x156>
 800b938:	eba0 0308 	sub.w	r3, r0, r8
 800b93c:	fa09 f303 	lsl.w	r3, r9, r3
 800b940:	4313      	orrs	r3, r2
 800b942:	9304      	str	r3, [sp, #16]
 800b944:	46a2      	mov	sl, r4
 800b946:	e7d2      	b.n	800b8ee <_vfiprintf_r+0xe2>
 800b948:	9b03      	ldr	r3, [sp, #12]
 800b94a:	1d19      	adds	r1, r3, #4
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	9103      	str	r1, [sp, #12]
 800b950:	2b00      	cmp	r3, #0
 800b952:	bfbb      	ittet	lt
 800b954:	425b      	neglt	r3, r3
 800b956:	f042 0202 	orrlt.w	r2, r2, #2
 800b95a:	9307      	strge	r3, [sp, #28]
 800b95c:	9307      	strlt	r3, [sp, #28]
 800b95e:	bfb8      	it	lt
 800b960:	9204      	strlt	r2, [sp, #16]
 800b962:	7823      	ldrb	r3, [r4, #0]
 800b964:	2b2e      	cmp	r3, #46	; 0x2e
 800b966:	d10c      	bne.n	800b982 <_vfiprintf_r+0x176>
 800b968:	7863      	ldrb	r3, [r4, #1]
 800b96a:	2b2a      	cmp	r3, #42	; 0x2a
 800b96c:	d135      	bne.n	800b9da <_vfiprintf_r+0x1ce>
 800b96e:	9b03      	ldr	r3, [sp, #12]
 800b970:	1d1a      	adds	r2, r3, #4
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	9203      	str	r2, [sp, #12]
 800b976:	2b00      	cmp	r3, #0
 800b978:	bfb8      	it	lt
 800b97a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b97e:	3402      	adds	r4, #2
 800b980:	9305      	str	r3, [sp, #20]
 800b982:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ba68 <_vfiprintf_r+0x25c>
 800b986:	7821      	ldrb	r1, [r4, #0]
 800b988:	2203      	movs	r2, #3
 800b98a:	4650      	mov	r0, sl
 800b98c:	f7f4 fc20 	bl	80001d0 <memchr>
 800b990:	b140      	cbz	r0, 800b9a4 <_vfiprintf_r+0x198>
 800b992:	2340      	movs	r3, #64	; 0x40
 800b994:	eba0 000a 	sub.w	r0, r0, sl
 800b998:	fa03 f000 	lsl.w	r0, r3, r0
 800b99c:	9b04      	ldr	r3, [sp, #16]
 800b99e:	4303      	orrs	r3, r0
 800b9a0:	3401      	adds	r4, #1
 800b9a2:	9304      	str	r3, [sp, #16]
 800b9a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9a8:	482c      	ldr	r0, [pc, #176]	; (800ba5c <_vfiprintf_r+0x250>)
 800b9aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b9ae:	2206      	movs	r2, #6
 800b9b0:	f7f4 fc0e 	bl	80001d0 <memchr>
 800b9b4:	2800      	cmp	r0, #0
 800b9b6:	d03f      	beq.n	800ba38 <_vfiprintf_r+0x22c>
 800b9b8:	4b29      	ldr	r3, [pc, #164]	; (800ba60 <_vfiprintf_r+0x254>)
 800b9ba:	bb1b      	cbnz	r3, 800ba04 <_vfiprintf_r+0x1f8>
 800b9bc:	9b03      	ldr	r3, [sp, #12]
 800b9be:	3307      	adds	r3, #7
 800b9c0:	f023 0307 	bic.w	r3, r3, #7
 800b9c4:	3308      	adds	r3, #8
 800b9c6:	9303      	str	r3, [sp, #12]
 800b9c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9ca:	443b      	add	r3, r7
 800b9cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b9ce:	e767      	b.n	800b8a0 <_vfiprintf_r+0x94>
 800b9d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9d4:	460c      	mov	r4, r1
 800b9d6:	2001      	movs	r0, #1
 800b9d8:	e7a5      	b.n	800b926 <_vfiprintf_r+0x11a>
 800b9da:	2300      	movs	r3, #0
 800b9dc:	3401      	adds	r4, #1
 800b9de:	9305      	str	r3, [sp, #20]
 800b9e0:	4619      	mov	r1, r3
 800b9e2:	f04f 0c0a 	mov.w	ip, #10
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9ec:	3a30      	subs	r2, #48	; 0x30
 800b9ee:	2a09      	cmp	r2, #9
 800b9f0:	d903      	bls.n	800b9fa <_vfiprintf_r+0x1ee>
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d0c5      	beq.n	800b982 <_vfiprintf_r+0x176>
 800b9f6:	9105      	str	r1, [sp, #20]
 800b9f8:	e7c3      	b.n	800b982 <_vfiprintf_r+0x176>
 800b9fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9fe:	4604      	mov	r4, r0
 800ba00:	2301      	movs	r3, #1
 800ba02:	e7f0      	b.n	800b9e6 <_vfiprintf_r+0x1da>
 800ba04:	ab03      	add	r3, sp, #12
 800ba06:	9300      	str	r3, [sp, #0]
 800ba08:	462a      	mov	r2, r5
 800ba0a:	4b16      	ldr	r3, [pc, #88]	; (800ba64 <_vfiprintf_r+0x258>)
 800ba0c:	a904      	add	r1, sp, #16
 800ba0e:	4630      	mov	r0, r6
 800ba10:	f3af 8000 	nop.w
 800ba14:	4607      	mov	r7, r0
 800ba16:	1c78      	adds	r0, r7, #1
 800ba18:	d1d6      	bne.n	800b9c8 <_vfiprintf_r+0x1bc>
 800ba1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba1c:	07d9      	lsls	r1, r3, #31
 800ba1e:	d405      	bmi.n	800ba2c <_vfiprintf_r+0x220>
 800ba20:	89ab      	ldrh	r3, [r5, #12]
 800ba22:	059a      	lsls	r2, r3, #22
 800ba24:	d402      	bmi.n	800ba2c <_vfiprintf_r+0x220>
 800ba26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba28:	f7ff fa5a 	bl	800aee0 <__retarget_lock_release_recursive>
 800ba2c:	89ab      	ldrh	r3, [r5, #12]
 800ba2e:	065b      	lsls	r3, r3, #25
 800ba30:	f53f af12 	bmi.w	800b858 <_vfiprintf_r+0x4c>
 800ba34:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba36:	e711      	b.n	800b85c <_vfiprintf_r+0x50>
 800ba38:	ab03      	add	r3, sp, #12
 800ba3a:	9300      	str	r3, [sp, #0]
 800ba3c:	462a      	mov	r2, r5
 800ba3e:	4b09      	ldr	r3, [pc, #36]	; (800ba64 <_vfiprintf_r+0x258>)
 800ba40:	a904      	add	r1, sp, #16
 800ba42:	4630      	mov	r0, r6
 800ba44:	f000 f880 	bl	800bb48 <_printf_i>
 800ba48:	e7e4      	b.n	800ba14 <_vfiprintf_r+0x208>
 800ba4a:	bf00      	nop
 800ba4c:	0800c150 	.word	0x0800c150
 800ba50:	0800c170 	.word	0x0800c170
 800ba54:	0800c130 	.word	0x0800c130
 800ba58:	0800c194 	.word	0x0800c194
 800ba5c:	0800c19e 	.word	0x0800c19e
 800ba60:	00000000 	.word	0x00000000
 800ba64:	0800b7e7 	.word	0x0800b7e7
 800ba68:	0800c19a 	.word	0x0800c19a

0800ba6c <_printf_common>:
 800ba6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba70:	4616      	mov	r6, r2
 800ba72:	4699      	mov	r9, r3
 800ba74:	688a      	ldr	r2, [r1, #8]
 800ba76:	690b      	ldr	r3, [r1, #16]
 800ba78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	bfb8      	it	lt
 800ba80:	4613      	movlt	r3, r2
 800ba82:	6033      	str	r3, [r6, #0]
 800ba84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ba88:	4607      	mov	r7, r0
 800ba8a:	460c      	mov	r4, r1
 800ba8c:	b10a      	cbz	r2, 800ba92 <_printf_common+0x26>
 800ba8e:	3301      	adds	r3, #1
 800ba90:	6033      	str	r3, [r6, #0]
 800ba92:	6823      	ldr	r3, [r4, #0]
 800ba94:	0699      	lsls	r1, r3, #26
 800ba96:	bf42      	ittt	mi
 800ba98:	6833      	ldrmi	r3, [r6, #0]
 800ba9a:	3302      	addmi	r3, #2
 800ba9c:	6033      	strmi	r3, [r6, #0]
 800ba9e:	6825      	ldr	r5, [r4, #0]
 800baa0:	f015 0506 	ands.w	r5, r5, #6
 800baa4:	d106      	bne.n	800bab4 <_printf_common+0x48>
 800baa6:	f104 0a19 	add.w	sl, r4, #25
 800baaa:	68e3      	ldr	r3, [r4, #12]
 800baac:	6832      	ldr	r2, [r6, #0]
 800baae:	1a9b      	subs	r3, r3, r2
 800bab0:	42ab      	cmp	r3, r5
 800bab2:	dc26      	bgt.n	800bb02 <_printf_common+0x96>
 800bab4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bab8:	1e13      	subs	r3, r2, #0
 800baba:	6822      	ldr	r2, [r4, #0]
 800babc:	bf18      	it	ne
 800babe:	2301      	movne	r3, #1
 800bac0:	0692      	lsls	r2, r2, #26
 800bac2:	d42b      	bmi.n	800bb1c <_printf_common+0xb0>
 800bac4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bac8:	4649      	mov	r1, r9
 800baca:	4638      	mov	r0, r7
 800bacc:	47c0      	blx	r8
 800bace:	3001      	adds	r0, #1
 800bad0:	d01e      	beq.n	800bb10 <_printf_common+0xa4>
 800bad2:	6823      	ldr	r3, [r4, #0]
 800bad4:	68e5      	ldr	r5, [r4, #12]
 800bad6:	6832      	ldr	r2, [r6, #0]
 800bad8:	f003 0306 	and.w	r3, r3, #6
 800badc:	2b04      	cmp	r3, #4
 800bade:	bf08      	it	eq
 800bae0:	1aad      	subeq	r5, r5, r2
 800bae2:	68a3      	ldr	r3, [r4, #8]
 800bae4:	6922      	ldr	r2, [r4, #16]
 800bae6:	bf0c      	ite	eq
 800bae8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800baec:	2500      	movne	r5, #0
 800baee:	4293      	cmp	r3, r2
 800baf0:	bfc4      	itt	gt
 800baf2:	1a9b      	subgt	r3, r3, r2
 800baf4:	18ed      	addgt	r5, r5, r3
 800baf6:	2600      	movs	r6, #0
 800baf8:	341a      	adds	r4, #26
 800bafa:	42b5      	cmp	r5, r6
 800bafc:	d11a      	bne.n	800bb34 <_printf_common+0xc8>
 800bafe:	2000      	movs	r0, #0
 800bb00:	e008      	b.n	800bb14 <_printf_common+0xa8>
 800bb02:	2301      	movs	r3, #1
 800bb04:	4652      	mov	r2, sl
 800bb06:	4649      	mov	r1, r9
 800bb08:	4638      	mov	r0, r7
 800bb0a:	47c0      	blx	r8
 800bb0c:	3001      	adds	r0, #1
 800bb0e:	d103      	bne.n	800bb18 <_printf_common+0xac>
 800bb10:	f04f 30ff 	mov.w	r0, #4294967295
 800bb14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb18:	3501      	adds	r5, #1
 800bb1a:	e7c6      	b.n	800baaa <_printf_common+0x3e>
 800bb1c:	18e1      	adds	r1, r4, r3
 800bb1e:	1c5a      	adds	r2, r3, #1
 800bb20:	2030      	movs	r0, #48	; 0x30
 800bb22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bb26:	4422      	add	r2, r4
 800bb28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bb2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bb30:	3302      	adds	r3, #2
 800bb32:	e7c7      	b.n	800bac4 <_printf_common+0x58>
 800bb34:	2301      	movs	r3, #1
 800bb36:	4622      	mov	r2, r4
 800bb38:	4649      	mov	r1, r9
 800bb3a:	4638      	mov	r0, r7
 800bb3c:	47c0      	blx	r8
 800bb3e:	3001      	adds	r0, #1
 800bb40:	d0e6      	beq.n	800bb10 <_printf_common+0xa4>
 800bb42:	3601      	adds	r6, #1
 800bb44:	e7d9      	b.n	800bafa <_printf_common+0x8e>
	...

0800bb48 <_printf_i>:
 800bb48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb4c:	7e0f      	ldrb	r7, [r1, #24]
 800bb4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bb50:	2f78      	cmp	r7, #120	; 0x78
 800bb52:	4691      	mov	r9, r2
 800bb54:	4680      	mov	r8, r0
 800bb56:	460c      	mov	r4, r1
 800bb58:	469a      	mov	sl, r3
 800bb5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bb5e:	d807      	bhi.n	800bb70 <_printf_i+0x28>
 800bb60:	2f62      	cmp	r7, #98	; 0x62
 800bb62:	d80a      	bhi.n	800bb7a <_printf_i+0x32>
 800bb64:	2f00      	cmp	r7, #0
 800bb66:	f000 80d8 	beq.w	800bd1a <_printf_i+0x1d2>
 800bb6a:	2f58      	cmp	r7, #88	; 0x58
 800bb6c:	f000 80a3 	beq.w	800bcb6 <_printf_i+0x16e>
 800bb70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bb74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bb78:	e03a      	b.n	800bbf0 <_printf_i+0xa8>
 800bb7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bb7e:	2b15      	cmp	r3, #21
 800bb80:	d8f6      	bhi.n	800bb70 <_printf_i+0x28>
 800bb82:	a101      	add	r1, pc, #4	; (adr r1, 800bb88 <_printf_i+0x40>)
 800bb84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bb88:	0800bbe1 	.word	0x0800bbe1
 800bb8c:	0800bbf5 	.word	0x0800bbf5
 800bb90:	0800bb71 	.word	0x0800bb71
 800bb94:	0800bb71 	.word	0x0800bb71
 800bb98:	0800bb71 	.word	0x0800bb71
 800bb9c:	0800bb71 	.word	0x0800bb71
 800bba0:	0800bbf5 	.word	0x0800bbf5
 800bba4:	0800bb71 	.word	0x0800bb71
 800bba8:	0800bb71 	.word	0x0800bb71
 800bbac:	0800bb71 	.word	0x0800bb71
 800bbb0:	0800bb71 	.word	0x0800bb71
 800bbb4:	0800bd01 	.word	0x0800bd01
 800bbb8:	0800bc25 	.word	0x0800bc25
 800bbbc:	0800bce3 	.word	0x0800bce3
 800bbc0:	0800bb71 	.word	0x0800bb71
 800bbc4:	0800bb71 	.word	0x0800bb71
 800bbc8:	0800bd23 	.word	0x0800bd23
 800bbcc:	0800bb71 	.word	0x0800bb71
 800bbd0:	0800bc25 	.word	0x0800bc25
 800bbd4:	0800bb71 	.word	0x0800bb71
 800bbd8:	0800bb71 	.word	0x0800bb71
 800bbdc:	0800bceb 	.word	0x0800bceb
 800bbe0:	682b      	ldr	r3, [r5, #0]
 800bbe2:	1d1a      	adds	r2, r3, #4
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	602a      	str	r2, [r5, #0]
 800bbe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bbec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	e0a3      	b.n	800bd3c <_printf_i+0x1f4>
 800bbf4:	6820      	ldr	r0, [r4, #0]
 800bbf6:	6829      	ldr	r1, [r5, #0]
 800bbf8:	0606      	lsls	r6, r0, #24
 800bbfa:	f101 0304 	add.w	r3, r1, #4
 800bbfe:	d50a      	bpl.n	800bc16 <_printf_i+0xce>
 800bc00:	680e      	ldr	r6, [r1, #0]
 800bc02:	602b      	str	r3, [r5, #0]
 800bc04:	2e00      	cmp	r6, #0
 800bc06:	da03      	bge.n	800bc10 <_printf_i+0xc8>
 800bc08:	232d      	movs	r3, #45	; 0x2d
 800bc0a:	4276      	negs	r6, r6
 800bc0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc10:	485e      	ldr	r0, [pc, #376]	; (800bd8c <_printf_i+0x244>)
 800bc12:	230a      	movs	r3, #10
 800bc14:	e019      	b.n	800bc4a <_printf_i+0x102>
 800bc16:	680e      	ldr	r6, [r1, #0]
 800bc18:	602b      	str	r3, [r5, #0]
 800bc1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bc1e:	bf18      	it	ne
 800bc20:	b236      	sxthne	r6, r6
 800bc22:	e7ef      	b.n	800bc04 <_printf_i+0xbc>
 800bc24:	682b      	ldr	r3, [r5, #0]
 800bc26:	6820      	ldr	r0, [r4, #0]
 800bc28:	1d19      	adds	r1, r3, #4
 800bc2a:	6029      	str	r1, [r5, #0]
 800bc2c:	0601      	lsls	r1, r0, #24
 800bc2e:	d501      	bpl.n	800bc34 <_printf_i+0xec>
 800bc30:	681e      	ldr	r6, [r3, #0]
 800bc32:	e002      	b.n	800bc3a <_printf_i+0xf2>
 800bc34:	0646      	lsls	r6, r0, #25
 800bc36:	d5fb      	bpl.n	800bc30 <_printf_i+0xe8>
 800bc38:	881e      	ldrh	r6, [r3, #0]
 800bc3a:	4854      	ldr	r0, [pc, #336]	; (800bd8c <_printf_i+0x244>)
 800bc3c:	2f6f      	cmp	r7, #111	; 0x6f
 800bc3e:	bf0c      	ite	eq
 800bc40:	2308      	moveq	r3, #8
 800bc42:	230a      	movne	r3, #10
 800bc44:	2100      	movs	r1, #0
 800bc46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bc4a:	6865      	ldr	r5, [r4, #4]
 800bc4c:	60a5      	str	r5, [r4, #8]
 800bc4e:	2d00      	cmp	r5, #0
 800bc50:	bfa2      	ittt	ge
 800bc52:	6821      	ldrge	r1, [r4, #0]
 800bc54:	f021 0104 	bicge.w	r1, r1, #4
 800bc58:	6021      	strge	r1, [r4, #0]
 800bc5a:	b90e      	cbnz	r6, 800bc60 <_printf_i+0x118>
 800bc5c:	2d00      	cmp	r5, #0
 800bc5e:	d04d      	beq.n	800bcfc <_printf_i+0x1b4>
 800bc60:	4615      	mov	r5, r2
 800bc62:	fbb6 f1f3 	udiv	r1, r6, r3
 800bc66:	fb03 6711 	mls	r7, r3, r1, r6
 800bc6a:	5dc7      	ldrb	r7, [r0, r7]
 800bc6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bc70:	4637      	mov	r7, r6
 800bc72:	42bb      	cmp	r3, r7
 800bc74:	460e      	mov	r6, r1
 800bc76:	d9f4      	bls.n	800bc62 <_printf_i+0x11a>
 800bc78:	2b08      	cmp	r3, #8
 800bc7a:	d10b      	bne.n	800bc94 <_printf_i+0x14c>
 800bc7c:	6823      	ldr	r3, [r4, #0]
 800bc7e:	07de      	lsls	r6, r3, #31
 800bc80:	d508      	bpl.n	800bc94 <_printf_i+0x14c>
 800bc82:	6923      	ldr	r3, [r4, #16]
 800bc84:	6861      	ldr	r1, [r4, #4]
 800bc86:	4299      	cmp	r1, r3
 800bc88:	bfde      	ittt	le
 800bc8a:	2330      	movle	r3, #48	; 0x30
 800bc8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bc90:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bc94:	1b52      	subs	r2, r2, r5
 800bc96:	6122      	str	r2, [r4, #16]
 800bc98:	f8cd a000 	str.w	sl, [sp]
 800bc9c:	464b      	mov	r3, r9
 800bc9e:	aa03      	add	r2, sp, #12
 800bca0:	4621      	mov	r1, r4
 800bca2:	4640      	mov	r0, r8
 800bca4:	f7ff fee2 	bl	800ba6c <_printf_common>
 800bca8:	3001      	adds	r0, #1
 800bcaa:	d14c      	bne.n	800bd46 <_printf_i+0x1fe>
 800bcac:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb0:	b004      	add	sp, #16
 800bcb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcb6:	4835      	ldr	r0, [pc, #212]	; (800bd8c <_printf_i+0x244>)
 800bcb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bcbc:	6829      	ldr	r1, [r5, #0]
 800bcbe:	6823      	ldr	r3, [r4, #0]
 800bcc0:	f851 6b04 	ldr.w	r6, [r1], #4
 800bcc4:	6029      	str	r1, [r5, #0]
 800bcc6:	061d      	lsls	r5, r3, #24
 800bcc8:	d514      	bpl.n	800bcf4 <_printf_i+0x1ac>
 800bcca:	07df      	lsls	r7, r3, #31
 800bccc:	bf44      	itt	mi
 800bcce:	f043 0320 	orrmi.w	r3, r3, #32
 800bcd2:	6023      	strmi	r3, [r4, #0]
 800bcd4:	b91e      	cbnz	r6, 800bcde <_printf_i+0x196>
 800bcd6:	6823      	ldr	r3, [r4, #0]
 800bcd8:	f023 0320 	bic.w	r3, r3, #32
 800bcdc:	6023      	str	r3, [r4, #0]
 800bcde:	2310      	movs	r3, #16
 800bce0:	e7b0      	b.n	800bc44 <_printf_i+0xfc>
 800bce2:	6823      	ldr	r3, [r4, #0]
 800bce4:	f043 0320 	orr.w	r3, r3, #32
 800bce8:	6023      	str	r3, [r4, #0]
 800bcea:	2378      	movs	r3, #120	; 0x78
 800bcec:	4828      	ldr	r0, [pc, #160]	; (800bd90 <_printf_i+0x248>)
 800bcee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bcf2:	e7e3      	b.n	800bcbc <_printf_i+0x174>
 800bcf4:	0659      	lsls	r1, r3, #25
 800bcf6:	bf48      	it	mi
 800bcf8:	b2b6      	uxthmi	r6, r6
 800bcfa:	e7e6      	b.n	800bcca <_printf_i+0x182>
 800bcfc:	4615      	mov	r5, r2
 800bcfe:	e7bb      	b.n	800bc78 <_printf_i+0x130>
 800bd00:	682b      	ldr	r3, [r5, #0]
 800bd02:	6826      	ldr	r6, [r4, #0]
 800bd04:	6961      	ldr	r1, [r4, #20]
 800bd06:	1d18      	adds	r0, r3, #4
 800bd08:	6028      	str	r0, [r5, #0]
 800bd0a:	0635      	lsls	r5, r6, #24
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	d501      	bpl.n	800bd14 <_printf_i+0x1cc>
 800bd10:	6019      	str	r1, [r3, #0]
 800bd12:	e002      	b.n	800bd1a <_printf_i+0x1d2>
 800bd14:	0670      	lsls	r0, r6, #25
 800bd16:	d5fb      	bpl.n	800bd10 <_printf_i+0x1c8>
 800bd18:	8019      	strh	r1, [r3, #0]
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	6123      	str	r3, [r4, #16]
 800bd1e:	4615      	mov	r5, r2
 800bd20:	e7ba      	b.n	800bc98 <_printf_i+0x150>
 800bd22:	682b      	ldr	r3, [r5, #0]
 800bd24:	1d1a      	adds	r2, r3, #4
 800bd26:	602a      	str	r2, [r5, #0]
 800bd28:	681d      	ldr	r5, [r3, #0]
 800bd2a:	6862      	ldr	r2, [r4, #4]
 800bd2c:	2100      	movs	r1, #0
 800bd2e:	4628      	mov	r0, r5
 800bd30:	f7f4 fa4e 	bl	80001d0 <memchr>
 800bd34:	b108      	cbz	r0, 800bd3a <_printf_i+0x1f2>
 800bd36:	1b40      	subs	r0, r0, r5
 800bd38:	6060      	str	r0, [r4, #4]
 800bd3a:	6863      	ldr	r3, [r4, #4]
 800bd3c:	6123      	str	r3, [r4, #16]
 800bd3e:	2300      	movs	r3, #0
 800bd40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd44:	e7a8      	b.n	800bc98 <_printf_i+0x150>
 800bd46:	6923      	ldr	r3, [r4, #16]
 800bd48:	462a      	mov	r2, r5
 800bd4a:	4649      	mov	r1, r9
 800bd4c:	4640      	mov	r0, r8
 800bd4e:	47d0      	blx	sl
 800bd50:	3001      	adds	r0, #1
 800bd52:	d0ab      	beq.n	800bcac <_printf_i+0x164>
 800bd54:	6823      	ldr	r3, [r4, #0]
 800bd56:	079b      	lsls	r3, r3, #30
 800bd58:	d413      	bmi.n	800bd82 <_printf_i+0x23a>
 800bd5a:	68e0      	ldr	r0, [r4, #12]
 800bd5c:	9b03      	ldr	r3, [sp, #12]
 800bd5e:	4298      	cmp	r0, r3
 800bd60:	bfb8      	it	lt
 800bd62:	4618      	movlt	r0, r3
 800bd64:	e7a4      	b.n	800bcb0 <_printf_i+0x168>
 800bd66:	2301      	movs	r3, #1
 800bd68:	4632      	mov	r2, r6
 800bd6a:	4649      	mov	r1, r9
 800bd6c:	4640      	mov	r0, r8
 800bd6e:	47d0      	blx	sl
 800bd70:	3001      	adds	r0, #1
 800bd72:	d09b      	beq.n	800bcac <_printf_i+0x164>
 800bd74:	3501      	adds	r5, #1
 800bd76:	68e3      	ldr	r3, [r4, #12]
 800bd78:	9903      	ldr	r1, [sp, #12]
 800bd7a:	1a5b      	subs	r3, r3, r1
 800bd7c:	42ab      	cmp	r3, r5
 800bd7e:	dcf2      	bgt.n	800bd66 <_printf_i+0x21e>
 800bd80:	e7eb      	b.n	800bd5a <_printf_i+0x212>
 800bd82:	2500      	movs	r5, #0
 800bd84:	f104 0619 	add.w	r6, r4, #25
 800bd88:	e7f5      	b.n	800bd76 <_printf_i+0x22e>
 800bd8a:	bf00      	nop
 800bd8c:	0800c1a5 	.word	0x0800c1a5
 800bd90:	0800c1b6 	.word	0x0800c1b6

0800bd94 <_read_r>:
 800bd94:	b538      	push	{r3, r4, r5, lr}
 800bd96:	4d07      	ldr	r5, [pc, #28]	; (800bdb4 <_read_r+0x20>)
 800bd98:	4604      	mov	r4, r0
 800bd9a:	4608      	mov	r0, r1
 800bd9c:	4611      	mov	r1, r2
 800bd9e:	2200      	movs	r2, #0
 800bda0:	602a      	str	r2, [r5, #0]
 800bda2:	461a      	mov	r2, r3
 800bda4:	f7f5 fd72 	bl	800188c <_read>
 800bda8:	1c43      	adds	r3, r0, #1
 800bdaa:	d102      	bne.n	800bdb2 <_read_r+0x1e>
 800bdac:	682b      	ldr	r3, [r5, #0]
 800bdae:	b103      	cbz	r3, 800bdb2 <_read_r+0x1e>
 800bdb0:	6023      	str	r3, [r4, #0]
 800bdb2:	bd38      	pop	{r3, r4, r5, pc}
 800bdb4:	20005310 	.word	0x20005310

0800bdb8 <_fstat_r>:
 800bdb8:	b538      	push	{r3, r4, r5, lr}
 800bdba:	4d07      	ldr	r5, [pc, #28]	; (800bdd8 <_fstat_r+0x20>)
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	4604      	mov	r4, r0
 800bdc0:	4608      	mov	r0, r1
 800bdc2:	4611      	mov	r1, r2
 800bdc4:	602b      	str	r3, [r5, #0]
 800bdc6:	f7f5 fd8a 	bl	80018de <_fstat>
 800bdca:	1c43      	adds	r3, r0, #1
 800bdcc:	d102      	bne.n	800bdd4 <_fstat_r+0x1c>
 800bdce:	682b      	ldr	r3, [r5, #0]
 800bdd0:	b103      	cbz	r3, 800bdd4 <_fstat_r+0x1c>
 800bdd2:	6023      	str	r3, [r4, #0]
 800bdd4:	bd38      	pop	{r3, r4, r5, pc}
 800bdd6:	bf00      	nop
 800bdd8:	20005310 	.word	0x20005310

0800bddc <_isatty_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	4d06      	ldr	r5, [pc, #24]	; (800bdf8 <_isatty_r+0x1c>)
 800bde0:	2300      	movs	r3, #0
 800bde2:	4604      	mov	r4, r0
 800bde4:	4608      	mov	r0, r1
 800bde6:	602b      	str	r3, [r5, #0]
 800bde8:	f7f5 fd89 	bl	80018fe <_isatty>
 800bdec:	1c43      	adds	r3, r0, #1
 800bdee:	d102      	bne.n	800bdf6 <_isatty_r+0x1a>
 800bdf0:	682b      	ldr	r3, [r5, #0]
 800bdf2:	b103      	cbz	r3, 800bdf6 <_isatty_r+0x1a>
 800bdf4:	6023      	str	r3, [r4, #0]
 800bdf6:	bd38      	pop	{r3, r4, r5, pc}
 800bdf8:	20005310 	.word	0x20005310

0800bdfc <_init>:
 800bdfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdfe:	bf00      	nop
 800be00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be02:	bc08      	pop	{r3}
 800be04:	469e      	mov	lr, r3
 800be06:	4770      	bx	lr

0800be08 <_fini>:
 800be08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be0a:	bf00      	nop
 800be0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be0e:	bc08      	pop	{r3}
 800be10:	469e      	mov	lr, r3
 800be12:	4770      	bx	lr
