// Seed: 772355864
module module_0 (
    id_1,
    id_2,
    id_3#(
        .id_4(1),
        .id_5(id_6 - 1 & 1 - 1),
        .id_7(1),
        .id_8(-1)
    ),
    id_9,
    id_10,
    id_11
);
  inout wire id_6;
  input wire id_5;
  assign module_1.id_7 = 0;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_12;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    output wire id_5,
    output tri0 id_6,
    input wor id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_6 = -1;
endmodule
