Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Sat Sep 27 17:11:55 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 99.04%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Placed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -5.410ns, STNS: -299.190ns
	HWNS: -0.111ns, HTNS: -4.031ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         2396   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:       62.500          770   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk2:      150.015          634   u_clk/pll_inst.clkc[0]
           clk3:       10.000          452   config_inst.jtck
           clk4:      125.000          245   phy1_rgmii_rx_clk
           clk5:      125.000          170   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk6:       50.000           63   clk_in
           clk7:      312.500           37   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk8:      150.015            1   u_clk/pll_inst.clkc[2]
           clk9:      125.000            1   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 5.918         168.976            0.438      0.000            0.059      0.000            0.000             2396                8             no       no
       clk1           local            0.000      8.000                16.000          62.500                13.106          76.301            0.242      0.000           -0.011     -0.022            0.000              770                6            yes       no
       clk2           local            0.000      3.333                 6.666         150.015                12.586          79.453           -2.960    -96.890            0.030      0.000            0.000              634                6             no       no
       clk3           local            0.000     50.000               100.000          10.000                14.996          66.684           42.502      0.000           -0.111     -3.995            0.000              452               10             no      yes
       clk4           local            0.000      4.000                 8.000         125.000                 3.748         266.809            4.252      0.000            0.201      0.000            0.000              245                5             no       no
       clk5           local            0.000      4.000                 8.000         125.000                 4.908         203.749            3.092      0.000           -0.014     -0.014            0.000              170                6             no       no
       clk6           local            0.000     10.000                20.000          50.000                 3.766         265.534           16.234      0.000            0.235      0.000            0.000               63                6             no       no
       clk7           local            0.000      1.600                 3.200         312.500                 1.307         765.111            1.893      0.000            0.243      0.000            0.000               37                1             no       no
       clk8           local            3.333      0.000                 6.666         150.015                17.486          57.189           -5.410   -202.300            6.516      0.000            0.000                1                1             no       no
       clk9           local            2.000      6.000                 8.000         125.000                 1.428         700.280            1.643      0.000            5.986      0.000            0.000                1                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     5.918ns
Fmax           :     168.976MHz

Statistics:
Max            : SWNS      2.082ns, STNS      0.000ns,         0 Viol Endpoints,      7600 Total Endpoints,     41677 Paths Analyzed
Min            : HWNS      0.059ns, HTNS      0.000ns,         0 Viol Endpoints,      7600 Total Endpoints,     41677 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.082ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[11]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/STATE_reg[0]_syn_4.a[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.802ns (cell 4.152ns (71%), net 1.650ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=4  LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[11]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y025z2          0.146    r     0.146          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[11]_syn_4.q[1]
net (fo=6)                              0.150          0.296          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2[11],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[123]_syn_4.b[0]
LUT3                x003y024z2          0.431    f     0.727       1  pin: u_udp_rx_buf/app_rx_data_d_reg[123]_syn_4.f[0]
net (fo=7)                              0.200          0.927          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[114]_syn_4.a[0]
LUT4                x002y023z3          0.424    f     1.351       2  pin: u_udp_rx_buf/app_rx_data_d_reg[114]_syn_4.f[0]
net (fo=2)                              0.200          1.551          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[130]_syn_4.c[1]
LUT4                x003y022z1          0.251    r     1.802       3  pin: u_udp_rx_buf/app_rx_data_d_reg[130]_syn_4.f[1]
net (fo=1)                              0.200          2.002          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_80.a[1]
ADDER               x002y021z0          0.627    f     2.629       4  pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_80.fco
net (fo=1)                              0.000          2.629          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_53,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_83.fci
ADDER               x002y021z1          0.355    f     2.984       5  pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_83.f[1]
net (fo=1)                              0.200          3.184          net: u2_udp_loopback/udp_packet_fifo_data_cnt[2],  ../../../../source_code/rtl/ETH/udp_loopback.v(62)
                                                                      pin: u2_udp_loopback/lt0_syn_47.b[1]
ADDER               x001y020z1          0.539    f     3.723       6  pin: u2_udp_loopback/lt0_syn_47.fco
net (fo=1)                              0.000          3.723          net: u2_udp_loopback/lt0_syn_9,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_50.fci
ADDER               x001y021z0          0.073    f     3.796          pin: u2_udp_loopback/lt0_syn_50.fco
net (fo=1)                              0.000          3.796          net: u2_udp_loopback/lt0_syn_13,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_53.fci
ADDER               x001y021z1          0.073    f     3.869          pin: u2_udp_loopback/lt0_syn_53.fco
net (fo=1)                              0.000          3.869          net: u2_udp_loopback/lt0_syn_17,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_56.fci
ADDER               x001y022z0          0.073    f     3.942          pin: u2_udp_loopback/lt0_syn_56.fco
net (fo=1)                              0.000          3.942          net: u2_udp_loopback/lt0_syn_21,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_59.fci
ADDER               x001y022z1          0.073    f     4.015          pin: u2_udp_loopback/lt0_syn_59.fco
net (fo=1)                              0.000          4.015          net: u2_udp_loopback/lt0_syn_25,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_62.fci
ADDER               x001y023z0          0.355    f     4.370       7  pin: u2_udp_loopback/lt0_syn_62.f[1]
net (fo=3)                              0.700          5.070          net: u2_udp_loopback/STATE_b4_n2,  NOFILE(0)
                                                                      pin: u2_udp_loopback/STATE_reg[0]_syn_4.a[1]
LUT5 (reg)          x002y034z1          0.732    f     5.802       8  net: u2_udp_loopback/STATE_reg_syn_1[0],  ../../../../source_code/rtl/ETH/udp_loopback.v(114)
--------------------------------------------------------------------  ---------------
Arrival                                                5.802               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/STATE_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.082               

Slack               : 2.372ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[11]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/datain_reg[11]_reg[4]_syn_4.a[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.512ns (cell 3.962ns (71%), net 1.550ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=4  LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[11]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y025z2          0.146    r     0.146          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[11]_syn_4.q[1]
net (fo=6)                              0.150          0.296          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2[11],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[123]_syn_4.b[0]
LUT3                x003y024z2          0.431    f     0.727       1  pin: u_udp_rx_buf/app_rx_data_d_reg[123]_syn_4.f[0]
net (fo=7)                              0.200          0.927          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[114]_syn_4.a[0]
LUT4                x002y023z3          0.424    f     1.351       2  pin: u_udp_rx_buf/app_rx_data_d_reg[114]_syn_4.f[0]
net (fo=2)                              0.200          1.551          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[130]_syn_4.c[1]
LUT4                x003y022z1          0.251    r     1.802       3  pin: u_udp_rx_buf/app_rx_data_d_reg[130]_syn_4.f[1]
net (fo=1)                              0.200          2.002          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_80.a[1]
ADDER               x002y021z0          0.627    f     2.629       4  pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_80.fco
net (fo=1)                              0.000          2.629          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_53,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_83.fci
ADDER               x002y021z1          0.355    f     2.984       5  pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_83.f[1]
net (fo=1)                              0.200          3.184          net: u2_udp_loopback/udp_packet_fifo_data_cnt[2],  ../../../../source_code/rtl/ETH/udp_loopback.v(62)
                                                                      pin: u2_udp_loopback/lt0_syn_47.b[1]
ADDER               x001y020z1          0.539    f     3.723       6  pin: u2_udp_loopback/lt0_syn_47.fco
net (fo=1)                              0.000          3.723          net: u2_udp_loopback/lt0_syn_9,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_50.fci
ADDER               x001y021z0          0.073    f     3.796          pin: u2_udp_loopback/lt0_syn_50.fco
net (fo=1)                              0.000          3.796          net: u2_udp_loopback/lt0_syn_13,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_53.fci
ADDER               x001y021z1          0.073    f     3.869          pin: u2_udp_loopback/lt0_syn_53.fco
net (fo=1)                              0.000          3.869          net: u2_udp_loopback/lt0_syn_17,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_56.fci
ADDER               x001y022z0          0.073    f     3.942          pin: u2_udp_loopback/lt0_syn_56.fco
net (fo=1)                              0.000          3.942          net: u2_udp_loopback/lt0_syn_21,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_59.fci
ADDER               x001y022z1          0.073    f     4.015          pin: u2_udp_loopback/lt0_syn_59.fco
net (fo=1)                              0.000          4.015          net: u2_udp_loopback/lt0_syn_25,  ../../../../source_code/rtl/ETH/udp_loopback.v(126)
                                                                      pin: u2_udp_loopback/lt0_syn_62.fci
ADDER               x001y023z0          0.355    f     4.370       7  pin: u2_udp_loopback/lt0_syn_62.f[1]
net (fo=3)                              0.600          4.970          net: u2_udp_loopback/STATE_b4_n2,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/datain_reg[11]_reg[4]_syn_4.a[0]
LUT5 (reg)          x002y032z3          0.542    f     5.512       8  net: u2_udp_loopback/STATE_reg_syn_1[1],  ../../../../source_code/rtl/ETH/udp_loopback.v(114)
--------------------------------------------------------------------  ---------------
Arrival                                                5.512               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_shift_register/datain_reg[11]_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.372               

Slack               : 2.403ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.c[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.481ns (cell 2.931ns (53%), net 2.550ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 48
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y041z3          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.q[1]
net (fo=6)                              0.600          0.746          net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[17],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.c[0]
LUT2                x026y037z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.f[0]
net (fo=2)                              0.150          1.147          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_206,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.a[1]
LUT5                x027y037z1          0.618    f     1.765       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.fx[0]
net (fo=1)                              0.200          1.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_208,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.a[1]
LUT4                x027y039z1          0.408    f     2.373       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.f[1]
net (fo=1)                              0.200          2.573          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_212,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.a[0]
LUT5                x027y041z2          0.424    f     2.997       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=2)                              0.350          3.347          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_220,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.a[1]
LUT5                x025y038z1          0.618    f     3.965       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.fx[0]
net (fo=48)                             1.050          5.015          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.c[0]
LUT5 (reg)          x017y027z2          0.466    f     5.481       6  net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[22],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.403               

Slack               : 2.403ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.c[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.481ns (cell 2.931ns (53%), net 2.550ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 48
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y041z3          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.q[1]
net (fo=6)                              0.600          0.746          net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[17],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.c[0]
LUT2                x026y037z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.f[0]
net (fo=2)                              0.150          1.147          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_206,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.a[1]
LUT5                x027y037z1          0.618    f     1.765       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.fx[0]
net (fo=1)                              0.200          1.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_208,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.a[1]
LUT4                x027y039z1          0.408    f     2.373       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.f[1]
net (fo=1)                              0.200          2.573          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_212,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.a[0]
LUT5                x027y041z2          0.424    f     2.997       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=2)                              0.350          3.347          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_220,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.a[1]
LUT5                x025y038z1          0.618    f     3.965       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.fx[0]
net (fo=48)                             1.050          5.015          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.c[1]
LUT5 (reg)          x017y027z2          0.466    f     5.481       6  net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[21],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[21]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.403               

Slack               : 2.420ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_send_address_reg[16]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/checksum_temp_reg[17]_syn_4.c[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.464ns (cell 4.414ns (80%), net 1.050ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_send_address_reg[16]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y041z2          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_send_address_reg[16]_syn_4.q[0]
net (fo=3)                              0.250          0.396          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_send_address[17],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_445.a[1]
ADDER               x015y041z2          0.881    r     1.277       1  pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_445.fco
net (fo=1)                              0.000          1.277          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_222,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_446.fci
ADDER               x015y041z3          0.132    f     1.409          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_446.fco
net (fo=1)                              0.000          1.409          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_226,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_447.fci
ADDER               x015y042z2          0.387    f     1.796       2  pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_447.fx[0]
net (fo=1)                              0.350          2.146          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_24[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_437.e[0]
ADDER               x012y040z2          0.781    f     2.927       3  pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_437.fco
net (fo=1)                              0.000          2.927          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_326,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_438.fci
ADDER               x012y040z3          0.387    f     3.314       4  pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_438.fx[0]
net (fo=1)                              0.250          3.564          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_42[12],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_433.e[0]
ADDER               x011y038z3          0.781    f     4.345       5  pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_433.fco
net (fo=1)                              0.000          4.345          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_425,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_434.fci
ADDER               x011y039z2          0.453    f     4.798       6  pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/add1_syn_434.fx[1]
net (fo=1)                              0.200          4.998          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/checksum_temp_b2[18],  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/checksum_temp_reg[17]_syn_4.c[0]
LUT2 (reg)          x010y040z2          0.466    f     5.464       7  net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/checksum_temp[18],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.464               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/checksum_temp_reg[17]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.420               

Slack               : 2.422ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.462ns (cell 2.462ns (45%), net 3.000ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y039z3          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[4]_syn_4.q[0]
net (fo=12)                             0.600          0.746          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[16],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.b[0]
LUT4                x029y045z3          0.431    f     1.177       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_288.f[0]
net (fo=1)                              0.200          1.377          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_156,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[121]_syn_4.a[1]
LUT4                x029y043z1          0.408    f     1.785       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[121]_syn_4.f[1]
net (fo=1)                              0.200          1.985          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_160,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.a[0]
LUT5                x030y044z3          0.424    f     2.409       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_276.f[0]
net (fo=2)                              0.100          2.509          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_171,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_321.a[1]
LUT5                x030y044z1          0.618    f     3.127       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_321.fx[0]
net (fo=16)                             0.650          3.777          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_211,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_439.c[1]
LUT5                x027y036z2          0.348    f     4.125       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_439.f[1]
net (fo=31)                             1.250          5.375          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_3.ce
reg                 x014y026z3          0.087    r     5.462               
--------------------------------------------------------------------  ---------------
Arrival                                                5.462               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.422               

Slack               : 2.453ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[4]_syn_4.c[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.431ns (cell 2.931ns (53%), net 2.500ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 48
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y041z3          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.q[1]
net (fo=6)                              0.600          0.746          net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[17],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.c[0]
LUT2                x026y037z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.f[0]
net (fo=2)                              0.150          1.147          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_206,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.a[1]
LUT5                x027y037z1          0.618    f     1.765       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.fx[0]
net (fo=1)                              0.200          1.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_208,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.a[1]
LUT4                x027y039z1          0.408    f     2.373       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.f[1]
net (fo=1)                              0.200          2.573          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_212,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.a[0]
LUT5                x027y041z2          0.424    f     2.997       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=2)                              0.350          3.347          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_220,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.a[1]
LUT5                x025y038z1          0.618    f     3.965       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.fx[0]
net (fo=48)                             1.000          4.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[4]_syn_4.c[0]
LUT5 (reg)          x019y026z3          0.466    f     5.431       6  net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.453               

Slack               : 2.453ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[4]_syn_4.c[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.431ns (cell 2.931ns (53%), net 2.500ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 48
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y041z3          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.q[1]
net (fo=6)                              0.600          0.746          net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[17],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.c[0]
LUT2                x026y037z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.f[0]
net (fo=2)                              0.150          1.147          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_206,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.a[1]
LUT5                x027y037z1          0.618    f     1.765       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.fx[0]
net (fo=1)                              0.200          1.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_208,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.a[1]
LUT4                x027y039z1          0.408    f     2.373       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.f[1]
net (fo=1)                              0.200          2.573          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_212,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.a[0]
LUT5                x027y041z2          0.424    f     2.997       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=2)                              0.350          3.347          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_220,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.a[1]
LUT5                x025y038z1          0.618    f     3.965       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.fx[0]
net (fo=48)                             1.000          4.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[4]_syn_4.c[1]
LUT5 (reg)          x019y026z3          0.466    f     5.431       6  net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.453               

Slack               : 2.453ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.c[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.431ns (cell 2.931ns (53%), net 2.500ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 48
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y041z3          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.q[1]
net (fo=6)                              0.600          0.746          net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[17],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.c[0]
LUT2                x026y037z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.f[0]
net (fo=2)                              0.150          1.147          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_206,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.a[1]
LUT5                x027y037z1          0.618    f     1.765       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.fx[0]
net (fo=1)                              0.200          1.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_208,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.a[1]
LUT4                x027y039z1          0.408    f     2.373       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.f[1]
net (fo=1)                              0.200          2.573          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_212,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.a[0]
LUT5                x027y041z2          0.424    f     2.997       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=2)                              0.350          3.347          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_220,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.a[1]
LUT5                x025y038z1          0.618    f     3.965       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.fx[0]
net (fo=48)                             1.000          4.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.c[0]
LUT5 (reg)          x019y026z2          0.466    f     5.431       6  net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[11],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.453               

Slack               : 2.453ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[20]_syn_4.c[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.431ns (cell 2.931ns (53%), net 2.500ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 48
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y041z3          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[17]_syn_4.q[1]
net (fo=6)                              0.600          0.746          net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[17],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.c[0]
LUT2                x026y037z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_447.f[0]
net (fo=2)                              0.150          1.147          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_206,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.a[1]
LUT5                x027y037z1          0.618    f     1.765       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_408.fx[0]
net (fo=1)                              0.200          1.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_208,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.a[1]
LUT4                x027y039z1          0.408    f     2.373       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.f[1]
net (fo=1)                              0.200          2.573          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_212,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.a[0]
LUT5                x027y041z2          0.424    f     2.997       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_341.f[0]
net (fo=2)                              0.350          3.347          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_220,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.a[1]
LUT5                x025y038z1          0.618    f     3.965       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_403.fx[0]
net (fo=48)                             1.000          4.965          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2_n,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[20]_syn_4.c[0]
LUT5 (reg)          x017y028z2          0.466    f     5.431       6  net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[23],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.431               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[20]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.453               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             8.000             3.300             4.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
    ERAM             8.000             3.300             4.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
    ERAM             8.000             3.300             4.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
    ERAM             8.000             3.300             4.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.059ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.addra[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y027z1          0.109    f     0.109          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.q[0]
net (fo=7)                              0.150          0.259          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.addra[1]
EMB (reg)           x008y027            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.addra[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y027z1          0.109    f     0.109          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.q[0]
net (fo=7)                              0.150          0.259          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.addra[1]
EMB (reg)           x008y027            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.addra[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y027z1          0.109    f     0.109          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[0]_syn_4.q[0]
net (fo=7)                              0.150          0.259          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.addra[1]
EMB (reg)           x008y027            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.addra[4] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y018z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=6)                              0.150          0.259          net: u_udp_top/u6_tx_fifo/wr_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.addra[4]
EMB (reg)           x032y018            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.addra[4] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y018z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=6)                              0.150          0.259          net: u_udp_top/u6_tx_fifo/wr_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.addra[4]
EMB (reg)           x032y018            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.addra[4] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y018z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/wr_addr_reg[1]_syn_4.q[0]
net (fo=6)                              0.150          0.259          net: u_udp_top/u6_tx_fifo/wr_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.addra[4]
EMB (reg)           x032y018            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.109ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y019z2          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.q[0]
net (fo=4)                              0.200          0.309          net: u_udp_top/u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)           x032y018            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y019z2          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.q[0]
net (fo=4)                              0.200          0.309          net: u_udp_top/u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)           x032y018            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y019z2          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/wr_data_bram_reg[2]_syn_4.q[0]
net (fo=4)                              0.200          0.309          net: u_udp_top/u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)           x032y018            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.109ns
Begin Point         : u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.addrb[11] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y009z1          0.109    f     0.109          pin: u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.200          0.309          net: u_udp_top/u7_rx_fifo/rd_addr[8],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(89)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.addrb[11]
EMB (reg)           x024y009            0.000    f     0.309       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     7.139ns
Fmax           :     140.076MHz

Statistics:
Max            : SWNS      8.861ns, STNS      0.000ns,         0 Viol Endpoints,      1793 Total Endpoints,      4301 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.022ns,         2 Viol Endpoints,      1793 Total Endpoints,      4301 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 8.861ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[38]_syn_3.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.023ns (cell 5.123ns (72%), net 1.900ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=5)                              1.650          5.610          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_40.b[0]
LUT5                x021y054z2          0.431    f     6.041       1  pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_40.f[0]
net (fo=4)                              0.250          6.291          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[38]_syn_3.a[1]
LUT5 (reg)          x023y053z1          0.732    f     7.023       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.023               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[38]_syn_3.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.861               

Slack               : 9.101ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.783ns (cell 4.933ns (72%), net 1.850ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=5)                              1.650          5.610          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_40.b[0]
LUT5                x021y054z2          0.431    f     6.041       1  pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_40.f[0]
net (fo=4)                              0.200          6.241          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.a[0]
LUT4 (reg)          x023y054z2          0.542    f     6.783       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.783               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.101               

Slack               : 9.229ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.655ns (cell 4.705ns (70%), net 1.950ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=5)                              1.650          5.610          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_40.b[0]
LUT5                x021y054z2          0.431    f     6.041       1  pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/arp_request_no_reply_error_reg_syn_40.f[0]
net (fo=4)                              0.300          6.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.d[1]
LUT3 (reg)          x023y052z0          0.314    r     6.655       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.655               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.229               

Slack               : 9.356ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d4_reg[39]_syn_3.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.528ns (cell 5.328ns (81%), net 1.200ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=4)                              0.900          4.860          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.b[0]
LUT4                x027y049z2          0.431    f     5.291       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.f[0]
net (fo=2)                              0.100          5.391          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.d[0]
LUT2                x027y049z1          0.205    r     5.596       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[0]
net (fo=5)                              0.200          5.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d4_reg[39]_syn_3.a[1]
LUT5 (reg)          x026y048z0          0.732    f     6.528       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d4_reg[39]_syn_3.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.356               

Slack               : 9.406ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[39]_syn_3.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.478ns (cell 5.328ns (82%), net 1.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=4)                              0.900          4.860          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.b[0]
LUT4                x027y049z2          0.431    f     5.291       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.f[0]
net (fo=2)                              0.100          5.391          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.d[0]
LUT2                x027y049z1          0.205    r     5.596       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[0]
net (fo=5)                              0.150          5.746          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[39]_syn_3.a[1]
LUT5 (reg)          x026y049z0          0.732    f     6.478       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.478               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[39]_syn_3.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.406               

Slack               : 9.562ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.322ns (cell 5.122ns (81%), net 1.200ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[1]
net (fo=4)                              0.900          4.860          net: data_888[14],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.b[0]
LUT4                x027y049z2          0.431    f     5.291       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.f[0]
net (fo=2)                              0.100          5.391          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.d[0]
LUT2                x027y049z1          0.205    r     5.596       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]_syn_4.f[0]
net (fo=5)                              0.200          5.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[1]
LUT4 (reg)          x026y048z1          0.526    f     6.322       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.322               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.562               

Slack               : 9.581ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/bus_control_reg[130]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.303ns (cell 4.103ns (65%), net 2.200ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[3]
net (fo=5)                              2.200          6.160          net: data_888[6],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/bus_control_reg[130]_syn_3.mi[0]
reg                 x025y061z2          0.143    r     6.303          net: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_reg[6],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.303               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/bus_control_reg[130]_syn_3.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.581               

Slack               : 9.611ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_reg_reg[15]_syn_3.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.273ns (cell 5.123ns (81%), net 1.150ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[3]
net (fo=5)                              0.950          4.910          net: data_888[23],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[142]_syn_4.b[0]
LUT5                x027y050z2          0.431    f     5.341       1  pin: debug_hub_top/U_0_register/ctrl_shift_reg[142]_syn_4.f[0]
net (fo=4)                              0.200          5.541          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_reg_reg[15]_syn_3.a[1]
LUT5 (reg)          x028y049z1          0.732    f     6.273       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.273               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_reg_reg[15]_syn_3.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.611               

Slack               : 9.731ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[48]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.153ns (cell 4.103ns (66%), net 2.050ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[2]
net (fo=6)                              2.050          6.010          net: data_888[5],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[48]_syn_3.mi[0]
reg                 x025y058z0          0.143    r     6.153          net: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_reg[2],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.153               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d3_reg[48]_syn_3.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.731               

Slack               : 9.744ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.140ns (cell 4.940ns (80%), net 1.200ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y036            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[2]
net (fo=5)                              1.050          5.010          net: data_888[22],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: debug_hub_top/slave_0_control_reg[143]_syn_4.b[0]
LUT4                x028y051z2          0.431    f     5.441       1  pin: debug_hub_top/slave_0_control_reg[143]_syn_4.f[0]
net (fo=4)                              0.150          5.591          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_3[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.b[1]
LUT3 (reg)          x028y050z3          0.549    f     6.140       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.140               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.744               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_23.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : debug_hub_top/slave_0_control_reg[69]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_23.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y062z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_23.q[0]
net (fo=20)                             0.100          0.228          net: debug_hub_top/slave_0_rst_dup_5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[69]_syn_3.sr
reg                 x004y062z0          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_control_reg[69]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : -0.011ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[63]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y059z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.q[0]
net (fo=32)                             0.100          0.228          net: debug_hub_top/slave_0_rst_dup_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[63]_syn_4.sr
reg                 x011y059z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[63]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.030ns
Begin Point         : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/trig_rstn_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/force_acq_fin_reg_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.330ns (cell 0.230ns (69%), net 0.100ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 38
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/trig_rstn_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y062z1          0.128    f     0.128          pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/trig_rstn_reg_syn_5.q[0]
net (fo=38)                             0.100          0.228          net: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/trig_rstn,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/force_acq_fin_reg_syn_4.sr
reg                 x018y062z0          0.102    r     0.330               
--------------------------------------------------------------------  ---------------
Arrival                                                0.330               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/force_acq_fin_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.030               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : debug_hub_top/slave_0_control_reg[62]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y059z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.q[0]
net (fo=32)                             0.150          0.278          net: debug_hub_top/slave_0_rst_dup_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[62]_syn_3.sr
reg                 x012y059z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_control_reg[62]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_18.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : debug_hub_top/slave_0_control_reg[83]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 18
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y063z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_18.q[0]
net (fo=18)                             0.150          0.278          net: debug_hub_top/slave_0_rst,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[83]_syn_3.sr
reg                 x009y062z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_control_reg[83]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_20.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[69]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_20.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y060z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_20.q[0]
net (fo=29)                             0.150          0.278          net: debug_hub_top/slave_0_rst_dup_9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[69]_syn_3.sr
reg                 x004y061z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[69]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[73]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y059z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.q[0]
net (fo=32)                             0.150          0.278          net: debug_hub_top/slave_0_rst_dup_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[73]_syn_4.sr
reg                 x011y060z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[73]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.059ns
Begin Point         : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_value_and_mask_reg[23]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc_ram/ramread0_syn_25.dia[8] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_value_and_mask_reg[23]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z3          0.109    f     0.109          pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_value_and_mask_reg[23]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc_ram/dia[26],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc_ram/ramread0_syn_25.dia[8]
EMB (reg)           x024y063            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc_ram/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.059ns
Begin Point         : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_value_and_mask_reg[23]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc_ram/ramread0_syn_75.dia[8] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_value_and_mask_reg[23]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z3          0.109    f     0.109          pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det/bus_value_and_mask_reg[23]_syn_4.q[0]
net (fo=2)                              0.150          0.259          net: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc_ram/dia[26],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc_ram/ramread0_syn_75.dia[8]
EMB (reg)           x024y063            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc_ram/ramread0_syn_75.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.089ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add1_syn_74.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y059z0          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.q[0]
net (fo=32)                             0.200          0.328          net: debug_hub_top/slave_0_rst_dup_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add1_syn_74.sr
ADDER (reg)         x013y059z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add1_syn_74.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     3.681ns
Fmax           :     271.665MHz

Statistics:
Max            : SWNS     49.318ns, STNS      0.000ns,         0 Viol Endpoints,      1434 Total Endpoints,      2980 Paths Analyzed
Min            : HWNS     -0.111ns, HTNS     -3.995ns,        95 Viol Endpoints,      1434 Total Endpoints,      2980 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 49.318ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_15.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : recovery
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.382ns (cell 0.232ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 40
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z0          0.146    r     0.146          pin: debug_hub_top/U_tap/rst_reg_syn_15.q[0]
net (fo=40)                             0.150          0.296          net: debug_hub_top/U_0_register/rst_dup_13,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr
reg                 x002y068z1          0.086    r     0.382               
--------------------------------------------------------------------  ---------------
Arrival                                                0.382               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         49.700               
clock uncertainty                       0.000         49.700               
clock pessimism                         0.000         49.700               
--------------------------------------------------------------------  ---------------
Required                                              49.700               
--------------------------------------------------------------------  ---------------
Slack                                                 49.318               

Slack               : 49.445ns
Begin Point         : debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y068z3          0.146    r     0.146          pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.q[0]
net (fo=2)                              0.150          0.296          net: debug_hub_top/U_tap/ctrl_flag,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0]
reg                 x002y068z1          0.143    r     0.439          net: debug_hub_top/U_tap/ctrl_flag_r,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.884               
clock uncertainty                       0.000         49.884               
clock pessimism                         0.000         49.884               
--------------------------------------------------------------------  ---------------
Required                                              49.884               
--------------------------------------------------------------------  ---------------
Slack                                                 49.445               

Slack               : 96.319ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_29.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.565ns (cell 0.915ns (25%), net 2.650ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y069z0          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[2]_syn_4.c[1]
LUT4                x002y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[2]_syn_4.f[1]
net (fo=13)                             1.050          1.597          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.b[0]
LUT3                x012y060z3          0.431    f     2.028       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.f[0]
net (fo=42)                             1.450          3.478          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_29.ce
reg                 x030y051z2          0.087    r     3.565               
--------------------------------------------------------------------  ---------------
Arrival                                                3.565               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_29.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.319               

Slack               : 96.319ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_32.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.565ns (cell 0.915ns (25%), net 2.650ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y069z0          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[2]_syn_4.c[1]
LUT4                x002y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[2]_syn_4.f[1]
net (fo=13)                             1.050          1.597          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.b[0]
LUT3                x012y060z3          0.431    f     2.028       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.f[0]
net (fo=42)                             1.450          3.478          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_32.ce
reg                 x031y052z1          0.087    r     3.565               
--------------------------------------------------------------------  ---------------
Arrival                                                3.565               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_32.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.319               

Slack               : 96.319ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[120]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.565ns (cell 0.915ns (25%), net 2.650ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y069z0          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[2]_syn_4.c[1]
LUT4                x002y069z0          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[2]_syn_4.f[1]
net (fo=13)                             1.050          1.597          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.b[0]
LUT3                x012y060z3          0.431    f     2.028       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.f[0]
net (fo=42)                             1.450          3.478          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[120]_syn_3.ce
reg                 x033y054z1          0.087    r     3.565               
--------------------------------------------------------------------  ---------------
Arrival                                                3.565               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[120]_syn_3.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.319               

Slack               : 96.322ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_8.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.562ns (cell 0.862ns (24%), net 2.700ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z2          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.a[0]
LUT4                x004y069z3          0.424    f     0.820       1  pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.f[0]
net (fo=27)                             0.950          1.770          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.d[1]
LUT3                x014y062z0          0.205    r     1.975       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.500          3.475          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_8.ce
reg                 x030y050z1          0.087    r     3.562               
--------------------------------------------------------------------  ---------------
Arrival                                                3.562               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_8.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.322               

Slack               : 96.322ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[120]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.562ns (cell 0.862ns (24%), net 2.700ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z2          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.a[0]
LUT4                x004y069z3          0.424    f     0.820       1  pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.f[0]
net (fo=27)                             1.200          2.020          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_11.d[0]
LUT3                x015y058z1          0.205    r     2.225       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_11.f[0]
net (fo=33)                             1.250          3.475          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk_dup_2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[120]_syn_3.ce
reg                 x034y054z1          0.087    r     3.562               
--------------------------------------------------------------------  ---------------
Arrival                                                3.562               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[120]_syn_3.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.322               

Slack               : 96.322ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.562ns (cell 0.862ns (24%), net 2.700ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z2          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.a[0]
LUT4                x004y069z3          0.424    f     0.820       1  pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.f[0]
net (fo=27)                             0.950          1.770          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.d[1]
LUT3                x014y062z0          0.205    r     1.975       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.500          3.475          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_4.ce
reg                 x029y049z0          0.087    r     3.562               
--------------------------------------------------------------------  ---------------
Arrival                                                3.562               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.322               

Slack               : 96.372ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[143]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.512ns (cell 0.862ns (24%), net 2.650ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z2          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.a[0]
LUT4                x004y069z3          0.424    f     0.820       1  pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.f[0]
net (fo=27)                             1.200          2.020          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_11.d[0]
LUT3                x015y058z1          0.205    r     2.225       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_11.f[0]
net (fo=33)                             1.200          3.425          net: debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk_dup_2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[143]_syn_4.ce
reg                 x028y049z3          0.087    r     3.512               
--------------------------------------------------------------------  ---------------
Arrival                                                3.512               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[143]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.372               

Slack               : 96.372ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[120]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.512ns (cell 0.862ns (24%), net 2.650ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z2          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[2],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.a[0]
LUT4                x004y069z3          0.424    f     0.820       1  pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.f[0]
net (fo=27)                             0.950          1.770          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.d[1]
LUT3                x014y062z0          0.205    r     1.975       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.450          3.425          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[120]_syn_3.ce
reg                 x033y054z0          0.087    r     3.512               
--------------------------------------------------------------------  ---------------
Arrival                                                3.512               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[120]_syn_3.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.372               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_15.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_15.q[0]
net (fo=40)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_13,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_5.sr
reg                 x002y067z2          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_6.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[64]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y058z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_6.q[0]
net (fo=32)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[64]_syn_3.sr
reg                 x002y058z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[64]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_9.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[69]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y061z1          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_9.q[0]
net (fo=16)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[69]_syn_3.sr
reg                 x004y061z0          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[69]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_14.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[90]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_14.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y065z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_14.q[0]
net (fo=17)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_12,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[90]_syn_3.sr
reg                 x002y065z2          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[90]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_15.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[100]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y067z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_15.q[0]
net (fo=40)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_13,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[100]_syn_3.sr
reg                 x002y067z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[100]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[64]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y059z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_5.q[0]
net (fo=13)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[64]_syn_3.sr
reg                 x004y059z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[64]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_14.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[91]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_14.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y065z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_14.q[0]
net (fo=17)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_12,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[91]_syn_3.sr
reg                 x002y065z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[91]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_12.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 22
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y058z1          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_7.q[0]
net (fo=22)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_12.sr
reg                 x007y058z0          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_12.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_19.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[3]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 44
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_19.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x015y066z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_19.q[0]
net (fo=44)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_17,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[3]_syn_3.sr
reg                 x015y066z2          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_14.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[81]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 17
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_14.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y065z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_14.q[0]
net (fo=17)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_12,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[81]_syn_3.sr
reg                 x002y065z3          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[81]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     7.039ns
Fmax           :     142.066MHz

Statistics:
Max            : SWNS     -0.373ns, STNS     -1.592ns,         8 Viol Endpoints,      1420 Total Endpoints,      3464 Paths Analyzed
Min            : HWNS      0.030ns, HTNS      0.000ns,         0 Viol Endpoints,      1420 Total Endpoints,      3464 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.373ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.923ns (cell 5.123ns (73%), net 1.800ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[2]
net (fo=1)                              1.700          5.660          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[2],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_4d_reg[22]_syn_4.b[1]
LUT4                x010y018z2          0.431    f     6.091       1  pin: u2_ram/u2_wrrd/app_wr_din_4d_reg[22]_syn_4.f[1]
net (fo=2)                              0.100          6.191          net: u2_ram/App_wr_din[2]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.a[1]
LUT5 (reg)          x010y018z1          0.732    f     6.923       2  net: u2_ram/u2_wrrd/app_wr_din_1d[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.923               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.373               

Slack               : -0.373ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[17]_syn_3.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.923ns (cell 5.123ns (73%), net 1.800ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[2]
net (fo=1)                              1.650          5.610          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[18],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[4]_syn_4.b[0]
LUT4                x011y018z2          0.431    f     6.041       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[4]_syn_4.f[0]
net (fo=2)                              0.150          6.191          net: u2_ram/App_wr_din[18]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[17]_syn_3.a[1]
LUT5 (reg)          x012y018z1          0.732    f     6.923       2  net: u2_ram/u2_wrrd/app_wr_din_1d[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.923               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[17]_syn_3.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.373               

Slack               : -0.225ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_2d_reg[16]_syn_3.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.775ns (cell 5.025ns (74%), net 1.750ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[3]
net (fo=1)                              1.600          5.560          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[19],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[0]_syn_4.b[0]
LUT4                x011y017z0          0.333    f     5.893       1  pin: u_udp_rx_buf/app_rx_data_d_reg[0]_syn_4.f[0]
net (fo=2)                              0.150          6.043          net: u2_ram/App_wr_din[19]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[16]_syn_3.a[1]
LUT5 (reg)          x012y017z1          0.732    f     6.775       2  net: u2_ram/u2_wrrd/app_wr_din_1d[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.775               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[16]_syn_3.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.225               

Slack               : -0.183ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[1]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.733ns (cell 4.933ns (73%), net 1.800ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[3]
net (fo=1)                              1.700          5.660          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[3],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_4d_reg[22]_syn_4.b[0]
LUT4                x010y018z2          0.431    f     6.091       1  pin: u2_ram/u2_wrrd/app_wr_din_4d_reg[22]_syn_4.f[0]
net (fo=1)                              0.100          6.191          net: u2_ram/App_wr_din[3]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[1]_syn_4.a[0]
LUT5 (reg)          x010y018z3          0.542    f     6.733       2  net: u2_ram/u2_wrrd/app_wr_din_1d[3],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.733               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[1]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.183               

Slack               : -0.135ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.685ns (cell 4.835ns (72%), net 1.850ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[0]
net (fo=1)                              1.650          5.610          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[16],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[19]_syn_4.b[1]
LUT4                x010y017z1          0.333    f     5.943       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[19]_syn_4.f[1]
net (fo=1)                              0.200          6.143          net: u2_ram/App_wr_din[16]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.a[1]
LUT5 (reg)          x011y018z3          0.542    f     6.685       2  net: u2_ram/u2_wrrd/app_wr_din_1d[16],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.685               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.135               

Slack               : -0.133ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.683ns (cell 4.933ns (73%), net 1.750ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[1]
net (fo=1)                              1.650          5.610          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[17],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[4]_syn_4.b[1]
LUT4                x011y018z2          0.431    f     6.041       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[4]_syn_4.f[1]
net (fo=1)                              0.100          6.141          net: u2_ram/App_wr_din[17]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.a[0]
LUT5 (reg)          x011y018z3          0.542    f     6.683       2  net: u2_ram/u2_wrrd/app_wr_din_1d[17],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.683               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.133               

Slack               : -0.085ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.635ns (cell 4.835ns (72%), net 1.800ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[0]
net (fo=1)                              1.650          5.610          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[0],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[19]_syn_4.b[0]
LUT4                x010y017z1          0.333    f     5.943       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[19]_syn_4.f[0]
net (fo=1)                              0.150          6.093          net: u2_ram/App_wr_din[0]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[0]
LUT5 (reg)          x011y017z2          0.542    f     6.635       2  net: u2_ram/u2_wrrd/app_wr_din_1d[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.635               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.085               

Slack               : -0.085ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.635ns (cell 4.835ns (72%), net 1.800ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[1]
net (fo=1)                              1.550          5.510          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[1],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[5]_syn_4.b[0]
LUT4                x011y016z1          0.333    f     5.843       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[5]_syn_4.f[0]
net (fo=1)                              0.250          6.093          net: u2_ram/App_wr_din[1]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[1]_syn_4.a[1]
LUT5 (reg)          x010y018z3          0.542    f     6.635       2  net: u2_ram/u2_wrrd/app_wr_din_1d[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.635               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[1]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.085               

Slack               : 0.175ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[4]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.375ns (cell 5.025ns (78%), net 1.350ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[4]
net (fo=1)                              1.200          5.160          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[4],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[258]_syn_4.b[1]
LUT4                x018y016z1          0.333    f     5.493       1  pin: u_udp_rx_buf/app_rx_data_d_reg[258]_syn_4.f[1]
net (fo=2)                              0.150          5.643          net: u2_ram/App_wr_din[4]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[4]_syn_4.a[1]
LUT5 (reg)          x018y015z0          0.732    f     6.375       2  net: u2_ram/u2_wrrd/app_wr_din_1d[4],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.375               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[4]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.175               

Slack               : 0.175ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.375ns (cell 5.025ns (78%), net 1.350ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y000            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[5]
net (fo=1)                              1.200          5.160          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[5],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[258]_syn_4.b[0]
LUT4                x018y016z1          0.333    f     5.493       1  pin: u_udp_rx_buf/app_rx_data_d_reg[258]_syn_4.f[0]
net (fo=2)                              0.150          5.643          net: u2_ram/App_wr_din[5]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.a[1]
LUT5 (reg)          x019y016z0          0.732    f     6.375       2  net: u2_ram/u2_wrrd/app_wr_din_1d[5],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.375               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5]_syn_4.clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                  0.175               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.030ns
Begin Point         : app_fdma_inst/mux20_syn_230.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux20_syn_222.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.330ns (cell 0.230ns (69%), net 0.100ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_230.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y006z2          0.128    f     0.128          pin: app_fdma_inst/mux20_syn_230.q[0]
net (fo=31)                             0.100          0.228          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/mux20_syn_222.sr
reg                 x006y006z3          0.102    r     0.330               
--------------------------------------------------------------------  ---------------
Arrival                                                0.330               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_222.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.030               

Slack               : 0.080ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_1_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_wbusy_reg_syn_10.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 62
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y006z0          0.128    f     0.128          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_1_reg_syn_5.q[0]
net (fo=62)                             0.150          0.278          net: app_fdma_inst/sdr_init_done_dup_65,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/fdma_wbusy_reg_syn_10.sr
reg                 x009y006z3          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_wbusy_reg_syn_10.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : app_fdma_inst/mux20_syn_230.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux20_syn_220.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_230.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y006z2          0.128    f     0.128          pin: app_fdma_inst/mux20_syn_230.q[0]
net (fo=31)                             0.150          0.278          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/mux20_syn_220.sr
reg                 x006y007z3          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_220.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : app_fdma_inst/mux20_syn_230.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux20_syn_224.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_230.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y006z2          0.128    f     0.128          pin: app_fdma_inst/mux20_syn_230.q[0]
net (fo=31)                             0.150          0.278          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/mux20_syn_224.sr
reg                 x005y006z2          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_224.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : app_fdma_inst/mux20_syn_230.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/mux20_syn_228.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 31
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_230.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y006z2          0.128    f     0.128          pin: app_fdma_inst/mux20_syn_230.q[0]
net (fo=31)                             0.150          0.278          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/mux20_syn_228.sr
reg                 x005y006z3          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_228.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_1_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbufw_interconnect/mux6_syn_22.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 62
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y006z0          0.128    f     0.128          pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_1_reg_syn_5.q[0]
net (fo=62)                             0.150          0.278          net: app_fdma_inst/sdr_init_done_dup_65,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux6_syn_22.sr
reg                 x009y006z1          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/mux6_syn_22.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_4d_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_wr_addr_reg[11]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y012z0          0.128    f     0.128          pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[7]_syn_4.q[0]
net (fo=33)                             0.150          0.278          net: app_fdma_inst/sdr_init_done,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[11]_syn_3.sr
reg                 x007y012z3          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[11]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_4d_reg[1]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_wr_addr_reg[13]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 34
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y014z2          0.128    f     0.128          pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[1]_syn_3.q[0]
net (fo=34)                             0.150          0.278          net: app_fdma_inst/sdr_init_done_dup_64,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[13]_syn_3.sr
reg                 x006y013z2          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[13]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_4d_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_wr_addr_reg[16]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y012z0          0.128    f     0.128          pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[7]_syn_4.q[0]
net (fo=33)                             0.150          0.278          net: app_fdma_inst/sdr_init_done,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[16]_syn_3.sr
reg                 x006y011z0          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[16]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               

Slack               : 0.080ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_4d_reg[1]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_wr_addr_reg[18]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.380ns (cell 0.230ns (60%), net 0.150ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 34
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y014z2          0.128    f     0.128          pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[1]_syn_3.q[0]
net (fo=34)                             0.150          0.278          net: app_fdma_inst/sdr_init_done_dup_64,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[18]_syn_3.sr
reg                 x007y014z3          0.102    r     0.380               
--------------------------------------------------------------------  ---------------
Arrival                                                0.380               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_wr_addr_reg[18]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.080               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     3.748ns
Fmax           :     266.809MHz

Statistics:
Max            : SWNS      4.252ns, STNS      0.000ns,         0 Viol Endpoints,       676 Total Endpoints,      1425 Paths Analyzed
Min            : HWNS      0.201ns, HTNS      0.000ns,         0 Viol Endpoints,       676 Total Endpoints,      1425 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.252ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_16.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.632ns (cell 2.182ns (60%), net 1.450ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=2  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y053z3          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_4.q[1]
net (fo=6)                              0.450          0.596          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[5],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_4.c[0]
LUT2                x034y049z1          0.251    r     0.847       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_4.f[0]
net (fo=3)                              0.400          1.247          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.d[0]
LUT3                x035y044z1          0.205    r     1.452       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.f[0]
net (fo=3)                              0.150          1.602          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.a[1]
LUT4                x035y045z3          0.424    f     2.026       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.f[1]
net (fo=2)                              0.250          2.276          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1]_syn_4.a[0]
LUT5                x035y048z2          0.424    f     2.700       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1]_syn_4.f[0]
net (fo=2)                              0.200          2.900          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_16.a[1]
LUT5 (reg)          x037y048z0          0.732    f     3.632       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh_,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.632               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_16.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.252               

Slack               : 4.492ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[3]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_49sgR8qI_reg_syn_19.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.392ns (cell 2.292ns (67%), net 1.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y060z2          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[3]_syn_4.q[0]
net (fo=5)                              0.400          0.546          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.c[1]
LUT5                x037y057z2          0.348    f     0.894       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=1)                              0.150          1.044          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT5                x036y057z2          0.424    f     1.468       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=1)                              0.200          1.668          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.a[0]
LUT4                x037y058z2          0.424    f     2.092       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[2]_syn_4.f[0]
net (fo=1)                              0.200          2.292          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[0]
LUT5                x036y057z2          0.424    f     2.716       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[7]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=1)                              0.150          2.866          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_49sgR8qI_reg_syn_19.a[0]
LUT4 (reg)          x037y057z1          0.526    f     3.392       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.392               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_49sgR8qI_reg_syn_19.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.492               

Slack               : 4.702ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.b[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.182ns (cell 2.082ns (65%), net 1.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=3  LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y054z2          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[0]
net (fo=7)                              0.400          0.546          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.b[1]
LUT5                x036y050z3          0.431    f     0.977       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.f[1]
net (fo=4)                              0.300          1.277          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[1]
LUT4                x038y048z3          0.424    f     1.701       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.200          1.901          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[1]_syn_4.a[0]
LUT5                x037y047z2          0.424    f     2.325       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[1]_syn_4.f[0]
net (fo=2)                              0.200          2.525          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.b[1]
LUT5 (reg)          x038y046z0          0.657    f     3.182       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.182               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_14.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.702               

Slack               : 4.725ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_4.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.159ns (cell 2.359ns (74%), net 0.800ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y056z2          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.q[0]
net (fo=2)                              0.250          0.396          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.a[0]
LUT4                x037y054z1          0.408    f     0.804       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.f[0]
net (fo=1)                              0.150          0.954          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[0]
LUT4                x038y054z1          0.408    f     1.362       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=2)                              0.150          1.512          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_w9Ka3KrG_reg_syn_5.a[0]
LUT4                x037y054z3          0.424    f     1.936       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_w9Ka3KrG_reg_syn_5.f[0]
net (fo=2)                              0.100          2.036          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_eZ0GKL1Q_reg_syn_5.b[0]
LUT4                x037y054z2          0.431    f     2.467       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_eZ0GKL1Q_reg_syn_5.f[0]
net (fo=1)                              0.150          2.617          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_8,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_4.a[0]
LUT4 (reg)          x037y053z3          0.542    f     3.159       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.159               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.725               

Slack               : 4.840ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_b5[10]_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_30.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.044ns (cell 2.344ns (77%), net 0.700ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=3  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_b5[10]_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z3          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_b5[10]_syn_10.q[0]
net (fo=1)                              0.200          0.346          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_28.a[1]
LUT5                x038y051z2          0.424    f     0.770       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_28.f[1]
net (fo=2)                              0.100          0.870          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_32.a[1]
LUT5                x038y051z1          0.618    f     1.488       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_32.fx[0]
net (fo=1)                              0.200          1.688          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_b5[10]_syn_10.a[0]
LUT4                x037y050z3          0.424    f     2.112       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_WxgbV8RE_b5[10]_syn_10.f[0]
net (fo=2)                              0.200          2.312          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_20,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_30.a[1]
LUT5 (reg)          x038y051z0          0.732    f     3.044       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_jzbv3YNM,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.044               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_30.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.840               

Slack               : 4.909ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.904ns (cell 1.554ns (53%), net 1.350ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y054z2          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[0]
net (fo=7)                              0.400          0.546          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.b[1]
LUT5                x036y050z3          0.431    f     0.977       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.f[1]
net (fo=4)                              0.300          1.277          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[1]
LUT4                x038y048z3          0.424    f     1.701       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.250          1.951          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.d[1]
LUT5                x037y046z2          0.262    r     2.213       3  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.f[1]
net (fo=4)                              0.200          2.413          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.d[0]
LUT2                x037y044z1          0.205    r     2.618       4  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.f[0]
net (fo=5)                              0.200          2.818          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.sr
reg                 x038y045z2          0.086    r     2.904               
--------------------------------------------------------------------  ---------------
Arrival                                                2.904               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.909               

Slack               : 4.909ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.904ns (cell 1.554ns (53%), net 1.350ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y054z2          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[0]
net (fo=7)                              0.400          0.546          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.b[1]
LUT5                x036y050z3          0.431    f     0.977       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.f[1]
net (fo=4)                              0.300          1.277          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[1]
LUT4                x038y048z3          0.424    f     1.701       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.250          1.951          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.d[1]
LUT5                x037y046z2          0.262    r     2.213       3  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.f[1]
net (fo=4)                              0.200          2.413          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.d[0]
LUT2                x037y044z1          0.205    r     2.618       4  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.f[0]
net (fo=5)                              0.200          2.818          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr
reg                 x036y045z3          0.086    r     2.904               
--------------------------------------------------------------------  ---------------
Arrival                                                2.904               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.909               

Slack               : 4.909ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[7]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.904ns (cell 1.554ns (53%), net 1.350ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y054z2          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[0]
net (fo=7)                              0.400          0.546          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.b[1]
LUT5                x036y050z3          0.431    f     0.977       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.f[1]
net (fo=4)                              0.300          1.277          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[1]
LUT4                x038y048z3          0.424    f     1.701       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.250          1.951          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.d[1]
LUT5                x037y046z2          0.262    r     2.213       3  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.f[1]
net (fo=4)                              0.200          2.413          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.d[0]
LUT2                x037y044z1          0.205    r     2.618       4  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.f[0]
net (fo=5)                              0.200          2.818          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[7]_syn_4.sr
reg                 x038y045z3          0.086    r     2.904               
--------------------------------------------------------------------  ---------------
Arrival                                                2.904               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.909               

Slack               : 4.909ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.904ns (cell 1.554ns (53%), net 1.350ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y054z2          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[0]
net (fo=7)                              0.400          0.546          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.b[1]
LUT5                x036y050z3          0.431    f     0.977       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.f[1]
net (fo=4)                              0.300          1.277          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[1]
LUT4                x038y048z3          0.424    f     1.701       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.250          1.951          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.d[1]
LUT5                x037y046z2          0.262    r     2.213       3  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.f[1]
net (fo=4)                              0.200          2.413          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.d[0]
LUT2                x037y044z1          0.205    r     2.618       4  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.f[0]
net (fo=5)                              0.200          2.818          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr
reg                 x038y045z0          0.086    r     2.904               
--------------------------------------------------------------------  ---------------
Arrival                                                2.904               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.909               

Slack               : 4.959ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.854ns (cell 1.554ns (54%), net 1.300ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y054z2          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[0]
net (fo=7)                              0.400          0.546          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.b[1]
LUT5                x036y050z3          0.431    f     0.977       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[3]_syn_4.f[1]
net (fo=4)                              0.300          1.277          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.a[1]
LUT4                x038y048z3          0.424    f     1.701       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_mvgd7VxT_reg_syn_5.f[1]
net (fo=3)                              0.250          1.951          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.d[1]
LUT5                x037y046z2          0.262    r     2.213       3  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[9]_syn_4.f[1]
net (fo=4)                              0.200          2.413          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.d[0]
LUT2                x037y044z1          0.205    r     2.618       4  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[14]_syn_4.f[0]
net (fo=5)                              0.150          2.768          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.sr
reg                 x037y045z2          0.086    r     2.854               
--------------------------------------------------------------------  ---------------
Arrival                                                2.854               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.959               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102__7dkwJRC_reg_syn_5.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y047z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.q[1]
net (fo=45)                             0.100          0.209          net: u_udp_top/u4_trimac_block/rx_clk_en_dup_370,  ../../../../source_code/rtl/ETH/temac_block.v(15)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102__7dkwJRC_reg_syn_5.ce
reg                 x037y047z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102__7dkwJRC_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_24.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_4.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 93
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_24.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z0          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_24.q[0]
net (fo=93)                             0.100          0.209          net: u_udp_top/u4_trimac_block/rx_clk_en_dup_371,  ../../../../source_code/rtl/ETH/temac_block.v(15)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_4.ce
reg                 x034y053z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[4]_syn_4.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y047z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.q[1]
net (fo=45)                             0.100          0.209          net: u_udp_top/u4_trimac_block/rx_clk_en_dup_370,  ../../../../source_code/rtl/ETH/temac_block.v(15)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[4]_syn_4.ce
reg                 x037y047z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[1]_syn_4.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 45
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y047z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/client_rxc_en_int_reg_syn_16.q[1]
net (fo=45)                             0.100          0.209          net: u_udp_top/u4_trimac_block/rx_clk_en_dup_370,  ../../../../source_code/rtl/ETH/temac_block.v(15)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[1]_syn_4.ce
reg                 x037y047z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.243ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y060z3          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[8],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.mi[1]
reg                 x037y060z1          0.095    f     0.304          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[11]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y060z2          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[19],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[11]_syn_4.mi[1]
reg                 x036y060z3          0.095    f     0.304          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[11],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[11]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[13]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[13]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[13]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y059z3          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[13]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[21],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[13]_syn_4.mi[1]
reg                 x036y059z3          0.095    f     0.304          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[13],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[13]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[24]_syn_4.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y060z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[10],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[24]_syn_4.mi[0]
reg                 x037y060z2          0.095    f     0.304          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[29],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[24]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[24]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y060z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[10],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[24]_syn_4.mi[1]
reg                 x037y060z2          0.095    f     0.304          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[24],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[24]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[6]_syn_3.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y045z0          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.q[0]
net (fo=4)                              0.100          0.209          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[6]_syn_3.mi[0]
reg                 x038y045z1          0.095    f     0.304          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_v7Lh2Ift[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=245)                            0.000          0.000          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     4.908ns
Fmax           :     203.749MHz

Statistics:
Max            : SWNS      3.092ns, STNS      0.000ns,         0 Viol Endpoints,       482 Total Endpoints,      1116 Paths Analyzed
Min            : HWNS     -0.014ns, HTNS     -0.014ns,         1 Viol Endpoints,       482 Total Endpoints,      1116 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.092ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.792ns (cell 4.142ns (86%), net 0.650ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dob[8]
net (fo=1)                              0.350          3.595          net: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_20,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_5.b[0]
LUT4                x033y022z3          0.431    f     4.026       1  pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_5.f[0]
net (fo=1)                              0.300          4.326          net: u_udp_top/u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[1]
LUT4 (reg)          x035y024z3          0.466    f     4.792       2  net: u_udp_top/u6_tx_fifo/rd_eof_pipe,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                4.792               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.092               

Slack               : 3.690ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.194ns (cell 3.794ns (90%), net 0.400ns (10%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dob[3]
net (fo=1)                              0.400          3.645          net: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_15,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[0]
LUT3 (reg)          x033y023z3          0.549    f     4.194       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_u[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.690               

Slack               : 3.690ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.194ns (cell 3.794ns (90%), net 0.400ns (10%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dob[2]
net (fo=1)                              0.400          3.645          net: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_14,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.b[1]
LUT3 (reg)          x033y023z3          0.549    f     4.194       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_u[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.690               

Slack               : 3.690ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.194ns (cell 3.794ns (90%), net 0.400ns (10%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dob[5]
net (fo=1)                              0.400          3.645          net: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_17,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[0]
LUT3 (reg)          x033y023z2          0.549    f     4.194       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_u[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.690               

Slack               : 3.690ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.194ns (cell 3.794ns (90%), net 0.400ns (10%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dob[4]
net (fo=1)                              0.400          3.645          net: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_16,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.b[1]
LUT3 (reg)          x033y023z2          0.549    f     4.194       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_u[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(103)
--------------------------------------------------------------------  ---------------
Arrival                                                4.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.690               

Slack               : 3.718ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.d[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.dob[3]
net (fo=1)                              0.550          3.795          net: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_5,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.d[0]
LUT3 (reg)          x033y026z3          0.371    r     4.166       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_l[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.718               

Slack               : 3.718ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.d[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.dob[2]
net (fo=1)                              0.550          3.795          net: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_4,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.d[1]
LUT3 (reg)          x033y026z3          0.371    r     4.166       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_l[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.718               

Slack               : 3.718ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.d[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.dob[5]
net (fo=1)                              0.550          3.795          net: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_7,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.d[0]
LUT3 (reg)          x033y026z2          0.371    r     4.166       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_l[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.718               

Slack               : 3.718ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.d[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.dob[4]
net (fo=1)                              0.550          3.795          net: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_6,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.d[1]
LUT3 (reg)          x033y026z2          0.371    r     4.166       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_l[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.718               

Slack               : 3.775ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.d[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.109ns (cell 3.559ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y018            3.245    f     3.245          pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.dob[7]
net (fo=1)                              0.550          3.795          net: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_9,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.d[0]
LUT3 (reg)          x031y026z1          0.314    r     4.109       1  net: u_udp_top/u6_tx_fifo/rd_data_pipe_l[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(104)
--------------------------------------------------------------------  ---------------
Arrival                                                4.109               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_l_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.775               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.014ns
Begin Point         : u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.278ns (cell 0.128ns (46%), net 0.150ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.128    f     0.128          pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.150          0.278          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.278               
--------------------------------------------------------------------  ---------------
Arrival                                                0.278               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.014               

Slack               : 0.186ns
Begin Point         : u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.478ns (cell 0.128ns (26%), net 0.350ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.128    f     0.128          pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.350          0.478          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.rst
PAD (reg)           x032y071            0.000    f     0.478               
--------------------------------------------------------------------  ---------------
Arrival                                                0.478               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.186               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[7]_syn_6.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg_syn_5.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[7]_syn_6.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y040z0          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[7]_syn_6.q[0]
net (fo=23)                             0.100          0.209          net: u_udp_top/u4_trimac_block/tx_clk_en,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg_syn_5.ce
reg                 x036y040z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[0]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 52
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y026z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.q[1]
net (fo=52)                             0.100          0.209          net: u_udp_top/u4_trimac_block/tx_clk_en_dup_358,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[0]_syn_4.ce
reg                 x037y026z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[4]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 52
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y026z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_19.q[1]
net (fo=52)                             0.100          0.209          net: u_udp_top/u4_trimac_block/tx_clk_en_dup_358,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[4]_syn_4.ce
reg                 x037y026z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_15.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[1]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y031z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_15.q[0]
net (fo=27)                             0.100          0.209          net: u_udp_top/u4_trimac_block/tx_clk_en_dup_360,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[1]_syn_4.ce
reg                 x037y031z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[2]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 18
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y035z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.q[0]
net (fo=18)                             0.100          0.209          net: u_udp_top/u4_trimac_block/tx_clk_en_dup_362,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[2]_syn_4.ce
reg                 x037y035z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 18
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y035z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.q[0]
net (fo=18)                             0.100          0.209          net: u_udp_top/u4_trimac_block/tx_clk_en_dup_362,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.ce
reg                 x037y035z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[7]_syn_6.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[19]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[7]_syn_6.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y040z0          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[7]_syn_6.q[0]
net (fo=23)                             0.100          0.209          net: u_udp_top/u4_trimac_block/tx_clk_en,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[19]_syn_4.ce
reg                 x036y040z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[19]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_28.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_28.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y049z2          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_28.q[0]
net (fo=4)                              0.100          0.209          net: u_udp_top/u4_trimac_block/tx_clk_en_dup_363,  ../../../../source_code/rtl/ETH/temac_block.v(26)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_4.ce
reg                 x034y049z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     3.766ns
Fmax           :     265.534MHz

Statistics:
Max            : SWNS     16.234ns, STNS      0.000ns,         0 Viol Endpoints,       156 Total Endpoints,       636 Paths Analyzed
Min            : HWNS      0.235ns, HTNS      0.000ns,         0 Viol Endpoints,       156 Total Endpoints,       636 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 16.234ns
Begin Point         : u_uicfg5640/wr_data_b1[17]_syn_71.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[31]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.650ns (cell 2.450ns (67%), net 1.200ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=4  LUT3=2 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_71.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y066z3          0.146    r     0.146          pin: u_uicfg5640/wr_data_b1[17]_syn_71.q[0]
net (fo=102)                            0.200          0.346          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_69.c[1]
LUT5                x037y065z2          0.348    f     0.694       1  pin: u_uicfg5640/wr_data_b1[17]_syn_69.f[1]
net (fo=6)                              0.300          0.994          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_59.b[1]
LUT3                x033y065z0          0.333    f     1.327       2  pin: u_uicfg5640/wr_data_b1[17]_syn_59.f[1]
net (fo=6)                              0.100          1.427          net: u_uicfg5640/wr_data_b1[17]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_28.d[1]
LUT5                x033y065z2          0.262    r     1.689       3  pin: u_uicfg5640/wr_data_b1[31]_syn_28.f[1]
net (fo=1)                              0.200          1.889          net: u_uicfg5640/wr_data_b1[31]_syn_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[163]_syn_4.a[0]
LUT5                x033y067z2          0.424    f     2.313       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[163]_syn_4.f[0]
net (fo=1)                              0.250          2.563          net: u_uicfg5640/wr_data_b1[31]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/uii2c_inst/sda_r_b[7]_syn_5.d[0]
LUT3                x036y067z0          0.205    r     2.768       5  pin: u_uicfg5640/uii2c_inst/sda_r_b[7]_syn_5.f[0]
net (fo=2)                              0.150          2.918          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11106,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[31]_syn_4.a[1]
LUT5 (reg)          x037y067z0          0.732    f     3.650       6  net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.650               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[31]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.234               

Slack               : 16.244ns
Begin Point         : u_uicfg5640/wr_data_b1[17]_syn_71.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[16]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.640ns (cell 1.990ns (54%), net 1.650ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=3  LUT2=2  LUT4=1 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_71.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y066z3          0.146    r     0.146          pin: u_uicfg5640/wr_data_b1[17]_syn_71.q[0]
net (fo=102)                            0.200          0.346          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_69.c[1]
LUT5                x037y065z2          0.348    f     0.694       1  pin: u_uicfg5640/wr_data_b1[17]_syn_69.f[1]
net (fo=6)                              0.350          1.044          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_40.c[1]
LUT5                x034y067z3          0.348    f     1.392       2  pin: u_uicfg5640/wr_data_b1[19]_syn_40.f[1]
net (fo=4)                              0.450          1.842          net: u_uicfg5640/wr_data_b1[19]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_23.d[0]
LUT2                x037y063z0          0.205    r     2.047       3  pin: u_uicfg5640/wr_data_b1[28]_syn_23.f[0]
net (fo=5)                              0.250          2.297          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_28.d[1]
LUT4                x035y062z1          0.205    r     2.502       4  pin: u_uicfg5640/wr_data_b1[16]_syn_28.f[1]
net (fo=1)                              0.200          2.702          net: u_uicfg5640/wr_data_b1[16]_syn_3,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_32.a[1]
LUT5                x034y063z3          0.424    f     3.126       5  pin: u_uicfg5640/wr_data_b1[16]_syn_32.f[1]
net (fo=1)                              0.200          3.326          net: u_uicfg5640/ui5640reg_inst/sel0_syn_35[8],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[16]_syn_4.d[0]
LUT2 (reg)          x036y063z0          0.314    r     3.640       6  net: u_uicfg5640/wr_data[16],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.640               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[16]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.244               

Slack               : 16.302ns
Begin Point         : u_uicfg5640/wr_data_b1[17]_syn_71.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.582ns (cell 1.932ns (53%), net 1.650ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=4 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_71.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y066z3          0.146    r     0.146          pin: u_uicfg5640/wr_data_b1[17]_syn_71.q[0]
net (fo=102)                            0.700          0.846          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[146]_syn_4.e[0]
LUT5                x033y059z3          0.282    f     1.128       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[146]_syn_4.f[0]
net (fo=1)                              0.350          1.478          net: u_uicfg5640/wr_data_b1[28]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_42.c[0]
LUT5                x031y062z3          0.348    f     1.826       2  pin: u_uicfg5640/wr_data_b1[26]_syn_42.f[0]
net (fo=1)                              0.300          2.126          net: u_uicfg5640/wr_data_b1[28]_syn_9,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[168]_syn_4.a[0]
LUT5                x033y064z2          0.424    f     2.550       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[168]_syn_4.f[0]
net (fo=2)                              0.300          2.850          net: u_uicfg5640/wr_data_b1[28]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.a[1]
LUT5 (reg)          x036y063z1          0.732    f     3.582       4  net: u_uicfg5640/wr_data[28],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.582               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.302               

Slack               : 16.351ns
Begin Point         : u_uicfg5640/wr_data_b1[21]_syn_26.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[26]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.533ns (cell 2.283ns (64%), net 1.250ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 75
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_26.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y062z3          0.146    r     0.146          pin: u_uicfg5640/wr_data_b1[21]_syn_26.q[0]
net (fo=75)                             0.400          0.546          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_11,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.c[1]
LUT5                x037y058z3          0.348    f     0.894       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.f[1]
net (fo=2)                              0.250          1.144          net: u_uicfg5640/ui5640reg_inst/sel0_syn_827[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.b[0]
LUT5                x036y060z2          0.431    f     1.575       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[0]
net (fo=1)                              0.200          1.775          net: u_uicfg5640/wr_data_b1[25]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_42.a[1]
LUT4                x037y061z0          0.408    f     2.183       3  pin: u_uicfg5640/wr_data_b1[25]_syn_42.f[1]
net (fo=1)                              0.150          2.333          net: u_uicfg5640/wr_data_b1[25]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_44.a[1]
LUT4                x036y061z3          0.424    f     2.757       4  pin: u_uicfg5640/wr_data_b1[25]_syn_44.f[1]
net (fo=1)                              0.250          3.007          net: u_uicfg5640/wr_data_b1[25]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[26]_syn_4.a[0]
LUT4 (reg)          x034y062z0          0.526    f     3.533       5  net: u_uicfg5640/wr_data[25],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.533               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[26]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.351               

Slack               : 16.415ns
Begin Point         : u_uicfg5640/wr_data_b1[17]_syn_71.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[29]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.469ns (cell 2.019ns (58%), net 1.450ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=3  LUT4=1 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_71.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y066z3          0.146    r     0.146          pin: u_uicfg5640/wr_data_b1[17]_syn_71.q[0]
net (fo=102)                            0.550          0.696          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[13]_syn_4.e[1]
LUT5                x036y059z3          0.282    f     0.978       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[13]_syn_4.f[1]
net (fo=1)                              0.250          1.228          net: u_uicfg5640/wr_data_b1[18]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_24.b[1]
LUT5                x038y060z3          0.431    f     1.659       2  pin: u_uicfg5640/wr_data_b1[18]_syn_24.f[1]
net (fo=3)                              0.250          1.909          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11094,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_40.a[1]
LUT5                x037y062z0          0.618    f     2.527       3  pin: u_uicfg5640/wr_data_b1[29]_syn_40.fx[0]
net (fo=1)                              0.400          2.927          net: u_uicfg5640/wr_data_b1[29]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[29]_syn_4.a[1]
LUT4 (reg)          x036y067z2          0.542    f     3.469       4  net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.469               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[29]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.415               

Slack               : 16.479ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_10.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[24]_syn_42.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.405ns (cell 2.355ns (69%), net 1.050ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=3  LUT4=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y064z1          0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_10.q[0]
net (fo=56)                             0.400          0.546          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_95,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_34.b[1]
LUT5                x038y069z3          0.431    f     0.977       1  pin: u_uicfg5640/wr_data_b1[27]_syn_34.f[1]
net (fo=2)                              0.200          1.177          net: u_uicfg5640/wr_data_b1[27]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_43.a[1]
LUT5                x037y068z1          0.618    f     1.795       2  pin: u_uicfg5640/wr_data_b1[27]_syn_43.fx[0]
net (fo=2)                              0.200          1.995          net: u_uicfg5640/wr_data_b1[27]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_45.a[1]
LUT5                x037y066z1          0.618    f     2.613       3  pin: u_uicfg5640/wr_data_b1[27]_syn_45.fx[0]
net (fo=1)                              0.250          2.863          net: u_uicfg5640/wr_data_b1[27]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_42.a[0]
LUT4 (reg)          x036y068z3          0.542    f     3.405       4  net: u_uicfg5640/wr_data[27],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.405               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_42.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.479               

Slack               : 16.483ns
Begin Point         : u_uicfg5640/wr_data_b1[17]_syn_71.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[26]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.401ns (cell 2.001ns (58%), net 1.400ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT2=2 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_71.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y066z3          0.146    r     0.146          pin: u_uicfg5640/wr_data_b1[17]_syn_71.q[0]
net (fo=102)                            0.450          0.596          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.c[0]
LUT2                x037y060z1          0.251    r     0.847       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.f[0]
net (fo=4)                              0.250          1.097          net: u_uicfg5640/wr_data_b1[26]_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[4]_syn_4.d[1]
LUT2                x035y061z2          0.262    r     1.359       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[4]_syn_4.f[1]
net (fo=2)                              0.150          1.509          net: u_uicfg5640/wr_data_b1[26]_syn_6,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[170]_syn_4.a[0]
LUT4                x034y061z1          0.408    f     1.917       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[170]_syn_4.f[0]
net (fo=1)                              0.250          2.167          net: u_uicfg5640/wr_data_b1[26]_syn_10,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.a[0]
LUT4                x036y060z1          0.408    f     2.575       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.f[0]
net (fo=1)                              0.300          2.875          net: u_uicfg5640/wr_data_b1[26]_syn_14,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[26]_syn_4.a[1]
LUT4 (reg)          x034y062z0          0.526    f     3.401       5  net: u_uicfg5640/wr_data[26],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.401               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[26]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.483               

Slack               : 16.487ns
Begin Point         : u_uicfg5640/wr_data_b1[17]_syn_71.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[19]_syn_34.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.397ns (cell 1.997ns (58%), net 1.400ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=3  LUT2=2 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_71.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y066z3          0.146    r     0.146          pin: u_uicfg5640/wr_data_b1[17]_syn_71.q[0]
net (fo=102)                            0.200          0.346          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_69.c[1]
LUT5                x037y065z2          0.348    f     0.694       1  pin: u_uicfg5640/wr_data_b1[17]_syn_69.f[1]
net (fo=6)                              0.350          1.044          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_40.c[1]
LUT5                x034y067z3          0.348    f     1.392       2  pin: u_uicfg5640/wr_data_b1[19]_syn_40.f[1]
net (fo=4)                              0.450          1.842          net: u_uicfg5640/wr_data_b1[19]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_23.d[0]
LUT2                x037y063z0          0.205    r     2.047       3  pin: u_uicfg5640/wr_data_b1[28]_syn_23.f[0]
net (fo=5)                              0.200          2.247          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_32.a[1]
LUT2                x037y061z1          0.408    f     2.655       4  pin: u_uicfg5640/wr_data_b1[20]_syn_32.f[1]
net (fo=1)                              0.200          2.855          net: u_uicfg5640/wr_data_b1[20]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_34.a[0]
LUT5 (reg)          x037y063z3          0.542    f     3.397       5  net: u_uicfg5640/wr_data[20],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.397               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_34.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.487               

Slack               : 16.521ns
Begin Point         : u_uicfg5640/wr_data_b1[17]_syn_71.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[12]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.363ns (cell 2.013ns (59%), net 1.350ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=3  LUT4=1  LUT2=1 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_71.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y066z3          0.146    r     0.146          pin: u_uicfg5640/wr_data_b1[17]_syn_71.q[0]
net (fo=102)                            0.200          0.346          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_69.c[1]
LUT5                x037y065z2          0.348    f     0.694       1  pin: u_uicfg5640/wr_data_b1[17]_syn_69.f[1]
net (fo=6)                              0.350          1.044          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_40.c[1]
LUT5                x034y067z3          0.348    f     1.392       2  pin: u_uicfg5640/wr_data_b1[19]_syn_40.f[1]
net (fo=4)                              0.450          1.842          net: u_uicfg5640/wr_data_b1[19]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_23.d[0]
LUT2                x037y063z0          0.205    r     2.047       3  pin: u_uicfg5640/wr_data_b1[28]_syn_23.f[0]
net (fo=5)                              0.200          2.247          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_19.a[0]
LUT5                x036y064z3          0.424    f     2.671       4  pin: u_uicfg5640/wr_data_b1[21]_syn_19.f[0]
net (fo=2)                              0.150          2.821          net: u_uicfg5640/wr_data_b1[14]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.a[0]
LUT4 (reg)          x035y064z2          0.542    f     3.363       5  net: u_uicfg5640/wr_data[13],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.363               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.521               

Slack               : 16.551ns
Begin Point         : u_uicfg5640/TS_S_reg[0]_syn_7.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[17]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 3.333ns (cell 2.133ns (63%), net 1.200ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=4  LUT2=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/TS_S_reg[0]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x031y066z3          0.146    r     0.146          pin: u_uicfg5640/TS_S_reg[0]_syn_7.q[1]
net (fo=3)                              0.300          0.446          net: u_uicfg5640/TS_S_reg_syn_1[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[164]_syn_4.a[0]
LUT4                x034y067z0          0.408    f     0.854       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[164]_syn_4.f[0]
net (fo=19)                             0.250          1.104          net: u_uicfg5640/wr_data_b1[17]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_77.d[1]
LUT4                x036y066z1          0.205    r     1.309       2  pin: u_uicfg5640/wr_data_b1[17]_syn_77.f[1]
net (fo=25)                             0.300          1.609          net: u_uicfg5640/mux8_syn_189,  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(69)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_89.a[0]
LUT4                x038y064z2          0.424    f     2.033       3  pin: u_uicfg5640/wr_data_b1[17]_syn_89.f[0]
net (fo=1)                              0.200          2.233          net: u_uicfg5640/wr_data_b1[17]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_87.a[1]
LUT2                x037y065z0          0.408    f     2.641       4  pin: u_uicfg5640/wr_data_b1[17]_syn_87.f[1]
net (fo=1)                              0.150          2.791          net: u_uicfg5640/wr_data_b1[17]_syn_30,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[17]_syn_4.a[1]
LUT4 (reg)          x037y066z3          0.542    f     3.333       5  net: u_uicfg5640/wr_data[17],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.333               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[17]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 16.551               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.235ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[1]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.296ns (cell 0.196ns (66%), net 0.100ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 62
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y056z0          0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8]_syn_9.q[0]
net (fo=62)                             0.100          0.209          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[1]_syn_4.ce
reg                 x038y056z1          0.087    r     0.296               
--------------------------------------------------------------------  ---------------
Arrival                                                0.296               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.235               

Slack               : 0.285ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[0]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.196ns (56%), net 0.150ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 62
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y056z0          0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8]_syn_9.q[0]
net (fo=62)                             0.150          0.259          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.ce
reg                 x037y056z3          0.087    r     0.346               
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.285ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[7]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.196ns (56%), net 0.150ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 62
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y056z0          0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8]_syn_9.q[0]
net (fo=62)                             0.150          0.259          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.ce
reg                 x037y056z2          0.087    r     0.346               
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.335ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.396ns (cell 0.196ns (49%), net 0.200ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 62
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y056z0          0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8]_syn_9.q[0]
net (fo=62)                             0.200          0.309          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.ce
reg                 x036y056z0          0.087    r     0.396               
--------------------------------------------------------------------  ---------------
Arrival                                                0.396               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.335               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/wr_data_b1[31]_syn_35.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[31]_syn_35.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_35.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z1          0.109    f     0.109          pin: u_uicfg5640/wr_data_b1[31]_syn_35.q[0]
net (fo=65)                             0.100          0.209          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[5],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_35.d[0]
LUT4 (reg)          x037y065z1          0.216    f     0.425       1  net: u_uicfg5640/ui5640reg_inst/REG_INDEX[5],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_35.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/wr_data_b1[21]_syn_24.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[21]_syn_24.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_24.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y065z0          0.109    f     0.109          pin: u_uicfg5640/wr_data_b1[21]_syn_24.q[0]
net (fo=41)                             0.100          0.209          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_24.d[0]
LUT4 (reg)          x036y065z0          0.216    f     0.425       1  net: u_uicfg5640/ui5640reg_inst/REG_INDEX[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_24.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/rst_cnt_reg[5]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y056z0          0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: u_uicfg5640/rst_cnt[6],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.d[0]
LUT4 (reg)          x036y056z0          0.216    f     0.425       1  net: u_uicfg5640/rst_cnt[6],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y070z1          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[1]
net (fo=6)                              0.100          0.209          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[0]
LUT2 (reg)          x023y070z1          0.216    f     0.425       1  net: u_uicfg5640/uii2c_inst/clkdiv[1],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y070z1          0.109    f     0.109          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.q[1]
net (fo=6)                              0.100          0.209          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.d[1]
LUT1 (reg)          x023y070z1          0.216    f     0.425       1  net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.389ns
Begin Point         : u_uicfg5640/cfg_done_reg_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/cfg_done_reg_syn_12.c[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.350ns (77%), net 0.100ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/cfg_done_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y062z1          0.109    f     0.109          pin: u_uicfg5640/cfg_done_reg_syn_12.q[0]
net (fo=4)                              0.100          0.209          net: u_uicfg5640/cfg_done,  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(39)
                                                                      pin: u_uicfg5640/cfg_done_reg_syn_12.c[0]
LUT4 (reg)          x034y062z1          0.241    f     0.450       1  net: u_uicfg5640/cfg_done,  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(39)
--------------------------------------------------------------------  ---------------
Arrival                                                0.450               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/cfg_done_reg_syn_12.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.389               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.307ns
Fmax           :     765.111MHz

Statistics:
Max            : SWNS      1.893ns, STNS      0.000ns,         0 Viol Endpoints,        60 Total Endpoints,        93 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        60 Total Endpoints,        93 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.893ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.246ns (cell 0.146ns (11%), net 1.100ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y032z1          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.100          1.246          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)           x040y014            0.000    f     1.246          net: HDMI_CLK_PHDMI_CLK_P,  ../../../../source_code/rtl/UDP_Example_Top.v(45)
--------------------------------------------------------------------  ---------------
Arrival                                                1.246               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.139               
clock uncertainty                       0.000          3.139               
clock pessimism                         0.000          3.139               
--------------------------------------------------------------------  ---------------
Required                                               3.139               
--------------------------------------------------------------------  ---------------
Slack                                                  1.893               

Slack               : 1.943ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D1_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.196ns (cell 0.146ns (12%), net 1.050ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y022z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.q[0]
net (fo=2)                              1.050          1.196          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_N_syn_1.do[1]
PAD (reg)           x040y005            0.000    f     1.196          net: HDMI_D1_NHDMI_D1_N,  ../../../../source_code/rtl/UDP_Example_Top.v(50)
--------------------------------------------------------------------  ---------------
Arrival                                                1.196               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_N_syn_1.osclk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.139               
clock uncertainty                       0.000          3.139               
clock pessimism                         0.000          3.139               
--------------------------------------------------------------------  ---------------
Required                                               3.139               
--------------------------------------------------------------------  ---------------
Slack                                                  1.943               

Slack               : 1.943ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D2_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.196ns (cell 0.146ns (12%), net 1.050ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y019z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[1]_syn_4.q[0]
net (fo=2)                              1.050          1.196          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_N_syn_1.do[1]
PAD (reg)           x040y002            0.000    f     1.196          net: HDMI_D2_NHDMI_D2_N,  ../../../../source_code/rtl/UDP_Example_Top.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                1.196               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_N_syn_1.osclk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.139               
clock uncertainty                       0.000          3.139               
clock pessimism                         0.000          3.139               
--------------------------------------------------------------------  ---------------
Required                                               3.139               
--------------------------------------------------------------------  ---------------
Slack                                                  1.943               

Slack               : 1.993ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D0_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.146ns (cell 0.146ns (12%), net 1.000ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y024z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.q[1]
net (fo=2)                              1.000          1.146          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_N_syn_1.do[1]
PAD (reg)           x040y008            0.000    f     1.146          net: HDMI_D0_NHDMI_D0_N,  ../../../../source_code/rtl/UDP_Example_Top.v(52)
--------------------------------------------------------------------  ---------------
Arrival                                                1.146               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_N_syn_1.osclk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.139               
clock uncertainty                       0.000          3.139               
clock pessimism                         0.000          3.139               
--------------------------------------------------------------------  ---------------
Required                                               3.139               
--------------------------------------------------------------------  ---------------
Slack                                                  1.993               

Slack               : 2.045ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.039ns (cell 0.289ns (27%), net 0.750ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y042z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.750          0.896          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[0]
reg                 x036y030z2          0.143    r     1.039          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.039               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.045               

Slack               : 2.045ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.039ns (cell 0.289ns (27%), net 0.750ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y042z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.750          0.896          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[1]
reg                 x036y030z2          0.143    r     1.039          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.039               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.045               

Slack               : 2.117ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.967ns (cell 0.517ns (53%), net 0.450ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=30)                             0.450          0.596          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x036y038z3          0.371    r     0.967       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.117               

Slack               : 2.117ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.967ns (cell 0.517ns (53%), net 0.450ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=30)                             0.450          0.596          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x036y038z3          0.371    r     0.967       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.117               

Slack               : 2.122ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.962ns (cell 0.612ns (63%), net 0.350ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y044z0          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[5]_syn_4.q[0]
net (fo=1)                              0.350          0.496          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.c[0]
LUT3 (reg)          x036y041z3          0.466    f     0.962       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.962               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.122               

Slack               : 2.124ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.960ns (cell 0.460ns (47%), net 0.500ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=30)                             0.500          0.646          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.d[0]
LUT3 (reg)          x036y037z1          0.314    r     0.960       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.960               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.124               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.q[0]
net (fo=2)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[1]
reg                 x037y044z2          0.095    f     0.304          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[1]
net (fo=1)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[0]
reg                 x037y044z3          0.095    f     0.304          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y036z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.q[1]
net (fo=2)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[0]
reg                 x037y036z0          0.095    f     0.304          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.mi[1]
reg                 x037y044z3          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.312ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_CLK_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y032z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_N_syn_1.do[1]
PAD (reg)           x040y032            0.000    f     0.309          net: HDMI_CLK_NHDMI_CLK_N,  ../../../../source_code/rtl/UDP_Example_Top.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_N_syn_1.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.312               

Slack               : 0.343ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_22.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_22.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y037z0          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_b3[5]_syn_22.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.mi[1]
reg                 x037y036z0          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y034z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x038y032z1          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y034z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y032z1          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.362ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D0_P_syn_2.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.359ns (cell 0.109ns (30%), net 0.250ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y024z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.q[1]
net (fo=2)                              0.250          0.359          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[1]
PAD (reg)           x040y023            0.000    f     0.359          net: HDMI_D0_PHDMI_D0_P,  ../../../../source_code/rtl/UDP_Example_Top.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.362               

Slack               : 0.388ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.396ns (cell 0.196ns (49%), net 0.200ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=30)                             0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.sr
reg                 x035y044z1          0.087    r     0.396               
--------------------------------------------------------------------  ---------------
Arrival                                                0.396               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  0.388               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     3.537ns
Fmax           :     282.725MHz

Statistics:
Max            : SWNS      4.463ns, STNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.463ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.421ns (cell 1.121ns (32%), net 2.300ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 35
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z0          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=12)                             0.650          0.796          net: u_udp_top/soft_reset_cnt[0],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_rx_buf/app_rx_data_en_syn_242.a[1]
LUT3                x023y023z1          0.408    f     1.204       1  pin: u_udp_rx_buf/app_rx_data_en_syn_242.f[1]
net (fo=26)                             1.050          2.254          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_454.a[0]
LUT5                x028y037z3          0.424    f     2.678       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_454.f[0]
net (fo=35)                             0.600          3.278          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.mi[0]
reg                 x031y044z1          0.143    r     3.421          net: u_udp_top/u4_trimac_block/reset_reg2[0],  ../../../../source_code/rtl/ETH/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                3.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.463               

Slack               : 4.899ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.914ns (cell 1.064ns (36%), net 1.850ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z0          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=12)                             0.650          0.796          net: u_udp_top/soft_reset_cnt[0],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_rx_buf/app_rx_data_en_syn_242.a[1]
LUT3                x023y023z1          0.408    f     1.204       1  pin: u_udp_rx_buf/app_rx_data_en_syn_242.f[1]
net (fo=26)                             0.600          1.804          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data_b[4]_syn_22.a[0]
LUT5                x030y026z3          0.424    f     2.228       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data_b[4]_syn_22.f[0]
net (fo=27)                             0.600          2.828          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_134,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.sr
reg                 x037y023z1          0.086    r     2.914               
--------------------------------------------------------------------  ---------------
Arrival                                                2.914               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.899               

Slack               : 4.999ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.814ns (cell 1.064ns (37%), net 1.750ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z0          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[0]_syn_4.q[1]
net (fo=12)                             0.650          0.796          net: u_udp_top/soft_reset_cnt[0],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_rx_buf/app_rx_data_en_syn_242.a[1]
LUT3                x023y023z1          0.408    f     1.204       1  pin: u_udp_rx_buf/app_rx_data_en_syn_242.f[1]
net (fo=26)                             0.600          1.804          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data_b[4]_syn_22.a[0]
LUT5                x030y026z3          0.424    f     2.228       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data_b[4]_syn_22.f[0]
net (fo=27)                             0.500          2.728          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_134,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr
reg                 x036y024z1          0.086    r     2.814               
--------------------------------------------------------------------  ---------------
Arrival                                                2.814               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  4.999               

Slack               : 5.049ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.764ns (cell 0.914ns (33%), net 1.850ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z1          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=8)                              0.600          0.746          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.c[0]
LUT2                x022y023z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.f[0]
net (fo=32)                             0.650          1.647          net: u_udp_rx_buf/app_rx_data_en_syn_8,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.b[0]
LUT5                x030y020z2          0.431    f     2.078       2  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.600          2.678          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.sr
reg                 x038y018z3          0.086    r     2.764               
--------------------------------------------------------------------  ---------------
Arrival                                                2.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.049               

Slack               : 5.049ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.764ns (cell 0.914ns (33%), net 1.850ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z1          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=8)                              0.600          0.746          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.c[0]
LUT2                x022y023z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.f[0]
net (fo=32)                             0.650          1.647          net: u_udp_rx_buf/app_rx_data_en_syn_8,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.b[0]
LUT5                x030y020z2          0.431    f     2.078       2  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.600          2.678          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.sr
reg                 x038y022z1          0.086    r     2.764               
--------------------------------------------------------------------  ---------------
Arrival                                                2.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.049               

Slack               : 5.049ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[4]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.764ns (cell 0.914ns (33%), net 1.850ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z1          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=8)                              0.600          0.746          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.c[0]
LUT2                x022y023z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.f[0]
net (fo=32)                             0.650          1.647          net: u_udp_rx_buf/app_rx_data_en_syn_8,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.b[0]
LUT5                x030y020z2          0.431    f     2.078       2  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.600          2.678          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[4]_syn_4.sr
reg                 x038y022z0          0.086    r     2.764               
--------------------------------------------------------------------  ---------------
Arrival                                                2.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.049               

Slack               : 5.049ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.764ns (cell 0.914ns (33%), net 1.850ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z1          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=8)                              0.600          0.746          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.c[0]
LUT2                x022y023z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.f[0]
net (fo=32)                             0.650          1.647          net: u_udp_rx_buf/app_rx_data_en_syn_8,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.b[0]
LUT5                x030y020z2          0.431    f     2.078       2  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.600          2.678          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.sr
reg                 x037y017z0          0.086    r     2.764               
--------------------------------------------------------------------  ---------------
Arrival                                                2.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.049               

Slack               : 5.049ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.764ns (cell 0.914ns (33%), net 1.850ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z1          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=8)                              0.600          0.746          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.c[0]
LUT2                x022y023z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.f[0]
net (fo=32)                             0.650          1.647          net: u_udp_rx_buf/app_rx_data_en_syn_8,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.b[0]
LUT5                x030y020z2          0.431    f     2.078       2  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.600          2.678          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr
reg                 x037y017z1          0.086    r     2.764               
--------------------------------------------------------------------  ---------------
Arrival                                                2.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.049               

Slack               : 5.049ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_start_addr_reg[5]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.764ns (cell 0.914ns (33%), net 1.850ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z1          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=8)                              0.600          0.746          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.c[0]
LUT2                x022y023z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.f[0]
net (fo=32)                             0.650          1.647          net: u_udp_rx_buf/app_rx_data_en_syn_8,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.b[0]
LUT5                x030y020z2          0.431    f     2.078       2  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.600          2.678          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[5]_syn_3.sr
reg                 x038y018z1          0.086    r     2.764               
--------------------------------------------------------------------  ---------------
Arrival                                                2.764               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[5]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.049               

Slack               : 5.099ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.714ns (cell 0.914ns (33%), net 1.800ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y015z1          0.146    r     0.146          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=8)                              0.600          0.746          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.c[0]
LUT2                x022y023z0          0.251    r     0.997       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_rx_data_type_reg_reg[4]_syn_10.f[0]
net (fo=32)                             0.650          1.647          net: u_udp_rx_buf/app_rx_data_en_syn_8,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.b[0]
LUT5                x030y020z2          0.431    f     2.078       2  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.550          2.628          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr
reg                 x037y018z1          0.086    r     2.714               
--------------------------------------------------------------------  ---------------
Arrival                                                2.714               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  5.099               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y016z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[0]
net (fo=2)                              0.150          0.259          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(129)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0]
reg                 x036y017z3          0.095    f     0.354          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 1.190ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.198ns (cell 0.398ns (33%), net 0.800ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.c[0]
LUT5                x030y020z2          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.400          1.146          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.sr
reg                 x036y020z3          0.052    f     1.198               
--------------------------------------------------------------------  ---------------
Arrival                                                1.198               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.190               

Slack               : 1.190ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.198ns (cell 0.398ns (33%), net 0.800ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.c[0]
LUT5                x030y020z2          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.400          1.146          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr
ADDER (reg)         x036y020z1          0.052    f     1.198               
--------------------------------------------------------------------  ---------------
Arrival                                                1.198               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.190               

Slack               : 1.240ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/add2_syn_89.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.248ns (cell 0.398ns (31%), net 0.850ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.c[0]
LUT5                x030y020z2          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.450          1.196          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/add2_syn_89.sr
ADDER (reg)         x037y020z0          0.052    f     1.248               
--------------------------------------------------------------------  ---------------
Arrival                                                1.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/add2_syn_89.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.240               

Slack               : 1.240ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_5.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.248ns (cell 0.398ns (31%), net 0.850ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_5.c[0]
LUT5                x029y019z3          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_5.f[0]
net (fo=29)                             0.450          1.196          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_138,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_5.sr
reg                 x033y022z3          0.052    f     1.248               
--------------------------------------------------------------------  ---------------
Arrival                                                1.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.240               

Slack               : 1.240ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[2]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.248ns (cell 0.398ns (31%), net 0.850ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.c[0]
LUT5                x030y020z2          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.450          1.196          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[2]_syn_4.sr
reg                 x037y020z2          0.052    f     1.248               
--------------------------------------------------------------------  ---------------
Arrival                                                1.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.240               

Slack               : 1.240ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.248ns (cell 0.398ns (31%), net 0.850ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.c[0]
LUT5                x030y020z2          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.450          1.196          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.sr
reg                 x036y021z2          0.052    f     1.248               
--------------------------------------------------------------------  ---------------
Arrival                                                1.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.240               

Slack               : 1.240ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.248ns (cell 0.398ns (31%), net 0.850ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.c[0]
LUT5                x030y020z2          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.450          1.196          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.sr
reg                 x037y020z3          0.052    f     1.248               
--------------------------------------------------------------------  ---------------
Arrival                                                1.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.240               

Slack               : 1.240ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.248ns (cell 0.398ns (31%), net 0.850ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.c[0]
LUT5                x030y020z2          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.450          1.196          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr
ADDER (reg)         x036y021z0          0.052    f     1.248               
--------------------------------------------------------------------  ---------------
Arrival                                                1.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.240               

Slack               : 1.240ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.248ns (cell 0.398ns (31%), net 0.850ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y023z0          0.109    f     0.109          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_7.q[0]
net (fo=11)                             0.400          0.509          net: u_udp_top/soft_reset_cnt[6]_dup_3,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.c[0]
LUT5                x030y020z2          0.237    r     0.746       1  pin: u_udp_top/u6_tx_fifo/wr_data_pipe_reg[7]_syn_6.f[0]
net (fo=39)                             0.450          1.196          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_139,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr
ADDER (reg)         x036y021z1          0.052    f     1.248               
--------------------------------------------------------------------  ---------------
Arrival                                                1.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.240               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.061ns
Fmax           :     942.507MHz

Statistics:
Max            : SWNS      2.139ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.139ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y041z0          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x037y042z2          0.549    f     0.945       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.139               

Slack               : 2.139ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[0]
net (fo=1)                              0.250          0.396          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x037y042z2          0.549    f     0.945       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.139               

Slack               : 2.139ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.945ns (cell 0.695ns (73%), net 0.250ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y040z0          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x036y038z3          0.549    f     0.945       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.139               

Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x036y041z3          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y046z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1]
LUT3 (reg)          x035y045z2          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y043z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x035y042z3          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.189ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.895ns (cell 0.695ns (77%), net 0.200ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y043z2          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.200          0.346          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x035y042z3          0.549    f     0.895       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.189               

Slack               : 2.237ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.847ns (cell 0.597ns (70%), net 0.250ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y041z1          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.q[1]
net (fo=1)                              0.250          0.396          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x035y044z0          0.451    f     0.847       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.847               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.237               

Slack               : 2.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y043z0          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x035y043z3          0.549    f     0.845       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.239               

Slack               : 2.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.695ns (82%), net 0.150ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y043z3          0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x035y043z3          0.549    f     0.845       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  2.239               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y045z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x035y045z3          0.095    f     0.304          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[1]
net (fo=2)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0]
reg                 x037y044z2          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y045z0          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x035y044z1          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_15.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_15.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y047z0          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_15.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x035y046z0          0.095    f     0.354          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y047z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x034y045z1          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y046z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x034y045z1          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x034y046z1          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[1]
reg                 x035y045z3          0.095    f     0.404          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.467ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.528ns (cell 0.428ns (81%), net 0.100ns (19%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x035y044z3          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x035y044z0          0.319    r     0.528       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.467               

Slack               : 0.517ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y045z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x034y045z0          0.319    r     0.578       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               

Slack               : 0.517ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.578ns (cell 0.428ns (74%), net 0.150ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x033y045z2          0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x034y045z0          0.319    r     0.578       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.517               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.345ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.345ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y018z2          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[0]
reg                 x034y018z2          0.143    r     0.539          net: u_udp_top/u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y018z3          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.250          0.396          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1]
reg                 x034y018z2          0.143    r     0.539          net: u_udp_top/u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y018z3          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[0]
reg                 x035y017z0          0.143    r     0.539          net: u_udp_top/u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y018z0          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.250          0.396          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[1]
reg                 x035y017z1          0.143    r     0.539          net: u_udp_top/u6_tx_fifo/wr_rd_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.395ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y024z0          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[1]
net (fo=2)                              0.200          0.346          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[0]
reg                 x038y023z1          0.143    r     0.489          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y018z0          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.200          0.346          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x037y017z2          0.143    r     0.489          net: u_udp_top/u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y017z0          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[1]
net (fo=1)                              0.200          0.346          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[1]
reg                 x035y017z0          0.143    r     0.489          net: u_udp_top/u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y017z1          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.200          0.346          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.mi[1]
reg                 x036y018z2          0.143    r     0.489          net: u_udp_top/u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y017z0          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[0]
net (fo=1)                              0.200          0.346          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0]
reg                 x035y017z1          0.143    r     0.489          net: u_udp_top/u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.445ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y018z2          0.146    r     0.146          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.150          0.296          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[1]
reg                 x037y017z2          0.143    r     0.439          net: u_udp_top/u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.445               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y016z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.100          0.209          net: u_udp_top/u6_tx_fifo/rd_txfer_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(135)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.mi[1]
reg                 x038y016z2          0.095    f     0.304          net: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y018z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[1]
net (fo=1)                              0.100          0.209          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x036y018z3          0.095    f     0.304          net: u_udp_top/u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y018z2          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.150          0.259          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[1]
reg                 x037y017z2          0.095    f     0.354          net: u_udp_top/u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y017z1          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.150          0.259          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0]
reg                 x036y017z0          0.095    f     0.354          net: u_udp_top/u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y018z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[1]
net (fo=1)                              0.150          0.259          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.mi[0]
reg                 x036y018z2          0.095    f     0.354          net: u_udp_top/u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y024z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[1]
net (fo=2)                              0.200          0.309          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[0]
reg                 x038y023z1          0.095    f     0.404          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y018z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x037y017z2          0.095    f     0.404          net: u_udp_top/u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y017z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[1]
reg                 x035y017z0          0.095    f     0.404          net: u_udp_top/u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y017z1          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.mi[1]
reg                 x036y018z2          0.095    f     0.404          net: u_udp_top/u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y017z0          0.109    f     0.109          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0]
reg                 x035y017z1          0.095    f     0.404          net: u_udp_top/u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     13.106ns
Fmax           :     76.301MHz

Statistics:
Max            : SWNS      0.242ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.209ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.242ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.846ns (cell 0.146ns (17%), net 0.700ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
clk2q               x014y042z2          0.146    r    46.808          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.q[0]
net (fo=4)                              0.700         47.508          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y036            0.000    f    47.508               
--------------------------------------------------------------------  ---------------
Arrival                                               47.508               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.242               

Slack               : 0.392ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.696ns (cell 0.146ns (20%), net 0.550ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
clk2q               x014y042z2          0.146    r    46.808          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.q[0]
net (fo=4)                              0.550         47.358          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x008y045            0.000    f    47.358               
--------------------------------------------------------------------  ---------------
Arrival                                               47.358               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.392               

Slack               : 0.592ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.496ns (cell 0.146ns (29%), net 0.350ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
clk2q               x023y040z0          0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.q[0]
net (fo=4)                              0.350         47.158          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x024y036            0.000    f    47.158               
--------------------------------------------------------------------  ---------------
Arrival                                               47.158               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.592               

Slack               : 0.592ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.496ns (cell 0.146ns (29%), net 0.350ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
clk2q               x023y040z0          0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.q[0]
net (fo=4)                              0.350         47.158          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x024y036            0.000    f    47.158               
--------------------------------------------------------------------  ---------------
Arrival                                               47.158               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.592               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.209ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.459ns (cell 0.109ns (23%), net 0.350ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y040z0          0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.q[0]
net (fo=4)                              0.350          0.459          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x024y036            0.000    f     0.459               
--------------------------------------------------------------------  ---------------
Arrival                                                0.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.209ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.459ns (cell 0.109ns (23%), net 0.350ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y040z0          0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_8.q[0]
net (fo=4)                              0.350          0.459          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x024y036            0.000    f     0.459               
--------------------------------------------------------------------  ---------------
Arrival                                                0.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.409ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.659ns (cell 0.109ns (16%), net 0.550ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y042z2          0.109    f     0.109          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.q[0]
net (fo=4)                              0.550          0.659          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x008y045            0.000    f     0.659               
--------------------------------------------------------------------  ---------------
Arrival                                                0.659               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.409               

Slack               : 0.559ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.809ns (cell 0.109ns (13%), net 0.700ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y042z2          0.109    f     0.109          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_713.q[0]
net (fo=4)                              0.700          0.809          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y036            0.000    f     0.809               
--------------------------------------------------------------------  ---------------
Arrival                                                0.809               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.559               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     5.373ns
Fmax           :     186.116MHz

Statistics:
Max            : SWNS      0.438ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.209ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.438ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.646ns (cell 0.146ns (22%), net 0.500ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk
launch edge                             6.666    r     6.666               
--------------------------------------------------------------------  ---------------
clk2q               x023y007z0          0.146    r     6.812          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.q[1]
net (fo=2)                              0.500          7.312          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst
FIFO (reg)          x024y000            0.000    f     7.312               
--------------------------------------------------------------------  ---------------
Arrival                                                7.312               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.438               

Slack               : 0.538ns
Begin Point         : u2_ram/u1_init_ref/power_up_en_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.546ns (cell 0.146ns (26%), net 0.400ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/power_up_en_reg_syn_5.clk
launch edge                             6.666    r     6.666               
--------------------------------------------------------------------  ---------------
clk2q               x023y014z1          0.146    r     6.812          pin: u2_ram/u1_init_ref/power_up_en_reg_syn_5.q[0]
net (fo=4)                              0.400          7.212          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x024y009            0.000    f     7.212               
--------------------------------------------------------------------  ---------------
Arrival                                                7.212               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.538               

Slack               : 0.538ns
Begin Point         : u2_ram/u1_init_ref/power_up_en_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.546ns (cell 0.146ns (26%), net 0.400ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/power_up_en_reg_syn_5.clk
launch edge                             6.666    r     6.666               
--------------------------------------------------------------------  ---------------
clk2q               x023y014z1          0.146    r     6.812          pin: u2_ram/u1_init_ref/power_up_en_reg_syn_5.q[0]
net (fo=4)                              0.400          7.212          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst
FIFO (reg)          x024y009            0.000    f     7.212               
--------------------------------------------------------------------  ---------------
Arrival                                                7.212               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.538               

Slack               : 0.588ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.496ns (cell 0.146ns (29%), net 0.350ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.clk
launch edge                             6.666    r     6.666               
--------------------------------------------------------------------  ---------------
clk2q               x010y021z1          0.146    r     6.812          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.q[1]
net (fo=2)                              0.350          7.162          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x008y018            0.000    f     7.162               
--------------------------------------------------------------------  ---------------
Arrival                                                7.162               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.588               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.209ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.459ns (cell 0.109ns (23%), net 0.350ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y021z1          0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.q[1]
net (fo=2)                              0.350          0.459          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x008y018            0.000    f     0.459               
--------------------------------------------------------------------  ---------------
Arrival                                                0.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               

Slack               : 0.259ns
Begin Point         : u2_ram/u1_init_ref/power_up_en_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.509ns (cell 0.109ns (21%), net 0.400ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/power_up_en_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y014z1          0.109    f     0.109          pin: u2_ram/u1_init_ref/power_up_en_reg_syn_5.q[0]
net (fo=4)                              0.400          0.509          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x024y009            0.000    f     0.509               
--------------------------------------------------------------------  ---------------
Arrival                                                0.509               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.259               

Slack               : 0.259ns
Begin Point         : u2_ram/u1_init_ref/power_up_en_reg_syn_5.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.509ns (cell 0.109ns (21%), net 0.400ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/power_up_en_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y014z1          0.109    f     0.109          pin: u2_ram/u1_init_ref/power_up_en_reg_syn_5.q[0]
net (fo=4)                              0.400          0.509          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst
FIFO (reg)          x024y009            0.000    f     0.509               
--------------------------------------------------------------------  ---------------
Arrival                                                0.509               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.259               

Slack               : 0.359ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.609ns (cell 0.109ns (17%), net 0.500ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y007z0          0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.q[1]
net (fo=2)                              0.500          0.609          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst
FIFO (reg)          x024y000            0.000    f     0.609               
--------------------------------------------------------------------  ---------------
Arrival                                                0.609               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     7.342ns
Fmax           :     136.203MHz

Statistics:
Max            : SWNS     -0.135ns, STNS     -0.135ns,         1 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.135ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/mux5_syn_216.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.349ns (cell 1.199ns (88%), net 0.150ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            0.650    f    32.650          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.150         32.800          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/mux5_syn_216.b[0]
LUT5 (reg)          x007y036z3          0.549    f    33.349       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               33.349               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/mux5_syn_216.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.135               

Slack               : 0.775ns
Begin Point         : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d2_reg[2]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d2_reg[2]_syn_3.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y053z0          0.146    r    32.146          pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d2_reg[2]_syn_3.q[0]
net (fo=2)                              0.150         32.296          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0]
reg                 x014y052z3          0.143    r    32.439          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               32.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                  0.775               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d2_reg[2]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d2_reg[2]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y053z0          0.109    f     0.109          pin: uivtc_inst/u_ChipWatcher_udp/ChipWatcher_0ab6c5a2fd02_Inst/wrapper_cwc_top/watch_pipe/data_in_d2_reg[2]_syn_3.q[0]
net (fo=2)                              0.150          0.259          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0]
reg                 x014y052z3          0.095    f     0.354          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 1.014ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/mux5_syn_216.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.075ns (cell 0.925ns (86%), net 0.150ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            0.520    f     0.520          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.150          0.670          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/mux5_syn_216.b[0]
LUT5 (reg)          x007y036z3          0.405    r     1.075       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                1.075               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/mux5_syn_216.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.014               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     1.428ns
Fmax           :     700.280MHz

Statistics:
Max            : SWNS      1.643ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      5.986ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.643ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.296ns (cell 0.146ns (49%), net 0.150ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z1          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[1]
net (fo=1)                              0.150          0.296          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.296          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.296               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.643               

Slack               : 1.734ns
Begin Point         : u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.296ns (cell 0.146ns (49%), net 0.150ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.146    r     0.146          pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.150          0.296          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.296               
--------------------------------------------------------------------  ---------------
Arrival                                                0.296               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.734               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.986ns
Begin Point         : u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.278ns (cell 0.128ns (46%), net 0.150ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z0          0.128    f     0.128          pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.150          0.278          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.278               
--------------------------------------------------------------------  ---------------
Arrival                                                0.278               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  5.986               

Slack               : 6.262ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=171)                            0.000          0.000          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z1          0.109    f     0.109          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[1]
net (fo=1)                              0.150          0.259          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.259          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.262               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     8.886ns
Fmax           :     112.537MHz

Statistics:
Max            : SWNS     -0.443ns, STNS     -0.443ns,         1 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.443ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 1.657ns (cell 1.307ns (78%), net 0.350ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.650    f    32.650          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.350         33.000          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.b[0]
LUT5 (reg)          x010y021z1          0.657    f    33.657       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_3,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                               33.657               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.443               

Slack               : 0.825ns
Begin Point         : u_udp_rx_buf/vid_vs_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 0.389ns (cell 0.289ns (74%), net 0.100ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_rx_buf/vid_vs_reg_syn_5.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y016z0          0.146    r    32.146          pin: u_udp_rx_buf/vid_vs_reg_syn_5.q[0]
net (fo=1)                              0.100         32.246          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1]
reg                 x009y016z2          0.143    r    32.389          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               32.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                  0.825               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : u_udp_rx_buf/vid_vs_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_rx_buf/vid_vs_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x009y016z0          0.109    f     0.109          pin: u_udp_rx_buf/vid_vs_reg_syn_5.q[0]
net (fo=1)                              0.100          0.209          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1]
reg                 x009y016z2          0.095    f     0.304          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 1.276ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.337ns (cell 0.987ns (73%), net 0.350ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2396)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.520    f     0.520          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.350          0.870          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.b[0]
LUT5 (reg)          x010y021z1          0.467    r     1.337       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_3,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                                1.337               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.276               


Inter clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Cross Domain
From Clock     :     config_inst.jtck
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]

Statistics:
Max            : SWNS      2.618ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.739ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.618ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_17.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_30.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 4.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@304.000ns - config_inst.jtck rising@300.000ns }
Data Path Delay     : 1.082ns (cell 0.232ns (21%), net 0.850ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 143
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_17.clk
launch edge                           300.000    r   300.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y064z0          0.146    r   300.146          pin: debug_hub_top/U_tap/rst_reg_syn_17.q[0]
net (fo=143)                            0.850        300.996          net: debug_hub_top/U_0_register/rst_dup_15,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_30.sr
reg                 x029y055z0          0.086    r   301.082               
--------------------------------------------------------------------  ---------------
Arrival                                              301.082               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_30.clk
capture edge                          304.000    r   304.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300        303.700               
clock uncertainty                       0.000        303.700               
clock pessimism                         0.000        303.700               
--------------------------------------------------------------------  ---------------
Required                                             303.700               
--------------------------------------------------------------------  ---------------
Slack                                                  2.618               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.739ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_17.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_30.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.039ns (cell 0.189ns (18%), net 0.850ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 143
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y064z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_17.q[0]
net (fo=143)                            0.850          0.978          net: debug_hub_top/U_0_register/rst_dup_15,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_30.sr
reg                 x029y055z0          0.061    f     1.039               
--------------------------------------------------------------------  ---------------
Arrival                                                1.039               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y000            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=771)                            0.000          0.000          net: uivtc_inst/I_vtc_clk,  ../../../../source_code/rtl/uivtc/uivtc.v(46)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_30.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.739               


IP timing
--------------------------------------------------

Timing details for EG_PHY_CONFIG
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     11.256ns
Fmax           :     88.842MHz

Statistics:
Max            : SWNS     44.372ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : HWNS     50.946ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 44.372ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.628ns (cell 4.828ns (85%), net 0.800ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z2          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.300          0.446          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[100]_syn_4.c[0]
LUT2                x003y067z0          0.251    r     0.697       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[100]_syn_4.f[0]
net (fo=27)                             0.200          0.897          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[94]_syn_4.b[0]
LUT3                x004y068z3          0.431    f     1.328       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[94]_syn_4.f[0]
net (fo=1)          x000y068            0.300          1.628          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                1.628               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                       0.000         46.000               
clock pessimism                         0.000         46.000               
--------------------------------------------------------------------  ---------------
Required                                              46.000               
--------------------------------------------------------------------  ---------------
Slack                                                 44.372               

Slack               : 44.372ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.628ns (cell 4.828ns (85%), net 0.800ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z2          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[1]
net (fo=2)                              0.300          0.446          net: debug_hub_top/U_0_register/cwc_vpi_sel[1],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[100]_syn_4.c[0]
LUT2                x003y067z0          0.251    r     0.697       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[100]_syn_4.f[0]
net (fo=27)                             0.200          0.897          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[94]_syn_4.b[1]
LUT3                x004y068z3          0.431    f     1.328       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[94]_syn_4.f[1]
net (fo=1)          x000y068            0.300          1.628          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                1.628               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                       0.000         46.000               
clock pessimism                         0.000         46.000               
--------------------------------------------------------------------  ---------------
Required                                              46.000               
--------------------------------------------------------------------  ---------------
Slack                                                 44.372               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 50.946ns
Begin Point         : debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.046ns (cell 0.346ns (33%), net 0.700ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z1          0.109    f     0.109          pin: debug_hub_top/U_0_register/ctrl_shift_reg[0]_syn_3.q[1]
net (fo=2)                              0.400          0.509          net: debug_hub_top/U_0_register/jtdo[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[94]_syn_4.c[0]
LUT3                x004y068z3          0.237    r     0.746       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[94]_syn_4.f[0]
net (fo=1)          x000y068            0.300          1.046          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                1.046               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.100        -49.900               
clock pessimism                         0.000        -49.900               
--------------------------------------------------------------------  ---------------
Required                                             -49.900               
--------------------------------------------------------------------  ---------------
Slack                                                 50.946               

Slack               : 50.967ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.067ns (cell 0.467ns (43%), net 0.600ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 27
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y069z3          0.109    f     0.109          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[0]
net (fo=2)                              0.150          0.259          net: debug_hub_top/U_0_register/cwc_vpi_sel[5],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.d[0]
LUT4                x004y069z3          0.179    f     0.438       1  pin: debug_hub_top/U_0_register/stat_sel_cnt_r_reg[2]_syn_4.f[0]
net (fo=27)                             0.150          0.588          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[94]_syn_4.d[1]
LUT3                x004y068z3          0.179    f     0.767       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[94]_syn_4.f[1]
net (fo=1)          x000y068            0.300          1.067          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                1.067               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.100        -49.900               
clock pessimism                         0.000        -49.900               
--------------------------------------------------------------------  ---------------
Required                                             -49.900               
--------------------------------------------------------------------  ---------------
Slack                                                 50.967               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     14.996ns
Fmax           :     66.684MHz

Statistics:
Max            : SWNS     42.502ns, STNS      0.000ns,         0 Viol Endpoints,       332 Total Endpoints,       188 Paths Analyzed
Min            : HWNS      2.615ns, HTNS      0.000ns,         0 Viol Endpoints,       332 Total Endpoints,       188 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 42.502ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_8.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.382ns (cell 4.682ns (63%), net 2.700ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.150         54.150          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x001y068z3          0.262    r    54.412       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=11)                             1.050         55.462          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.b[1]
LUT3                x014y062z0          0.333    f    55.795       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.500         57.295          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_8.ce
reg                 x030y050z1          0.087    r    57.382               
--------------------------------------------------------------------  ---------------
Arrival                                               57.382               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_8.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.502               

Slack               : 42.502ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.382ns (cell 4.682ns (63%), net 2.700ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.150         54.150          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x001y068z3          0.262    r    54.412       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=11)                             1.050         55.462          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.b[1]
LUT3                x014y062z0          0.333    f    55.795       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.500         57.295          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_4.ce
reg                 x029y049z0          0.087    r    57.382               
--------------------------------------------------------------------  ---------------
Arrival                                               57.382               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[143]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.502               

Slack               : 42.552ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[120]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.332ns (cell 4.682ns (63%), net 2.650ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.150         54.150          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x001y068z3          0.262    r    54.412       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=11)                             1.050         55.462          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.b[1]
LUT3                x014y062z0          0.333    f    55.795       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.450         57.245          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[120]_syn_3.ce
reg                 x033y054z0          0.087    r    57.332               
--------------------------------------------------------------------  ---------------
Arrival                                               57.332               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[120]_syn_3.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.552               

Slack               : 42.634ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_29.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.250ns (cell 4.600ns (63%), net 2.650ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.200         54.200          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT3                x002y068z0          0.251    r    54.451       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=12)                             1.000         55.451          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.d[0]
LUT3                x012y060z3          0.262    r    55.713       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.f[0]
net (fo=42)                             1.450         57.163          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_29.ce
reg                 x030y051z2          0.087    r    57.250               
--------------------------------------------------------------------  ---------------
Arrival                                               57.250               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_29.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.634               

Slack               : 42.634ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_32.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.250ns (cell 4.600ns (63%), net 2.650ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.200         54.200          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT3                x002y068z0          0.251    r    54.451       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=12)                             1.000         55.451          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.d[0]
LUT3                x012y060z3          0.262    r    55.713       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.f[0]
net (fo=42)                             1.450         57.163          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_32.ce
reg                 x031y052z1          0.087    r    57.250               
--------------------------------------------------------------------  ---------------
Arrival                                               57.250               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_32.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.634               

Slack               : 42.634ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[120]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.250ns (cell 4.600ns (63%), net 2.650ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.200         54.200          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT3                x002y068z0          0.251    r    54.451       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=12)                             1.000         55.451          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.d[0]
LUT3                x012y060z3          0.262    r    55.713       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.f[0]
net (fo=42)                             1.450         57.163          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[120]_syn_3.ce
reg                 x033y054z1          0.087    r    57.250               
--------------------------------------------------------------------  ---------------
Arrival                                               57.250               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[120]_syn_3.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.634               

Slack               : 42.652ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[121]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.232ns (cell 4.682ns (64%), net 2.550ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.150         54.150          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x001y068z3          0.262    r    54.412       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=11)                             1.050         55.462          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.b[1]
LUT3                x014y062z0          0.333    f    55.795       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.350         57.145          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[121]_syn_3.ce
reg                 x031y054z3          0.087    r    57.232               
--------------------------------------------------------------------  ---------------
Arrival                                               57.232               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[121]_syn_3.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.652               

Slack               : 42.652ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[146]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.232ns (cell 4.682ns (64%), net 2.550ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.150         54.150          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x001y068z3          0.262    r    54.412       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=11)                             1.050         55.462          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.b[1]
LUT3                x014y062z0          0.333    f    55.795       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.350         57.145          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[146]_syn_4.ce
reg                 x034y057z2          0.087    r    57.232               
--------------------------------------------------------------------  ---------------
Arrival                                               57.232               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[146]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.652               

Slack               : 42.702ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[142]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.182ns (cell 4.682ns (65%), net 2.500ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 39
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.150         54.150          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x001y068z3          0.262    r    54.412       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=11)                             1.050         55.462          net: debug_hub_top/U_0_register/update_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.b[1]
LUT3                x014y062z0          0.333    f    55.795       2  pin: debug_hub_top/U_0_register/ctrl_shift_reg[92]_syn_7.f[1]
net (fo=39)                             1.300         57.095          net: debug_hub_top/U_0_register/ip_ctrl_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[142]_syn_4.ce
reg                 x025y049z1          0.087    r    57.182               
--------------------------------------------------------------------  ---------------
Arrival                                               57.182               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[142]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.702               

Slack               : 42.734ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_uicfg5640/wr_data_b1[25]_syn_36.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.150ns (cell 4.600ns (64%), net 2.550ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.200         54.200          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[1]
LUT3                x002y068z0          0.251    r    54.451       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[1]
net (fo=12)                             1.000         55.451          net: debug_hub_top/U_0_register/shift_0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.d[0]
LUT3                x012y060z3          0.262    r    55.713       2  pin: debug_hub_top/U_0_register/ctrl_sel_up_reg_syn_6.f[0]
net (fo=42)                             1.350         57.063          net: debug_hub_top/U_0_register/ctrl_shift_b_n_dup_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_36.ce
reg                 x033y056z2          0.087    r    57.150               
--------------------------------------------------------------------  ---------------
Arrival                                               57.150               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_36.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.734               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.615ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_14.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 2.968ns (cell 1.418ns (47%), net 1.550ns (53%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.150          2.916          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_14.sr
reg                 x002y065z0          0.052    f     2.968               
--------------------------------------------------------------------  ---------------
Arrival                                                2.968               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_14.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  2.615               

Slack               : 2.715ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_15.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.068ns (cell 1.418ns (46%), net 1.650ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.250          3.016          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.sr
reg                 x002y067z0          0.052    f     3.068               
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_15.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  2.715               

Slack               : 2.865ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_16.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.218ns (cell 1.418ns (44%), net 1.800ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.400          3.166          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_16.sr
reg                 x006y066z0          0.052    f     3.218               
--------------------------------------------------------------------  ---------------
Arrival                                                3.218               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_16.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  2.865               

Slack               : 2.915ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.268ns (cell 1.418ns (43%), net 1.850ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.450          3.216          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.sr
reg                 x007y064z0          0.052    f     3.268               
--------------------------------------------------------------------  ---------------
Arrival                                                3.268               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  2.915               

Slack               : 2.915ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_9.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.268ns (cell 1.418ns (43%), net 1.850ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.450          3.216          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.sr
reg                 x004y061z1          0.052    f     3.268               
--------------------------------------------------------------------  ---------------
Arrival                                                3.268               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  2.915               

Slack               : 2.965ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_6.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.318ns (cell 1.418ns (42%), net 1.900ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.500          3.266          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.sr
reg                 x002y058z0          0.052    f     3.318               
--------------------------------------------------------------------  ---------------
Arrival                                                3.318               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  2.965               

Slack               : 3.015ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.368ns (cell 1.418ns (42%), net 1.950ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.550          3.316          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.sr
reg                 x004y059z0          0.052    f     3.368               
--------------------------------------------------------------------  ---------------
Arrival                                                3.368               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.015               

Slack               : 3.015ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_20.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.368ns (cell 1.418ns (42%), net 1.950ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.550          3.316          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.sr
reg                 x009y066z0          0.052    f     3.368               
--------------------------------------------------------------------  ---------------
Arrival                                                3.368               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_20.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.015               

Slack               : 3.115ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_18.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.468ns (cell 1.418ns (40%), net 2.050ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.650          3.416          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.sr
reg                 x009y062z1          0.052    f     3.468               
--------------------------------------------------------------------  ---------------
Arrival                                                3.468               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_18.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.115               

Slack               : 3.215ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.568ns (cell 1.418ns (39%), net 2.150ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=10 )
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.250          0.250          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[0]
LUT1                x001y066z2          0.179    f     0.429       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[0]
net (fo=1)                              0.100          0.529          net: debug_hub_top/U_tap/jrst_buf0,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.d[1]
LUT1                x001y066z2          0.179    f     0.708       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[90]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[0]
LUT1                x001y065z0          0.126    f     0.984       3  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[0]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[0]
LUT1                x001y064z1          0.126    f     1.260       4  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[0]
net (fo=1)                              0.150          1.410          net: debug_hub_top/U_tap/jrst_buf3,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[1]
LUT1                x001y063z0          0.126    f     1.536       5  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[1]
net (fo=1)                              0.100          1.636          net: debug_hub_top/U_tap/jrst_buf4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[0]
LUT1                x001y063z1          0.126    f     1.762       6  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          1.862          net: debug_hub_top/U_tap/jrst_buf5,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.d[0]
LUT1                x001y063z0          0.126    f     1.988       7  pin: debug_hub_top/U_0_register/ip_ctrl_reg[79]_syn_4.f[0]
net (fo=1)                              0.100          2.088          net: debug_hub_top/U_tap/jrst_buf6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.d[1]
LUT1                x001y063z1          0.126    f     2.214       8  pin: debug_hub_top/U_0_register/ctrl_shift_reg[79]_syn_4.f[1]
net (fo=1)                              0.150          2.364          net: debug_hub_top/U_tap/jrst_buf7,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.d[1]
LUT1                x001y064z1          0.126    f     2.490       9  pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_4.f[1]
net (fo=1)                              0.150          2.640          net: debug_hub_top/U_tap/jrst_buf8,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.d[1]
LUT1                x001y065z0          0.126    f     2.766      10  pin: debug_hub_top/U_0_register/ip_ctrl_reg[88]_syn_4.f[1]
net (fo=16)                             0.750          3.516          net: debug_hub_top/U_tap/jrst_buf9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.sr
reg                 x007y058z1          0.052    f     3.568               
--------------------------------------------------------------------  ---------------
Arrival                                                3.568               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=452)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.215               





Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     17.486ns
Fmax           :     57.189MHz

Statistics:
Max            : SWNS     -5.410ns, STNS   -202.300ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      6.516ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -5.410ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.743ns (cell 8.193ns (93%), net 0.550ns (7%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y051z2          0.146    r     0.146          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.q[0]
net (fo=8)                              0.550          0.696          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_1.ts
PAD                 x000y059            3.047    f     3.743       1  pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          3.743          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                3.743               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.410               

Slack               : -5.410ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.743ns (cell 8.193ns (93%), net 0.550ns (7%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y051z2          0.146    r     0.146          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[0]_syn_3.q[0]
net (fo=8)                              0.550          0.696          net: u2_ram/u2_wrrd/sdr_t_dup_13,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_7.ts
PAD                 x000y059            3.047    f     3.743       1  pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          3.743          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                3.743               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.410               

Slack               : -5.380ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.713    f     3.713          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.713    f     3.713          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_18.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y020            3.713    f     3.713          pin: sdram_syn_18.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[23],  NOFILE(0)
                                                                      pin: sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_19.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y017            3.713    f     3.713          pin: sdram_syn_19.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[22],  NOFILE(0)
                                                                      pin: sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_20.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y014            3.713    f     3.713          pin: sdram_syn_20.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[21],  NOFILE(0)
                                                                      pin: sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_21.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y014            3.713    f     3.713          pin: sdram_syn_21.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[20],  NOFILE(0)
                                                                      pin: sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_22.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y008            3.713    f     3.713          pin: sdram_syn_22.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[19],  NOFILE(0)
                                                                      pin: sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               

Slack               : -5.380ns
Begin Point         : sdram_syn_23.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y008            3.713    f     3.713          pin: sdram_syn_23.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[18],  NOFILE(0)
                                                                      pin: sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.380               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[18]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[18]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y008z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[18]_syn_3.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_22.ts
PAD                 x000y008            1.924    r     2.183       1  pin: sdram_syn_22.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[19],  NOFILE(0)
                                                                      pin: sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[18]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[18]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y008z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[18]_syn_3.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_20,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_23.ts
PAD                 x000y008            1.924    r     2.183       1  pin: sdram_syn_23.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[18],  NOFILE(0)
                                                                      pin: sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_58.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[27] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_58.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_58.q[0]
net (fo=5)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_31.ts
PAD                 x040y011            1.924    r     2.183       1  pin: sdram_syn_31.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[27],  NOFILE(0)
                                                                      pin: sdram.dq[27]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_56.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[26] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_56.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y014z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_56.q[0]
net (fo=1)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_8,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_32.ts
PAD                 x040y014            1.924    r     2.183       1  pin: sdram_syn_32.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[26],  NOFILE(0)
                                                                      pin: sdram.dq[26]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_46.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[25] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_46.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y020z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_46.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_16,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_33.ts
PAD                 x040y020            1.924    r     2.183       1  pin: sdram_syn_33.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[25],  NOFILE(0)
                                                                      pin: sdram.dq[25]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_46.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[24] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_46.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y020z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_46.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_16,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_34.ts
PAD                 x040y020            1.924    r     2.183       1  pin: sdram_syn_34.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[24],  NOFILE(0)
                                                                      pin: sdram.dq[24]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_49.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_49.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y044z0          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_49.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_14,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_47.ts
PAD                 x040y044            1.924    r     2.183       1  pin: sdram_syn_47.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[8],  NOFILE(0)
                                                                      pin: sdram.dq[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_49.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_49.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y044z0          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_49.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_14,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_48.ts
PAD                 x040y044            1.924    r     2.183       1  pin: sdram_syn_48.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[9],  NOFILE(0)
                                                                      pin: sdram.dq[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[14] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y056z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_52.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_54.ts
PAD                 x040y056            1.924    r     2.183       1  pin: sdram_syn_54.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[14],  NOFILE(0)
                                                                      pin: sdram.dq[14]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               

Slack               : 6.516ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[15] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y056z2          0.109    f     0.109          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_52.q[0]
net (fo=2)                              0.150          0.259          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_55.ts
PAD                 x040y056            1.924    r     2.183       1  pin: sdram_syn_55.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[15],  NOFILE(0)
                                                                      pin: sdram.dq[15]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.516               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     12.586ns
Fmax           :     79.453MHz

Statistics:
Max            : SWNS     -2.960ns, STNS    -94.720ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      5.150ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.960ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[0]
net (fo=0)                              0.000          8.333          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[6]
net (fo=0)                              0.000          8.333          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[7]
net (fo=0)                              0.000          8.333          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[1]
net (fo=0)                              0.000          8.333          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[23]
net (fo=0)                              0.000          8.333          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[22]
net (fo=0)                              0.000          8.333          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[21]
net (fo=0)                              0.000          8.333          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[20]
net (fo=0)                              0.000          8.333          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[19]
net (fo=0)                              0.000          8.333          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          8.333          pin: sdram.dq[18]
net (fo=0)                              0.000          8.333          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.150ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[0]
net (fo=0)                              0.000          4.333          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[6]
net (fo=0)                              0.000          4.333          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[7]
net (fo=0)                              0.000          4.333          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[1]
net (fo=0)                              0.000          4.333          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[23]
net (fo=0)                              0.000          4.333          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[22]
net (fo=0)                              0.000          4.333          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[21]
net (fo=0)                              0.000          4.333          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[20]
net (fo=0)                              0.000          4.333          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[19]
net (fo=0)                              0.000          4.333          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          4.333          pin: sdram.dq[18]
net (fo=0)                              0.000          4.333          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)         x000y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=635)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               




