

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Tue May 28 19:22:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read    |     1033|     1033|        11|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     171|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     171|    144|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_111_p2                  |         +|   0|  0|  12|          11|           1|
    |ap_block_state10_pp0_stage0_iter9   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_254                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_326                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_105_p2                 |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  40|          30|          22|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   11|         22|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|   11|         22|
    |input_stream_blk_n       |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |first_iter_0_reg_85               |   1|   0|    1|          0|
    |gmem_addr_read_reg_150            |   8|   0|    8|          0|
    |i_fu_56                           |  11|   0|   11|          0|
    |icmp_ln41_reg_140                 |   1|   0|    1|          0|
    |input_read_reg_135                |  64|   0|   64|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln41_reg_140                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 171|  32|  108|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|m_axi_gmem_AWVALID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR            |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID              |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN             |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE            |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK            |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE           |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT            |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS             |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA             |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID               |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR            |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID              |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN             |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE            |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK            |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE           |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT            |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS             |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA             |   in|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST             |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID               |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM          |   in|   11|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER             |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP             |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP             |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID               |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER             |   in|    1|       m_axi|          gmem|       pointer|
|input_stream_din             |  out|    8|     ap_fifo|  input_stream|       pointer|
|input_stream_num_data_valid  |   in|    3|     ap_fifo|  input_stream|       pointer|
|input_stream_fifo_cap        |   in|    3|     ap_fifo|  input_stream|       pointer|
|input_stream_full_n          |   in|    1|     ap_fifo|  input_stream|       pointer|
|input_stream_write           |  out|    1|     ap_fifo|  input_stream|       pointer|
|input_r                      |   in|   64|     ap_none|       input_r|        scalar|
+-----------------------------+-----+-----+------------+--------------+--------------+

