// Seed: 1448472321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd32,
    parameter id_7 = 32'd86,
    parameter id_8 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [id_7 : id_5] _id_8;
  wire  [  id_8 : -1] id_9;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_3,
      id_4,
      id_3
  );
endmodule
