{
  "module_name": "gc_9_4_1_offset.h",
  "hash_id": "be87c6a7a032dfa1a078656884e9e6559cde681833d594f9d5539de6c5c778a1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_1_offset.h",
  "human_readable_source": " \n#ifndef _gc_9_4_1_OFFSET_HEADER\n#define _gc_9_4_1_OFFSET_HEADER\n\n\n\n#define mmGRBM_CNTL                                                                                    0x0000\n#define mmGRBM_CNTL_BASE_IDX                                                                           0\n#define mmGRBM_SKEW_CNTL                                                                               0x0001\n#define mmGRBM_SKEW_CNTL_BASE_IDX                                                                      0\n#define mmGRBM_STATUS2                                                                                 0x0002\n#define mmGRBM_STATUS2_BASE_IDX                                                                        0\n#define mmGRBM_PWR_CNTL                                                                                0x0003\n#define mmGRBM_PWR_CNTL_BASE_IDX                                                                       0\n#define mmGRBM_STATUS                                                                                  0x0004\n#define mmGRBM_STATUS_BASE_IDX                                                                         0\n#define mmGRBM_STATUS_SE0                                                                              0x0005\n#define mmGRBM_STATUS_SE0_BASE_IDX                                                                     0\n#define mmGRBM_STATUS_SE1                                                                              0x0006\n#define mmGRBM_STATUS_SE1_BASE_IDX                                                                     0\n#define mmGRBM_SOFT_RESET                                                                              0x0008\n#define mmGRBM_SOFT_RESET_BASE_IDX                                                                     0\n#define mmGRBM_GFX_CLKEN_CNTL                                                                          0x000c\n#define mmGRBM_GFX_CLKEN_CNTL_BASE_IDX                                                                 0\n#define mmGRBM_WAIT_IDLE_CLOCKS                                                                        0x000d\n#define mmGRBM_WAIT_IDLE_CLOCKS_BASE_IDX                                                               0\n#define mmGRBM_STATUS_SE2                                                                              0x000e\n#define mmGRBM_STATUS_SE2_BASE_IDX                                                                     0\n#define mmGRBM_STATUS_SE3                                                                              0x000f\n#define mmGRBM_STATUS_SE3_BASE_IDX                                                                     0\n#define mmGRBM_READ_ERROR                                                                              0x0016\n#define mmGRBM_READ_ERROR_BASE_IDX                                                                     0\n#define mmGRBM_READ_ERROR2                                                                             0x0017\n#define mmGRBM_READ_ERROR2_BASE_IDX                                                                    0\n#define mmGRBM_INT_CNTL                                                                                0x0018\n#define mmGRBM_INT_CNTL_BASE_IDX                                                                       0\n#define mmGRBM_TRAP_OP                                                                                 0x0019\n#define mmGRBM_TRAP_OP_BASE_IDX                                                                        0\n#define mmGRBM_TRAP_ADDR                                                                               0x001a\n#define mmGRBM_TRAP_ADDR_BASE_IDX                                                                      0\n#define mmGRBM_TRAP_ADDR_MSK                                                                           0x001b\n#define mmGRBM_TRAP_ADDR_MSK_BASE_IDX                                                                  0\n#define mmGRBM_TRAP_WD                                                                                 0x001c\n#define mmGRBM_TRAP_WD_BASE_IDX                                                                        0\n#define mmGRBM_TRAP_WD_MSK                                                                             0x001d\n#define mmGRBM_TRAP_WD_MSK_BASE_IDX                                                                    0\n#define mmGRBM_DSM_BYPASS                                                                              0x001e\n#define mmGRBM_DSM_BYPASS_BASE_IDX                                                                     0\n#define mmGRBM_WRITE_ERROR                                                                             0x001f\n#define mmGRBM_WRITE_ERROR_BASE_IDX                                                                    0\n#define mmGRBM_IOV_ERROR                                                                               0x0020\n#define mmGRBM_IOV_ERROR_BASE_IDX                                                                      0\n#define mmGRBM_CHIP_REVISION                                                                           0x0021\n#define mmGRBM_CHIP_REVISION_BASE_IDX                                                                  0\n#define mmGRBM_GFX_CNTL                                                                                0x0022\n#define mmGRBM_GFX_CNTL_BASE_IDX                                                                       0\n#define mmGRBM_RSMU_CFG                                                                                0x0023\n#define mmGRBM_RSMU_CFG_BASE_IDX                                                                       0\n#define mmGRBM_IH_CREDIT                                                                               0x0024\n#define mmGRBM_IH_CREDIT_BASE_IDX                                                                      0\n#define mmGRBM_PWR_CNTL2                                                                               0x0025\n#define mmGRBM_PWR_CNTL2_BASE_IDX                                                                      0\n#define mmGRBM_UTCL2_INVAL_RANGE_START                                                                 0x0026\n#define mmGRBM_UTCL2_INVAL_RANGE_START_BASE_IDX                                                        0\n#define mmGRBM_UTCL2_INVAL_RANGE_END                                                                   0x0027\n#define mmGRBM_UTCL2_INVAL_RANGE_END_BASE_IDX                                                          0\n#define mmGRBM_RSMU_READ_ERROR                                                                         0x0028\n#define mmGRBM_RSMU_READ_ERROR_BASE_IDX                                                                0\n#define mmGRBM_CHICKEN_BITS                                                                            0x0029\n#define mmGRBM_CHICKEN_BITS_BASE_IDX                                                                   0\n#define mmGRBM_FENCE_RANGE0                                                                            0x002a\n#define mmGRBM_FENCE_RANGE0_BASE_IDX                                                                   0\n#define mmGRBM_FENCE_RANGE1                                                                            0x002b\n#define mmGRBM_FENCE_RANGE1_BASE_IDX                                                                   0\n#define mmGRBM_NOWHERE                                                                                 0x003f\n#define mmGRBM_NOWHERE_BASE_IDX                                                                        0\n#define mmGRBM_SCRATCH_REG0                                                                            0x0040\n#define mmGRBM_SCRATCH_REG0_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG1                                                                            0x0041\n#define mmGRBM_SCRATCH_REG1_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG2                                                                            0x0042\n#define mmGRBM_SCRATCH_REG2_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG3                                                                            0x0043\n#define mmGRBM_SCRATCH_REG3_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG4                                                                            0x0044\n#define mmGRBM_SCRATCH_REG4_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG5                                                                            0x0045\n#define mmGRBM_SCRATCH_REG5_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG6                                                                            0x0046\n#define mmGRBM_SCRATCH_REG6_BASE_IDX                                                                   0\n#define mmGRBM_SCRATCH_REG7                                                                            0x0047\n#define mmGRBM_SCRATCH_REG7_BASE_IDX                                                                   0\n\n\n\n#define mmCPF_EDC_TAG_CNT                                                                              0x1189\n#define mmCPF_EDC_TAG_CNT_BASE_IDX                                                                     0\n#define mmCPF_EDC_ROQ_CNT                                                                              0x118a\n#define mmCPF_EDC_ROQ_CNT_BASE_IDX                                                                     0\n#define mmCPG_EDC_TAG_CNT                                                                              0x118b\n#define mmCPG_EDC_TAG_CNT_BASE_IDX                                                                     0\n#define mmCPG_EDC_DMA_CNT                                                                              0x118d\n#define mmCPG_EDC_DMA_CNT_BASE_IDX                                                                     0\n#define mmCPC_EDC_SCRATCH_CNT                                                                          0x118e\n#define mmCPC_EDC_SCRATCH_CNT_BASE_IDX                                                                 0\n#define mmCPC_EDC_UCODE_CNT                                                                            0x118f\n#define mmCPC_EDC_UCODE_CNT_BASE_IDX                                                                   0\n#define mmDC_EDC_STATE_CNT                                                                             0x1191\n#define mmDC_EDC_STATE_CNT_BASE_IDX                                                                    0\n#define mmDC_EDC_CSINVOC_CNT                                                                           0x1192\n#define mmDC_EDC_CSINVOC_CNT_BASE_IDX                                                                  0\n#define mmDC_EDC_RESTORE_CNT                                                                           0x1193\n#define mmDC_EDC_RESTORE_CNT_BASE_IDX                                                                  0\n\n\n\n#define mmGDS_EDC_CNT                                                                                  0x05c5\n#define mmGDS_EDC_CNT_BASE_IDX                                                                         0\n#define mmGDS_EDC_GRBM_CNT                                                                             0x05c6\n#define mmGDS_EDC_GRBM_CNT_BASE_IDX                                                                    0\n#define mmGDS_EDC_OA_DED                                                                               0x05c7\n#define mmGDS_EDC_OA_DED_BASE_IDX                                                                      0\n#define mmGDS_EDC_OA_PHY_CNT                                                                           0x05cb\n#define mmGDS_EDC_OA_PHY_CNT_BASE_IDX                                                                  0\n#define mmGDS_EDC_OA_PIPE_CNT                                                                          0x05cc\n#define mmGDS_EDC_OA_PIPE_CNT_BASE_IDX                                                                 0\n\n\n\n#define mmSPI_EDC_CNT                                                                                  0x0445\n#define mmSPI_EDC_CNT_BASE_IDX                                                                         0\n\n\n\n#define mmSQC_EDC_CNT2                                                                                 0x032c\n#define mmSQC_EDC_CNT2_BASE_IDX                                                                        0\n#define mmSQC_EDC_CNT3                                                                                 0x032d\n#define mmSQC_EDC_CNT3_BASE_IDX                                                                        0\n#define mmSQC_EDC_PARITY_CNT3                                                                          0x032e\n#define mmSQC_EDC_PARITY_CNT3_BASE_IDX                                                                 0\n#define mmSQC_EDC_CNT                                                                                  0x03a2\n#define mmSQC_EDC_CNT_BASE_IDX                                                                         0\n#define mmSQ_EDC_SEC_CNT                                                                               0x03a3\n#define mmSQ_EDC_SEC_CNT_BASE_IDX                                                                      0\n#define mmSQ_EDC_DED_CNT                                                                               0x03a4\n#define mmSQ_EDC_DED_CNT_BASE_IDX                                                                      0\n#define mmSQ_EDC_INFO                                                                                  0x03a5\n#define mmSQ_EDC_INFO_BASE_IDX                                                                         0\n#define mmSQ_EDC_CNT                                                                                   0x03a6\n#define mmSQ_EDC_CNT_BASE_IDX                                                                          0\n\n\n\n#define mmTA_EDC_CNT                                                                                   0x0586\n#define mmTA_EDC_CNT_BASE_IDX                                                                          0\n\n\n\n#define mmTCP_EDC_CNT                                                                                  0x0b17\n#define mmTCP_EDC_CNT_BASE_IDX                                                                         0\n#define mmTCP_EDC_CNT_NEW                                                                              0x0b18\n#define mmTCP_EDC_CNT_NEW_BASE_IDX                                                                     0\n#define mmTCP_ATC_EDC_GATCL1_CNT                                                                       0x12b1\n#define mmTCP_ATC_EDC_GATCL1_CNT_BASE_IDX                                                              0\n#define mmTCI_EDC_CNT                                                                                  0x0b60\n#define mmTCI_EDC_CNT_BASE_IDX                                                                         0\n#define mmTCC_EDC_CNT                                                                                  0x0b82\n#define mmTCC_EDC_CNT_BASE_IDX                                                                         0\n#define mmTCC_EDC_CNT2                                                                                 0x0b83\n#define mmTCC_EDC_CNT2_BASE_IDX                                                                        0\n#define mmTCA_EDC_CNT                                                                                  0x0bc5\n#define mmTCA_EDC_CNT_BASE_IDX                                                                         0\n\n\n\n#define mmTD_EDC_CNT                                                                                   0x052e\n#define mmTD_EDC_CNT_BASE_IDX                                                                          0\n#define mmTA_EDC_CNT                                                                                   0x0586\n#define mmTA_EDC_CNT_BASE_IDX                                                                          0\n\n\n\n#define mmGCEA_EDC_CNT                                                                                 0x0706\n#define mmGCEA_EDC_CNT_BASE_IDX                                                                        0\n#define mmGCEA_EDC_CNT2                                                                                0x0707\n#define mmGCEA_EDC_CNT2_BASE_IDX                                                                       0\n#define mmGCEA_EDC_CNT3                                                                                0x071b\n#define mmGCEA_EDC_CNT3_BASE_IDX                                                                       0\n#define mmGCEA_ERR_STATUS                                                                              0x0712\n#define mmGCEA_ERR_STATUS_BASE_IDX                                                                     0\n\n\n\n#define mmSCRATCH_REG0                                                                                 0x2040\n#define mmSCRATCH_REG0_BASE_IDX                                                                        1\n#define mmSCRATCH_REG1                                                                                 0x2041\n#define mmSCRATCH_REG1_BASE_IDX                                                                        1\n#define mmSCRATCH_REG2                                                                                 0x2042\n#define mmSCRATCH_REG2_BASE_IDX                                                                        1\n#define mmSCRATCH_REG3                                                                                 0x2043\n#define mmSCRATCH_REG3_BASE_IDX                                                                        1\n#define mmSCRATCH_REG4                                                                                 0x2044\n#define mmSCRATCH_REG4_BASE_IDX                                                                        1\n#define mmSCRATCH_REG5                                                                                 0x2045\n#define mmSCRATCH_REG5_BASE_IDX                                                                        1\n#define mmSCRATCH_REG6                                                                                 0x2046\n#define mmSCRATCH_REG6_BASE_IDX                                                                        1\n#define mmSCRATCH_REG7                                                                                 0x2047\n#define mmSCRATCH_REG7_BASE_IDX                                                                        1\n#define mmGRBM_GFX_INDEX                                                                               0x2200\n#define mmGRBM_GFX_INDEX_BASE_IDX                                                                      1\n\n\n\n#define mmATC_L2_CACHE_4K_DSM_INDEX                                                                    0x080e\n#define mmATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX                                                           0\n#define mmATC_L2_CACHE_2M_DSM_INDEX                                                                    0x080f\n#define mmATC_L2_CACHE_2M_DSM_INDEX_BASE_IDX                                                           0\n#define mmATC_L2_CACHE_4K_DSM_CNTL                                                                     0x0810\n#define mmATC_L2_CACHE_4K_DSM_CNTL_BASE_IDX                                                            0\n#define mmATC_L2_CACHE_2M_DSM_CNTL                                                                     0x0811\n#define mmATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX                                                            0\n\n\n\n#define mmVML2_MEM_ECC_INDEX                                                                           0x0860\n#define mmVML2_MEM_ECC_INDEX_BASE_IDX                                                                  0\n#define mmVML2_WALKER_MEM_ECC_INDEX                                                                    0x0861\n#define mmVML2_WALKER_MEM_ECC_INDEX_BASE_IDX                                                           0\n#define mmUTCL2_MEM_ECC_INDEX                                                                          0x0862\n#define mmUTCL2_MEM_ECC_INDEX_BASE_IDX                                                                 0\n\n#define mmVML2_MEM_ECC_CNTL                                                                            0x0863\n#define mmVML2_MEM_ECC_CNTL_BASE_IDX                                                                   0\n#define mmVML2_WALKER_MEM_ECC_CNTL                                                                     0x0864\n#define mmVML2_WALKER_MEM_ECC_CNTL_BASE_IDX                                                            0\n#define mmUTCL2_MEM_ECC_CNTL                                                                           0x0865\n#define mmUTCL2_MEM_ECC_CNTL_BASE_IDX                                                                  0\n\n\n\n#define mmRLC_EDC_CNT                                                                                  0x4d40\n#define mmRLC_EDC_CNT_BASE_IDX                                                                         1\n#define mmRLC_EDC_CNT2                                                                                 0x4d41\n#define mmRLC_EDC_CNT2_BASE_IDX                                                                        1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}