ARM MP+PPO451
"Fre DMBdWW Rfe PosRW PosWR PosRR DpAddrdR PosRR DpCtrlIsbdR"
Cycle=Rfe PosRW PosWR PosRR DpAddrdR PosRR DpCtrlIsbdR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR PosRW PosRR DMBdWW DpAddrdR DpCtrlIsbdR
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe PosRW PosWR PosRR DpAddrdR PosRR DpCtrlIsbdR
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0            | P1               ;
 MOV R0, #1    | LDR R0, [%y1]    ;
 STR R0, [%x0] | MOV R1, #2       ;
 DMB           | STR R1, [%y1]    ;
 MOV R1, #1    | LDR R2, [%y1]    ;
 STR R1, [%y0] | LDR R3, [%y1]    ;
               | EOR R4,R3,R3     ;
               | LDR R5, [R4,%z1] ;
               | LDR R6, [%z1]    ;
               | CMP R6, R6       ;
               | BNE LC00         ;
               | LC00:            ;
               | ISB              ;
               | LDR R7, [%x1]    ;
exists
(y=2 /\ 1:R0=1 /\ 1:R7=0)
