(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2019-02-25T18:45:34Z")
 (DESIGN "ext_pim")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ext_pim")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ACS_Tx\(0\).pad_out ACS_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_TIMER\:TimerUDB\:sT8\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT CR_Tx\(0\).pad_out CR_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM.ctw_int isr_Sleep.interrupt (2.665:2.665:2.665))
    (INTERCONNECT ClockBlock.clk_bus_glb ACS_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ACS_Rx\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CR_Rx\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CR_Rx\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb EZI2CPin\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb EZI2CPin\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb EZI2CPin\(1\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb LEDG_IN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb LEDR_IN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_1616_local__SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Pin_WD0\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Pin_WD0\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Pin_WD1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Pin_WD1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb REED_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb REED_2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RESET_SWBTN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL_RTC\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL_RTC\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA_RTC\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA_RTC\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SOUND_IN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SW_Rst\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SW_Rst\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb TAMPER_IN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:HalfDuplexSend_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb EZI2CPin\(1\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_TIMER\:TimerUDB\:sT8\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OptSelect\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Tamper_Timer_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb UART_TIMER_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Timeout_Timer_Isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_F2F_edge.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_ACS\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSDPReaderTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_keepalive.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\EZI2Cs\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_SW_Rst.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_READER_rx.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_50us.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pulse_50us\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pulse_50us\:TimerUDB\:sT8\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Sleep.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_Master\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_Master\:bI2C_UDB\:Master\:ClkGen\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_WD_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT EZI2CPin\(0\).pad_out EZI2CPin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT EZI2CPin\(1\).pad_out EZI2CPin\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_9 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_8 (2.813:2.813:2.813))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_11 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (2.813:2.813:2.813))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_8 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_7 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_10 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_6 (2.807:2.807:2.807))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_9 (2.793:2.793:2.793))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (2.807:2.807:2.807))
    (INTERCONNECT MODIN2_0.q MODIN2_0.main_8 (2.623:2.623:2.623))
    (INTERCONNECT MODIN2_0.q MODIN2_1.main_9 (2.623:2.623:2.623))
    (INTERCONNECT MODIN2_0.q \\UART_ACS\:BUART\:rx_postpoll\\.main_1 (3.408:3.408:3.408))
    (INTERCONNECT MODIN2_0.q \\UART_ACS\:BUART\:rx_state_0\\.main_7 (3.402:3.402:3.402))
    (INTERCONNECT MODIN2_0.q \\UART_ACS\:BUART\:rx_status_3\\.main_6 (3.408:3.408:3.408))
    (INTERCONNECT MODIN2_1.q MODIN2_1.main_8 (2.944:2.944:2.944))
    (INTERCONNECT MODIN2_1.q \\UART_ACS\:BUART\:rx_postpoll\\.main_0 (3.714:3.714:3.714))
    (INTERCONNECT MODIN2_1.q \\UART_ACS\:BUART\:rx_state_0\\.main_6 (3.715:3.715:3.715))
    (INTERCONNECT MODIN2_1.q \\UART_ACS\:BUART\:rx_status_3\\.main_5 (3.714:3.714:3.714))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_ACS\:BUART\:rx_state_2\\.main_9 (8.431:8.431:8.431))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_ACS\:BUART\:rx_state_2_split\\.main_10 (7.909:7.909:7.909))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_ACS\:BUART\:txn_split\\.main_11 (8.388:8.388:8.388))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_ACS\:BUART\:rx_load_fifo\\.main_8 (2.652:2.652:2.652))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_ACS\:BUART\:rx_state_0\\.main_10 (2.652:2.652:2.652))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_ACS\:BUART\:rx_state_2\\.main_8 (7.419:7.419:7.419))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_ACS\:BUART\:rx_state_2_split\\.main_9 (7.940:7.940:7.940))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_ACS\:BUART\:rx_state_3\\.main_8 (7.419:7.419:7.419))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_ACS\:BUART\:txn_split\\.main_10 (7.950:7.950:7.950))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_ACS\:BUART\:rx_load_fifo\\.main_7 (2.340:2.340:2.340))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_ACS\:BUART\:rx_state_0\\.main_9 (2.340:2.340:2.340))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_ACS\:BUART\:rx_state_2\\.main_7 (5.815:5.815:5.815))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_ACS\:BUART\:rx_state_2_split\\.main_8 (5.817:5.817:5.817))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_ACS\:BUART\:rx_state_3\\.main_7 (5.815:5.815:5.815))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_ACS\:BUART\:txn_split\\.main_9 (5.796:5.796:5.796))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_ACS\:BUART\:rx_load_fifo\\.main_6 (6.290:6.290:6.290))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_ACS\:BUART\:rx_state_0\\.main_8 (6.290:6.290:6.290))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_ACS\:BUART\:rx_state_2\\.main_6 (7.085:7.085:7.085))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_ACS\:BUART\:rx_state_2_split\\.main_7 (7.080:7.080:7.080))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_ACS\:BUART\:rx_state_3\\.main_6 (7.085:7.085:7.085))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_ACS\:BUART\:txn_split\\.main_8 (7.074:7.074:7.074))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_1512.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_1513.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_1532.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 WD0_dbnc.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\D0_debounce\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_103.q isr_SW_Rst.interrupt (8.663:8.663:8.663))
    (INTERCONNECT \\OptSelect\:Sync\:ctrl_reg\\.control_1 Net_1841.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\OptSelect\:Sync\:ctrl_reg\\.control_1 Net_2189.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\OptSelect\:Sync\:ctrl_reg\\.control_1 \\UART_1\:BUART\:rx_last\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_TIMER\:TimerUDB\:rstSts\:stsreg\\.interrupt UART_TIMER_ISR.interrupt (5.015:5.015:5.015))
    (INTERCONNECT Net_1356.q ACS_Tx\(0\).pin_input (5.719:5.719:5.719))
    (INTERCONNECT ACS_Rx\(0\).fb ACS_Rx\(0\)_SYNC.in (5.914:5.914:5.914))
    (INTERCONNECT ACS_Rx\(0\).fb SW1\(0\).pin_input (8.368:8.368:8.368))
    (INTERCONNECT ACS_Rx\(0\)_SYNC.out MODIN2_0.main_9 (3.969:3.969:3.969))
    (INTERCONNECT ACS_Rx\(0\)_SYNC.out MODIN2_1.main_10 (3.969:3.969:3.969))
    (INTERCONNECT ACS_Rx\(0\)_SYNC.out \\UART_ACS\:BUART\:rx_last\\.main_0 (3.219:3.219:3.219))
    (INTERCONNECT ACS_Rx\(0\)_SYNC.out \\UART_ACS\:BUART\:rx_postpoll\\.main_2 (3.219:3.219:3.219))
    (INTERCONNECT ACS_Rx\(0\)_SYNC.out \\UART_ACS\:BUART\:rx_state_0\\.main_11 (4.873:4.873:4.873))
    (INTERCONNECT ACS_Rx\(0\)_SYNC.out \\UART_ACS\:BUART\:rx_state_2_split\\.main_11 (3.217:3.217:3.217))
    (INTERCONNECT ACS_Rx\(0\)_SYNC.out \\UART_ACS\:BUART\:rx_status_3\\.main_7 (3.219:3.219:3.219))
    (INTERCONNECT Net_1512.q \\FilterReg\:sts\:sts_reg\\.status_0 (4.210:4.210:4.210))
    (INTERCONNECT Net_1513.q \\FilterReg\:sts\:sts_reg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT Net_1532.q isr_F2F_edge.interrupt (5.908:5.908:5.908))
    (INTERCONNECT \\Tamper_Timer\:TimerHW\\.irq Tamper_Timer_ISR.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Pulse_50us\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Pulse_50us\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Pulse_50us\:TimerUDB\:sT8\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_1610.q TX_EN\(0\).pin_input (6.252:6.252:6.252))
    (INTERCONNECT Net_1613.q CR_Tx\(0\).pin_input (5.382:5.382:5.382))
    (INTERCONNECT ClockBlock.aclk_0 Net_1616_local__SYNC.in (6.641:6.641:6.641))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:HalfDuplexSend_last\\.clk_en (4.968:4.968:4.968))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:pollcount_0\\.clk_en (7.832:7.832:7.832))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:pollcount_1\\.clk_en (7.832:7.832:7.832))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_bitclk\\.clk_en (8.065:8.065:8.065))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_last\\.clk_en (3.443:3.443:3.443))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_load_fifo\\.clk_en (3.443:3.443:3.443))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_state_0\\.clk_en (3.443:3.443:3.443))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_state_1\\.clk_en (5.841:5.841:5.841))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_state_2\\.clk_en (4.968:4.968:4.968))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_state_3\\.clk_en (4.968:4.968:4.968))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_state_stop1_reg\\.clk_en (8.065:8.065:8.065))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:rx_status_3\\.clk_en (4.968:4.968:4.968))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.clk_en (4.968:4.968:4.968))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:sRX\:RxBitCounter\\.clk_en (5.841:5.841:5.841))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.clk_en (4.968:4.968:4.968))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:sRX\:RxSts\\.clk_en (7.832:7.832:7.832))
    (INTERCONNECT Net_1616_local__SYNC.out \\UART_READER\:BUART\:txn\\.clk_en (5.841:5.841:5.841))
    (INTERCONNECT CR_Rx\(0\).fb CR_Rx\(0\)_SYNC.in (4.616:4.616:4.616))
    (INTERCONNECT CR_Rx\(0\)_SYNC.out \\UART_READER\:BUART\:pollcount_0\\.main_9 (3.891:3.891:3.891))
    (INTERCONNECT CR_Rx\(0\)_SYNC.out \\UART_READER\:BUART\:pollcount_1\\.main_10 (3.891:3.891:3.891))
    (INTERCONNECT CR_Rx\(0\)_SYNC.out \\UART_READER\:BUART\:rx_last\\.main_0 (8.562:8.562:8.562))
    (INTERCONNECT CR_Rx\(0\)_SYNC.out \\UART_READER\:BUART\:rx_postpoll\\.main_2 (7.914:7.914:7.914))
    (INTERCONNECT CR_Rx\(0\)_SYNC.out \\UART_READER\:BUART\:rx_state_0\\.main_11 (8.562:8.562:8.562))
    (INTERCONNECT CR_Rx\(0\)_SYNC.out \\UART_READER\:BUART\:rx_state_2_split\\.main_11 (8.575:8.575:8.575))
    (INTERCONNECT CR_Rx\(0\)_SYNC.out \\UART_READER\:BUART\:rx_status_3\\.main_7 (8.475:8.475:8.475))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxSts\\.interrupt \\UART_ACS\:RXInternalInterrupt\\.interrupt (7.143:7.143:7.143))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_keepalive.interrupt (7.916:7.916:7.916))
    (INTERCONNECT SW_Rst\(0\).fb SW_Rst\(0\)_SYNC.in (7.965:7.965:7.965))
    (INTERCONNECT SW_Rst\(0\)_SYNC.out \\Debtn\:DEBOUNCER\[0\]\:d_sync_0\\.main_0 (2.248:2.248:2.248))
    (INTERCONNECT Net_1841.q \\UART_1\:BUART\:rx_markspace_pre\\.main_0 (3.068:3.068:3.068))
    (INTERCONNECT Net_1841.q \\UART_1\:BUART\:rx_parity_bit\\.main_0 (4.005:4.005:4.005))
    (INTERCONNECT Net_1841.q \\UART_1\:BUART\:rx_parity_error_pre\\.main_0 (3.077:3.077:3.077))
    (INTERCONNECT Net_1841.q \\UART_1\:BUART\:rx_state_0\\.main_0 (3.068:3.068:3.068))
    (INTERCONNECT Net_1841.q \\UART_1\:BUART\:rx_state_2\\.main_0 (3.048:3.048:3.048))
    (INTERCONNECT Net_1841.q \\UART_1\:BUART\:rx_status_3\\.main_0 (4.005:4.005:4.005))
    (INTERCONNECT Net_1841.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (3.071:3.071:3.071))
    (INTERCONNECT \\Timeout_Timer\:TimerHW\\.irq Timeout_Timer_Isr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxSts\\.interrupt isr_READER_rx.interrupt (7.746:7.746:7.746))
    (INTERCONNECT \\Pulse_50us\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_50us.interrupt (8.527:8.527:8.527))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN2_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN2_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1610.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:HalfDuplexSend_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\UART_ACS\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_2189.q PS_D0\(0\).pin_input (6.332:6.332:6.332))
    (INTERCONNECT Net_2223.q isr_WD_SYNC.interrupt (7.083:7.083:7.083))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_103.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_77.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_78.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Debtn\:DEBOUNCER\[0\]\:d_sync_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Debtn\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_77.q \\FltrReg\:sts\:sts_reg\\.status_0 (2.867:2.867:2.867))
    (INTERCONNECT Net_78.q \\FltrReg\:sts\:sts_reg\\.status_1 (2.868:2.868:2.868))
    (INTERCONNECT \\OptSelect\:Sync\:ctrl_reg\\.control_0 Net_2189.main_2 (2.309:2.309:2.309))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\OSDPReaderTimer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\OSDPReaderTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\Status_Reg_HwPort\:sts\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_markspace_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:tx_mark\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT PS_D0\(0\).pad_out PS_D0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_VRef\(0\).pad_out Pin_VRef\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_RTC\(0\).pad_out SCL_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\).pad_out SDA_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SW1\(0\).pad_out SW1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_EN\(0\).pad_out TX_EN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT WD0_dbnc.q Net_1512.main_0 (6.553:6.553:6.553))
    (INTERCONNECT WD0_dbnc.q Net_1513.main_0 (6.553:6.553:6.553))
    (INTERCONNECT WD0_dbnc.q Net_1532.main_0 (6.553:6.553:6.553))
    (INTERCONNECT WD0_dbnc.q Net_1841.main_1 (6.572:6.572:6.572))
    (INTERCONNECT WD0_dbnc.q \\D0_debounce\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (6.553:6.553:6.553))
    (INTERCONNECT WD0_dbnc.q \\UART_1\:BUART\:rx_last\\.main_1 (6.572:6.572:6.572))
    (INTERCONNECT Pin_WD0\(0\).fb Pin_WD0\(0\)_SYNC.in (4.717:4.717:4.717))
    (INTERCONNECT Pin_WD0\(0\)_SYNC.out Net_2223.main_0 (2.310:2.310:2.310))
    (INTERCONNECT Pin_WD0\(0\)_SYNC.out WD0_dbnc.main_0 (2.310:2.310:2.310))
    (INTERCONNECT Pin_WD1\(0\).fb Pin_WD1\(0\)_SYNC.in (5.646:5.646:5.646))
    (INTERCONNECT Pin_WD1\(0\)_SYNC.out Net_2223.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\D0_debounce\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1512.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\D0_debounce\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1513.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\D0_debounce\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1532.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\Debtn\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_103.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\Debtn\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_77.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\Debtn\:DEBOUNCER\[0\]\:d_sync_0\\.q Net_78.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\Debtn\:DEBOUNCER\[0\]\:d_sync_0\\.q \\Debtn\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\Debtn\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_103.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\Debtn\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_77.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\Debtn\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_78.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\EZI2Cs\:I2C_Prim\\.interrupt \\EZI2Cs\:isr\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\EZI2Cs\:I2C_Prim\\.sda_out EZI2CPin\(1\).pin_input (7.376:7.376:7.376))
    (INTERCONNECT \\EZI2Cs\:I2C_Prim\\.scl_out EZI2CPin\(0\).pin_input (7.293:7.293:7.293))
    (INTERCONNECT EZI2CPin\(0\).fb EZI2CPin\(0\)_SYNC.in (5.923:5.923:5.923))
    (INTERCONNECT EZI2CPin\(0\).fb \\EZI2Cs\:I2C_Prim\\.scl_in (9.340:9.340:9.340))
    (INTERCONNECT EZI2CPin\(1\).fb EZI2CPin\(1\)_SYNC.in (6.910:6.910:6.910))
    (INTERCONNECT EZI2CPin\(1\).fb \\EZI2Cs\:I2C_Prim\\.sda_in (9.234:9.234:9.234))
    (INTERCONNECT SCL_RTC\(0\).fb SCL_RTC\(0\)_SYNC.in (4.587:4.587:4.587))
    (INTERCONNECT SCL_RTC\(0\)_SYNC.out \\I2C_Master\:bI2C_UDB\:clk_eq_reg\\.main_1 (7.808:7.808:7.808))
    (INTERCONNECT SCL_RTC\(0\)_SYNC.out \\I2C_Master\:bI2C_UDB\:scl_in_reg\\.main_0 (7.826:7.826:7.826))
    (INTERCONNECT SDA_RTC\(0\).fb SDA_RTC\(0\)_SYNC.in (5.571:5.571:5.571))
    (INTERCONNECT SDA_RTC\(0\)_SYNC.out \\I2C_Master\:bI2C_UDB\:sda_in_reg\\.main_0 (7.453:7.453:7.453))
    (INTERCONNECT SDA_RTC\(0\)_SYNC.out \\I2C_Master\:bI2C_UDB\:status_1\\.main_8 (7.453:7.453:7.453))
    (INTERCONNECT \\I2C_Master\:Net_643_3\\.q SCL_RTC\(0\).pin_input (7.631:7.631:7.631))
    (INTERCONNECT \\I2C_Master\:Net_643_3\\.q \\I2C_Master\:bI2C_UDB\:clk_eq_reg\\.main_0 (3.642:3.642:3.642))
    (INTERCONNECT \\I2C_Master\:Net_643_3\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_8 (3.642:3.642:3.642))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:StsReg\\.interrupt \\I2C_Master\:I2C_IRQ\\.interrupt (8.047:8.047:8.047))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:Net_643_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:Master\:ClkGen\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:clk_eq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:clkgen_tc2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:m_reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:m_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:m_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:m_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:m_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:m_state_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:scl_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:scl_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:scl_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:sda_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:sda_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:sda_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:bI2C_UDB\:status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2C_Master\:sda_x_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.q \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.main_6 (2.304:2.304:2.304))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clk_eq_reg\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_0\\.main_6 (2.292:2.292:2.292))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Master\:ClkGen\:u0\\.cl1_comb \\I2C_Master\:Net_643_3\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:Net_643_3\\.main_7 (2.583:2.583:2.583))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:clkgen_tc2_reg\\.main_1 (4.653:4.653:4.653))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_7 (4.942:4.942:4.942))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.main_6 (2.586:2.586:2.586))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_7 (8.381:8.381:8.381))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_10 (6.789:6.789:6.789))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_1\\.main_7 (7.208:7.208:7.208))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_2\\.main_4 (8.381:8.381:8.381))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_10 (7.464:7.464:7.464))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_10 (2.586:2.586:2.586))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_10 (4.653:4.653:4.653))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2C_Master\:bI2C_UDB\:status_1\\.main_7 (6.287:6.287:6.287))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:clkgen_tc2_reg\\.q \\I2C_Master\:sda_x_wire\\.main_10 (6.979:6.979:6.979))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.main_0 (2.621:2.621:2.621))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_1\\.main_0 (2.621:2.621:2.621))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_0\\.main_0 (3.395:3.395:3.395))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cnt_reset\\.q \\I2C_Master\:Net_643_3\\.main_8 (3.397:3.397:3.397))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cnt_reset\\.q \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.main_2 (3.397:3.397:3.397))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cnt_reset\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_1\\.main_1 (3.397:3.397:3.397))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cnt_reset\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_0\\.main_3 (2.608:2.608:2.608))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_1 \\I2C_Master\:bI2C_UDB\:m_reset\\.main_0 (2.924:2.924:2.924))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_2 (2.320:2.320:2.320))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_2 (3.238:3.238:3.238))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_3 (6.945:6.945:6.945))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_2 (7.441:7.441:7.441))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C_Master\:bI2C_UDB\:m_state_4\\.main_0 (9.765:9.765:9.765))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2C_Master\:sda_x_wire\\.main_1 (9.765:9.765:9.765))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_2 (7.904:7.904:7.904))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_1 (7.967:7.967:7.967))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_1 (5.519:5.519:5.519))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_1 (5.012:5.012:5.012))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_1 (6.673:6.673:6.673))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_0 (6.909:6.909:6.909))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_0 (4.093:4.093:4.093))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_7 \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_0 (6.243:6.243:6.243))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_0\\.q \\I2C_Master\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_0 (4.539:4.539:4.539))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_1\\.q \\I2C_Master\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_1 (2.327:2.327:2.327))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_0\\.q \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.cs_addr_0 (2.308:2.308:2.308))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.cs_addr_1 (3.831:3.831:3.831))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.main_0 (4.411:4.411:4.411))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C_Master\:bI2C_UDB\:status_0\\.main_1 (4.411:4.411:4.411))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2C_Master\:bI2C_UDB\:status_3\\.main_1 (4.411:4.411:4.411))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.main_2 (3.760:3.760:3.760))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_11 (9.404:9.404:9.404))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_11 (7.935:7.935:7.935))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_11 (6.187:6.187:6.187))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_11 (4.857:4.857:4.857))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.q \\I2C_Master\:sda_x_wire\\.main_9 (9.599:9.599:9.599))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:Net_643_3\\.main_6 (7.190:7.190:7.190))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.main_5 (8.015:8.015:8.015))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:clkgen_tc1_reg\\.main_1 (7.190:7.190:7.190))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:clkgen_tc2_reg\\.main_0 (5.921:5.921:5.921))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:lost_arb_reg\\.main_1 (6.180:6.180:6.180))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_6 (11.535:11.535:11.535))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_9 (11.542:11.542:11.542))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:m_state_1\\.main_6 (8.932:8.932:8.932))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:m_state_2\\.main_3 (11.535:11.535:11.535))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_9 (9.956:9.956:9.956))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_9 (8.031:8.031:8.031))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:m_state_4\\.main_5 (13.903:13.903:13.903))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_9 (5.921:5.921:5.921))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:status_0\\.main_6 (6.180:6.180:6.180))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:status_1\\.main_6 (8.006:8.006:8.006))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:status_2\\.main_6 (8.006:8.006:8.006))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:bI2C_UDB\:status_3\\.main_7 (6.180:6.180:6.180))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_reset\\.q \\I2C_Master\:sda_x_wire\\.main_8 (13.903:13.903:13.903))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:Net_643_3\\.main_5 (11.670:11.670:11.670))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_4 (8.712:8.712:8.712))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_0\\.main_5 (8.712:8.712:8.712))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.main_5 (11.123:11.123:11.123))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_5 (3.803:3.803:3.803))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_8 (6.429:6.429:6.429))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:m_state_1\\.main_5 (7.879:7.879:7.879))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_8 (4.774:4.774:4.774))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_8 (11.123:11.123:11.123))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:m_state_4\\.main_4 (4.701:4.701:4.701))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_8 (9.285:9.285:9.285))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:status_1\\.main_5 (6.962:6.962:6.962))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:status_2\\.main_5 (6.962:6.962:6.962))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:status_3\\.main_6 (8.310:8.310:8.310))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:bI2C_UDB\:status_4\\.main_4 (11.123:11.123:11.123))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0\\.q \\I2C_Master\:sda_x_wire\\.main_7 (4.701:4.701:4.701))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.q \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_8 (6.008:6.008:6.008))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:Net_643_3\\.main_4 (8.536:8.536:8.536))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_3 (6.928:6.928:6.928))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_0\\.main_4 (6.928:6.928:6.928))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.main_4 (8.538:8.538:8.538))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_4 (12.077:12.077:12.077))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_7 (12.132:12.132:12.132))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:m_state_1\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_7 (10.749:10.749:10.749))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_7 (8.538:8.538:8.538))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:m_state_4\\.main_3 (12.998:12.998:12.998))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_7 (7.889:7.889:7.889))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:status_0\\.main_5 (8.442:8.442:8.442))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:status_1\\.main_4 (6.029:6.029:6.029))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:status_2\\.main_4 (6.029:6.029:6.029))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:status_3\\.main_5 (8.442:8.442:8.442))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:bI2C_UDB\:status_4\\.main_3 (8.538:8.538:8.538))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_1\\.q \\I2C_Master\:sda_x_wire\\.main_6 (12.998:12.998:12.998))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:Net_643_3\\.main_3 (12.475:12.475:12.475))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_2 (10.883:10.883:10.883))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_0\\.main_3 (10.883:10.883:10.883))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.main_3 (11.903:11.903:11.903))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_3 (6.258:6.258:6.258))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_6 (8.133:8.133:8.133))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:m_state_1\\.main_3 (11.770:11.770:11.770))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:m_state_2\\.main_2 (6.258:6.258:6.258))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_6 (6.365:6.365:6.365))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_6 (11.903:11.903:11.903))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:m_state_4\\.main_2 (4.513:4.513:4.513))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_6 (11.283:11.283:11.283))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:status_0\\.main_4 (11.860:11.860:11.860))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:status_1\\.main_3 (12.773:12.773:12.773))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:status_2\\.main_3 (12.773:12.773:12.773))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:status_3\\.main_4 (11.860:11.860:11.860))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:bI2C_UDB\:status_4\\.main_2 (11.903:11.903:11.903))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2\\.q \\I2C_Master\:sda_x_wire\\.main_5 (4.513:4.513:4.513))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.q \\I2C_Master\:bI2C_UDB\:m_state_2\\.main_5 (2.929:2.929:2.929))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:Net_643_3\\.main_2 (2.788:2.788:2.788))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_1 (4.670:4.670:4.670))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_0\\.main_2 (4.670:4.670:4.670))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_0\\.main_2 (3.871:3.871:3.871))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.main_2 (2.782:2.782:2.782))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_2 (8.319:8.319:8.319))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_5 (7.008:7.008:7.008))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:m_state_1\\.main_2 (5.718:5.718:5.718))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:m_state_2\\.main_1 (8.319:8.319:8.319))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_5 (7.404:7.404:7.404))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_5 (2.782:2.782:2.782))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_5 (4.655:4.655:4.655))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:status_0\\.main_3 (3.885:3.885:3.885))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:status_1\\.main_2 (4.799:4.799:4.799))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:status_2\\.main_2 (4.799:4.799:4.799))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:status_3\\.main_3 (3.885:3.885:3.885))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:bI2C_UDB\:status_4\\.main_1 (2.782:2.782:2.782))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_3\\.q \\I2C_Master\:sda_x_wire\\.main_4 (9.238:9.238:9.238))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:Net_643_3\\.main_1 (16.738:16.738:16.738))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_0 (15.594:15.594:15.594))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_0\\.main_1 (15.594:15.594:15.594))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_0\\.main_1 (14.354:14.354:14.354))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.main_1 (16.738:16.738:16.738))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_1 (5.962:5.962:5.962))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:m_state_0_split\\.main_4 (7.523:7.523:7.523))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:m_state_1\\.main_1 (16.600:16.600:16.600))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:m_state_2\\.main_0 (5.962:5.962:5.962))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_4 (18.442:18.442:18.442))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_4 (16.738:16.738:16.738))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:m_state_4\\.main_1 (2.636:2.636:2.636))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_4 (11.689:11.689:11.689))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:status_0\\.main_2 (11.676:11.676:11.676))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:status_1\\.main_1 (15.682:15.682:15.682))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:status_2\\.main_1 (15.682:15.682:15.682))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:status_3\\.main_2 (11.676:11.676:11.676))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:bI2C_UDB\:status_4\\.main_0 (16.738:16.738:16.738))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4\\.q \\I2C_Master\:sda_x_wire\\.main_3 (2.636:2.636:2.636))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.q \\I2C_Master\:bI2C_UDB\:m_state_4\\.main_6 (6.798:6.798:6.798))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2C_Master\:bI2C_UDB\:status_5\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.main_1 (3.226:3.226:3.226))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_6 (2.300:2.300:2.300))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C_Master\:bI2C_UDB\:scl_in_last2_reg\\.main_0 (3.226:3.226:3.226))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_last_reg\\.q \\I2C_Master\:bI2C_UDB\:status_5\\.main_1 (3.226:3.226:3.226))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_reg\\.q \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.main_0 (3.702:3.702:3.702))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_reg\\.q \\I2C_Master\:bI2C_UDB\:cnt_reset\\.main_5 (2.770:2.770:2.770))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_reg\\.q \\I2C_Master\:bI2C_UDB\:scl_in_last_reg\\.main_0 (2.777:2.777:2.777))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:scl_in_reg\\.q \\I2C_Master\:bI2C_UDB\:status_5\\.main_0 (3.702:3.702:3.702))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.main_4 (2.321:2.321:2.321))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2C_Master\:bI2C_UDB\:status_5\\.main_4 (2.321:2.321:2.321))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C_Master\:bI2C_UDB\:bus_busy_reg\\.main_3 (2.894:2.894:2.894))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C_Master\:bI2C_UDB\:sda_in_last2_reg\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:sda_in_last_reg\\.q \\I2C_Master\:bI2C_UDB\:status_5\\.main_3 (2.894:2.894:2.894))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:sda_in_reg\\.q \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.route_si (2.913:2.913:2.913))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:sda_in_reg\\.q \\I2C_Master\:bI2C_UDB\:sda_in_last_reg\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.so_comb \\I2C_Master\:sda_x_wire\\.main_2 (7.639:7.639:7.639))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_0\\.q \\I2C_Master\:bI2C_UDB\:StsReg\\.status_0 (3.209:3.209:3.209))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_0\\.q \\I2C_Master\:bI2C_UDB\:status_0\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_1\\.q \\I2C_Master\:bI2C_UDB\:StsReg\\.status_1 (2.622:2.622:2.622))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_1\\.q \\I2C_Master\:bI2C_UDB\:status_1\\.main_0 (2.609:2.609:2.609))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_2\\.q \\I2C_Master\:bI2C_UDB\:StsReg\\.status_2 (2.619:2.619:2.619))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_2\\.q \\I2C_Master\:bI2C_UDB\:status_2\\.main_0 (2.606:2.606:2.606))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_3\\.q \\I2C_Master\:bI2C_UDB\:StsReg\\.status_3 (9.767:9.767:9.767))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_3\\.q \\I2C_Master\:bI2C_UDB\:status_3\\.main_0 (6.256:6.256:6.256))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_4\\.q \\I2C_Master\:bI2C_UDB\:StsReg\\.status_4 (3.654:3.654:3.654))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:status_5\\.q \\I2C_Master\:bI2C_UDB\:StsReg\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_Master\:bI2C_UDB\:cs_addr_clkgen_0\\.main_0 (6.055:6.055:6.055))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_Master\:bI2C_UDB\:cs_addr_shifter_1\\.main_0 (6.019:6.019:6.019))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_Master\:bI2C_UDB\:m_state_0\\.main_0 (8.922:8.922:8.922))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_Master\:bI2C_UDB\:m_state_1\\.main_0 (5.492:5.492:5.492))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_Master\:bI2C_UDB\:m_state_2_split\\.main_3 (8.151:8.151:8.151))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_Master\:bI2C_UDB\:m_state_3\\.main_3 (6.019:6.019:6.019))
    (INTERCONNECT \\I2C_Master\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2C_Master\:bI2C_UDB\:m_state_4_split\\.main_3 (5.499:5.499:5.499))
    (INTERCONNECT \\I2C_Master\:sda_x_wire\\.q SDA_RTC\(0\).pin_input (9.349:9.349:9.349))
    (INTERCONNECT \\I2C_Master\:sda_x_wire\\.q \\I2C_Master\:sda_x_wire\\.main_0 (4.975:4.975:4.975))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (7.281:7.281:7.281))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (7.244:7.244:7.244))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSDPReaderTimer\:TimerUDB\:status_tc\\.main_0 (3.420:3.420:3.420))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (6.600:6.600:6.600))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (6.600:6.600:6.600))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\OSDPReaderTimer\:TimerUDB\:status_tc\\.main_1 (8.037:8.037:8.037))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\OSDPReaderTimer\:TimerUDB\:rstSts\:stsreg\\.status_2 (6.288:6.288:6.288))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\OSDPReaderTimer\:TimerUDB\:rstSts\:stsreg\\.status_3 (6.260:6.260:6.260))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:status_tc\\.q \\OSDPReaderTimer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\Pulse_50us\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Pulse_50us\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_1 (3.067:3.067:3.067))
    (INTERCONNECT \\Pulse_50us\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Pulse_50us\:TimerUDB\:status_tc\\.main_0 (3.071:3.071:3.071))
    (INTERCONNECT \\Pulse_50us\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\Pulse_50us\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_0 (2.678:2.678:2.678))
    (INTERCONNECT \\Pulse_50us\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\Pulse_50us\:TimerUDB\:status_tc\\.main_1 (2.672:2.672:2.672))
    (INTERCONNECT \\Pulse_50us\:TimerUDB\:sT8\:timerdp\:u0\\.f0_blk_stat_comb \\Pulse_50us\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.855:2.855:2.855))
    (INTERCONNECT \\Pulse_50us\:TimerUDB\:sT8\:timerdp\:u0\\.f0_bus_stat_comb \\Pulse_50us\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.854:2.854:2.854))
    (INTERCONNECT \\Pulse_50us\:TimerUDB\:status_tc\\.q \\Pulse_50us\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.873:2.873:2.873))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.main_2 (6.410:6.410:6.410))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_2 \\UART_1\:BUART\:tx_mark\\.main_2 (2.897:2.897:2.897))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:rx_load_fifo\\.main_1 (11.692:11.692:11.692))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:rx_markspace_pre\\.main_2 (11.680:11.680:11.680))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:rx_parity_bit\\.main_2 (7.598:7.598:7.598))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:rx_parity_error_pre\\.main_2 (6.704:6.704:6.704))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:rx_state_2\\.main_2 (11.692:11.692:11.692))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:rx_status_2\\.main_1 (6.704:6.704:6.704))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:tx_ctrl_mark_last\\.main_1 (7.598:7.598:7.598))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:tx_mark\\.main_1 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:tx_parity_bit\\.main_1 (6.341:6.341:6.341))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:tx_state_0\\.main_1 (6.426:6.426:6.426))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:tx_state_1\\.main_1 (6.426:6.426:6.426))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:tx_state_2\\.main_1 (3.983:3.983:3.983))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART_1\:BUART\:txn_split\\.main_1 (7.372:7.372:7.372))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:rx_load_fifo\\.main_0 (9.921:9.921:9.921))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:rx_markspace_pre\\.main_1 (9.366:9.366:9.366))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:rx_parity_bit\\.main_1 (8.452:8.452:8.452))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:rx_parity_error_pre\\.main_1 (7.112:7.112:7.112))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:rx_state_2\\.main_1 (9.921:9.921:9.921))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:rx_status_2\\.main_0 (7.112:7.112:7.112))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:tx_ctrl_mark_last\\.main_0 (8.452:8.452:8.452))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:tx_mark\\.main_0 (4.372:4.372:4.372))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:tx_parity_bit\\.main_0 (5.602:5.602:5.602))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:tx_state_0\\.main_0 (5.630:5.630:5.630))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:tx_state_1\\.main_0 (5.630:5.630:5.630))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:tx_state_2\\.main_0 (4.372:4.372:4.372))
    (INTERCONNECT \\UART_1\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART_1\:BUART\:txn_split\\.main_0 (5.628:5.628:5.628))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (3.377:3.377:3.377))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_markspace_pre\\.main_5 (3.396:3.396:3.396))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_parity_bit\\.main_5 (5.657:5.657:5.657))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_parity_error_pre\\.main_5 (4.731:4.731:4.731))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (3.396:3.396:3.396))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_5 (3.377:3.377:3.377))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (3.396:3.396:3.396))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_2\\.main_4 (4.731:4.731:4.731))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (5.657:5.657:5.657))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.177:4.177:4.177))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.927:2.927:2.927))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.333:2.333:2.333))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_8 (2.905:2.905:2.905))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (4.633:4.633:4.633))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.200:5.200:5.200))
    (INTERCONNECT \\UART_1\:BUART\:rx_markspace_pre\\.q \\UART_1\:BUART\:rx_markspace_pre\\.main_8 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:rx_parity_bit\\.q \\UART_1\:BUART\:rx_parity_bit\\.main_8 (5.490:5.490:5.490))
    (INTERCONNECT \\UART_1\:BUART\:rx_parity_bit\\.q \\UART_1\:BUART\:rx_parity_error_pre\\.main_9 (4.965:4.965:4.965))
    (INTERCONNECT \\UART_1\:BUART\:rx_parity_error_pre\\.q \\UART_1\:BUART\:rx_parity_error_pre\\.main_8 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:rx_parity_error_pre\\.q \\UART_1\:BUART\:rx_status_2\\.main_7 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (3.108:3.108:3.108))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (3.108:3.108:3.108))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_markspace_pre\\.main_4 (3.125:3.125:3.125))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_parity_bit\\.main_4 (6.852:6.852:6.852))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_parity_error_pre\\.main_4 (7.427:7.427:7.427))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (3.125:3.125:3.125))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (3.108:3.108:3.108))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (3.125:3.125:3.125))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (6.852:6.852:6.852))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_2\\.main_3 (7.427:7.427:7.427))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (6.852:6.852:6.852))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.916:5.916:5.916))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (5.340:5.340:5.340))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (5.340:5.340:5.340))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_markspace_pre\\.main_3 (5.903:5.903:5.903))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_parity_bit\\.main_3 (3.709:3.709:3.709))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_parity_error_pre\\.main_3 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (5.903:5.903:5.903))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (5.340:5.340:5.340))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (5.903:5.903:5.903))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (3.709:3.709:3.709))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_status_2\\.main_2 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (3.709:3.709:3.709))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_1\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.801:2.801:2.801))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (3.651:3.651:3.651))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_6 (3.651:3.651:3.651))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_markspace_pre\\.main_7 (4.211:4.211:4.211))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_parity_bit\\.main_7 (6.789:6.789:6.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_parity_error_pre\\.main_7 (5.859:5.859:5.859))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_5 (4.211:4.211:4.211))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_7 (3.651:3.651:3.651))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (4.211:4.211:4.211))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (6.789:6.789:6.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_2\\.main_6 (5.859:5.859:5.859))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (6.789:6.789:6.789))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (3.617:3.617:3.617))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_5 (3.617:3.617:3.617))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_markspace_pre\\.main_6 (4.183:4.183:4.183))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_parity_bit\\.main_6 (6.763:6.763:6.763))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_parity_error_pre\\.main_6 (5.834:5.834:5.834))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (4.183:4.183:4.183))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_6 (3.617:3.617:3.617))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (4.183:4.183:4.183))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (6.763:6.763:6.763))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_2\\.main_5 (5.834:5.834:5.834))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (6.763:6.763:6.763))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_2\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (4.451:4.451:4.451))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (4.464:4.464:4.464))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_mark\\.main_7 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_parity_bit\\.main_6 (5.626:5.626:5.626))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_8 (5.613:5.613:5.613))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_7 (5.613:5.613:5.613))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_7 (2.294:2.294:2.294))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_3 (5.626:5.626:5.626))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn_split\\.main_8 (5.051:5.051:5.051))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.145:4.145:4.145))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.177:4.177:4.177))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (4.145:4.145:4.145))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_4 (3.630:3.630:3.630))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (3.630:3.630:3.630))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (4.145:4.145:4.145))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (3.630:3.630:3.630))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_mark\\.main_6 (5.118:5.118:5.118))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_0\\.main_7 (4.192:4.192:4.192))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_6 (4.192:4.192:4.192))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_6 (5.118:5.118:5.118))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn_split\\.main_7 (3.645:3.645:3.645))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:tx_ctrl_mark_last\\.main_3 (3.774:3.774:3.774))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:tx_mark\\.main_8 (7.953:7.953:7.953))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (5.990:5.990:5.990))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_5 (4.483:4.483:4.483))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (4.483:4.483:4.483))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (4.198:4.198:4.198))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (3.630:3.630:3.630))
    (INTERCONNECT \\UART_1\:BUART\:tx_mark\\.q \\UART_1\:BUART\:tx_mark\\.main_9 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_1\:BUART\:tx_mark\\.q \\UART_1\:BUART\:txn_split\\.main_9 (3.220:3.220:3.220))
    (INTERCONNECT \\UART_1\:BUART\:tx_parity_bit\\.q \\UART_1\:BUART\:tx_parity_bit\\.main_7 (2.802:2.802:2.802))
    (INTERCONNECT \\UART_1\:BUART\:tx_parity_bit\\.q \\UART_1\:BUART\:txn_split\\.main_10 (2.807:2.807:2.807))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn_split\\.main_5 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.206:4.206:4.206))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.682:3.682:3.682))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (4.206:4.206:4.206))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_mark\\.main_4 (4.206:4.206:4.206))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_parity_bit\\.main_4 (3.674:3.674:3.674))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_3 (3.430:3.430:3.430))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (3.430:3.430:3.430))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (4.206:4.206:4.206))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (3.430:3.430:3.430))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn_split\\.main_4 (3.684:3.684:3.684))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (4.750:4.750:4.750))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (4.750:4.750:4.750))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_mark\\.main_3 (4.750:4.750:4.750))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_parity_bit\\.main_3 (4.816:4.816:4.816))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_2 (4.261:4.261:4.261))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_2 (4.261:4.261:4.261))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_2 (4.750:4.750:4.750))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (4.261:4.261:4.261))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (4.816:4.816:4.816))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn_split\\.main_3 (3.843:3.843:3.843))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_mark\\.main_5 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_parity_bit\\.main_5 (4.027:4.027:4.027))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_6 (5.012:5.012:5.012))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (5.012:5.012:5.012))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (5.012:5.012:5.012))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_2 (4.027:4.027:4.027))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn_split\\.main_6 (4.464:4.464:4.464))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_2189.main_1 (7.434:7.434:7.434))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:tx_parity_bit\\.main_2 (3.988:3.988:3.988))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (3.988:3.988:3.988))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn_split\\.main_2 (3.452:3.452:3.452))
    (INTERCONNECT \\UART_1\:BUART\:txn_split\\.q \\UART_1\:BUART\:txn\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_ACS\:BUART\:HalfDuplexSend_last\\.q \\UART_ACS\:BUART\:reset_sr\\.main_1 (3.659:3.659:3.659))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 MODIN2_0.main_0 (3.390:3.390:3.390))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 MODIN2_1.main_0 (3.390:3.390:3.390))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 Net_1610.main_0 (4.332:4.332:4.332))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:HalfDuplexSend_last\\.main_0 (3.373:3.373:3.373))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:reset_sr\\.main_0 (3.245:3.245:3.245))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_bitclk\\.main_0 (4.467:4.467:4.467))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_0 (3.373:3.373:3.373))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_counter_load\\.main_0 (4.332:4.332:4.332))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_load_fifo\\.main_0 (4.448:4.448:4.448))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_state_0\\.main_0 (4.448:4.448:4.448))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_state_1\\.main_0 (3.276:3.276:3.276))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_state_2\\.main_1 (4.136:4.136:4.136))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_state_2_split\\.main_0 (4.332:4.332:4.332))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_state_3\\.main_0 (4.136:4.136:4.136))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_status_0\\.main_0 (3.276:3.276:3.276))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_status_1\\.main_0 (3.245:3.245:3.245))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:rx_status_5\\.main_0 (3.245:3.245:3.245))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:txn\\.main_0 (3.276:3.276:3.276))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_ACS\:BUART\:txn_split\\.main_1 (4.332:4.332:4.332))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_1 \\UART_ACS\:BUART\:rx_state_2\\.main_0 (5.035:5.035:5.035))
    (INTERCONNECT \\UART_ACS\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_1 \\UART_ACS\:BUART\:txn_split\\.main_0 (4.511:4.511:4.511))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.so_comb \\UART_ACS\:BUART\:txn_split\\.main_4 (3.641:3.641:3.641))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.f1_blk_stat_comb \\UART_ACS\:BUART\:rx_state_1\\.main_3 (3.878:3.878:3.878))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.f1_blk_stat_comb \\UART_ACS\:BUART\:rx_status_0\\.main_3 (3.878:3.878:3.878))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.f1_blk_stat_comb \\UART_ACS\:BUART\:rx_status_1\\.main_1 (4.446:4.446:4.446))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.f1_bus_stat_comb \\UART_ACS\:BUART\:rx_status_5\\.main_2 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_ACS\:BUART\:reset_sr\\.q \\UART_ACS\:BUART\:sRX\:RxSts\\.reset (2.940:2.940:2.940))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_5 (4.694:4.694:4.694))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_counter_load\\.main_5 (10.157:10.157:10.157))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_load_fifo\\.main_5 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_state_0\\.main_5 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_state_1\\.main_6 (9.188:9.188:9.188))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_state_2\\.main_5 (10.675:10.675:10.675))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_state_2_split\\.main_5 (10.157:10.157:10.157))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_state_3\\.main_5 (10.675:10.675:10.675))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_status_0\\.main_6 (9.188:9.188:9.188))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:rx_status_3\\.main_4 (5.609:5.609:5.609))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:txn\\.main_6 (9.188:9.188:9.188))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk\\.q \\UART_ACS\:BUART\:txn_split\\.main_7 (9.741:9.741:9.741))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_bitclk_enable\\.q \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.455:4.455:4.455))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN2_0.main_7 (3.404:3.404:3.404))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_0 MODIN2_1.main_7 (3.404:3.404:3.404))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_ACS\:BUART\:rx_bitclk\\.main_7 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_8 (3.414:3.414:3.414))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN2_0.main_6 (3.400:3.400:3.400))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN2_1.main_6 (3.400:3.400:3.400))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_ACS\:BUART\:rx_bitclk\\.main_6 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_7 (3.412:3.412:3.412))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN2_0.main_5 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN2_1.main_5 (3.397:3.397:3.397))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_ACS\:BUART\:rx_bitclk\\.main_5 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_6 (3.411:3.411:3.411))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_counter_load\\.q \\UART_ACS\:BUART\:sRX\:RxBitCounter\\.load (5.106:5.106:5.106))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_ACS\:BUART\:rx_status_4\\.main_1 (3.661:3.661:3.661))
    (INTERCONNECT \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_ACS\:BUART\:rx_status_5\\.main_1 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_last\\.q \\UART_ACS\:BUART\:rx_state_2_split\\.main_6 (3.640:3.640:3.640))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_load_fifo\\.q \\UART_ACS\:BUART\:rx_status_4\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_load_fifo\\.q \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.147:5.147:5.147))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_postpoll\\.q \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.305:2.305:2.305))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q MODIN2_0.main_2 (6.025:6.025:6.025))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q MODIN2_1.main_2 (6.025:6.025:6.025))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q Net_1610.main_2 (12.935:12.935:12.935))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_bitclk\\.main_2 (6.884:6.884:6.884))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_2 (6.033:6.033:6.033))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_counter_load\\.main_2 (10.310:10.310:10.310))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_load_fifo\\.main_2 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_state_0\\.main_2 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_state_1\\.main_2 (7.742:7.742:7.742))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_state_2\\.main_2 (13.478:13.478:13.478))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_state_2_split\\.main_2 (10.310:10.310:10.310))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_state_3\\.main_2 (13.478:13.478:13.478))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_state_stop1_reg\\.main_1 (13.478:13.478:13.478))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_status_0\\.main_2 (7.742:7.742:7.742))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:rx_status_3\\.main_1 (8.745:8.745:8.745))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (8.741:8.741:8.741))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:txn\\.main_3 (7.742:7.742:7.742))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_0\\.q \\UART_ACS\:BUART\:txn_split\\.main_3 (12.935:12.935:12.935))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q MODIN2_0.main_1 (6.822:6.822:6.822))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q MODIN2_1.main_1 (6.822:6.822:6.822))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q Net_1610.main_1 (4.002:4.002:4.002))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_bitclk\\.main_1 (8.686:8.686:8.686))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_1 (6.264:6.264:6.264))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_counter_load\\.main_1 (4.014:4.014:4.014))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_load_fifo\\.main_1 (8.696:8.696:8.696))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_state_0\\.main_1 (8.696:8.696:8.696))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_state_1\\.main_1 (4.526:4.526:4.526))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_state_2_split\\.main_1 (4.014:4.014:4.014))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_state_3\\.main_1 (5.413:5.413:5.413))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_state_stop1_reg\\.main_0 (5.413:5.413:5.413))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_status_0\\.main_1 (4.526:4.526:4.526))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:rx_status_3\\.main_0 (4.455:4.455:4.455))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.431:5.431:5.431))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:txn\\.main_2 (4.526:4.526:4.526))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_1\\.q \\UART_ACS\:BUART\:txn_split\\.main_2 (4.002:4.002:4.002))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q MODIN2_0.main_4 (7.301:7.301:7.301))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q MODIN2_1.main_4 (7.301:7.301:7.301))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q Net_1610.main_4 (3.906:3.906:3.906))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_bitclk\\.main_4 (9.652:9.652:9.652))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_4 (7.194:7.194:7.194))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_counter_load\\.main_4 (3.121:3.121:3.121))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_load_fifo\\.main_4 (10.998:10.998:10.998))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_state_0\\.main_4 (10.998:10.998:10.998))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_state_1\\.main_5 (4.426:4.426:4.426))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_state_2\\.main_4 (4.439:4.439:4.439))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_state_2_split\\.main_4 (3.121:3.121:3.121))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_state_3\\.main_4 (4.439:4.439:4.439))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_state_stop1_reg\\.main_3 (4.439:4.439:4.439))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_status_0\\.main_5 (4.426:4.426:4.426))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:rx_status_3\\.main_3 (5.967:5.967:5.967))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:txn\\.main_5 (4.426:4.426:4.426))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2\\.q \\UART_ACS\:BUART\:txn_split\\.main_6 (3.906:3.906:3.906))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_2_split\\.q \\UART_ACS\:BUART\:rx_state_2\\.main_10 (2.236:2.236:2.236))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q MODIN2_0.main_3 (7.675:7.675:7.675))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q MODIN2_1.main_3 (7.675:7.675:7.675))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q Net_1610.main_3 (2.853:2.853:2.853))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_bitclk\\.main_3 (8.514:8.514:8.514))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_bitclk_enable\\.main_3 (7.116:7.116:7.116))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_counter_load\\.main_3 (3.007:3.007:3.007))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_load_fifo\\.main_3 (8.500:8.500:8.500))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_state_0\\.main_3 (8.500:8.500:8.500))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_state_1\\.main_4 (3.902:3.902:3.902))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_state_2\\.main_3 (3.011:3.011:3.011))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_state_2_split\\.main_3 (3.007:3.007:3.007))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_state_3\\.main_3 (3.011:3.011:3.011))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_state_stop1_reg\\.main_2 (3.011:3.011:3.011))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_status_0\\.main_4 (3.902:3.902:3.902))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:rx_status_3\\.main_2 (4.833:4.833:4.833))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:txn\\.main_4 (3.902:3.902:3.902))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_3\\.q \\UART_ACS\:BUART\:txn_split\\.main_5 (2.853:2.853:2.853))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_state_stop1_reg\\.q \\UART_ACS\:BUART\:rx_status_5\\.main_3 (2.848:2.848:2.848))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_status_0\\.q \\UART_ACS\:BUART\:sRX\:RxSts\\.status_0 (5.565:5.565:5.565))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_status_1\\.q \\UART_ACS\:BUART\:sRX\:RxSts\\.status_1 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_status_3\\.q \\UART_ACS\:BUART\:sRX\:RxSts\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_status_4\\.q \\UART_ACS\:BUART\:sRX\:RxSts\\.status_4 (5.237:5.237:5.237))
    (INTERCONNECT \\UART_ACS\:BUART\:rx_status_5\\.q \\UART_ACS\:BUART\:sRX\:RxSts\\.status_5 (4.467:4.467:4.467))
    (INTERCONNECT \\UART_ACS\:BUART\:txn\\.q Net_1356.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_ACS\:BUART\:txn\\.q \\UART_ACS\:BUART\:txn\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_ACS\:BUART\:txn_split\\.q \\UART_ACS\:BUART\:txn\\.main_7 (2.833:2.833:2.833))
    (INTERCONNECT \\UART_READER\:BUART\:HalfDuplexSend_last\\.q \\UART_READER\:BUART\:reset_sr\\.main_1 (6.220:6.220:6.220))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:HalfDuplexSend_last\\.main_0 (6.691:6.691:6.691))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:pollcount_0\\.main_0 (8.094:8.094:8.094))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:pollcount_1\\.main_0 (8.094:8.094:8.094))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:reset_sr\\.main_0 (9.040:9.040:9.040))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_bitclk\\.main_0 (9.737:9.737:9.737))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_bitclk_enable\\.main_0 (6.128:6.128:6.128))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_counter_load\\.main_0 (5.620:5.620:5.620))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_load_fifo\\.main_0 (6.714:6.714:6.714))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_state_0\\.main_0 (6.699:6.699:6.699))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_state_1\\.main_0 (6.649:6.649:6.649))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_state_2\\.main_1 (6.691:6.691:6.691))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_state_2_split\\.main_0 (6.714:6.714:6.714))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_state_3\\.main_0 (6.691:6.691:6.691))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_status_0\\.main_0 (6.649:6.649:6.649))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_status_1\\.main_0 (6.649:6.649:6.649))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:rx_status_5\\.main_0 (5.620:5.620:5.620))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:txn\\.main_0 (6.649:6.649:6.649))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_0 \\UART_READER\:BUART\:txn_split\\.main_1 (5.620:5.620:5.620))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_1 \\UART_READER\:BUART\:rx_state_2\\.main_0 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_READER\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_1 \\UART_READER\:BUART\:txn_split\\.main_0 (3.387:3.387:3.387))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.so_comb \\UART_READER\:BUART\:txn_split\\.main_4 (2.876:2.876:2.876))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.f1_blk_stat_comb \\UART_READER\:BUART\:rx_state_1\\.main_3 (2.888:2.888:2.888))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.f1_blk_stat_comb \\UART_READER\:BUART\:rx_status_0\\.main_3 (2.888:2.888:2.888))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.f1_blk_stat_comb \\UART_READER\:BUART\:rx_status_1\\.main_1 (2.888:2.888:2.888))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.f1_bus_stat_comb \\UART_READER\:BUART\:rx_status_5\\.main_2 (2.883:2.883:2.883))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_0\\.q \\UART_READER\:BUART\:pollcount_0\\.main_8 (3.295:3.295:3.295))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_0\\.q \\UART_READER\:BUART\:pollcount_1\\.main_9 (3.295:3.295:3.295))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_0\\.q \\UART_READER\:BUART\:rx_postpoll\\.main_1 (7.549:7.549:7.549))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_0\\.q \\UART_READER\:BUART\:rx_state_0\\.main_10 (8.309:8.309:8.309))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_0\\.q \\UART_READER\:BUART\:rx_status_3\\.main_6 (7.569:7.569:7.569))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_1\\.q \\UART_READER\:BUART\:pollcount_1\\.main_8 (5.700:5.700:5.700))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_1\\.q \\UART_READER\:BUART\:rx_postpoll\\.main_0 (8.241:8.241:8.241))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_1\\.q \\UART_READER\:BUART\:rx_state_0\\.main_9 (8.978:8.978:8.978))
    (INTERCONNECT \\UART_READER\:BUART\:pollcount_1\\.q \\UART_READER\:BUART\:rx_status_3\\.main_5 (8.260:8.260:8.260))
    (INTERCONNECT \\UART_READER\:BUART\:reset_sr\\.q \\UART_READER\:BUART\:sRX\:RxSts\\.reset (2.320:2.320:2.320))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_bitclk_enable\\.main_5 (7.549:7.549:7.549))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_counter_load\\.main_5 (6.543:6.543:6.543))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_load_fifo\\.main_5 (8.166:8.166:8.166))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_state_0\\.main_5 (8.444:8.444:8.444))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_state_1\\.main_6 (6.522:6.522:6.522))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_state_2\\.main_5 (7.529:7.529:7.529))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_state_2_split\\.main_5 (8.166:8.166:8.166))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_state_3\\.main_5 (7.529:7.529:7.529))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_status_0\\.main_6 (6.522:6.522:6.522))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:rx_status_3\\.main_4 (7.549:7.549:7.549))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:txn\\.main_6 (6.522:6.522:6.522))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk\\.q \\UART_READER\:BUART\:txn_split\\.main_7 (6.543:6.543:6.543))
    (INTERCONNECT \\UART_READER\:BUART\:rx_bitclk_enable\\.q \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_READER\:BUART\:pollcount_0\\.main_7 (7.102:7.102:7.102))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_READER\:BUART\:pollcount_1\\.main_7 (7.102:7.102:7.102))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_READER\:BUART\:rx_bitclk\\.main_7 (6.365:6.365:6.365))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_READER\:BUART\:rx_bitclk_enable\\.main_8 (4.332:4.332:4.332))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_READER\:BUART\:pollcount_0\\.main_6 (8.531:8.531:8.531))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_READER\:BUART\:pollcount_1\\.main_6 (8.531:8.531:8.531))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_READER\:BUART\:rx_bitclk\\.main_6 (7.243:7.243:7.243))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_READER\:BUART\:rx_bitclk_enable\\.main_7 (3.958:3.958:3.958))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_READER\:BUART\:pollcount_0\\.main_5 (6.892:6.892:6.892))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_READER\:BUART\:pollcount_1\\.main_5 (6.892:6.892:6.892))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_READER\:BUART\:rx_bitclk\\.main_5 (7.620:7.620:7.620))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_READER\:BUART\:rx_bitclk_enable\\.main_6 (3.509:3.509:3.509))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_READER\:BUART\:rx_state_2\\.main_9 (3.135:3.135:3.135))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_READER\:BUART\:rx_state_2_split\\.main_9 (4.062:4.062:4.062))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_3 \\UART_READER\:BUART\:txn_split\\.main_11 (2.258:2.258:2.258))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_READER\:BUART\:rx_load_fifo\\.main_8 (5.112:5.112:5.112))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_READER\:BUART\:rx_state_0\\.main_8 (5.663:5.663:5.663))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_READER\:BUART\:rx_state_2\\.main_8 (3.285:3.285:3.285))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_READER\:BUART\:rx_state_2_split\\.main_8 (5.112:5.112:5.112))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_READER\:BUART\:rx_state_3\\.main_8 (3.285:3.285:3.285))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_READER\:BUART\:txn_split\\.main_10 (2.556:2.556:2.556))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_READER\:BUART\:rx_load_fifo\\.main_7 (4.978:4.978:4.978))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_READER\:BUART\:rx_state_0\\.main_7 (5.532:5.532:5.532))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_READER\:BUART\:rx_state_2\\.main_7 (3.124:3.124:3.124))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_READER\:BUART\:rx_state_2_split\\.main_7 (4.978:4.978:4.978))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_READER\:BUART\:rx_state_3\\.main_7 (3.124:3.124:3.124))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_READER\:BUART\:txn_split\\.main_9 (2.258:2.258:2.258))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_READER\:BUART\:rx_load_fifo\\.main_6 (4.205:4.205:4.205))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_READER\:BUART\:rx_state_0\\.main_6 (4.182:4.182:4.182))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_READER\:BUART\:rx_state_2\\.main_6 (3.114:3.114:3.114))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_READER\:BUART\:rx_state_2_split\\.main_6 (4.205:4.205:4.205))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_READER\:BUART\:rx_state_3\\.main_6 (3.114:3.114:3.114))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_READER\:BUART\:txn_split\\.main_8 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_READER\:BUART\:rx_counter_load\\.q \\UART_READER\:BUART\:sRX\:RxBitCounter\\.load (2.243:2.243:2.243))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_READER\:BUART\:rx_status_4\\.main_1 (6.614:6.614:6.614))
    (INTERCONNECT \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_READER\:BUART\:rx_status_5\\.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\UART_READER\:BUART\:rx_last\\.q \\UART_READER\:BUART\:rx_state_2_split\\.main_10 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_READER\:BUART\:rx_load_fifo\\.q \\UART_READER\:BUART\:rx_status_4\\.main_0 (6.920:6.920:6.920))
    (INTERCONNECT \\UART_READER\:BUART\:rx_load_fifo\\.q \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.822:5.822:5.822))
    (INTERCONNECT \\UART_READER\:BUART\:rx_postpoll\\.q \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.302:2.302:2.302))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:pollcount_0\\.main_2 (7.553:7.553:7.553))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:pollcount_1\\.main_2 (7.553:7.553:7.553))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_bitclk\\.main_2 (8.431:8.431:8.431))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_bitclk_enable\\.main_2 (4.313:4.313:4.313))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_counter_load\\.main_2 (5.194:5.194:5.194))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_load_fifo\\.main_2 (3.699:3.699:3.699))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_state_0\\.main_2 (3.101:3.101:3.101))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_state_1\\.main_2 (5.713:5.713:5.713))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_state_2\\.main_2 (4.825:4.825:4.825))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_state_2_split\\.main_2 (3.699:3.699:3.699))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_state_3\\.main_2 (4.825:4.825:4.825))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_state_stop1_reg\\.main_1 (8.431:8.431:8.431))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_status_0\\.main_2 (5.713:5.713:5.713))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:rx_status_3\\.main_1 (4.313:4.313:4.313))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.021:5.021:5.021))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:txn\\.main_3 (5.713:5.713:5.713))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_0\\.q \\UART_READER\:BUART\:txn_split\\.main_3 (5.194:5.194:5.194))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:pollcount_0\\.main_1 (7.330:7.330:7.330))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:pollcount_1\\.main_1 (7.330:7.330:7.330))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_bitclk\\.main_1 (8.201:8.201:8.201))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_bitclk_enable\\.main_1 (4.509:4.509:4.509))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_counter_load\\.main_1 (2.957:2.957:2.957))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_load_fifo\\.main_1 (5.423:5.423:5.423))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_state_0\\.main_1 (4.825:4.825:4.825))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_state_1\\.main_1 (2.992:2.992:2.992))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_state_2_split\\.main_1 (5.423:5.423:5.423))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_state_3\\.main_1 (3.907:3.907:3.907))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_state_stop1_reg\\.main_0 (8.201:8.201:8.201))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_status_0\\.main_1 (2.992:2.992:2.992))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:rx_status_3\\.main_0 (4.509:4.509:4.509))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.928:3.928:3.928))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:txn\\.main_2 (2.992:2.992:2.992))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_1\\.q \\UART_READER\:BUART\:txn_split\\.main_2 (2.957:2.957:2.957))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:pollcount_0\\.main_4 (7.040:7.040:7.040))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:pollcount_1\\.main_4 (7.040:7.040:7.040))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_bitclk\\.main_4 (7.920:7.920:7.920))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_bitclk_enable\\.main_4 (4.240:4.240:4.240))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_counter_load\\.main_4 (4.622:4.622:4.622))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_load_fifo\\.main_4 (4.645:4.645:4.645))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_state_0\\.main_4 (4.627:4.627:4.627))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_state_1\\.main_5 (4.632:4.632:4.632))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_state_2\\.main_4 (3.570:3.570:3.570))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_state_2_split\\.main_4 (4.645:4.645:4.645))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_state_3\\.main_4 (3.570:3.570:3.570))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_state_stop1_reg\\.main_3 (7.920:7.920:7.920))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_status_0\\.main_5 (4.632:4.632:4.632))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:rx_status_3\\.main_3 (4.240:4.240:4.240))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:txn\\.main_5 (4.632:4.632:4.632))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2\\.q \\UART_READER\:BUART\:txn_split\\.main_6 (4.622:4.622:4.622))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_2_split\\.q \\UART_READER\:BUART\:rx_state_2\\.main_10 (2.914:2.914:2.914))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:pollcount_0\\.main_3 (8.019:8.019:8.019))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:pollcount_1\\.main_3 (8.019:8.019:8.019))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_bitclk\\.main_3 (8.090:8.090:8.090))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_bitclk_enable\\.main_3 (5.474:5.474:5.474))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_counter_load\\.main_3 (6.080:6.080:6.080))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_load_fifo\\.main_3 (4.869:4.869:4.869))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_state_0\\.main_3 (6.939:6.939:6.939))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_state_1\\.main_4 (6.089:6.089:6.089))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_state_2\\.main_3 (6.047:6.047:6.047))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_state_2_split\\.main_3 (4.869:4.869:4.869))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_state_3\\.main_3 (6.047:6.047:6.047))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_state_stop1_reg\\.main_2 (8.090:8.090:8.090))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_status_0\\.main_4 (6.089:6.089:6.089))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:rx_status_3\\.main_2 (5.474:5.474:5.474))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:txn\\.main_4 (6.089:6.089:6.089))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_3\\.q \\UART_READER\:BUART\:txn_split\\.main_5 (6.080:6.080:6.080))
    (INTERCONNECT \\UART_READER\:BUART\:rx_state_stop1_reg\\.q \\UART_READER\:BUART\:rx_status_5\\.main_3 (5.995:5.995:5.995))
    (INTERCONNECT \\UART_READER\:BUART\:rx_status_0\\.q \\UART_READER\:BUART\:sRX\:RxSts\\.status_0 (6.590:6.590:6.590))
    (INTERCONNECT \\UART_READER\:BUART\:rx_status_1\\.q \\UART_READER\:BUART\:sRX\:RxSts\\.status_1 (6.595:6.595:6.595))
    (INTERCONNECT \\UART_READER\:BUART\:rx_status_3\\.q \\UART_READER\:BUART\:sRX\:RxSts\\.status_3 (6.281:6.281:6.281))
    (INTERCONNECT \\UART_READER\:BUART\:rx_status_4\\.q \\UART_READER\:BUART\:sRX\:RxSts\\.status_4 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_READER\:BUART\:rx_status_5\\.q \\UART_READER\:BUART\:sRX\:RxSts\\.status_5 (6.188:6.188:6.188))
    (INTERCONNECT \\UART_READER\:BUART\:txn\\.q Net_1613.main_0 (6.509:6.509:6.509))
    (INTERCONNECT \\UART_READER\:BUART\:txn\\.q \\UART_READER\:BUART\:txn\\.main_1 (3.731:3.731:3.731))
    (INTERCONNECT \\UART_READER\:BUART\:txn_split\\.q \\UART_READER\:BUART\:txn\\.main_7 (2.222:2.222:2.222))
    (INTERCONNECT \\UART_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\UART_TIMER\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_1 (6.159:6.159:6.159))
    (INTERCONNECT \\UART_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\UART_TIMER\:TimerUDB\:status_tc\\.main_0 (5.183:5.183:5.183))
    (INTERCONNECT \\UART_TIMER\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\UART_TIMER\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_0 (4.171:4.171:4.171))
    (INTERCONNECT \\UART_TIMER\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\UART_TIMER\:TimerUDB\:status_tc\\.main_1 (3.625:3.625:3.625))
    (INTERCONNECT \\UART_TIMER\:TimerUDB\:sT8\:timerdp\:u0\\.f0_blk_stat_comb \\UART_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_TIMER\:TimerUDB\:sT8\:timerdp\:u0\\.f0_bus_stat_comb \\UART_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\UART_TIMER\:TimerUDB\:status_tc\\.q \\UART_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.937:2.937:2.937))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (9.142:9.142:9.142))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (9.124:9.124:9.124))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.337:8.337:8.337))
    (INTERCONNECT __ONE__.q Pin_VRef\(0\).pin_input (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Tamper_Timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timeout_Timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\Timeout_Timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_3 \\Tamper_Timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\OSDPReaderTimer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT RELAY_B\(0\)_PAD RELAY_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_GRN\(0\)_PAD LED_GRN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SOUND_OUT\(0\)_PAD SOUND_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PS_D0\(0\).pad_out PS_D0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PS_D0\(0\)_PAD PS_D0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PS_D1\(0\)_PAD PS_D1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_WD0\(0\)_PAD Pin_WD0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_WD1\(0\)_PAD Pin_WD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TAMPER_OUT\(0\)_PAD TAMPER_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LEDG_OUT\(0\)_PAD LEDG_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SOUND_IN\(0\)_PAD SOUND_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LEDG_IN\(0\)_PAD LEDG_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TAMPER_IN\(0\)_PAD TAMPER_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SW_Rst\(0\)_PAD SW_Rst\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_RED\(0\)_PAD LED_RED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LEDR_IN\(0\)_PAD LEDR_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LEDR_OUT\(0\)_PAD LEDR_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT REED_1\(0\)_PAD REED_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT REED_2\(0\)_PAD REED_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RELAY_A\(0\)_PAD RELAY_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_VRef\(0\).pad_out Pin_VRef\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_VRef\(0\)_PAD Pin_VRef\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_YEL\(0\)_PAD LED_YEL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Mode_Sel_ACS\(0\)_PAD Mode_Sel_ACS\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ACS_Tx\(0\).pad_out ACS_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ACS_Tx\(0\)_PAD ACS_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ACS_Rx\(0\)_PAD ACS_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TX_EN\(0\).pad_out TX_EN\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TX_EN\(0\)_PAD TX_EN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR_DE\(0\)_PAD CR_DE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR_Rx\(0\)_PAD CR_Rx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR_Tx\(0\).pad_out CR_Tx\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT CR_Tx\(0\)_PAD CR_Tx\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Mode_Sel_CR\(0\)_PAD Mode_Sel_CR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT EZI2CPin\(0\).pad_out EZI2CPin\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT EZI2CPin\(0\)_PAD EZI2CPin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT EZI2CPin\(1\).pad_out EZI2CPin\(1\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT EZI2CPin\(1\)_PAD EZI2CPin\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SF2F\(0\)_PAD SF2F\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT POE_RST\(0\)_PAD POE_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT POE_OIM_SDn\(0\)_PAD POE_OIM_SDn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ST_LED_0\(0\)_PAD ST_LED_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\).pad_out SDA_RTC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\)_PAD SDA_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_RTC\(0\).pad_out SCL_RTC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL_RTC\(0\)_PAD SCL_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ST_LED_1\(0\)_PAD ST_LED_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ST_LED_2\(0\)_PAD ST_LED_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RESET_SWBTN\(0\)_PAD RESET_SWBTN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SW1\(0\).pad_out SW1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SW1\(0\)_PAD SW1\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
