\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{Introduction to the laboratory experience}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Structure explanation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Behaviour of the memory}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Organization of the words}{chapter.1}% 5
\BOOKMARK [0][-]{chapter.2}{Delay}{}% 6
\BOOKMARK [1][-]{section.2.1}{Delay computation}{chapter.2}% 7
\BOOKMARK [2][-]{subsection.2.1.1}{Precharge \046 Read operation}{section.2.1}% 8
\BOOKMARK [3][-]{subsubsection.2.1.1.1}{Precharge unit delay}{subsection.2.1.1}% 9
\BOOKMARK [3][-]{subsubsection.2.1.1.2}{Block decoder delay}{subsection.2.1.1}% 10
\BOOKMARK [4][-]{paragraph.2.1.1.2.1}{Output inverter delay}{subsubsection.2.1.1.2}% 11
\BOOKMARK [3][-]{subsubsection.2.1.1.3}{Row decoder delay}{subsection.2.1.1}% 12
\BOOKMARK [4][-]{paragraph.2.1.1.3.1}{Word line delay}{subsubsection.2.1.1.3}% 13
\BOOKMARK [3][-]{subsubsection.2.1.1.4}{SRAM memory cell}{subsection.2.1.1}% 14
\BOOKMARK [4][-]{paragraph.2.1.1.4.1}{Bit line delay}{subsubsection.2.1.1.4}% 15
\BOOKMARK [3][-]{subsubsection.2.1.1.5}{Sense amplifier delay}{subsection.2.1.1}% 16
\BOOKMARK [3][-]{subsubsection.2.1.1.6}{Delay of the column pass transistor}{subsection.2.1.1}% 17
\BOOKMARK [3][-]{subsubsection.2.1.1.7}{Total delay}{subsection.2.1.1}% 18
\BOOKMARK [2][-]{subsection.2.1.2}{Write operation}{section.2.1}% 19
\BOOKMARK [3][-]{subsubsection.2.1.2.1}{Driver delay}{subsection.2.1.2}% 20
\BOOKMARK [3][-]{subsubsection.2.1.2.2}{Cell delay}{subsection.2.1.2}% 21
\BOOKMARK [1][-]{section.2.2}{Simulation results}{chapter.2}% 22
\BOOKMARK [0][-]{chapter.3}{Power Analysis}{}% 23
\BOOKMARK [1][-]{section.3.1}{Capacitance modeling}{chapter.3}% 24
\BOOKMARK [2][-]{subsection.3.1.1}{Precharge block capacitances}{section.3.1}% 25
\BOOKMARK [2][-]{subsection.3.1.2}{Lines capacitances}{section.3.1}% 26
\BOOKMARK [2][-]{subsection.3.1.3}{Decoders capacitance}{section.3.1}% 27
\BOOKMARK [2][-]{subsection.3.1.4}{Sense Amplifier}{section.3.1}% 28
\BOOKMARK [1][-]{section.3.2}{Read power}{chapter.3}% 29
\BOOKMARK [2][-]{subsection.3.2.1}{Decoding stage}{section.3.2}% 30
\BOOKMARK [2][-]{subsection.3.2.2}{Precharge}{section.3.2}% 31
\BOOKMARK [2][-]{subsection.3.2.3}{Read operation}{section.3.2}% 32
\BOOKMARK [2][-]{subsection.3.2.4}{Sense Amplifier}{section.3.2}% 33
\BOOKMARK [2][-]{subsection.3.2.5}{Total Dynamic Read Power}{section.3.2}% 34
\BOOKMARK [1][-]{section.3.3}{Write Dynamic Power}{chapter.3}% 35
\BOOKMARK [1][-]{section.3.4}{Simulation results}{chapter.3}% 36
\BOOKMARK [0][-]{chapter.4}{Area and Volume}{}% 37
\BOOKMARK [1][-]{section.4.1}{Memory Block}{chapter.4}% 38
\BOOKMARK [1][-]{section.4.2}{Decoders}{chapter.4}% 39
\BOOKMARK [1][-]{section.4.3}{Bit Line Inverters, Pass Transistors and Precharge Transistors}{chapter.4}% 40
\BOOKMARK [1][-]{section.4.4}{Sense Amplifier}{chapter.4}% 41
\BOOKMARK [1][-]{section.4.5}{Total Area and Total Volume}{chapter.4}% 42
\BOOKMARK [1][-]{section.4.6}{Simulation result}{chapter.4}% 43
\BOOKMARK [0][-]{chapter.5}{Matlab code}{}% 44
\BOOKMARK [1][-]{section.5.1}{Parameters.m}{chapter.5}% 45
\BOOKMARK [1][-]{section.5.2}{Register\137File.m}{chapter.5}% 46
