

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32'
================================================================
* Date:           Sun Jan 26 21:40:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.851 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    86406|    86406|  0.864 ms|  0.864 ms|  86401|  86401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    86404|    86404|         6|          1|          1|  86400|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 9 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_6 = alloca i32 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 12 'alloca' 'c_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten72 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten72"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 0, i9 %c_6" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 15 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten59"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln35 = store i4 0, i4 %i" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 17 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 0, i4 %j_3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 18 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i48"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten72_load = load i17 %indvar_flatten72" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 20 'load' 'indvar_flatten72_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln34 = icmp_eq  i17 %indvar_flatten72_load, i17 86400" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 21 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln34 = add i17 %indvar_flatten72_load, i17 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 22 'add' 'add_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc36.i62, void %_Z4pad4PfS_.exit.exitStub" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 23 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_3_load = load i4 %j_3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 24 'load' 'j_3_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i8 %indvar_flatten59" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 26 'load' 'indvar_flatten59_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.76ns)   --->   "%icmp_ln35 = icmp_eq  i8 %indvar_flatten59_load, i8 225" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 27 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i4 0, i4 %i_load" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 28 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln35, i1 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 29 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %j_3_load, i4 15" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 30 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln36, i1 %xor_ln34" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 31 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %select_ln34, i4 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 32 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node j_3_mid2)   --->   "%empty = or i1 %and_ln34, i1 %icmp_ln35" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 33 'or' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns) (out node of the LUT)   --->   "%j_3_mid2 = select i1 %empty, i4 0, i4 %j_3_load" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 34 'select' 'j_3_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln35 = select i1 %and_ln34, i4 %add_ln35, i4 %select_ln34" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 35 'select' 'select_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 36 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "%cmp9_i39 = icmp_eq  i4 %select_ln35, i4 0" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 37 'icmp' 'cmp9_i39' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln35, i4 0" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.76ns)   --->   "%empty_1354 = sub i8 %p_shl, i8 %zext_ln35" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 39 'sub' 'empty_1354' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%cmp10_i40 = icmp_ugt  i4 %select_ln35, i4 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 40 'icmp' 'cmp10_i40' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/3] (0.99ns) (grouped into DSP with root node add_ln45)   --->   "%empty_1355 = mul i8 %zext_ln35, i8 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 41 'mul' 'empty_1355' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln36 = add i4 %j_3_mid2, i4 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 42 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.76ns)   --->   "%add_ln35_1 = add i8 %indvar_flatten59_load, i8 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 43 'add' 'add_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.39ns)   --->   "%select_ln35_1 = select i1 %icmp_ln35, i8 1, i8 %add_ln35_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 44 'select' 'select_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln34 = store i17 %add_ln34, i17 %indvar_flatten72" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 45 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln35 = store i8 %select_ln35_1, i8 %indvar_flatten59" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 46 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln35 = store i4 %select_ln35, i4 %i" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 47 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 %add_ln36, i4 %j_3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 48 'store' 'store_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 49 [2/3] (0.99ns) (grouped into DSP with root node add_ln45)   --->   "%empty_1355 = mul i8 %zext_ln35, i8 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 49 'mul' 'empty_1355' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.55>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c_6_load = load i9 %c_6" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 50 'load' 'c_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.77ns)   --->   "%add_ln34_1 = add i9 %c_6_load, i9 1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 51 'add' 'add_ln34_1' <Predicate = (icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.39ns)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i9 %add_ln34_1, i9 %c_6_load" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 52 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i9 %select_ln34_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 53 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [3/3] (0.99ns) (grouped into DSP with root node add_ln41)   --->   "%empty_1353 = mul i17 %zext_ln34, i17 225" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 54 'mul' 'empty_1353' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%select_ln34_5_cast = zext i9 %select_ln34_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 55 'zext' 'select_ln34_5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.74ns)   --->   "%mul_ln35 = mul i16 %select_ln34_5_cast, i16 169" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 56 'mul' 'mul_ln35' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/3] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%empty_1355 = mul i8 %zext_ln35, i8 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 57 'mul' 'empty_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%zext_ln36 = zext i8 %empty_1355" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 58 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45 = add i16 %mul_ln35, i16 %zext_ln36" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 59 'add' 'add_ln45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 %select_ln34_1, i9 %c_6" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 60 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node add_ln41)   --->   "%empty_1353 = mul i17 %zext_ln34, i17 225" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 61 'mul' 'empty_1353' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i4 %j_3_mid2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 62 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45 = add i16 %mul_ln35, i16 %zext_ln36" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 63 'add' 'add_ln45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i16 %add_ln45" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 64 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln45_1 = add i5 %zext_ln36_2, i5 18" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 65 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i5 %add_ln45_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 66 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.85ns)   --->   "%add_ln45_2 = add i17 %sext_ln45, i17 %zext_ln45" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 67 'add' 'add_ln45_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.85>
ST_6 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln41)   --->   "%empty_1353 = mul i17 %zext_ln34, i17 225" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96]   --->   Operation 68 'mul' 'empty_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %j_3_mid2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 69 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln41 = add i17 %empty_1353, i17 %zext_ln36_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 70 'add' 'add_ln41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i17 %add_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 71 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i64 %sext_ln45_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 72 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (4.61ns)   --->   "%mul_ln45 = mul i129 %zext_ln45_1, i129 22703685013796371220" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 73 'mul' 'mul_ln45' <Predicate = true> <Delay = 4.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = partselect i61 @_ssdm_op_PartSelect.i61.i129.i32.i32, i129 %mul_ln45, i32 68, i32 128" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 74 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i61 %tmp" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 75 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%Conv4_out_img_addr = getelementptr i32 %Conv4_out_img, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 76 'getelementptr' 'Conv4_out_img_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%Conv4_out_img_1_addr = getelementptr i32 %Conv4_out_img_1, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 77 'getelementptr' 'Conv4_out_img_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%Conv4_out_img_2_addr = getelementptr i32 %Conv4_out_img_2, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 78 'getelementptr' 'Conv4_out_img_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%Conv4_out_img_3_addr = getelementptr i32 %Conv4_out_img_3, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 79 'getelementptr' 'Conv4_out_img_3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%Conv4_out_img_4_addr = getelementptr i32 %Conv4_out_img_4, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 80 'getelementptr' 'Conv4_out_img_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%Conv4_out_img_5_addr = getelementptr i32 %Conv4_out_img_5, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 81 'getelementptr' 'Conv4_out_img_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%Conv4_out_img_6_addr = getelementptr i32 %Conv4_out_img_6, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 82 'getelementptr' 'Conv4_out_img_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%Conv4_out_img_7_addr = getelementptr i32 %Conv4_out_img_7, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 83 'getelementptr' 'Conv4_out_img_7_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%Conv4_out_img_8_addr = getelementptr i32 %Conv4_out_img_8, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 84 'getelementptr' 'Conv4_out_img_8_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%Conv4_out_img_9_addr = getelementptr i32 %Conv4_out_img_9, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 85 'getelementptr' 'Conv4_out_img_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%Conv4_out_img_10_addr = getelementptr i32 %Conv4_out_img_10, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 86 'getelementptr' 'Conv4_out_img_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%Conv4_out_img_11_addr = getelementptr i32 %Conv4_out_img_11, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 87 'getelementptr' 'Conv4_out_img_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%Conv4_out_img_12_addr = getelementptr i32 %Conv4_out_img_12, i64 0, i64 %zext_ln45_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 88 'getelementptr' 'Conv4_out_img_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (1.23ns)   --->   "%Conv4_out_img_load = load i13 %Conv4_out_img_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 89 'load' 'Conv4_out_img_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 90 [2/2] (1.23ns)   --->   "%Conv4_out_img_1_load = load i13 %Conv4_out_img_1_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 90 'load' 'Conv4_out_img_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 91 [2/2] (1.23ns)   --->   "%Conv4_out_img_2_load = load i13 %Conv4_out_img_2_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 91 'load' 'Conv4_out_img_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 92 [2/2] (1.23ns)   --->   "%Conv4_out_img_3_load = load i13 %Conv4_out_img_3_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 92 'load' 'Conv4_out_img_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 93 [2/2] (1.23ns)   --->   "%Conv4_out_img_4_load = load i13 %Conv4_out_img_4_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 93 'load' 'Conv4_out_img_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 94 [2/2] (1.23ns)   --->   "%Conv4_out_img_5_load = load i13 %Conv4_out_img_5_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 94 'load' 'Conv4_out_img_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 95 [2/2] (1.23ns)   --->   "%Conv4_out_img_6_load = load i13 %Conv4_out_img_6_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 95 'load' 'Conv4_out_img_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 96 [2/2] (1.23ns)   --->   "%Conv4_out_img_7_load = load i13 %Conv4_out_img_7_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 96 'load' 'Conv4_out_img_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 97 [2/2] (1.23ns)   --->   "%Conv4_out_img_8_load = load i13 %Conv4_out_img_8_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 97 'load' 'Conv4_out_img_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 98 [2/2] (1.23ns)   --->   "%Conv4_out_img_9_load = load i13 %Conv4_out_img_9_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 98 'load' 'Conv4_out_img_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 99 [2/2] (1.23ns)   --->   "%Conv4_out_img_10_load = load i13 %Conv4_out_img_10_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 99 'load' 'Conv4_out_img_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 100 [2/2] (1.23ns)   --->   "%Conv4_out_img_11_load = load i13 %Conv4_out_img_11_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 100 'load' 'Conv4_out_img_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 101 [2/2] (1.23ns)   --->   "%Conv4_out_img_12_load = load i13 %Conv4_out_img_12_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 101 'load' 'Conv4_out_img_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_6 : Operation 135 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 86400, i64 86400, i64 86400"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast38 = zext i8 %empty_1354" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96]   --->   Operation 104 'zext' 'p_cast38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:37->NN.cpp:96]   --->   Operation 105 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i4 %j_3_mid2, i4 0" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 106 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.79ns)   --->   "%icmp_ln39_1 = icmp_ugt  i4 %j_3_mid2, i4 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 107 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node storemerge73)   --->   "%or_ln39 = or i1 %cmp9_i39, i1 %cmp10_i40" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 108 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node storemerge73)   --->   "%or_ln39_1 = or i1 %icmp_ln39, i1 %icmp_ln39_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 109 'or' 'or_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node storemerge73)   --->   "%or_ln39_2 = or i1 %or_ln39_1, i1 %or_ln39" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 110 'or' 'or_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln41 = add i17 %empty_1353, i17 %zext_ln36_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 111 'add' 'add_ln41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (0.86ns)   --->   "%add_ln41_1 = add i17 %add_ln41, i17 %p_cast38" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 112 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i17 %add_ln41_1" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 113 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%Pad4_out_img_addr = getelementptr i32 %Pad4_out_img, i64 0, i64 %zext_ln41" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:41->NN.cpp:96]   --->   Operation 114 'getelementptr' 'Pad4_out_img_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.79ns)   --->   "%icmp_ln45 = icmp_ult  i4 %j_3_mid2, i4 13" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 115 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.79ns)   --->   "%add_ln45_3 = add i4 %j_3_mid2, i4 3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 116 'add' 'add_ln45_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.39ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i4 %j_3_mid2, i4 %add_ln45_3" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 117 'select' 'select_ln45' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_load = load i13 %Conv4_out_img_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 118 'load' 'Conv4_out_img_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 119 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_1_load = load i13 %Conv4_out_img_1_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 119 'load' 'Conv4_out_img_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 120 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_2_load = load i13 %Conv4_out_img_2_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 120 'load' 'Conv4_out_img_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 121 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_3_load = load i13 %Conv4_out_img_3_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 121 'load' 'Conv4_out_img_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 122 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_4_load = load i13 %Conv4_out_img_4_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 122 'load' 'Conv4_out_img_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 123 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_5_load = load i13 %Conv4_out_img_5_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 123 'load' 'Conv4_out_img_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 124 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_6_load = load i13 %Conv4_out_img_6_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 124 'load' 'Conv4_out_img_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 125 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_7_load = load i13 %Conv4_out_img_7_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 125 'load' 'Conv4_out_img_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 126 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_8_load = load i13 %Conv4_out_img_8_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 126 'load' 'Conv4_out_img_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 127 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_9_load = load i13 %Conv4_out_img_9_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 127 'load' 'Conv4_out_img_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 128 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_10_load = load i13 %Conv4_out_img_10_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 128 'load' 'Conv4_out_img_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 129 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_11_load = load i13 %Conv4_out_img_11_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 129 'load' 'Conv4_out_img_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 130 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Conv4_out_img_12_load = load i13 %Conv4_out_img_12_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 130 'load' 'Conv4_out_img_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 131 [1/1] (0.66ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 1, i32 %Conv4_out_img_load, i4 2, i32 %Conv4_out_img_1_load, i4 3, i32 %Conv4_out_img_2_load, i4 4, i32 %Conv4_out_img_3_load, i4 5, i32 %Conv4_out_img_4_load, i4 6, i32 %Conv4_out_img_5_load, i4 7, i32 %Conv4_out_img_6_load, i4 8, i32 %Conv4_out_img_7_load, i4 9, i32 %Conv4_out_img_8_load, i4 10, i32 %Conv4_out_img_9_load, i4 11, i32 %Conv4_out_img_10_load, i4 12, i32 %Conv4_out_img_11_load, i4 0, i32 %Conv4_out_img_12_load, i32 <undef>, i4 %select_ln45" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96]   --->   Operation 131 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.44ns) (out node of the LUT)   --->   "%storemerge73 = select i1 %or_ln39_2, i32 0, i32 %tmp_s" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 132 'select' 'storemerge73' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln39 = store i32 %storemerge73, i17 %Pad4_out_img_addr" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96]   --->   Operation 133 'store' 'store_ln39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 86400> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body8.i48" [../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:36->NN.cpp:96]   --->   Operation 134 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten72') [19]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten72' [20]  (0.427 ns)

 <State 2>: 3.340ns
The critical path consists of the following:
	'load' operation 8 bit ('indvar_flatten59_load', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96) on local variable 'indvar_flatten59' [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln35', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96) [39]  (0.765 ns)
	'select' operation 4 bit ('select_ln34', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96) [40]  (0.391 ns)
	'add' operation 4 bit ('add_ln35', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96) [45]  (0.797 ns)
	'select' operation 4 bit ('select_ln35', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96) [48]  (0.391 ns)
	'mul' operation 8 bit of DSP[73] ('empty_1355', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96) [59]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[73] ('empty_1355', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96) [59]  (0.996 ns)

 <State 4>: 3.559ns
The critical path consists of the following:
	'load' operation 9 bit ('c_6_load', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96) on local variable 'c', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96 [35]  (0.000 ns)
	'add' operation 9 bit ('add_ln34_1', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96) [36]  (0.776 ns)
	'select' operation 9 bit ('select_ln34_1', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:34->NN.cpp:96) [44]  (0.398 ns)
	'mul' operation 16 bit ('mul_ln35', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:35->NN.cpp:96) [52]  (1.740 ns)
	'add' operation 16 bit of DSP[73] ('add_ln45', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96) [73]  (0.645 ns)

 <State 5>: 1.642ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln45_1', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96) [75]  (0.789 ns)
	'add' operation 17 bit ('add_ln45_2', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96) [77]  (0.853 ns)

 <State 6>: 5.851ns
The critical path consists of the following:
	'mul' operation 129 bit ('mul_ln45', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96) [80]  (4.614 ns)
	'getelementptr' operation 13 bit ('Conv4_out_img_addr', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96) [86]  (0.000 ns)
	'load' operation 32 bit ('Conv4_out_img_load', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96) on array 'Conv4_out_img' [99]  (1.237 ns)

 <State 7>: 3.587ns
The critical path consists of the following:
	'load' operation 32 bit ('Conv4_out_img_load', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96) on array 'Conv4_out_img' [99]  (1.237 ns)
	'sparsemux' operation 32 bit ('tmp_s', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:45->NN.cpp:96) [112]  (0.664 ns)
	'select' operation 32 bit ('storemerge73', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96) [113]  (0.449 ns)
	'store' operation 0 bit ('store_ln39', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96) of variable 'storemerge73', ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:39->NN.cpp:96 on array 'Pad4_out_img' [114]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
