#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 24 21:16:37 2023
# Process ID: 18752
# Current directory: C:/Users/admin/Desktop/Parity_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14376 C:\Users\admin\Desktop\Parity_Test\Parity_Test.xpr
# Log file: C:/Users/admin/Desktop/Parity_Test/vivado.log
# Journal file: C:/Users/admin/Desktop/Parity_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/Parity_Test/Parity_Test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/admin/Desktop/uart_bridge_test/Parity_Test' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'; using path 'C:/Users/admin/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/admin/Genesys2_Master.xdc'; using path 'C:/Users/admin/Desktop/Genesys2_Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/admin/Genesys2_Master.xdc'; using path 'C:/Users/admin/Desktop/Genesys2_Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/admin/Genesys2_Master.xdc'; using path 'C:/Users/admin/Desktop/Genesys2_Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.898 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs fifo_generator_0_synth_1 -jobs 8
[Wed May 24 21:17:08 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/questa} {riviera=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/Uart8.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/Uart8.v
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/BaudRateGenerator.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/BaudRateGenerator.v
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/Uart8ReceiverParity.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/Uart8ReceiverParity.v
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/Uart8TransmitterParity.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/Uart8TransmitterParity.v
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/UartParamters.vh] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/new/UartParamters.vh
add_files -norecurse C:/Users/admin/Desktop/UartParamters.vh
add_files -norecurse {C:/Users/admin/Desktop/Uart8ReceiverParity.v C:/Users/admin/Desktop/Uart8TransmitterParity.v C:/Users/admin/Desktop/Uart8Parity.v C:/Users/admin/Desktop/BaudRateGenerator.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:18:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:18:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:20:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.035 ; gain = 2.887
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2760.328 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:24:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:24:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:25:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:25:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:27:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:27:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:30:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:30:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:31:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:31:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:33:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:33:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2777.645 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.820 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:39:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:39:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.238 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:41:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:41:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.238 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 21:44:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 21:44:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.238 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300AFF240B
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300AFF240B
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 22:30:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 22:30:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Full_Threshold_Assert_Value {1022} CONFIG.Full_Threshold_Negate_Value {1021}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs fifo_generator_0_synth_1 -jobs 8
[Wed May 24 22:42:32 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/questa} {riviera=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 24 22:42:39 2023] Launched fifo_generator_0_synth_1, synth_1...
Run output will be captured here:
fifo_generator_0_synth_1: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/fifo_generator_0_synth_1/runme.log
synth_1: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 22:42:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020}] [get_ips fifo_generator_0]
generate_target all [get_files  C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fifo_generator_0, cache-ID = df298322139c4391; cache size = 2.993 MB.
catch { [ delete_ip_run [get_ips -all fifo_generator_0] ] }
INFO: [Project 1-386] Moving file 'C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci'
export_simulation -of_objects [get_files C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files -ipstatic_source_dir C:/Users/admin/Desktop/Parity_Test/Parity_Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/questa} {riviera=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Desktop/Parity_Test/Parity_Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
[Wed May 24 22:45:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Wed May 24 22:45:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.934 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300AFF240B
close_hw_manager
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/UartParamters.vh] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/UartParamters.vh
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/BaudRateGenerator.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/BaudRateGenerator.v
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Uart8ReceiverParity.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Uart8ReceiverParity.v
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Uart8TransmitterParity.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Uart8TransmitterParity.v
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Genesys2_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/admin/Desktop/Genesys2_Master.xdc
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/admin/Desktop/Uart8Parity.v] -no_script -reset -force -quiet
remove_files  C:/Users/admin/Desktop/Uart8Parity.v
add_files -norecurse C:/Users/admin/Desktop/Uart_Verilog/UartParamters.vh
add_files -norecurse {C:/Users/admin/Desktop/Uart_Verilog/Uart8TransmitterParity.v C:/Users/admin/Desktop/Uart_Verilog/Uart8ReceiverParity.v C:/Users/admin/Desktop/Uart_Verilog/BaudRateGenerator.v C:/Users/admin/Desktop/Uart_Verilog/Uart8Parity.v}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/admin/Desktop/Uart_Verilog/Genesys2_Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
[Thu May 25 00:26:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Thu May 25 00:26:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/admin/Desktop/Parity_Test/Parity_Test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
[Thu May 25 00:27:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/synth_1/runme.log
[Thu May 25 00:27:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/Parity_Test/Parity_Test.runs/impl_1/Uart8.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2904.234 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300AFF240B
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300AFF240B
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 25 00:52:34 2023...
