create_clock -period 24.000 -name clk -waveform {0.000 12.000} clk


set_property IOSTANDARD LVCMOS33 [get_ports axi_input_ready]
set_property IOSTANDARD LVCMOS33 [get_ports axi_input_valid]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_input_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_input_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_input_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_input_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_input_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_input_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_input_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_input_data[7]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[8]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[10]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[9]}]
set_property IOSTANDARD LVDCI_15 [get_ports {axi_input_data[11]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[12]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[13]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[14]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[15]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[17]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[16]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[18]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[19]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[30]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[29]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[28]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[27]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[26]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[25]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[24]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[23]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[22]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[21]}]
set_property IOSTANDARD LVCMOS15 [get_ports {axi_input_data[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports {control_signal[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {control_signal[0]}]


set_property IOSTANDARD LVCMOS33 [get_ports axi_output_ready]
set_property IOSTANDARD LVCMOS33 [get_ports axi_output_valid]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {axi_output_data[20]}]

set_property PACKAGE_PIN P12 [get_ports axi_output_valid]
set_property PACKAGE_PIN K8 [get_ports reset]
set_property PACKAGE_PIN M8 [get_ports {axi_output_data[26]}]
set_property PACKAGE_PIN H7 [get_ports {axi_input_data[2]}]
set_property PACKAGE_PIN G6 [get_ports {axi_input_data[5]}]
set_property PACKAGE_PIN D6 [get_ports {axi_output_data[2]}]
set_property PACKAGE_PIN G7 [get_ports {axi_input_data[3]}]
set_property PACKAGE_PIN B3 [get_ports {axi_output_data[13]}]
set_property PACKAGE_PIN G8 [get_ports {axi_input_data[1]}]
set_property PACKAGE_PIN M10 [get_ports {axi_output_data[24]}]
set_property PACKAGE_PIN B1 [get_ports {axi_output_data[21]}]
set_property PACKAGE_PIN D4 [get_ports {axi_output_data[9]}]
set_property PACKAGE_PIN C1 [get_ports {axi_output_data[20]}]
set_property PACKAGE_PIN C2 [get_ports {axi_output_data[15]}]
set_property PACKAGE_PIN A3 [get_ports {axi_output_data[18]}]
set_property PACKAGE_PIN B5 [get_ports {axi_output_data[4]}]
set_property PACKAGE_PIN F4 [get_ports {axi_output_data[7]}]
set_property PACKAGE_PIN J6 [get_ports {control_signal[0]}]
set_property PACKAGE_PIN E5 [get_ports {axi_output_data[1]}]
set_property PACKAGE_PIN K9 [get_ports {control_signal[1]}]
set_property PACKAGE_PIN B4 [get_ports {axi_output_data[11]}]
set_property PACKAGE_PIN E4 [get_ports {axi_output_data[8]}]
set_property PACKAGE_PIN A2 [get_ports {axi_output_data[19]}]
set_property PACKAGE_PIN E3 [get_ports {axi_output_data[16]}]
set_property PACKAGE_PIN L8 [get_ports axi_input_valid]
set_property PACKAGE_PIN M9 [get_ports clk]
set_property PACKAGE_PIN H8 [get_ports {axi_input_data[0]}]
set_property PACKAGE_PIN J7 [get_ports {axi_input_data[6]}]
set_property PACKAGE_PIN H6 [get_ports {axi_input_data[4]}]
set_property PACKAGE_PIN N9 [get_ports {axi_output_data[31]}]
set_property PACKAGE_PIN E2 [get_ports {axi_output_data[17]}]
set_property PACKAGE_PIN E1 [get_ports {axi_output_data[22]}]
set_property PACKAGE_PIN C3 [get_ports {axi_output_data[12]}]
set_property PACKAGE_PIN D5 [get_ports {axi_output_data[3]}]
set_property PACKAGE_PIN M12 [get_ports {axi_output_data[30]}]
set_property PACKAGE_PIN N13 [get_ports {axi_output_data[29]}]
set_property PACKAGE_PIN M11 [get_ports {axi_output_data[28]}]
set_property PACKAGE_PIN D1 [get_ports {axi_output_data[23]}]
set_property PACKAGE_PIN D2 [get_ports {axi_output_data[14]}]
set_property PACKAGE_PIN N11 [get_ports {axi_output_data[27]}]
set_property PACKAGE_PIN A5 [get_ports {axi_output_data[5]}]
set_property PACKAGE_PIN C4 [get_ports {axi_output_data[10]}]
set_property PACKAGE_PIN F6 [get_ports {axi_output_data[0]}]
set_property PACKAGE_PIN L10 [get_ports {axi_output_data[25]}]
set_property PACKAGE_PIN F5 [get_ports {axi_output_data[6]}]
set_property PACKAGE_PIN J9 [get_ports axi_input_ready]
set_property PACKAGE_PIN N8 [get_ports axi_output_ready]

set_property PACKAGE_PIN N12 [get_ports {axi_input_data[7]}]
set_property PACKAGE_PIN A7 [get_ports {axi_input_data[8]}]
set_property PACKAGE_PIN A8 [get_ports {axi_input_data[9]}]
set_property PACKAGE_PIN A10 [get_ports {axi_input_data[11]}]
set_property PACKAGE_PIN A9 [get_ports {axi_input_data[10]}]
set_property PACKAGE_PIN A12 [get_ports {axi_input_data[12]}]
set_property PACKAGE_PIN A11 [get_ports {axi_input_data[13]}]
set_property PACKAGE_PIN A13 [get_ports {axi_input_data[14]}]
set_property PACKAGE_PIN A14 [get_ports {axi_input_data[15]}]
set_property PACKAGE_PIN A15 [get_ports {axi_input_data[16]}]
set_property PACKAGE_PIN A16 [get_ports {axi_input_data[17]}]
set_property PACKAGE_PIN A17 [get_ports {axi_input_data[18]}]
set_property PACKAGE_PIN A18 [get_ports {axi_input_data[19]}]
set_property PACKAGE_PIN A19 [get_ports {axi_input_data[20]}]
set_property PACKAGE_PIN A20 [get_ports {axi_input_data[21]}]
set_property PACKAGE_PIN A21 [get_ports {axi_input_data[22]}]
set_property PACKAGE_PIN A22 [get_ports {axi_input_data[23]}]
set_property PACKAGE_PIN A23 [get_ports {axi_input_data[24]}]
set_property PACKAGE_PIN C7 [get_ports {axi_input_data[25]}]
set_property PACKAGE_PIN C9 [get_ports {axi_input_data[31]}]
set_property PACKAGE_PIN C8 [get_ports {axi_input_data[30]}]
set_property PACKAGE_PIN C11 [get_ports {axi_input_data[29]}]
set_property PACKAGE_PIN C12 [get_ports {axi_input_data[28]}]
set_property PACKAGE_PIN C13 [get_ports {axi_input_data[27]}]
set_property PACKAGE_PIN C14 [get_ports {axi_input_data[26]}]

