-series GW5AT
-device GW5AT-60
-device_version B
-package PBGA484A
-part_number GW5AT-LV60PG484AC1/I0


-mod_name SDRAM_PLL
-file_name SDRAM_PLL
-path C:/Users/Think/Documents/FPGA_Project/Gowin/60K-PG484/Board_test_full_60_484/src/sdram/gowin_pll/
-type PLL_ADV
-file_type vlg
-ssc false
-rst false
-rst_pwd false
-rst_i false
-rst_o false
-fclkin 50
-idiv_sel 1
-clkfb_sel 0
-fbdiv_sel 1
-en_lock false
-dyn_dpa_en false
-clkout0_bypass false
-odiv0_sel 6
-odiv0_frac_sel 0
-clkout0_dt_dir 1
-clkout0_dt_step 0
-dyn_pe0_sel false
-clkout0_pe_coarse 0
-clkout0_pe_fine 0
-de0_en false
-clkout0_dt_dir 1
-clkout0_dt_step 0
-en_clkout1 true
-clkout1_bypass false
-odiv1_sel 6
-clkout1_dt_dir 1
-clkout1_dt_step 0
-dyn_pe1_sel false
-clkout1_pe_coarse 3
-clkout1_pe_fine 6
-de1_en false
-en_clkout2 true
-clkout2_bypass false
-odiv2_sel 6
-clkout2_dt_dir 1
-clkout2_dt_step 0
-dyn_pe2_sel false
-clkout2_pe_coarse 4
-clkout2_pe_fine 4
-de2_en false
-en_clkout3 false
-en_clkout4 false
-en_clkout5 false
-en_clkout6 false
-en_clkfbout false
-mdiv_sel 16
-mdiv_frac_sel 0