digraph "0_qemu_691a02e2ce0c413236a78dee6f2651c937b09fb0@pointer" {
"1000180" [label="(Call,cpu_memory_rw_debug(cs, ip, opcode, sizeof(opcode), 0))"];
"1000115" [label="(Call,*cs = CPU(cpu))"];
"1000117" [label="(Call,CPU(cpu))"];
"1000111" [label="(MethodParameterIn,X86CPU *cpu)"];
"1000112" [label="(MethodParameterIn,target_ulong ip)"];
"1000193" [label="(Call,patch_byte(cpu, ip, 0x50 + modrm_reg(opcode[1])))"];
"1000202" [label="(Call,patch_call(s, cpu, ip + 1, handlers->set_tpr))"];
"1000205" [label="(Call,ip + 1)"];
"1000198" [label="(Call,modrm_reg(opcode[1]))"];
"1000196" [label="(Call,0x50 + modrm_reg(opcode[1]))"];
"1000213" [label="(Call,patch_byte(cpu, ip, 0x90))"];
"1000217" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])]))"];
"1000220" [label="(Call,ip + 1)"];
"1000227" [label="(Call,modrm_reg(opcode[1]))"];
"1000233" [label="(Call,patch_call(s, cpu, ip, handlers->get_tpr[0]))"];
"1000244" [label="(Call,patch_call(s, cpu, ip, handlers->set_tpr_eax))"];
"1000253" [label="(Call,patch_byte(cpu, ip, 0x68))"];
"1000257" [label="(Call,cpu_memory_rw_debug(cs, ip + 6, (void *)&imm32, sizeof(imm32), 0))"];
"1000269" [label="(Call,cpu_memory_rw_debug(cs, ip + 1, (void *)&imm32, sizeof(imm32), 1))"];
"1000313" [label="(Call,tb_gen_code(cs, current_pc, current_cs_base, current_flags, 1))"];
"1000319" [label="(Call,cpu_resume_from_signal(cs, NULL))"];
"1000259" [label="(Call,ip + 6)"];
"1000271" [label="(Call,ip + 1)"];
"1000281" [label="(Call,patch_call(s, cpu, ip + 5, handlers->set_tpr))"];
"1000284" [label="(Call,ip + 5)"];
"1000292" [label="(Call,patch_byte(cpu, ip, 0x50))"];
"1000296" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr_stack))"];
"1000299" [label="(Call,ip + 1)"];
"1000112" [label="(MethodParameterIn,target_ulong ip)"];
"1000231" [label="(ControlStructure,break;)"];
"1000254" [label="(Identifier,cpu)"];
"1000269" [label="(Call,cpu_memory_rw_debug(cs, ip + 1, (void *)&imm32, sizeof(imm32), 1))"];
"1000321" [label="(Identifier,NULL)"];
"1000222" [label="(Literal,1)"];
"1000284" [label="(Call,ip + 5)"];
"1000322" [label="(MethodReturn,static void)"];
"1000314" [label="(Identifier,cs)"];
"1000256" [label="(Literal,0x68)"];
"1000118" [label="(Identifier,cpu)"];
"1000266" [label="(Call,sizeof(imm32))"];
"1000207" [label="(Literal,1)"];
"1000262" [label="(Call,(void *)&imm32)"];
"1000225" [label="(Identifier,handlers)"];
"1000133" [label="(Call,current_pc = 0)"];
"1000283" [label="(Identifier,cpu)"];
"1000278" [label="(Call,sizeof(imm32))"];
"1000199" [label="(Call,opcode[1])"];
"1000246" [label="(Identifier,cpu)"];
"1000137" [label="(Call,current_cs_base = 0)"];
"1000305" [label="(ControlStructure,break;)"];
"1000228" [label="(Call,opcode[1])"];
"1000259" [label="(Call,ip + 6)"];
"1000234" [label="(Identifier,s)"];
"1000317" [label="(Identifier,current_flags)"];
"1000319" [label="(Call,cpu_resume_from_signal(cs, NULL))"];
"1000257" [label="(Call,cpu_memory_rw_debug(cs, ip + 6, (void *)&imm32, sizeof(imm32), 0))"];
"1000271" [label="(Call,ip + 1)"];
"1000316" [label="(Identifier,current_cs_base)"];
"1000292" [label="(Call,patch_byte(cpu, ip, 0x50))"];
"1000219" [label="(Identifier,cpu)"];
"1000242" [label="(ControlStructure,break;)"];
"1000280" [label="(Literal,1)"];
"1000195" [label="(Identifier,ip)"];
"1000116" [label="(Identifier,cs)"];
"1000245" [label="(Identifier,s)"];
"1000227" [label="(Call,modrm_reg(opcode[1]))"];
"1000180" [label="(Call,cpu_memory_rw_debug(cs, ip, opcode, sizeof(opcode), 0))"];
"1000303" [label="(Identifier,handlers)"];
"1000205" [label="(Call,ip + 1)"];
"1000313" [label="(Call,tb_gen_code(cs, current_pc, current_cs_base, current_flags, 1))"];
"1000203" [label="(Identifier,s)"];
"1000287" [label="(Call,handlers->set_tpr)"];
"1000244" [label="(Call,patch_call(s, cpu, ip, handlers->set_tpr_eax))"];
"1000261" [label="(Literal,6)"];
"1000202" [label="(Call,patch_call(s, cpu, ip + 1, handlers->set_tpr))"];
"1000302" [label="(Call,handlers->get_tpr_stack)"];
"1000216" [label="(Literal,0x90)"];
"1000285" [label="(Identifier,ip)"];
"1000247" [label="(Identifier,ip)"];
"1000184" [label="(Call,sizeof(opcode))"];
"1000141" [label="(Call,current_flags = 0)"];
"1000117" [label="(Call,CPU(cpu))"];
"1000268" [label="(Literal,0)"];
"1000191" [label="(Block,)"];
"1000301" [label="(Literal,1)"];
"1000260" [label="(Identifier,ip)"];
"1000273" [label="(Literal,1)"];
"1000288" [label="(Identifier,handlers)"];
"1000183" [label="(Identifier,opcode)"];
"1000251" [label="(ControlStructure,break;)"];
"1000318" [label="(Literal,1)"];
"1000270" [label="(Identifier,cs)"];
"1000233" [label="(Call,patch_call(s, cpu, ip, handlers->get_tpr[0]))"];
"1000213" [label="(Call,patch_byte(cpu, ip, 0x90))"];
"1000198" [label="(Call,modrm_reg(opcode[1]))"];
"1000208" [label="(Call,handlers->set_tpr)"];
"1000186" [label="(Literal,0)"];
"1000315" [label="(Identifier,current_pc)"];
"1000193" [label="(Call,patch_byte(cpu, ip, 0x50 + modrm_reg(opcode[1])))"];
"1000110" [label="(MethodParameterIn,VAPICROMState *s)"];
"1000215" [label="(Identifier,ip)"];
"1000121" [label="(Identifier,env)"];
"1000217" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])]))"];
"1000295" [label="(Literal,0x50)"];
"1000220" [label="(Call,ip + 1)"];
"1000204" [label="(Identifier,cpu)"];
"1000189" [label="(Identifier,opcode)"];
"1000297" [label="(Identifier,s)"];
"1000182" [label="(Identifier,ip)"];
"1000272" [label="(Identifier,ip)"];
"1000298" [label="(Identifier,cpu)"];
"1000258" [label="(Identifier,cs)"];
"1000290" [label="(ControlStructure,break;)"];
"1000300" [label="(Identifier,ip)"];
"1000197" [label="(Literal,0x50)"];
"1000281" [label="(Call,patch_call(s, cpu, ip + 5, handlers->set_tpr))"];
"1000299" [label="(Call,ip + 1)"];
"1000223" [label="(Call,handlers->get_tpr[modrm_reg(opcode[1])])"];
"1000237" [label="(Call,handlers->get_tpr[0])"];
"1000113" [label="(Block,)"];
"1000296" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr_stack))"];
"1000235" [label="(Identifier,cpu)"];
"1000194" [label="(Identifier,cpu)"];
"1000274" [label="(Call,(void *)&imm32)"];
"1000214" [label="(Identifier,cpu)"];
"1000218" [label="(Identifier,s)"];
"1000293" [label="(Identifier,cpu)"];
"1000111" [label="(MethodParameterIn,X86CPU *cpu)"];
"1000206" [label="(Identifier,ip)"];
"1000248" [label="(Call,handlers->set_tpr_eax)"];
"1000286" [label="(Literal,5)"];
"1000221" [label="(Identifier,ip)"];
"1000294" [label="(Identifier,ip)"];
"1000209" [label="(Identifier,handlers)"];
"1000181" [label="(Identifier,cs)"];
"1000253" [label="(Call,patch_byte(cpu, ip, 0x68))"];
"1000236" [label="(Identifier,ip)"];
"1000115" [label="(Call,*cs = CPU(cpu))"];
"1000312" [label="(Block,)"];
"1000282" [label="(Identifier,s)"];
"1000196" [label="(Call,0x50 + modrm_reg(opcode[1]))"];
"1000320" [label="(Identifier,cs)"];
"1000255" [label="(Identifier,ip)"];
"1000211" [label="(ControlStructure,break;)"];
"1000180" -> "1000113"  [label="AST: "];
"1000180" -> "1000186"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000182" -> "1000180"  [label="AST: "];
"1000183" -> "1000180"  [label="AST: "];
"1000184" -> "1000180"  [label="AST: "];
"1000186" -> "1000180"  [label="AST: "];
"1000189" -> "1000180"  [label="CFG: "];
"1000180" -> "1000322"  [label="DDG: cs"];
"1000180" -> "1000322"  [label="DDG: ip"];
"1000180" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip, opcode, sizeof(opcode), 0)"];
"1000180" -> "1000322"  [label="DDG: opcode"];
"1000115" -> "1000180"  [label="DDG: cs"];
"1000112" -> "1000180"  [label="DDG: ip"];
"1000180" -> "1000193"  [label="DDG: ip"];
"1000180" -> "1000198"  [label="DDG: opcode"];
"1000180" -> "1000213"  [label="DDG: ip"];
"1000180" -> "1000227"  [label="DDG: opcode"];
"1000180" -> "1000233"  [label="DDG: ip"];
"1000180" -> "1000244"  [label="DDG: ip"];
"1000180" -> "1000253"  [label="DDG: ip"];
"1000180" -> "1000257"  [label="DDG: cs"];
"1000180" -> "1000292"  [label="DDG: ip"];
"1000180" -> "1000313"  [label="DDG: cs"];
"1000115" -> "1000113"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000121" -> "1000115"  [label="CFG: "];
"1000115" -> "1000322"  [label="DDG: CPU(cpu)"];
"1000117" -> "1000115"  [label="DDG: cpu"];
"1000117" -> "1000118"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000117" -> "1000322"  [label="DDG: cpu"];
"1000111" -> "1000117"  [label="DDG: cpu"];
"1000117" -> "1000193"  [label="DDG: cpu"];
"1000117" -> "1000213"  [label="DDG: cpu"];
"1000117" -> "1000233"  [label="DDG: cpu"];
"1000117" -> "1000244"  [label="DDG: cpu"];
"1000117" -> "1000253"  [label="DDG: cpu"];
"1000117" -> "1000292"  [label="DDG: cpu"];
"1000111" -> "1000109"  [label="AST: "];
"1000111" -> "1000322"  [label="DDG: cpu"];
"1000111" -> "1000193"  [label="DDG: cpu"];
"1000111" -> "1000202"  [label="DDG: cpu"];
"1000111" -> "1000213"  [label="DDG: cpu"];
"1000111" -> "1000217"  [label="DDG: cpu"];
"1000111" -> "1000233"  [label="DDG: cpu"];
"1000111" -> "1000244"  [label="DDG: cpu"];
"1000111" -> "1000253"  [label="DDG: cpu"];
"1000111" -> "1000281"  [label="DDG: cpu"];
"1000111" -> "1000292"  [label="DDG: cpu"];
"1000111" -> "1000296"  [label="DDG: cpu"];
"1000112" -> "1000109"  [label="AST: "];
"1000112" -> "1000322"  [label="DDG: ip"];
"1000112" -> "1000193"  [label="DDG: ip"];
"1000112" -> "1000202"  [label="DDG: ip"];
"1000112" -> "1000205"  [label="DDG: ip"];
"1000112" -> "1000213"  [label="DDG: ip"];
"1000112" -> "1000217"  [label="DDG: ip"];
"1000112" -> "1000220"  [label="DDG: ip"];
"1000112" -> "1000233"  [label="DDG: ip"];
"1000112" -> "1000244"  [label="DDG: ip"];
"1000112" -> "1000253"  [label="DDG: ip"];
"1000112" -> "1000257"  [label="DDG: ip"];
"1000112" -> "1000259"  [label="DDG: ip"];
"1000112" -> "1000269"  [label="DDG: ip"];
"1000112" -> "1000271"  [label="DDG: ip"];
"1000112" -> "1000281"  [label="DDG: ip"];
"1000112" -> "1000284"  [label="DDG: ip"];
"1000112" -> "1000292"  [label="DDG: ip"];
"1000112" -> "1000296"  [label="DDG: ip"];
"1000112" -> "1000299"  [label="DDG: ip"];
"1000193" -> "1000191"  [label="AST: "];
"1000193" -> "1000196"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000195" -> "1000193"  [label="AST: "];
"1000196" -> "1000193"  [label="AST: "];
"1000203" -> "1000193"  [label="CFG: "];
"1000193" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x50 + modrm_reg(opcode[1]))"];
"1000193" -> "1000322"  [label="DDG: 0x50 + modrm_reg(opcode[1])"];
"1000198" -> "1000193"  [label="DDG: opcode[1]"];
"1000193" -> "1000202"  [label="DDG: cpu"];
"1000193" -> "1000202"  [label="DDG: ip"];
"1000193" -> "1000205"  [label="DDG: ip"];
"1000202" -> "1000191"  [label="AST: "];
"1000202" -> "1000208"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000204" -> "1000202"  [label="AST: "];
"1000205" -> "1000202"  [label="AST: "];
"1000208" -> "1000202"  [label="AST: "];
"1000211" -> "1000202"  [label="CFG: "];
"1000202" -> "1000322"  [label="DDG: s"];
"1000202" -> "1000322"  [label="DDG: handlers->set_tpr"];
"1000202" -> "1000322"  [label="DDG: ip + 1"];
"1000202" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->set_tpr)"];
"1000202" -> "1000322"  [label="DDG: cpu"];
"1000110" -> "1000202"  [label="DDG: s"];
"1000205" -> "1000207"  [label="CFG: "];
"1000206" -> "1000205"  [label="AST: "];
"1000207" -> "1000205"  [label="AST: "];
"1000209" -> "1000205"  [label="CFG: "];
"1000205" -> "1000322"  [label="DDG: ip"];
"1000198" -> "1000196"  [label="AST: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000196" -> "1000198"  [label="CFG: "];
"1000198" -> "1000322"  [label="DDG: opcode[1]"];
"1000198" -> "1000196"  [label="DDG: opcode[1]"];
"1000197" -> "1000196"  [label="AST: "];
"1000196" -> "1000322"  [label="DDG: modrm_reg(opcode[1])"];
"1000213" -> "1000191"  [label="AST: "];
"1000213" -> "1000216"  [label="CFG: "];
"1000214" -> "1000213"  [label="AST: "];
"1000215" -> "1000213"  [label="AST: "];
"1000216" -> "1000213"  [label="AST: "];
"1000218" -> "1000213"  [label="CFG: "];
"1000213" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x90)"];
"1000213" -> "1000217"  [label="DDG: cpu"];
"1000213" -> "1000217"  [label="DDG: ip"];
"1000213" -> "1000220"  [label="DDG: ip"];
"1000217" -> "1000191"  [label="AST: "];
"1000217" -> "1000223"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000219" -> "1000217"  [label="AST: "];
"1000220" -> "1000217"  [label="AST: "];
"1000223" -> "1000217"  [label="AST: "];
"1000231" -> "1000217"  [label="CFG: "];
"1000217" -> "1000322"  [label="DDG: handlers->get_tpr[modrm_reg(opcode[1])]"];
"1000217" -> "1000322"  [label="DDG: cpu"];
"1000217" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])])"];
"1000217" -> "1000322"  [label="DDG: s"];
"1000217" -> "1000322"  [label="DDG: ip + 1"];
"1000110" -> "1000217"  [label="DDG: s"];
"1000220" -> "1000222"  [label="CFG: "];
"1000221" -> "1000220"  [label="AST: "];
"1000222" -> "1000220"  [label="AST: "];
"1000225" -> "1000220"  [label="CFG: "];
"1000220" -> "1000322"  [label="DDG: ip"];
"1000227" -> "1000223"  [label="AST: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000228" -> "1000227"  [label="AST: "];
"1000223" -> "1000227"  [label="CFG: "];
"1000227" -> "1000322"  [label="DDG: opcode[1]"];
"1000233" -> "1000191"  [label="AST: "];
"1000233" -> "1000237"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000235" -> "1000233"  [label="AST: "];
"1000236" -> "1000233"  [label="AST: "];
"1000237" -> "1000233"  [label="AST: "];
"1000242" -> "1000233"  [label="CFG: "];
"1000233" -> "1000322"  [label="DDG: handlers->get_tpr[0]"];
"1000233" -> "1000322"  [label="DDG: ip"];
"1000233" -> "1000322"  [label="DDG: patch_call(s, cpu, ip, handlers->get_tpr[0])"];
"1000233" -> "1000322"  [label="DDG: cpu"];
"1000233" -> "1000322"  [label="DDG: s"];
"1000110" -> "1000233"  [label="DDG: s"];
"1000244" -> "1000191"  [label="AST: "];
"1000244" -> "1000248"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000246" -> "1000244"  [label="AST: "];
"1000247" -> "1000244"  [label="AST: "];
"1000248" -> "1000244"  [label="AST: "];
"1000251" -> "1000244"  [label="CFG: "];
"1000244" -> "1000322"  [label="DDG: handlers->set_tpr_eax"];
"1000244" -> "1000322"  [label="DDG: patch_call(s, cpu, ip, handlers->set_tpr_eax)"];
"1000244" -> "1000322"  [label="DDG: s"];
"1000244" -> "1000322"  [label="DDG: cpu"];
"1000244" -> "1000322"  [label="DDG: ip"];
"1000110" -> "1000244"  [label="DDG: s"];
"1000253" -> "1000191"  [label="AST: "];
"1000253" -> "1000256"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000255" -> "1000253"  [label="AST: "];
"1000256" -> "1000253"  [label="AST: "];
"1000258" -> "1000253"  [label="CFG: "];
"1000253" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x68)"];
"1000253" -> "1000257"  [label="DDG: ip"];
"1000253" -> "1000259"  [label="DDG: ip"];
"1000253" -> "1000269"  [label="DDG: ip"];
"1000253" -> "1000271"  [label="DDG: ip"];
"1000253" -> "1000281"  [label="DDG: cpu"];
"1000253" -> "1000281"  [label="DDG: ip"];
"1000253" -> "1000284"  [label="DDG: ip"];
"1000257" -> "1000191"  [label="AST: "];
"1000257" -> "1000268"  [label="CFG: "];
"1000258" -> "1000257"  [label="AST: "];
"1000259" -> "1000257"  [label="AST: "];
"1000262" -> "1000257"  [label="AST: "];
"1000266" -> "1000257"  [label="AST: "];
"1000268" -> "1000257"  [label="AST: "];
"1000270" -> "1000257"  [label="CFG: "];
"1000257" -> "1000322"  [label="DDG: ip + 6"];
"1000257" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip + 6, (void *)&imm32, sizeof(imm32), 0)"];
"1000262" -> "1000257"  [label="DDG: &imm32"];
"1000257" -> "1000269"  [label="DDG: cs"];
"1000269" -> "1000191"  [label="AST: "];
"1000269" -> "1000280"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000271" -> "1000269"  [label="AST: "];
"1000274" -> "1000269"  [label="AST: "];
"1000278" -> "1000269"  [label="AST: "];
"1000280" -> "1000269"  [label="AST: "];
"1000282" -> "1000269"  [label="CFG: "];
"1000269" -> "1000322"  [label="DDG: cpu_memory_rw_debug(cs, ip + 1, (void *)&imm32, sizeof(imm32), 1)"];
"1000269" -> "1000322"  [label="DDG: (void *)&imm32"];
"1000269" -> "1000322"  [label="DDG: cs"];
"1000269" -> "1000322"  [label="DDG: ip + 1"];
"1000274" -> "1000269"  [label="DDG: &imm32"];
"1000269" -> "1000313"  [label="DDG: cs"];
"1000313" -> "1000312"  [label="AST: "];
"1000313" -> "1000318"  [label="CFG: "];
"1000314" -> "1000313"  [label="AST: "];
"1000315" -> "1000313"  [label="AST: "];
"1000316" -> "1000313"  [label="AST: "];
"1000317" -> "1000313"  [label="AST: "];
"1000318" -> "1000313"  [label="AST: "];
"1000320" -> "1000313"  [label="CFG: "];
"1000313" -> "1000322"  [label="DDG: current_pc"];
"1000313" -> "1000322"  [label="DDG: current_cs_base"];
"1000313" -> "1000322"  [label="DDG: tb_gen_code(cs, current_pc, current_cs_base, current_flags, 1)"];
"1000313" -> "1000322"  [label="DDG: current_flags"];
"1000133" -> "1000313"  [label="DDG: current_pc"];
"1000137" -> "1000313"  [label="DDG: current_cs_base"];
"1000141" -> "1000313"  [label="DDG: current_flags"];
"1000313" -> "1000319"  [label="DDG: cs"];
"1000319" -> "1000312"  [label="AST: "];
"1000319" -> "1000321"  [label="CFG: "];
"1000320" -> "1000319"  [label="AST: "];
"1000321" -> "1000319"  [label="AST: "];
"1000322" -> "1000319"  [label="CFG: "];
"1000319" -> "1000322"  [label="DDG: cpu_resume_from_signal(cs, NULL)"];
"1000319" -> "1000322"  [label="DDG: NULL"];
"1000319" -> "1000322"  [label="DDG: cs"];
"1000259" -> "1000261"  [label="CFG: "];
"1000260" -> "1000259"  [label="AST: "];
"1000261" -> "1000259"  [label="AST: "];
"1000263" -> "1000259"  [label="CFG: "];
"1000271" -> "1000273"  [label="CFG: "];
"1000272" -> "1000271"  [label="AST: "];
"1000273" -> "1000271"  [label="AST: "];
"1000275" -> "1000271"  [label="CFG: "];
"1000281" -> "1000191"  [label="AST: "];
"1000281" -> "1000287"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000283" -> "1000281"  [label="AST: "];
"1000284" -> "1000281"  [label="AST: "];
"1000287" -> "1000281"  [label="AST: "];
"1000290" -> "1000281"  [label="CFG: "];
"1000281" -> "1000322"  [label="DDG: s"];
"1000281" -> "1000322"  [label="DDG: ip + 5"];
"1000281" -> "1000322"  [label="DDG: handlers->set_tpr"];
"1000281" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 5, handlers->set_tpr)"];
"1000281" -> "1000322"  [label="DDG: cpu"];
"1000110" -> "1000281"  [label="DDG: s"];
"1000284" -> "1000286"  [label="CFG: "];
"1000285" -> "1000284"  [label="AST: "];
"1000286" -> "1000284"  [label="AST: "];
"1000288" -> "1000284"  [label="CFG: "];
"1000284" -> "1000322"  [label="DDG: ip"];
"1000292" -> "1000191"  [label="AST: "];
"1000292" -> "1000295"  [label="CFG: "];
"1000293" -> "1000292"  [label="AST: "];
"1000294" -> "1000292"  [label="AST: "];
"1000295" -> "1000292"  [label="AST: "];
"1000297" -> "1000292"  [label="CFG: "];
"1000292" -> "1000322"  [label="DDG: patch_byte(cpu, ip, 0x50)"];
"1000292" -> "1000296"  [label="DDG: cpu"];
"1000292" -> "1000296"  [label="DDG: ip"];
"1000292" -> "1000299"  [label="DDG: ip"];
"1000296" -> "1000191"  [label="AST: "];
"1000296" -> "1000302"  [label="CFG: "];
"1000297" -> "1000296"  [label="AST: "];
"1000298" -> "1000296"  [label="AST: "];
"1000299" -> "1000296"  [label="AST: "];
"1000302" -> "1000296"  [label="AST: "];
"1000305" -> "1000296"  [label="CFG: "];
"1000296" -> "1000322"  [label="DDG: s"];
"1000296" -> "1000322"  [label="DDG: cpu"];
"1000296" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->get_tpr_stack)"];
"1000296" -> "1000322"  [label="DDG: ip + 1"];
"1000296" -> "1000322"  [label="DDG: handlers->get_tpr_stack"];
"1000110" -> "1000296"  [label="DDG: s"];
"1000299" -> "1000301"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000301" -> "1000299"  [label="AST: "];
"1000303" -> "1000299"  [label="CFG: "];
"1000299" -> "1000322"  [label="DDG: ip"];
}
