# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-8.10"
module \mux2
  attribute \src "dut.sv:1.14-1.15"
  wire input 1 \S
  attribute \src "dut.sv:1.16-1.17"
  wire input 2 \A
  attribute \src "dut.sv:1.18-1.19"
  wire input 3 \B
  attribute \src "dut.sv:1.20-1.21"
  wire output 4 \Y
  attribute \src "dut.sv:6.5-7.18"
  wire $0\Y
  wire $auto$rtlil.cc:3474:Mux$3
  cell $mux $mux$dut.sv:7$2
    parameter \WIDTH 1
    connect \A \A
    connect \B \B
    connect \S \S
    connect \Y $auto$rtlil.cc:3474:Mux$3
  end
  attribute \src "dut.sv:6.5-7.18"
  process $proc$dut.sv:6$1
    assign $0\Y \Y
    assign $0\Y $auto$rtlil.cc:3474:Mux$3
    sync always
      update \Y $0\Y
  end
end
