library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity mips_32_bit_alu is
	port (input_A:			in std_logic_vector(31 downto 0);
			input_B:			in std_logic_vector(31 downto 0);
			carry_in:		in std_logic;
			output:			out std_logic_vector(31 downto 0);
			carry_out:		out std_logic
	);
end mips_32_bit_alu;

architecture rtl of mips_32_bit_alu is

begin

end rtl;
