<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>ARM Architecture on William Lazcano | Computer &amp; Electrical Engineering</title><link>https://will-l10.github.io/tags/arm-architecture/</link><description>Recent content in ARM Architecture on William Lazcano | Computer &amp; Electrical Engineering</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Tue, 15 Oct 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://will-l10.github.io/tags/arm-architecture/index.xml" rel="self" type="application/rss+xml"/><item><title>ARM Processor Implementation</title><link>https://will-l10.github.io/blogs/arm-processor/</link><pubDate>Tue, 15 Oct 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/arm-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Implemented a complete &lt;strong&gt;single-cycle ARM processor&lt;/strong&gt; with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages. Successfully added custom &lt;strong&gt;EOR (Exclusive OR)&lt;/strong&gt; and &lt;strong&gt;LDRB (Load Register Byte)&lt;/strong&gt; instructions to the standard ARM ISA.&lt;/p&gt;
&lt;p&gt;&lt;img src="https://will-l10.github.io/images/projects/arm.jpg" alt="ARM Processor Architecture"&gt;&lt;/p&gt;
&lt;h3 id="project-highlights"&gt;Project Highlights&lt;/h3&gt;
&lt;table&gt;
 &lt;thead&gt;
 &lt;tr&gt;
 &lt;th&gt;Feature&lt;/th&gt;
 &lt;th&gt;Details&lt;/th&gt;
 &lt;/tr&gt;
 &lt;/thead&gt;
 &lt;tbody&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Architecture&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;32-bit single-cycle ARM&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Custom Instructions&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;EOR, LDRB&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Memory Model&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;Harvard (separate I/D memory)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Platform&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;Altera DE2-115 FPGA&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Clock Speed&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;50 MHz&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Language&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;Verilog HDL&lt;/td&gt;
 &lt;/tr&gt;
 &lt;tr&gt;
 &lt;td&gt;&lt;strong&gt;Verification&lt;/strong&gt;&lt;/td&gt;
 &lt;td&gt;ModelSim testbench (100% accuracy)&lt;/td&gt;
 &lt;/tr&gt;
 &lt;/tbody&gt;
&lt;/table&gt;
&lt;h2 id="architecture-components"&gt;Architecture Components&lt;/h2&gt;
&lt;h3 id="arm-processor-block-diagram"&gt;ARM Processor Block Diagram&lt;/h3&gt;
&lt;pre tabindex="0"&gt;&lt;code&gt; ┌─────────────────────────────────────┐
 │ ARM Processor Core │
 │ │
 ┌─────────┐ │ ┌──────┐ ┌─────┐ ┌──────┐ │
 │ Instr │─────▶│ │ PC │───▶│ +4 │───▶│ MUX │ │
 │ Memory │ │ └──────┘ └─────┘ └───┬──┘ │
 │ (IMEM) │ │ │ │
 └─────────┘ │ ┌────────────────────────┐ │ │
 │ │ Instruction Register │ │ │
 │ └───────────┬────────────┘ │ │
 │ ▼ │ │
 │ ┌──────────────────────┐ │ │
 │ │ Control Unit │ │ │
 │ │ ┌─────────────────┐ │ │ │
 │ │ │ Main Decoder │ │ │ │
 │ │ │ ALU Decoder │ │ │ │
 │ │ └─────────────────┘ │ │ │
 │ └──────────┬───────────┘ │ │
 │ ▼ │ │
 │ ┌──────────────────────┐ │ │
 │ │ Register File │ │ │
 │ │ (16 x 32-bit) │ │ │
 │ └───────┬──────────────┘ │ │
 │ ▼ │ │
 │ ┌──────────────────────┐ │ │
 │ │ ALU (3-bit ctrl) │ │ │
 │ │ + Shifter Unit │ │ │
 │ └───────┬──────────────┘ │ │
 │ ▼ │ │
 ┌─────────┐ │ ┌──────────────────────┐ │ │
 │ Data │◀────▶│ │ Memory Interface │ │ │
 │ Memory │ │ │ (Byte Selector) │ │ │
 │ (DMEM) │ │ └──────────────────────┘ │ │
 └─────────┘ │ │ │
 └─────────────────────────────┘
&lt;/code&gt;&lt;/pre&gt;&lt;h3 id="core-components"&gt;Core Components&lt;/h3&gt;
&lt;p&gt;&lt;strong&gt;Datapath:&lt;/strong&gt;&lt;/p&gt;</description></item></channel></rss>