# Wed Aug 23 16:43:50 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202109actsp1, Build 056R, Built Jun 14 2022 13:56:21, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 132MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 132MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 132MB)


@N: MF104 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":21:7:21:14|Found compile point of type hard on View view:work.poly_mul(verilog) 
@N: MF104 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":21:7:21:15|Found compile point of type hard on View view:work.Core_Poly_Z3(verilog) 
@N: MF104 :"f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|Found compile point of type hard on View view:work.caxi4interconnect_SlaveConvertor_Z13(verilog) 
@N: MF104 :"f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":25:7:25:26|Found compile point of type hard on View view:work.COREAXI4INTERCONNECT_Z15(verilog) 
@N: MF104 :"f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":25:7:25:26|Found compile point of type hard on View view:work.COREAXI4INTERCONNECT_Z22(verilog) 
@N: MF104 :"f:\mpfs_projects\mpfs_icicle\component\work\ihc_subsystem\ihc_subsystem.v":9:7:9:19|Found compile point of type hard on View view:work.IHC_SUBSYSTEM(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Wed Aug 23 16:43:52 2023
@N: MF107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":21:7:21:14|Old database up-to-date, remapping Compile point view:work.poly_mul(verilog) unnecessary 
Mapping Core_Poly_Z3 as a separate process
@N: MF107 :"f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|Old database up-to-date, remapping Compile point view:work.caxi4interconnect_SlaveConvertor_Z13(verilog) unnecessary 
@N: MF107 :"f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":25:7:25:26|Old database up-to-date, remapping Compile point view:work.COREAXI4INTERCONNECT_Z15(verilog) unnecessary 
@N: MF107 :"f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":25:7:25:26|Old database up-to-date, remapping Compile point view:work.COREAXI4INTERCONNECT_Z22(verilog) unnecessary 
@N: MF107 :"f:\mpfs_projects\mpfs_icicle\component\work\ihc_subsystem\ihc_subsystem.v":9:7:9:19|Old database up-to-date, remapping Compile point view:work.IHC_SUBSYSTEM(verilog) unnecessary 
@N: MF107 :"f:\mpfs_projects\mpfs_icicle\component\work\mpfs_icicle_kit_base_design\mpfs_icicle_kit_base_design.v":9:7:9:33|Old database up-to-date, remapping Compile point view:work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog) unnecessary 
MCP Status: 1 jobs running

@N: MF106 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":21:7:21:15|Mapping Compile point view:work.Core_Poly_Z3(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 201MB)


#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 197MB peak: 201MB)

Encoding state machine CS[9:0] (in view: work.Core_Poly_Z3(verilog))
original code -> new code
   0000 -> 0000000000
   0001 -> 0000000011
   0010 -> 0000000101
   0011 -> 0000001001
   0100 -> 0000010001
   0101 -> 0000100001
   0110 -> 0001000001
   0111 -> 0010000001
   1000 -> 0100000001
   1001 -> 1000000001
@N: FX493 |Applying initial value "0" on instance CS_i[0].
@N: MO231 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":422:1:422:6|Found counter in view:work.Core_Poly_Z3(verilog) instance axi_arlen_cntr[7:0] 
@N: MO231 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":266:1:266:6|Found counter in view:work.Core_Poly_Z3(verilog) instance axi_awlen_cntr[7:0] 
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|RAM polyvec_ram_0.bank3[22:0] (in view: work.Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|Found startup values on RAM instance polyvec_ram_0.bank3[22:0] (in view: work.Core_Poly_Z3(verilog)).
@N: FX702 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|Found startup values on RAM instance polyvec_ram_0.bank3[22:0]
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|RAM polyvec_ram_0.bank2[22:0] (in view: work.Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|Found startup values on RAM instance polyvec_ram_0.bank2[22:0] (in view: work.Core_Poly_Z3(verilog)).
@N: FX702 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|Found startup values on RAM instance polyvec_ram_0.bank2[22:0]
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|RAM polyvec_ram_0.bank1[22:0] (in view: work.Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|Found startup values on RAM instance polyvec_ram_0.bank1[22:0] (in view: work.Core_Poly_Z3(verilog)).
@N: FX702 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|Found startup values on RAM instance polyvec_ram_0.bank1[22:0]
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|RAM polyvec_ram_0.bank0[22:0] (in view: work.Core_Poly_Z3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|Found startup values on RAM instance polyvec_ram_0.bank0[22:0] (in view: work.Core_Poly_Z3(verilog)).
@N: FX702 :"f:\mpfs_projects\mpfs_icicle\hdl\polyvec_ram.v":46:4:46:9|Found startup values on RAM instance polyvec_ram_0.bank0[22:0]
Encoding state machine CS[4:0] (in view: work.address_generator(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
@N: FX493 |Applying initial value "0" on instance CS_i[0].
@N: MO230 :"f:\mpfs_projects\mpfs_icicle\hdl\address_generator.v":51:4:51:9|Found up-down counter in view:work.address_generator(verilog) instance k[7:0]  
@N: FX403 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Property "block_ram" or "no_rw_check" found for RAM delay_0.gen_delay\[3\]\.level_buf_seqshift[19:0] with specified coding style. Inferring block RAM.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|RAM delay_0.gen_delay\[3\]\.level_buf_seqshift[19:0] (in view: work.poly_ram_5s_32s_46s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_3.bank[45:0] (in view: work.poly_ram_5s_32s_46s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_2.bank[45:0] (in view: work.poly_ram_5s_32s_46s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_1.bank[45:0] (in view: work.poly_ram_5s_32s_46s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_0.bank[45:0] (in view: work.poly_ram_5s_32s_46s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing user instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.delay_0.gen_delay[3].level_buf_CA1_1 because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.delay_0.gen_delay[3].level_buf_C1_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX403 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Property "block_ram" or "no_rw_check" found for RAM delay_0.gen_delay\[3\]\.level_buf_seqshift[19:0] with specified coding style. Inferring block RAM.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|RAM delay_0.gen_delay\[3\]\.level_buf_seqshift[19:0] (in view: work.poly_ram_5s_32s_46s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_3.bank[45:0] (in view: work.poly_ram_5s_32s_46s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_2.bank[45:0] (in view: work.poly_ram_5s_32s_46s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_1.bank[45:0] (in view: work.poly_ram_5s_32s_46s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_0.bank[45:0] (in view: work.poly_ram_5s_32s_46s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing user instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_0.gen_delay[3].level_buf_CA1_1 because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_0.gen_delay[3].level_buf_C1_1. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 214MB peak: 214MB)


Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 232MB peak: 232MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_ram.v":46:4:46:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.sel_reg[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.sel_reg[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_ram.v":46:4:46:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.sel_reg[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.sel_reg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_1_tmp[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_1_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_2_tmp[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_2_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_ram.v":46:4:46:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.sel_reg[2] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.sel_reg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__4_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__4_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_0_tmp[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_0_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_1_tmp[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_1_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_2_tmp[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_2_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_3_tmp[0] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_3_tmp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_3_tmp[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_3_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_0_.level_buf_1__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_0_.level_buf_1__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__0_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__0_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__1_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__1_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__2_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__2_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__3_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__3_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__5_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__5_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__6_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__6_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_1_.level_buf_2__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_1_.level_buf_2__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_2_.level_buf_3__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_2_.level_buf_3__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay_3_.level_buf_4__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_0.gen_delay_3_.level_buf_4__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\network_bf_in.v":31:4:31:9|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux2.sel_a_0_tmp[1] because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux2.sel_a_0_tmp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_0_.level_buf_1__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_0_.level_buf_1__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_1_.level_buf_2__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_1_.level_buf_2__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Removing instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_1.gen_delay_2_.level_buf_3__7_ because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.mux3.delay_1.gen_delay_2_.level_buf_3__7_. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 253MB peak: 292MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 257MB peak: 292MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 257MB peak: 292MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 257MB peak: 292MB)

@N: BN362 :"f:\mpfs_projects\mpfs_icicle\hdl\address_generator.v":51:4:51:9|Removing sequential instance address_generator_0.k[7] (in view: work.Core_Poly_Z3(verilog)) because it does not drive other instances.
@N: BN362 :"f:\mpfs_projects\mpfs_icicle\hdl\address_generator.v":51:4:51:9|Removing sequential instance address_generator_0.k[6] (in view: work.Core_Poly_Z3(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 249MB peak: 292MB)


Finished technology mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 281MB peak: 292MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:24s		    -6.82ns		8240 /      2004
   2		0h:00m:24s		    -6.81ns		8189 /      2004
   3		0h:00m:27s		    -6.79ns		8189 /      2004
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":260:8:260:9|Replicating instance ar0_dinb_ss0_0 (in view: work.poly_mul(verilog)) with 616 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":602:4:602:9|Replicating instance CS_rep[5] (in view: work.Core_Poly_Z3(verilog)) with 244 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":260:8:260:9|Replicating instance ar0_dinbs2 (in view: work.poly_mul(verilog)) with 600 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":602:4:602:9|Replicating instance CS_rep[8] (in view: work.Core_Poly_Z3(verilog)) with 254 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":602:4:602:9|Replicating instance CS[4] (in view: work.Core_Poly_Z3(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\fp_modop.v":160:21:160:32|Replicating instance ar0_dina_sn_N_4_mux_i (in view: work.poly_mul(verilog)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   4		0h:00m:30s		    -4.92ns		8197 /      2011
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":260:8:260:9|Replicating instance ar0_dinb_ss0_0_fast (in view: work.poly_mul(verilog)) with 122 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":260:8:260:9|Replicating instance ar0_dinbs2_fast (in view: work.poly_mul(verilog)) with 118 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":260:8:260:9|Replicating instance ar0_dinbs2_rep1 (in view: work.poly_mul(verilog)) with 122 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":260:8:260:9|Replicating instance ar0_dinb_ss0_0_rep1 (in view: work.poly_mul(verilog)) with 128 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 12 LUTs via timing driven replication

@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":260:8:260:9|Replicating instance ar0_dinb_ss0_0_rep1_rep2 (in view: work.poly_mul(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":260:8:260:9|Replicating instance ar0_dinb_ss0_0_rep1 (in view: work.poly_mul(verilog)) with 36 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:33s		    -4.63ns		8213 /      2011
@N: BN362 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":422:1:422:6|Removing sequential instance axi_araddr[1] (in view: work.Core_Poly_Z3(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":422:1:422:6|Removing sequential instance axi_araddr[0] (in view: work.Core_Poly_Z3(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":266:1:266:6|Removing sequential instance axi_awaddr[1] (in view: work.Core_Poly_Z3(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v":266:1:266:6|Removing sequential instance axi_awaddr[0] (in view: work.Core_Poly_Z3(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 292MB peak: 292MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 294MB peak: 294MB)


Finished mapping Core_Poly_Z3
Multiprocessing finished at : Wed Aug 23 16:44:35 2023
Multiprocessing took 0h:00m:42s realtime, 0h:00m:05s cputime

Summary of Compile Points :
*************************** 
Name                                     Status        Reason             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
poly_mul                                 Unchanged     -                  Sat Aug 12 14:41:35 2023     Sat Aug 12 14:42:03 2023     0h:00m:28s     0h:00m:28s     No            
caxi4interconnect_SlaveConvertor_Z13     Unchanged     -                  Tue Apr 11 09:38:57 2023     Tue Apr 11 09:39:32 2023     0h:00m:35s     0h:00m:34s     No            
COREAXI4INTERCONNECT_Z15                 Unchanged     -                  Tue Apr 11 09:39:00 2023     Tue Apr 11 09:39:34 2023     0h:00m:33s     0h:00m:33s     No            
COREAXI4INTERCONNECT_Z22                 Unchanged     -                  Tue Mar 28 21:13:16 2023     Tue Mar 28 21:13:49 2023     0h:00m:32s     0h:00m:32s     No            
IHC_SUBSYSTEM                            Unchanged     -                  Tue Mar 28 21:13:44 2023     Tue Mar 28 21:13:59 2023     0h:00m:15s     0h:00m:15s     No            
Core_Poly_Z3                             Remapped      Design changed     Wed Aug 23 16:43:54 2023     Wed Aug 23 16:44:35 2023     0h:00m:40s     0h:00m:40s     No            
MPFS_ICICLE_KIT_BASE_DESIGN              Unchanged     -                  Wed Aug 23 16:27:12 2023     Wed Aug 23 16:27:52 2023     0h:00m:40s     0h:00m:40s     No            
================================================================================================================================================================================
Total number of compile points: 7
===================================

Links to Compile point Reports:
******************************
@L: "F:\MPFS_Projects\MPFS_ICICLE\synthesis\Core_Poly_Z3\Core_Poly_Z3.srr"
@L: "F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN\MPFS_ICICLE_KIT_BASE_DESIGN.srr"
@L: "F:\MPFS_Projects\MPFS_ICICLE\synthesis\IHC_SUBSYSTEM\IHC_SUBSYSTEM.srr"
@L: "F:\MPFS_Projects\MPFS_ICICLE\synthesis\COREAXI4INTERCONNECT_Z22\COREAXI4INTERCONNECT_Z22.srr"
@L: "F:\MPFS_Projects\MPFS_ICICLE\synthesis\COREAXI4INTERCONNECT_Z15\COREAXI4INTERCONNECT_Z15.srr"
@L: "F:\MPFS_Projects\MPFS_ICICLE\synthesis\caxi4interconnect_SlaveConvertor_Z13\caxi4interconnect_SlaveConvertor_Z13.srr"
@L: "F:\MPFS_Projects\MPFS_ICICLE\synthesis\poly_mul\poly_mul.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:07s; Memory used current: 438MB peak: 442MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:09s; Memory used current: 445MB peak: 445MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 9312 clock pin(s) of sequential element(s)
0 instances converted, 9312 sequential instances remain driven by gated/generated clocks

========================================================================================== Non-Gated/Non-Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element                                                                     Drive Element Type                   Fanout     Sample Instance                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0006       REF_CLK_50MHz                                                                       clock definition on port             1          CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0  
@K:CKID0007       CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160     clock definition on OSC_RC160MHZ     1          CLOCKS_AND_RESETS_inst_0.CLK_160MHz_to_CLK_80MHz.CLK_DIV_0.I_CD
=====================================================================================================================================================================================================================
================================================================================================================ Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                                                   Drive Element Type     Fanout     Sample Instance                                                  Explanation                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0     PLL                    4171       CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_1       No gated clock conversion method for cell cell:ACG4.SLE           
@K:CKID0002       CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0     PLL                    2966       CLOCKS_AND_RESETS_inst_0.RESET_FIC_3_CLK.CORERESET_0.dff_9       No gated clock conversion method for cell cell:ACG4.SLE           
@K:CKID0003       CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0     PLL                    2169       CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_14      No gated clock conversion method for cell cell:ACG4.SLE           
@K:CKID0004       FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_COMMON_INSTANCE        PCIE_COMMON            5          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIESS_LANE1_Pipe_AXI1     No gated clock conversion method for cell cell:work.XCVR_PIPE_AXI1
@K:CKID0005       CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0     PLL                    1          MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS                            No gated clock conversion method for cell cell:work.MSS           
=========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:11s; Memory used current: 154MB peak: 448MB)

Writing Analyst data base F:\MPFS_Projects\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:17s; Memory used current: 292MB peak: 448MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":22:0:22:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":23:0:23:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":24:0:24:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":25:0:25:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:25s; Memory used current: 283MB peak: 448MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:25s; Memory used current: 283MB peak: 448MB)


Start final timing analysis (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:00m:27s; Memory used current: 282MB peak: 448MB)

@W: MT246 :"f:\mpfs_projects\mpfs_icicle\component\work\oscillator_160mhz\oscillator_160mhz_0\oscillator_160mhz_oscillator_160mhz_0_pf_osc.v":15:17:15:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"f:\mpfs_projects\mpfs_icicle\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pfsoc_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock REF_CLK_50MHz with period 20.00ns 
@N: MT615 |Found clock REF_CLK_PAD_P with period 10.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK with period 6.25ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 with period 7.41ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 with period 7.41ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 with period 7.41ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 with period 19.75ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Aug 23 16:44:56 2023
#


Top view:               MPFS_ICICLE_KIT_BASE_DESIGN
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    F:\MPFS_Projects\MPFS_ICICLE\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.036

                                                                                        Requested     Estimated     Requested     Estimated                Clock                                                                                                    Clock           
Starting Clock                                                                          Frequency     Frequency     Period        Period        Slack      Type                                                                                                     Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0                      135.0 MHz     95.8 MHz      7.407         10.444        -3.036     generated (from REF_CLK_50MHz)                                                                           FIC0_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1                      135.0 MHz     110.3 MHz     7.407         9.065         -0.829     generated (from REF_CLK_50MHz)                                                                           FIC1_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2                      135.0 MHz     NA            7.407         NA            NA         generated (from REF_CLK_50MHz)                                                                           FIC2_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3                      50.6 MHz      114.4 MHz     19.753        8.744         11.009     generated (from REF_CLK_50MHz)                                                                           FIC3_clks       
CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV                   80.0 MHz      NA            12.500        NA            NA         generated (from CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK)     default_clkgroup
CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK     160.0 MHz     NA            6.250         NA            NA         declared                                                                                                 default_clkgroup
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK             125.0 MHz     NA            8.000         NA            NA         declared                                                                                                 default_clkgroup
REF_CLK_50MHz                                                                           50.0 MHz      NA            20.000        NA            NA         declared                                                                                                 default_clkgroup
REF_CLK_PAD_P                                                                           100.0 MHz     NA            10.000        NA            NA         declared                                                                                                 default_clkgroup
System                                                                                  100.0 MHz     243.6 MHz     10.000        4.104         5.896      system                                                                                                   system_clkgroup 
====================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  |  7.407       5.896   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                              CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1  |  7.407       5.896   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                              CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3  |  19.753      18.241  |  No paths    -      |  No paths    -      |  No paths    -     
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  |  7.407       -3.036  |  No paths    -      |  No paths    -      |  No paths    -     
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1  |  7.407       2.682   |  No paths    -      |  No paths    -      |  3.704       -0.829
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3  |  19.753      11.009  |  No paths    -      |  No paths    -      |  No paths    -     
================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                                                     Arrival           
Instance                                                                                     Reference                                                              Type     Pin     Net                  Time        Slack 
                                                                                             Clock                                                                                                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5]                                               CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       N_2335_fast          0.257       -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[6]                                                        CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       CS[6]                0.257       -3.030
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_fast[4]                                                   CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       CS_fast[4]           0.257       -3.005
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[8]                                               CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       N_2334_fast          0.257       -2.496
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[7]                                                        CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       CS[7]                0.257       -2.370
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_3.gen_delay_3_.level_buf_4__0_     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       ntt_l[0]             0.257       -1.967
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_3.gen_delay_3_.level_buf_4__1_     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       ntt_l[1]             0.257       -1.915
FIC_0_PERIPHERALS_1.Core_Poly_0.axi_arv_arr_flag                                             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       axi_arv_arr_flag     0.257       -1.170
FIC_0_PERIPHERALS_1.Core_Poly_0.axi_awv_awr_flag                                             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       axi_awv_awr_flag     0.257       -0.996
FIC_0_PERIPHERALS_1.Core_Poly_0.pm_a1[35]                                                    CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       pm_a1[35]            0.257       -0.868
============================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                                                                      Required           
Instance                                                                          Reference                                                              Type        Pin         Net            Time         Slack 
                                                                                  Clock                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_0.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[0]     un2_d_0[0]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[0]     un2_d_0[0]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_1.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[0]     un2_d_0[0]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[1]     un2_d_0[1]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_0.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[1]     un2_d_0[1]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_1.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[1]     un2_d_0[1]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[2]     un2_d_0[2]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_0.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[2]     un2_d_0[2]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_1.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[2]     un2_d_0[2]     5.743        -3.036
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_0.albh_mult_muladd_0[22:0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     MACC_PA     CDIN[3]     un2_d_0[3]     5.743        -3.036
===================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.407
    - Setup time:                            1.664
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.743

    - Propagation time:                      8.779
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.036

    Number of logic level(s):                5
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0] / CDIN[43]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                Pin           Pin               Arrival     No. of    
Name                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5]                                    SLE         Q             Out     0.257     0.257 r     -         
N_2335_fast                                                                       Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        B             In      -         0.397 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        Y             Out     0.098     0.495 r     -         
N_2277_i                                                                          Net         -             -       1.995     -           968       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        C             In      -         2.490 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        Y             Out     0.175     2.664 r     -         
sr0_dina_sn_N_4_mux_i_0_rep2                                                      Net         -             -       1.400     -           181       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0_2[0]           CFG4        D             In      -         4.064 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0_2[0]           CFG4        Y             Out     0.274     4.337 r     -         
mr2_dinb_2[0]                                                                     Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0[0]             CFG4        B             In      -         4.477 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0[0]             CFG4        Y             Out     0.098     4.575 r     -         
mr2_dinb[0]                                                                       Net         -             -       0.736     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     B[0]          In      -         5.311 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     CDOUT[43]     Out     2.746     8.057 r     -         
un2_d_0[43]                                                                       Net         -             -       0.722     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0]     MACC_PA     CDIN[43]      In      -         8.779 r     -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 10.444 is 5.312(50.9%) logic and 5.132(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.407
    - Setup time:                            1.664
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.743

    - Propagation time:                      8.779
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.036

    Number of logic level(s):                5
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0] / CDIN[43]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                Pin           Pin               Arrival     No. of    
Name                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5]                                    SLE         Q             Out     0.257     0.257 r     -         
N_2335_fast                                                                       Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        B             In      -         0.397 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        Y             Out     0.098     0.495 r     -         
N_2277_i                                                                          Net         -             -       1.995     -           968       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        C             In      -         2.490 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        Y             Out     0.175     2.664 r     -         
sr0_dina_sn_N_4_mux_i_0_rep2                                                      Net         -             -       1.400     -           181       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0_2[9]           CFG4        D             In      -         4.064 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0_2[9]           CFG4        Y             Out     0.274     4.337 r     -         
mr2_dinb_2[9]                                                                     Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0[9]             CFG4        B             In      -         4.477 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0[9]             CFG4        Y             Out     0.098     4.575 r     -         
mr2_dinb[9]                                                                       Net         -             -       0.736     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     B[9]          In      -         5.311 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     CDOUT[43]     Out     2.746     8.057 r     -         
un2_d_0[43]                                                                       Net         -             -       0.722     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0]     MACC_PA     CDIN[43]      In      -         8.779 r     -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 10.444 is 5.312(50.9%) logic and 5.132(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.407
    - Setup time:                            1.664
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.743

    - Propagation time:                      8.779
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.036

    Number of logic level(s):                5
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0] / CDIN[43]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                Pin           Pin               Arrival     No. of    
Name                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5]                                    SLE         Q             Out     0.257     0.257 r     -         
N_2335_fast                                                                       Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        B             In      -         0.397 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        Y             Out     0.098     0.495 r     -         
N_2277_i                                                                          Net         -             -       1.995     -           968       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        C             In      -         2.490 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        Y             Out     0.175     2.664 r     -         
sr0_dina_sn_N_4_mux_i_0_rep2                                                      Net         -             -       1.400     -           181       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0_2[8]           CFG4        D             In      -         4.064 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0_2[8]           CFG4        Y             Out     0.274     4.337 r     -         
mr2_dinb_2[8]                                                                     Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0[8]             CFG4        B             In      -         4.477 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0[8]             CFG4        Y             Out     0.098     4.575 r     -         
mr2_dinb[8]                                                                       Net         -             -       0.736     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     B[8]          In      -         5.311 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     CDOUT[43]     Out     2.746     8.057 r     -         
un2_d_0[43]                                                                       Net         -             -       0.722     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0]     MACC_PA     CDIN[43]      In      -         8.779 r     -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 10.444 is 5.312(50.9%) logic and 5.132(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.407
    - Setup time:                            1.664
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.743

    - Propagation time:                      8.779
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.036

    Number of logic level(s):                5
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0] / CDIN[43]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                Pin           Pin               Arrival     No. of    
Name                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5]                                    SLE         Q             Out     0.257     0.257 r     -         
N_2335_fast                                                                       Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        B             In      -         0.397 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        Y             Out     0.098     0.495 r     -         
N_2277_i                                                                          Net         -             -       1.995     -           968       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        C             In      -         2.490 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        Y             Out     0.175     2.664 r     -         
sr0_dina_sn_N_4_mux_i_0_rep2                                                      Net         -             -       1.400     -           181       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0_2[10]          CFG4        D             In      -         4.064 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0_2[10]          CFG4        Y             Out     0.274     4.337 r     -         
mr2_dinb_2[10]                                                                    Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0[10]            CFG4        B             In      -         4.477 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_0[10]            CFG4        Y             Out     0.098     4.575 r     -         
mr2_dinb[10]                                                                      Net         -             -       0.736     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     B[10]         In      -         5.311 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     CDOUT[43]     Out     2.746     8.057 r     -         
un2_d_0[43]                                                                       Net         -             -       0.722     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0]     MACC_PA     CDIN[43]      In      -         8.779 r     -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 10.444 is 5.312(50.9%) logic and 5.132(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.407
    - Setup time:                            1.664
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.743

    - Propagation time:                      8.779
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.036

    Number of logic level(s):                5
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0] / CDIN[43]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                Pin           Pin               Arrival     No. of    
Name                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[5]                                    SLE         Q             Out     0.257     0.257 r     -         
N_2335_fast                                                                       Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        B             In      -         0.397 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.N_2277_i                      CFG2        Y             Out     0.098     0.495 r     -         
N_2277_i                                                                          Net         -             -       1.995     -           968       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        C             In      -         2.490 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_3.ar0_dinb_ss0_0_rep2           CFG3        Y             Out     0.175     2.664 r     -         
sr0_dina_sn_N_4_mux_i_0_rep2                                                      Net         -             -       1.400     -           181       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_2[11]            CFG4        D             In      -         4.064 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m_2[11]            CFG4        Y             Out     0.274     4.337 r     -         
mr2_dinb_2[11]                                                                    Net         -             -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m[11]              CFG4        B             In      -         4.477 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_m[11]              CFG4        Y             Out     0.098     4.575 r     -         
mr2_dinb[11]                                                                      Net         -             -       0.736     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     B[11]         In      -         5.311 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.ahbl_mult_muladd_0[22:0]     MACC_PA     CDOUT[43]     Out     2.746     8.057 r     -         
un2_d_0[43]                                                                       Net         -             -       0.722     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_rd_2.albh_mult_muladd_0[22:0]     MACC_PA     CDIN[43]      In      -         8.779 r     -         
====================================================================================================================================================
Total path delay (propagation time + setup) of 10.444 is 5.312(50.9%) logic and 5.132(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                                                                                Arrival           
Instance                                         Reference                                                              Type     Pin           Net                                       Time        Slack 
                                                 Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_AWREADY     FIC_1_INITIATOR_0_AXI4mslave0_AWREADY     2.174       -0.829
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_ARREADY     FIC_1_INITIATOR_0_AXI4mslave0_ARREADY     2.112       -0.757
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_RLAST       FIC_1_INITIATOR_0_AXI4mslave0_RLAST       2.211       -0.690
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_RVALID      FIC_1_INITIATOR_0_AXI4mslave0_RVALID      2.225       -0.495
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_WVALID      PCIE_AXI_1_MASTER_WVALID                  2.122       -0.263
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_WREADY      FIC_1_INITIATOR_0_AXI4mslave0_WREADY      2.130       -0.229
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_RREADY      PCIE_AXI_1_MASTER_RREADY                  2.134       -0.205
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_ARVALID     PCIE_AXI_1_MASTER_ARVALID                 2.121       -0.128
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_AWVALID     PCIE_AXI_1_MASTER_AWVALID                 2.203       -0.106
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_BVALID      FIC_1_INITIATOR_0_AXI4mslave0_BVALID      2.129       -0.033
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                  Starting                                                                                                                  Required           
Instance                                                                                                                                                                                          Reference                                                              Type     Pin     Net                               Time         Slack 
                                                                                                                                                                                                  Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[5]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[6]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[7]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[8]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.fifo_nearly_full       CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.554        -0.829
===============================================================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.704
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.554

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.829

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.704 period=7.407) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.704
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.554

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.829

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.704 period=7.407) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.704
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.554

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.829

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.704 period=7.407) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.704
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.554

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.829

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.704 period=7.407) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.704
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.554

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.829

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.704 period=7.407) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                                                                  Arrival           
Instance                                  Reference                                                              Type     Pin                       Net                                             Time        Slack 
                                          Clock                                                                                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[28]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[28]     1.793       11.009
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PSEL          MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PSELx         1.678       11.521
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[11]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[11]     1.768       11.550
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[10]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[10]     1.772       11.961
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[12]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[12]     1.758       12.184
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[8]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[8]      1.763       12.572
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[9]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[9]      1.716       12.655
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[5]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[5]      1.731       12.762
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PENABLE       MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PENABLE       1.693       12.808
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[2]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[2]      1.739       13.028
======================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                                                                    Required           
Instance                                  Reference                                                              Type     Pin                        Net                                              Time         Slack 
                                          Clock                                                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[0]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[0]      19.753       11.009
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[1]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[1]      19.753       11.009
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[2]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[2]      19.753       11.009
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[3]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[3]      19.753       11.009
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[10]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[10]     19.753       11.037
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[11]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[11]     19.753       11.037
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[12]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[12]     19.753       11.037
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[13]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[13]     19.753       11.037
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[14]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[14]     19.753       11.037
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[15]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[15]     19.753       11.037
=========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      19.753
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.753

    - Propagation time:                      8.744
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.009

    Number of logic level(s):                8
    Starting point:                          MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS / FIC_3_APB_M_PADDR[28]
    Ending point:                            MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS / FIC_3_APB_M_PRDATA[0]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=9.877 period=19.753) on pin FIC_3_PCLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=9.877 period=19.753) on pin FIC_3_PCLK

Instance / Net                                                                                        Pin                       Pin               Arrival     No. of    
Name                                                                                         Type     Name                      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS                                                        MSS      FIC_3_APB_M_PADDR[28]     Out     1.793     1.793 r     -         
MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[28]                                                  Net      -                         -       1.119     -           6         
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.APB_ARBITER_0.out_high_psel                   CFG2     A                         In      -         2.912 r     -         
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.APB_ARBITER_0.out_high_psel                   CFG2     Y                         Out     0.060     2.971 r     -         
FIC_3_ADDRESS_GENERATION_1_FIC_3_0x5xxx_xxxx_PSELx                                           Net      -                         -       0.146     -           2         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.out_high_psel                              CFG2     A                         In      -         3.118 r     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.out_high_psel                              CFG2     Y                         Out     0.060     3.178 r     -         
APB_ARBITER_0_APB_MASTER_high_PSELx                                                          Net      -                         -       0.683     -           5         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.u_mux_p_to_b3.PSELSBUS_2_0_a2[1]     CFG2     A                         In      -         3.861 r     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.u_mux_p_to_b3.PSELSBUS_2_0_a2[1]     CFG2     Y                         Out     0.060     3.921 r     -         
N_2310                                                                                       Net      -                         -       0.719     -           7         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.u_mux_p_to_b3.PSELSBUS_1_0[1]        CFG2     A                         In      -         4.639 r     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.u_mux_p_to_b3.PSELSBUS_1_0[1]        CFG2     Y                         Out     0.060     4.699 r     -         
PSELSBUS_1_0[1]                                                                              Net      -                         -       0.835     -           15        
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0_a2_0[31]                       CFG4     D                         In      -         5.534 r     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0_a2_0[31]                       CFG4     Y                         Out     0.250     5.784 f     -         
N_336                                                                                        Net      -                         -       0.993     -           32        
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0_6[0]                           CFG4     C                         In      -         6.778 f     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0_6[0]                           CFG4     Y                         Out     0.172     6.949 f     -         
in_prdata_0_6[0]                                                                             Net      -                         -       0.139     -           1         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0[0]                             CFG4     D                         In      -         7.089 f     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0[0]                             CFG4     Y                         Out     0.226     7.315 f     -         
PRDATA[0]                                                                                    Net      -                         -       0.139     -           1         
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.APB_ARBITER_0.in_prdata[0]                    CFG4     C                         In      -         7.454 f     -         
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.APB_ARBITER_0.in_prdata[0]                    CFG4     Y                         Out     0.172     7.626 f     -         
MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[0]                                                  Net      -                         -       1.119     -           1         
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS                                                        MSS      FIC_3_APB_M_PRDATA[0]     In      -         8.744 f     -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.744 is 2.852(32.6%) logic and 5.893(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                     Arrival          
Instance                                                          Reference     Type     Pin               Net                                 Time        Slack
                                                                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT     System        INIT     UIC_INIT_DONE     INIT_MONITOR_0_DEVICE_INIT_DONE     0.000       5.896
================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                   Required          
Instance                                                       Reference     Type     Pin     Net                         Time         Slack
                                                               Clock                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.384        5.896
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.407
    - Setup time:                            0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.384

    - Propagation time:                      1.488
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.896

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT / UIC_INIT_DONE
    Ending point:                            CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.704 period=7.407) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival     No. of    
Name                                                              Type     Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
INIT_MONITOR_0_DEVICE_INIT_DONE                                   Net      -                 -       0.139     -           1         
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.un1_D        CFG3     A                 In      -         0.139 f     -         
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.un1_D        CFG3     Y                 Out     0.056     0.195 f     -         
un1_INTERNAL_RST_arst_i                                           Net      -                 -       1.293     -           48        
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_0        SLE      ALn               In      -         1.488 f     -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.512 is 0.079(5.2%) logic and 1.432(94.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":19:0:19:0|Timing constraint (to [get_pins { FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[0] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[1] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[2] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[3] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[4] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[5] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[6] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[7] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.WAKEREQ FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":20:0:20:0|Timing constraint (from [get_pins { FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin 
None

Finished final timing analysis (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:00m:29s; Memory used current: 289MB peak: 448MB)


Finished timing report (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:00m:29s; Memory used current: 289MB peak: 448MB)

---------------------------------------
Resource Usage Report for MPFS_ICICLE_KIT_BASE_DESIGN 

Mapping to part: mpfs250tfcg1152std
Cell usage:
AND2            2 uses
AND3            1 use
AND4            2 uses
CLKINT          10 uses
DRI             1 use
ICB_CLKDIV      1 use
ICB_NGMUX       1 use
INIT            1 use
INV             4 uses
MSS             1 use
OR2             7 uses
OSC_RC160MHZ    1 use
PCIE            1 use
PCIE_COMMON     1 use
PLL             1 use
TX_PLL          1 use
XCVR_APB_LINK   1 use
XCVR_PIPE_AXI0  2 uses
XCVR_PIPE_AXI1  2 uses
XCVR_REF_CLK    1 use
CFG1           144 uses
CFG2           1450 uses
CFG3           5225 uses
CFG4           6355 uses

Carry cells:
ARI1            2431 uses - used for arithmetic functions
ARI1            2244 uses - used for Wide-Mux implementation
Total ARI1      4675 uses


Sequential Cells: 
SLE            9126 uses
SLE_INIT       4 uses - used for Seqshift to URAM mapping
Total SLE          9130 uses

DSP Blocks:   16 of 784 (2%)
 MACC_PA:         8 MultAdds
 MACC_PA:         8 Mults

I/O ports: 179
I/O primitives: 151
BIBUF          71 uses
BIBUF_DIFF     4 uses
INBUF          19 uses
INBUF_DIFF     3 uses
OUTBUF         51 uses
OUTBUF_DIFF    3 uses


Global Clock Buffers: 10

RAM/ROM usage summary
Block RAMs (RAM64x12) : 119
Block RAMs (RAM64x12) : 4 - RAMs inferred for SeqShift
Total Block RAMs (RAM64x12) : 123 of 2352 (5%)

Total LUTs:    17849

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 1476; LUTs = 1476;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 576; LUTs = 576;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  9130 + 1476 + 0 + 576 = 11182;
Total number of LUTs after P&R:  17849 + 1476 + 0 + 576 = 19901;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:00m:29s; Memory used current: 88MB peak: 448MB)

Process took 0h:01m:06s realtime, 0h:00m:29s cputime
# Wed Aug 23 16:44:57 2023

###########################################################]
