// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_11 (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        weights_0_val,
        weights_1_val,
        weights_2_val,
        weights_3_val,
        weights_4_val,
        weights_5_val,
        weights_6_val,
        weights_7_val,
        weights_8_val,
        weights_9_val,
        weights_10_val,
        weights_11_val,
        weights_12_val,
        weights_13_val,
        weights_14_val,
        weights_15_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
input  [15:0] weights_0_val;
input  [15:0] weights_1_val;
input  [15:0] weights_2_val;
input  [15:0] weights_3_val;
input  [15:0] weights_4_val;
input  [15:0] weights_5_val;
input  [15:0] weights_6_val;
input  [15:0] weights_7_val;
input  [15:0] weights_8_val;
input  [15:0] weights_9_val;
input  [15:0] weights_10_val;
input  [15:0] weights_11_val;
input  [15:0] weights_12_val;
input  [15:0] weights_13_val;
input  [15:0] weights_14_val;
input  [15:0] weights_15_val;
input  [3:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_90_fu_320_p0;
wire  signed [25:0] sext_ln73_135_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_84_fu_322_p0;
wire  signed [25:0] sext_ln73_130_fu_1517_p1;
wire  signed [15:0] mul_ln42_79_fu_323_p0;
wire  signed [25:0] sext_ln73_125_fu_1389_p1;
wire  signed [15:0] mul_ln42_80_fu_324_p0;
wire  signed [15:0] mul_ln42_76_fu_325_p0;
wire  signed [15:0] mul_ln42_81_fu_326_p0;
wire  signed [15:0] mul_ln42_86_fu_327_p0;
wire  signed [15:0] mul_ln42_78_fu_328_p0;
wire  signed [15:0] mul_ln42_83_fu_329_p0;
wire  signed [15:0] mul_ln42_85_fu_330_p0;
wire  signed [15:0] mul_ln42_87_fu_331_p0;
wire  signed [15:0] mul_ln42_82_fu_332_p0;
wire  signed [15:0] mul_ln42_88_fu_333_p0;
wire  signed [15:0] mul_ln42_89_fu_334_p0;
wire  signed [15:0] mul_ln42_77_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_76_fu_325_p2;
wire   [25:0] mul_ln42_77_fu_335_p2;
wire   [25:0] mul_ln42_78_fu_328_p2;
wire   [15:0] a_22_fu_1329_p27;
wire   [15:0] a_22_fu_1329_p29;
wire   [25:0] mul_ln42_79_fu_323_p2;
wire   [25:0] mul_ln42_80_fu_324_p2;
wire   [25:0] mul_ln42_81_fu_326_p2;
wire   [25:0] mul_ln42_82_fu_332_p2;
wire   [15:0] a_23_fu_1457_p27;
wire   [15:0] a_23_fu_1457_p29;
wire   [25:0] mul_ln42_83_fu_329_p2;
wire   [25:0] mul_ln42_84_fu_322_p2;
wire   [25:0] mul_ln42_85_fu_330_p2;
wire   [25:0] mul_ln42_86_fu_327_p2;
wire   [15:0] a_24_fu_1585_p27;
wire   [15:0] a_24_fu_1585_p29;
wire   [25:0] mul_ln42_87_fu_331_p2;
wire   [25:0] mul_ln42_88_fu_333_p2;
wire   [25:0] mul_ln42_89_fu_334_p2;
wire   [25:0] mul_ln42_90_fu_320_p2;
wire   [15:0] trunc_ln42_77_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_81_fu_1530_p4;
wire   [15:0] trunc_ln42_85_fu_1658_p4;
wire   [15:0] add_ln58_56_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_78_fu_1417_p4;
wire   [15:0] trunc_ln42_s_fu_1289_p4;
wire   [15:0] trunc_ln42_82_fu_1545_p4;
wire   [15:0] trunc_ln42_86_fu_1673_p4;
wire   [15:0] add_ln58_59_fu_1737_p2;
wire   [15:0] add_ln58_58_fu_1731_p2;
wire   [15:0] trunc_ln42_79_fu_1432_p4;
wire   [15:0] trunc_ln42_75_fu_1304_p4;
wire   [15:0] trunc_ln42_83_fu_1560_p4;
wire   [15:0] trunc_ln42_87_fu_1688_p4;
wire   [15:0] add_ln58_62_fu_1755_p2;
wire   [15:0] add_ln58_61_fu_1749_p2;
wire   [15:0] trunc_ln42_80_fu_1447_p4;
wire   [15:0] trunc_ln42_76_fu_1319_p4;
wire   [15:0] trunc_ln42_84_fu_1575_p4;
wire   [15:0] trunc_ln42_88_fu_1703_p4;
wire   [15:0] add_ln58_65_fu_1773_p2;
wire   [15:0] add_ln58_64_fu_1767_p2;
wire   [15:0] add_ln58_57_fu_1725_p2;
wire   [15:0] add_ln58_60_fu_1743_p2;
wire   [15:0] add_ln58_63_fu_1761_p2;
wire   [15:0] add_ln58_66_fu_1779_p2;
wire   [3:0] a_fu_1201_p1;
wire   [3:0] a_fu_1201_p3;
wire   [3:0] a_fu_1201_p5;
wire   [3:0] a_fu_1201_p7;
wire   [3:0] a_fu_1201_p9;
wire   [3:0] a_fu_1201_p11;
wire   [3:0] a_fu_1201_p13;
wire   [3:0] a_fu_1201_p15;
wire  signed [3:0] a_fu_1201_p17;
wire  signed [3:0] a_fu_1201_p19;
wire  signed [3:0] a_fu_1201_p21;
wire  signed [3:0] a_fu_1201_p23;
wire  signed [3:0] a_fu_1201_p25;
wire   [3:0] a_22_fu_1329_p1;
wire   [3:0] a_22_fu_1329_p3;
wire   [3:0] a_22_fu_1329_p5;
wire   [3:0] a_22_fu_1329_p7;
wire   [3:0] a_22_fu_1329_p9;
wire   [3:0] a_22_fu_1329_p11;
wire   [3:0] a_22_fu_1329_p13;
wire   [3:0] a_22_fu_1329_p15;
wire  signed [3:0] a_22_fu_1329_p17;
wire  signed [3:0] a_22_fu_1329_p19;
wire  signed [3:0] a_22_fu_1329_p21;
wire  signed [3:0] a_22_fu_1329_p23;
wire  signed [3:0] a_22_fu_1329_p25;
wire   [3:0] a_23_fu_1457_p1;
wire   [3:0] a_23_fu_1457_p3;
wire   [3:0] a_23_fu_1457_p5;
wire   [3:0] a_23_fu_1457_p7;
wire   [3:0] a_23_fu_1457_p9;
wire   [3:0] a_23_fu_1457_p11;
wire   [3:0] a_23_fu_1457_p13;
wire   [3:0] a_23_fu_1457_p15;
wire  signed [3:0] a_23_fu_1457_p17;
wire  signed [3:0] a_23_fu_1457_p19;
wire  signed [3:0] a_23_fu_1457_p21;
wire  signed [3:0] a_23_fu_1457_p23;
wire  signed [3:0] a_23_fu_1457_p25;
wire   [3:0] a_24_fu_1585_p1;
wire   [3:0] a_24_fu_1585_p3;
wire   [3:0] a_24_fu_1585_p5;
wire   [3:0] a_24_fu_1585_p7;
wire   [3:0] a_24_fu_1585_p9;
wire   [3:0] a_24_fu_1585_p11;
wire   [3:0] a_24_fu_1585_p13;
wire   [3:0] a_24_fu_1585_p15;
wire  signed [3:0] a_24_fu_1585_p17;
wire  signed [3:0] a_24_fu_1585_p19;
wire  signed [3:0] a_24_fu_1585_p21;
wire  signed [3:0] a_24_fu_1585_p23;
wire  signed [3:0] a_24_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4615(
    .din0(mul_ln42_90_fu_320_p0),
    .din1(weights_15_val),
    .dout(mul_ln42_90_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4616(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_0_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4617(
    .din0(mul_ln42_84_fu_322_p0),
    .din1(weights_9_val),
    .dout(mul_ln42_84_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4618(
    .din0(mul_ln42_79_fu_323_p0),
    .din1(weights_4_val),
    .dout(mul_ln42_79_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4619(
    .din0(mul_ln42_80_fu_324_p0),
    .din1(weights_5_val),
    .dout(mul_ln42_80_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4620(
    .din0(mul_ln42_76_fu_325_p0),
    .din1(weights_1_val),
    .dout(mul_ln42_76_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4621(
    .din0(mul_ln42_81_fu_326_p0),
    .din1(weights_6_val),
    .dout(mul_ln42_81_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4622(
    .din0(mul_ln42_86_fu_327_p0),
    .din1(weights_11_val),
    .dout(mul_ln42_86_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4623(
    .din0(mul_ln42_78_fu_328_p0),
    .din1(weights_3_val),
    .dout(mul_ln42_78_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4624(
    .din0(mul_ln42_83_fu_329_p0),
    .din1(weights_8_val),
    .dout(mul_ln42_83_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4625(
    .din0(mul_ln42_85_fu_330_p0),
    .din1(weights_10_val),
    .dout(mul_ln42_85_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4626(
    .din0(mul_ln42_87_fu_331_p0),
    .din1(weights_12_val),
    .dout(mul_ln42_87_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4627(
    .din0(mul_ln42_82_fu_332_p0),
    .din1(weights_7_val),
    .dout(mul_ln42_82_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4628(
    .din0(mul_ln42_88_fu_333_p0),
    .din1(weights_13_val),
    .dout(mul_ln42_88_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4629(
    .din0(mul_ln42_89_fu_334_p0),
    .din1(weights_14_val),
    .dout(mul_ln42_89_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4630(
    .din0(mul_ln42_77_fu_335_p0),
    .din1(weights_2_val),
    .dout(mul_ln42_77_fu_335_p2)
);

myproject_sparsemux_27_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_27_4_16_1_1_U4631(
    .din0(data_0_val),
    .din1(data_1_val),
    .din2(data_2_val),
    .din3(data_3_val),
    .din4(data_4_val),
    .din5(data_5_val),
    .din6(data_6_val),
    .din7(data_7_val),
    .din8(data_8_val),
    .din9(data_9_val),
    .din10(data_10_val),
    .din11(data_11_val),
    .din12(data_12_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_27_4_16_1_1_U4632(
    .din0(data_1_val),
    .din1(data_2_val),
    .din2(data_3_val),
    .din3(data_4_val),
    .din4(data_5_val),
    .din5(data_6_val),
    .din6(data_7_val),
    .din7(data_8_val),
    .din8(data_9_val),
    .din9(data_10_val),
    .din10(data_11_val),
    .din11(data_12_val),
    .din12(data_13_val),
    .def(a_22_fu_1329_p27),
    .sel(idx),
    .dout(a_22_fu_1329_p29)
);

myproject_sparsemux_27_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_27_4_16_1_1_U4633(
    .din0(data_2_val),
    .din1(data_3_val),
    .din2(data_4_val),
    .din3(data_5_val),
    .din4(data_6_val),
    .din5(data_7_val),
    .din6(data_8_val),
    .din7(data_9_val),
    .din8(data_10_val),
    .din9(data_11_val),
    .din10(data_12_val),
    .din11(data_13_val),
    .din12(data_14_val),
    .def(a_23_fu_1457_p27),
    .sel(idx),
    .dout(a_23_fu_1457_p29)
);

myproject_sparsemux_27_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
sparsemux_27_4_16_1_1_U4634(
    .din0(data_3_val),
    .din1(data_4_val),
    .din2(data_5_val),
    .din3(data_6_val),
    .din4(data_7_val),
    .din5(data_8_val),
    .din6(data_9_val),
    .din7(data_10_val),
    .din8(data_11_val),
    .din9(data_12_val),
    .din10(data_13_val),
    .din11(data_14_val),
    .din12(data_15_val),
    .def(a_24_fu_1585_p27),
    .sel(idx),
    .dout(a_24_fu_1585_p29)
);

assign add_ln58_56_fu_1719_p2 = (trunc_ln42_81_fu_1530_p4 + trunc_ln42_85_fu_1658_p4);

assign add_ln58_57_fu_1725_p2 = (add_ln58_56_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_58_fu_1731_p2 = (trunc_ln42_78_fu_1417_p4 + trunc_ln42_s_fu_1289_p4);

assign add_ln58_59_fu_1737_p2 = (trunc_ln42_82_fu_1545_p4 + trunc_ln42_86_fu_1673_p4);

assign add_ln58_60_fu_1743_p2 = (add_ln58_59_fu_1737_p2 + add_ln58_58_fu_1731_p2);

assign add_ln58_61_fu_1749_p2 = (trunc_ln42_79_fu_1432_p4 + trunc_ln42_75_fu_1304_p4);

assign add_ln58_62_fu_1755_p2 = (trunc_ln42_83_fu_1560_p4 + trunc_ln42_87_fu_1688_p4);

assign add_ln58_63_fu_1761_p2 = (add_ln58_62_fu_1755_p2 + add_ln58_61_fu_1749_p2);

assign add_ln58_64_fu_1767_p2 = (trunc_ln42_80_fu_1447_p4 + trunc_ln42_76_fu_1319_p4);

assign add_ln58_65_fu_1773_p2 = (trunc_ln42_84_fu_1575_p4 + trunc_ln42_88_fu_1703_p4);

assign add_ln58_66_fu_1779_p2 = (add_ln58_65_fu_1773_p2 + add_ln58_64_fu_1767_p2);

assign add_ln58_fu_1713_p2 = (trunc_ln42_77_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_125_fu_1389_p1 = $signed(a_22_fu_1329_p29);

assign sext_ln73_130_fu_1517_p1 = $signed(a_23_fu_1457_p29);

assign sext_ln73_135_fu_1645_p1 = $signed(a_24_fu_1585_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_75_fu_1304_p4 = {{mul_ln42_77_fu_335_p2[25:10]}};

assign trunc_ln42_76_fu_1319_p4 = {{mul_ln42_78_fu_328_p2[25:10]}};

assign trunc_ln42_77_fu_1402_p4 = {{mul_ln42_79_fu_323_p2[25:10]}};

assign trunc_ln42_78_fu_1417_p4 = {{mul_ln42_80_fu_324_p2[25:10]}};

assign trunc_ln42_79_fu_1432_p4 = {{mul_ln42_81_fu_326_p2[25:10]}};

assign trunc_ln42_80_fu_1447_p4 = {{mul_ln42_82_fu_332_p2[25:10]}};

assign trunc_ln42_81_fu_1530_p4 = {{mul_ln42_83_fu_329_p2[25:10]}};

assign trunc_ln42_82_fu_1545_p4 = {{mul_ln42_84_fu_322_p2[25:10]}};

assign trunc_ln42_83_fu_1560_p4 = {{mul_ln42_85_fu_330_p2[25:10]}};

assign trunc_ln42_84_fu_1575_p4 = {{mul_ln42_86_fu_327_p2[25:10]}};

assign trunc_ln42_85_fu_1658_p4 = {{mul_ln42_87_fu_331_p2[25:10]}};

assign trunc_ln42_86_fu_1673_p4 = {{mul_ln42_88_fu_333_p2[25:10]}};

assign trunc_ln42_87_fu_1688_p4 = {{mul_ln42_89_fu_334_p2[25:10]}};

assign trunc_ln42_88_fu_1703_p4 = {{mul_ln42_90_fu_320_p2[25:10]}};

assign trunc_ln42_s_fu_1289_p4 = {{mul_ln42_76_fu_325_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_22_fu_1329_p27 = 'bx;

assign a_23_fu_1457_p27 = 'bx;

assign a_24_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_57_fu_1725_p2;

assign ap_return_1 = add_ln58_60_fu_1743_p2;

assign ap_return_2 = add_ln58_63_fu_1761_p2;

assign ap_return_3 = add_ln58_66_fu_1779_p2;

assign mul_ln42_76_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_77_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_78_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_79_fu_323_p0 = sext_ln73_125_fu_1389_p1;

assign mul_ln42_80_fu_324_p0 = sext_ln73_125_fu_1389_p1;

assign mul_ln42_81_fu_326_p0 = sext_ln73_125_fu_1389_p1;

assign mul_ln42_82_fu_332_p0 = sext_ln73_125_fu_1389_p1;

assign mul_ln42_83_fu_329_p0 = sext_ln73_130_fu_1517_p1;

assign mul_ln42_84_fu_322_p0 = sext_ln73_130_fu_1517_p1;

assign mul_ln42_85_fu_330_p0 = sext_ln73_130_fu_1517_p1;

assign mul_ln42_86_fu_327_p0 = sext_ln73_130_fu_1517_p1;

assign mul_ln42_87_fu_331_p0 = sext_ln73_135_fu_1645_p1;

assign mul_ln42_88_fu_333_p0 = sext_ln73_135_fu_1645_p1;

assign mul_ln42_89_fu_334_p0 = sext_ln73_135_fu_1645_p1;

assign mul_ln42_90_fu_320_p0 = sext_ln73_135_fu_1645_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_11
