---
title: åŸºäº Python çš„ Cocotb åº“å¯¹ Verilog è¿›è¡Œä»¿çœŸæ•™ç¨‹ï¼ˆä¸€ï¼‰
date: 2025-11-23 13:24:27
tags:
  - cocotb
  - verilog
description: åŸºäº Verilator ä¸ Cocotb å¯¹ Verilog æ¨¡å—è¿›è¡ŒååŒä»¿çœŸçš„åŸºç¡€æµç¨‹ä¸åŸç†è®²è§£ã€‚
cover: /img/01_cocotb/03.png
---

## é¡¹ç›®åœ°å€

ğŸ‘‰ <https://github.com/djdgctw/first_cocotb_testbench>

æœ¬æ•™ç¨‹å¯¹åº”ä»“åº“çš„ `01_base` ç¤ºä¾‹ï¼Œæ˜¯ Verilator Ã— Cocotb å…¥é—¨çš„æœ€å°å¯è¿è¡Œå·¥ç¨‹ã€‚


## 1. è·‘é€š 01_base åŸºç¡€æµç¨‹

ç¯å¢ƒè¦æ±‚ï¼š

1. Ubuntuï¼ˆæˆ– WSL2ï¼‰  
2. Verilatorï¼ˆapt æˆ–æºç ç¼–è¯‘å‡å¯ï¼‰  
3. Pythonï¼ˆconda / ç³»ç»Ÿ Python å‡å¯ï¼‰  
4. `pip install cocotb`

å…‹éš†ä»“åº“åè¿›å…¥ï¼š

```bash
cd first_cocotb_testbench/01_base
````

é¡¹ç›®ç»“æ„å¦‚ä¸‹ï¼š

![01\_baseé¡¹ç›®ç»“æ„ç¤ºæ„å›¾](/img/01_cocotb/01.png)


## 2. ç¤ºä¾‹æµç¨‹è®²è§£

åœ¨ `01_base` ç›®å½•ä¸‹æ‰§è¡Œï¼š

```bash
make run-logged SIM=verilator
```

è¯¥å‘½ä»¤ä¼šï¼š

* è°ƒç”¨ cocotb çš„ Makefile ä½“ç³»
* ä½¿ç”¨ Verilator å¯¹ `src/dff.sv` è¿›è¡Œç¼–è¯‘
* è¿è¡Œ Python ä¾§çš„ testbench
* å°†è¿è¡Œæ—¥å¿—ä¸æ³¢å½¢å­˜å…¥ `logs/` ç›®å½•ï¼ˆå« `report.log` ä¸æ³¢å½¢æ–‡ä»¶ï¼‰

Makefile å…³é”®é€»è¾‘å¦‚ä¸‹ï¼š

![makefileéƒ¨åˆ†ä»£ç ](/img/01_cocotb/02.png)


## 3. åŸç†è®²è§£

æœ¬ç¤ºä¾‹ç”± Verilog è®¾è®¡æ–‡ä»¶ `dff.sv` ä¸ Python Cocotb æµ‹è¯•æ–‡ä»¶ `test_dff.py` ç»„æˆï¼ŒäºŒè€…é€šè¿‡ cocotb çš„ VPI/PLI æ¥å£å»ºç«‹äº¤äº’ã€‚

### 3.1 Verilog ä»£ç è®²è§£ï¼ˆè¢«æµ‹æ¨¡å— DUTï¼‰

ä»¥ä¸‹æ˜¯ç¤ºä¾‹ä¸­æœ€å° D è§¦å‘å™¨ï¼š

```verilog
`timescale 1us/1ns

module dff (
    output logic [3:0] q,
    input  logic       clk,
    input  logic [3:0] d
);

always @(posedge clk) begin
    q <= d;
end

endmodule
```

è§£é‡Šï¼š

* ä¸Šå‡æ²¿é‡‡æ ·ï¼šæ¯ä¸ª `posedge clk`ï¼Œ`q` éƒ½ä¼šæ›´æ–°ä¸º `d`
* å»¶è¿Ÿè¯­ä¹‰ï¼šè¡Œä¸ºç­‰ä»·äº â€œq = d ä¸Šä¸€æ‹çš„å€¼â€
### 3.2 Cocotb Python æµ‹è¯•ä»£ç è®²è§£

ä»¥ä¸‹ä¸ºæœ¬ç¤ºä¾‹ä¸­çš„æ ¸å¿ƒæµ‹è¯•å‡½æ•°ï¼š

```python
import random
import cocotb
from cocotb.clock import Clock
from cocotb.triggers import FallingEdge
import logging

@cocotb.test()
async def test_dff_simple(dut):
    """éªŒè¯ d èƒ½æ­£ç¡®ä¼ é€’åˆ° q"""

    # åˆ›å»ºæ—¥å¿—å™¨
    logger = logging.getLogger("my_testbench")
    logger.setLevel(logging.DEBUG)

    # åˆ›å»º 10us å‘¨æœŸçš„æ—¶é’Ÿ
    clock = Clock(dut.clk, 10, unit="us")
    cocotb.start_soon(clock.start())

    # è¿›è¡Œ 10 è½®éšæœºæ¿€åŠ±
    for i in range(10):
        val = random.randint(0, 7)
        dut.d.value = val  # å†™å…¥ DUT è¾“å…¥

        await FallingEdge(dut.clk)  # ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿä¸‹é™æ²¿

        logger.info(f"å‘¨æœŸ {i}: d={dut.d.value}, q={dut.q.value}")

        # æ–­è¨€æ£€æŸ¥ï¼ˆè‹¥é”™è¯¯ä¼šè‡ªåŠ¨ä¸­æ­¢æµ‹è¯•ï¼‰
        assert dut.q.value == val, \
            f"ç¬¬ {i} æ¬¡æ£€æŸ¥å¤±è´¥ï¼šæœŸæœ› {val}ï¼Œå®é™… {dut.q.value}"
```

é‡ç‚¹ï¼š

* `@cocotb.test()`ï¼šå£°æ˜ Python æµ‹è¯•ç”¨ä¾‹
* `Clock(...)`ï¼šåœ¨ Python ä¾§åˆ›å»ºæ—¶é’Ÿå¹¶é©±åŠ¨ DUT
* `await FallingEdge(...)`ï¼šäº‹ä»¶é©±åŠ¨å¼ä»¿çœŸ
* `.value` æ˜¯ cocotb å†™å…¥å’Œè¯»å–ä¿¡å·çš„æ ‡å‡†æ–¹å¼
* æ–­è¨€é”™è¯¯ä¼šç›´æ¥æ ‡çº¢æŠ¥å‘Š


### 3.3 Makefile æ ¸å¿ƒéƒ¨åˆ†è§£é‡Š

```Makefile
# testbench ä½œä¸º Python æ¨¡å—è·¯å¾„
export PYTHONPATH := $(PWD)/testbench:$(PYTHONPATH)

# æŒ‡å®šè¢«æµ‹æ¨¡å—è¯­è¨€
TOPLEVEL_LANG = verilog

# DUT çš„æºæ–‡ä»¶
VERILOG_SOURCES = $(PWD)/src/dff.sv

# é¡¶å±‚æ¨¡å—å
TOPLEVEL = dff

# Cocotb çš„ Python æµ‹è¯•æ¨¡å—åï¼ˆä¸å¸¦ .pyï¼‰
MODULE = test_dff

# é»˜è®¤ä½¿ç”¨ Verilator
SIM ?= verilator

# å¼•å…¥ cocotb çš„æ ‡å‡† Makefile
include $(shell cocotb-config --makefiles)/Makefile.sim
```

ç®€è¦è¯´æ˜ï¼š

* `TOPLEVEL` å¿…é¡»ä¸ Verilog ä¸­çš„æ¨¡å—åä¸€è‡´
* `MODULE=test_dff` æŒ‡å®š Python æµ‹è¯•å…¥å£
* `VERILOG_SOURCES` å†³å®šå‚ä¸ä»¿çœŸçš„ RTL æ–‡ä»¶
* `cocotb-config` è‡ªåŠ¨é€‰æ‹©æ­£ç¡®çš„ä»¿çœŸå™¨åç«¯

> **æ¢æ¨¡å—æ—¶ï¼Œåªéœ€æ”¹ï¼š**
> `src/*.sv`ã€`TOPLEVEL`ã€`MODULE`
> å…¶ä½™é€»è¾‘æ— éœ€ä¿®æ”¹ã€‚

## 4. å°ç»“

æœ¬ç¯‡ç¤ºä¾‹å±•ç¤ºäº† Cocotb æœ€å°å¯è¿è¡Œå·¥ç¨‹çš„ç»“æ„å’ŒåŸç†ï¼ŒåŒ…æ‹¬ï¼š

* Verilator + Cocotb çš„ååŒä»¿çœŸæµç¨‹
* Verilog DUT çš„æ„æˆ
* Python å¼‚æ­¥ testbench çš„å†™æ³•
* Makefile å¦‚ä½•å°†ä¸¤è€…ä¸²è”

åœ¨åé¢ç¯‡ç« ä¸­æˆ‘å°†é€æ¸æ›´æ–°ï¼š
- å¦‚ä½•åˆ©ç”¨pythonå¼ºå¤§çš„åŠŸèƒ½å°†verilogä»¿çœŸç»“æœè½¬åŒ–ä¸ºå¯è§‚çœ‹çš„å›¾ç‰‡
- å¦‚ä½•ä½¿å¾—cocotbé€šè¿‡modelsimæ”¯æŒvivadoä¸­ä½¿ç”¨äº†ipæ ¸çš„ä»¿çœŸ


