<pre>name: real-constants
description: Examples of real literal constants
should_fail: 0
tags: 5.7.2
files: <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Warning: converting real value 1.200000e+00 to binary 1 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:11.
Warning: converting real value 1.000000e-01 to binary 0 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:12.
Warning: converting real value 2.394263e+03 to binary 2394 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:13.
Warning: converting real value 1.200000e+12 to binary 1704124416 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:14.
Warning: converting real value 1.300000e-02 to binary 0 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:15.
Warning: converting real value 1.000000e-01 to binary 0 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:16.
Warning: converting real value 2.300000e+11 to binary 32'10001101000100010111110000000000 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:17.
Warning: converting real value 2.900000e-01 to binary 0 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:18.
Warning: converting real value 2.361238e-10 to binary 0 at <a href="../../../tests/chapter-5/5.7.2-real-constants.sv" target="file-frame">tests/chapter-5/5.7.2-real-constants.sv</a>:19.
Successfully finished Verilog frontend.
</pre>