design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_util_vector_logic_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_fifo_generator_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_1_0/sim/design_1_fifo_generator_1_0.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_mux_rgb_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mux_rgb_0_0/sim/design_1_mux_rgb_0_0.vhd,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../tp1.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
