Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:31:41 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t/post_route_timing.rpt
| Design       : two_comp_t
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
a_m_shift[1]                   z[27]                          inf           
a_m_shift[1]                   z[25]                          inf           
a_m_shift[1]                   z[26]                          inf           
a_m_shift[1]                   z[24]                          inf           
a_m_shift[1]                   z[23]                          inf           
a_m_shift[1]                   z[21]                          inf           
a_m_shift[1]                   z[22]                          inf           
a_m_shift[1]                   z[20]                          inf           
a_m_shift[1]                   z[19]                          inf           
a_m_shift[1]                   z[17]                          inf           
a_m_shift[1]                   z[18]                          inf           
a_m_shift[1]                   z[16]                          inf           
a_m_shift[1]                   z[15]                          inf           
a_m_shift[1]                   z[13]                          inf           
a_m_shift[1]                   z[14]                          inf           
a_m_shift[1]                   z[12]                          inf           
a_m_shift[1]                   z[11]                          inf           
a_m_shift[1]                   z[9]                           inf           
a_m_shift[1]                   z[10]                          inf           
a_m_shift[1]                   z[8]                           inf           
a_m_shift[1]                   z[7]                           inf           
a_m_shift[1]                   z[5]                           inf           
a_m_shift[1]                   z[6]                           inf           
a_m_shift[1]                   z[4]                           inf           
a_m_shift[1]                   z[3]                           inf           
a_m_shift[1]                   z[2]                           inf           
a_s                            z[1]                           inf           
a_m_shift[0]                   z[0]                           inf           



