Loading plugins phase: Elapsed time ==> 0s.935ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -d CY8C5888LTI-LP097 -s C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.278ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.055ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Camera Trigger.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 Camera Trigger.v -verilog
======================================================================

======================================================================
Compiling:  Camera Trigger.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 Camera Trigger.v -verilog
======================================================================

======================================================================
Compiling:  Camera Trigger.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 -verilog Camera Trigger.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 20 18:14:13 2022


======================================================================
Compiling:  Camera Trigger.v
Program  :   vpp
Options  :    -yv2 -q10 Camera Trigger.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 20 18:14:13 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Camera Trigger.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Camera Trigger.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 -verilog Camera Trigger.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 20 18:14:14 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\codegentemp\Camera Trigger.ctl'.
Linking 'C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\codegentemp\Camera Trigger.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Camera Trigger.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -dcpsoc3 -verilog Camera Trigger.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 20 18:14:15 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\codegentemp\Camera Trigger.ctl'.
Linking 'C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\codegentemp\Camera Trigger.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_975
	\Trigger_Count:Net_82\
	\Trigger_Count:Net_95\
	\Trigger_Count:Net_91\
	\Trigger_Count:Net_102\
	\Trigger_Count:CounterUDB:ctrl_cmod_2\
	\Trigger_Count:CounterUDB:ctrl_cmod_1\
	\Trigger_Count:CounterUDB:ctrl_cmod_0\
	Net_972
	\Trigger_Count:CounterUDB:reload_tc\
	\Frame_Period_Timer:Net_260\
	\Frame_Period_Timer:TimerUDB:ctrl_ten\
	\Frame_Period_Timer:TimerUDB:ctrl_cmode_0\
	\Frame_Period_Timer:TimerUDB:ctrl_tmode_1\
	\Frame_Period_Timer:TimerUDB:ctrl_tmode_0\
	\Frame_Period_Timer:TimerUDB:ctrl_ic_1\
	\Frame_Period_Timer:TimerUDB:ctrl_ic_0\
	Net_968
	\Frame_Period_Timer:Net_102\
	\Frame_Period_Timer:Net_266\
	\TRIG_PERIOD:Net_260\
	Net_962
	Net_963
	\TRIG_PERIOD:Net_53\
	\TRIG_PERIOD:TimerUDB:ctrl_enable\
	\TRIG_PERIOD:TimerUDB:ctrl_ten\
	\TRIG_PERIOD:TimerUDB:control_7\
	\TRIG_PERIOD:TimerUDB:control_6\
	\TRIG_PERIOD:TimerUDB:control_5\
	\TRIG_PERIOD:TimerUDB:control_4\
	\TRIG_PERIOD:TimerUDB:control_3\
	\TRIG_PERIOD:TimerUDB:control_2\
	\TRIG_PERIOD:TimerUDB:control_1\
	\TRIG_PERIOD:TimerUDB:control_0\
	\TRIG_PERIOD:TimerUDB:ctrl_cmode_0\
	\TRIG_PERIOD:TimerUDB:ctrl_tmode_1\
	\TRIG_PERIOD:TimerUDB:ctrl_tmode_0\
	\TRIG_PERIOD:TimerUDB:ctrl_ic_1\
	\TRIG_PERIOD:TimerUDB:ctrl_ic_0\
	Net_961
	\TRIG_PERIOD:Net_102\
	\TRIG_PERIOD:Net_266\
	Net_952
	Net_953
	Net_954
	Net_955
	Net_956
	Net_957
	Net_958
	Net_1894
	\STAGE_COACH:Net_82\
	\STAGE_COACH:Net_95\
	\STAGE_COACH:Net_91\
	\STAGE_COACH:Net_102\
	\STAGE_COACH:CounterUDB:ctrl_cmod_2\
	\STAGE_COACH:CounterUDB:ctrl_cmod_1\
	\STAGE_COACH:CounterUDB:ctrl_cmod_0\
	Net_1891
	\STAGE_COACH:CounterUDB:reload_tc\
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	Net_938
	Net_939
	Net_940
	Net_941
	Net_942
	Net_943
	Net_944
	Net_1658
	Net_1659
	Net_1660
	Net_1662
	Net_1663
	Net_1664
	Net_1665
	Net_929
	Net_930
	Net_931
	Net_932
	Net_933
	Net_934
	Net_935
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1450
	Net_1451
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1446
	Net_1452
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	Net_1719
	Net_1720
	Net_1721
	Net_1722
	Net_1723
	Net_1724
	Net_1725
	Net_1958
	\READY:Net_82\
	\READY:Net_95\
	\READY:Net_91\
	\READY:Net_102\
	\READY:CounterUDB:ctrl_cmod_2\
	\READY:CounterUDB:ctrl_cmod_1\
	\READY:CounterUDB:ctrl_cmod_0\
	Net_1955
	\READY:CounterUDB:reload_tc\
	Net_1967
	Net_1968
	Net_1969
	Net_1970
	Net_1971
	Net_1972
	Net_1973
	Net_1976
	Net_1977
	Net_1978
	Net_1979
	Net_1980
	Net_1981
	Net_1982

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 261 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_Char:tmpOE__LCDPort_net_5\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_4\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_3\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_2\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_1\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing one to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing Net_950 to zero
Aliasing \Trigger_Count:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \Trigger_Count:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Trigger_Count:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Trigger_Count:CounterUDB:capt_rising\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:trigger_enable\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \Frame_Period_Timer:TimerUDB:status_6\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:status_5\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:status_4\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:status_0\ to \Frame_Period_Timer:TimerUDB:tc_i\
Aliasing tmpOE__CMRA_RDY_IN_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__TRG_OUT_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \TRIG_PERIOD:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:trigger_enable\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \TRIG_PERIOD:TimerUDB:status_6\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:status_5\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:status_4\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:status_0\ to \TRIG_PERIOD:TimerUDB:tc_i\
Aliasing \RESET_RDY_TIMER:clk\ to zero
Aliasing \RESET_RDY_TIMER:rst\ to zero
Aliasing \STAGE_COACH:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \STAGE_COACH:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \STAGE_COACH:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \STAGE_COACH:CounterUDB:capt_rising\ to zero
Aliasing tmpOE__Stage_Trig_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \USBFS:tmpOE__Dm_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \USBFS:tmpOE__Dp_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \Z_TRIG_Reg:clk\ to zero
Aliasing \Z_TRIG_Reg:rst\ to zero
Aliasing \STAGE_PERIOD:clk\ to zero
Aliasing \STAGE_PERIOD:rst\ to zero
Aliasing \FRAME_TRIG_Reg:clk\ to zero
Aliasing \FRAME_TRIG_Reg:rst\ to zero
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing Net_916 to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__PWM_OUT_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \DEMUX_SWITCH:clk\ to zero
Aliasing \DEMUX_SWITCH:rst\ to zero
Aliasing \READY:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \READY:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \READY:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \READY:CounterUDB:capt_rising\ to zero
Aliasing \DIODE_PWR:clk\ to zero
Aliasing \DIODE_PWR:rst\ to zero
Aliasing \DIG_MOD:clk\ to zero
Aliasing \DIG_MOD:rst\ to zero
Aliasing tmpOE__DIODE_ON_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_3_0_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_3_1_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_3_2_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \Trigger_Count:CounterUDB:prevCapture\\D\ to zero
Aliasing \Trigger_Count:CounterUDB:cmp_out_reg_i\\D\ to \Trigger_Count:CounterUDB:prevCompare\\D\
Aliasing \Frame_Period_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:hwEnable_reg\\D\ to \Frame_Period_Timer:TimerUDB:run_mode\
Aliasing \Frame_Period_Timer:TimerUDB:capture_out_reg_i\\D\ to \Frame_Period_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \TRIG_PERIOD:TimerUDB:capture_last\\D\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:hwEnable_reg\\D\ to \TRIG_PERIOD:TimerUDB:run_mode\
Aliasing \TRIG_PERIOD:TimerUDB:capture_out_reg_i\\D\ to \TRIG_PERIOD:TimerUDB:capt_fifo_load_int\
Aliasing \STAGE_COACH:CounterUDB:prevCapture\\D\ to zero
Aliasing \STAGE_COACH:CounterUDB:cmp_out_reg_i\\D\ to \STAGE_COACH:CounterUDB:prevCompare\\D\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \READY:CounterUDB:prevCapture\\D\ to zero
Aliasing \READY:CounterUDB:cmp_out_reg_i\\D\ to \READY:CounterUDB:prevCompare\\D\
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_5\[2] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_4\[3] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_3\[4] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_2\[5] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_1\[6] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_0\[7] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire Net_950[26] = zero[8]
Removing Lhs of wire CAM_RDY_WIRE[30] = cydff_1[28]
Removing Rhs of wire Net_769[33] = \Trigger_Count:Net_49\[34]
Removing Rhs of wire Net_769[33] = \Trigger_Count:CounterUDB:tc_reg_i\[90]
Removing Lhs of wire \Trigger_Count:Net_89\[36] = one[24]
Removing Lhs of wire \Trigger_Count:CounterUDB:ctrl_capmode_1\[45] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:ctrl_capmode_0\[46] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:ctrl_enable\[58] = \Trigger_Count:CounterUDB:control_7\[50]
Removing Lhs of wire \Trigger_Count:CounterUDB:capt_rising\[60] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:capt_falling\[61] = \Trigger_Count:CounterUDB:prevCapture\[59]
Removing Lhs of wire \Trigger_Count:CounterUDB:reload\[64] = Net_417[65]
Removing Rhs of wire Net_417[65] = \Frame_Period_Timer:Net_53\[184]
Removing Rhs of wire Net_417[65] = \Frame_Period_Timer:TimerUDB:tc_reg_i\[216]
Removing Lhs of wire \Trigger_Count:CounterUDB:final_enable\[66] = \Trigger_Count:CounterUDB:control_7\[50]
Removing Rhs of wire \Trigger_Count:CounterUDB:status_0\[71] = \Trigger_Count:CounterUDB:cmp_out_status\[72]
Removing Rhs of wire \Trigger_Count:CounterUDB:status_1\[73] = \Trigger_Count:CounterUDB:per_zero\[74]
Removing Lhs of wire \Trigger_Count:CounterUDB:status_2\[75] = \Trigger_Count:CounterUDB:overflow_status\[68]
Removing Lhs of wire \Trigger_Count:CounterUDB:status_3\[76] = \Trigger_Count:CounterUDB:underflow_status\[69]
Removing Lhs of wire \Trigger_Count:CounterUDB:status_4\[77] = \Trigger_Count:CounterUDB:hwCapture\[63]
Removing Rhs of wire \Trigger_Count:CounterUDB:status_5\[78] = \Trigger_Count:CounterUDB:fifo_full\[79]
Removing Rhs of wire \Trigger_Count:CounterUDB:status_6\[80] = \Trigger_Count:CounterUDB:fifo_nempty\[81]
Removing Lhs of wire \Trigger_Count:CounterUDB:dp_dir\[84] = one[24]
Removing Rhs of wire \Trigger_Count:CounterUDB:cmp_out_i\[91] = \Trigger_Count:CounterUDB:cmp_less\[92]
Removing Lhs of wire \Trigger_Count:CounterUDB:cs_addr_2\[100] = one[24]
Removing Lhs of wire \Trigger_Count:CounterUDB:cs_addr_1\[101] = \Trigger_Count:CounterUDB:count_enable\[98]
Removing Lhs of wire \Trigger_Count:CounterUDB:cs_addr_0\[102] = Net_417[65]
Removing Rhs of wire Net_292[182] = \Frame_Period_Timer:Net_55\[183]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:ctrl_enable\[198] = \Frame_Period_Timer:TimerUDB:control_7\[190]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:ctrl_cmode_1\[200] = zero[8]
Removing Rhs of wire \Frame_Period_Timer:TimerUDB:timer_enable\[209] = \Frame_Period_Timer:TimerUDB:runmode_enable\[221]
Removing Rhs of wire \Frame_Period_Timer:TimerUDB:run_mode\[210] = \Frame_Period_Timer:TimerUDB:hwEnable\[211]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:run_mode\[210] = \Frame_Period_Timer:TimerUDB:control_7\[190]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:trigger_enable\[213] = one[24]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:tc_i\[215] = \Frame_Period_Timer:TimerUDB:status_tc\[212]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:capt_fifo_load_int\[220] = \Frame_Period_Timer:TimerUDB:capt_fifo_load\[208]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_6\[223] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_5\[224] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_4\[225] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_0\[226] = \Frame_Period_Timer:TimerUDB:status_tc\[212]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:status_1\[227] = \Frame_Period_Timer:TimerUDB:capt_fifo_load\[208]
Removing Rhs of wire \Frame_Period_Timer:TimerUDB:status_2\[228] = \Frame_Period_Timer:TimerUDB:fifo_full\[229]
Removing Rhs of wire \Frame_Period_Timer:TimerUDB:status_3\[230] = \Frame_Period_Timer:TimerUDB:fifo_nempty\[231]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:cs_addr_2\[233] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:cs_addr_1\[234] = \Frame_Period_Timer:TimerUDB:trig_reg\[222]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:cs_addr_0\[235] = \Frame_Period_Timer:TimerUDB:per_zero\[214]
Removing Lhs of wire tmpOE__CMRA_RDY_IN_net_0[413] = one[24]
Removing Lhs of wire tmpOE__TRG_OUT_net_0[419] = one[24]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:ctrl_cmode_1\[444] = zero[8]
Removing Rhs of wire \TRIG_PERIOD:TimerUDB:timer_enable\[453] = \TRIG_PERIOD:TimerUDB:runmode_enable\[466]
Removing Rhs of wire \TRIG_PERIOD:TimerUDB:run_mode\[454] = \TRIG_PERIOD:TimerUDB:hwEnable\[455]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:run_mode\[454] = Net_1587[462]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:trigger_enable\[457] = one[24]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:tc_i\[459] = \TRIG_PERIOD:TimerUDB:status_tc\[456]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:capt_fifo_load_int\[465] = \TRIG_PERIOD:TimerUDB:capt_fifo_load\[452]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_6\[468] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_5\[469] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_4\[470] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_0\[471] = \TRIG_PERIOD:TimerUDB:status_tc\[456]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:status_1\[472] = \TRIG_PERIOD:TimerUDB:capt_fifo_load\[452]
Removing Rhs of wire \TRIG_PERIOD:TimerUDB:status_2\[473] = \TRIG_PERIOD:TimerUDB:fifo_full\[474]
Removing Rhs of wire \TRIG_PERIOD:TimerUDB:status_3\[475] = \TRIG_PERIOD:TimerUDB:fifo_nempty\[476]
Removing Rhs of wire Net_167[478] = \RESET_RDY_TIMER:control_out_0\[665]
Removing Rhs of wire Net_167[478] = \RESET_RDY_TIMER:control_0\[688]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:cs_addr_2\[479] = Net_167[478]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:cs_addr_1\[480] = \TRIG_PERIOD:TimerUDB:trig_reg\[467]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:cs_addr_0\[481] = \TRIG_PERIOD:TimerUDB:per_zero\[458]
Removing Rhs of wire Net_311[661] = \FRAME_TRIG_Reg:control_out_0\[1021]
Removing Rhs of wire Net_311[661] = \FRAME_TRIG_Reg:control_0\[1044]
Removing Lhs of wire \RESET_RDY_TIMER:clk\[663] = zero[8]
Removing Lhs of wire \RESET_RDY_TIMER:rst\[664] = zero[8]
Removing Rhs of wire Net_1745[692] = \STAGE_COACH:Net_49\[693]
Removing Rhs of wire Net_1745[692] = \STAGE_COACH:CounterUDB:tc_reg_i\[749]
Removing Lhs of wire \STAGE_COACH:Net_89\[695] = one[24]
Removing Lhs of wire \STAGE_COACH:CounterUDB:ctrl_capmode_1\[704] = zero[8]
Removing Lhs of wire \STAGE_COACH:CounterUDB:ctrl_capmode_0\[705] = zero[8]
Removing Lhs of wire \STAGE_COACH:CounterUDB:ctrl_enable\[717] = \STAGE_COACH:CounterUDB:control_7\[709]
Removing Lhs of wire \STAGE_COACH:CounterUDB:capt_rising\[719] = zero[8]
Removing Lhs of wire \STAGE_COACH:CounterUDB:capt_falling\[720] = \STAGE_COACH:CounterUDB:prevCapture\[718]
Removing Lhs of wire \STAGE_COACH:CounterUDB:reload\[723] = Net_1630[724]
Removing Rhs of wire Net_1630[724] = \STAGE_PERIOD:control_out_0\[995]
Removing Rhs of wire Net_1630[724] = \STAGE_PERIOD:control_0\[1018]
Removing Lhs of wire \STAGE_COACH:CounterUDB:final_enable\[725] = \STAGE_COACH:CounterUDB:control_7\[709]
Removing Rhs of wire \STAGE_COACH:CounterUDB:status_0\[730] = \STAGE_COACH:CounterUDB:cmp_out_status\[731]
Removing Rhs of wire \STAGE_COACH:CounterUDB:status_1\[732] = \STAGE_COACH:CounterUDB:per_zero\[733]
Removing Lhs of wire \STAGE_COACH:CounterUDB:status_2\[734] = \STAGE_COACH:CounterUDB:overflow_status\[727]
Removing Lhs of wire \STAGE_COACH:CounterUDB:status_3\[735] = \STAGE_COACH:CounterUDB:underflow_status\[728]
Removing Lhs of wire \STAGE_COACH:CounterUDB:status_4\[736] = \STAGE_COACH:CounterUDB:hwCapture\[722]
Removing Rhs of wire \STAGE_COACH:CounterUDB:status_5\[737] = \STAGE_COACH:CounterUDB:fifo_full\[738]
Removing Rhs of wire \STAGE_COACH:CounterUDB:status_6\[739] = \STAGE_COACH:CounterUDB:fifo_nempty\[740]
Removing Lhs of wire \STAGE_COACH:CounterUDB:dp_dir\[743] = one[24]
Removing Rhs of wire \STAGE_COACH:CounterUDB:cmp_out_i\[750] = \STAGE_COACH:CounterUDB:cmp_less\[751]
Removing Lhs of wire \STAGE_COACH:CounterUDB:cs_addr_2\[759] = one[24]
Removing Lhs of wire \STAGE_COACH:CounterUDB:cs_addr_1\[760] = \STAGE_COACH:CounterUDB:count_enable\[757]
Removing Lhs of wire \STAGE_COACH:CounterUDB:cs_addr_0\[761] = Net_1630[724]
Removing Lhs of wire tmpOE__Stage_Trig_net_0[887] = one[24]
Removing Rhs of wire Net_1691[888] = \demux_1:tmp__demux_1_0_reg\[987]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[903] = one[24]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[910] = one[24]
Removing Rhs of wire Net_875[956] = \demux_1:tmp__demux_1_1_reg\[990]
Removing Lhs of wire \Z_TRIG_Reg:clk\[957] = zero[8]
Removing Lhs of wire \Z_TRIG_Reg:rst\[958] = zero[8]
Removing Rhs of wire Net_1556[959] = \Z_TRIG_Reg:control_out_0\[960]
Removing Rhs of wire Net_1556[959] = \Z_TRIG_Reg:control_0\[983]
Removing Rhs of wire Net_1929[985] = \READY:Net_49\[1462]
Removing Rhs of wire Net_1929[985] = \READY:CounterUDB:tc_reg_i\[1518]
Removing Rhs of wire Net_1718[988] = \DEMUX_SWITCH:control_out_0\[1436]
Removing Rhs of wire Net_1718[988] = \DEMUX_SWITCH:control_0\[1459]
Removing Lhs of wire \STAGE_PERIOD:clk\[993] = zero[8]
Removing Lhs of wire \STAGE_PERIOD:rst\[994] = zero[8]
Removing Lhs of wire \FRAME_TRIG_Reg:clk\[1019] = zero[8]
Removing Lhs of wire \FRAME_TRIG_Reg:rst\[1020] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[1059] = \PWM_1:PWMUDB:control_7\[1051]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[1069] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[1070] = \PWM_1:PWMUDB:control_7\[1051]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[1074] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[1076] = zero[8]
Removing Lhs of wire Net_916[1077] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[1078] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[1079] = \PWM_1:PWMUDB:runmode_enable\[1075]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[1083] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[1084] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[1085] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[1086] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[1089] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[1093] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[1380]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[1095] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[1381]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[1096] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[1097] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[1098] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[1099] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[1102] = zero[8]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[1103] = \PWM_1:PWMUDB:final_kill_reg\[1117]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[1104] = zero[8]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[1105] = \PWM_1:PWMUDB:fifo_full\[1124]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[1107] = \PWM_1:PWMUDB:cmp2_status_reg\[1116]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[1108] = \PWM_1:PWMUDB:cmp1_status_reg\[1115]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[1113] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[1114] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[1118] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[1119] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[1120] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[1121] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[1122] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[1123] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[1125] = \PWM_1:PWMUDB:tc_i\[1081]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[1126] = \PWM_1:PWMUDB:runmode_enable\[1075]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[1127] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[1208] = \PWM_1:PWMUDB:cmp1_less\[1179]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[1213] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[1215] = zero[8]
Removing Rhs of wire \PWM_1:Net_96\[1218] = \PWM_1:PWMUDB:pwm_i_reg\[1210]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[1221] = \PWM_1:PWMUDB:cmp1\[1111]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[1262] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[1263] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[1264] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[1265] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[1266] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[1267] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[1268] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[1269] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[1270] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[1271] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[1272] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[1273] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[1274] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[1275] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[1276] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[1277] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[1278] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[1279] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[1280] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[1281] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[1282] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[1283] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[1284] = \PWM_1:PWMUDB:MODIN1_1\[1285]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[1285] = \PWM_1:PWMUDB:dith_count_1\[1092]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[1286] = \PWM_1:PWMUDB:MODIN1_0\[1287]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[1287] = \PWM_1:PWMUDB:dith_count_0\[1094]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1419] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1420] = one[24]
Removing Rhs of wire Net_752[1421] = \PWM_1:Net_96\[1218]
Removing Lhs of wire tmpOE__PWM_OUT_net_0[1428] = one[24]
Removing Lhs of wire \DEMUX_SWITCH:clk\[1434] = zero[8]
Removing Lhs of wire \DEMUX_SWITCH:rst\[1435] = zero[8]
Removing Lhs of wire \READY:Net_89\[1464] = one[24]
Removing Lhs of wire \READY:CounterUDB:ctrl_capmode_1\[1473] = zero[8]
Removing Lhs of wire \READY:CounterUDB:ctrl_capmode_0\[1474] = zero[8]
Removing Lhs of wire \READY:CounterUDB:ctrl_enable\[1486] = \READY:CounterUDB:control_7\[1478]
Removing Lhs of wire \READY:CounterUDB:capt_rising\[1488] = zero[8]
Removing Lhs of wire \READY:CounterUDB:capt_falling\[1489] = \READY:CounterUDB:prevCapture\[1487]
Removing Lhs of wire \READY:CounterUDB:reload\[1492] = Net_1932[1493]
Removing Lhs of wire \READY:CounterUDB:final_enable\[1494] = \READY:CounterUDB:control_7\[1478]
Removing Rhs of wire \READY:CounterUDB:status_0\[1499] = \READY:CounterUDB:cmp_out_status\[1500]
Removing Rhs of wire \READY:CounterUDB:status_1\[1501] = \READY:CounterUDB:per_zero\[1502]
Removing Lhs of wire \READY:CounterUDB:status_2\[1503] = \READY:CounterUDB:overflow_status\[1496]
Removing Lhs of wire \READY:CounterUDB:status_3\[1504] = \READY:CounterUDB:underflow_status\[1497]
Removing Lhs of wire \READY:CounterUDB:status_4\[1505] = \READY:CounterUDB:hwCapture\[1491]
Removing Rhs of wire \READY:CounterUDB:status_5\[1506] = \READY:CounterUDB:fifo_full\[1507]
Removing Rhs of wire \READY:CounterUDB:status_6\[1508] = \READY:CounterUDB:fifo_nempty\[1509]
Removing Lhs of wire \READY:CounterUDB:dp_dir\[1512] = one[24]
Removing Rhs of wire \READY:CounterUDB:cmp_out_i\[1519] = \READY:CounterUDB:cmp_less\[1520]
Removing Lhs of wire \READY:CounterUDB:cs_addr_2\[1528] = one[24]
Removing Lhs of wire \READY:CounterUDB:cs_addr_1\[1529] = \READY:CounterUDB:count_enable\[1526]
Removing Lhs of wire \READY:CounterUDB:cs_addr_0\[1530] = Net_1932[1493]
Removing Lhs of wire \DIODE_PWR:clk\[1656] = zero[8]
Removing Lhs of wire \DIODE_PWR:rst\[1657] = zero[8]
Removing Rhs of wire LAS_ON[1658] = \DIODE_PWR:control_out_0\[1659]
Removing Rhs of wire LAS_ON[1658] = \DIODE_PWR:control_0\[1682]
Removing Lhs of wire \DIG_MOD:clk\[1683] = zero[8]
Removing Lhs of wire \DIG_MOD:rst\[1684] = zero[8]
Removing Rhs of wire Net_2004[1685] = \DIG_MOD:control_out_0\[1686]
Removing Rhs of wire Net_2004[1685] = \DIG_MOD:control_0\[1709]
Removing Lhs of wire tmpOE__DIODE_ON_net_0[1716] = one[24]
Removing Lhs of wire tmpOE__Pin_3_0_net_0[1723] = one[24]
Removing Lhs of wire tmpOE__Pin_3_1_net_0[1729] = one[24]
Removing Lhs of wire tmpOE__Pin_3_2_net_0[1735] = one[24]
Removing Lhs of wire cydff_1D[1746] = Net_2013[29]
Removing Lhs of wire \Trigger_Count:CounterUDB:prevCapture\\D\[1747] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:overflow_reg_i\\D\[1749] = \Trigger_Count:CounterUDB:overflow\[83]
Removing Lhs of wire \Trigger_Count:CounterUDB:underflow_reg_i\\D\[1750] = \Trigger_Count:CounterUDB:underflow\[86]
Removing Lhs of wire \Trigger_Count:CounterUDB:tc_reg_i\\D\[1751] = \Trigger_Count:CounterUDB:tc_i\[89]
Removing Lhs of wire \Trigger_Count:CounterUDB:prevCompare\\D\[1752] = \Trigger_Count:CounterUDB:cmp_out_i\[91]
Removing Lhs of wire \Trigger_Count:CounterUDB:cmp_out_reg_i\\D\[1753] = \Trigger_Count:CounterUDB:cmp_out_i\[91]
Removing Lhs of wire \Trigger_Count:CounterUDB:count_stored_i\\D\[1754] = Net_1170[97]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:capture_last\\D\[1755] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:tc_reg_i\\D\[1756] = \Frame_Period_Timer:TimerUDB:status_tc\[212]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:hwEnable_reg\\D\[1757] = \Frame_Period_Timer:TimerUDB:control_7\[190]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:capture_out_reg_i\\D\[1758] = \Frame_Period_Timer:TimerUDB:capt_fifo_load\[208]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:capture_last\\D\[1759] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:tc_reg_i\\D\[1760] = \TRIG_PERIOD:TimerUDB:status_tc\[456]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:hwEnable_reg\\D\[1761] = Net_1587[462]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:capture_out_reg_i\\D\[1762] = \TRIG_PERIOD:TimerUDB:capt_fifo_load\[452]
Removing Lhs of wire \STAGE_COACH:CounterUDB:prevCapture\\D\[1763] = zero[8]
Removing Lhs of wire \STAGE_COACH:CounterUDB:overflow_reg_i\\D\[1765] = \STAGE_COACH:CounterUDB:overflow\[742]
Removing Lhs of wire \STAGE_COACH:CounterUDB:underflow_reg_i\\D\[1766] = \STAGE_COACH:CounterUDB:underflow\[745]
Removing Lhs of wire \STAGE_COACH:CounterUDB:tc_reg_i\\D\[1767] = \STAGE_COACH:CounterUDB:tc_i\[748]
Removing Lhs of wire \STAGE_COACH:CounterUDB:prevCompare\\D\[1768] = \STAGE_COACH:CounterUDB:cmp_out_i\[750]
Removing Lhs of wire \STAGE_COACH:CounterUDB:cmp_out_reg_i\\D\[1769] = \STAGE_COACH:CounterUDB:cmp_out_i\[750]
Removing Lhs of wire \STAGE_COACH:CounterUDB:count_stored_i\\D\[1770] = Net_1626[756]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1771] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1772] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1773] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1776] = one[24]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1779] = \PWM_1:PWMUDB:cmp1\[1111]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1780] = \PWM_1:PWMUDB:cmp1_status\[1112]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1781] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1783] = \PWM_1:PWMUDB:pwm_i\[1211]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1784] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1785] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[1786] = \PWM_1:PWMUDB:status_2\[1106]
Removing Lhs of wire \READY:CounterUDB:prevCapture\\D\[1787] = zero[8]
Removing Lhs of wire \READY:CounterUDB:overflow_reg_i\\D\[1789] = \READY:CounterUDB:overflow\[1511]
Removing Lhs of wire \READY:CounterUDB:underflow_reg_i\\D\[1790] = \READY:CounterUDB:underflow\[1514]
Removing Lhs of wire \READY:CounterUDB:tc_reg_i\\D\[1791] = \READY:CounterUDB:tc_i\[1517]
Removing Lhs of wire \READY:CounterUDB:prevCompare\\D\[1792] = \READY:CounterUDB:cmp_out_i\[1519]
Removing Lhs of wire \READY:CounterUDB:cmp_out_reg_i\\D\[1793] = \READY:CounterUDB:cmp_out_i\[1519]
Removing Lhs of wire \READY:CounterUDB:count_stored_i\\D\[1794] = Net_1950[1525]

------------------------------------------------------
Aliased 0 equations, 264 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:capt_either_edge\' (cost = 0):
\Trigger_Count:CounterUDB:capt_either_edge\ <= (\Trigger_Count:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:overflow\' (cost = 0):
\Trigger_Count:CounterUDB:overflow\ <= (\Trigger_Count:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:underflow\' (cost = 0):
\Trigger_Count:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:counter_enable\' (cost = 1):
\Trigger_Count:CounterUDB:counter_enable\ <= ((not \Trigger_Count:CounterUDB:disable_run_i\ and \Trigger_Count:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Frame_Period_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Frame_Period_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Frame_Period_Timer:TimerUDB:timer_enable\' (cost = 0):
\Frame_Period_Timer:TimerUDB:timer_enable\ <= (\Frame_Period_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\TRIG_PERIOD:TimerUDB:fifo_load_polarized\' (cost = 0):
\TRIG_PERIOD:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_376' (cost = 0):
Net_376 <= (not Net_1556);

Note:  Expanding virtual equation for 'Net_810' (cost = 0):
Net_810 <= (not Net_769);

Note:  Expanding virtual equation for '\STAGE_COACH:CounterUDB:capt_either_edge\' (cost = 0):
\STAGE_COACH:CounterUDB:capt_either_edge\ <= (\STAGE_COACH:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\STAGE_COACH:CounterUDB:overflow\' (cost = 0):
\STAGE_COACH:CounterUDB:overflow\ <= (\STAGE_COACH:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\STAGE_COACH:CounterUDB:underflow\' (cost = 0):
\STAGE_COACH:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\STAGE_COACH:CounterUDB:counter_enable\' (cost = 1):
\STAGE_COACH:CounterUDB:counter_enable\ <= ((not \STAGE_COACH:CounterUDB:disable_run_i\ and \STAGE_COACH:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_1688' (cost = 0):
Net_1688 <= (not Net_1745);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\READY:CounterUDB:capt_either_edge\' (cost = 0):
\READY:CounterUDB:capt_either_edge\ <= (\READY:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\READY:CounterUDB:overflow\' (cost = 0):
\READY:CounterUDB:overflow\ <= (\READY:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\READY:CounterUDB:underflow\' (cost = 0):
\READY:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\READY:CounterUDB:counter_enable\' (cost = 1):
\READY:CounterUDB:counter_enable\ <= ((not \READY:CounterUDB:disable_run_i\ and \READY:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_1984' (cost = 0):
Net_1984 <= (not cydff_1);

Note:  Expanding virtual equation for 'No_Mod' (cost = 0):
No_Mod <= (not Net_2004);

Note:  Expanding virtual equation for 'Net_1986' (cost = 1):
Net_1986 <= ((not cydff_1 and Net_2004));

Note:  Expanding virtual equation for 'Net_2000' (cost = 0):
Net_2000 <= (not Net_1996);

Note:  Expanding virtual equation for 'Net_2002' (cost = 0):
Net_2002 <= (not Net_1997);

Note:  Expanding virtual equation for 'Net_2003' (cost = 0):
Net_2003 <= (not Net_1998);

Note:  Expanding virtual equation for 'Net_2024' (cost = 0):
Net_2024 <= (not Net_311);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_113' (cost = 1):
Net_113 <= (Net_1998
	OR Net_1997
	OR Net_1996
	OR not Net_1999);

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:overflow_status\' (cost = 1):
\Trigger_Count:CounterUDB:overflow_status\ <= ((not \Trigger_Count:CounterUDB:overflow_reg_i\ and \Trigger_Count:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Trigger_Count:CounterUDB:underflow_status\' (cost = 0):
\Trigger_Count:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1569' (cost = 1):
Net_1569 <= ((not Net_769 and not Net_1556 and cydff_1 and Net_311));

Note:  Expanding virtual equation for '\STAGE_COACH:CounterUDB:overflow_status\' (cost = 1):
\STAGE_COACH:CounterUDB:overflow_status\ <= ((not \STAGE_COACH:CounterUDB:overflow_reg_i\ and \STAGE_COACH:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\STAGE_COACH:CounterUDB:underflow_status\' (cost = 0):
\STAGE_COACH:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1899' (cost = 2):
Net_1899 <= ((not Net_1745 and Net_311));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\READY:CounterUDB:overflow_status\' (cost = 1):
\READY:CounterUDB:overflow_status\ <= ((not \READY:CounterUDB:overflow_reg_i\ and \READY:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\READY:CounterUDB:underflow_status\' (cost = 0):
\READY:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1985' (cost = 2):
Net_1985 <= (not cydff_1
	OR not Net_2004);

Note:  Expanding virtual equation for 'Net_2016' (cost = 2):
Net_2016 <= ((not cydff_1 and Net_311 and LAS_ON)
	OR (not Net_2004 and Net_311 and LAS_ON));

Note:  Expanding virtual equation for 'Net_2020' (cost = 1):
Net_2020 <= ((not Net_311 and not Net_2004 and LAS_ON));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_875' (cost = 1):
Net_875 <= ((not Net_1745 and Net_311 and Net_1718));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_381' (cost = 9):
Net_381 <= ((not Net_1745 and Net_311 and Net_1718)
	OR (not Net_769 and not Net_1556 and cydff_1 and Net_311));

Note:  Expanding virtual equation for 'Net_1587' (cost = 42):
Net_1587 <= ((not cydff_1 and Net_1745)
	OR (Net_769 and Net_1745)
	OR (Net_1745 and Net_1556)
	OR (not cydff_1 and not Net_1718)
	OR (not Net_1718 and Net_769)
	OR (not Net_1718 and Net_1556)
	OR not Net_311);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1932' (cost = 70):
Net_1932 <= (Net_1630
	OR (not Net_1745 and Net_311 and Net_1718)
	OR (not Net_769 and not Net_1556 and cydff_1 and Net_311));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\TRIG_PERIOD:TimerUDB:timer_enable\' (cost = 7):
\TRIG_PERIOD:TimerUDB:timer_enable\ <= ((not cydff_1 and Net_1745)
	OR (Net_769 and Net_1745)
	OR (Net_1745 and Net_1556)
	OR (not cydff_1 and not Net_1718)
	OR (not Net_1718 and Net_769)
	OR (not Net_1718 and Net_1556)
	OR not Net_311);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 68 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Trigger_Count:CounterUDB:hwCapture\ to zero
Aliasing \Trigger_Count:CounterUDB:underflow_status\ to zero
Aliasing \Trigger_Count:CounterUDB:underflow\ to zero
Aliasing \Frame_Period_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:capt_fifo_load\ to zero
Aliasing \TRIG_PERIOD:TimerUDB:trig_reg\ to Net_1587
Aliasing \STAGE_COACH:CounterUDB:hwCapture\ to zero
Aliasing \STAGE_COACH:CounterUDB:underflow_status\ to zero
Aliasing \STAGE_COACH:CounterUDB:underflow\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \READY:CounterUDB:hwCapture\ to zero
Aliasing \READY:CounterUDB:underflow_status\ to zero
Aliasing \READY:CounterUDB:underflow\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Trigger_Count:CounterUDB:hwCapture\[63] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:underflow_status\[69] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:underflow\[86] = zero[8]
Removing Lhs of wire \Trigger_Count:CounterUDB:tc_i\[89] = \Trigger_Count:CounterUDB:per_equal\[85]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:capt_fifo_load\[208] = zero[8]
Removing Lhs of wire \Frame_Period_Timer:TimerUDB:trig_reg\[222] = \Frame_Period_Timer:TimerUDB:control_7\[190]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:capt_fifo_load\[452] = zero[8]
Removing Lhs of wire \TRIG_PERIOD:TimerUDB:trig_reg\[467] = Net_1587[462]
Removing Lhs of wire \STAGE_COACH:CounterUDB:hwCapture\[722] = zero[8]
Removing Lhs of wire \STAGE_COACH:CounterUDB:underflow_status\[728] = zero[8]
Removing Lhs of wire \STAGE_COACH:CounterUDB:underflow\[745] = zero[8]
Removing Lhs of wire \STAGE_COACH:CounterUDB:tc_i\[748] = \STAGE_COACH:CounterUDB:per_equal\[744]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[1129] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1390] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1400] = zero[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[1410] = zero[8]
Removing Lhs of wire \READY:CounterUDB:hwCapture\[1491] = zero[8]
Removing Lhs of wire \READY:CounterUDB:underflow_status\[1497] = zero[8]
Removing Lhs of wire \READY:CounterUDB:underflow\[1514] = zero[8]
Removing Lhs of wire \READY:CounterUDB:tc_i\[1517] = \READY:CounterUDB:per_equal\[1513]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1774] = \PWM_1:PWMUDB:control_7\[1051]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1782] = zero[8]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj" -dcpsoc3 "Camera Trigger.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.661ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 20 December 2022 18:14:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger.cyprj -d CY8C5888LTI-LP097 Camera Trigger.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Trigger_Count:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Trigger_Count:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Frame_Period_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Frame_Period_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \TRIG_PERIOD:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TRIG_PERIOD:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \STAGE_COACH:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \STAGE_COACH:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \READY:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \READY:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_1626
    Digital Clock 1: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_1950
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_1170
    Digital Clock 3: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_764
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Trigger_Count:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Trigger_Count:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Frame_Period_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Frame_Period_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TRIG_PERIOD:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \STAGE_COACH:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \STAGE_COACH:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \READY:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \READY:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\, Pin_3_0(0), Pin_3_1(0), Pin_3_2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_1929, Duplicate of \READY:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_1929, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:per_equal\
        );
        Output = Net_1929 (fanout=1)

    Removing Net_1745, Duplicate of \STAGE_COACH:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_1745, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:per_equal\
        );
        Output = Net_1745 (fanout=7)

    Removing Net_769, Duplicate of \Trigger_Count:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_769, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\
        );
        Output = Net_769 (fanout=5)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD_Char:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(0)\__PA ,
            pad => \LCD_Char:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(1)\__PA ,
            pad => \LCD_Char:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(2)\__PA ,
            pad => \LCD_Char:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(3)\__PA ,
            pad => \LCD_Char:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(4)\__PA ,
            pad => \LCD_Char:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(5)\__PA ,
            pad => \LCD_Char:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(6)\__PA ,
            pad => \LCD_Char:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CMRA_RDY_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CMRA_RDY_IN(0)__PA ,
            fb => Net_1999 ,
            pad => CMRA_RDY_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRG_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRG_OUT(0)__PA ,
            pin_input => Net_381 ,
            pad => TRG_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Stage_Trig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Stage_Trig(0)__PA ,
            pin_input => Net_1691 ,
            pad => Stage_Trig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );

    Pin : Name = PWM_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_OUT(0)__PA ,
            pin_input => Net_752 ,
            pad => PWM_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIODE_ON(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIODE_ON(0)__PA ,
            pin_input => Net_2019 ,
            pad => DIODE_ON(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3_0(0)__PA ,
            fb => Net_1996 ,
            pad => Pin_3_0(0)_PAD );

    Pin : Name = Pin_3_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3_1(0)__PA ,
            fb => Net_1997 ,
            pad => Pin_3_1(0)_PAD );

    Pin : Name = Pin_3_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3_2(0)__PA ,
            fb => Net_1998 ,
            pad => Pin_3_2(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Trigger_Count:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:cmp_out_i\ * 
              !\Trigger_Count:CounterUDB:prevCompare\
        );
        Output = \Trigger_Count:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Trigger_Count:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\ * 
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \Trigger_Count:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Trigger_Count:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:control_7\ * 
              !\Trigger_Count:CounterUDB:disable_run_i\ * 
              !\Trigger_Count:CounterUDB:count_stored_i\ * Net_1170_local
        );
        Output = \Trigger_Count:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Frame_Period_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Frame_Period_Timer:TimerUDB:control_7\ * 
              \Frame_Period_Timer:TimerUDB:per_zero\
        );
        Output = \Frame_Period_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\TRIG_PERIOD:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + !\TRIG_PERIOD:TimerUDB:per_zero\
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
        );
        Output = \TRIG_PERIOD:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1587, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
        );
        Output = Net_1587 (fanout=4)

    MacroCell: Name=\STAGE_COACH:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:cmp_out_i\ * 
              !\STAGE_COACH:CounterUDB:prevCompare\
        );
        Output = \STAGE_COACH:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\STAGE_COACH:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:per_equal\ * 
              !\STAGE_COACH:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_COACH:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\STAGE_COACH:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:control_7\ * 
              !\STAGE_COACH:CounterUDB:disable_run_i\ * 
              !\STAGE_COACH:CounterUDB:count_stored_i\ * Net_1626_local
        );
        Output = \STAGE_COACH:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=Net_381, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
        );
        Output = Net_381 (fanout=2)

    MacroCell: Name=Net_1604, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_1 * \STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1556 * 
              \READY:CounterUDB:overflow_reg_i\
        );
        Output = Net_1604 (fanout=1)

    MacroCell: Name=Net_1691, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * !Net_1718
        );
        Output = Net_1691 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\READY:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:cmp_out_i\ * !\READY:CounterUDB:prevCompare\
        );
        Output = \READY:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\READY:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:per_equal\ * 
              !\READY:CounterUDB:overflow_reg_i\
        );
        Output = \READY:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\READY:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:control_7\ * 
              !\READY:CounterUDB:disable_run_i\ * 
              !\READY:CounterUDB:count_stored_i\ * Net_1950_local
        );
        Output = \READY:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=Net_1932, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
            + Net_1630
        );
        Output = Net_1932 (fanout=4)

    MacroCell: Name=Net_2019, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_1 * Net_311 * LAS_ON
            + LAS_ON * !Net_2004
        );
        Output = Net_2019 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1999 * !Net_1996 * !Net_1997 * !Net_1998
        );
        Output = cydff_1 (fanout=7)

    MacroCell: Name=\Trigger_Count:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_417 * \Trigger_Count:CounterUDB:disable_run_i\
            + !Net_417 * \Trigger_Count:CounterUDB:per_equal\ * 
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \Trigger_Count:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Trigger_Count:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\
        );
        Output = \Trigger_Count:CounterUDB:overflow_reg_i\ (fanout=7)

    MacroCell: Name=\Trigger_Count:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:cmp_out_i\
        );
        Output = \Trigger_Count:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Trigger_Count:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1170_local
        );
        Output = \Trigger_Count:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_417, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Frame_Period_Timer:TimerUDB:control_7\ * 
              \Frame_Period_Timer:TimerUDB:per_zero\
        );
        Output = Net_417 (fanout=4)

    MacroCell: Name=\STAGE_COACH:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1630 * \STAGE_COACH:CounterUDB:disable_run_i\
            + !Net_1630 * \STAGE_COACH:CounterUDB:per_equal\ * 
              !\STAGE_COACH:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_COACH:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\STAGE_COACH:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:per_equal\
        );
        Output = \STAGE_COACH:CounterUDB:overflow_reg_i\ (fanout=9)

    MacroCell: Name=\STAGE_COACH:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:cmp_out_i\
        );
        Output = \STAGE_COACH:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\STAGE_COACH:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1626_local
        );
        Output = \STAGE_COACH:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_764) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_764) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_764) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_752, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_764) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_752 (fanout=1)

    MacroCell: Name=\READY:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
            + Net_1630
            + !\READY:CounterUDB:disable_run_i\ * 
              !\READY:CounterUDB:per_equal\
            + !\READY:CounterUDB:disable_run_i\ * 
              \READY:CounterUDB:overflow_reg_i\
        );
        Output = \READY:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\READY:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:per_equal\
        );
        Output = \READY:CounterUDB:overflow_reg_i\ (fanout=3)

    MacroCell: Name=\READY:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:cmp_out_i\
        );
        Output = \READY:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\READY:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1950_local
        );
        Output = \READY:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Trigger_Count:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Trigger_Count:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_417 ,
            chain_out => \Trigger_Count:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Trigger_Count:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Trigger_Count:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Trigger_Count:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_417 ,
            ce0_comb => \Trigger_Count:CounterUDB:per_equal\ ,
            z0_comb => \Trigger_Count:CounterUDB:status_1\ ,
            cl1_comb => \Trigger_Count:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Trigger_Count:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Trigger_Count:CounterUDB:status_5\ ,
            chain_in => \Trigger_Count:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Trigger_Count:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Frame_Period_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Frame_Period_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Frame_Period_Timer:TimerUDB:status_2\ ,
            chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_167 ,
            cs_addr_1 => Net_1587 ,
            cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_167 ,
            cs_addr_1 => Net_1587 ,
            cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u0\
        Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_167 ,
            cs_addr_1 => Net_1587 ,
            cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\
        Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_167 ,
            cs_addr_1 => Net_1587 ,
            cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            z0_comb => \TRIG_PERIOD:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TRIG_PERIOD:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TRIG_PERIOD:TimerUDB:status_2\ ,
            chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\STAGE_COACH:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_COACH:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1630 ,
            chain_out => \STAGE_COACH:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \STAGE_COACH:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\STAGE_COACH:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_COACH:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1630 ,
            chain_in => \STAGE_COACH:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \STAGE_COACH:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STAGE_COACH:CounterUDB:sC24:counterdp:u0\
        Next in chain : \STAGE_COACH:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\STAGE_COACH:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_COACH:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1630 ,
            ce0_comb => \STAGE_COACH:CounterUDB:per_equal\ ,
            z0_comb => \STAGE_COACH:CounterUDB:status_1\ ,
            cl1_comb => \STAGE_COACH:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \STAGE_COACH:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \STAGE_COACH:CounterUDB:status_5\ ,
            chain_in => \STAGE_COACH:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STAGE_COACH:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_764 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_764 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\READY:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \READY:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1932 ,
            chain_out => \READY:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \READY:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\READY:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \READY:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1932 ,
            chain_in => \READY:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \READY:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \READY:CounterUDB:sC24:counterdp:u0\
        Next in chain : \READY:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\READY:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \READY:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_1932 ,
            ce0_comb => \READY:CounterUDB:per_equal\ ,
            z0_comb => \READY:CounterUDB:status_1\ ,
            cl1_comb => \READY:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \READY:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \READY:CounterUDB:status_5\ ,
            chain_in => \READY:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \READY:CounterUDB:sC24:counterdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Trigger_Count:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_417 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Trigger_Count:CounterUDB:status_6\ ,
            status_5 => \Trigger_Count:CounterUDB:status_5\ ,
            status_2 => \Trigger_Count:CounterUDB:overflow_status\ ,
            status_1 => \Trigger_Count:CounterUDB:status_1\ ,
            status_0 => \Trigger_Count:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Frame_Period_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Frame_Period_Timer:TimerUDB:status_3\ ,
            status_2 => \Frame_Period_Timer:TimerUDB:status_2\ ,
            status_0 => \Frame_Period_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_292 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TRIG_PERIOD:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_167 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \TRIG_PERIOD:TimerUDB:status_3\ ,
            status_2 => \TRIG_PERIOD:TimerUDB:status_2\ ,
            status_0 => \TRIG_PERIOD:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\STAGE_COACH:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_1630 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \STAGE_COACH:CounterUDB:status_6\ ,
            status_5 => \STAGE_COACH:CounterUDB:status_5\ ,
            status_2 => \STAGE_COACH:CounterUDB:overflow_status\ ,
            status_1 => \STAGE_COACH:CounterUDB:status_1\ ,
            status_0 => \STAGE_COACH:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_764 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\READY:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_1932 ,
            clock => ClockBlock_BUS_CLK ,
            status_6 => \READY:CounterUDB:status_6\ ,
            status_5 => \READY:CounterUDB:status_5\ ,
            status_2 => \READY:CounterUDB:overflow_status\ ,
            status_1 => \READY:CounterUDB:status_1\ ,
            status_0 => \READY:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Trigger_Count:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Trigger_Count:CounterUDB:control_7\ ,
            control_6 => \Trigger_Count:CounterUDB:control_6\ ,
            control_5 => \Trigger_Count:CounterUDB:control_5\ ,
            control_4 => \Trigger_Count:CounterUDB:control_4\ ,
            control_3 => \Trigger_Count:CounterUDB:control_3\ ,
            control_2 => \Trigger_Count:CounterUDB:control_2\ ,
            control_1 => \Trigger_Count:CounterUDB:control_1\ ,
            control_0 => \Trigger_Count:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Frame_Period_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Frame_Period_Timer:TimerUDB:control_7\ ,
            control_6 => \Frame_Period_Timer:TimerUDB:control_6\ ,
            control_5 => \Frame_Period_Timer:TimerUDB:control_5\ ,
            control_4 => \Frame_Period_Timer:TimerUDB:control_4\ ,
            control_3 => \Frame_Period_Timer:TimerUDB:control_3\ ,
            control_2 => \Frame_Period_Timer:TimerUDB:control_2\ ,
            control_1 => \Frame_Period_Timer:TimerUDB:control_1\ ,
            control_0 => \Frame_Period_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RESET_RDY_TIMER:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_RDY_TIMER:control_7\ ,
            control_6 => \RESET_RDY_TIMER:control_6\ ,
            control_5 => \RESET_RDY_TIMER:control_5\ ,
            control_4 => \RESET_RDY_TIMER:control_4\ ,
            control_3 => \RESET_RDY_TIMER:control_3\ ,
            control_2 => \RESET_RDY_TIMER:control_2\ ,
            control_1 => \RESET_RDY_TIMER:control_1\ ,
            control_0 => Net_167 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STAGE_COACH:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \STAGE_COACH:CounterUDB:control_7\ ,
            control_6 => \STAGE_COACH:CounterUDB:control_6\ ,
            control_5 => \STAGE_COACH:CounterUDB:control_5\ ,
            control_4 => \STAGE_COACH:CounterUDB:control_4\ ,
            control_3 => \STAGE_COACH:CounterUDB:control_3\ ,
            control_2 => \STAGE_COACH:CounterUDB:control_2\ ,
            control_1 => \STAGE_COACH:CounterUDB:control_1\ ,
            control_0 => \STAGE_COACH:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Z_TRIG_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Z_TRIG_Reg:control_7\ ,
            control_6 => \Z_TRIG_Reg:control_6\ ,
            control_5 => \Z_TRIG_Reg:control_5\ ,
            control_4 => \Z_TRIG_Reg:control_4\ ,
            control_3 => \Z_TRIG_Reg:control_3\ ,
            control_2 => \Z_TRIG_Reg:control_2\ ,
            control_1 => \Z_TRIG_Reg:control_1\ ,
            control_0 => Net_1556 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STAGE_PERIOD:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \STAGE_PERIOD:control_7\ ,
            control_6 => \STAGE_PERIOD:control_6\ ,
            control_5 => \STAGE_PERIOD:control_5\ ,
            control_4 => \STAGE_PERIOD:control_4\ ,
            control_3 => \STAGE_PERIOD:control_3\ ,
            control_2 => \STAGE_PERIOD:control_2\ ,
            control_1 => \STAGE_PERIOD:control_1\ ,
            control_0 => Net_1630 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\FRAME_TRIG_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FRAME_TRIG_Reg:control_7\ ,
            control_6 => \FRAME_TRIG_Reg:control_6\ ,
            control_5 => \FRAME_TRIG_Reg:control_5\ ,
            control_4 => \FRAME_TRIG_Reg:control_4\ ,
            control_3 => \FRAME_TRIG_Reg:control_3\ ,
            control_2 => \FRAME_TRIG_Reg:control_2\ ,
            control_1 => \FRAME_TRIG_Reg:control_1\ ,
            control_0 => Net_311 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_764 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\DEMUX_SWITCH:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DEMUX_SWITCH:control_7\ ,
            control_6 => \DEMUX_SWITCH:control_6\ ,
            control_5 => \DEMUX_SWITCH:control_5\ ,
            control_4 => \DEMUX_SWITCH:control_4\ ,
            control_3 => \DEMUX_SWITCH:control_3\ ,
            control_2 => \DEMUX_SWITCH:control_2\ ,
            control_1 => \DEMUX_SWITCH:control_1\ ,
            control_0 => Net_1718 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\READY:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \READY:CounterUDB:control_7\ ,
            control_6 => \READY:CounterUDB:control_6\ ,
            control_5 => \READY:CounterUDB:control_5\ ,
            control_4 => \READY:CounterUDB:control_4\ ,
            control_3 => \READY:CounterUDB:control_3\ ,
            control_2 => \READY:CounterUDB:control_2\ ,
            control_1 => \READY:CounterUDB:control_1\ ,
            control_0 => \READY:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\DIODE_PWR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DIODE_PWR:control_7\ ,
            control_6 => \DIODE_PWR:control_6\ ,
            control_5 => \DIODE_PWR:control_5\ ,
            control_4 => \DIODE_PWR:control_4\ ,
            control_3 => \DIODE_PWR:control_3\ ,
            control_2 => \DIODE_PWR:control_2\ ,
            control_1 => \DIODE_PWR:control_1\ ,
            control_0 => LAS_ON );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DIG_MOD:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DIG_MOD:control_7\ ,
            control_6 => \DIG_MOD:control_6\ ,
            control_5 => \DIG_MOD:control_5\ ,
            control_4 => \DIG_MOD:control_4\ ,
            control_3 => \DIG_MOD:control_3\ ,
            control_2 => \DIG_MOD:control_2\ ,
            control_1 => \DIG_MOD:control_1\ ,
            control_0 => Net_2004 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_request_0\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =PERIOD_ISR
        PORT MAP (
            interrupt => Net_381 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =TRIG_ISR
        PORT MAP (
            interrupt => Net_292 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =STAGE_ISR
        PORT MAP (
            interrupt => Net_1604 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   37 :  155 :  192 : 19.27 %
  Unique P-terms              :   39 :  345 :  384 : 10.16 %
  Total P-terms               :   49 :      :      :        
  Datapath Cells              :   18 :    6 :   24 : 75.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    6 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   12 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.120ms
Tech Mapping phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : CMRA_RDY_IN(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : DIODE_ON(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PWM_OUT(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Stage_Trig(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TRG_OUT(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.255ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   26 :   22 :   48 :  54.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.65
                   Pterms :            1.81
               Macrocells :            1.42
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       3.90 :       1.85
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(0,1)] contents:
datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\DIG_MOD:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DIG_MOD:control_7\ ,
        control_6 => \DIG_MOD:control_6\ ,
        control_5 => \DIG_MOD:control_5\ ,
        control_4 => \DIG_MOD:control_4\ ,
        control_3 => \DIG_MOD:control_3\ ,
        control_2 => \DIG_MOD:control_2\ ,
        control_1 => \DIG_MOD:control_1\ ,
        control_0 => Net_2004 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_417, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Frame_Period_Timer:TimerUDB:control_7\ * 
              \Frame_Period_Timer:TimerUDB:per_zero\
        );
        Output = Net_417 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\STAGE_COACH:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_COACH:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1630 ,
        chain_in => \STAGE_COACH:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \STAGE_COACH:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STAGE_COACH:CounterUDB:sC24:counterdp:u0\
    Next in chain : \STAGE_COACH:CounterUDB:sC24:counterdp:u2\

controlcell: Name =\Frame_Period_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        control_6 => \Frame_Period_Timer:TimerUDB:control_6\ ,
        control_5 => \Frame_Period_Timer:TimerUDB:control_5\ ,
        control_4 => \Frame_Period_Timer:TimerUDB:control_4\ ,
        control_3 => \Frame_Period_Timer:TimerUDB:control_3\ ,
        control_2 => \Frame_Period_Timer:TimerUDB:control_2\ ,
        control_1 => \Frame_Period_Timer:TimerUDB:control_1\ ,
        control_0 => \Frame_Period_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\STAGE_COACH:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:cmp_out_i\ * 
              !\STAGE_COACH:CounterUDB:prevCompare\
        );
        Output = \STAGE_COACH:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\STAGE_COACH:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:cmp_out_i\
        );
        Output = \STAGE_COACH:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\STAGE_COACH:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_COACH:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1630 ,
        ce0_comb => \STAGE_COACH:CounterUDB:per_equal\ ,
        z0_comb => \STAGE_COACH:CounterUDB:status_1\ ,
        cl1_comb => \STAGE_COACH:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \STAGE_COACH:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \STAGE_COACH:CounterUDB:status_5\ ,
        chain_in => \STAGE_COACH:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STAGE_COACH:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\STAGE_COACH:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_1630 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \STAGE_COACH:CounterUDB:status_6\ ,
        status_5 => \STAGE_COACH:CounterUDB:status_5\ ,
        status_2 => \STAGE_COACH:CounterUDB:overflow_status\ ,
        status_1 => \STAGE_COACH:CounterUDB:status_1\ ,
        status_0 => \STAGE_COACH:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Trigger_Count:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:cmp_out_i\
        );
        Output = \Trigger_Count:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Trigger_Count:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:cmp_out_i\ * 
              !\Trigger_Count:CounterUDB:prevCompare\
        );
        Output = \Trigger_Count:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Trigger_Count:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Trigger_Count:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_417 ,
        ce0_comb => \Trigger_Count:CounterUDB:per_equal\ ,
        z0_comb => \Trigger_Count:CounterUDB:status_1\ ,
        cl1_comb => \Trigger_Count:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Trigger_Count:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Trigger_Count:CounterUDB:status_5\ ,
        chain_in => \Trigger_Count:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Trigger_Count:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Trigger_Count:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_417 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Trigger_Count:CounterUDB:status_6\ ,
        status_5 => \Trigger_Count:CounterUDB:status_5\ ,
        status_2 => \Trigger_Count:CounterUDB:overflow_status\ ,
        status_1 => \Trigger_Count:CounterUDB:status_1\ ,
        status_0 => \Trigger_Count:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Frame_Period_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Frame_Period_Timer:TimerUDB:control_7\ * 
              \Frame_Period_Timer:TimerUDB:per_zero\
        );
        Output = \Frame_Period_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Frame_Period_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Frame_Period_Timer:TimerUDB:status_2\ ,
        chain_in => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Frame_Period_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Frame_Period_Timer:TimerUDB:status_3\ ,
        status_2 => \Frame_Period_Timer:TimerUDB:status_2\ ,
        status_0 => \Frame_Period_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_292 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2019, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_1 * Net_311 * LAS_ON
            + LAS_ON * !Net_2004
        );
        Output = Net_2019 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Frame_Period_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Frame_Period_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Frame_Period_Timer:TimerUDB:per_zero\ ,
        chain_out => \Frame_Period_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Frame_Period_Timer:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\DIODE_PWR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DIODE_PWR:control_7\ ,
        control_6 => \DIODE_PWR:control_6\ ,
        control_5 => \DIODE_PWR:control_5\ ,
        control_4 => \DIODE_PWR:control_4\ ,
        control_3 => \DIODE_PWR:control_3\ ,
        control_2 => \DIODE_PWR:control_2\ ,
        control_1 => \DIODE_PWR:control_1\ ,
        control_0 => LAS_ON );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\STAGE_COACH:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:control_7\ * 
              !\STAGE_COACH:CounterUDB:disable_run_i\ * 
              !\STAGE_COACH:CounterUDB:count_stored_i\ * Net_1626_local
        );
        Output = \STAGE_COACH:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\STAGE_COACH:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1626_local
        );
        Output = \STAGE_COACH:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\STAGE_COACH:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1630 * \STAGE_COACH:CounterUDB:disable_run_i\
            + !Net_1630 * \STAGE_COACH:CounterUDB:per_equal\ * 
              !\STAGE_COACH:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_COACH:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\STAGE_COACH:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_COACH:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1630 ,
        chain_out => \STAGE_COACH:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \STAGE_COACH:CounterUDB:sC24:counterdp:u1\

controlcell: Name =\STAGE_COACH:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \STAGE_COACH:CounterUDB:control_7\ ,
        control_6 => \STAGE_COACH:CounterUDB:control_6\ ,
        control_5 => \STAGE_COACH:CounterUDB:control_5\ ,
        control_4 => \STAGE_COACH:CounterUDB:control_4\ ,
        control_3 => \STAGE_COACH:CounterUDB:control_3\ ,
        control_2 => \STAGE_COACH:CounterUDB:control_2\ ,
        control_1 => \STAGE_COACH:CounterUDB:control_1\ ,
        control_0 => \STAGE_COACH:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Trigger_Count:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\ * 
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \Trigger_Count:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\STAGE_COACH:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:per_equal\ * 
              !\STAGE_COACH:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_COACH:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
datapathcell: Name =\Trigger_Count:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Trigger_Count:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_417 ,
        chain_out => \Trigger_Count:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Trigger_Count:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Trigger_Count:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:per_equal\
        );
        Output = \Trigger_Count:CounterUDB:overflow_reg_i\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1932, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
            + Net_1630
        );
        Output = Net_1932 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1587, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
        );
        Output = Net_1587 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_167 ,
        cs_addr_1 => Net_1587 ,
        cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\Z_TRIG_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Z_TRIG_Reg:control_7\ ,
        control_6 => \Z_TRIG_Reg:control_6\ ,
        control_5 => \Z_TRIG_Reg:control_5\ ,
        control_4 => \Z_TRIG_Reg:control_4\ ,
        control_3 => \Z_TRIG_Reg:control_3\ ,
        control_2 => \Z_TRIG_Reg:control_2\ ,
        control_1 => \Z_TRIG_Reg:control_1\ ,
        control_0 => Net_1556 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\STAGE_COACH:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_COACH:CounterUDB:per_equal\
        );
        Output = \STAGE_COACH:CounterUDB:overflow_reg_i\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Trigger_Count:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_417 * \Trigger_Count:CounterUDB:disable_run_i\
            + !Net_417 * \Trigger_Count:CounterUDB:per_equal\ * 
              !\Trigger_Count:CounterUDB:overflow_reg_i\
        );
        Output = \Trigger_Count:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Trigger_Count:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Count:CounterUDB:control_7\ * 
              !\Trigger_Count:CounterUDB:disable_run_i\ * 
              !\Trigger_Count:CounterUDB:count_stored_i\ * Net_1170_local
        );
        Output = \Trigger_Count:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Trigger_Count:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1170_local
        );
        Output = \Trigger_Count:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1999 * !Net_1996 * !Net_1997 * !Net_1998
        );
        Output = cydff_1 (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_167 ,
        cs_addr_1 => Net_1587 ,
        cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        z0_comb => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TRIG_PERIOD:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TRIG_PERIOD:TimerUDB:status_2\ ,
        chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\TRIG_PERIOD:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_167 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \TRIG_PERIOD:TimerUDB:status_3\ ,
        status_2 => \TRIG_PERIOD:TimerUDB:status_2\ ,
        status_0 => \TRIG_PERIOD:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Trigger_Count:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Trigger_Count:CounterUDB:control_7\ ,
        control_6 => \Trigger_Count:CounterUDB:control_6\ ,
        control_5 => \Trigger_Count:CounterUDB:control_5\ ,
        control_4 => \Trigger_Count:CounterUDB:control_4\ ,
        control_3 => \Trigger_Count:CounterUDB:control_3\ ,
        control_2 => \Trigger_Count:CounterUDB:control_2\ ,
        control_1 => \Trigger_Count:CounterUDB:control_1\ ,
        control_0 => \Trigger_Count:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_381, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
        );
        Output = Net_381 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TRIG_PERIOD:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + !\TRIG_PERIOD:TimerUDB:per_zero\
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
        );
        Output = \TRIG_PERIOD:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\STAGE_PERIOD:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \STAGE_PERIOD:control_7\ ,
        control_6 => \STAGE_PERIOD:control_6\ ,
        control_5 => \STAGE_PERIOD:control_5\ ,
        control_4 => \STAGE_PERIOD:control_4\ ,
        control_3 => \STAGE_PERIOD:control_3\ ,
        control_2 => \STAGE_PERIOD:control_2\ ,
        control_1 => \STAGE_PERIOD:control_1\ ,
        control_0 => Net_1630 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\READY:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              cydff_1 * !\Trigger_Count:CounterUDB:overflow_reg_i\ * Net_311 * 
              !Net_1556
            + Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1718
            + Net_1630
            + !\READY:CounterUDB:disable_run_i\ * 
              !\READY:CounterUDB:per_equal\
            + !\READY:CounterUDB:disable_run_i\ * 
              \READY:CounterUDB:overflow_reg_i\
        );
        Output = \READY:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\READY:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:per_equal\
        );
        Output = \READY:CounterUDB:overflow_reg_i\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1604, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_1 * \STAGE_COACH:CounterUDB:overflow_reg_i\ * Net_1556 * 
              \READY:CounterUDB:overflow_reg_i\
        );
        Output = Net_1604 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\READY:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \READY:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1932 ,
        chain_out => \READY:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \READY:CounterUDB:sC24:counterdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_764) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_764) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_764) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_764 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_764 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_764 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_167 ,
        cs_addr_1 => Net_1587 ,
        cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u0\
    Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\FRAME_TRIG_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FRAME_TRIG_Reg:control_7\ ,
        control_6 => \FRAME_TRIG_Reg:control_6\ ,
        control_5 => \FRAME_TRIG_Reg:control_5\ ,
        control_4 => \FRAME_TRIG_Reg:control_4\ ,
        control_3 => \FRAME_TRIG_Reg:control_3\ ,
        control_2 => \FRAME_TRIG_Reg:control_2\ ,
        control_1 => \FRAME_TRIG_Reg:control_1\ ,
        control_0 => Net_311 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\TRIG_PERIOD:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_167 ,
        cs_addr_1 => Net_1587 ,
        cs_addr_0 => \TRIG_PERIOD:TimerUDB:per_zero\ ,
        chain_in => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \TRIG_PERIOD:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u1\
    Next in chain : \TRIG_PERIOD:TimerUDB:sT32:timerdp:u3\

controlcell: Name =\DEMUX_SWITCH:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DEMUX_SWITCH:control_7\ ,
        control_6 => \DEMUX_SWITCH:control_6\ ,
        control_5 => \DEMUX_SWITCH:control_5\ ,
        control_4 => \DEMUX_SWITCH:control_4\ ,
        control_3 => \DEMUX_SWITCH:control_3\ ,
        control_2 => \DEMUX_SWITCH:control_2\ ,
        control_1 => \DEMUX_SWITCH:control_1\ ,
        control_0 => Net_1718 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\READY:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:per_equal\ * 
              !\READY:CounterUDB:overflow_reg_i\
        );
        Output = \READY:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\READY:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:cmp_out_i\ * !\READY:CounterUDB:prevCompare\
        );
        Output = \READY:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\READY:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:cmp_out_i\
        );
        Output = \READY:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\READY:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \READY:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1932 ,
        ce0_comb => \READY:CounterUDB:per_equal\ ,
        z0_comb => \READY:CounterUDB:status_1\ ,
        cl1_comb => \READY:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \READY:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \READY:CounterUDB:status_5\ ,
        chain_in => \READY:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \READY:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\READY:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_1932 ,
        clock => ClockBlock_BUS_CLK ,
        status_6 => \READY:CounterUDB:status_6\ ,
        status_5 => \READY:CounterUDB:status_5\ ,
        status_2 => \READY:CounterUDB:overflow_status\ ,
        status_1 => \READY:CounterUDB:status_1\ ,
        status_0 => \READY:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_RDY_TIMER:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_RDY_TIMER:control_7\ ,
        control_6 => \RESET_RDY_TIMER:control_6\ ,
        control_5 => \RESET_RDY_TIMER:control_5\ ,
        control_4 => \RESET_RDY_TIMER:control_4\ ,
        control_3 => \RESET_RDY_TIMER:control_3\ ,
        control_2 => \RESET_RDY_TIMER:control_2\ ,
        control_1 => \RESET_RDY_TIMER:control_1\ ,
        control_0 => Net_167 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1691, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_311 * !\STAGE_COACH:CounterUDB:overflow_reg_i\ * !Net_1718
        );
        Output = Net_1691 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\READY:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \READY:CounterUDB:control_7\ * 
              !\READY:CounterUDB:disable_run_i\ * 
              !\READY:CounterUDB:count_stored_i\ * Net_1950_local
        );
        Output = \READY:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\READY:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1950_local
        );
        Output = \READY:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\READY:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \READY:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_1932 ,
        chain_in => \READY:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \READY:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \READY:CounterUDB:sC24:counterdp:u0\
    Next in chain : \READY:CounterUDB:sC24:counterdp:u2\

controlcell: Name =\READY:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \READY:CounterUDB:control_7\ ,
        control_6 => \READY:CounterUDB:control_6\ ,
        control_5 => \READY:CounterUDB:control_5\ ,
        control_4 => \READY:CounterUDB:control_4\ ,
        control_3 => \READY:CounterUDB:control_3\ ,
        control_2 => \READY:CounterUDB:control_2\ ,
        control_1 => \READY:CounterUDB:control_1\ ,
        control_0 => \READY:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_752, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_764) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_752 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_764 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =PERIOD_ISR
        PORT MAP (
            interrupt => Net_381 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =STAGE_ISR
        PORT MAP (
            interrupt => Net_1604 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =TRIG_ISR
        PORT MAP (
            interrupt => Net_292 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_request_0\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = PWM_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_OUT(0)__PA ,
        pin_input => Net_752 ,
        pad => PWM_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Stage_Trig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Stage_Trig(0)__PA ,
        pin_input => Net_1691 ,
        pad => Stage_Trig(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_3_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3_0(0)__PA ,
        fb => Net_1996 ,
        pad => Pin_3_0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIODE_ON(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIODE_ON(0)__PA ,
        pin_input => Net_2019 ,
        pad => DIODE_ON(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TRG_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRG_OUT(0)__PA ,
        pin_input => Net_381 ,
        pad => TRG_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CMRA_RDY_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CMRA_RDY_IN(0)__PA ,
        fb => Net_1999 ,
        pad => CMRA_RDY_IN(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(0)\__PA ,
        pad => \LCD_Char:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(1)\__PA ,
        pad => \LCD_Char:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(2)\__PA ,
        pad => \LCD_Char:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(3)\__PA ,
        pad => \LCD_Char:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(4)\__PA ,
        pad => \LCD_Char:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(5)\__PA ,
        pad => \LCD_Char:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(6)\__PA ,
        pad => \LCD_Char:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_3_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3_1(0)__PA ,
        fb => Net_1997 ,
        pad => Pin_3_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "f87de44a-b6a5-4e65-943a-d331f174d302/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_3_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3_2(0)__PA ,
        fb => Net_1998 ,
        pad => Pin_3_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1626 ,
            dclk_0 => Net_1626_local ,
            dclk_glb_1 => Net_1950 ,
            dclk_1 => Net_1950_local ,
            dclk_glb_2 => Net_1170 ,
            dclk_2 => Net_1170_local ,
            dclk_glb_3 => Net_764 ,
            dclk_3 => Net_764_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_947 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   0 |   6 |     * |      NONE |         CMOS_OUT |            PWM_OUT(0) | In(Net_752)
     |   7 |     * |      NONE |         CMOS_OUT |         Stage_Trig(0) | In(Net_1691)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   1 |   2 |       |      NONE |     HI_Z_DIGITAL |            Pin_3_0(0) | FB(Net_1996)
     |   4 |     * |      NONE |         CMOS_OUT |           DIODE_ON(0) | In(Net_2019)
     |   5 |     * |      NONE |         CMOS_OUT |            TRG_OUT(0) | In(Net_381)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        CMRA_RDY_IN(0) | FB(Net_1999)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
  12 |   2 |       |      NONE |     HI_Z_DIGITAL |            Pin_3_1(0) | FB(Net_1997)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
  15 |   3 |       |      NONE |     HI_Z_DIGITAL |            Pin_3_2(0) | FB(Net_1998)
     |   6 |       |   FALLING |      HI_Z_ANALOG |         \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |         \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.055ms
Digital Placement phase: Elapsed time ==> 2s.201ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Camera Trigger_r.vh2" --pcf-path "Camera Trigger.pco" --des-name "Camera Trigger" --dsf-path "Camera Trigger.dsf" --sdc-path "Camera Trigger.sdc" --lib-path "Camera Trigger_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.777ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Camera Trigger_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_2(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger_timing.html)
Warning: sta.M0021: Camera Trigger_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_5(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger_timing.html)
Warning: sta.M0021: Camera Trigger_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_3(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\AdoptedOptics\Documents\GIT\M25_Acqusition_Engine\M25 Test Trigger\Camera Trigger.cydsn\Camera Trigger_timing.html)
Timing report is in Camera Trigger_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.298ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.298ms
API generation phase: Elapsed time ==> 2s.021ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.000ms
