

================================================================
== Vivado HLS Report for 'stencil2d'
================================================================
* Date:           Mon Dec  1 10:03:41 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_Stencil_Final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.664 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2778798842|  2780895994| 27.788 sec | 27.809 sec |  2778798842|  2780895994|   none  |
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------------+------------+------------+-----------+-----------+------+----------+
        |                 |     Latency (cycles)    |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |     min    |     max    |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+------------+------------+------------+-----------+-----------+------+----------+
        |- Loop 1         |      131584|     2228736| 514 ~ 8706 |          -|          -|   256|    no    |
        | + Loop 1.1      |         512|        8704|   2 ~ 34   |          -|          -|   256|    no    |
        |- Loop 2         |  2778667170|  2778667170|     2259079|          -|          -|  1230|    no    |
        | + Loop 2.1      |     2129536|     2129536|        8384|          -|          -|   254|    no    |
        |  ++ Loop 2.1.1  |        8382|        8382|          33|          -|          -|   254|    no    |
        | + Loop 2.2      |      129540|      129540|         510|          -|          -|   254|    no    |
        |  ++ Loop 2.2.1  |         508|         508|           2|          -|          -|   254|    no    |
        +-----------------+------------+------------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 160
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 85 51 
51 --> 52 84 50 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 51 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 158 
125 --> 126 124 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 125 
158 --> 159 123 
159 --> 160 158 
160 --> 159 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.79>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%diffusivity_read = call double @_ssdm_op_Read.ap_auto.double(double %diffusivity) nounwind"   --->   Operation 161 'read' 'diffusivity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%dx_read = call double @_ssdm_op_Read.ap_auto.double(double %dx) nounwind"   --->   Operation 162 'read' 'dx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%dt_read = call double @_ssdm_op_Read.ap_auto.double(double %dt) nounwind"   --->   Operation 163 'read' 'dt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%surface_store = alloca [64516 x double], align 8" [../../../../Downloads/stencil_try1.cpp:28]   --->   Operation 164 'alloca' 'surface_store' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_1 : Operation 165 [6/6] (7.79ns)   --->   "%tmp = fmul double %diffusivity_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 165 'dmul' 'tmp' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [6/6] (7.79ns)   --->   "%tmp_1 = fmul double %dx_read, %dx_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 166 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.79>
ST_2 : Operation 167 [5/6] (7.79ns)   --->   "%tmp = fmul double %diffusivity_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 167 'dmul' 'tmp' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [5/6] (7.79ns)   --->   "%tmp_1 = fmul double %dx_read, %dx_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 168 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.79>
ST_3 : Operation 169 [4/6] (7.79ns)   --->   "%tmp = fmul double %diffusivity_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 169 'dmul' 'tmp' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [4/6] (7.79ns)   --->   "%tmp_1 = fmul double %dx_read, %dx_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 170 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.79>
ST_4 : Operation 171 [3/6] (7.79ns)   --->   "%tmp = fmul double %diffusivity_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 171 'dmul' 'tmp' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [3/6] (7.79ns)   --->   "%tmp_1 = fmul double %dx_read, %dx_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 172 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.79>
ST_5 : Operation 173 [2/6] (7.79ns)   --->   "%tmp = fmul double %diffusivity_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 173 'dmul' 'tmp' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [2/6] (7.79ns)   --->   "%tmp_1 = fmul double %dx_read, %dx_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 174 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.79>
ST_6 : Operation 175 [1/6] (7.79ns)   --->   "%tmp = fmul double %diffusivity_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 175 'dmul' 'tmp' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/6] (7.79ns)   --->   "%tmp_1 = fmul double %dx_read, %dx_read" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 176 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.66>
ST_7 : Operation 177 [31/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 177 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.66>
ST_8 : Operation 178 [30/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 178 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.66>
ST_9 : Operation 179 [29/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 179 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.66>
ST_10 : Operation 180 [28/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 180 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.66>
ST_11 : Operation 181 [27/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 181 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.66>
ST_12 : Operation 182 [26/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 182 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.66>
ST_13 : Operation 183 [25/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 183 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.66>
ST_14 : Operation 184 [24/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 184 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.66>
ST_15 : Operation 185 [23/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 185 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.66>
ST_16 : Operation 186 [22/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 186 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.66>
ST_17 : Operation 187 [21/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 187 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.66>
ST_18 : Operation 188 [20/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 188 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.66>
ST_19 : Operation 189 [19/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 189 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.66>
ST_20 : Operation 190 [18/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 190 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.66>
ST_21 : Operation 191 [17/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 191 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.66>
ST_22 : Operation 192 [16/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 192 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.66>
ST_23 : Operation 193 [15/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 193 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.66>
ST_24 : Operation 194 [14/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 194 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.66>
ST_25 : Operation 195 [13/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 195 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.66>
ST_26 : Operation 196 [12/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 196 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.66>
ST_27 : Operation 197 [11/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 197 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.66>
ST_28 : Operation 198 [10/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 198 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.66>
ST_29 : Operation 199 [9/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 199 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.66>
ST_30 : Operation 200 [8/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 200 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.66>
ST_31 : Operation 201 [7/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 201 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.66>
ST_32 : Operation 202 [6/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 202 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.66>
ST_33 : Operation 203 [5/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 203 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.66>
ST_34 : Operation 204 [4/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 204 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.66>
ST_35 : Operation 205 [3/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 205 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.66>
ST_36 : Operation 206 [2/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 206 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.66>
ST_37 : Operation 207 [1/31] (8.66ns)   --->   "%r = fdiv double %tmp, %tmp_1" [../../../../Downloads/stencil_try1.cpp:12]   --->   Operation 207 'ddiv' 'r' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.79>
ST_38 : Operation 208 [6/6] (7.79ns)   --->   "%tmp_2 = fmul double %r, 4.000000e+00" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 208 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.79>
ST_39 : Operation 209 [5/6] (7.79ns)   --->   "%tmp_2 = fmul double %r, 4.000000e+00" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 209 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.79>
ST_40 : Operation 210 [4/6] (7.79ns)   --->   "%tmp_2 = fmul double %r, 4.000000e+00" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 210 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.79>
ST_41 : Operation 211 [3/6] (7.79ns)   --->   "%tmp_2 = fmul double %r, 4.000000e+00" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 211 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.79>
ST_42 : Operation 212 [2/6] (7.79ns)   --->   "%tmp_2 = fmul double %r, 4.000000e+00" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 212 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.79>
ST_43 : Operation 213 [1/6] (7.79ns)   --->   "%tmp_2 = fmul double %r, 4.000000e+00" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 213 'dmul' 'tmp_2' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.39>
ST_44 : Operation 214 [6/6] (8.39ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %tmp_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 214 'dsub' 'tmp_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.39>
ST_45 : Operation 215 [5/6] (8.39ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %tmp_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 215 'dsub' 'tmp_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.39>
ST_46 : Operation 216 [4/6] (8.39ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %tmp_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 216 'dsub' 'tmp_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.39>
ST_47 : Operation 217 [3/6] (8.39ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %tmp_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 217 'dsub' 'tmp_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.39>
ST_48 : Operation 218 [2/6] (8.39ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %tmp_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 218 'dsub' 'tmp_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.39>
ST_49 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([65536 x double]* %surface) nounwind, !map !7"   --->   Operation 219 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([65536 x double]* %output_surface) nounwind, !map !13"   --->   Operation 220 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %target_time_s) nounwind, !map !17"   --->   Operation 221 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %dt) nounwind, !map !23"   --->   Operation 222 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %dx) nounwind, !map !27"   --->   Operation 223 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %diffusivity) nounwind, !map !31"   --->   Operation 224 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @stencil2d_str) nounwind"   --->   Operation 225 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 226 [1/1] (0.00ns)   --->   "%target_time_s_read = call double @_ssdm_op_Read.ap_auto.double(double %target_time_s) nounwind"   --->   Operation 226 'read' 'target_time_s_read' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 227 [1/6] (8.39ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %tmp_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 227 'dsub' 'tmp_3' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 228 [1/1] (1.66ns)   --->   "br label %.loopexit9" [../../../../Downloads/stencil_try1.cpp:15]   --->   Operation 228 'br' <Predicate = true> <Delay = 1.66>

State 50 <SV = 49> <Delay = 8.39>
ST_50 : Operation 229 [1/1] (0.00ns)   --->   "%y_0 = phi i9 [ 0, %0 ], [ %y, %.loopexit9.loopexit ]"   --->   Operation 229 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 230 [1/1] (1.58ns)   --->   "%icmp_ln15 = icmp eq i9 %y_0, -256" [../../../../Downloads/stencil_try1.cpp:15]   --->   Operation 230 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 231 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 232 [1/1] (2.11ns)   --->   "%y = add i9 %y_0, 1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 232 'add' 'y' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %5, label %.preheader8.preheader" [../../../../Downloads/stencil_try1.cpp:15]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_18 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %y_0, i8 0)" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 234 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_50 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i17 %tmp_18 to i18" [../../../../Downloads/stencil_try1.cpp:15]   --->   Operation 235 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_50 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_19 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %y, i8 0)" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 236 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_50 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i17 %tmp_19 to i18" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 237 'zext' 'zext_ln21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_50 : Operation 238 [1/1] (2.11ns)   --->   "%add_ln21 = add i9 %y_0, -1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 238 'add' 'add_ln21' <Predicate = (!icmp_ln15)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_20 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %add_ln21, i8 0)" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 239 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_50 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i17 %tmp_20 to i18" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 240 'sext' 'sext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_50 : Operation 241 [1/1] (1.66ns)   --->   "br label %.preheader8" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 241 'br' <Predicate = (!icmp_ln15)> <Delay = 1.66>
ST_50 : Operation 242 [6/6] (8.39ns)   --->   "%tmp_4 = fsub double %target_time_s_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 242 'dsub' 'tmp_4' <Predicate = (icmp_ln15)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.43>
ST_51 : Operation 243 [1/1] (0.00ns)   --->   "%x_0 = phi i9 [ %x, %4 ], [ 0, %.preheader8.preheader ]"   --->   Operation 243 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 244 [1/1] (1.58ns)   --->   "%icmp_ln16 = icmp eq i9 %x_0, -256" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 244 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 245 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 246 [1/1] (2.11ns)   --->   "%x = add i9 %x_0, 1" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 246 'add' 'x' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.loopexit9.loopexit, label %1" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i9 %x_0 to i18" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 248 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 249 [1/1] (2.18ns)   --->   "%add_ln21_3 = add i18 %zext_ln21, %zext_ln21_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 249 'add' 'add_ln21_3' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i18 %add_ln21_3 to i64" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 250 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 251 [1/1] (0.00ns)   --->   "%surface_addr = getelementptr [65536 x double]* %surface, i64 0, i64 %zext_ln21_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 251 'getelementptr' 'surface_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 252 [1/1] (2.18ns)   --->   "%add_ln21_4 = add i18 %sext_ln16, %zext_ln21_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 252 'add' 'add_ln21_4' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i18 %add_ln21_4 to i64" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 253 'sext' 'sext_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 254 [1/1] (0.00ns)   --->   "%surface_addr_1 = getelementptr [65536 x double]* %surface, i64 0, i64 %sext_ln21" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 254 'getelementptr' 'surface_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 255 [1/1] (2.18ns)   --->   "%add_ln21_5 = add i18 %zext_ln15, %zext_ln21_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 255 'add' 'add_ln21_5' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i18 %add_ln21_5 to i64" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 256 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 257 [1/1] (0.00ns)   --->   "%surface_addr_4 = getelementptr [65536 x double]* %surface, i64 0, i64 %zext_ln21_3" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 257 'getelementptr' 'surface_addr_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 258 [1/1] (0.00ns)   --->   "%output_surface_addr = getelementptr [65536 x double]* %output_surface, i64 0, i64 %zext_ln21_3" [../../../../Downloads/stencil_try1.cpp:18]   --->   Operation 258 'getelementptr' 'output_surface_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 259 [1/1] (1.58ns)   --->   "%empty = icmp eq i9 %y_0, 255" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 259 'icmp' 'empty' <Predicate = (!icmp_ln16)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 260 [1/1] (1.58ns)   --->   "%empty_7 = icmp eq i9 %y_0, 0" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 260 'icmp' 'empty_7' <Predicate = (!icmp_ln16)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 261 [1/1] (0.97ns)   --->   "%empty_8 = or i1 %empty_7, %empty" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 261 'or' 'empty_8' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %empty_8, label %2, label %switch.early.test" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 262 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_51 : Operation 263 [1/1] (1.58ns)   --->   "%empty_9 = icmp eq i9 %x_0, 255" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 263 'icmp' 'empty_9' <Predicate = (!icmp_ln16 & !empty_8)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 264 [1/1] (1.58ns)   --->   "%empty_10 = icmp eq i9 %x_0, 0" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 264 'icmp' 'empty_10' <Predicate = (!icmp_ln16 & !empty_8)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 265 [1/1] (0.97ns)   --->   "%empty_11 = or i1 %empty_10, %empty_9" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 265 'or' 'empty_11' <Predicate = (!icmp_ln16 & !empty_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %empty_11, label %2, label %3" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 266 'br' <Predicate = (!icmp_ln16 & !empty_8)> <Delay = 0.00>
ST_51 : Operation 267 [2/2] (3.25ns)   --->   "%surface_load = load double* %surface_addr, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 267 'load' 'surface_load' <Predicate = (!icmp_ln16 & !empty_8 & !empty_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_51 : Operation 268 [2/2] (3.25ns)   --->   "%surface_load_1 = load double* %surface_addr_1, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 268 'load' 'surface_load_1' <Predicate = (!icmp_ln16 & !empty_8 & !empty_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_51 : Operation 269 [1/1] (1.66ns)   --->   "br label %4" [../../../../Downloads/stencil_try1.cpp:19]   --->   Operation 269 'br' <Predicate = (!icmp_ln16 & empty_11) | (!icmp_ln16 & empty_8)> <Delay = 1.66>
ST_51 : Operation 270 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 270 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 3.25>
ST_52 : Operation 271 [1/2] (3.25ns)   --->   "%surface_load = load double* %surface_addr, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 271 'load' 'surface_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_52 : Operation 272 [1/2] (3.25ns)   --->   "%surface_load_1 = load double* %surface_addr_1, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 272 'load' 'surface_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 53 <SV = 52> <Delay = 8.39>
ST_53 : Operation 273 [6/6] (8.39ns)   --->   "%tmp_6 = fadd double %surface_load, %surface_load_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 273 'dadd' 'tmp_6' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.39>
ST_54 : Operation 274 [5/6] (8.39ns)   --->   "%tmp_6 = fadd double %surface_load, %surface_load_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 274 'dadd' 'tmp_6' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.39>
ST_55 : Operation 275 [4/6] (8.39ns)   --->   "%tmp_6 = fadd double %surface_load, %surface_load_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 275 'dadd' 'tmp_6' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.39>
ST_56 : Operation 276 [3/6] (8.39ns)   --->   "%tmp_6 = fadd double %surface_load, %surface_load_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 276 'dadd' 'tmp_6' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.39>
ST_57 : Operation 277 [2/6] (8.39ns)   --->   "%tmp_6 = fadd double %surface_load, %surface_load_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 277 'dadd' 'tmp_6' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i9 %x to i18" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 278 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 279 [1/1] (2.18ns)   --->   "%add_ln21_6 = add i18 %zext_ln15, %zext_ln21_4" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 279 'add' 'add_ln21_6' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i18 %add_ln21_6 to i64" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 280 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 281 [1/1] (0.00ns)   --->   "%surface_addr_2 = getelementptr [65536 x double]* %surface, i64 0, i64 %zext_ln21_5" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 281 'getelementptr' 'surface_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 282 [2/2] (3.25ns)   --->   "%surface_load_2 = load double* %surface_addr_2, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 282 'load' 'surface_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_57 : Operation 283 [1/1] (2.11ns)   --->   "%add_ln21_2 = add i9 %x_0, -1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 283 'add' 'add_ln21_2' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i9 %add_ln21_2 to i18" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 284 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 285 [1/1] (2.18ns)   --->   "%add_ln21_7 = add i18 %zext_ln15, %zext_ln21_6" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 285 'add' 'add_ln21_7' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.39>
ST_58 : Operation 286 [1/6] (8.39ns)   --->   "%tmp_6 = fadd double %surface_load, %surface_load_1" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 286 'dadd' 'tmp_6' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 287 [1/2] (3.25ns)   --->   "%surface_load_2 = load double* %surface_addr_2, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 287 'load' 'surface_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 59 <SV = 58> <Delay = 8.39>
ST_59 : Operation 288 [6/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_6, %surface_load_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 288 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.39>
ST_60 : Operation 289 [5/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_6, %surface_load_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 289 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.39>
ST_61 : Operation 290 [4/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_6, %surface_load_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 290 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.39>
ST_62 : Operation 291 [3/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_6, %surface_load_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 291 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.39>
ST_63 : Operation 292 [2/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_6, %surface_load_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 292 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i18 %add_ln21_7 to i64" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 293 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 294 [1/1] (0.00ns)   --->   "%surface_addr_3 = getelementptr [65536 x double]* %surface, i64 0, i64 %zext_ln21_7" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 294 'getelementptr' 'surface_addr_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 295 [2/2] (3.25ns)   --->   "%surface_load_3 = load double* %surface_addr_3, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 295 'load' 'surface_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 64 <SV = 63> <Delay = 8.39>
ST_64 : Operation 296 [1/6] (8.39ns)   --->   "%tmp_7 = fadd double %tmp_6, %surface_load_2" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 296 'dadd' 'tmp_7' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 297 [1/2] (3.25ns)   --->   "%surface_load_3 = load double* %surface_addr_3, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 297 'load' 'surface_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 65 <SV = 64> <Delay = 8.39>
ST_65 : Operation 298 [6/6] (8.39ns)   --->   "%tmp_8 = fadd double %tmp_7, %surface_load_3" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 298 'dadd' 'tmp_8' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 8.39>
ST_66 : Operation 299 [5/6] (8.39ns)   --->   "%tmp_8 = fadd double %tmp_7, %surface_load_3" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 299 'dadd' 'tmp_8' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.39>
ST_67 : Operation 300 [4/6] (8.39ns)   --->   "%tmp_8 = fadd double %tmp_7, %surface_load_3" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 300 'dadd' 'tmp_8' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.39>
ST_68 : Operation 301 [3/6] (8.39ns)   --->   "%tmp_8 = fadd double %tmp_7, %surface_load_3" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 301 'dadd' 'tmp_8' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.39>
ST_69 : Operation 302 [2/6] (8.39ns)   --->   "%tmp_8 = fadd double %tmp_7, %surface_load_3" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 302 'dadd' 'tmp_8' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 303 [2/2] (3.25ns)   --->   "%surface_load_4 = load double* %surface_addr_4, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 303 'load' 'surface_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 70 <SV = 69> <Delay = 8.39>
ST_70 : Operation 304 [1/6] (8.39ns)   --->   "%tmp_8 = fadd double %tmp_7, %surface_load_3" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 304 'dadd' 'tmp_8' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 305 [1/2] (3.25ns)   --->   "%surface_load_4 = load double* %surface_addr_4, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 305 'load' 'surface_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 71 <SV = 70> <Delay = 7.79>
ST_71 : Operation 306 [6/6] (7.79ns)   --->   "%tmp_9 = fmul double %r, %tmp_8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 306 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 307 [6/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp_3, %surface_load_4" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 307 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.79>
ST_72 : Operation 308 [5/6] (7.79ns)   --->   "%tmp_9 = fmul double %r, %tmp_8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 308 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 309 [5/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp_3, %surface_load_4" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 309 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.79>
ST_73 : Operation 310 [4/6] (7.79ns)   --->   "%tmp_9 = fmul double %r, %tmp_8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 310 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 311 [4/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp_3, %surface_load_4" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 311 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.79>
ST_74 : Operation 312 [3/6] (7.79ns)   --->   "%tmp_9 = fmul double %r, %tmp_8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 312 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 313 [3/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp_3, %surface_load_4" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 313 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.79>
ST_75 : Operation 314 [2/6] (7.79ns)   --->   "%tmp_9 = fmul double %r, %tmp_8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 314 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 315 [2/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp_3, %surface_load_4" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 315 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.79>
ST_76 : Operation 316 [1/6] (7.79ns)   --->   "%tmp_9 = fmul double %r, %tmp_8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 316 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 317 [1/6] (7.79ns)   --->   "%tmp_s = fmul double %tmp_3, %surface_load_4" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 317 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.39>
ST_77 : Operation 318 [6/6] (8.39ns)   --->   "%tmp_10 = fadd double %tmp_9, %tmp_s" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 318 'dadd' 'tmp_10' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 8.39>
ST_78 : Operation 319 [5/6] (8.39ns)   --->   "%tmp_10 = fadd double %tmp_9, %tmp_s" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 319 'dadd' 'tmp_10' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 8.39>
ST_79 : Operation 320 [4/6] (8.39ns)   --->   "%tmp_10 = fadd double %tmp_9, %tmp_s" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 320 'dadd' 'tmp_10' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 8.39>
ST_80 : Operation 321 [3/6] (8.39ns)   --->   "%tmp_10 = fadd double %tmp_9, %tmp_s" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 321 'dadd' 'tmp_10' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 8.39>
ST_81 : Operation 322 [2/6] (8.39ns)   --->   "%tmp_10 = fadd double %tmp_9, %tmp_s" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 322 'dadd' 'tmp_10' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.39>
ST_82 : Operation 323 [1/6] (8.39ns)   --->   "%tmp_10 = fadd double %tmp_9, %tmp_s" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 323 'dadd' 'tmp_10' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.66>
ST_83 : Operation 324 [1/1] (1.66ns)   --->   "br label %4"   --->   Operation 324 'br' <Predicate = true> <Delay = 1.66>

State 84 <SV = 83> <Delay = 3.25>
ST_84 : Operation 325 [1/1] (0.00ns)   --->   "%storemerge = phi double [ 0.000000e+00, %2 ], [ %tmp_10, %3 ]" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 325 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 326 [1/1] (3.25ns)   --->   "store double %storemerge, double* %output_surface_addr, align 8" [../../../../Downloads/stencil_try1.cpp:21]   --->   Operation 326 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_84 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader8" [../../../../Downloads/stencil_try1.cpp:16]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>

State 85 <SV = 50> <Delay = 8.39>
ST_85 : Operation 328 [5/6] (8.39ns)   --->   "%tmp_4 = fsub double %target_time_s_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 328 'dsub' 'tmp_4' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 51> <Delay = 8.39>
ST_86 : Operation 329 [4/6] (8.39ns)   --->   "%tmp_4 = fsub double %target_time_s_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 329 'dsub' 'tmp_4' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 52> <Delay = 8.39>
ST_87 : Operation 330 [3/6] (8.39ns)   --->   "%tmp_4 = fsub double %target_time_s_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 330 'dsub' 'tmp_4' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 53> <Delay = 8.39>
ST_88 : Operation 331 [2/6] (8.39ns)   --->   "%tmp_4 = fsub double %target_time_s_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 331 'dsub' 'tmp_4' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 54> <Delay = 8.39>
ST_89 : Operation 332 [1/6] (8.39ns)   --->   "%tmp_4 = fsub double %target_time_s_read, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 332 'dsub' 'tmp_4' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 55> <Delay = 8.66>
ST_90 : Operation 333 [31/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 333 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 56> <Delay = 8.66>
ST_91 : Operation 334 [30/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 334 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 57> <Delay = 8.66>
ST_92 : Operation 335 [29/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 335 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 58> <Delay = 8.66>
ST_93 : Operation 336 [28/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 336 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 59> <Delay = 8.66>
ST_94 : Operation 337 [27/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 337 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 60> <Delay = 8.66>
ST_95 : Operation 338 [26/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 338 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 61> <Delay = 8.66>
ST_96 : Operation 339 [25/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 339 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 62> <Delay = 8.66>
ST_97 : Operation 340 [24/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 340 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 63> <Delay = 8.66>
ST_98 : Operation 341 [23/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 341 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 64> <Delay = 8.66>
ST_99 : Operation 342 [22/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 342 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 65> <Delay = 8.66>
ST_100 : Operation 343 [21/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 343 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 66> <Delay = 8.66>
ST_101 : Operation 344 [20/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 344 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 67> <Delay = 8.66>
ST_102 : Operation 345 [19/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 345 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 68> <Delay = 8.66>
ST_103 : Operation 346 [18/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 346 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 69> <Delay = 8.66>
ST_104 : Operation 347 [17/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 347 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 70> <Delay = 8.66>
ST_105 : Operation 348 [16/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 348 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 71> <Delay = 8.66>
ST_106 : Operation 349 [15/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 349 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 72> <Delay = 8.66>
ST_107 : Operation 350 [14/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 350 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 73> <Delay = 8.66>
ST_108 : Operation 351 [13/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 351 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 74> <Delay = 8.66>
ST_109 : Operation 352 [12/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 352 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 75> <Delay = 8.66>
ST_110 : Operation 353 [11/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 353 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 76> <Delay = 8.66>
ST_111 : Operation 354 [10/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 354 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 77> <Delay = 8.66>
ST_112 : Operation 355 [9/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 355 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 78> <Delay = 8.66>
ST_113 : Operation 356 [8/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 356 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 79> <Delay = 8.66>
ST_114 : Operation 357 [7/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 357 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 80> <Delay = 8.66>
ST_115 : Operation 358 [6/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 358 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 81> <Delay = 8.66>
ST_116 : Operation 359 [5/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 359 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 82> <Delay = 8.66>
ST_117 : Operation 360 [4/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 360 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 83> <Delay = 8.66>
ST_118 : Operation 361 [3/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 361 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 84> <Delay = 8.66>
ST_119 : Operation 362 [2/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 362 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 85> <Delay = 8.66>
ST_120 : Operation 363 [1/31] (8.66ns)   --->   "%x_assign = fdiv double %tmp_4, %dt_read" [../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 363 'ddiv' 'x_assign' <Predicate = true> <Delay = 8.66> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 86> <Delay = 7.09>
ST_121 : Operation 364 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 364 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:476->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 365 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 366 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 367 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 368 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_1, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 368 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 369 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 370 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 371 [1/1] (2.12ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 371 'add' 'add_ln502' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 372 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 372 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 373 [1/1] (2.12ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 373 'sub' 'sub_ln1311' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 374 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 375 [1/1] (0.68ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 375 'select' 'ush' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 376 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 377 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 378 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 379 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 380 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 381 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_33 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 382 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 383 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 384 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_17" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 384 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 122 <SV = 87> <Delay = 3.49>
ST_122 : Operation 385 [1/1] (2.70ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 385 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 386 [1/1] (0.79ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26]   --->   Operation 386 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 387 [1/1] (1.66ns)   --->   "br label %6" [../../../../Downloads/stencil_try1.cpp:31]   --->   Operation 387 'br' <Predicate = true> <Delay = 1.66>

State 123 <SV = 88> <Delay = 2.66>
ST_123 : Operation 388 [1/1] (0.00ns)   --->   "%step_num_0 = phi i31 [ 0, %5 ], [ %step_num, %hls_label_0_end ]"   --->   Operation 388 'phi' 'step_num_0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i31 %step_num_0 to i32" [../../../../Downloads/stencil_try1.cpp:31]   --->   Operation 389 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 390 [1/1] (2.43ns)   --->   "%icmp_ln31 = icmp slt i32 %zext_ln31, %p_Val2_6" [../../../../Downloads/stencil_try1.cpp:31]   --->   Operation 390 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 391 [1/1] (2.66ns)   --->   "%step_num = add i31 %step_num_0, 1" [../../../../Downloads/stencil_try1.cpp:31]   --->   Operation 391 'add' 'step_num' <Predicate = true> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 392 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %hls_label_0_begin, label %10" [../../../../Downloads/stencil_try1.cpp:31]   --->   Operation 392 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [../../../../Downloads/stencil_try1.cpp:32]   --->   Operation 393 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_123 : Operation 394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1230, i32 1230, i32 1230, [1 x i8]* @p_str1) nounwind" [../../../../Downloads/stencil_try1.cpp:35]   --->   Operation 394 'speclooptripcount' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_123 : Operation 395 [1/1] (1.66ns)   --->   "br label %.loopexit" [../../../../Downloads/stencil_try1.cpp:38]   --->   Operation 395 'br' <Predicate = (icmp_ln31)> <Delay = 1.66>
ST_123 : Operation 396 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/stencil_try1.cpp:53]   --->   Operation 396 'ret' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 124 <SV = 89> <Delay = 4.26>
ST_124 : Operation 397 [1/1] (0.00ns)   --->   "%y1_0 = phi i8 [ 1, %hls_label_0_begin ], [ %y_1, %.loopexit.loopexit ]"   --->   Operation 397 'phi' 'y1_0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 398 [1/1] (1.47ns)   --->   "%icmp_ln38 = icmp eq i8 %y1_0, -1" [../../../../Downloads/stencil_try1.cpp:38]   --->   Operation 398 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254)"   --->   Operation 399 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 400 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader6.preheader, label %.preheader7.preheader" [../../../../Downloads/stencil_try1.cpp:38]   --->   Operation 400 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 401 [1/1] (2.11ns)   --->   "%y_1 = add i8 %y1_0, 1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 401 'add' 'y_1' <Predicate = (!icmp_ln38)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 402 [1/1] (2.11ns)   --->   "%add_ln41 = add i8 %y1_0, -1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 402 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_21 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %add_ln41, i8 0)" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 403 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_124 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i16 %tmp_21 to i17" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 404 'zext' 'zext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_124 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln41, i1 false)" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 405 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_124 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i9 %tmp_22 to i17" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 406 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_124 : Operation 407 [1/1] (2.14ns)   --->   "%sub_ln41 = sub i17 %zext_ln41, %zext_ln41_1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 407 'sub' 'sub_ln41' <Predicate = (!icmp_ln38)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 408 [1/1] (1.66ns)   --->   "br label %.preheader7" [../../../../Downloads/stencil_try1.cpp:39]   --->   Operation 408 'br' <Predicate = (!icmp_ln38)> <Delay = 1.66>
ST_124 : Operation 409 [1/1] (1.66ns)   --->   "br label %.preheader6" [../../../../Downloads/stencil_try1.cpp:46]   --->   Operation 409 'br' <Predicate = (icmp_ln38)> <Delay = 1.66>

State 125 <SV = 90> <Delay = 3.25>
ST_125 : Operation 410 [1/1] (0.00ns)   --->   "%x2_0 = phi i8 [ %x_1, %7 ], [ 1, %.preheader7.preheader ]"   --->   Operation 410 'phi' 'x2_0' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 411 [1/1] (1.47ns)   --->   "%icmp_ln39 = icmp eq i8 %x2_0, -1" [../../../../Downloads/stencil_try1.cpp:39]   --->   Operation 411 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254)"   --->   Operation 412 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 413 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %7" [../../../../Downloads/stencil_try1.cpp:39]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %y_1, i8 %x2_0)" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 414 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_125 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i16 %tmp_25 to i64" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 415 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_125 : Operation 416 [1/1] (0.00ns)   --->   "%output_surface_addr_1 = getelementptr [65536 x double]* %output_surface, i64 0, i64 %zext_ln41_2" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 416 'getelementptr' 'output_surface_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_125 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_26 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %add_ln41, i8 %x2_0)" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 417 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_125 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i16 %tmp_26 to i64" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 418 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_125 : Operation 419 [1/1] (0.00ns)   --->   "%output_surface_addr_2 = getelementptr [65536 x double]* %output_surface, i64 0, i64 %zext_ln41_3" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 419 'getelementptr' 'output_surface_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_125 : Operation 420 [2/2] (3.25ns)   --->   "%output_surface_load = load double* %output_surface_addr_1, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 420 'load' 'output_surface_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_125 : Operation 421 [2/2] (3.25ns)   --->   "%output_surface_load_1 = load double* %output_surface_addr_2, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 421 'load' 'output_surface_load_1' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_125 : Operation 422 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 422 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 126 <SV = 91> <Delay = 3.25>
ST_126 : Operation 423 [1/2] (3.25ns)   --->   "%output_surface_load = load double* %output_surface_addr_1, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 423 'load' 'output_surface_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_126 : Operation 424 [1/2] (3.25ns)   --->   "%output_surface_load_1 = load double* %output_surface_addr_2, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 424 'load' 'output_surface_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 127 <SV = 92> <Delay = 8.39>
ST_127 : Operation 425 [6/6] (8.39ns)   --->   "%tmp_11 = fadd double %output_surface_load, %output_surface_load_1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 425 'dadd' 'tmp_11' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 93> <Delay = 8.39>
ST_128 : Operation 426 [5/6] (8.39ns)   --->   "%tmp_11 = fadd double %output_surface_load, %output_surface_load_1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 426 'dadd' 'tmp_11' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 94> <Delay = 8.39>
ST_129 : Operation 427 [4/6] (8.39ns)   --->   "%tmp_11 = fadd double %output_surface_load, %output_surface_load_1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 427 'dadd' 'tmp_11' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 95> <Delay = 8.39>
ST_130 : Operation 428 [3/6] (8.39ns)   --->   "%tmp_11 = fadd double %output_surface_load, %output_surface_load_1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 428 'dadd' 'tmp_11' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 96> <Delay = 8.39>
ST_131 : Operation 429 [2/6] (8.39ns)   --->   "%tmp_11 = fadd double %output_surface_load, %output_surface_load_1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 429 'dadd' 'tmp_11' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 430 [1/1] (2.11ns)   --->   "%x_1 = add i8 %x2_0, 1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 430 'add' 'x_1' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_28 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %y1_0, i8 %x_1)" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 431 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i16 %tmp_28 to i64" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 432 'zext' 'zext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 433 [1/1] (0.00ns)   --->   "%output_surface_addr_4 = getelementptr [65536 x double]* %output_surface, i64 0, i64 %zext_ln41_5" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 433 'getelementptr' 'output_surface_addr_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 434 [2/2] (3.25ns)   --->   "%output_surface_load_2 = load double* %output_surface_addr_4, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 434 'load' 'output_surface_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 132 <SV = 97> <Delay = 8.39>
ST_132 : Operation 435 [1/6] (8.39ns)   --->   "%tmp_11 = fadd double %output_surface_load, %output_surface_load_1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 435 'dadd' 'tmp_11' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 436 [1/2] (3.25ns)   --->   "%output_surface_load_2 = load double* %output_surface_addr_4, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 436 'load' 'output_surface_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 133 <SV = 98> <Delay = 8.39>
ST_133 : Operation 437 [6/6] (8.39ns)   --->   "%tmp_12 = fadd double %tmp_11, %output_surface_load_2" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 437 'dadd' 'tmp_12' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 99> <Delay = 8.39>
ST_134 : Operation 438 [5/6] (8.39ns)   --->   "%tmp_12 = fadd double %tmp_11, %output_surface_load_2" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 438 'dadd' 'tmp_12' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 100> <Delay = 8.39>
ST_135 : Operation 439 [4/6] (8.39ns)   --->   "%tmp_12 = fadd double %tmp_11, %output_surface_load_2" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 439 'dadd' 'tmp_12' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 101> <Delay = 8.39>
ST_136 : Operation 440 [3/6] (8.39ns)   --->   "%tmp_12 = fadd double %tmp_11, %output_surface_load_2" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 440 'dadd' 'tmp_12' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 102> <Delay = 8.39>
ST_137 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %y1_0, i8 %x2_0)" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 441 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i16 %tmp_27 to i64" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 442 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 443 [1/1] (0.00ns)   --->   "%output_surface_addr_3 = getelementptr [65536 x double]* %output_surface, i64 0, i64 %zext_ln41_4" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 443 'getelementptr' 'output_surface_addr_3' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 444 [2/6] (8.39ns)   --->   "%tmp_12 = fadd double %tmp_11, %output_surface_load_2" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 444 'dadd' 'tmp_12' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 445 [1/1] (2.11ns)   --->   "%add_ln41_2 = add i8 %x2_0, -1" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 445 'add' 'add_ln41_2' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i8 %add_ln41_2 to i17" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 446 'zext' 'zext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %y1_0, i8 %add_ln41_2)" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 447 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i16 %tmp_29 to i64" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 448 'zext' 'zext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 449 [1/1] (0.00ns)   --->   "%output_surface_addr_5 = getelementptr [65536 x double]* %output_surface, i64 0, i64 %zext_ln41_7" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 449 'getelementptr' 'output_surface_addr_5' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 450 [1/1] (2.18ns)   --->   "%add_ln41_4 = add i17 %sub_ln41, %zext_ln41_6" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 450 'add' 'add_ln41_4' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 451 [2/2] (3.25ns)   --->   "%output_surface_load_3 = load double* %output_surface_addr_5, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 451 'load' 'output_surface_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_137 : Operation 452 [2/2] (3.25ns)   --->   "%output_surface_load_4 = load double* %output_surface_addr_3, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 452 'load' 'output_surface_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 138 <SV = 103> <Delay = 8.39>
ST_138 : Operation 453 [1/6] (8.39ns)   --->   "%tmp_12 = fadd double %tmp_11, %output_surface_load_2" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 453 'dadd' 'tmp_12' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 454 [1/2] (3.25ns)   --->   "%output_surface_load_3 = load double* %output_surface_addr_5, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 454 'load' 'output_surface_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_138 : Operation 455 [1/2] (3.25ns)   --->   "%output_surface_load_4 = load double* %output_surface_addr_3, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 455 'load' 'output_surface_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>

State 139 <SV = 104> <Delay = 8.39>
ST_139 : Operation 456 [6/6] (8.39ns)   --->   "%tmp_13 = fadd double %tmp_12, %output_surface_load_3" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 456 'dadd' 'tmp_13' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 457 [6/6] (7.79ns)   --->   "%tmp_15 = fmul double %tmp_3, %output_surface_load_4" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 457 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 105> <Delay = 8.39>
ST_140 : Operation 458 [5/6] (8.39ns)   --->   "%tmp_13 = fadd double %tmp_12, %output_surface_load_3" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 458 'dadd' 'tmp_13' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 459 [5/6] (7.79ns)   --->   "%tmp_15 = fmul double %tmp_3, %output_surface_load_4" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 459 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 106> <Delay = 8.39>
ST_141 : Operation 460 [4/6] (8.39ns)   --->   "%tmp_13 = fadd double %tmp_12, %output_surface_load_3" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 460 'dadd' 'tmp_13' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 461 [4/6] (7.79ns)   --->   "%tmp_15 = fmul double %tmp_3, %output_surface_load_4" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 461 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 107> <Delay = 8.39>
ST_142 : Operation 462 [3/6] (8.39ns)   --->   "%tmp_13 = fadd double %tmp_12, %output_surface_load_3" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 462 'dadd' 'tmp_13' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 463 [3/6] (7.79ns)   --->   "%tmp_15 = fmul double %tmp_3, %output_surface_load_4" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 463 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 108> <Delay = 8.39>
ST_143 : Operation 464 [2/6] (8.39ns)   --->   "%tmp_13 = fadd double %tmp_12, %output_surface_load_3" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 464 'dadd' 'tmp_13' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 465 [2/6] (7.79ns)   --->   "%tmp_15 = fmul double %tmp_3, %output_surface_load_4" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 465 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 109> <Delay = 8.39>
ST_144 : Operation 466 [1/6] (8.39ns)   --->   "%tmp_13 = fadd double %tmp_12, %output_surface_load_3" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 466 'dadd' 'tmp_13' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 467 [1/6] (7.79ns)   --->   "%tmp_15 = fmul double %tmp_3, %output_surface_load_4" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 467 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 110> <Delay = 7.79>
ST_145 : Operation 468 [6/6] (7.79ns)   --->   "%tmp_14 = fmul double %r, %tmp_13" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 468 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 111> <Delay = 7.79>
ST_146 : Operation 469 [5/6] (7.79ns)   --->   "%tmp_14 = fmul double %r, %tmp_13" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 469 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 112> <Delay = 7.79>
ST_147 : Operation 470 [4/6] (7.79ns)   --->   "%tmp_14 = fmul double %r, %tmp_13" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 470 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 113> <Delay = 7.79>
ST_148 : Operation 471 [3/6] (7.79ns)   --->   "%tmp_14 = fmul double %r, %tmp_13" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 471 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 114> <Delay = 7.79>
ST_149 : Operation 472 [2/6] (7.79ns)   --->   "%tmp_14 = fmul double %r, %tmp_13" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 472 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 115> <Delay = 7.79>
ST_150 : Operation 473 [1/6] (7.79ns)   --->   "%tmp_14 = fmul double %r, %tmp_13" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 473 'dmul' 'tmp_14' <Predicate = true> <Delay = 7.79> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 116> <Delay = 8.39>
ST_151 : Operation 474 [6/6] (8.39ns)   --->   "%tmp_16 = fadd double %tmp_14, %tmp_15" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 474 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 117> <Delay = 8.39>
ST_152 : Operation 475 [5/6] (8.39ns)   --->   "%tmp_16 = fadd double %tmp_14, %tmp_15" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 475 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 118> <Delay = 8.39>
ST_153 : Operation 476 [4/6] (8.39ns)   --->   "%tmp_16 = fadd double %tmp_14, %tmp_15" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 476 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 119> <Delay = 8.39>
ST_154 : Operation 477 [3/6] (8.39ns)   --->   "%tmp_16 = fadd double %tmp_14, %tmp_15" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 477 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 120> <Delay = 8.39>
ST_155 : Operation 478 [2/6] (8.39ns)   --->   "%tmp_16 = fadd double %tmp_14, %tmp_15" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 478 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 121> <Delay = 8.39>
ST_156 : Operation 479 [1/6] (8.39ns)   --->   "%tmp_16 = fadd double %tmp_14, %tmp_15" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 479 'dadd' 'tmp_16' <Predicate = true> <Delay = 8.39> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 122> <Delay = 3.25>
ST_157 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i17 %add_ln41_4 to i64" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 480 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 481 [1/1] (0.00ns)   --->   "%surface_store_addr = getelementptr [64516 x double]* %surface_store, i64 0, i64 %sext_ln41" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 481 'getelementptr' 'surface_store_addr' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 482 [1/1] (3.25ns)   --->   "store double %tmp_16, double* %surface_store_addr, align 8" [../../../../Downloads/stencil_try1.cpp:41]   --->   Operation 482 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_157 : Operation 483 [1/1] (0.00ns)   --->   "br label %.preheader7" [../../../../Downloads/stencil_try1.cpp:39]   --->   Operation 483 'br' <Predicate = true> <Delay = 0.00>

State 158 <SV = 90> <Delay = 4.26>
ST_158 : Operation 484 [1/1] (0.00ns)   --->   "%y3_0 = phi i8 [ %y_2, %9 ], [ 1, %.preheader6.preheader ]"   --->   Operation 484 'phi' 'y3_0' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 485 [1/1] (1.47ns)   --->   "%icmp_ln46 = icmp eq i8 %y3_0, -1" [../../../../Downloads/stencil_try1.cpp:46]   --->   Operation 485 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254)"   --->   Operation 486 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 487 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %hls_label_0_end, label %.preheader.preheader" [../../../../Downloads/stencil_try1.cpp:46]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 488 [1/1] (2.11ns)   --->   "%add_ln49 = add i8 %y3_0, -1" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 488 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_23 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %add_ln49, i8 0)" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 489 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_158 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i16 %tmp_23 to i17" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 490 'zext' 'zext_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_158 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln49, i1 false)" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 491 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_158 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i9 %tmp_24 to i17" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 492 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_158 : Operation 493 [1/1] (2.14ns)   --->   "%sub_ln49 = sub i17 %zext_ln49, %zext_ln49_1" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 493 'sub' 'sub_ln49' <Predicate = (!icmp_ln46)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 494 [1/1] (1.66ns)   --->   "br label %.preheader" [../../../../Downloads/stencil_try1.cpp:47]   --->   Operation 494 'br' <Predicate = (!icmp_ln46)> <Delay = 1.66>
ST_158 : Operation 495 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_5) nounwind" [../../../../Downloads/stencil_try1.cpp:52]   --->   Operation 495 'specregionend' 'empty_12' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_158 : Operation 496 [1/1] (0.00ns)   --->   "br label %6" [../../../../Downloads/stencil_try1.cpp:31]   --->   Operation 496 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 159 <SV = 91> <Delay = 7.55>
ST_159 : Operation 497 [1/1] (0.00ns)   --->   "%x4_0 = phi i8 [ %x_2, %8 ], [ 1, %.preheader.preheader ]"   --->   Operation 497 'phi' 'x4_0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 498 [1/1] (1.47ns)   --->   "%icmp_ln47 = icmp eq i8 %x4_0, -1" [../../../../Downloads/stencil_try1.cpp:47]   --->   Operation 498 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254)"   --->   Operation 499 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %9, label %8" [../../../../Downloads/stencil_try1.cpp:47]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 501 [1/1] (2.11ns)   --->   "%add_ln49_1 = add i8 %x4_0, -1" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 501 'add' 'add_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i8 %add_ln49_1 to i17" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 502 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_159 : Operation 503 [1/1] (2.18ns)   --->   "%add_ln49_2 = add i17 %sub_ln49, %zext_ln49_2" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 503 'add' 'add_ln49_2' <Predicate = (!icmp_ln47)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i17 %add_ln49_2 to i64" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 504 'sext' 'sext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_159 : Operation 505 [1/1] (0.00ns)   --->   "%surface_store_addr_1 = getelementptr [64516 x double]* %surface_store, i64 0, i64 %sext_ln49" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 505 'getelementptr' 'surface_store_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_159 : Operation 506 [2/2] (3.25ns)   --->   "%surface_store_load = load double* %surface_store_addr_1, align 8" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 506 'load' 'surface_store_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_159 : Operation 507 [1/1] (2.11ns)   --->   "%y_2 = add i8 %y3_0, 1" [../../../../Downloads/stencil_try1.cpp:46]   --->   Operation 507 'add' 'y_2' <Predicate = (icmp_ln47)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 508 [1/1] (0.00ns)   --->   "br label %.preheader6" [../../../../Downloads/stencil_try1.cpp:46]   --->   Operation 508 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 160 <SV = 92> <Delay = 6.51>
ST_160 : Operation 509 [1/2] (3.25ns)   --->   "%surface_store_load = load double* %surface_store_addr_1, align 8" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 509 'load' 'surface_store_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_160 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_30 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %y3_0, i8 %x4_0)" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 510 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i16 %tmp_30 to i64" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 511 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 512 [1/1] (0.00ns)   --->   "%output_surface_addr_6 = getelementptr [65536 x double]* %output_surface, i64 0, i64 %zext_ln49_3" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 512 'getelementptr' 'output_surface_addr_6' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 513 [1/1] (3.25ns)   --->   "store double %surface_store_load, double* %output_surface_addr_6, align 8" [../../../../Downloads/stencil_try1.cpp:49]   --->   Operation 513 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 65536> <RAM>
ST_160 : Operation 514 [1/1] (2.11ns)   --->   "%x_2 = add i8 %x4_0, 1" [../../../../Downloads/stencil_try1.cpp:47]   --->   Operation 514 'add' 'x_2' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 515 [1/1] (0.00ns)   --->   "br label %.preheader" [../../../../Downloads/stencil_try1.cpp:47]   --->   Operation 515 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.79ns
The critical path consists of the following:
	wire read on port 'diffusivity' [14]  (0 ns)
	'dmul' operation ('tmp', ../../../../Downloads/stencil_try1.cpp:12) [19]  (7.79 ns)

 <State 2>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp', ../../../../Downloads/stencil_try1.cpp:12) [19]  (7.79 ns)

 <State 3>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp', ../../../../Downloads/stencil_try1.cpp:12) [19]  (7.79 ns)

 <State 4>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp', ../../../../Downloads/stencil_try1.cpp:12) [19]  (7.79 ns)

 <State 5>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp', ../../../../Downloads/stencil_try1.cpp:12) [19]  (7.79 ns)

 <State 6>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp', ../../../../Downloads/stencil_try1.cpp:12) [19]  (7.79 ns)

 <State 7>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 8>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 9>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 10>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 11>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 12>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 13>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 14>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 15>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 16>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 17>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 18>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 19>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 20>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 21>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 22>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 23>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 24>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 25>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 26>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 27>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 28>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 29>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 30>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 31>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 32>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 33>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 34>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 35>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 36>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 37>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('r', ../../../../Downloads/stencil_try1.cpp:12) [21]  (8.66 ns)

 <State 38>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', ../../../../Downloads/stencil_try1.cpp:21) [22]  (7.79 ns)

 <State 39>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', ../../../../Downloads/stencil_try1.cpp:21) [22]  (7.79 ns)

 <State 40>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', ../../../../Downloads/stencil_try1.cpp:21) [22]  (7.79 ns)

 <State 41>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', ../../../../Downloads/stencil_try1.cpp:21) [22]  (7.79 ns)

 <State 42>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', ../../../../Downloads/stencil_try1.cpp:21) [22]  (7.79 ns)

 <State 43>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', ../../../../Downloads/stencil_try1.cpp:21) [22]  (7.79 ns)

 <State 44>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', ../../../../Downloads/stencil_try1.cpp:21) [23]  (8.39 ns)

 <State 45>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', ../../../../Downloads/stencil_try1.cpp:21) [23]  (8.39 ns)

 <State 46>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', ../../../../Downloads/stencil_try1.cpp:21) [23]  (8.39 ns)

 <State 47>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', ../../../../Downloads/stencil_try1.cpp:21) [23]  (8.39 ns)

 <State 48>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', ../../../../Downloads/stencil_try1.cpp:21) [23]  (8.39 ns)

 <State 49>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', ../../../../Downloads/stencil_try1.cpp:21) [23]  (8.39 ns)

 <State 50>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_4', ../../../../Downloads/stencil_try1.cpp:26) [98]  (8.39 ns)

 <State 51>: 5.44ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../../../../Downloads/stencil_try1.cpp:16) [41]  (0 ns)
	'add' operation ('add_ln21_3', ../../../../Downloads/stencil_try1.cpp:21) [48]  (2.18 ns)
	'getelementptr' operation ('surface_addr', ../../../../Downloads/stencil_try1.cpp:21) [50]  (0 ns)
	'load' operation ('surface_load', ../../../../Downloads/stencil_try1.cpp:21) on array 'surface' [68]  (3.26 ns)

 <State 52>: 3.26ns
The critical path consists of the following:
	'load' operation ('surface_load', ../../../../Downloads/stencil_try1.cpp:21) on array 'surface' [68]  (3.26 ns)

 <State 53>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_6', ../../../../Downloads/stencil_try1.cpp:21) [70]  (8.39 ns)

 <State 54>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_6', ../../../../Downloads/stencil_try1.cpp:21) [70]  (8.39 ns)

 <State 55>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_6', ../../../../Downloads/stencil_try1.cpp:21) [70]  (8.39 ns)

 <State 56>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_6', ../../../../Downloads/stencil_try1.cpp:21) [70]  (8.39 ns)

 <State 57>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_6', ../../../../Downloads/stencil_try1.cpp:21) [70]  (8.39 ns)

 <State 58>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_6', ../../../../Downloads/stencil_try1.cpp:21) [70]  (8.39 ns)

 <State 59>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_7', ../../../../Downloads/stencil_try1.cpp:21) [76]  (8.39 ns)

 <State 60>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_7', ../../../../Downloads/stencil_try1.cpp:21) [76]  (8.39 ns)

 <State 61>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_7', ../../../../Downloads/stencil_try1.cpp:21) [76]  (8.39 ns)

 <State 62>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_7', ../../../../Downloads/stencil_try1.cpp:21) [76]  (8.39 ns)

 <State 63>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_7', ../../../../Downloads/stencil_try1.cpp:21) [76]  (8.39 ns)

 <State 64>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_7', ../../../../Downloads/stencil_try1.cpp:21) [76]  (8.39 ns)

 <State 65>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', ../../../../Downloads/stencil_try1.cpp:21) [83]  (8.39 ns)

 <State 66>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', ../../../../Downloads/stencil_try1.cpp:21) [83]  (8.39 ns)

 <State 67>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', ../../../../Downloads/stencil_try1.cpp:21) [83]  (8.39 ns)

 <State 68>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', ../../../../Downloads/stencil_try1.cpp:21) [83]  (8.39 ns)

 <State 69>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', ../../../../Downloads/stencil_try1.cpp:21) [83]  (8.39 ns)

 <State 70>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_8', ../../../../Downloads/stencil_try1.cpp:21) [83]  (8.39 ns)

 <State 71>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', ../../../../Downloads/stencil_try1.cpp:21) [84]  (7.79 ns)

 <State 72>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', ../../../../Downloads/stencil_try1.cpp:21) [84]  (7.79 ns)

 <State 73>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', ../../../../Downloads/stencil_try1.cpp:21) [84]  (7.79 ns)

 <State 74>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', ../../../../Downloads/stencil_try1.cpp:21) [84]  (7.79 ns)

 <State 75>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', ../../../../Downloads/stencil_try1.cpp:21) [84]  (7.79 ns)

 <State 76>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', ../../../../Downloads/stencil_try1.cpp:21) [84]  (7.79 ns)

 <State 77>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', ../../../../Downloads/stencil_try1.cpp:21) [87]  (8.39 ns)

 <State 78>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', ../../../../Downloads/stencil_try1.cpp:21) [87]  (8.39 ns)

 <State 79>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', ../../../../Downloads/stencil_try1.cpp:21) [87]  (8.39 ns)

 <State 80>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', ../../../../Downloads/stencil_try1.cpp:21) [87]  (8.39 ns)

 <State 81>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', ../../../../Downloads/stencil_try1.cpp:21) [87]  (8.39 ns)

 <State 82>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', ../../../../Downloads/stencil_try1.cpp:21) [87]  (8.39 ns)

 <State 83>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', ../../../../Downloads/stencil_try1.cpp:21) with incoming values : ('tmp_10', ../../../../Downloads/stencil_try1.cpp:21) [92]  (1.66 ns)

 <State 84>: 3.26ns
The critical path consists of the following:
	'phi' operation ('storemerge', ../../../../Downloads/stencil_try1.cpp:21) with incoming values : ('tmp_10', ../../../../Downloads/stencil_try1.cpp:21) [92]  (0 ns)
	'store' operation ('store_ln21', ../../../../Downloads/stencil_try1.cpp:21) of variable 'storemerge', ../../../../Downloads/stencil_try1.cpp:21 on array 'output_surface' [93]  (3.26 ns)

 <State 85>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_4', ../../../../Downloads/stencil_try1.cpp:26) [98]  (8.39 ns)

 <State 86>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_4', ../../../../Downloads/stencil_try1.cpp:26) [98]  (8.39 ns)

 <State 87>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_4', ../../../../Downloads/stencil_try1.cpp:26) [98]  (8.39 ns)

 <State 88>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_4', ../../../../Downloads/stencil_try1.cpp:26) [98]  (8.39 ns)

 <State 89>: 8.39ns
The critical path consists of the following:
	'dsub' operation ('tmp_4', ../../../../Downloads/stencil_try1.cpp:26) [98]  (8.39 ns)

 <State 90>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 91>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 92>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 93>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 94>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 95>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 96>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 97>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 98>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 99>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 100>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 101>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 102>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 103>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 104>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 105>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 106>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 107>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 108>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 109>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 110>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 111>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 112>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 113>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 114>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 115>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 116>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 117>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 118>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 119>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 120>: 8.66ns
The critical path consists of the following:
	'ddiv' operation ('x', ../../../../Downloads/stencil_try1.cpp:26) [99]  (8.66 ns)

 <State 121>: 7.09ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26) [107]  (2.13 ns)
	'select' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26) [111]  (0.682 ns)
	'lshr' operation ('r.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26) [115]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26) [120]  (4.29 ns)

 <State 122>: 3.5ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26) [121]  (2.7 ns)
	'select' operation ('__Val2__', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../../../../Downloads/stencil_try1.cpp:26) [122]  (0.796 ns)

 <State 123>: 2.67ns
The critical path consists of the following:
	'phi' operation ('step_num') with incoming values : ('step_num', ../../../../Downloads/stencil_try1.cpp:31) [125]  (0 ns)
	'add' operation ('step_num', ../../../../Downloads/stencil_try1.cpp:31) [128]  (2.67 ns)

 <State 124>: 4.26ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../../../../Downloads/stencil_try1.cpp:41) [135]  (0 ns)
	'add' operation ('add_ln41', ../../../../Downloads/stencil_try1.cpp:41) [141]  (2.12 ns)
	'sub' operation ('sub_ln41', ../../../../Downloads/stencil_try1.cpp:41) [146]  (2.15 ns)

 <State 125>: 3.26ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../../../../Downloads/stencil_try1.cpp:41) [149]  (0 ns)
	'getelementptr' operation ('output_surface_addr_1', ../../../../Downloads/stencil_try1.cpp:41) [156]  (0 ns)
	'load' operation ('output_surface_load', ../../../../Downloads/stencil_try1.cpp:41) on array 'output_surface' [163]  (3.26 ns)

 <State 126>: 3.26ns
The critical path consists of the following:
	'load' operation ('output_surface_load', ../../../../Downloads/stencil_try1.cpp:41) on array 'output_surface' [163]  (3.26 ns)

 <State 127>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', ../../../../Downloads/stencil_try1.cpp:41) [165]  (8.39 ns)

 <State 128>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', ../../../../Downloads/stencil_try1.cpp:41) [165]  (8.39 ns)

 <State 129>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', ../../../../Downloads/stencil_try1.cpp:41) [165]  (8.39 ns)

 <State 130>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', ../../../../Downloads/stencil_try1.cpp:41) [165]  (8.39 ns)

 <State 131>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', ../../../../Downloads/stencil_try1.cpp:41) [165]  (8.39 ns)

 <State 132>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', ../../../../Downloads/stencil_try1.cpp:41) [165]  (8.39 ns)

 <State 133>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', ../../../../Downloads/stencil_try1.cpp:41) [171]  (8.39 ns)

 <State 134>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', ../../../../Downloads/stencil_try1.cpp:41) [171]  (8.39 ns)

 <State 135>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', ../../../../Downloads/stencil_try1.cpp:41) [171]  (8.39 ns)

 <State 136>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', ../../../../Downloads/stencil_try1.cpp:41) [171]  (8.39 ns)

 <State 137>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', ../../../../Downloads/stencil_try1.cpp:41) [171]  (8.39 ns)

 <State 138>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', ../../../../Downloads/stencil_try1.cpp:41) [171]  (8.39 ns)

 <State 139>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', ../../../../Downloads/stencil_try1.cpp:41) [181]  (8.39 ns)

 <State 140>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', ../../../../Downloads/stencil_try1.cpp:41) [181]  (8.39 ns)

 <State 141>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', ../../../../Downloads/stencil_try1.cpp:41) [181]  (8.39 ns)

 <State 142>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', ../../../../Downloads/stencil_try1.cpp:41) [181]  (8.39 ns)

 <State 143>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', ../../../../Downloads/stencil_try1.cpp:41) [181]  (8.39 ns)

 <State 144>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', ../../../../Downloads/stencil_try1.cpp:41) [181]  (8.39 ns)

 <State 145>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', ../../../../Downloads/stencil_try1.cpp:41) [182]  (7.79 ns)

 <State 146>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', ../../../../Downloads/stencil_try1.cpp:41) [182]  (7.79 ns)

 <State 147>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', ../../../../Downloads/stencil_try1.cpp:41) [182]  (7.79 ns)

 <State 148>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', ../../../../Downloads/stencil_try1.cpp:41) [182]  (7.79 ns)

 <State 149>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', ../../../../Downloads/stencil_try1.cpp:41) [182]  (7.79 ns)

 <State 150>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_14', ../../../../Downloads/stencil_try1.cpp:41) [182]  (7.79 ns)

 <State 151>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_16', ../../../../Downloads/stencil_try1.cpp:41) [185]  (8.39 ns)

 <State 152>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_16', ../../../../Downloads/stencil_try1.cpp:41) [185]  (8.39 ns)

 <State 153>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_16', ../../../../Downloads/stencil_try1.cpp:41) [185]  (8.39 ns)

 <State 154>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_16', ../../../../Downloads/stencil_try1.cpp:41) [185]  (8.39 ns)

 <State 155>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_16', ../../../../Downloads/stencil_try1.cpp:41) [185]  (8.39 ns)

 <State 156>: 8.39ns
The critical path consists of the following:
	'dadd' operation ('tmp_16', ../../../../Downloads/stencil_try1.cpp:41) [185]  (8.39 ns)

 <State 157>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('surface_store_addr', ../../../../Downloads/stencil_try1.cpp:41) [179]  (0 ns)
	'store' operation ('store_ln41', ../../../../Downloads/stencil_try1.cpp:41) of variable 'tmp_16', ../../../../Downloads/stencil_try1.cpp:41 on array 'surface_store', ../../../../Downloads/stencil_try1.cpp:28 [186]  (3.26 ns)

 <State 158>: 4.26ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../../../../Downloads/stencil_try1.cpp:46) [193]  (0 ns)
	'add' operation ('add_ln49', ../../../../Downloads/stencil_try1.cpp:49) [198]  (2.12 ns)
	'sub' operation ('sub_ln49', ../../../../Downloads/stencil_try1.cpp:49) [203]  (2.15 ns)

 <State 159>: 7.55ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ../../../../Downloads/stencil_try1.cpp:47) [206]  (0 ns)
	'add' operation ('add_ln49_1', ../../../../Downloads/stencil_try1.cpp:49) [211]  (2.12 ns)
	'add' operation ('add_ln49_2', ../../../../Downloads/stencil_try1.cpp:49) [213]  (2.18 ns)
	'getelementptr' operation ('surface_store_addr_1', ../../../../Downloads/stencil_try1.cpp:49) [215]  (0 ns)
	'load' operation ('surface_store_load', ../../../../Downloads/stencil_try1.cpp:49) on array 'surface_store', ../../../../Downloads/stencil_try1.cpp:28 [216]  (3.26 ns)

 <State 160>: 6.51ns
The critical path consists of the following:
	'load' operation ('surface_store_load', ../../../../Downloads/stencil_try1.cpp:49) on array 'surface_store', ../../../../Downloads/stencil_try1.cpp:28 [216]  (3.26 ns)
	'store' operation ('store_ln49', ../../../../Downloads/stencil_try1.cpp:49) of variable 'surface_store_load', ../../../../Downloads/stencil_try1.cpp:49 on array 'output_surface' [220]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
