{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522173549492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522173549507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 13:59:09 2018 " "Processing started: Tue Mar 27 13:59:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522173549507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173549507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173549507 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173550179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522173550304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522173550304 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsyscpu.qsys " "Elaborating Platform Designer system entity \"qsyscpu.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173563836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:29 Progress: Loading part2/qsyscpu.qsys " "2018.03.27.13:59:29 Progress: Loading part2/qsyscpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173569897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:30 Progress: Reading input file " "2018.03.27.13:59:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173570585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:30 Progress: Adding LED \[altera_avalon_pio 17.1\] " "2018.03.27.13:59:30 Progress: Adding LED \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173570710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:30 Progress: Parameterizing module LED " "2018.03.27.13:59:30 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173570819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:30 Progress: Adding SW \[altera_avalon_pio 17.1\] " "2018.03.27.13:59:30 Progress: Adding SW \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173570835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:30 Progress: Parameterizing module SW " "2018.03.27.13:59:30 Progress: Parameterizing module SW" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173570835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:30 Progress: Adding clk_0 \[clock_source 17.1\] " "2018.03.27.13:59:30 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173570835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:31 Progress: Parameterizing module clk_0 " "2018.03.27.13:59:31 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173571866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:31 Progress: Adding cpu_0 \[cpu 1.0\] " "2018.03.27.13:59:31 Progress: Adding cpu_0 \[cpu 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173571866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Parameterizing module cpu_0 " "2018.03.27.13:59:32 Progress: Parameterizing module cpu_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2018.03.27.13:59:32 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Parameterizing module onchip_memory2_0 " "2018.03.27.13:59:32 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Adding quad_hex_decode_0 \[quad_hex_decode 1.0\] " "2018.03.27.13:59:32 Progress: Adding quad_hex_decode_0 \[quad_hex_decode 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Parameterizing module quad_hex_decode_0 " "2018.03.27.13:59:32 Progress: Parameterizing module quad_hex_decode_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Building connections " "2018.03.27.13:59:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Parameterizing connections " "2018.03.27.13:59:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Validating " "2018.03.27.13:59:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.27.13:59:32 Progress: Done reading input file " "2018.03.27.13:59:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173572971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsyscpu.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsyscpu.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173573424 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyscpu.cpu_0.avalon_master/LED.s1: Master cpu_0.avalon_master cannot safely write to slave LED.s1, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master. " "Qsyscpu.cpu_0.avalon_master/LED.s1: Master cpu_0.avalon_master cannot safely write to slave LED.s1, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173573424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsyscpu: Generating qsyscpu \"qsyscpu\" for QUARTUS_SYNTH " "Qsyscpu: Generating qsyscpu \"qsyscpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173574471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Starting RTL generation for module 'qsyscpu_LED' " "LED: Starting RTL generation for module 'qsyscpu_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173579173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED:   Generation command is \[exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsyscpu_LED --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0002_LED_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0002_LED_gen//qsyscpu_LED_component_configuration.pl  --do_build_sim=0  \] " "LED:   Generation command is \[exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsyscpu_LED --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0002_LED_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0002_LED_gen//qsyscpu_LED_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173579173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: Done RTL generation for module 'qsyscpu_LED' " "LED: Done RTL generation for module 'qsyscpu_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173579876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED: \"qsyscpu\" instantiated altera_avalon_pio \"LED\" " "LED: \"qsyscpu\" instantiated altera_avalon_pio \"LED\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173579892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Starting RTL generation for module 'qsyscpu_SW' " "SW: Starting RTL generation for module 'qsyscpu_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173579923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW:   Generation command is \[exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsyscpu_SW --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0003_SW_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0003_SW_gen//qsyscpu_SW_component_configuration.pl  --do_build_sim=0  \] " "SW:   Generation command is \[exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsyscpu_SW --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0003_SW_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0003_SW_gen//qsyscpu_SW_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173579923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Done RTL generation for module 'qsyscpu_SW' " "SW: Done RTL generation for module 'qsyscpu_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173580173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: \"qsyscpu\" instantiated altera_avalon_pio \"SW\" " "SW: \"qsyscpu\" instantiated altera_avalon_pio \"SW\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173580173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0: \"qsyscpu\" instantiated cpu \"cpu_0\" " "Cpu_0: \"qsyscpu\" instantiated cpu \"cpu_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173580189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'qsyscpu_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'qsyscpu_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173580220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsyscpu_onchip_memory2_0 --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0005_onchip_memory2_0_gen//qsyscpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsyscpu_onchip_memory2_0 --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0005_onchip_memory2_0_gen//qsyscpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173580220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'qsyscpu_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'qsyscpu_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173580491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"qsyscpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"qsyscpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173580507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Quad_hex_decode_0: \"qsyscpu\" instantiated quad_hex_decode \"quad_hex_decode_0\" " "Quad_hex_decode_0: \"qsyscpu\" instantiated quad_hex_decode \"quad_hex_decode_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173580507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173582608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173582983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173583280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173583577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsyscpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsyscpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsyscpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsyscpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_0_avalon_master_translator\" " "Cpu_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Quad_hex_decode_0_avalon_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"quad_hex_decode_0_avalon_slave_translator\" " "Quad_hex_decode_0_avalon_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"quad_hex_decode_0_avalon_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_0_avalon_master_agent\" " "Cpu_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Quad_hex_decode_0_avalon_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"quad_hex_decode_0_avalon_slave_agent\" " "Quad_hex_decode_0_avalon_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"quad_hex_decode_0_avalon_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Quad_hex_decode_0_avalon_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"quad_hex_decode_0_avalon_slave_agent_rsp_fifo\" " "Quad_hex_decode_0_avalon_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"quad_hex_decode_0_avalon_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_0_avalon_master_limiter\" " "Cpu_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SW_s1_cmd_width_adapter\" " "SW_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SW_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173585807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173586316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173586802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173586833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173586849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsyscpu: Done \"qsyscpu\" with 26 modules, 38 files " "Qsyscpu: Done \"qsyscpu\" with 26 modules, 38 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173586864 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsyscpu.qsys " "Finished elaborating Platform Designer system entity \"qsyscpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173587802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1soc_top " "Found entity 1: de1soc_top" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/qsyscpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/qsyscpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu " "Found entity 1: qsyscpu" {  } { { "db/ip/qsyscpu/qsyscpu.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "db/ip/qsyscpu/submodules/alu.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsyscpu/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587974 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587989 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173587989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173587989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsyscpu/submodules/altera_reset_controller.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsyscpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588021 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_masterline.sv(103) " "Verilog HDL information at control_masterline.sv(103): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/qsyscpu/submodules/control_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522173588021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset control_masterline.sv(6) " "Verilog HDL Declaration information at control_masterline.sv(6): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "db/ip/qsyscpu/submodules/control_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522173588021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/control_masterline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/control_masterline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_masterline " "Found entity 1: control_masterline" {  } { { "db/ip/qsyscpu/submodules/control_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "db/ip/qsyscpu/submodules/cpu.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/data_masterline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/data_masterline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_masterline " "Found entity 1: data_masterline" {  } { { "db/ip/qsyscpu/submodules/data_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/hex_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/hex_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decode " "Found entity 1: hex_decode" {  } { { "db/ip/qsyscpu/submodules/hex_decode.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/hex_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_LED " "Found entity 1: qsyscpu_LED" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_led.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_SW " "Found entity 1: qsyscpu_SW" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_sw.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0 " "Found entity 1: qsyscpu_mm_interconnect_0" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsyscpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: qsyscpu_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_cmd_demux " "Found entity 1: qsyscpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_cmd_mux " "Found entity 1: qsyscpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsyscpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522173588083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsyscpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522173588083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_router_default_decode " "Found entity 1: qsyscpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588083 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsyscpu_mm_interconnect_0_router " "Found entity 2: qsyscpu_mm_interconnect_0_router" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsyscpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522173588083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsyscpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522173588083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsyscpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588099 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsyscpu_mm_interconnect_0_router_001 " "Found entity 2: qsyscpu_mm_interconnect_0_router_001" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsyscpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522173588099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsyscpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at qsyscpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522173588099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: qsyscpu_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588099 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsyscpu_mm_interconnect_0_router_003 " "Found entity 2: qsyscpu_mm_interconnect_0_router_003" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_rsp_demux " "Found entity 1: qsyscpu_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_mm_interconnect_0_rsp_mux " "Found entity 1: qsyscpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyscpu_onchip_memory2_0 " "Found entity 1: qsyscpu_onchip_memory2_0" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/quad_hex_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/quad_hex_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quad_hex_decode " "Found entity 1: quad_hex_decode" {  } { { "db/ip/qsyscpu/submodules/quad_hex_decode.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/quad_hex_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyscpu/submodules/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "db/ip/qsyscpu/submodules/reg_file.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1soc_top " "Elaborating entity \"de1soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522173588396 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1soc_top.sv(14) " "Output port \"HEX4\" at de1soc_top.sv(14) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1soc_top.sv(15) " "Output port \"HEX5\" at de1soc_top.sv(15) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] de1soc_top.sv(21) " "Output port \"LEDR\[9..8\]\" at de1soc_top.sv(21) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de1soc_top.sv(27) " "Output port \"VGA_B\" at de1soc_top.sv(27) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de1soc_top.sv(30) " "Output port \"VGA_G\" at de1soc_top.sv(30) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de1soc_top.sv(32) " "Output port \"VGA_R\" at de1soc_top.sv(32) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de1soc_top.sv(28) " "Output port \"VGA_BLANK_N\" at de1soc_top.sv(28) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de1soc_top.sv(29) " "Output port \"VGA_CLK\" at de1soc_top.sv(29) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de1soc_top.sv(31) " "Output port \"VGA_HS\" at de1soc_top.sv(31) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de1soc_top.sv(33) " "Output port \"VGA_SYNC_N\" at de1soc_top.sv(33) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de1soc_top.sv(35) " "Output port \"VGA_VS\" at de1soc_top.sv(35) has no driver" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 "|de1soc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu qsyscpu:u0 " "Elaborating entity \"qsyscpu\" for hierarchy \"qsyscpu:u0\"" {  } { { "de1soc_top.sv" "u0" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_LED qsyscpu:u0\|qsyscpu_LED:led " "Elaborating entity \"qsyscpu_LED\" for hierarchy \"qsyscpu:u0\|qsyscpu_LED:led\"" {  } { { "db/ip/qsyscpu/qsyscpu.v" "led" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_SW qsyscpu:u0\|qsyscpu_SW:sw " "Elaborating entity \"qsyscpu_SW\" for hierarchy \"qsyscpu:u0\|qsyscpu_SW:sw\"" {  } { { "db/ip/qsyscpu/qsyscpu.v" "sw" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu qsyscpu:u0\|cpu:cpu_0 " "Elaborating entity \"cpu\" for hierarchy \"qsyscpu:u0\|cpu:cpu_0\"" {  } { { "db/ip/qsyscpu/qsyscpu.v" "cpu_0" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_masterline qsyscpu:u0\|cpu:cpu_0\|control_masterline:CPU_control " "Elaborating entity \"control_masterline\" for hierarchy \"qsyscpu:u0\|cpu:cpu_0\|control_masterline:CPU_control\"" {  } { { "db/ip/qsyscpu/submodules/cpu.sv" "CPU_control" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/cpu.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_mem_rd control_masterline.sv(47) " "Verilog HDL or VHDL warning at control_masterline.sv(47): object \"o_mem_rd\" assigned a value but never read" {  } { { "db/ip/qsyscpu/submodules/control_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522173588474 "|de1soc_top|qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_mem_wr control_masterline.sv(48) " "Verilog HDL or VHDL warning at control_masterline.sv(48): object \"o_mem_wr\" assigned a value but never read" {  } { { "db/ip/qsyscpu/submodules/control_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522173588474 "|de1soc_top|qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_masterline.sv(179) " "Verilog HDL Case Statement warning at control_masterline.sv(179): incomplete case statement has no default case item" {  } { { "db/ip/qsyscpu/submodules/control_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv" 179 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522173588474 "|de1soc_top|qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_masterline qsyscpu:u0\|cpu:cpu_0\|data_masterline:CPU_data " "Elaborating entity \"data_masterline\" for hierarchy \"qsyscpu:u0\|cpu:cpu_0\|data_masterline:CPU_data\"" {  } { { "db/ip/qsyscpu/submodules/cpu.sv" "CPU_data" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/cpu.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_data data_masterline.sv(107) " "Verilog HDL or VHDL warning at data_masterline.sv(107): object \"mem_data\" assigned a value but never read" {  } { { "db/ip/qsyscpu/submodules/data_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522173588505 "|de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_masterline.sv(261) " "Verilog HDL assignment warning at data_masterline.sv(261): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/qsyscpu/submodules/data_masterline.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522173588505 "|de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU qsyscpu:u0\|cpu:cpu_0\|data_masterline:CPU_data\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"qsyscpu:u0\|cpu:cpu_0\|data_masterline:CPU_data\|ALU:ALU0\"" {  } { { "db/ip/qsyscpu/submodules/data_masterline.sv" "ALU0" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file qsyscpu:u0\|cpu:cpu_0\|data_masterline:CPU_data\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"qsyscpu:u0\|cpu:cpu_0\|data_masterline:CPU_data\|reg_file:RF\"" {  } { { "db/ip/qsyscpu/submodules/data_masterline.sv" "RF" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_onchip_memory2_0 qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"qsyscpu_onchip_memory2_0\" for hierarchy \"qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/qsyscpu/qsyscpu.v" "onchip_memory2_0" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.mif " "Parameter \"init_file\" = \"onchip_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522173588724 ""}  } { { "db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522173588724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20m1 " "Found entity 1: altsyncram_20m1" {  } { { "db/altsyncram_20m1.tdf" "" { Text "C:/Dev/ECE342/Lab6/part2/db/altsyncram_20m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522173588802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173588802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_20m1 qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_20m1:auto_generated " "Elaborating entity \"altsyncram_20m1\" for hierarchy \"qsyscpu:u0\|qsyscpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_20m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/dev/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588802 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 20 C:/Dev/ECE342/Lab6/part2/onchip_mem.mif " "Memory depth (2048) in the design file differs from memory depth (20) in the Memory Initialization File \"C:/Dev/ECE342/Lab6/part2/onchip_mem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v" 69 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1522173588818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quad_hex_decode qsyscpu:u0\|quad_hex_decode:quad_hex_decode_0 " "Elaborating entity \"quad_hex_decode\" for hierarchy \"qsyscpu:u0\|quad_hex_decode:quad_hex_decode_0\"" {  } { { "db/ip/qsyscpu/qsyscpu.v" "quad_hex_decode_0" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decode qsyscpu:u0\|quad_hex_decode:quad_hex_decode_0\|hex_decode:dec0 " "Elaborating entity \"hex_decode\" for hierarchy \"qsyscpu:u0\|quad_hex_decode:quad_hex_decode_0\|hex_decode:dec0\"" {  } { { "db/ip/qsyscpu/submodules/quad_hex_decode.sv" "dec0" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/quad_hex_decode.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0 qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsyscpu_mm_interconnect_0\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsyscpu/qsyscpu.v" "mm_interconnect_0" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_avalon_master_translator\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "cpu_0_avalon_master_translator" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "quad_hex_decode_0_avalon_slave_translator" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173588989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_avalon_master_agent\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "cpu_0_avalon_master_agent" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "quad_hex_decode_0_avalon_slave_agent" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "quad_hex_decode_0_avalon_slave_agent_rsp_fifo" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sw_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sw_s1_agent\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "sw_s1_agent" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sw_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sw_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "sw_s1_agent_rsp_fifo" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_router qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router:router " "Elaborating entity \"qsyscpu_mm_interconnect_0_router\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "router" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_router_default_decode qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router:router\|qsyscpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsyscpu_mm_interconnect_0_router_default_decode\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router:router\|qsyscpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_router_001 qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsyscpu_mm_interconnect_0_router_001\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "router_001" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_router_001_default_decode qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router_001:router_001\|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsyscpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router_001:router_001\|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_router_003 qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"qsyscpu_mm_interconnect_0_router_003\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "router_003" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_router_003_default_decode qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router_003:router_003\|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"qsyscpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_router_003:router_003\|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "cpu_0_avalon_master_limiter" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_cmd_demux qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsyscpu_mm_interconnect_0_cmd_demux\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_cmd_mux qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsyscpu_mm_interconnect_0_cmd_mux\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_rsp_demux qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsyscpu_mm_interconnect_0_rsp_demux\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_rsp_mux qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsyscpu_mm_interconnect_0_rsp_mux\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sw_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sw_s1_cmd_width_adapter\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "sw_s1_cmd_width_adapter" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522173589318 "|de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sw_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sw_s1_rsp_width_adapter\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "sw_s1_rsp_width_adapter" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_avalon_st_adapter qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsyscpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_avalon_st_adapter_002 qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"qsyscpu_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"qsyscpu:u0\|qsyscpu_mm_interconnect_0:mm_interconnect_0\|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsyscpu:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsyscpu:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsyscpu/qsyscpu.v" "rst_controller" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsyscpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsyscpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsyscpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsyscpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsyscpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsyscpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173589458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522173591391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522173591891 "|de1soc_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522173591891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522173592032 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522173592616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Dev/ECE342/Lab6/part2/out/de1soc.map.smsg " "Generated suppressed messages file C:/Dev/ECE342/Lab6/part2/out/de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173592882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522173593272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522173593272 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522173593538 "|de1soc_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522173593538 "|de1soc_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522173593538 "|de1soc_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522173593538 "|de1soc_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522173593538 "|de1soc_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1soc_top.sv" "" { Text "C:/Dev/ECE342/Lab6/part2/de1soc_top.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522173593538 "|de1soc_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522173593538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "880 " "Implemented 880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522173593538 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522173593538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "768 " "Implemented 768 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522173593538 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522173593538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522173593538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522173593600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 13:59:53 2018 " "Processing ended: Tue Mar 27 13:59:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522173593600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522173593600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522173593600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522173593600 ""}
