
module VerilogTest (a, b, c);

input a, b;
output c;

and inst1 (c, a, b);

endmodule

