<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml spaceinvaders.twx spaceinvaders.ncd -o spaceinvaders.twr
spaceinvaders.pcf -ucf constraints.ucf

</twCmdLine><twDesign>spaceinvaders.ncd</twDesign><twDesignPath>spaceinvaders.ncd</twDesignPath><twPCF>spaceinvaders.pcf</twPCF><twPcfPath>spaceinvaders.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="PERIOD=31.25ns;" ScopeName="">NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.250" period="31.250" constraintValue="15.625" deviceLimit="5.000" physResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" logResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="allClocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.250" period="31.250" constraintValue="15.625" deviceLimit="5.000" physResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" logResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="allClocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MAXPERIOD" name="Tpllper_CLKIN" slack="21.380" period="31.250" constraintValue="31.250" deviceLimit="52.630" freqLimit="19.001" physResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" logResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="allClocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;allClocks/clkout0&quot; derived from  NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;  multiplied by 3.20 to 100 nS   </twConstName><twItemCnt>195330</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1705</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>69.160</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point cpuDataIn_0_4 (SLICE_X6Y35.DX), 23 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.084</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_0_4</twDest><twTotPathDel>5.915</twTotPathDel><twClkSkew dest = "1.491" src = "2.150">0.659</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_0_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y12.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y12.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.786</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT13</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>cpuDataIn_0_4</twBEL></twPathDel><twLogDel>2.703</twLogDel><twRouteDel>3.212</twRouteDel><twTotDel>5.915</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.612</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_0_4</twDest><twTotPathDel>5.377</twTotPathDel><twClkSkew dest = "1.491" src = "2.160">0.669</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_0_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y16.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y16.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT13</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>cpuDataIn_0_4</twBEL></twPathDel><twLogDel>2.703</twLogDel><twRouteDel>2.674</twRouteDel><twTotDel>5.377</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.129</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_0_4</twDest><twTotPathDel>4.861</twTotPathDel><twClkSkew dest = "1.491" src = "2.159">0.668</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_0_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y17.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y17.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT13</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>cpuDataIn_0_4</twBEL></twPathDel><twLogDel>2.703</twLogDel><twRouteDel>2.158</twRouteDel><twTotDel>4.861</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point cpuDataIn_6_4 (SLICE_X6Y32.DX), 23 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.150</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_6_4</twDest><twTotPathDel>5.843</twTotPathDel><twClkSkew dest = "1.495" src = "2.160">0.665</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_6_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y15.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y15.DOBDO2</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>vramDataOutB&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>cpuDataIn_6_4</twBEL></twPathDel><twLogDel>2.684</twLogDel><twRouteDel>3.159</twRouteDel><twTotDel>5.843</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.192</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_6_4</twDest><twTotPathDel>5.802</twTotPathDel><twClkSkew dest = "1.495" src = "2.159">0.664</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_6_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y14.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y14.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>vramDataOutB&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>cpuDataIn_6_4</twBEL></twPathDel><twLogDel>2.684</twLogDel><twRouteDel>3.118</twRouteDel><twTotDel>5.802</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.531</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_6_4</twDest><twTotPathDel>5.462</twTotPathDel><twClkSkew dest = "1.495" src = "2.160">0.665</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_6_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y16.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y16.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>vramDataOutB&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT71</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_6_4</twComp><twBEL>cpuDataIn_6_4</twBEL></twPathDel><twLogDel>2.684</twLogDel><twRouteDel>2.778</twRouteDel><twTotDel>5.462</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point cpuDataIn_0_1 (SLICE_X6Y35.AX), 23 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.200</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_0_1</twDest><twTotPathDel>5.799</twTotPathDel><twClkSkew dest = "1.491" src = "2.150">0.659</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y12.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y12.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.786</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT13</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>cpuDataIn_0_1</twBEL></twPathDel><twLogDel>2.703</twLogDel><twRouteDel>3.096</twRouteDel><twTotDel>5.799</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.728</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_0_1</twDest><twTotPathDel>5.261</twTotPathDel><twClkSkew dest = "1.491" src = "2.160">0.669</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y16.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y16.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT13</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>cpuDataIn_0_1</twBEL></twPathDel><twLogDel>2.703</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>5.261</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.245</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">cpuDataIn_0_1</twDest><twTotPathDel>4.745</twTotPathDel><twClkSkew dest = "1.491" src = "2.159">0.668</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.439" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.342</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>cpuDataIn_0_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X0Y17.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y17.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>Mmux_vramDataOutB[7]_romDataOut[7]_mux_14_OUT13</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>vramDataOutB[7]_romDataOut[7]_mux_14_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>cpuDataIn_0_4</twComp><twBEL>cpuDataIn_0_1</twBEL></twPathDel><twLogDel>2.703</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>4.745</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">clk10mhz</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;allClocks/clkout0&quot; derived from
 NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/readMemReturnState_4 (SLICE_X14Y36.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">cpu/readMemReturnState_4</twSrc><twDest BELType="FF">cpu/readMemReturnState_4</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/readMemReturnState_4</twSrc><twDest BELType='FF'>cpu/readMemReturnState_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk10mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/readMemReturnState&lt;4&gt;</twComp><twBEL>cpu/readMemReturnState_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y36.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>cpu/readMemReturnState&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/readMemReturnState&lt;4&gt;</twComp><twBEL>cpu/readMemReturnState_4_dpot</twBEL><twBEL>cpu/readMemReturnState_4</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk10mhz</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/readMemReturnState_5 (SLICE_X14Y37.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">cpu/readMemReturnState_5</twSrc><twDest BELType="FF">cpu/readMemReturnState_5</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/readMemReturnState_5</twSrc><twDest BELType='FF'>cpu/readMemReturnState_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk10mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/readMemReturnState&lt;6&gt;</twComp><twBEL>cpu/readMemReturnState_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>cpu/readMemReturnState&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/readMemReturnState&lt;6&gt;</twComp><twBEL>cpu/readMemReturnState_5_dpot</twBEL><twBEL>cpu/readMemReturnState_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk10mhz</twDestClk><twPctLog>93.8</twPctLog><twPctRoute>6.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/tempReg1_3 (SLICE_X10Y15.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">cpu/tempReg1_3</twSrc><twDest BELType="FF">cpu/tempReg1_3</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/tempReg1_3</twSrc><twDest BELType='FF'>cpu/tempReg1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk10mhz</twSrcClk><twPathDel><twSite>SLICE_X10Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/tempReg1&lt;3&gt;</twComp><twBEL>cpu/tempReg1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>cpu/tempReg1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/tempReg1&lt;3&gt;</twComp><twBEL>cpu/tempReg1_3_rstpot</twBEL><twBEL>cpu/tempReg1_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.046</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk10mhz</twDestClk><twPctLog>89.4</twPctLog><twPctRoute>10.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;allClocks/clkout0&quot; derived from
 NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;
 multiplied by 3.20 to 100 nS  
</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="clk10mhz"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="clk10mhz"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="clk10mhz"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;allClocks/clkout3&quot; derived from  NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;  multiplied by 1.28 to 40 nS   </twConstName><twItemCnt>1661</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>273</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.611</twMinPer></twConstHead><twPathRptBanner iPaths="53" iCriticalPaths="0" sType="EndPoint">Paths for end point videoController/blue_0 (SLICE_X15Y42.C3), 53 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.389</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/blue_0</twDest><twTotPathDel>7.356</twTotPathDel><twClkSkew dest = "0.681" src = "0.750">0.069</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/blue_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y12.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y12.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.786</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_4</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>videoController/blue&lt;0&gt;</twComp><twBEL>videoController/GND_8_o_PWR_9_o_mux_38_OUT&lt;0&gt;2</twBEL><twBEL>videoController/blue_0</twBEL></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>4.173</twRouteDel><twTotDel>7.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.728</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/blue_0</twDest><twTotPathDel>7.007</twTotPathDel><twClkSkew dest = "0.681" src = "0.760">0.079</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/blue_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y15.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y15.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpuDataIn_7_4</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>vramDataOutB&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_3</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>videoController/blue&lt;0&gt;</twComp><twBEL>videoController/GND_8_o_PWR_9_o_mux_38_OUT&lt;0&gt;2</twBEL><twBEL>videoController/blue_0</twBEL></twPathDel><twLogDel>3.162</twLogDel><twRouteDel>3.845</twRouteDel><twTotDel>7.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.747</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/blue_0</twDest><twTotPathDel>6.995</twTotPathDel><twClkSkew dest = "0.681" src = "0.753">0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/blue_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y13.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y13.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_5_2</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>vramDataOutB&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_3</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>videoController/blue&lt;0&gt;</twComp><twBEL>videoController/GND_8_o_PWR_9_o_mux_38_OUT&lt;0&gt;2</twBEL><twBEL>videoController/blue_0</twBEL></twPathDel><twLogDel>3.138</twLogDel><twRouteDel>3.857</twRouteDel><twTotDel>6.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="53" iCriticalPaths="0" sType="EndPoint">Paths for end point videoController/red_0 (SLICE_X15Y43.B6), 53 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.424</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/red_0</twDest><twTotPathDel>7.324</twTotPathDel><twClkSkew dest = "0.684" src = "0.750">0.066</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/red_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y12.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y12.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.786</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_4</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>videoController/red&lt;0&gt;</twComp><twBEL>videoController/_n01211</twBEL><twBEL>videoController/red_0</twBEL></twPathDel><twLogDel>3.183</twLogDel><twRouteDel>4.141</twRouteDel><twTotDel>7.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.763</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/red_0</twDest><twTotPathDel>6.975</twTotPathDel><twClkSkew dest = "0.684" src = "0.760">0.076</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/red_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y15.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y15.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpuDataIn_7_4</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>vramDataOutB&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_3</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>videoController/red&lt;0&gt;</twComp><twBEL>videoController/_n01211</twBEL><twBEL>videoController/red_0</twBEL></twPathDel><twLogDel>3.162</twLogDel><twRouteDel>3.813</twRouteDel><twTotDel>6.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.782</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/red_0</twDest><twTotPathDel>6.963</twTotPathDel><twClkSkew dest = "0.684" src = "0.753">0.069</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/red_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y13.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y13.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_5_2</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>vramDataOutB&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_3</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>videoController/red&lt;0&gt;</twComp><twBEL>videoController/_n01211</twBEL><twBEL>videoController/red_0</twBEL></twPathDel><twLogDel>3.138</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>6.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="53" iCriticalPaths="0" sType="EndPoint">Paths for end point videoController/green_0 (SLICE_X15Y42.C3), 53 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.498</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/green_0</twDest><twTotPathDel>7.247</twTotPathDel><twClkSkew dest = "0.681" src = "0.750">0.069</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/green_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y12.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y12.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.786</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>vramDataOutB&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_4</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>videoController/blue&lt;0&gt;</twComp><twBEL>videoController/green_0_glue_set</twBEL><twBEL>videoController/green_0</twBEL></twPathDel><twLogDel>3.074</twLogDel><twRouteDel>4.173</twRouteDel><twTotDel>7.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.837</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/green_0</twDest><twTotPathDel>6.898</twTotPathDel><twClkSkew dest = "0.681" src = "0.760">0.079</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/green_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y15.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y15.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpuDataIn_7_4</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux81</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>vramDataOutB&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_3</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>videoController/blue&lt;0&gt;</twComp><twBEL>videoController/green_0_glue_set</twBEL><twBEL>videoController/green_0</twBEL></twPathDel><twLogDel>3.053</twLogDel><twRouteDel>3.845</twRouteDel><twTotDel>6.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.856</twSlack><twSrc BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType="FF">videoController/green_0</twDest><twTotPathDel>6.886</twTotPathDel><twClkSkew dest = "0.681" src = "0.753">0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.364" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twSrc><twDest BELType='FF'>videoController/green_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X0Y13.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25mhz</twSrcClk><twPathDel><twSite>RAMB8_X0Y13.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuDataIn_5_2</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>vramDataOutB&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ramAddr&lt;9&gt;</twComp><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_3</twBEL><twBEL>videoController/Mmux_colourOutput_vindex[2]_AND_9_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>videoController/colourOutput_vindex[2]_AND_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>videoController/blue&lt;0&gt;</twComp><twBEL>videoController/green_0_glue_set</twBEL><twBEL>videoController/green_0</twBEL></twPathDel><twLogDel>3.029</twLogDel><twRouteDel>3.857</twRouteDel><twTotDel>6.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;allClocks/clkout3&quot; derived from
 NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;
 multiplied by 1.28 to 40 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (RAMB8_X0Y19.ADDRBRDADDR12), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">videoController/hindex_6</twSrc><twDest BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew dest = "0.110" src = "0.099">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>videoController/hindex_6</twSrc><twDest BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>videoController/hindex&lt;7&gt;</twComp><twBEL>videoController/hindex_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y19.ADDRBRDADDR12</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.315</twDelInfo><twComp>videoController/hindex&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y19.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (RAMB8_X0Y17.ADDRBRDADDR2), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">videoController/vindex_3</twSrc><twDest BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew dest = "0.118" src = "0.107">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>videoController/vindex_3</twSrc><twDest BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y35.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>videoController/vindex&lt;3&gt;</twComp><twBEL>videoController/vindex_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y17.ADDRBRDADDR2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>videoController/vindex&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y17.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (RAMB8_X0Y19.ADDRBRDADDR11), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.482</twSlack><twSrc BELType="FF">videoController/hindex_5</twSrc><twDest BELType="RAM">videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew dest = "0.110" src = "0.099">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>videoController/hindex_5</twSrc><twDest BELType='RAM'>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>videoController/hindex&lt;7&gt;</twComp><twBEL>videoController/hindex_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y19.ADDRBRDADDR11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>videoController/hindex&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y19.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twComp><twBEL>videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25mhz</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;allClocks/clkout3&quot; derived from
 NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;
 multiplied by 1.28 to 40 nS  
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y17.CLKBRDCLK" clockNet="clk25mhz"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y16.CLKBRDCLK" clockNet="clk25mhz"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y15.CLKBRDCLK" clockNet="clk25mhz"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_IN1&quot; = PERIOD &quot;clk&quot; 31.25 ns HIGH 50% INPUT_JITTER 312.5ps;" ScopeName="">TS_CLK_IN1 = PERIOD TIMEGRP &quot;clk&quot; 31.25 ns HIGH 50% INPUT_JITTER 0.3125 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_IN1 = PERIOD TIMEGRP &quot;clk&quot; 31.25 ns HIGH 50% INPUT_JITTER 0.3125 ns;</twPinLimitBanner><twPinLimit anchorID="70" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.250" period="31.250" constraintValue="15.625" deviceLimit="5.000" physResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" logResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="allClocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.250" period="31.250" constraintValue="15.625" deviceLimit="5.000" physResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" logResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="allClocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="72" type="MAXPERIOD" name="Tpllper_CLKIN" slack="21.380" period="31.250" constraintValue="31.250" deviceLimit="52.630" freqLimit="19.001" physResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" logResource="allClocks/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="allClocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_IN1&quot; = PERIOD &quot;clk&quot; 31.25 ns HIGH 50% INPUT_JITTER 312.5ps;" ScopeName="">TS_allClocks_clkout0 = PERIOD TIMEGRP &quot;allClocks_clkout0&quot; TS_CLK_IN1 / 0.3125         HIGH 50% INPUT_JITTER 0.3125 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="74"><twPinLimitBanner>Component Switching Limit Checks: TS_allClocks_clkout0 = PERIOD TIMEGRP &quot;allClocks_clkout0&quot; TS_CLK_IN1 / 0.3125
        HIGH 50% INPUT_JITTER 0.3125 ns;</twPinLimitBanner><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="clk10mhz"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="clk10mhz"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="invadersRom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="clk10mhz"/></twPinLimitRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_IN1&quot; = PERIOD &quot;clk&quot; 31.25 ns HIGH 50% INPUT_JITTER 312.5ps;" ScopeName="">TS_allClocks_clkout3 = PERIOD TIMEGRP &quot;allClocks_clkout3&quot; TS_CLK_IN1 / 0.78125         HIGH 50% INPUT_JITTER 0.3125 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_allClocks_clkout3 = PERIOD TIMEGRP &quot;allClocks_clkout3&quot; TS_CLK_IN1 / 0.78125
        HIGH 50% INPUT_JITTER 0.3125 ns;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y17.CLKBRDCLK" clockNet="clk25mhz"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y16.CLKBRDCLK" clockNet="clk25mhz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" logResource="videoRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y15.CLKBRDCLK" clockNet="clk25mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="83"><twConstRollup name="allClocks/clkin1" fullName="NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;" type="origin" depth="0" requirement="31.250" prefType="period" actual="10.000" actualRollup="21.613" errors="0" errorRollup="0" items="0" itemsRollup="196991"/><twConstRollup name="allClocks/clkout0" fullName="PERIOD analysis for net &quot;allClocks/clkout0&quot; derived from  NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;  multiplied by 3.20 to 100 nS   " type="child" depth="1" requirement="100.000" prefType="period" actual="69.160" actualRollup="N/A" errors="0" errorRollup="0" items="195330" itemsRollup="0"/><twConstRollup name="allClocks/clkout3" fullName="PERIOD analysis for net &quot;allClocks/clkout3&quot; derived from  NET &quot;allClocks/clkin1&quot; PERIOD = 31.25 ns HIGH 50%;  multiplied by 1.28 to 40 nS   " type="child" depth="1" requirement="40.000" prefType="period" actual="7.611" actualRollup="N/A" errors="0" errorRollup="0" items="1661" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="84"><twConstRollup name="TS_CLK_IN1" fullName="TS_CLK_IN1 = PERIOD TIMEGRP &quot;clk&quot; 31.25 ns HIGH 50% INPUT_JITTER 0.3125 ns;" type="origin" depth="0" requirement="31.250" prefType="period" actual="10.000" actualRollup="2.789" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_allClocks_clkout0" fullName="TS_allClocks_clkout0 = PERIOD TIMEGRP &quot;allClocks_clkout0&quot; TS_CLK_IN1 / 0.3125         HIGH 50% INPUT_JITTER 0.3125 ns;" type="child" depth="1" requirement="100.000" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_allClocks_clkout3" fullName="TS_allClocks_clkout3 = PERIOD TIMEGRP &quot;allClocks_clkout3&quot; TS_CLK_IN1 / 0.78125         HIGH 50% INPUT_JITTER 0.3125 ns;" type="child" depth="1" requirement="40.000" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="85">0</twUnmetConstCnt><twDataSheet anchorID="86" twNameLen="15"><twClk2SUList anchorID="87" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>13.067</twRiseRise><twFallRise>7.872</twFallRise><twRiseFall>6.916</twRiseFall><twFallFall>4.723</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="88"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>196991</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6699</twConnCnt></twConstCov><twStats anchorID="89"><twMinPer>69.160</twMinPer><twFootnote number="1" /><twMaxFreq>14.459</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Sep 16 09:12:46 2013 </twTimestamp></twFoot><twClientInfo anchorID="90"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 411 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
