// Seed: 1775136687
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    input wand id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply1 id_8
);
  assign id_8 = id_5 * 1;
  id_10(
      .id_0(id_4), .id_1(1'b0), .id_2(1), .id_3(1'd0), .id_4(id_0), .id_5(id_0), .id_6(id_8)
  );
endmodule
module module_1 (
    output wire id_0,
    output wire id_1
    , id_9,
    output wire id_2,
    output tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7
);
  wire id_10;
  assign id_9 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_6,
      id_4,
      id_5,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.type_13 = 0;
endmodule
