<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/amdgpu_dm</a> - amdgpu_dm.h<span style="font-size: 80%;"> (source / <a href="amdgpu_dm.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright (C) 2015-2020 Advanced Micro Devices, Inc. All rights reserved.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #ifndef __AMDGPU_DM_H__</a>
<a name="27"><span class="lineNum">      27 </span>            : #define __AMDGPU_DM_H__</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;drm/display/drm_dp_mst_helper.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;drm/drm_atomic.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;drm/drm_connector.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;drm/drm_crtc.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;drm/drm_plane.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : /*</a>
<a name="36"><span class="lineNum">      36 </span>            :  * This file contains the definition for amdgpu_display_manager</a>
<a name="37"><span class="lineNum">      37 </span>            :  * and its API for amdgpu driver's use.</a>
<a name="38"><span class="lineNum">      38 </span>            :  * This component provides all the display related functionality</a>
<a name="39"><span class="lineNum">      39 </span>            :  * and this is the only component that calls DAL API.</a>
<a name="40"><span class="lineNum">      40 </span>            :  * The API contained here intended for amdgpu driver use.</a>
<a name="41"><span class="lineNum">      41 </span>            :  * The API that is called directly from KMS framework is located</a>
<a name="42"><span class="lineNum">      42 </span>            :  * in amdgpu_dm_kms.h file</a>
<a name="43"><span class="lineNum">      43 </span>            :  */</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : #define AMDGPU_DM_MAX_DISPLAY_INDEX 31</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : #define AMDGPU_DM_MAX_CRTC 6</a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : #define AMDGPU_DM_MAX_NUM_EDP 2</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : #define AMDGPU_DMUB_NOTIFICATION_MAX 5</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : /*</a>
<a name="54"><span class="lineNum">      54 </span>            :  * DMUB Async to Sync Mechanism Status</a>
<a name="55"><span class="lineNum">      55 </span>            :  */</a>
<a name="56"><span class="lineNum">      56 </span>            : #define DMUB_ASYNC_TO_SYNC_ACCESS_FAIL 1</a>
<a name="57"><span class="lineNum">      57 </span>            : #define DMUB_ASYNC_TO_SYNC_ACCESS_TIMEOUT 2</a>
<a name="58"><span class="lineNum">      58 </span>            : #define DMUB_ASYNC_TO_SYNC_ACCESS_SUCCESS 3</a>
<a name="59"><span class="lineNum">      59 </span>            : /*</a>
<a name="60"><span class="lineNum">      60 </span>            : #include &quot;include/amdgpu_dal_power_if.h&quot;</a>
<a name="61"><span class="lineNum">      61 </span>            : #include &quot;amdgpu_dm_irq.h&quot;</a>
<a name="62"><span class="lineNum">      62 </span>            : */</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : #include &quot;irq_types.h&quot;</a>
<a name="65"><span class="lineNum">      65 </span>            : #include &quot;signal_types.h&quot;</a>
<a name="66"><span class="lineNum">      66 </span>            : #include &quot;amdgpu_dm_crc.h&quot;</a>
<a name="67"><span class="lineNum">      67 </span>            : struct aux_payload;</a>
<a name="68"><span class="lineNum">      68 </span>            : enum aux_return_code_type;</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            : /* Forward declarations */</a>
<a name="71"><span class="lineNum">      71 </span>            : struct amdgpu_device;</a>
<a name="72"><span class="lineNum">      72 </span>            : struct amdgpu_crtc;</a>
<a name="73"><span class="lineNum">      73 </span>            : struct drm_device;</a>
<a name="74"><span class="lineNum">      74 </span>            : struct dc;</a>
<a name="75"><span class="lineNum">      75 </span>            : struct amdgpu_bo;</a>
<a name="76"><span class="lineNum">      76 </span>            : struct dmub_srv;</a>
<a name="77"><span class="lineNum">      77 </span>            : struct dc_plane_state;</a>
<a name="78"><span class="lineNum">      78 </span>            : struct dmub_notification;</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            : struct common_irq_params {</a>
<a name="81"><span class="lineNum">      81 </span>            :         struct amdgpu_device *adev;</a>
<a name="82"><span class="lineNum">      82 </span>            :         enum dc_irq_source irq_src;</a>
<a name="83"><span class="lineNum">      83 </span>            :         atomic64_t previous_timestamp;</a>
<a name="84"><span class="lineNum">      84 </span>            : };</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            : /**</a>
<a name="87"><span class="lineNum">      87 </span>            :  * struct dm_compressor_info - Buffer info used by frame buffer compression</a>
<a name="88"><span class="lineNum">      88 </span>            :  * @cpu_addr: MMIO cpu addr</a>
<a name="89"><span class="lineNum">      89 </span>            :  * @bo_ptr: Pointer to the buffer object</a>
<a name="90"><span class="lineNum">      90 </span>            :  * @gpu_addr: MMIO gpu addr</a>
<a name="91"><span class="lineNum">      91 </span>            :  */</a>
<a name="92"><span class="lineNum">      92 </span>            : struct dm_compressor_info {</a>
<a name="93"><span class="lineNum">      93 </span>            :         void *cpu_addr;</a>
<a name="94"><span class="lineNum">      94 </span>            :         struct amdgpu_bo *bo_ptr;</a>
<a name="95"><span class="lineNum">      95 </span>            :         uint64_t gpu_addr;</a>
<a name="96"><span class="lineNum">      96 </span>            : };</a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span>            : typedef void (*dmub_notify_interrupt_callback_t)(struct amdgpu_device *adev, struct dmub_notification *notify);</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            : /**</a>
<a name="101"><span class="lineNum">     101 </span>            :  * struct dmub_hpd_work - Handle time consuming work in low priority outbox IRQ</a>
<a name="102"><span class="lineNum">     102 </span>            :  *</a>
<a name="103"><span class="lineNum">     103 </span>            :  * @handle_hpd_work: Work to be executed in a separate thread to handle hpd_low_irq</a>
<a name="104"><span class="lineNum">     104 </span>            :  * @dmub_notify:  notification for callback function</a>
<a name="105"><span class="lineNum">     105 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="106"><span class="lineNum">     106 </span>            :  */</a>
<a name="107"><span class="lineNum">     107 </span>            : struct dmub_hpd_work {</a>
<a name="108"><span class="lineNum">     108 </span>            :         struct work_struct handle_hpd_work;</a>
<a name="109"><span class="lineNum">     109 </span>            :         struct dmub_notification *dmub_notify;</a>
<a name="110"><span class="lineNum">     110 </span>            :         struct amdgpu_device *adev;</a>
<a name="111"><span class="lineNum">     111 </span>            : };</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : /**</a>
<a name="114"><span class="lineNum">     114 </span>            :  * struct vblank_control_work - Work data for vblank control</a>
<a name="115"><span class="lineNum">     115 </span>            :  * @work: Kernel work data for the work event</a>
<a name="116"><span class="lineNum">     116 </span>            :  * @dm: amdgpu display manager device</a>
<a name="117"><span class="lineNum">     117 </span>            :  * @acrtc: amdgpu CRTC instance for which the event has occurred</a>
<a name="118"><span class="lineNum">     118 </span>            :  * @stream: DC stream for which the event has occurred</a>
<a name="119"><span class="lineNum">     119 </span>            :  * @enable: true if enabling vblank</a>
<a name="120"><span class="lineNum">     120 </span>            :  */</a>
<a name="121"><span class="lineNum">     121 </span>            : struct vblank_control_work {</a>
<a name="122"><span class="lineNum">     122 </span>            :         struct work_struct work;</a>
<a name="123"><span class="lineNum">     123 </span>            :         struct amdgpu_display_manager *dm;</a>
<a name="124"><span class="lineNum">     124 </span>            :         struct amdgpu_crtc *acrtc;</a>
<a name="125"><span class="lineNum">     125 </span>            :         struct dc_stream_state *stream;</a>
<a name="126"><span class="lineNum">     126 </span>            :         bool enable;</a>
<a name="127"><span class="lineNum">     127 </span>            : };</a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span>            : /**</a>
<a name="130"><span class="lineNum">     130 </span>            :  * struct amdgpu_dm_backlight_caps - Information about backlight</a>
<a name="131"><span class="lineNum">     131 </span>            :  *</a>
<a name="132"><span class="lineNum">     132 </span>            :  * Describe the backlight support for ACPI or eDP AUX.</a>
<a name="133"><span class="lineNum">     133 </span>            :  */</a>
<a name="134"><span class="lineNum">     134 </span>            : struct amdgpu_dm_backlight_caps {</a>
<a name="135"><span class="lineNum">     135 </span>            :         /**</a>
<a name="136"><span class="lineNum">     136 </span>            :          * @ext_caps: Keep the data struct with all the information about the</a>
<a name="137"><span class="lineNum">     137 </span>            :          * display support for HDR.</a>
<a name="138"><span class="lineNum">     138 </span>            :          */</a>
<a name="139"><span class="lineNum">     139 </span>            :         union dpcd_sink_ext_caps *ext_caps;</a>
<a name="140"><span class="lineNum">     140 </span>            :         /**</a>
<a name="141"><span class="lineNum">     141 </span>            :          * @aux_min_input_signal: Min brightness value supported by the display</a>
<a name="142"><span class="lineNum">     142 </span>            :          */</a>
<a name="143"><span class="lineNum">     143 </span>            :         u32 aux_min_input_signal;</a>
<a name="144"><span class="lineNum">     144 </span>            :         /**</a>
<a name="145"><span class="lineNum">     145 </span>            :          * @aux_max_input_signal: Max brightness value supported by the display</a>
<a name="146"><span class="lineNum">     146 </span>            :          * in nits.</a>
<a name="147"><span class="lineNum">     147 </span>            :          */</a>
<a name="148"><span class="lineNum">     148 </span>            :         u32 aux_max_input_signal;</a>
<a name="149"><span class="lineNum">     149 </span>            :         /**</a>
<a name="150"><span class="lineNum">     150 </span>            :          * @min_input_signal: minimum possible input in range 0-255.</a>
<a name="151"><span class="lineNum">     151 </span>            :          */</a>
<a name="152"><span class="lineNum">     152 </span>            :         int min_input_signal;</a>
<a name="153"><span class="lineNum">     153 </span>            :         /**</a>
<a name="154"><span class="lineNum">     154 </span>            :          * @max_input_signal: maximum possible input in range 0-255.</a>
<a name="155"><span class="lineNum">     155 </span>            :          */</a>
<a name="156"><span class="lineNum">     156 </span>            :         int max_input_signal;</a>
<a name="157"><span class="lineNum">     157 </span>            :         /**</a>
<a name="158"><span class="lineNum">     158 </span>            :          * @caps_valid: true if these values are from the ACPI interface.</a>
<a name="159"><span class="lineNum">     159 </span>            :          */</a>
<a name="160"><span class="lineNum">     160 </span>            :         bool caps_valid;</a>
<a name="161"><span class="lineNum">     161 </span>            :         /**</a>
<a name="162"><span class="lineNum">     162 </span>            :          * @aux_support: Describes if the display supports AUX backlight.</a>
<a name="163"><span class="lineNum">     163 </span>            :          */</a>
<a name="164"><span class="lineNum">     164 </span>            :         bool aux_support;</a>
<a name="165"><span class="lineNum">     165 </span>            : };</a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            : /**</a>
<a name="168"><span class="lineNum">     168 </span>            :  * struct dal_allocation - Tracks mapped FB memory for SMU communication</a>
<a name="169"><span class="lineNum">     169 </span>            :  * @list: list of dal allocations</a>
<a name="170"><span class="lineNum">     170 </span>            :  * @bo: GPU buffer object</a>
<a name="171"><span class="lineNum">     171 </span>            :  * @cpu_ptr: CPU virtual address of the GPU buffer object</a>
<a name="172"><span class="lineNum">     172 </span>            :  * @gpu_addr: GPU virtual address of the GPU buffer object</a>
<a name="173"><span class="lineNum">     173 </span>            :  */</a>
<a name="174"><span class="lineNum">     174 </span>            : struct dal_allocation {</a>
<a name="175"><span class="lineNum">     175 </span>            :         struct list_head list;</a>
<a name="176"><span class="lineNum">     176 </span>            :         struct amdgpu_bo *bo;</a>
<a name="177"><span class="lineNum">     177 </span>            :         void *cpu_ptr;</a>
<a name="178"><span class="lineNum">     178 </span>            :         u64 gpu_addr;</a>
<a name="179"><span class="lineNum">     179 </span>            : };</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            : /**</a>
<a name="182"><span class="lineNum">     182 </span>            :  * struct hpd_rx_irq_offload_work_queue - Work queue to handle hpd_rx_irq</a>
<a name="183"><span class="lineNum">     183 </span>            :  * offload work</a>
<a name="184"><span class="lineNum">     184 </span>            :  */</a>
<a name="185"><span class="lineNum">     185 </span>            : struct hpd_rx_irq_offload_work_queue {</a>
<a name="186"><span class="lineNum">     186 </span>            :         /**</a>
<a name="187"><span class="lineNum">     187 </span>            :          * @wq: workqueue structure to queue offload work.</a>
<a name="188"><span class="lineNum">     188 </span>            :          */</a>
<a name="189"><span class="lineNum">     189 </span>            :         struct workqueue_struct *wq;</a>
<a name="190"><span class="lineNum">     190 </span>            :         /**</a>
<a name="191"><span class="lineNum">     191 </span>            :          * @offload_lock: To protect fields of offload work queue.</a>
<a name="192"><span class="lineNum">     192 </span>            :          */</a>
<a name="193"><span class="lineNum">     193 </span>            :         spinlock_t offload_lock;</a>
<a name="194"><span class="lineNum">     194 </span>            :         /**</a>
<a name="195"><span class="lineNum">     195 </span>            :          * @is_handling_link_loss: Used to prevent inserting link loss event when</a>
<a name="196"><span class="lineNum">     196 </span>            :          * we're handling link loss</a>
<a name="197"><span class="lineNum">     197 </span>            :          */</a>
<a name="198"><span class="lineNum">     198 </span>            :         bool is_handling_link_loss;</a>
<a name="199"><span class="lineNum">     199 </span>            :         /**</a>
<a name="200"><span class="lineNum">     200 </span>            :          * @aconnector: The aconnector that this work queue is attached to</a>
<a name="201"><span class="lineNum">     201 </span>            :          */</a>
<a name="202"><span class="lineNum">     202 </span>            :         struct amdgpu_dm_connector *aconnector;</a>
<a name="203"><span class="lineNum">     203 </span>            : };</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span>            : /**</a>
<a name="206"><span class="lineNum">     206 </span>            :  * struct hpd_rx_irq_offload_work - hpd_rx_irq offload work structure</a>
<a name="207"><span class="lineNum">     207 </span>            :  */</a>
<a name="208"><span class="lineNum">     208 </span>            : struct hpd_rx_irq_offload_work {</a>
<a name="209"><span class="lineNum">     209 </span>            :         /**</a>
<a name="210"><span class="lineNum">     210 </span>            :          * @work: offload work</a>
<a name="211"><span class="lineNum">     211 </span>            :          */</a>
<a name="212"><span class="lineNum">     212 </span>            :         struct work_struct work;</a>
<a name="213"><span class="lineNum">     213 </span>            :         /**</a>
<a name="214"><span class="lineNum">     214 </span>            :          * @data: reference irq data which is used while handling offload work</a>
<a name="215"><span class="lineNum">     215 </span>            :          */</a>
<a name="216"><span class="lineNum">     216 </span>            :         union hpd_irq_data data;</a>
<a name="217"><span class="lineNum">     217 </span>            :         /**</a>
<a name="218"><span class="lineNum">     218 </span>            :          * @offload_wq: offload work queue that this work is queued to</a>
<a name="219"><span class="lineNum">     219 </span>            :          */</a>
<a name="220"><span class="lineNum">     220 </span>            :         struct hpd_rx_irq_offload_work_queue *offload_wq;</a>
<a name="221"><span class="lineNum">     221 </span>            : };</a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            : /**</a>
<a name="224"><span class="lineNum">     224 </span>            :  * struct amdgpu_display_manager - Central amdgpu display manager device</a>
<a name="225"><span class="lineNum">     225 </span>            :  *</a>
<a name="226"><span class="lineNum">     226 </span>            :  * @dc: Display Core control structure</a>
<a name="227"><span class="lineNum">     227 </span>            :  * @adev: AMDGPU base driver structure</a>
<a name="228"><span class="lineNum">     228 </span>            :  * @ddev: DRM base driver structure</a>
<a name="229"><span class="lineNum">     229 </span>            :  * @display_indexes_num: Max number of display streams supported</a>
<a name="230"><span class="lineNum">     230 </span>            :  * @irq_handler_list_table_lock: Synchronizes access to IRQ tables</a>
<a name="231"><span class="lineNum">     231 </span>            :  * @backlight_dev: Backlight control device</a>
<a name="232"><span class="lineNum">     232 </span>            :  * @backlight_link: Link on which to control backlight</a>
<a name="233"><span class="lineNum">     233 </span>            :  * @backlight_caps: Capabilities of the backlight device</a>
<a name="234"><span class="lineNum">     234 </span>            :  * @freesync_module: Module handling freesync calculations</a>
<a name="235"><span class="lineNum">     235 </span>            :  * @hdcp_workqueue: AMDGPU content protection queue</a>
<a name="236"><span class="lineNum">     236 </span>            :  * @fw_dmcu: Reference to DMCU firmware</a>
<a name="237"><span class="lineNum">     237 </span>            :  * @dmcu_fw_version: Version of the DMCU firmware</a>
<a name="238"><span class="lineNum">     238 </span>            :  * @soc_bounding_box: SOC bounding box values provided by gpu_info FW</a>
<a name="239"><span class="lineNum">     239 </span>            :  * @cached_state: Caches device atomic state for suspend/resume</a>
<a name="240"><span class="lineNum">     240 </span>            :  * @cached_dc_state: Cached state of content streams</a>
<a name="241"><span class="lineNum">     241 </span>            :  * @compressor: Frame buffer compression buffer. See &amp;struct dm_compressor_info</a>
<a name="242"><span class="lineNum">     242 </span>            :  * @force_timing_sync: set via debugfs. When set, indicates that all connected</a>
<a name="243"><span class="lineNum">     243 </span>            :  *                     displays will be forced to synchronize.</a>
<a name="244"><span class="lineNum">     244 </span>            :  * @dmcub_trace_event_en: enable dmcub trace events</a>
<a name="245"><span class="lineNum">     245 </span>            :  * @dmub_outbox_params: DMUB Outbox parameters</a>
<a name="246"><span class="lineNum">     246 </span>            :  * @num_of_edps: number of backlight eDPs</a>
<a name="247"><span class="lineNum">     247 </span>            :  * @disable_hpd_irq: disables all HPD and HPD RX interrupt handling in the</a>
<a name="248"><span class="lineNum">     248 </span>            :  *                   driver when true</a>
<a name="249"><span class="lineNum">     249 </span>            :  * @dmub_aux_transfer_done: struct completion used to indicate when DMUB</a>
<a name="250"><span class="lineNum">     250 </span>            :  *                          transfers are done</a>
<a name="251"><span class="lineNum">     251 </span>            :  * @delayed_hpd_wq: work queue used to delay DMUB HPD work</a>
<a name="252"><span class="lineNum">     252 </span>            :  */</a>
<a name="253"><span class="lineNum">     253 </span>            : struct amdgpu_display_manager {</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            :         struct dc *dc;</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :         /**</a>
<a name="258"><span class="lineNum">     258 </span>            :          * @dmub_srv:</a>
<a name="259"><span class="lineNum">     259 </span>            :          *</a>
<a name="260"><span class="lineNum">     260 </span>            :          * DMUB service, used for controlling the DMUB on hardware</a>
<a name="261"><span class="lineNum">     261 </span>            :          * that supports it. The pointer to the dmub_srv will be</a>
<a name="262"><span class="lineNum">     262 </span>            :          * NULL on hardware that does not support it.</a>
<a name="263"><span class="lineNum">     263 </span>            :          */</a>
<a name="264"><span class="lineNum">     264 </span>            :         struct dmub_srv *dmub_srv;</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            :         /**</a>
<a name="267"><span class="lineNum">     267 </span>            :          * @dmub_notify:</a>
<a name="268"><span class="lineNum">     268 </span>            :          *</a>
<a name="269"><span class="lineNum">     269 </span>            :          * Notification from DMUB.</a>
<a name="270"><span class="lineNum">     270 </span>            :          */</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :         struct dmub_notification *dmub_notify;</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :         /**</a>
<a name="275"><span class="lineNum">     275 </span>            :          * @dmub_callback:</a>
<a name="276"><span class="lineNum">     276 </span>            :          *</a>
<a name="277"><span class="lineNum">     277 </span>            :          * Callback functions to handle notification from DMUB.</a>
<a name="278"><span class="lineNum">     278 </span>            :          */</a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span>            :         dmub_notify_interrupt_callback_t dmub_callback[AMDGPU_DMUB_NOTIFICATION_MAX];</a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span>            :         /**</a>
<a name="283"><span class="lineNum">     283 </span>            :          * @dmub_thread_offload:</a>
<a name="284"><span class="lineNum">     284 </span>            :          *</a>
<a name="285"><span class="lineNum">     285 </span>            :          * Flag to indicate if callback is offload.</a>
<a name="286"><span class="lineNum">     286 </span>            :          */</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            :         bool dmub_thread_offload[AMDGPU_DMUB_NOTIFICATION_MAX];</a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            :         /**</a>
<a name="291"><span class="lineNum">     291 </span>            :          * @dmub_fb_info:</a>
<a name="292"><span class="lineNum">     292 </span>            :          *</a>
<a name="293"><span class="lineNum">     293 </span>            :          * Framebuffer regions for the DMUB.</a>
<a name="294"><span class="lineNum">     294 </span>            :          */</a>
<a name="295"><span class="lineNum">     295 </span>            :         struct dmub_srv_fb_info *dmub_fb_info;</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            :         /**</a>
<a name="298"><span class="lineNum">     298 </span>            :          * @dmub_fw:</a>
<a name="299"><span class="lineNum">     299 </span>            :          *</a>
<a name="300"><span class="lineNum">     300 </span>            :          * DMUB firmware, required on hardware that has DMUB support.</a>
<a name="301"><span class="lineNum">     301 </span>            :          */</a>
<a name="302"><span class="lineNum">     302 </span>            :         const struct firmware *dmub_fw;</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :         /**</a>
<a name="305"><span class="lineNum">     305 </span>            :          * @dmub_bo:</a>
<a name="306"><span class="lineNum">     306 </span>            :          *</a>
<a name="307"><span class="lineNum">     307 </span>            :          * Buffer object for the DMUB.</a>
<a name="308"><span class="lineNum">     308 </span>            :          */</a>
<a name="309"><span class="lineNum">     309 </span>            :         struct amdgpu_bo *dmub_bo;</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            :         /**</a>
<a name="312"><span class="lineNum">     312 </span>            :          * @dmub_bo_gpu_addr:</a>
<a name="313"><span class="lineNum">     313 </span>            :          *</a>
<a name="314"><span class="lineNum">     314 </span>            :          * GPU virtual address for the DMUB buffer object.</a>
<a name="315"><span class="lineNum">     315 </span>            :          */</a>
<a name="316"><span class="lineNum">     316 </span>            :         u64 dmub_bo_gpu_addr;</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :         /**</a>
<a name="319"><span class="lineNum">     319 </span>            :          * @dmub_bo_cpu_addr:</a>
<a name="320"><span class="lineNum">     320 </span>            :          *</a>
<a name="321"><span class="lineNum">     321 </span>            :          * CPU address for the DMUB buffer object.</a>
<a name="322"><span class="lineNum">     322 </span>            :          */</a>
<a name="323"><span class="lineNum">     323 </span>            :         void *dmub_bo_cpu_addr;</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            :         /**</a>
<a name="326"><span class="lineNum">     326 </span>            :          * @dmcub_fw_version:</a>
<a name="327"><span class="lineNum">     327 </span>            :          *</a>
<a name="328"><span class="lineNum">     328 </span>            :          * DMCUB firmware version.</a>
<a name="329"><span class="lineNum">     329 </span>            :          */</a>
<a name="330"><span class="lineNum">     330 </span>            :         uint32_t dmcub_fw_version;</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :         /**</a>
<a name="333"><span class="lineNum">     333 </span>            :          * @cgs_device:</a>
<a name="334"><span class="lineNum">     334 </span>            :          *</a>
<a name="335"><span class="lineNum">     335 </span>            :          * The Common Graphics Services device. It provides an interface for</a>
<a name="336"><span class="lineNum">     336 </span>            :          * accessing registers.</a>
<a name="337"><span class="lineNum">     337 </span>            :          */</a>
<a name="338"><span class="lineNum">     338 </span>            :         struct cgs_device *cgs_device;</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            :         struct amdgpu_device *adev;</a>
<a name="341"><span class="lineNum">     341 </span>            :         struct drm_device *ddev;</a>
<a name="342"><span class="lineNum">     342 </span>            :         u16 display_indexes_num;</a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span>            :         /**</a>
<a name="345"><span class="lineNum">     345 </span>            :          * @atomic_obj:</a>
<a name="346"><span class="lineNum">     346 </span>            :          *</a>
<a name="347"><span class="lineNum">     347 </span>            :          * In combination with &amp;dm_atomic_state it helps manage</a>
<a name="348"><span class="lineNum">     348 </span>            :          * global atomic state that doesn't map cleanly into existing</a>
<a name="349"><span class="lineNum">     349 </span>            :          * drm resources, like &amp;dc_context.</a>
<a name="350"><span class="lineNum">     350 </span>            :          */</a>
<a name="351"><span class="lineNum">     351 </span>            :         struct drm_private_obj atomic_obj;</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            :         /**</a>
<a name="354"><span class="lineNum">     354 </span>            :          * @dc_lock:</a>
<a name="355"><span class="lineNum">     355 </span>            :          *</a>
<a name="356"><span class="lineNum">     356 </span>            :          * Guards access to DC functions that can issue register write</a>
<a name="357"><span class="lineNum">     357 </span>            :          * sequences.</a>
<a name="358"><span class="lineNum">     358 </span>            :          */</a>
<a name="359"><span class="lineNum">     359 </span>            :         struct mutex dc_lock;</a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            :         /**</a>
<a name="362"><span class="lineNum">     362 </span>            :          * @audio_lock:</a>
<a name="363"><span class="lineNum">     363 </span>            :          *</a>
<a name="364"><span class="lineNum">     364 </span>            :          * Guards access to audio instance changes.</a>
<a name="365"><span class="lineNum">     365 </span>            :          */</a>
<a name="366"><span class="lineNum">     366 </span>            :         struct mutex audio_lock;</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            :         /**</a>
<a name="369"><span class="lineNum">     369 </span>            :          * @vblank_lock:</a>
<a name="370"><span class="lineNum">     370 </span>            :          *</a>
<a name="371"><span class="lineNum">     371 </span>            :          * Guards access to deferred vblank work state.</a>
<a name="372"><span class="lineNum">     372 </span>            :          */</a>
<a name="373"><span class="lineNum">     373 </span>            :         spinlock_t vblank_lock;</a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            :         /**</a>
<a name="376"><span class="lineNum">     376 </span>            :          * @audio_component:</a>
<a name="377"><span class="lineNum">     377 </span>            :          *</a>
<a name="378"><span class="lineNum">     378 </span>            :          * Used to notify ELD changes to sound driver.</a>
<a name="379"><span class="lineNum">     379 </span>            :          */</a>
<a name="380"><span class="lineNum">     380 </span>            :         struct drm_audio_component *audio_component;</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            :         /**</a>
<a name="383"><span class="lineNum">     383 </span>            :          * @audio_registered:</a>
<a name="384"><span class="lineNum">     384 </span>            :          *</a>
<a name="385"><span class="lineNum">     385 </span>            :          * True if the audio component has been registered</a>
<a name="386"><span class="lineNum">     386 </span>            :          * successfully, false otherwise.</a>
<a name="387"><span class="lineNum">     387 </span>            :          */</a>
<a name="388"><span class="lineNum">     388 </span>            :         bool audio_registered;</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            :         /**</a>
<a name="391"><span class="lineNum">     391 </span>            :          * @irq_handler_list_low_tab:</a>
<a name="392"><span class="lineNum">     392 </span>            :          *</a>
<a name="393"><span class="lineNum">     393 </span>            :          * Low priority IRQ handler table.</a>
<a name="394"><span class="lineNum">     394 </span>            :          *</a>
<a name="395"><span class="lineNum">     395 </span>            :          * It is a n*m table consisting of n IRQ sources, and m handlers per IRQ</a>
<a name="396"><span class="lineNum">     396 </span>            :          * source. Low priority IRQ handlers are deferred to a workqueue to be</a>
<a name="397"><span class="lineNum">     397 </span>            :          * processed. Hence, they can sleep.</a>
<a name="398"><span class="lineNum">     398 </span>            :          *</a>
<a name="399"><span class="lineNum">     399 </span>            :          * Note that handlers are called in the same order as they were</a>
<a name="400"><span class="lineNum">     400 </span>            :          * registered (FIFO).</a>
<a name="401"><span class="lineNum">     401 </span>            :          */</a>
<a name="402"><span class="lineNum">     402 </span>            :         struct list_head irq_handler_list_low_tab[DAL_IRQ_SOURCES_NUMBER];</a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            :         /**</a>
<a name="405"><span class="lineNum">     405 </span>            :          * @irq_handler_list_high_tab:</a>
<a name="406"><span class="lineNum">     406 </span>            :          *</a>
<a name="407"><span class="lineNum">     407 </span>            :          * High priority IRQ handler table.</a>
<a name="408"><span class="lineNum">     408 </span>            :          *</a>
<a name="409"><span class="lineNum">     409 </span>            :          * It is a n*m table, same as &amp;irq_handler_list_low_tab. However,</a>
<a name="410"><span class="lineNum">     410 </span>            :          * handlers in this table are not deferred and are called immediately.</a>
<a name="411"><span class="lineNum">     411 </span>            :          */</a>
<a name="412"><span class="lineNum">     412 </span>            :         struct list_head irq_handler_list_high_tab[DAL_IRQ_SOURCES_NUMBER];</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span>            :         /**</a>
<a name="415"><span class="lineNum">     415 </span>            :          * @pflip_params:</a>
<a name="416"><span class="lineNum">     416 </span>            :          *</a>
<a name="417"><span class="lineNum">     417 </span>            :          * Page flip IRQ parameters, passed to registered handlers when</a>
<a name="418"><span class="lineNum">     418 </span>            :          * triggered.</a>
<a name="419"><span class="lineNum">     419 </span>            :          */</a>
<a name="420"><span class="lineNum">     420 </span>            :         struct common_irq_params</a>
<a name="421"><span class="lineNum">     421 </span>            :         pflip_params[DC_IRQ_SOURCE_PFLIP_LAST - DC_IRQ_SOURCE_PFLIP_FIRST + 1];</a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span>            :         /**</a>
<a name="424"><span class="lineNum">     424 </span>            :          * @vblank_params:</a>
<a name="425"><span class="lineNum">     425 </span>            :          *</a>
<a name="426"><span class="lineNum">     426 </span>            :          * Vertical blanking IRQ parameters, passed to registered handlers when</a>
<a name="427"><span class="lineNum">     427 </span>            :          * triggered.</a>
<a name="428"><span class="lineNum">     428 </span>            :          */</a>
<a name="429"><span class="lineNum">     429 </span>            :         struct common_irq_params</a>
<a name="430"><span class="lineNum">     430 </span>            :         vblank_params[DC_IRQ_SOURCE_VBLANK6 - DC_IRQ_SOURCE_VBLANK1 + 1];</a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span>            :         /**</a>
<a name="433"><span class="lineNum">     433 </span>            :          * @vline0_params:</a>
<a name="434"><span class="lineNum">     434 </span>            :          *</a>
<a name="435"><span class="lineNum">     435 </span>            :          * OTG vertical interrupt0 IRQ parameters, passed to registered</a>
<a name="436"><span class="lineNum">     436 </span>            :          * handlers when triggered.</a>
<a name="437"><span class="lineNum">     437 </span>            :          */</a>
<a name="438"><span class="lineNum">     438 </span>            :         struct common_irq_params</a>
<a name="439"><span class="lineNum">     439 </span>            :         vline0_params[DC_IRQ_SOURCE_DC6_VLINE0 - DC_IRQ_SOURCE_DC1_VLINE0 + 1];</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            :         /**</a>
<a name="442"><span class="lineNum">     442 </span>            :          * @vupdate_params:</a>
<a name="443"><span class="lineNum">     443 </span>            :          *</a>
<a name="444"><span class="lineNum">     444 </span>            :          * Vertical update IRQ parameters, passed to registered handlers when</a>
<a name="445"><span class="lineNum">     445 </span>            :          * triggered.</a>
<a name="446"><span class="lineNum">     446 </span>            :          */</a>
<a name="447"><span class="lineNum">     447 </span>            :         struct common_irq_params</a>
<a name="448"><span class="lineNum">     448 </span>            :         vupdate_params[DC_IRQ_SOURCE_VUPDATE6 - DC_IRQ_SOURCE_VUPDATE1 + 1];</a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span>            :         /**</a>
<a name="451"><span class="lineNum">     451 </span>            :          * @dmub_trace_params:</a>
<a name="452"><span class="lineNum">     452 </span>            :          *</a>
<a name="453"><span class="lineNum">     453 </span>            :          * DMUB trace event IRQ parameters, passed to registered handlers when</a>
<a name="454"><span class="lineNum">     454 </span>            :          * triggered.</a>
<a name="455"><span class="lineNum">     455 </span>            :          */</a>
<a name="456"><span class="lineNum">     456 </span>            :         struct common_irq_params</a>
<a name="457"><span class="lineNum">     457 </span>            :         dmub_trace_params[1];</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span>            :         struct common_irq_params</a>
<a name="460"><span class="lineNum">     460 </span>            :         dmub_outbox_params[1];</a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span>            :         spinlock_t irq_handler_list_table_lock;</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span>            :         struct backlight_device *backlight_dev[AMDGPU_DM_MAX_NUM_EDP];</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span>            :         const struct dc_link *backlight_link[AMDGPU_DM_MAX_NUM_EDP];</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            :         uint8_t num_of_edps;</a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            :         struct amdgpu_dm_backlight_caps backlight_caps[AMDGPU_DM_MAX_NUM_EDP];</a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span>            :         struct mod_freesync *freesync_module;</a>
<a name="473"><span class="lineNum">     473 </span>            : #ifdef CONFIG_DRM_AMD_DC_HDCP</a>
<a name="474"><span class="lineNum">     474 </span>            :         struct hdcp_workqueue *hdcp_workqueue;</a>
<a name="475"><span class="lineNum">     475 </span>            : #endif</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            :         /**</a>
<a name="478"><span class="lineNum">     478 </span>            :          * @vblank_control_workqueue:</a>
<a name="479"><span class="lineNum">     479 </span>            :          *</a>
<a name="480"><span class="lineNum">     480 </span>            :          * Deferred work for vblank control events.</a>
<a name="481"><span class="lineNum">     481 </span>            :          */</a>
<a name="482"><span class="lineNum">     482 </span>            :         struct workqueue_struct *vblank_control_workqueue;</a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span>            :         struct drm_atomic_state *cached_state;</a>
<a name="485"><span class="lineNum">     485 </span>            :         struct dc_state *cached_dc_state;</a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<a name="487"><span class="lineNum">     487 </span>            :         struct dm_compressor_info compressor;</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span>            :         const struct firmware *fw_dmcu;</a>
<a name="490"><span class="lineNum">     490 </span>            :         uint32_t dmcu_fw_version;</a>
<a name="491"><span class="lineNum">     491 </span>            :         /**</a>
<a name="492"><span class="lineNum">     492 </span>            :          * @soc_bounding_box:</a>
<a name="493"><span class="lineNum">     493 </span>            :          *</a>
<a name="494"><span class="lineNum">     494 </span>            :          * gpu_info FW provided soc bounding box struct or 0 if not</a>
<a name="495"><span class="lineNum">     495 </span>            :          * available in FW</a>
<a name="496"><span class="lineNum">     496 </span>            :          */</a>
<a name="497"><span class="lineNum">     497 </span>            :         const struct gpu_info_soc_bounding_box_v1_0 *soc_bounding_box;</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span>            :         /**</a>
<a name="500"><span class="lineNum">     500 </span>            :          * @active_vblank_irq_count:</a>
<a name="501"><span class="lineNum">     501 </span>            :          *</a>
<a name="502"><span class="lineNum">     502 </span>            :          * number of currently active vblank irqs</a>
<a name="503"><span class="lineNum">     503 </span>            :          */</a>
<a name="504"><span class="lineNum">     504 </span>            :         uint32_t active_vblank_irq_count;</a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span>            : #if defined(CONFIG_DRM_AMD_SECURE_DISPLAY)</a>
<a name="507"><span class="lineNum">     507 </span>            :         /**</a>
<a name="508"><span class="lineNum">     508 </span>            :          * @crc_rd_wrk:</a>
<a name="509"><span class="lineNum">     509 </span>            :          *</a>
<a name="510"><span class="lineNum">     510 </span>            :          * Work to be executed in a separate thread to communicate with PSP.</a>
<a name="511"><span class="lineNum">     511 </span>            :          */</a>
<a name="512"><span class="lineNum">     512 </span>            :         struct crc_rd_work *crc_rd_wrk;</a>
<a name="513"><span class="lineNum">     513 </span>            : #endif</a>
<a name="514"><span class="lineNum">     514 </span>            :         /**</a>
<a name="515"><span class="lineNum">     515 </span>            :          * @hpd_rx_offload_wq:</a>
<a name="516"><span class="lineNum">     516 </span>            :          *</a>
<a name="517"><span class="lineNum">     517 </span>            :          * Work queue to offload works of hpd_rx_irq</a>
<a name="518"><span class="lineNum">     518 </span>            :          */</a>
<a name="519"><span class="lineNum">     519 </span>            :         struct hpd_rx_irq_offload_work_queue *hpd_rx_offload_wq;</a>
<a name="520"><span class="lineNum">     520 </span>            :         /**</a>
<a name="521"><span class="lineNum">     521 </span>            :          * @mst_encoders:</a>
<a name="522"><span class="lineNum">     522 </span>            :          *</a>
<a name="523"><span class="lineNum">     523 </span>            :          * fake encoders used for DP MST.</a>
<a name="524"><span class="lineNum">     524 </span>            :          */</a>
<a name="525"><span class="lineNum">     525 </span>            :         struct amdgpu_encoder mst_encoders[AMDGPU_DM_MAX_CRTC];</a>
<a name="526"><span class="lineNum">     526 </span>            :         bool force_timing_sync;</a>
<a name="527"><span class="lineNum">     527 </span>            :         bool disable_hpd_irq;</a>
<a name="528"><span class="lineNum">     528 </span>            :         bool dmcub_trace_event_en;</a>
<a name="529"><span class="lineNum">     529 </span>            :         /**</a>
<a name="530"><span class="lineNum">     530 </span>            :          * @da_list:</a>
<a name="531"><span class="lineNum">     531 </span>            :          *</a>
<a name="532"><span class="lineNum">     532 </span>            :          * DAL fb memory allocation list, for communication with SMU.</a>
<a name="533"><span class="lineNum">     533 </span>            :          */</a>
<a name="534"><span class="lineNum">     534 </span>            :         struct list_head da_list;</a>
<a name="535"><span class="lineNum">     535 </span>            :         struct completion dmub_aux_transfer_done;</a>
<a name="536"><span class="lineNum">     536 </span>            :         struct workqueue_struct *delayed_hpd_wq;</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            :         /**</a>
<a name="539"><span class="lineNum">     539 </span>            :          * @brightness:</a>
<a name="540"><span class="lineNum">     540 </span>            :          *</a>
<a name="541"><span class="lineNum">     541 </span>            :          * cached backlight values.</a>
<a name="542"><span class="lineNum">     542 </span>            :          */</a>
<a name="543"><span class="lineNum">     543 </span>            :         u32 brightness[AMDGPU_DM_MAX_NUM_EDP];</a>
<a name="544"><span class="lineNum">     544 </span>            :         /**</a>
<a name="545"><span class="lineNum">     545 </span>            :          * @actual_brightness:</a>
<a name="546"><span class="lineNum">     546 </span>            :          *</a>
<a name="547"><span class="lineNum">     547 </span>            :          * last successfully applied backlight values.</a>
<a name="548"><span class="lineNum">     548 </span>            :          */</a>
<a name="549"><span class="lineNum">     549 </span>            :         u32 actual_brightness[AMDGPU_DM_MAX_NUM_EDP];</a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span>            :         /**</a>
<a name="552"><span class="lineNum">     552 </span>            :          * @aux_hpd_discon_quirk:</a>
<a name="553"><span class="lineNum">     553 </span>            :          *</a>
<a name="554"><span class="lineNum">     554 </span>            :          * quirk for hpd discon while aux is on-going.</a>
<a name="555"><span class="lineNum">     555 </span>            :          * occurred on certain intel platform</a>
<a name="556"><span class="lineNum">     556 </span>            :          */</a>
<a name="557"><span class="lineNum">     557 </span>            :         bool aux_hpd_discon_quirk;</a>
<a name="558"><span class="lineNum">     558 </span>            : };</a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            : enum dsc_clock_force_state {</a>
<a name="561"><span class="lineNum">     561 </span>            :         DSC_CLK_FORCE_DEFAULT = 0,</a>
<a name="562"><span class="lineNum">     562 </span>            :         DSC_CLK_FORCE_ENABLE,</a>
<a name="563"><span class="lineNum">     563 </span>            :         DSC_CLK_FORCE_DISABLE,</a>
<a name="564"><span class="lineNum">     564 </span>            : };</a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span>            : struct dsc_preferred_settings {</a>
<a name="567"><span class="lineNum">     567 </span>            :         enum dsc_clock_force_state dsc_force_enable;</a>
<a name="568"><span class="lineNum">     568 </span>            :         uint32_t dsc_num_slices_v;</a>
<a name="569"><span class="lineNum">     569 </span>            :         uint32_t dsc_num_slices_h;</a>
<a name="570"><span class="lineNum">     570 </span>            :         uint32_t dsc_bits_per_pixel;</a>
<a name="571"><span class="lineNum">     571 </span>            :         bool dsc_force_disable_passthrough;</a>
<a name="572"><span class="lineNum">     572 </span>            : };</a>
<a name="573"><span class="lineNum">     573 </span>            : </a>
<a name="574"><span class="lineNum">     574 </span>            : enum mst_progress_status {</a>
<a name="575"><span class="lineNum">     575 </span>            :         MST_STATUS_DEFAULT = 0,</a>
<a name="576"><span class="lineNum">     576 </span>            :         MST_PROBE = BIT(0),</a>
<a name="577"><span class="lineNum">     577 </span>            :         MST_REMOTE_EDID = BIT(1),</a>
<a name="578"><span class="lineNum">     578 </span>            :         MST_ALLOCATE_NEW_PAYLOAD = BIT(2),</a>
<a name="579"><span class="lineNum">     579 </span>            :         MST_CLEAR_ALLOCATED_PAYLOAD = BIT(3),</a>
<a name="580"><span class="lineNum">     580 </span>            : };</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            : struct amdgpu_dm_connector {</a>
<a name="583"><span class="lineNum">     583 </span>            : </a>
<a name="584"><span class="lineNum">     584 </span>            :         struct drm_connector base;</a>
<a name="585"><span class="lineNum">     585 </span>            :         uint32_t connector_id;</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span>            :         /* we need to mind the EDID between detect</a>
<a name="588"><span class="lineNum">     588 </span>            :            and get modes due to analog/digital/tvencoder */</a>
<a name="589"><span class="lineNum">     589 </span>            :         struct edid *edid;</a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span>            :         /* shared with amdgpu */</a>
<a name="592"><span class="lineNum">     592 </span>            :         struct amdgpu_hpd hpd;</a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span>            :         /* number of modes generated from EDID at 'dc_sink' */</a>
<a name="595"><span class="lineNum">     595 </span>            :         int num_modes;</a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span>            :         /* The 'old' sink - before an HPD.</a>
<a name="598"><span class="lineNum">     598 </span>            :          * The 'current' sink is in dc_link-&gt;sink. */</a>
<a name="599"><span class="lineNum">     599 </span>            :         struct dc_sink *dc_sink;</a>
<a name="600"><span class="lineNum">     600 </span>            :         struct dc_link *dc_link;</a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span>            :         /**</a>
<a name="603"><span class="lineNum">     603 </span>            :          * @dc_em_sink: Reference to the emulated (virtual) sink.</a>
<a name="604"><span class="lineNum">     604 </span>            :          */</a>
<a name="605"><span class="lineNum">     605 </span>            :         struct dc_sink *dc_em_sink;</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            :         /* DM only */</a>
<a name="608"><span class="lineNum">     608 </span>            :         struct drm_dp_mst_topology_mgr mst_mgr;</a>
<a name="609"><span class="lineNum">     609 </span>            :         struct amdgpu_dm_dp_aux dm_dp_aux;</a>
<a name="610"><span class="lineNum">     610 </span>            :         struct drm_dp_mst_port *port;</a>
<a name="611"><span class="lineNum">     611 </span>            :         struct amdgpu_dm_connector *mst_port;</a>
<a name="612"><span class="lineNum">     612 </span>            :         struct drm_dp_aux *dsc_aux;</a>
<a name="613"><span class="lineNum">     613 </span>            :         /* TODO see if we can merge with ddc_bus or make a dm_connector */</a>
<a name="614"><span class="lineNum">     614 </span>            :         struct amdgpu_i2c_adapter *i2c;</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span>            :         /* Monitor range limits */</a>
<a name="617"><span class="lineNum">     617 </span>            :         /**</a>
<a name="618"><span class="lineNum">     618 </span>            :          * @min_vfreq: Minimal frequency supported by the display in Hz. This</a>
<a name="619"><span class="lineNum">     619 </span>            :          * value is set to zero when there is no FreeSync support.</a>
<a name="620"><span class="lineNum">     620 </span>            :          */</a>
<a name="621"><span class="lineNum">     621 </span>            :         int min_vfreq;</a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span>            :         /**</a>
<a name="624"><span class="lineNum">     624 </span>            :          * @max_vfreq: Maximum frequency supported by the display in Hz. This</a>
<a name="625"><span class="lineNum">     625 </span>            :          * value is set to zero when there is no FreeSync support.</a>
<a name="626"><span class="lineNum">     626 </span>            :          */</a>
<a name="627"><span class="lineNum">     627 </span>            :         int max_vfreq ;</a>
<a name="628"><span class="lineNum">     628 </span>            :         int pixel_clock_mhz;</a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span>            :         /* Audio instance - protected by audio_lock. */</a>
<a name="631"><span class="lineNum">     631 </span>            :         int audio_inst;</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            :         struct mutex hpd_lock;</a>
<a name="634"><span class="lineNum">     634 </span>            : </a>
<a name="635"><span class="lineNum">     635 </span>            :         bool fake_enable;</a>
<a name="636"><span class="lineNum">     636 </span>            : #ifdef CONFIG_DEBUG_FS</a>
<a name="637"><span class="lineNum">     637 </span>            :         uint32_t debugfs_dpcd_address;</a>
<a name="638"><span class="lineNum">     638 </span>            :         uint32_t debugfs_dpcd_size;</a>
<a name="639"><span class="lineNum">     639 </span>            : #endif</a>
<a name="640"><span class="lineNum">     640 </span>            :         bool force_yuv420_output;</a>
<a name="641"><span class="lineNum">     641 </span>            :         struct dsc_preferred_settings dsc_settings;</a>
<a name="642"><span class="lineNum">     642 </span>            :         union dp_downstream_port_present mst_downstream_port_present;</a>
<a name="643"><span class="lineNum">     643 </span>            :         /* Cached display modes */</a>
<a name="644"><span class="lineNum">     644 </span>            :         struct drm_display_mode freesync_vid_base;</a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span>            :         int psr_skip_count;</a>
<a name="647"><span class="lineNum">     647 </span>            : </a>
<a name="648"><span class="lineNum">     648 </span>            :         /* Record progress status of mst*/</a>
<a name="649"><span class="lineNum">     649 </span>            :         uint8_t mst_status;</a>
<a name="650"><span class="lineNum">     650 </span>            : };</a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span>            : static inline void amdgpu_dm_set_mst_status(uint8_t *status,</a>
<a name="653"><span class="lineNum">     653 </span>            :                 uint8_t flags, bool set)</a>
<a name="654"><span class="lineNum">     654 </span>            : {</a>
<a name="655"><span class="lineNum">     655 </span>            :         if (set)</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 *status |= flags;</span></a>
<a name="657"><span class="lineNum">     657 </span>            :         else</a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :                 *status &amp;= ~flags;</span></a>
<a name="659"><span class="lineNum">     659 </span>            : }</a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span>            : #define to_amdgpu_dm_connector(x) container_of(x, struct amdgpu_dm_connector, base)</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            : extern const struct amdgpu_ip_block_version dm_ip_block;</a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span>            : struct dm_plane_state {</a>
<a name="666"><span class="lineNum">     666 </span>            :         struct drm_plane_state base;</a>
<a name="667"><span class="lineNum">     667 </span>            :         struct dc_plane_state *dc_state;</a>
<a name="668"><span class="lineNum">     668 </span>            : };</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span>            : struct dm_crtc_state {</a>
<a name="671"><span class="lineNum">     671 </span>            :         struct drm_crtc_state base;</a>
<a name="672"><span class="lineNum">     672 </span>            :         struct dc_stream_state *stream;</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span>            :         bool cm_has_degamma;</a>
<a name="675"><span class="lineNum">     675 </span>            :         bool cm_is_degamma_srgb;</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span>            :         bool mpo_requested;</a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span>            :         int update_type;</a>
<a name="680"><span class="lineNum">     680 </span>            :         int active_planes;</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            :         int crc_skip_count;</a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            :         bool freesync_timing_changed;</a>
<a name="685"><span class="lineNum">     685 </span>            :         bool freesync_vrr_info_changed;</a>
<a name="686"><span class="lineNum">     686 </span>            : </a>
<a name="687"><span class="lineNum">     687 </span>            :         bool dsc_force_changed;</a>
<a name="688"><span class="lineNum">     688 </span>            :         bool vrr_supported;</a>
<a name="689"><span class="lineNum">     689 </span>            :         struct mod_freesync_config freesync_config;</a>
<a name="690"><span class="lineNum">     690 </span>            :         struct dc_info_packet vrr_infopacket;</a>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<a name="692"><span class="lineNum">     692 </span>            :         int abm_level;</a>
<a name="693"><span class="lineNum">     693 </span>            : };</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span>            : #define to_dm_crtc_state(x) container_of(x, struct dm_crtc_state, base)</a>
<a name="696"><span class="lineNum">     696 </span>            : </a>
<a name="697"><span class="lineNum">     697 </span>            : struct dm_atomic_state {</a>
<a name="698"><span class="lineNum">     698 </span>            :         struct drm_private_state base;</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            :         struct dc_state *context;</a>
<a name="701"><span class="lineNum">     701 </span>            : };</a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span>            : #define to_dm_atomic_state(x) container_of(x, struct dm_atomic_state, base)</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span>            : struct dm_connector_state {</a>
<a name="706"><span class="lineNum">     706 </span>            :         struct drm_connector_state base;</a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span>            :         enum amdgpu_rmx_type scaling;</a>
<a name="709"><span class="lineNum">     709 </span>            :         uint8_t underscan_vborder;</a>
<a name="710"><span class="lineNum">     710 </span>            :         uint8_t underscan_hborder;</a>
<a name="711"><span class="lineNum">     711 </span>            :         bool underscan_enable;</a>
<a name="712"><span class="lineNum">     712 </span>            :         bool freesync_capable;</a>
<a name="713"><span class="lineNum">     713 </span>            : #ifdef CONFIG_DRM_AMD_DC_HDCP</a>
<a name="714"><span class="lineNum">     714 </span>            :         bool update_hdcp;</a>
<a name="715"><span class="lineNum">     715 </span>            : #endif</a>
<a name="716"><span class="lineNum">     716 </span>            :         uint8_t abm_level;</a>
<a name="717"><span class="lineNum">     717 </span>            :         int vcpi_slots;</a>
<a name="718"><span class="lineNum">     718 </span>            :         uint64_t pbn;</a>
<a name="719"><span class="lineNum">     719 </span>            : };</a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            : /**</a>
<a name="722"><span class="lineNum">     722 </span>            :  * struct amdgpu_hdmi_vsdb_info - Keep track of the VSDB info</a>
<a name="723"><span class="lineNum">     723 </span>            :  *</a>
<a name="724"><span class="lineNum">     724 </span>            :  * AMDGPU supports FreeSync over HDMI by using the VSDB section, and this</a>
<a name="725"><span class="lineNum">     725 </span>            :  * struct is useful to keep track of the display-specific information about</a>
<a name="726"><span class="lineNum">     726 </span>            :  * FreeSync.</a>
<a name="727"><span class="lineNum">     727 </span>            :  */</a>
<a name="728"><span class="lineNum">     728 </span>            : struct amdgpu_hdmi_vsdb_info {</a>
<a name="729"><span class="lineNum">     729 </span>            :         /**</a>
<a name="730"><span class="lineNum">     730 </span>            :          * @amd_vsdb_version: Vendor Specific Data Block Version, should be</a>
<a name="731"><span class="lineNum">     731 </span>            :          * used to determine which Vendor Specific InfoFrame (VSIF) to send.</a>
<a name="732"><span class="lineNum">     732 </span>            :          */</a>
<a name="733"><span class="lineNum">     733 </span>            :         unsigned int amd_vsdb_version;</a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span>            :         /**</a>
<a name="736"><span class="lineNum">     736 </span>            :          * @freesync_supported: FreeSync Supported.</a>
<a name="737"><span class="lineNum">     737 </span>            :          */</a>
<a name="738"><span class="lineNum">     738 </span>            :         bool freesync_supported;</a>
<a name="739"><span class="lineNum">     739 </span>            : </a>
<a name="740"><span class="lineNum">     740 </span>            :         /**</a>
<a name="741"><span class="lineNum">     741 </span>            :          * @min_refresh_rate_hz: FreeSync Minimum Refresh Rate in Hz.</a>
<a name="742"><span class="lineNum">     742 </span>            :          */</a>
<a name="743"><span class="lineNum">     743 </span>            :         unsigned int min_refresh_rate_hz;</a>
<a name="744"><span class="lineNum">     744 </span>            : </a>
<a name="745"><span class="lineNum">     745 </span>            :         /**</a>
<a name="746"><span class="lineNum">     746 </span>            :          * @max_refresh_rate_hz: FreeSync Maximum Refresh Rate in Hz</a>
<a name="747"><span class="lineNum">     747 </span>            :          */</a>
<a name="748"><span class="lineNum">     748 </span>            :         unsigned int max_refresh_rate_hz;</a>
<a name="749"><span class="lineNum">     749 </span>            : };</a>
<a name="750"><span class="lineNum">     750 </span>            : </a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span>            : #define to_dm_connector_state(x)\</a>
<a name="753"><span class="lineNum">     753 </span>            :         container_of((x), struct dm_connector_state, base)</a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span>            : void amdgpu_dm_connector_funcs_reset(struct drm_connector *connector);</a>
<a name="756"><span class="lineNum">     756 </span>            : struct drm_connector_state *</a>
<a name="757"><span class="lineNum">     757 </span>            : amdgpu_dm_connector_atomic_duplicate_state(struct drm_connector *connector);</a>
<a name="758"><span class="lineNum">     758 </span>            : int amdgpu_dm_connector_atomic_set_property(struct drm_connector *connector,</a>
<a name="759"><span class="lineNum">     759 </span>            :                                             struct drm_connector_state *state,</a>
<a name="760"><span class="lineNum">     760 </span>            :                                             struct drm_property *property,</a>
<a name="761"><span class="lineNum">     761 </span>            :                                             uint64_t val);</a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span>            : int amdgpu_dm_connector_atomic_get_property(struct drm_connector *connector,</a>
<a name="764"><span class="lineNum">     764 </span>            :                                             const struct drm_connector_state *state,</a>
<a name="765"><span class="lineNum">     765 </span>            :                                             struct drm_property *property,</a>
<a name="766"><span class="lineNum">     766 </span>            :                                             uint64_t *val);</a>
<a name="767"><span class="lineNum">     767 </span>            : </a>
<a name="768"><span class="lineNum">     768 </span>            : int amdgpu_dm_get_encoder_crtc_mask(struct amdgpu_device *adev);</a>
<a name="769"><span class="lineNum">     769 </span>            : </a>
<a name="770"><span class="lineNum">     770 </span>            : void amdgpu_dm_connector_init_helper(struct amdgpu_display_manager *dm,</a>
<a name="771"><span class="lineNum">     771 </span>            :                                      struct amdgpu_dm_connector *aconnector,</a>
<a name="772"><span class="lineNum">     772 </span>            :                                      int connector_type,</a>
<a name="773"><span class="lineNum">     773 </span>            :                                      struct dc_link *link,</a>
<a name="774"><span class="lineNum">     774 </span>            :                                      int link_index);</a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span>            : enum drm_mode_status amdgpu_dm_connector_mode_valid(struct drm_connector *connector,</a>
<a name="777"><span class="lineNum">     777 </span>            :                                    struct drm_display_mode *mode);</a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span>            : void dm_restore_drm_connector_state(struct drm_device *dev,</a>
<a name="780"><span class="lineNum">     780 </span>            :                                     struct drm_connector *connector);</a>
<a name="781"><span class="lineNum">     781 </span>            : </a>
<a name="782"><span class="lineNum">     782 </span>            : void amdgpu_dm_update_freesync_caps(struct drm_connector *connector,</a>
<a name="783"><span class="lineNum">     783 </span>            :                                         struct edid *edid);</a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span>            : void amdgpu_dm_trigger_timing_sync(struct drm_device *dev);</a>
<a name="786"><span class="lineNum">     786 </span>            : </a>
<a name="787"><span class="lineNum">     787 </span>            : #define MAX_COLOR_LUT_ENTRIES 4096</a>
<a name="788"><span class="lineNum">     788 </span>            : /* Legacy gamm LUT users such as X doesn't like large LUT sizes */</a>
<a name="789"><span class="lineNum">     789 </span>            : #define MAX_COLOR_LEGACY_LUT_ENTRIES 256</a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            : void amdgpu_dm_init_color_mod(void);</a>
<a name="792"><span class="lineNum">     792 </span>            : int amdgpu_dm_verify_lut_sizes(const struct drm_crtc_state *crtc_state);</a>
<a name="793"><span class="lineNum">     793 </span>            : int amdgpu_dm_update_crtc_color_mgmt(struct dm_crtc_state *crtc);</a>
<a name="794"><span class="lineNum">     794 </span>            : int amdgpu_dm_update_plane_color_mgmt(struct dm_crtc_state *crtc,</a>
<a name="795"><span class="lineNum">     795 </span>            :                                       struct dc_plane_state *dc_plane_state);</a>
<a name="796"><span class="lineNum">     796 </span>            : </a>
<a name="797"><span class="lineNum">     797 </span>            : void amdgpu_dm_update_connector_after_detect(</a>
<a name="798"><span class="lineNum">     798 </span>            :                 struct amdgpu_dm_connector *aconnector);</a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span>            : extern const struct drm_encoder_helper_funcs amdgpu_dm_encoder_helper_funcs;</a>
<a name="801"><span class="lineNum">     801 </span>            : </a>
<a name="802"><span class="lineNum">     802 </span>            : int amdgpu_dm_process_dmub_aux_transfer_sync(bool is_cmd_aux,</a>
<a name="803"><span class="lineNum">     803 </span>            :                                         struct dc_context *ctx, unsigned int link_index,</a>
<a name="804"><span class="lineNum">     804 </span>            :                                         void *payload, void *operation_result);</a>
<a name="805"><span class="lineNum">     805 </span>            : </a>
<a name="806"><span class="lineNum">     806 </span>            : bool check_seamless_boot_capability(struct amdgpu_device *adev);</a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span>            : struct dc_stream_state *</a>
<a name="809"><span class="lineNum">     809 </span>            :         create_validate_stream_for_sink(struct amdgpu_dm_connector *aconnector,</a>
<a name="810"><span class="lineNum">     810 </span>            :                                         const struct drm_display_mode *drm_mode,</a>
<a name="811"><span class="lineNum">     811 </span>            :                                         const struct dm_connector_state *dm_state,</a>
<a name="812"><span class="lineNum">     812 </span>            :                                         const struct dc_stream_state *old_stream);</a>
<a name="813"><span class="lineNum">     813 </span>            : </a>
<a name="814"><span class="lineNum">     814 </span>            : int dm_atomic_get_state(struct drm_atomic_state *state,</a>
<a name="815"><span class="lineNum">     815 </span>            :                         struct dm_atomic_state **dm_state);</a>
<a name="816"><span class="lineNum">     816 </span>            : </a>
<a name="817"><span class="lineNum">     817 </span>            : struct amdgpu_dm_connector *</a>
<a name="818"><span class="lineNum">     818 </span>            : amdgpu_dm_find_first_crtc_matching_connector(struct drm_atomic_state *state,</a>
<a name="819"><span class="lineNum">     819 </span>            :                                              struct drm_crtc *crtc);</a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span>            : int convert_dc_color_depth_into_bpc(enum dc_color_depth display_color_depth);</a>
<a name="822"><span class="lineNum">     822 </span>            : #endif /* __AMDGPU_DM_H__ */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
