INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:26:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.410ns period=4.820ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[10]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.410ns period=4.820ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.820ns  (clk rise@4.820ns - clk rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.374ns (29.273%)  route 3.320ns (70.727%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.303 - 4.820 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1510, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y156        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y156        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=20, routed)          0.417     1.141    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X18Y158        LUT4 (Prop_lut4_I3_O)        0.043     1.184 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.184    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X18Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.422 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.422    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X18Y159        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.524 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[0]
                         net (fo=11, routed)          0.301     1.825    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_7
    SLICE_X19Y160        LUT3 (Prop_lut3_I0_O)        0.119     1.944 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.301     2.245    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X18Y156        LUT6 (Prop_lut6_I5_O)        0.043     2.288 f  lsq1/handshake_lsq_lsq1_core/dataReg[18]_i_3/O
                         net (fo=2, routed)           0.340     2.628    lsq1/handshake_lsq_lsq1_core/dataReg[18]_i_3_n_0
    SLICE_X19Y156        LUT5 (Prop_lut5_I2_O)        0.043     2.671 f  lsq1/handshake_lsq_lsq1_core/newY_c1[19]_i_2/O
                         net (fo=7, routed)           0.551     3.222    lsq1/handshake_lsq_lsq1_core/load2_dataOut[18]
    SLICE_X17Y161        LUT5 (Prop_lut5_I2_O)        0.043     3.265 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9/O
                         net (fo=1, routed)           0.413     3.678    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9_n_0
    SLICE_X15Y161        LUT6 (Prop_lut6_I1_O)        0.043     3.721 f  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.092     3.813    mem_controller2/read_arbiter/data/exnR[0]
    SLICE_X15Y161        LUT6 (Prop_lut6_I5_O)        0.043     3.856 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.173     4.029    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X13Y161        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.213 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.213    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.340 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.398     4.738    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X9Y163         LUT5 (Prop_lut5_I4_O)        0.130     4.868 r  lsq1/handshake_lsq_lsq1_core/X_c4_reg[10]_srl4_i_1/O
                         net (fo=1, routed)           0.334     5.202    addf0/operator/fracAdder/X_c5_reg[10]_0
    SLICE_X9Y163         FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[10]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.820     4.820 r  
                                                      0.000     4.820 r  clk (IN)
                         net (fo=1510, unset)         0.483     5.303    addf0/operator/fracAdder/clk
    SLICE_X9Y163         FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[10]_srl4_srlopt/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty           -0.035     5.267    
    SLICE_X9Y163         FDRE (Setup_fdre_C_D)       -0.019     5.248    addf0/operator/fracAdder/X_c4_reg[10]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          5.248    
                         arrival time                          -5.202    
  -------------------------------------------------------------------
                         slack                                  0.047    




