$date
	Tue Jun 20 19:42:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_4x16_tb $end
$var wire 16 ! a [15:0] $end
$var reg 1 " e $end
$var reg 3 # in [2:0] $end
$var integer 32 $ i [31:0] $end
$scope module d1 $end
$var wire 1 " e $end
$var wire 3 % in [2:0] $end
$var wire 16 & a [15:0] $end
$scope module de1 $end
$var wire 1 " e $end
$var wire 3 ' in [2:0] $end
$var wire 8 ( a [7:0] $end
$upscope $end
$scope module de2 $end
$var wire 1 ) e $end
$var wire 3 * in [2:0] $end
$var wire 8 + a [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 +
b0 *
1)
b1 (
b0 '
b100000001 &
b0 %
b0 $
b0 #
0"
b100000001 !
$end
#10
b10 (
b1000000010 !
b1000000010 &
b10 +
b1 #
b1 %
b1 '
b1 *
b1 $
#20
b100 (
b10000000100 !
b10000000100 &
b100 +
b10 #
b10 %
b10 '
b10 *
b10 $
#30
b1000 (
b100000001000 !
b100000001000 &
b1000 +
b11 #
b11 %
b11 '
b11 *
b11 $
#40
b10000 (
b1000000010000 !
b1000000010000 &
b10000 +
b100 #
b100 %
b100 '
b100 *
b100 $
#50
b100000 (
b10000000100000 !
b10000000100000 &
b100000 +
b101 #
b101 %
b101 '
b101 *
b101 $
#60
b1000000 (
b100000001000000 !
b100000001000000 &
b1000000 +
b110 #
b110 %
b110 '
b110 *
b110 $
#70
b10000000 (
b1000000010000000 !
b1000000010000000 &
b10000000 +
b111 #
b111 %
b111 '
b111 *
b111 $
#80
b1 (
b100000001 !
b100000001 &
b1 +
b0 #
b0 %
b0 '
b0 *
b1000 $
#90
b10 (
b1000000010 !
b1000000010 &
b10 +
b1 #
b1 %
b1 '
b1 *
b1001 $
#100
b100 (
b10000000100 !
b10000000100 &
b100 +
b10 #
b10 %
b10 '
b10 *
b1010 $
#110
b1000 (
b100000001000 !
b100000001000 &
b1000 +
b11 #
b11 %
b11 '
b11 *
b1011 $
#120
b10000 (
b1000000010000 !
b1000000010000 &
b10000 +
b100 #
b100 %
b100 '
b100 *
b1100 $
#130
b100000 (
b10000000100000 !
b10000000100000 &
b100000 +
b101 #
b101 %
b101 '
b101 *
b1101 $
#140
b1000000 (
b100000001000000 !
b100000001000000 &
b1000000 +
b110 #
b110 %
b110 '
b110 *
b1110 $
#150
b10000000 (
b1000000010000000 !
b1000000010000000 &
b10000000 +
b111 #
b111 %
b111 '
b111 *
b1111 $
#160
b10000 $
