INFO: [VRFC 10-2263] Analyzing Verilog file "/home/u_r_tatsu/try_synth1/project_1/project_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/u_r_tatsu/try_synth1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
