arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	crit_path_total_internal_heap_pushes	crit_path_total_internal_heap_pops	crit_path_total_external_heap_pushes	crit_path_total_external_heap_pops	crit_path_total_external_SOURCE_pushes	crit_path_total_external_SOURCE_pops	crit_path_total_internal_SOURCE_pushes	crit_path_total_internal_SOURCE_pops	crit_path_total_external_SINK_pushes	crit_path_total_external_SINK_pops	crit_path_total_internal_SINK_pushes	crit_path_total_internal_SINK_pops	crit_path_total_external_IPIN_pushes	crit_path_total_external_IPIN_pops	crit_path_total_internal_IPIN_pushes	crit_path_total_internal_IPIN_pops	crit_path_total_external_OPIN_pushes	crit_path_total_external_OPIN_pops	crit_path_total_internal_OPIN_pushes	crit_path_total_internal_OPIN_pops	crit_path_total_external_CHANX_pushes	crit_path_total_external_CHANX_pops	crit_path_total_internal_CHANX_pushes	crit_path_total_internal_CHANX_pops	crit_path_total_external_CHANY_pushes	crit_path_total_external_CHANY_pops	crit_path_total_internal_CHANY_pushes	crit_path_total_internal_CHANY_pops	crit_path_rt_node_SOURCE_pushes	crit_path_rt_node_SINK_pushes	crit_path_rt_node_IPIN_pushes	crit_path_rt_node_OPIN_pushes	crit_path_rt_node_CHANX_pushes	crit_path_rt_node_CHANY_pushes	crit_path_adding_all_rt	crit_path_adding_high_fanout_rt	crit_path_total_number_of_adding_all_rt_from_calling_high_fanout_rt	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_dedicated_network	409.12	vpr	664.79 MiB		10.84	608164	-1	-1	2	0.13	-1	-1	36900	-1	-1	29	311	15	0	success	9438425-dirty	release IPO VTR_ASSERT_LEVEL=3 sanitizers	GNU 9.4.0 on Linux-5.10.35-v8 x86_64	2023-03-13T17:39:26	gh-actions-runner-vtr-auto-spawned14	/root/vtr-verilog-to-routing/vtr-verilog-to-routing	680740	311	156	1019	1160	1	965	511	28	28	784	memory	auto	532.0 MiB	33.17	7922	650.8 MiB	44.19	0.46	4.6089	-3213.93	-4.6089	4.6089	40.95	0.0987928	0.0920181	10.5579	9.83391	38	14790	13	4.25198e+07	9.78293e+06	2.06185e+06	2629.91	148.35	35.251	33.4968	78047	421269	-1	13615	14	2730	3088	2816819	1059239	0	0	2816819	1059239	3088	2863	0	0	72582	71890	0	0	74258	72962	0	0	3129	2897	0	0	1337182	451583	0	0	1326580	457044	0	0	3088	0	0	358	2461	1957	10674	0	0	4.92158	4.92158	-4313.29	-4.92158	-517.565	-1.52302	2.60823e+06	3326.82	4.66	34.44	18.78	-1	-1	4.66	3.30951	3.17117	15	950	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_dedicated_network	405.83	vpr	659.86 MiB		10.92	608100	-1	-1	2	0.11	-1	-1	36800	-1	-1	29	311	15	0	success	9438425-dirty	release IPO VTR_ASSERT_LEVEL=3 sanitizers	GNU 9.4.0 on Linux-5.10.35-v8 x86_64	2023-03-13T17:39:26	gh-actions-runner-vtr-auto-spawned14	/root/vtr-verilog-to-routing/vtr-verilog-to-routing	675700	311	156	1019	1160	1	965	511	28	28	784	memory	auto	532.0 MiB	33.28	7998	651.0 MiB	41.53	0.44	4.42331	-3552.65	-4.42331	4.42331	41.72	0.0994619	0.092716	9.94116	9.2722	40	14921	13	4.25198e+07	9.78293e+06	2.19000e+06	2793.37	145.84	34.6248	32.9266	78831	446382	-1	13959	12	2660	3055	2441816	674724	0	0	2441816	674724	3055	2843	0	0	84118	83308	0	0	85729	84612	0	0	3114	2902	0	0	1145247	249285	0	0	1120553	251774	0	0	3055	0	0	400	3776	2479	13316	0	0	4.92126	4.92126	-4318.28	-4.92126	-160.648	-1.27259	2.74289e+06	3498.59	4.91	33.93	19.25	-1	-1	4.91	2.94712	2.82172	15	950	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_dedicated_network	430.70	vpr	657.39 MiB		10.87	608212	-1	-1	2	0.12	-1	-1	36856	-1	-1	29	311	15	0	success	9438425-dirty	release IPO VTR_ASSERT_LEVEL=3 sanitizers	GNU 9.4.0 on Linux-5.10.35-v8 x86_64	2023-03-13T17:39:26	gh-actions-runner-vtr-auto-spawned14	/root/vtr-verilog-to-routing/vtr-verilog-to-routing	673164	311	156	1019	1160	1	965	511	28	28	784	memory	auto	531.8 MiB	33.31	7927	650.8 MiB	44.10	0.48	4.61659	-3301.58	-4.61659	4.61659	40.83	0.100091	0.0931398	10.5463	9.814	38	16791	18	4.25198e+07	9.78293e+06	2.05729e+06	2624.09	162.99	36.299	34.4889	78047	421435	-1	15347	14	2809	3171	6777068	4985672	0	0	6777068	4985672	3171	2965	0	0	80768	80059	0	0	83087	81540	0	0	3199	3015	0	0	3279863	2366958	0	0	3326980	2451135	0	0	3171	0	0	362	8907	2097	17757	0	0	5.61129	5.61129	-4499.81	-5.61129	-1668.73	-3.47306	2.60365e+06	3320.98	4.46	40.96	18.89	-1	-1	4.46	3.22373	3.09314	15	950	
