<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1576</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1576-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1576.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-296&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:203px;white-space:nowrap" class="ft02">25</p>
<p style="position:absolute;top:189px;left:545px;white-space:nowrap" class="ft05">ENABLE_PEBS_MY_THR&#160;(R/W)<br/>Enables PEBS for the target&#160;logical processor&#160;</p>
<p style="position:absolute;top:226px;left:545px;white-space:nowrap" class="ft05">when set; disables PEBS&#160;when&#160;clear (default).&#160;<br/>Se<a href="˛ˇ">e Section&#160;18.13.3, ‚ÄúIA32_PEBS_ENABLE MSR,‚Äù&#160;</a></p>
<p style="position:absolute;top:263px;left:545px;white-space:nowrap" class="ft06">for an explanation of&#160;the target&#160;logical processor.&#160;<br/>This&#160;bit is called&#160;ENABLE_PEBS in&#160;IA-32&#160;</p>
<p style="position:absolute;top:301px;left:545px;white-space:nowrap" class="ft02">processors that&#160;do&#160;not support Intel Hyper-</p>
<p style="position:absolute;top:317px;left:545px;white-space:nowrap" class="ft02">Threading Technology.</p>
<p style="position:absolute;top:342px;left:203px;white-space:nowrap" class="ft02">26</p>
<p style="position:absolute;top:342px;left:545px;white-space:nowrap" class="ft05">ENABLE_PEBS_OTH_THR&#160;(R/W)<br/>Enables PEBS for the target&#160;logical processor&#160;</p>
<p style="position:absolute;top:379px;left:545px;white-space:nowrap" class="ft05">when set; disables PEBS&#160;when&#160;clear (default).<br/>Se<a href="˛ˇ">e Section&#160;18.13.3, ‚ÄúIA32_PEBS_ENABLE MSR,‚Äù&#160;</a></p>
<p style="position:absolute;top:417px;left:545px;white-space:nowrap" class="ft05">for an explanation of&#160;the target&#160;logical processor.&#160;<br/>This bit is&#160;reserved&#160;for IA-32 processors&#160;that&#160;do&#160;</p>
<p style="position:absolute;top:454px;left:545px;white-space:nowrap" class="ft02">not support Intel Hyper-Threading Technology.</p>
<p style="position:absolute;top:478px;left:203px;white-space:nowrap" class="ft02">63:27</p>
<p style="position:absolute;top:478px;left:545px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:502px;left:78px;white-space:nowrap" class="ft02">3F2H</p>
<p style="position:absolute;top:502px;left:130px;white-space:nowrap" class="ft02">1010&#160;MSR_PEBS_MATRIX_VERT</p>
<p style="position:absolute;top:502px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:519px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:502px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:502px;left:545px;white-space:nowrap" class="ft02">Se<a href="˛ˇ">e Table&#160;19-26</a>.</p>
<p style="position:absolute;top:543px;left:78px;white-space:nowrap" class="ft02">400H</p>
<p style="position:absolute;top:543px;left:130px;white-space:nowrap" class="ft02">1024&#160;IA32_MC0_CTL</p>
<p style="position:absolute;top:543px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:559px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:543px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:543px;left:545px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:583px;left:78px;white-space:nowrap" class="ft02">401H</p>
<p style="position:absolute;top:583px;left:130px;white-space:nowrap" class="ft02">1025&#160;IA32_MC0_STATUS</p>
<p style="position:absolute;top:583px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:600px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:583px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:583px;left:545px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section&#160;15.3.2.2,&#160;‚ÄúIA32_MCi_STATUS&#160;MSRS.‚Äù</a></p>
<p style="position:absolute;top:624px;left:78px;white-space:nowrap" class="ft02">402H</p>
<p style="position:absolute;top:624px;left:130px;white-space:nowrap" class="ft02">1026&#160;IA32_MC0_ADDR</p>
<p style="position:absolute;top:624px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:640px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:624px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:624px;left:545px;white-space:nowrap" class="ft05">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.3,&#160;‚ÄúIA32_MCi_ADDR&#160;MSRs.‚Äù</a>&#160;<br/>The IA32_MC0_ADDR register is either not&#160;</p>
<p style="position:absolute;top:661px;left:545px;white-space:nowrap" class="ft02">implemented&#160;or&#160;contains&#160;no&#160;address if&#160;the&#160;ADDRV&#160;</p>
<p style="position:absolute;top:678px;left:545px;white-space:nowrap" class="ft05">flag&#160;in&#160;the IA32_MC0_STATUS register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:715px;left:545px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:732px;left:545px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:755px;left:78px;white-space:nowrap" class="ft02">403H</p>
<p style="position:absolute;top:755px;left:130px;white-space:nowrap" class="ft02">1027&#160;IA32_MC0_MISC</p>
<p style="position:absolute;top:755px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:772px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:755px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:755px;left:545px;white-space:nowrap" class="ft06">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.4, ‚ÄúIA32_MCi_MISC MSRs.‚Äù<br/></a>The IA32_MC0_MISC MSR is&#160;either not&#160;</p>
<p style="position:absolute;top:793px;left:545px;white-space:nowrap" class="ft02">implemented or does&#160;not contain&#160;additional&#160;</p>
<p style="position:absolute;top:809px;left:545px;white-space:nowrap" class="ft02">information&#160;if&#160;the&#160;MISCV&#160;flag&#160;in&#160;the&#160;</p>
<p style="position:absolute;top:826px;left:545px;white-space:nowrap" class="ft07">IA32_MC0_STATUS&#160;register is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:867px;left:545px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:883px;left:545px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:907px;left:78px;white-space:nowrap" class="ft02">404H</p>
<p style="position:absolute;top:907px;left:130px;white-space:nowrap" class="ft02">1028&#160;IA32_MC1_CTL</p>
<p style="position:absolute;top:907px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:924px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:907px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:907px;left:545px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:948px;left:78px;white-space:nowrap" class="ft02">405H</p>
<p style="position:absolute;top:948px;left:130px;white-space:nowrap" class="ft02">1029&#160;IA32_MC1_STATUS</p>
<p style="position:absolute;top:948px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:964px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:948px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:948px;left:545px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section&#160;15.3.2.2,&#160;‚ÄúIA32_MCi_STATUS&#160;MSRS.‚Äù</a></p>
<p style="position:absolute;top:100px;left:202px;white-space:nowrap" class="ft03">Table 35-41. &#160;MSRs in the Pentium¬Æ 4&#160;and Intel¬Æ Xeon¬Æ Processors&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:94px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:95px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:228px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:141px;left:224px;white-space:nowrap" class="ft02">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:124px;left:394px;white-space:nowrap" class="ft02">Model&#160;</p>
<p style="position:absolute;top:141px;left:396px;white-space:nowrap" class="ft02">Avail-</p>
<p style="position:absolute;top:157px;left:393px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:124px;left:470px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:469px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:138px;left:512px;white-space:nowrap" class="ft04"><i>1</i></p>
<p style="position:absolute;top:141px;left:643px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:81px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:135px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
