#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May  9 22:52:01 2019
# Process ID: 44464
# Current directory: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43692 D:\Projects\Hipero\svn\dev\fpga\ip_projects\semicap_engine\semicap_engine.xpr
# Log file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/vivado.log
# Journal file: D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
set_property taxonomy {/AXI_Infrastructure /FPGA_Features_and_Design/Soft_Error_Mitigation /UserIP} [ipx::current_core]
set_property taxonomy {/AXI_Infrastructure /FPGA_Features_and_Design/Soft_Error_Mitigation} [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property driver_value 31 [ipx::get_ports hw_icap_i -of_objects [ipx::current_core]]
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
set_property taxonomy {/AXI_Infrastructure /FPGA_Features_and_Design/Soft_Error_Mitigation /Partial_Reconfiguration} [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top semicap_engine [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_files -from_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.tmp/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd -to_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::infer_bus_interface hw_ip2intc_irpt xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd] -no_script -reset -force -quiet
remove_files  D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd
file delete -force D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0.vhd
export_ip_user_files -of_objects  [get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd] -no_script -reset -force -quiet
remove_files  D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd
file delete -force D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_v1_0_project/semicap_engine_v1_0_S00_AXI.vhd
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
ipx::remove_file src/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file src/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file src/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/sources_1/imports/semicap_engine_project/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::add_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_engine/semicap_engine.srcs/semicap_engine_S00_AXI.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property default_lib hipero [current_project]
set_property  ip_repo_paths  {d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine d:/Projects/Hipero/svn/FPGA/SEMICAP/Sources/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
ipx::unload_core d:/projects/hipero/svn/dev/fpga/ip_repo/semicap_engine/component.xml
ipx::open_ipxact_file {D:\projects\hipero\svn\dev\fpga\ip_repo\semicap_engine\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
