/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:56 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_H__
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_H__

/***************************************************************************
 *XPT_RAVE_TO_SCPU_L2_INTR_0_31 - Interruput 0 to 31 from Rave to SAGE
 ***************************************************************************/
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31 0x00a4ff80 /* [RO] CPU interrupt Status Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31 0x00a4ff84 /* [WO] CPU interrupt Set Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31 0x00a4ff88 /* [WO] CPU interrupt Clear Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31 0x00a4ff8c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31 0x00a4ff90 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31 0x00a4ff94 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31 0x00a4ff98 /* [RO] PCI interrupt Status Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31 0x00a4ff9c /* [WO] PCI interrupt Set Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31 0x00a4ffa0 /* [WO] PCI interrupt Clear Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31 0x00a4ffa4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31 0x00a4ffa8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31 0x00a4ffac /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS_0_31 - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_STATUS_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET_0_31 - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_SET_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_SET_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR_0_31 - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_CLEAR_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS_0_31 - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_STATUS_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET_0_31 - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_SET_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_SET_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR_0_31 - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: CPU_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS_0_31 - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_STATUS_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET_0_31 - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_SET_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_SET_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR_0_31 - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000000

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_CLEAR_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS_0_31 - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_STATUS_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET_0_31 - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_SET_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_SET_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR_0_31 - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_31_INTR [31:31] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_MASK 0x80000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_SHIFT 31
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_31_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_30_INTR [30:30] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_MASK 0x40000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_SHIFT 30
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_30_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_29_INTR [29:29] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_MASK 0x20000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_SHIFT 29
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_29_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_28_INTR [28:28] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_MASK 0x10000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_SHIFT 28
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_28_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_27_INTR [27:27] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_MASK 0x08000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_SHIFT 27
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_27_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_26_INTR [26:26] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_MASK 0x04000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_SHIFT 26
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_26_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_25_INTR [25:25] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_MASK 0x02000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_SHIFT 25
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_25_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_24_INTR [24:24] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_MASK 0x01000000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_SHIFT 24
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_24_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_23_INTR [23:23] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_MASK 0x00800000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_SHIFT 23
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_23_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_22_INTR [22:22] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_MASK 0x00400000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_SHIFT 22
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_22_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_21_INTR [21:21] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_MASK 0x00200000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_SHIFT 21
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_21_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_20_INTR [20:20] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_MASK 0x00100000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_SHIFT 20
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_20_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_19_INTR [19:19] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_MASK 0x00080000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_SHIFT 19
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_19_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_18_INTR [18:18] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_MASK 0x00040000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_SHIFT 18
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_18_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_17_INTR [17:17] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_MASK 0x00020000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_SHIFT 17
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_17_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_16_INTR [16:16] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_SHIFT 16
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_16_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_15_INTR [15:15] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_SHIFT 15
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_15_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_14_INTR [14:14] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_SHIFT 14
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_14_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_13_INTR [13:13] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_SHIFT 13
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_13_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_12_INTR [12:12] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_SHIFT 12
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_12_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_11_INTR [11:11] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_SHIFT 11
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_11_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_10_INTR [10:10] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_SHIFT 10
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_10_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_09_INTR [09:09] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_SHIFT 9
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_09_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_08_INTR [08:08] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_SHIFT 8
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_08_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_07_INTR [07:07] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_SHIFT 7
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_07_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_06_INTR [06:06] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_SHIFT 6
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_06_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_05_INTR [05:05] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_SHIFT 5
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_05_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_04_INTR [04:04] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_SHIFT 4
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_04_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_03_INTR [03:03] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_SHIFT 3
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_03_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_02_INTR [02:02] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_SHIFT 2
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_02_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_01_INTR [01:01] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_SHIFT 1
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_01_INTR_DEFAULT 0x00000001

/* XPT_RAVE_TO_SCPU_L2_INTR_0_31 :: PCI_MASK_CLEAR_0_31 :: RAVE_TO_SCPU_00_INTR [00:00] */
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_SHIFT 0
#define BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_CLEAR_0_31_RAVE_TO_SCPU_00_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_H__ */

/* End of File */
