

================================================================
== Vitis HLS Report for 'set_tile'
================================================================
* Date:           Mon Sep  1 14:40:11 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.100 us|  0.100 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_set_tile_Pipeline_init_seen_fu_140       |set_tile_Pipeline_init_seen       |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |grp_set_tile_Pipeline_copy_tile_loop_fu_148  |set_tile_Pipeline_copy_tile_loop  |       15|       15|  60.000 ns|  60.000 ns|   15|   15|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      964|      925|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       67|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      971|      992|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |grp_set_tile_Pipeline_copy_tile_loop_fu_148  |set_tile_Pipeline_copy_tile_loop  |        0|   0|  959|  879|    0|
    |grp_set_tile_Pipeline_init_seen_fu_140       |set_tile_Pipeline_init_seen       |        0|   0|    5|   46|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |        0|   0|  964|  925|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  31|          6|    1|          6|
    |m_axi_gmem1_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY   |   9|          2|    1|          2|
    |m_axi_gmem2_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem2_RREADY   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  67|         14|    5|         14|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  5|   0|    5|          0|
    |grp_set_tile_Pipeline_copy_tile_loop_fu_148_ap_start_reg  |  1|   0|    1|          0|
    |grp_set_tile_Pipeline_init_seen_fu_140_ap_start_reg       |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  7|   0|    7|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      set_tile|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      set_tile|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      set_tile|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      set_tile|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      set_tile|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      set_tile|  return value|
|ap_return_0           |  out|   96|  ap_ctrl_hs|      set_tile|  return value|
|ap_return_1           |  out|   96|  ap_ctrl_hs|      set_tile|  return value|
|ap_return_2           |  out|   96|  ap_ctrl_hs|      set_tile|  return value|
|ap_return_3           |  out|   96|  ap_ctrl_hs|      set_tile|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|col_idx               |   in|   64|     ap_none|       col_idx|        scalar|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|         gmem2|       pointer|
|a_val                 |   in|   64|     ap_none|         a_val|        scalar|
|p_read                |   in|   96|     ap_none|        p_read|        scalar|
|p_read1               |   in|   96|     ap_none|       p_read1|        scalar|
|p_read2               |   in|   96|     ap_none|       p_read2|        scalar|
|p_read3               |   in|   96|     ap_none|       p_read3|        scalar|
|tile_ref_0            |  out|    1|      ap_vld|    tile_ref_0|       pointer|
|tile_ref_0_ap_vld     |  out|    1|      ap_vld|    tile_ref_0|       pointer|
|tile_ref_1            |  out|    1|      ap_vld|    tile_ref_1|       pointer|
|tile_ref_1_ap_vld     |  out|    1|      ap_vld|    tile_ref_1|       pointer|
|tile_ref_2            |  out|    1|      ap_vld|    tile_ref_2|       pointer|
|tile_ref_2_ap_vld     |  out|    1|      ap_vld|    tile_ref_2|       pointer|
|tile_ref_3            |  out|    1|      ap_vld|    tile_ref_3|       pointer|
|tile_ref_3_ap_vld     |  out|    1|      ap_vld|    tile_ref_3|       pointer|
|pointer               |   in|   32|     ap_none|       pointer|        scalar|
|nnz                   |   in|   32|     ap_none|           nnz|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tile_3_0_loc = alloca i64 1"   --->   Operation 6 'alloca' 'tile_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tile_2_0_loc = alloca i64 1"   --->   Operation 7 'alloca' 'tile_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tile_1_0_loc = alloca i64 1"   --->   Operation 8 'alloca' 'tile_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tile_0_0_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tile_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%seen_v_loc = alloca i64 1"   --->   Operation 10 'alloca' 'seen_v_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%seen_v_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'seen_v_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%seen_v_2_loc = alloca i64 1"   --->   Operation 12 'alloca' 'seen_v_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%seen_v_3_loc = alloca i64 1"   --->   Operation 13 'alloca' 'seen_v_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @set_tile_Pipeline_init_seen, i1 %seen_v_3_loc, i1 %seen_v_2_loc, i1 %seen_v_1_loc, i1 %seen_v_loc"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 15 [1/2] (0.88ns)   --->   "%call_ln0 = call void @set_tile_Pipeline_init_seen, i1 %seen_v_3_loc, i1 %seen_v_2_loc, i1 %seen_v_1_loc, i1 %seen_v_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 16 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%pointer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pointer"   --->   Operation 17 'read' 'pointer_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_5 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read3"   --->   Operation 18 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_6 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read2"   --->   Operation 19 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_7 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read1"   --->   Operation 20 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_8 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read"   --->   Operation 21 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%a_val_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_val"   --->   Operation 22 'read' 'a_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%col_idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %col_idx"   --->   Operation 23 'read' 'col_idx_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%seen_v_3_loc_load = load i1 %seen_v_3_loc"   --->   Operation 24 'load' 'seen_v_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%seen_v_2_loc_load = load i1 %seen_v_2_loc"   --->   Operation 25 'load' 'seen_v_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%seen_v_1_loc_load = load i1 %seen_v_1_loc"   --->   Operation 26 'load' 'seen_v_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%seen_v_loc_load = load i1 %seen_v_loc"   --->   Operation 27 'load' 'seen_v_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (2.02ns)   --->   "%call_ln0 = call void @set_tile_Pipeline_copy_tile_loop, i96 %p_read_8, i96 %p_read_7, i96 %p_read_6, i96 %p_read_5, i1 %seen_v_3_loc_load, i1 %seen_v_2_loc_load, i1 %seen_v_1_loc_load, i1 %seen_v_loc_load, i1 %tile_ref_0, i64 %a_val_read, i32 %gmem2, i64 %col_idx_read, i32 %gmem1, i1 %tile_ref_3, i1 %tile_ref_2, i1 %tile_ref_1, i32 %pointer_read, i32 %nnz_read, i96 %tile_0_0_loc, i96 %tile_1_0_loc, i96 %tile_2_0_loc, i96 %tile_3_0_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 29 [1/2] (1.10ns)   --->   "%call_ln0 = call void @set_tile_Pipeline_copy_tile_loop, i96 %p_read_8, i96 %p_read_7, i96 %p_read_6, i96 %p_read_5, i1 %seen_v_3_loc_load, i1 %seen_v_2_loc_load, i1 %seen_v_1_loc_load, i1 %seen_v_loc_load, i1 %tile_ref_0, i64 %a_val_read, i32 %gmem2, i64 %col_idx_read, i32 %gmem1, i1 %tile_ref_3, i1 %tile_ref_2, i1 %tile_ref_1, i32 %pointer_read, i32 %nnz_read, i96 %tile_0_0_loc, i96 %tile_1_0_loc, i96 %tile_2_0_loc, i96 %tile_3_0_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tile_0_0_loc_load = load i96 %tile_0_0_loc"   --->   Operation 32 'load' 'tile_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tile_1_0_loc_load = load i96 %tile_1_0_loc"   --->   Operation 33 'load' 'tile_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tile_2_0_loc_load = load i96 %tile_2_0_loc"   --->   Operation 34 'load' 'tile_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tile_3_0_loc_load = load i96 %tile_3_0_loc"   --->   Operation 35 'load' 'tile_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%mrv = insertvalue i384 <undef>, i96 %tile_0_0_loc_load" [src/spmm_device_fpga.cpp:77]   --->   Operation 36 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i384 %mrv, i96 %tile_1_0_loc_load" [src/spmm_device_fpga.cpp:77]   --->   Operation 37 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i384 %mrv_1, i96 %tile_2_0_loc_load" [src/spmm_device_fpga.cpp:77]   --->   Operation 38 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i384 %mrv_2, i96 %tile_3_0_loc_load" [src/spmm_device_fpga.cpp:77]   --->   Operation 39 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln77 = ret i384 %mrv_3" [src/spmm_device_fpga.cpp:77]   --->   Operation 40 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ col_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tile_ref_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_ref_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_ref_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tile_ref_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pointer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tile_3_0_loc      (alloca       ) [ 001111]
tile_2_0_loc      (alloca       ) [ 001111]
tile_1_0_loc      (alloca       ) [ 001111]
tile_0_0_loc      (alloca       ) [ 001111]
seen_v_loc        (alloca       ) [ 011100]
seen_v_1_loc      (alloca       ) [ 011100]
seen_v_2_loc      (alloca       ) [ 011100]
seen_v_3_loc      (alloca       ) [ 011100]
call_ln0          (call         ) [ 000000]
nnz_read          (read         ) [ 000010]
pointer_read      (read         ) [ 000010]
p_read_5          (read         ) [ 000010]
p_read_6          (read         ) [ 000010]
p_read_7          (read         ) [ 000010]
p_read_8          (read         ) [ 000010]
a_val_read        (read         ) [ 000010]
col_idx_read      (read         ) [ 000010]
seen_v_3_loc_load (load         ) [ 000010]
seen_v_2_loc_load (load         ) [ 000010]
seen_v_1_loc_load (load         ) [ 000010]
seen_v_loc_load   (load         ) [ 000010]
call_ln0          (call         ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
tile_0_0_loc_load (load         ) [ 000000]
tile_1_0_loc_load (load         ) [ 000000]
tile_2_0_loc_load (load         ) [ 000000]
tile_3_0_loc_load (load         ) [ 000000]
mrv               (insertvalue  ) [ 000000]
mrv_1             (insertvalue  ) [ 000000]
mrv_2             (insertvalue  ) [ 000000]
mrv_3             (insertvalue  ) [ 000000]
ret_ln77          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tile_ref_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tile_ref_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tile_ref_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tile_ref_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pointer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointer"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="nnz">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_tile_Pipeline_init_seen"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_tile_Pipeline_copy_tile_loop"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tile_3_0_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_3_0_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tile_2_0_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_2_0_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tile_1_0_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_1_0_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tile_0_0_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_0_0_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="seen_v_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="seen_v_1_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_1_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="seen_v_2_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_2_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="seen_v_3_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_3_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="nnz_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="pointer_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pointer_read/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_5_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="96" slack="0"/>
<pin id="106" dir="0" index="1" bw="96" slack="0"/>
<pin id="107" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_6_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="96" slack="0"/>
<pin id="112" dir="0" index="1" bw="96" slack="0"/>
<pin id="113" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_7_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="96" slack="0"/>
<pin id="118" dir="0" index="1" bw="96" slack="0"/>
<pin id="119" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_8_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="96" slack="0"/>
<pin id="124" dir="0" index="1" bw="96" slack="0"/>
<pin id="125" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="a_val_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_val_read/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="col_idx_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_idx_read/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_set_tile_Pipeline_init_seen_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="146" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_set_tile_Pipeline_copy_tile_loop_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="96" slack="0"/>
<pin id="151" dir="0" index="2" bw="96" slack="0"/>
<pin id="152" dir="0" index="3" bw="96" slack="0"/>
<pin id="153" dir="0" index="4" bw="96" slack="0"/>
<pin id="154" dir="0" index="5" bw="1" slack="0"/>
<pin id="155" dir="0" index="6" bw="1" slack="0"/>
<pin id="156" dir="0" index="7" bw="1" slack="0"/>
<pin id="157" dir="0" index="8" bw="1" slack="0"/>
<pin id="158" dir="0" index="9" bw="1" slack="0"/>
<pin id="159" dir="0" index="10" bw="64" slack="0"/>
<pin id="160" dir="0" index="11" bw="32" slack="0"/>
<pin id="161" dir="0" index="12" bw="64" slack="0"/>
<pin id="162" dir="0" index="13" bw="32" slack="0"/>
<pin id="163" dir="0" index="14" bw="1" slack="0"/>
<pin id="164" dir="0" index="15" bw="1" slack="0"/>
<pin id="165" dir="0" index="16" bw="1" slack="0"/>
<pin id="166" dir="0" index="17" bw="32" slack="0"/>
<pin id="167" dir="0" index="18" bw="32" slack="0"/>
<pin id="168" dir="0" index="19" bw="96" slack="2"/>
<pin id="169" dir="0" index="20" bw="96" slack="2"/>
<pin id="170" dir="0" index="21" bw="96" slack="2"/>
<pin id="171" dir="0" index="22" bw="96" slack="2"/>
<pin id="172" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="seen_v_3_loc_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="2"/>
<pin id="190" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_3_loc_load/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="seen_v_2_loc_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2"/>
<pin id="194" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_2_loc_load/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="seen_v_1_loc_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2"/>
<pin id="198" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_1_loc_load/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="seen_v_loc_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="2"/>
<pin id="202" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_loc_load/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tile_0_0_loc_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="96" slack="4"/>
<pin id="206" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_0_0_loc_load/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tile_1_0_loc_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="96" slack="4"/>
<pin id="209" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_1_0_loc_load/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tile_2_0_loc_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="96" slack="4"/>
<pin id="212" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_2_0_loc_load/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tile_3_0_loc_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="96" slack="4"/>
<pin id="215" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_3_0_loc_load/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mrv_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="384" slack="0"/>
<pin id="218" dir="0" index="1" bw="96" slack="0"/>
<pin id="219" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mrv_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="384" slack="0"/>
<pin id="224" dir="0" index="1" bw="96" slack="0"/>
<pin id="225" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mrv_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="384" slack="0"/>
<pin id="230" dir="0" index="1" bw="96" slack="0"/>
<pin id="231" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mrv_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="384" slack="0"/>
<pin id="236" dir="0" index="1" bw="96" slack="0"/>
<pin id="237" dir="1" index="2" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tile_3_0_loc_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="96" slack="2"/>
<pin id="242" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="tile_3_0_loc "/>
</bind>
</comp>

<comp id="246" class="1005" name="tile_2_0_loc_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="96" slack="2"/>
<pin id="248" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="tile_2_0_loc "/>
</bind>
</comp>

<comp id="252" class="1005" name="tile_1_0_loc_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="96" slack="2"/>
<pin id="254" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="tile_1_0_loc "/>
</bind>
</comp>

<comp id="258" class="1005" name="tile_0_0_loc_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="96" slack="2"/>
<pin id="260" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="tile_0_0_loc "/>
</bind>
</comp>

<comp id="264" class="1005" name="seen_v_loc_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_loc "/>
</bind>
</comp>

<comp id="270" class="1005" name="seen_v_1_loc_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_1_loc "/>
</bind>
</comp>

<comp id="276" class="1005" name="seen_v_2_loc_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_2_loc "/>
</bind>
</comp>

<comp id="282" class="1005" name="seen_v_3_loc_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_3_loc "/>
</bind>
</comp>

<comp id="288" class="1005" name="nnz_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="pointer_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pointer_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="p_read_5_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="96" slack="1"/>
<pin id="300" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="303" class="1005" name="p_read_6_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="96" slack="1"/>
<pin id="305" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_read_7_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="96" slack="1"/>
<pin id="310" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="313" class="1005" name="p_read_8_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="96" slack="1"/>
<pin id="315" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="318" class="1005" name="a_val_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_val_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="col_idx_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="col_idx_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="174"><net_src comp="122" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="175"><net_src comp="116" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="176"><net_src comp="110" pin="2"/><net_sink comp="148" pin=3"/></net>

<net id="177"><net_src comp="104" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="148" pin=9"/></net>

<net id="179"><net_src comp="128" pin="2"/><net_sink comp="148" pin=10"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="148" pin=11"/></net>

<net id="181"><net_src comp="134" pin="2"/><net_sink comp="148" pin=12"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="148" pin=13"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="148" pin=14"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="148" pin=15"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="148" pin=16"/></net>

<net id="186"><net_src comp="98" pin="2"/><net_sink comp="148" pin=17"/></net>

<net id="187"><net_src comp="92" pin="2"/><net_sink comp="148" pin=18"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="148" pin=7"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="148" pin=8"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="204" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="207" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="210" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="213" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="60" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="148" pin=22"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="249"><net_src comp="64" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="148" pin=21"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="255"><net_src comp="68" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="148" pin=20"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="261"><net_src comp="72" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="148" pin=19"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="267"><net_src comp="76" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="273"><net_src comp="80" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="279"><net_src comp="84" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="285"><net_src comp="88" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="291"><net_src comp="92" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="148" pin=18"/></net>

<net id="296"><net_src comp="98" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="148" pin=17"/></net>

<net id="301"><net_src comp="104" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="306"><net_src comp="110" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="311"><net_src comp="116" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="316"><net_src comp="122" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="321"><net_src comp="128" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="148" pin=10"/></net>

<net id="326"><net_src comp="134" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="148" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: gmem2 | {}
	Port: tile_ref_0 | {3 4 }
	Port: tile_ref_1 | {3 4 }
	Port: tile_ref_2 | {3 4 }
	Port: tile_ref_3 | {3 4 }
 - Input state : 
	Port: set_tile : gmem1 | {3 4 }
	Port: set_tile : col_idx | {3 }
	Port: set_tile : gmem2 | {3 4 }
	Port: set_tile : a_val | {3 }
	Port: set_tile : p_read | {3 }
	Port: set_tile : p_read1 | {3 }
	Port: set_tile : p_read2 | {3 }
	Port: set_tile : p_read3 | {3 }
	Port: set_tile : pointer | {3 }
	Port: set_tile : nnz | {3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln77 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|   call   |    grp_set_tile_Pipeline_init_seen_fu_140   |    0    |    7    |    18   |
|          | grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  1.548  |   683   |   577   |
|----------|---------------------------------------------|---------|---------|---------|
|          |             nnz_read_read_fu_92             |    0    |    0    |    0    |
|          |           pointer_read_read_fu_98           |    0    |    0    |    0    |
|          |             p_read_5_read_fu_104            |    0    |    0    |    0    |
|   read   |             p_read_6_read_fu_110            |    0    |    0    |    0    |
|          |             p_read_7_read_fu_116            |    0    |    0    |    0    |
|          |             p_read_8_read_fu_122            |    0    |    0    |    0    |
|          |            a_val_read_read_fu_128           |    0    |    0    |    0    |
|          |           col_idx_read_read_fu_134          |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|          |                  mrv_fu_216                 |    0    |    0    |    0    |
|insertvalue|                 mrv_1_fu_222                |    0    |    0    |    0    |
|          |                 mrv_2_fu_228                |    0    |    0    |    0    |
|          |                 mrv_3_fu_234                |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |  1.548  |   690   |   595   |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| a_val_read_reg_318 |   64   |
|col_idx_read_reg_323|   64   |
|  nnz_read_reg_288  |   32   |
|  p_read_5_reg_298  |   96   |
|  p_read_6_reg_303  |   96   |
|  p_read_7_reg_308  |   96   |
|  p_read_8_reg_313  |   96   |
|pointer_read_reg_293|   32   |
|seen_v_1_loc_reg_270|    1   |
|seen_v_2_loc_reg_276|    1   |
|seen_v_3_loc_reg_282|    1   |
| seen_v_loc_reg_264 |    1   |
|tile_0_0_loc_reg_258|   96   |
|tile_1_0_loc_reg_252|   96   |
|tile_2_0_loc_reg_246|   96   |
|tile_3_0_loc_reg_240|   96   |
+--------------------+--------+
|        Total       |   964  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
| grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  p1  |   2  |  96  |   192  ||    9    |
| grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  p2  |   2  |  96  |   192  ||    9    |
| grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  p3  |   2  |  96  |   192  ||    9    |
| grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  p4  |   2  |  96  |   192  ||    9    |
| grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  p10 |   2  |  64  |   128  ||    9    |
| grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  p12 |   2  |  64  |   128  ||    9    |
| grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  p17 |   2  |  32  |   64   ||    9    |
| grp_set_tile_Pipeline_copy_tile_loop_fu_148 |  p18 |   2  |  32  |   64   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |  1152  ||  3.096  ||    72   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   690  |   595  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   964  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1654  |   667  |
+-----------+--------+--------+--------+
