Defining Wakeup Width for Efficient Dynamic Scheduling.	Aneesh Aggarwal,Manoj Franklin,Oguz Ergin	10.1109/ICCD.2004.1347895
PCAM: A Ternary CAM Optimized for Longest Prefix Matching Tasks.	Mohammad J. Akhbarizadeh,Mehrdad Nourani,Deepak S. Vijayasarathi,Poras T. Balsara	10.1109/ICCD.2004.1347890
A Depth-First-Search Controlled Gridless Incremental Routing Algorithm for VLSI Circuits.	Hasan Arslan,Shantanu Dutt	10.1109/ICCD.2004.1347905
Extending the Applicability of Parallel-Serial Scan Designs.	Baris Arslan,Ozgur Sinanoglu,Alex Orailoglu	10.1109/ICCD.2004.1347922
Reducing Issue Queue Power for Multimedia Applications using a Feedback Control Algorithm.	Yu Bai 0001,R. Iris Bahar	10.1109/ICCD.2004.1347898
Technique to Eliminate Sorting in IP Packet Forwarding Devices.	Raymond W. Baldwin,Enrico Ng	10.1109/ICCD.2004.1347977
A Novel Low-Power Scan Design Technique Using Supply Gating.	Swarup Bhunia,Hamid Mahmoodi-Meimand,Saibal Mukhopadhyay,Debjyoti Ghosh,Kaushik Roy 0001	10.1109/ICCD.2004.1347900
3D Processing Technology and Its Impact on iA32 Microprocessors.	Bryan Black,Donald Nelson,Clair Webb,Nick Samra	10.1109/ICCD.2004.1347939
On-Chip Transparent Wire Pipelining.	Mario R. Casu,Luca Macchiarulo	10.1109/ICCD.2004.1347916
Circuit-Based Preprocessing of ILP and Its Applications in Leakage Minimization and Power Estimation.	Donald Chai,Andreas Kuehlmann	10.1109/ICCD.2004.1347951
Thermal-Aware Clustered Microarchitectures.	Pedro Chaparro,José González 0002,Antonio González 0001	10.1109/ICCD.2004.1347897
I/O Clustering in Design Cost and Performance Optimization for Flip-Chip Design.	Hung-Ming Chen,I-Min Liu,Martin D. F. Wong,Muzhou Shao,Li-Da Huang	10.1109/ICCD.2004.1347978
A Flexible Data Structure for Efficient Buffer Insertion.	Ruiming Chen,Hai Zhou	10.1109/ICCD.2004.1347925
Evaluating Techniques for Exploiting Instruction Slack.	Yau Chin,John Sheu,David M. Brooks	10.1109/ICCD.2004.1347949
Graph Automorphism-Based Algorithm for Determining Symmetric Inputs.	Chen-Ling Chou,Chun-Yao Wang,Geeng-Wei Lee,Jing-Yang Jou	10.1109/ICCD.2004.1347956
Coping with The Variability of Combinational Logic Delays.	Jordi Cortadella,Alex Kondratyev,Luciano Lavagno,Christos P. Sotiriou	10.1109/ICCD.2004.1347969
Quality Improvement Methods for System-Level Stimuli Generation.	Roy Emek,Itai Jaeger,Yoav Katz,Yehuda Naveh	10.1109/ICCD.2004.1347923
Increasing Processor Performance Through Early Register Release.	Oguz Ergin,Deniz Balkan,Dmitry V. Ponomarev,Kanad Ghose	10.1109/ICCD.2004.1347965
Runtime Execution Monitoring (REM) to Detect and Prevent Malicious Code Execution.	A. Murat Fiskiran,Ruby B. Lee	10.1109/ICCD.2004.1347961
An Architecture for Fast Processing of Large Unstructured Data Sets.	Mark A. Franklin,Roger D. Chamberlain,Michael Henrichs,E. F. Berkley Shands,Jason White	10.1109/ICCD.2004.1347934
Software/Network Co-Simulation of Heterogeneous Industrial Networks Architectures.	Franco Fummi,Stefano Martini,Marco Monguzzi,Giovanni Perbellini,Massimo Poncino	10.1109/ICCD.2004.1347967
Gate Sizing and V{t} Assignment for Active-Mode Leakage Power Reduction.	Feng Gao 0017,John P. Hayes	10.1109/ICCD.2004.1347931
Static Transition Probability Analysis Under Uncertainty.	Siddharth Garg,Siddharth Tata,Ravishankar Arunachalam	10.1109/ICCD.2004.1347950
Best of Both Latency and Throughput.	Ed Grochowski,Ronny Ronen,John Paul Shen,Hong Wang 0003	10.1109/ICCD.2004.1347928
Energy Characterization of Hardware-Based Data Prefetching.	Yao Guo 0001,Saurabh Chheda,Israel Koren,C. Mani Krishna 0001,Csaba Andras Moritz	10.1109/ICCD.2004.1347971
An Automatic Test Pattern Generation Framework for Combinational Threshold Logic Networks.	Pallav Gupta,Rui Zhang,Niraj K. Jha	10.1109/ICCD.2004.1347974
An Embedded Reconfigurable SIMD DSP with Capability of Dimension-Controllable Vector Processing.	Liang Han,Jie Chen 0012,Chaoxian Zhou,Ying Li,Xin Zhang,Zhibi Liu,Xiaoyun Wei,Baofeng Li	10.1109/ICCD.2004.1347960
An Area- and Energy-Efficient Asynchronous Booth Multiplier for Mobile Devices.	Justin Hensley,Anselmo Lastra,Montek Singh	10.1109/ICCD.2004.1347892
Combined Channel Segmentation and Buffer Insertion for Routability and Performance Improvement of Field.	Hu Huang 0001,Joseph B. Bernstein,Martin Peckerar,Ji Luo 0003	10.1109/ICCD.2004.1347966
An Infrastructure IP for On-Chip Clock Jitter Measurement.	Jui-Jer Huang,Jiun-Lang Huang	10.1109/ICCD.2004.1347920
An Architectural Power Estimator for Analog-to-Digital Converters.	Zhaohui Huang,Peixin Zhong	10.1109/ICCD.2004.1347953
Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture.	Wei-Lun Hung,Charles Addo-Quaye,Theo Theocharides,Yuan Xie 0001,Narayanan Vijaykrishnan,Mary Jane Irwin	10.1109/ICCD.2004.1347958
Floorplan-Aware Low-Complexity Digital Filter Synthesis for Low-Power &amp; High-Speed.	Dongku Kang,Hunsoo Choo,Kaushik Roy 0001	10.1109/ICCD.2004.1347946
A High-Frequency Decimal Multiplier.	Robert D. Kenney,Michael J. Schulte,Mark A. Erle	10.1109/ICCD.2004.1347893
FPGA Emulation of Quantum Circuits.	Ahmed Usman Khalid,Zeljko Zilic,Katarzyna Radecka	10.1109/ICCD.2004.1347938
Implementation of Fine-Grained Cache Monitoring for Improved SMT Scheduling.	Joshua L. Kihm,Daniel A. Connors	10.1109/ICCD.2004.1347941
Formal Hardware Verification based on Signal Correlation Properties.	Nikhil Kikkeri,Peter-Michael Seidel	10.1109/ICCD.2004.1347954
Adaptive Selection of an Index in a Texture Cache.	Chun-Ho Kim,Lee-Sup Kim	10.1109/ICCD.2004.1347936
Functional Illinois Scan Design at RTL.	Ho Fai Ko,Nicola Nicolici	10.1109/ICCD.2004.1347903
A Highly-Efficient Technique for Reducing Soft Errors in Static CMOS Circuits.	Srivathsan Krishnamohan,Nihar R. Mahapatra	10.1109/ICCD.2004.1347911
A General Post-Processing Approach to Leakage Current Reduction in SRAM-Based FPGAs.	John C. Lach,Jason Brandon,Kevin Skadron	10.1109/ICCD.2004.1347914
Low Power Test Data Compression Based on LFSR Reseeding.	Jinkyu Lee 0005,Nur A. Touba	10.1109/ICCD.2004.1347919
XTalkDelay: A Crosstalk-Aware Timing Analysis Tool for Chip-Level Designs.	Yinghua Li,Rajeev Murgai,Takashi Miyoshi,Ashwini Verma	10.1109/ICCD.2004.1347924
An Efficient Algorithm for Reconfiguring Shared Spare RRAM.	Hung-Yau Lin,Hong-Zu Chou,Fu-Min Yeh,Ing-Yi Chen,Sy-Yen Kuo	10.1109/ICCD.2004.1347975
Dynamic Address Compression Schemes: A Performance, Energy, and Cost Study.	Jiangjiang Liu 0002,Krishnan Sundaresan,Nihar R. Mahapatra	10.1109/ICCD.2004.1347962
Analyzing Power Consumption of Message Passing Primitives in a Single-Chip Multiprocessor.	Mirko Loghi,Luca Benini,Massimo Poncino	10.1109/ICCD.2004.1347952
Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay2.	Grigorios Magklis,José González 0002,Antonio González 0001	10.1109/ICCD.2004.1347930
A New Statistical Optimization Algorithm for Gate Sizing.	Murari Mani,Michael Orshansky	10.1109/ICCD.2004.1347933
Toward an Integrated Design Methodology for Fault-Tolerant, Multiple Clock/Voltage Integrated Systems.	Radu Marculescu,Diana Marculescu,Larry T. Pileggi	10.1109/ICCD.2004.1347917
Network-on-Chip: The Intelligence is in The Wire.	Gérard Mas,Philippe Martin 0005	10.1109/ICCD.2004.1347918
Fetch Halting on Critical Load Misses.	Nikil Mehta,Brian Singer,R. Iris Bahar,Michael Leuchtenburg,Richard S. Weiss	10.1109/ICCD.2004.1347929
Simultaneous Scheduling, Binding and Layer Assignment for Synthesis of Vertically Integrated 3D Systems.	Madhubanti Mukherjee,Ranga Vemuri	10.1109/ICCD.2004.1347926
IPC Driven Dynamic Associative Cache Architecture for Low Energy.	Sriram Nadathur,Akhilesh Tyagi	10.1109/ICCD.2004.1347964
An Accurate Combinatorial Model for Performance Prediction of Deterministic Wormhole Routing in Torus Multicomputer Systems.	Hashem Hashemi Najaf-abadi,Hamid Sarbazi-Azad	10.1109/ICCD.2004.1347976
Layout Driven Optimization of Datapath Circuits using Arithmetic Reasoning.	Ingmar Neumann,Dominik Stoffel,Kolja Sulimma,Michel R. C. M. Berkelaar,Wolfgang Kunz	10.1109/ICCD.2004.1347945
Generating Monitor Circuits for Simulation-Friendly GSTE Assertion Graphs.	Kelvin Ng,Alan J. Hu,Jin Yang	10.1109/ICCD.2004.1347955
Using Circuits and Systems-Level Research to Drive Nanotechnology.	Michael T. Niemier,Ramprasad Ravichandran,Peter M. Kogge	10.1109/ICCD.2004.1347937
Compressed Embedded Diagnosis of Logic Cores.	Scott Ollivierre,Adam B. Kinsman,Nicola Nicolici	10.1109/ICCD.2004.1347973
A Two-Layer Bus Routing Algorithm for High-Speed Boards.	Muhammet Mustafa Ozdal,Martin D. F. Wong	10.1109/ICCD.2004.1347907
End-to-End Testability Analysis and DfT Insertion for Mixed-Signal Paths.	Sule Ozev,Alex Orailoglu	10.1109/ICCD.2004.1347902
Design Methodologies and Architecture Solutions for High-Performance Interconnects.	Davide Pandini,Cristiano Forzan,Livio Baldi	10.1109/ICCD.2004.1347915
Power-Aware Deterministic Block Allocation for Low-Power Way-Selective Cache Structure.	Jung-Wook Park,Gi-Ho Park,Sung-Bae Park,Shin-Dug Kim	10.1109/ICCD.2004.1347896
On Undetectable Faults in Partial Scan Circuits Using Transparent-Scan.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/ICCD.2004.1347904
The Magic of a Via-Configurable Regular Fabric.	Yajun Ran,Malgorzata Marek-Sadowska	10.1109/ICCD.2004.1347943
A Signal Integrity Test Bed for PCB Buses.	Jihong Ren,Mark R. Greenstreet	10.1109/ICCD.2004.1347912
Many-to-Many Core-Switch Mapping in 2-D Mesh NoC Architectures.	Chan-Eun Rhee,Han-You Jeong,Soonhoi Ha	10.1109/ICCD.2004.1347959
Exploiting Quiescent States in Register Lifetime.	Rama Sangireddy,Arun K. Somani	10.1109/ICCD.2004.1347948
A New Threshold Voltage Assignment Scheme for Runtime Leakage Reduction in On-Chip Repeaters.	Saumil Shah,Kanak Agarwal,Dennis Sylvester	10.1109/ICCD.2004.1347913
Compiler-Based Frame Formation for Static Optimization.	Feng Shi,Sobeeh Almukhaizim,Pey-Chang Lin,Yiorgos Makris	10.1109/ICCD.2004.1347963
An Efficient Twin-Precision Multiplier.	Magnus Själander,Henrik Eriksson,Per Larsson-Edefors	10.1109/ICCD.2004.1347894
Design and Implementation of Scalable Low-Power Montgomery Multiplier.	Hee-Kwan Son,Sang-Geun Oh	10.1109/ICCD.2004.1347972
Design-Space Exploration of Power-Aware On/Off Interconnection Networks.	Vassos Soteriou,Li-Shiuan Peh	10.1109/ICCD.2004.1347970
Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses.	Srinivasa R. Sridhara,Arshad Ahmed,Naresh R. Shanbhag	10.1109/ICCD.2004.1347891
A Minimal Dual-Core Speculative Multi-Threading Architecture.	Srikanth T. Srinivasan,Haitham Akkary,Tom Holman,Konrad Lai	10.1109/ICCD.2004.1347947
Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures.	Krishnan Srinivasan,Karam S. Chatha,Goran Konjevod	10.1109/ICCD.2004.1347957
Transistor and Pin Reordering for Gate Oxide Leakage Reduction in Dual T{ox} Circuits.	Anup Kumar Sultania,Dennis Sylvester,Sachin S. Sapatnekar	10.1109/ICCD.2004.1347927
Asynchronous Scan-Latch controller for Low Area Overhead DFT.	Masayuki Tsukisaka,Masashi Imai,Takashi Nanya	10.1109/ICCD.2004.1347901
Low Energy, Highly-Associative Cache Design for Embedded Processors.	Alexander V. Veidenbaum,Dan Nicolaescu	10.1109/ICCD.2004.1347942
Comparative Study of Strategies for Formal Verification of High-Level Processors.	Miroslav N. Velev	10.1109/ICCD.2004.1347910
Fine-Grain Abstraction and Sequential Don&apos;t Cares for Large Scale Model Checking.	Chao Wang 0001,Gary D. Hachtel,Fabio Somenzi	10.1109/ICCD.2004.1347909
Potential Slack Budgeting with Clock Skew Optimization.	Kai Wang 0011,Malgorzata Marek-Sadowska	10.1109/ICCD.2004.1347932
Diagnosis of Hold Time Defects.	Zhiyuan Wang,Malgorzata Marek-Sadowska,Kun-Han Tsai,Janusz Rajski	10.1109/ICCD.2004.1347921
Reticle Floorplanning with Guaranteed Yield for Multi-Project Wafers.	Martin D. F. Wong	10.1109/ICCD.2004.1347908
Placement with Alignment and Performance Constraints Using the B*-Tree Representation.	Meng-Chen Wu,Yao-Wen Chang	10.1109/ICCD.2004.1347979
In-System FPGA Prototyping of an Itanium Microarchitecture.	Roland E. Wunderlich,James C. Hoe	10.1109/ICCD.2004.1347935
Hardware/Software Co-Modeling of SAT Solver Based on Distributed Computing Elements using SystemC.	Jinwen Xi,Peixin Zhong	10.1109/ICCD.2004.1347968
Cache Array Architecture Optimization at Deep Submicron Technologies.	Annie (Yujuan) Zeng,Kenneth Rose,Ronald J. Gutmann	10.1109/ICCD.2004.1347940
Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing.	Tianpei Zhang,Sachin S. Sapatnekar	10.1109/ICCD.2004.1347906
ACG-Adjacent Constraint Graph for General Floorplans.	Hai Zhou,Jia Wang 0003	10.1109/ICCD.2004.1347980
A Fast Delay Analysis Algorithm for The Hybrid Structured Clock Network.	Yi Zou,Yici Cai,Qiang Zhou 0001,Xianlong Hong,Sheldon X.-D. Tan	10.1109/ICCD.2004.1347944
22nd IEEE International Conference on Computer Design: VLSI in Computers &amp; Processors (ICCD 2004), 11-13 October 2004, San Jose, CA, USA, Proceedings		
