V 51
K 234318506700 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 338
N 316
J 1740 1380 2
J 1720 1380 5
J 1720 1400 3
J 1740 1400 2
J 1660 1380 2
S 2 1
S 5 2
S 2 3
S 3 4
N 282
J 1630 580 2
J 1630 530 5
J 1370 600 2
J 1380 600 3
J 1390 740 2
J 1320 740 3
J 1250 605 2
J 1250 530 3
J 1320 530 5
J 1380 530 5
J 1720 510 2
J 1720 530 5
J 1720 605 2
S 2 1
S 10 2
S 3 4
S 10 4
S 6 5
S 9 6
S 8 7
S 8 9
S 9 10
S 2 12
S 11 12
S 12 13
N 307
J 1630 650 2
J 1600 680 2
J 1630 680 3
S 1 3
S 2 3
N 256
J 765 535 2
J 765 600 2
J 765 550 5
J 710 580 2
J 710 550 5
J 560 635 2
J 560 550 5
J 285 585 2
J 285 550 3
J 435 550 5
J 435 600 3
J 425 600 2
S 1 3
S 3 2
S 5 3
S 5 4
S 7 5
S 7 6
S 10 7
S 9 8
S 9 10
S 10 11
S 12 11
N 292
J 1010 825 2
J 1010 810 2
S 2 1
N 293
J 1010 590 2
J 1010 630 2
S 1 2
I 294 ML555_Production_REV01:GND 1 1000 570 0 1 '
|R 20:19_12-11-03
C 293 1 1 0
N 281
J 1390 700 2
J 1250 760 2
J 1250 700 5
J 1250 640 2
S 3 1
S 3 2
S 4 3
I 285 ML555_Production_REV01:DDR2_VREF 1 1710 765 0 1 '
|R 15:37_10-24-05
C 280 4 2 0
I 287 ML555_Production_REV01:HDR_1X2 1 1330 590 0 1 '
|R 19:24_9-1-04
A 1335 630 10 0 2 3 REFDES=P10
C 282 3 151 0
A 1360 600 10 0 3 3 #=2
C 283 4 39 0
A 1360 610 10 0 3 3 #=1
I 289 ML555_Production_REV01:VCC5 1 1240 760 0 1 '
|R 18:53_8-1-04
C 281 2 2 0
N 258
J 285 620 2
J 285 790 2
J 285 715 5
J 450 715 2
S 1 3
S 3 2
S 3 4
I 260 ML555_Production_REV01:VCC5 1 275 790 0 1 '
|R 18:53_8-1-04
C 258 2 2 0
I 261 ML555_Production_REV01:HDR_1X2 1 385 590 0 1 '
|R 19:24_9-1-04
A 390 630 10 0 2 3 REFDES=P17
C 256 12 151 0
A 415 600 10 0 3 3 #=2
C 259 1 39 0
A 415 610 10 0 3 3 #=1
I 262 ML555_Production_REV01:R0805 1 730 580 1 1 '
|R 23:52_11-18-03
A 720 600 10 1 2 3 VALUE=6.65K
A 700 600 10 1 2 3 REFDES=R261
C 257 3 2 0
A 709 640 10 1 3 3 #=2
C 256 4 1 0
A 709 594 10 1 9 3 #=1
I 266 ML555_Production_REV01:DDR2_VCC1V8 1 755 785 0 1 '
|R 18:27_11-11-05
C 267 4 2 0
I 255 ML555_Production_REV01:PCIE_VCC12 1 930 1430 0 1 '
|R 16:38_12-13-05
C 245 4 2 0
N 242
J 1865 1440 2
J 1840 1400 2
J 1865 1400 5
J 1865 1380 3
J 1840 1380 2
S 3 1
S 2 3
S 4 3
S 5 4
N 245
J 1130 1345 2
J 940 1300 2
J 940 1345 5
J 940 1430 2
S 3 1
S 2 3
S 3 4
I 248 ML555_Production_REV01:VCC5 1 1855 1440 0 1 '
|R 18:53_8-1-04
C 242 1 2 0
I 249 ML555_Production_REV01:HDR_1X2 1 1035 1265 0 1 '
|R 19:24_9-1-04
A 1040 1305 10 0 2 3 REFDES=P4
C 243 2 151 0
A 1065 1275 10 0 3 3 #=2
C 246 4 39 0
A 1065 1285 10 0 3 3 #=1
I 250 ML555_Production_REV01:HEADER2X2 1 1770 1370 0 1 '
|R 15:46_10-24-05
A 1770 1410 16 0 3 3 REFDES=P18
C 242 5 8 0
A 1817 1381 9 0 3 3 #=4
C 242 2 7 0
A 1817 1401 9 0 3 3 #=2
C 316 1 3 0
A 1763 1381 9 0 9 3 #=3
C 316 4 1 0
A 1763 1401 9 0 9 3 #=1
I 1 ML555_Production_REV01:CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=29
A 1872 52 15 0 3 3 @DATETIME=8-28-2006_14:47
A 1702 52 10 0 3 3 @SHEETTOTAL=37
I 297 ML555_Production_REV01:DDR2_VCC1V8 1 1000 825 0 1 '
|R 18:27_11-11-05
C 292 1 2 0
I 290 ML555_Production_REV01:TI_PTH05050YAH 1 1390 650 0 1 '
|R 16:25_11-18-05
A 1560 650 10 0 3 3 VALUE=0.9V
A 1480 750 10 0 3 3 REFDES=VR3
C 283 1 1 0
A 1410 680 10 0 9 3 #=4
C 291 3 16 0
A 1410 720 10 0 9 3 #=2
C 280 1 3 0
A 1580 730 10 0 3 3 #=6
C 281 1 2 0
A 1410 700 10 0 9 3 #=3
C 307 2 12 0
A 1580 680 10 0 3 3 #=5
C 282 5 15 0
A 1410 740 10 0 9 3 #=1
I 288 ML555_Production_REV01:GND 1 1710 490 0 1 '
|R 20:19_12-11-03
C 282 11 1 0
I 302 ML555_Production_REV01:GND 1 755 515 0 1 '
|R 20:19_12-11-03
C 256 1 1 0
I 305 ML555_Production_REV01:TI_PTH12000WAD 1 1130 1290 0 1 '
|R 19:48_12-13-05
A 1220 1395 16 0 3 3 REFDES=VR1
C 246 1 1 0
A 1150 1330 10 0 9 3 #=3
C 241 1 3 0
A 1320 1380 10 0 3 3 #=5
C 245 1 2 0
A 1150 1345 10 0 9 3 #=2
C 243 7 15 0
A 1150 1380 10 0 9 3 #=1
C 244 1 12 0
A 1320 1330 10 0 3 3 #=4
N 244
J 1340 1330 2
J 1370 1330 3
J 1370 1310 2
S 3 2
S 1 2
L 1350 1330 10 0 3 0 1 0 VR1_ADJ
N 291
J 1010 740 2
J 1010 720 5
J 1390 720 2
J 1010 700 2
S 2 1
S 4 2
S 2 3
L 1060 720 10 0 3 0 1 0 VR3_VREF
N 267
J 660 715 2
J 765 635 2
J 765 715 5
J 765 785 2
S 2 3
S 3 4
S 1 3
N 257
J 660 675 2
J 710 675 3
J 710 650 2
S 3 2
S 1 2
L 670 675 10 0 3 0 1 0 VR2_ADJ
N 246
J 1130 1330 2
J 1085 1330 3
J 1085 1285 3
J 1075 1285 2
S 3 2
S 4 3
S 2 1
L 970 1330 10 0 3 0 1 0 VR1_INHIBIT_B
N 283
J 1390 680 2
J 1380 680 3
J 1380 610 3
J 1370 610 2
S 2 1
S 4 3
S 3 2
L 1380 650 8 0 3 0 1 0 VR3_INHIBIT_B
N 259
J 425 610 2
J 435 610 3
J 435 675 3
J 450 675 2
S 1 2
S 3 4
L 320 675 10 0 3 0 1 0 VR2_INHIBIT_B
S 2 3
I 265 ML555_Production_REV01:TI_PTH05XXX 1 450 635 0 1 '
|R 15:20_11-19-03
A 620 635 10 0 3 3 VALUE=1.8V
A 540 735 10 0 3 3 REFDES=VR2
C 256 6 5 0
A 560 655 10 1 9 3 #=1
C 257 1 4 0
A 640 675 10 0 3 3 #=4
C 267 1 3 0
A 640 715 10 0 3 3 #=5
C 259 4 2 0
A 470 675 10 0 9 3 #=3
C 258 4 1 0
A 470 715 10 0 9 3 #=2
I 306 ML555_Production_REV01:R0805 1 1650 580 1 1 '
|R 23:52_11-18-03
A 1640 610 10 1 2 3 VALUE=DNA
A 1620 610 10 1 2 3 REFDES=R460
C 307 1 2 0
A 1629 640 10 1 3 3 #=2
C 282 1 1 0
A 1629 594 10 1 9 3 #=1
I 295 ML555_Production_REV01:R0805 1 1030 740 1 1 '
|R 23:52_11-18-03
A 1020 760 10 1 2 3 VALUE=1.0K
A 1000 760 10 1 2 3 REFDES=R228
C 292 2 2 0
A 1009 800 10 1 3 3 #=2
C 291 1 1 0
A 1009 754 10 1 9 3 #=1
I 296 ML555_Production_REV01:R0805 1 1030 630 1 1 '
|R 23:52_11-18-03
A 1020 650 10 1 2 3 VALUE=1.0K
A 1000 650 10 1 2 3 REFDES=R237
C 291 4 2 0
A 1009 690 10 1 3 3 #=2
C 293 2 1 0
A 1009 644 10 1 9 3 #=1
N 280
J 1600 730 2
J 1720 640 2
J 1720 730 5
J 1720 765 2
S 1 3
L 1610 730 10 0 3 0 1 0 DDR2_VREF
S 3 4
S 2 3
I 329 ML555_Production_REV01:CAPT_D_7343_2V 1 755 600 0 1 '
|R 16:10_5-26-06
A 780 615 10 0 3 3 VALUE=330UF
A 780 625 10 0 3 3 REFDES=C398
C 267 2 4 0
A 750 625 10 0 3 3 #=1
C 256 2 3 0
A 750 600 10 0 3 3 #=2
I 327 ML555_Production_REV01:CAPT_D_7343_6V 1 275 585 0 1 '
|R 16:10_5-26-06
A 300 600 10 0 3 3 VALUE=330UF
A 300 610 10 0 3 3 REFDES=C397
C 258 1 4 0
A 270 610 10 0 3 3 #=1
C 256 8 3 0
A 270 585 10 0 3 3 #=2
I 325 ML555_Production_REV01:CAPT_D_7343_2V 1 1710 605 0 1 '
|R 16:10_5-26-06
A 1735 620 10 0 3 3 VALUE=330UF
A 1735 630 10 0 3 3 REFDES=C21
C 280 2 4 0
A 1705 630 10 0 3 3 #=1
C 282 13 3 0
A 1705 605 10 0 3 3 #=2
I 330 ML555_Production_REV01:CAPT_D_7343_6V 1 1240 605 0 1 '
|R 16:10_5-26-06
A 1265 620 10 0 3 3 VALUE=330UF
A 1265 630 10 0 3 3 REFDES=C22
C 281 4 4 0
A 1235 630 10 0 3 3 #=1
C 282 7 3 0
A 1235 605 10 0 3 3 #=2
I 332 ML555_Production_REV01:CAPT_D_7343_16V 1 930 1265 0 1 '
|R 16:11_5-26-06
A 955 1280 10 0 3 3 VALUE=220UF
A 955 1290 10 0 3 3 REFDES=C395
C 245 2 4 0
A 925 1290 10 0 3 3 #=1
C 243 4 3 0
A 925 1265 10 0 3 3 #=2
I 320 ML555_Production_REV01:HDR_1X2H 1 1615 1460 4 1 '
|R 17:53_11-14-05
A 1595 1485 10 4 2 3 REFDES=P19
C 334 5 151 0
A 1600 1480 10 6 3 3 #=2
C 336 2 39 0
A 1565 1470 10 4 3 3 #=1
N 241
J 1340 1380 2
J 1480 1380 2
S 1 2
L 1350 1380 10 0 3 0 1 0 VR5_5V
N 243
J 1370 1220 2
J 1075 1275 2
J 1085 1275 3
J 940 1265 2
J 940 1230 3
J 1085 1230 5
J 1130 1380 2
J 1115 1380 3
J 1115 1230 5
J 1370 1240 2
J 1370 1230 5
S 1 11
S 2 3
S 6 3
S 5 4
S 5 6
S 6 9
S 8 7
S 9 8
S 9 11
S 11 10
I 301 ML555_Production_REV01:GND 1 1360 1200 0 1 '
|R 20:19_12-11-03
C 243 1 1 0
N 336
J 1540 1470 3
J 1555 1470 2
J 1540 1435 2
S 1 2
S 3 1
L 1470 1450 10 0 3 0 1 0 VCC5_S+
N 334
J 1680 1470 3
J 1680 1310 3
J 1600 1310 3
J 1600 1325 2
J 1615 1470 2
S 5 1
S 2 1
S 3 4
S 3 2
L 1605 1300 10 0 3 0 1 0 VCC5_S-
I 333 ML555_Production_REV01:RES_CUR_SENSE_SMT 1 1480 1325 0 1 '
|R 20:09_6-7-06
A 1625 1325 10 0 3 3 VALUE=R150
A 1505 1415 10 0 9 3 REFDES=R257
C 334 4 4 0
A 1590 1345 10 2 9 3 #=3
C 336 3 10 0
A 1540 1415 10 2 1 3 #=2
C 316 5 2 0
A 1640 1380 10 0 3 3 #=4
C 241 2 1 0
A 1500 1380 10 0 9 3 #=1
T 615 485 20 0 3 2.5V Kemet T520V337M2R5ATE025
Q 5 5 0
T 145 1290 24 0 3 PCI   3.3V @ 7.6A (25W Slot)
T 145 1420 24 0 3 PCIe 12.0V @ 5.5A (75W Slot)
T 145 1390 24 0 3 PCIe  3.3V @ 3.0A (75W Slot)
T 145 1320 24 0 3 PCI   5.0V @ 5.0A (25W Slot)
T 1780 735 24 0 3 0.9V
T 800 745 24 0 3 1.8V
T 1885 1415 24 0 3 5V
T 1025 1160 24 0 3 P18 5V Select Header
Q 5 5 0
T 400 885 36 0 3 5V input
T 110 90 36 0 3 Power Regulators - Sheet 1
T 1540 620 12 0 3 76.8K
Q 5 3 0
T 1510 610 12 0 3 for PTH05050W
Q 5 3 0
T 210 835 36 0 3 to DDR2 1.8V output
T 110 265 36 0 3 VR1 PTH12000 12Vin-to-5Vout
T 110 215 36 0 3 VR2 PTH05000 5Vin-to-1.8Vout
T 110 165 36 0 3 VR3 PTH05050 1.8Vin-to-0.9Vout
T 145 520 20 0 3 6V Kemet T520V337M006ATE025
Q 5 5 0
T 1505 765 36 0 3 6A
T 1055 905 36 0 3 1.8V DDR2 reference input
T 1165 865 36 0 3 to 0.9V DDR-2 Vtt
T 1330 765 36 0 3 0.9V
T 1340 500 20 0 3 6V Kemet T520V337M006ATE025
Q 5 5 0
T 1015 1580 36 0 3 PCIe 12V input
Q 5 5 0
T 810 1200 20 0 3 16V EPCOS B45197A3227K509
Q 5 5 0
T 1495 1495 20 0 3 Current Meas. Header
Q 5 5 0
T 975 1545 36 0 3 conversion to VCC5
Q 5 5 0
T 970 1125 24 0 3 1-2 & 3-4 ON = PCIe Mode
Q 5 5 0
T 960 1095 24 0 3 1-2 & 3-4 OFF = PCI/PCI-X Mode
Q 5 5 0
T 1395 1220 24 0 3 249ohm calc. Vout=5.067V
Q 5 5 0
T 1395 1195 24 0 3 slightly high for drop across R257
Q 5 5 0
T 1495 1260 24 0 3 150mOhm 0.1% 3W
Q 5 5 0
I 254 ML555_Production_REV01:R0805 1 1390 1240 1 1 '
|R 23:52_11-18-03
A 1380 1260 10 1 2 3 VALUE=182.0R
A 1360 1260 10 1 2 3 REFDES=R259
C 244 3 2 0
A 1369 1300 10 1 3 3 #=2
C 243 10 1 0
A 1369 1254 10 1 9 3 #=1
E
