Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Oct 31 17:20:36 2016
| Host         : seunghwan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------+---------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |          Enable Signal          |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------+---------------------------------+---------------------------------------------------+------------------+----------------+
|  top_counter/push_module/isClicked_reg_LDC_i_1_n_0 |                                 | top_counter/push_module/isClicked_reg_LDC_i_2_n_0 |                1 |              1 |
|  top_counter/push_module/isClicked_reg_LDC_i_2_n_0 |                                 | top_counter/push_module/isClicked_reg_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                     |                                 | top_counter/push_module/isClicked_reg_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                                     |                                 | top_counter/push_module/isClicked_reg_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                                     | top_counter/counter_msec_1/E[0] | top_counter/counter_msec_2/AR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG                                     | top_counter/counter_msec_2/tc1  | top_counter/counter_msec_2/AR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG                                     | top_counter/counter_sec_1/E[0]  | top_counter/counter_msec_2/AR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG                                     | top_counter/counter_sec_2/E[0]  | top_counter/counter_msec_2/AR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG                                     | top_counter/push_module/E[0]    | top_counter/counter_msec_2/AR[0]                  |                1 |              4 |
|  counter_ss_drive/data_decode/a_reg_i_2_n_0        |                                 |                                                   |                2 |              7 |
|  clk_IBUF_BUFG                                     |                                 |                                                   |                3 |              9 |
|  clk_IBUF_BUFG                                     |                                 | counter_ss_drive/clear                            |                8 |             32 |
+----------------------------------------------------+---------------------------------+---------------------------------------------------+------------------+----------------+


