<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2960726-A1" country="EP" doc-number="2960726" kind="A1" date="20151230" family-id="54358789" file-reference-id="277631" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160451551" ucid="EP-2960726-A1"><document-id><country>EP</country><doc-number>2960726</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-14801901-A" is-representative="YES"><document-id mxw-id="PAPP193866070" load-source="docdb" format="epo"><country>EP</country><doc-number>14801901</doc-number><kind>A</kind><date>20140924</date><lang>KO</lang></document-id><document-id mxw-id="PAPP193866071" load-source="patent-office" format="original"><country>EP</country><doc-number>14801901.1</doc-number><date>20140924</date><lang>KO</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162031073" ucid="KR-20140052064-A" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>20140052064</doc-number><kind>A</kind><date>20140430</date></document-id></priority-claim><priority-claim mxw-id="PPC162029609" ucid="KR-2014008867-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>2014008867</doc-number><kind>W</kind><date>20140924</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1875757820" load-source="ipcr">G04F  10/00        20060101AFI20161115BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1877534885" load-source="docdb" scheme="CPC">G04F  10/005       20130101 LI20161114BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1892460440" load-source="docdb" scheme="CPC">G01R  31/31725     20130101 FI20160922BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165546119" lang="DE" load-source="patent-office">VORRICHTUNG ZUR MESSUNG DER EINGANGSZEIT EINES EINGANGSSIGNALS</invention-title><invention-title mxw-id="PT165546120" lang="EN" load-source="patent-office">DEVICE FOR MEASURING SIGNAL INPUT TIME</invention-title><invention-title mxw-id="PT165546121" lang="FR" load-source="patent-office">DISPOSITIF DE MESURE D'INSTANT D'ENTRÉE DE SIGNAL</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103320534" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>KOREA AEROSPACE RES INST</last-name><address><country>KR</country></address></addressbook></applicant><applicant mxw-id="PPAR1103334852" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>KOREA AEROSPACE RESEARCH INSTITUTE</last-name></addressbook></applicant><applicant mxw-id="PPAR1101653582" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Korea Aerospace Research Institute</last-name><iid>101453773</iid><address><street>169-84, Gwahak-ro,</street><city>Yuseong-gu, Daejeon 305-806</city><country>KR</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103340485" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>CHANG JAE-WON</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR1103308178" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>CHANG, JAE-WON</last-name></addressbook></inventor><inventor mxw-id="PPAR1101648689" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>CHANG, JAE-WON</last-name><address><street>109-705 254 Cheongsa-ro Seo-gu</street><city>Daejeon 302-827</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR1103330098" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>KIM TAE-SIK</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR1103332173" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>KIM, TAE-SIK</last-name></addressbook></inventor><inventor mxw-id="PPAR1101641346" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>KIM, TAE-SIK</last-name><address><street>807-2402 34 Eungubinam-ro Yuseong-gu</street><city>Daejeon 305-768</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR1103311391" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>HYUN JUNG WOOK</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR1103343576" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>HYUN, Jung Wook</last-name></addressbook></inventor><inventor mxw-id="PPAR1101652943" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>HYUN, Jung Wook</last-name><address><street>204 28 Sinseong-ro 71beon-gil Yuseong-gu</street><city>Daejeon 305-805</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR1101642276" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>KWON, OH-SIG</last-name><address><street>10F, 809, Hanbat-daero, Seo-gu</street><city>Daejeon 302-828</city><country>KR</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101652690" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Thoma, Michael</last-name><iid>100044278</iid><address><street>Lorenz - Seidler - Gossel Rechtsanwälte Patentanwälte Partnerschaft mbB Widenmayerstraße 23</street><city>80538 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="KR-2014008867-W"><document-id><country>KR</country><doc-number>2014008867</doc-number><kind>W</kind><date>20140924</date><lang>KO</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2015167086-A1"><document-id><country>WO</country><doc-number>2015167086</doc-number><kind>A1</kind><date>20151105</date><lang>KO</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660612002" load-source="docdb">AL</country><country mxw-id="DS660607344" load-source="docdb">AT</country><country mxw-id="DS660612008" load-source="docdb">BE</country><country mxw-id="DS660611525" load-source="docdb">BG</country><country mxw-id="DS660687541" load-source="docdb">CH</country><country mxw-id="DS660783876" load-source="docdb">CY</country><country mxw-id="DS660607345" load-source="docdb">CZ</country><country mxw-id="DS660612009" load-source="docdb">DE</country><country mxw-id="DS660783877" load-source="docdb">DK</country><country mxw-id="DS660783878" load-source="docdb">EE</country><country mxw-id="DS660687005" load-source="docdb">ES</country><country mxw-id="DS660611526" load-source="docdb">FI</country><country mxw-id="DS660693976" load-source="docdb">FR</country><country mxw-id="DS660612010" load-source="docdb">GB</country><country mxw-id="DS660783879" load-source="docdb">GR</country><country mxw-id="DS660612019" load-source="docdb">HR</country><country mxw-id="DS660607346" load-source="docdb">HU</country><country mxw-id="DS660687542" load-source="docdb">IE</country><country mxw-id="DS660783880" load-source="docdb">IS</country><country mxw-id="DS660693977" load-source="docdb">IT</country><country mxw-id="DS660783881" load-source="docdb">LI</country><country mxw-id="DS660611531" load-source="docdb">LT</country><country mxw-id="DS660689070" load-source="docdb">LU</country><country mxw-id="DS660611532" load-source="docdb">LV</country><country mxw-id="DS660611533" load-source="docdb">MC</country><country mxw-id="DS660689075" load-source="docdb">MK</country><country mxw-id="DS660689076" load-source="docdb">MT</country><country mxw-id="DS660687006" load-source="docdb">NL</country><country mxw-id="DS660693978" load-source="docdb">NO</country><country mxw-id="DS660689077" load-source="docdb">PL</country><country mxw-id="DS660687547" load-source="docdb">PT</country><country mxw-id="DS660687011" load-source="docdb">RO</country><country mxw-id="DS660687548" load-source="docdb">RS</country><country mxw-id="DS660689078" load-source="docdb">SE</country><country mxw-id="DS660612020" load-source="docdb">SI</country><country mxw-id="DS660693995" load-source="docdb">SK</country><country mxw-id="DS660689091" load-source="docdb">SM</country><country mxw-id="DS660783882" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479921" lang="EN" load-source="patent-office"><p id="pa01" num="0001">Provided is an apparatus for measuring an input time of an input signal, and more particularly, an apparatus for measuring an input time of an input signal more precisely than a reference clock using a delay circuit.<img id="iaf01" file="imgaf001.tif" wi="76" he="95" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759733" lang="EN" source="EPO" load-source="docdb"><p>Provided is an apparatus for measuring an input time of an input signal, and more particularly, an apparatus for measuring an input time of an input signal more precisely than a reference clock using a delay circuit.</p></abstract><description mxw-id="PDES98404622" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">[Technical Field]</heading><p id="p0001" num="0001">The present invention relates to an apparatus for measuring an input time of an input signal, and more particularly, to an apparatus for measuring an input time of an input signal more precisely than a reference clock using a delay circuit.</p><heading id="h0002">[Background Art]</heading><p id="p0002" num="0002">Positioning is a technology of finding out a position, a speed, and the like and a current wireless positioning technology is being developed to utilize the existing network, utilize a new independent network, and utilize a global positioning system (GPS). In connection with the technology development trend, a general method of performing wireless positioning may be classified into a network-based method, a handset-based method, a dedicated network-based method, and a method using a GPS.</p><p id="p0003" num="0003">The positioning method may be generally classified as follows. There are an angle of arrival (AOA) method of obtaining a position of a handset by measuring an angle of arrival of a signal incoming from a base station<!-- EPO <DP n="2"> --> to the handset, a method of using time of arrival (TOA) obtaining a position by measuring a radio propagation time based on a method of using a time of arrival of a radio wave, and a time difference of arrival (TDOA) method of using a relative difference between times of arrival of radio waves from two base stations. A method of finding out a position using a signal from a GPS satellite may be a representative TOA method.</p><p id="p0004" num="0004">The TOA method is a method of obtaining a distance by measuring the radio propagation time between the handset and the base station. The principle is that circles are generated based on each base station from several measurement values measured by several base stations and the handset is put at cross points of the circles.</p><p id="p0005" num="0005">Basically, in the case of the method of using a TOA, both of the base station and the handset need to be accurately synchronized and time-stamped to allow the base station to find out when the signal from the handset starts needs to be performed. In the positioning system using the TOA method, there is a need to know positions of at least four base stations and a pseudo range up to each base station to obtain a position of the handset. If an altitude is fixed, there is a need to know positions of at least three base stations.<!-- EPO <DP n="3"> --></p><p id="p0006" num="0006">In the system using the GPS satellite, a recursive least square is generally used to determine an absolute position. Uniqueness of the obtained solution is verified and a method of analytically obtaining a solution without the recursive least square has been also proposed. However, a terrestrial wireless positioning system may have a relatively smaller pseudo range than the system using the GPS satellite and frequently cause the situation in which positions of receivers of the base station receiving the signal from the handset are substantially the same plane.</p><p id="p0007" num="0007">In the situation, a dilution of precision (DOP) is poor, and therefore even though the measurement value is accurate, position accuracy is largely reduced, in particular, accuracy in a vertical direction is largely reduced. When the solution is obtained based on a small pseudo range measurement value, several solutions satisfying a navigation equation may be present. To solve the above problem, a direct solution method of directly obtaining a solution without recursion may be used.</p><p id="p0008" num="0008">The TDOA method determines a position based on the time difference of arrival of signal transmitted from different places. The time difference of arrival of a radio wave in proportion to a distance difference from two base stations to the handset is measured and the handset is<!-- EPO <DP n="4"> --> positioned on a hyperbola using a place at which a distance difference from the two base stations is constant, that is, the two base stations as a focus.</p><p id="p0009" num="0009">Two hyperbolas are obtained from three base stations and the handset is positioned at a cross point between the two hyperbolas. The TDOA is generally measured based on a cross correlation method.</p><p id="p0010" num="0010">The TDOA method does not measure absolute time information but measures only the received time difference to be more easily implemented than the TOA.</p><p id="p0011" num="0011">In the positioning system as described above, the time when the signals transmitted from the target are transferred to each receiver needs to be accurately measured. The precision of the time measurement depends on the reference clock used in a receiver system. That is, as the reference clock is fast, an input time of the target signal may be measured more precisely. However, as the reference clock speed is increased, the amount of data for the input signal to be processed may be increased.</p><p id="p0012" num="0012">For example, a multilateration (MLAT) system mainly uses a clock of 100 MHz to generate a clock at 10 ns. In this case, a maximum time error may be 10 ns and a distance error thereof may be 3 m.<!-- EPO <DP n="5"> --></p><p id="p0013" num="0013"><patcit id="pcit0001" dnum="KR1020070117408"><text>Korean Patent Laid-Open Publication No. 10-2007-0117408</text></patcit> discloses a multi-purpose reaction measuring system and method.</p><heading id="h0003">[Related Art Document]</heading><heading id="h0004">[Patent Document]</heading><p id="p0014" num="0014"><patcit id="pcit0002" dnum="KR1020070117408"><text>Korean Patent Laid-Open Publication No. 10-2007-0117408 (Published Date: December 12, 2007</text></patcit>)</p><heading id="h0005">[Disclosure]</heading><heading id="h0006">[Technical Problem]</heading><p id="p0015" num="0015">An object of the present invention is to provide an apparatus for measuring an input time of an input signal more precisely than precision of time measurement depending on a reference clock by using a delay circuit.</p><heading id="h0007">[Technical Solution]</heading><p id="p0016" num="0016">In one general aspect, an apparatus for measuring an input time of an input signal includes: a signal input unit 100 receiving a signal; a clock generation unit 200 generating a reference clock; a delay unit 300 connected to the clock generation unit 200 and including at least one delay circuit 310; a detection unit 400 connected to the signal input unit 100, the clock<!-- EPO <DP n="6"> --> generation unit 200, and the delay unit 300 and detecting the signal input from the signal input unit 100 depending on clock signals input from the clock generation unit 200 and delay circuits 310; and an operation unit 500 operating the input time of the input signal from the signal input unit 100 based on data detected by the detection unit 400.</p><p id="p0017" num="0017">The delay circuit 310 of the delay unit 300 may be at least any one selected from a pattern on a substrate, a logic circuit, a buffer, a flip flop, programmable logic devices (PLDs).</p><p id="p0018" num="0018">The delay circuits 310 of the delay unit 300 may be connected in a serial structure, a parallel structure, or a serial / parallel structure.</p><p id="p0019" num="0019">The detection unit 400 may generate and store value "1" when the input signal is sensed and value "0" when the input signal is not sensed, when the clock signals are input.</p><p id="p0020" num="0020">The detection unit 400 may store values generated by a reference clock and clocks delaying the corresponding reference clock in one set.</p><heading id="h0008">[Advantageous Effects]</heading><p id="p0021" num="0021">According to the apparatus for measuring an input time of an input signal in accordance with the exemplary embodiment of the present invention, it is<!-- EPO <DP n="7"> --> possible to measure the input time of the input signal at higher precision than that of the measurement of the input time of the input signal depending on the reference clock by using the clock delayed by the user desired time using the delay circuit.</p><p id="p0022" num="0022">Further, it is possible to easily implement the delay unit using the delay circuit such as a buffer, a flip flop, and the like, thereby reducing the manufacturing costs.</p><p id="p0023" num="0023">Further, it is possible to produce more various products fitting for the purpose by implementing the delay unit in the serial structure, the parallel structure, or the serial / parallel structure of the delay circuit.</p><p id="p0024" num="0024">Further, when the clock signal is input, it is possible to easily generate data by storing the value "1" generated when the input signal is sensed and the value "0" generated when the input signal is not sensed.</p><p id="p0025" num="0025">Further, it is possible to generate the simple data set by storing the values generated by the reference clock and the clocks delaying the corresponding reference clock in one set.</p><heading id="h0009">[Description of Drawings]</heading><p id="p0026" num="0026"><ul><li><figref idrefs="f0001">FIG. 1</figref> is a conceptual diagram of an apparatus for measuring an input time of an input signal according to<!-- EPO <DP n="8"> --> an exemplary embodiment of the present invention.</li><li><figref idrefs="f0002">FIG. 2</figref> is an exemplified diagram illustrating an example in which a detection unit detects an input signal from a signal input unit to measure the input time of the input signal in <figref idrefs="f0001">FIG. 1</figref>.</li><li><figref idrefs="f0003">FIG. 3</figref> is a conceptual diagram of an apparatus for measuring an input time of an input signal according to another exemplary embodiment of the present invention.</li><li><figref idrefs="f0004">FIG. 4</figref> is a conceptual diagram of an apparatus for measuring an input time of an input signal according to still another exemplary embodiment of the present invention.</li></ul></p><heading id="h0010">[Best Mode]</heading><p id="p0027" num="0027">Hereinafter, exemplary embodiments of the present invention will be described in more detail with reference to the accompanying drawings. The drawings exemplified below are provided by way of examples so that the spirit of the present invention can be sufficiently transferred to those skilled in the art to which the present invention pertains. However, the present invention is not limited to the drawings set forth herein, but may be modified in many different forms. Also, like reference numerals denote like elements throughout the specification. It is to be noted that the same components are denoted by the same reference numerals throughout the drawings, if<!-- EPO <DP n="9"> --> possible. Further, unless indicated otherwise, the terms used in the specification including technical and scientific terms have the same meaning as those that are usually understood by those skilled in the art to which the present invention pertains, and detailed description of the known functions and constitutions that may obscure the gist of the present invention will be omitted in the following description and the accompanying drawings.</p><p id="p0028" num="0028"><figref idrefs="f0001">FIG. 1</figref> is a conceptual diagram of an apparatus for measuring an input time of an input signal according to an exemplary embodiment of the present invention, <figref idrefs="f0002">FIG. 2</figref> is an exemplified diagram illustrating an example in which a detection unit detects an input signal from a signal input unit to measure the input time of the input signal in <figref idrefs="f0001">FIG. 1</figref>, <figref idrefs="f0003">FIG. 3</figref> is a conceptual diagram of an apparatus for measuring an input time of an input signal according to another exemplary embodiment of the present invention, and <figref idrefs="f0004">FIG. 4</figref> is a conceptual diagram of an apparatus for measuring an input time of an input signal according to still another exemplary embodiment of the present invention.</p><p id="p0029" num="0029">As illustrated in <figref idrefs="f0001">FIG. 1</figref>, the apparatus for measuring an input time of an input signal according to the exemplary embodiment of the present invention includes a signal input unit 100, a clock generation unit 200, a delay<!-- EPO <DP n="10"> --> unit 300, a detection unit 400, and an operation unit 500.</p><p id="p0030" num="0030">The signal input unit 100 receives a signal. That is, the signal input unit 100 receives a signal from the outside.</p><p id="p0031" num="0031">The clock generation unit 200 generates a reference clock. Since as the reference clock is fast, an input time of a target signal may be more precisely measured but as a reference clock speed is increased, an amount of data for the input signal to be processed may be increased, it is preferable to use the reference clock which may be processed in real time.</p><p id="p0032" num="0032">The delay unit 300 is connected to the clock generation unit 200 and includes at least one delay circuit 310.</p><p id="p0033" num="0033">In this configuration, the delay circuit 310 is at least any one selected from a pattern on a substrate, a logic circuit, a buffer, a flip flop, and programmable logic devices (PLDs). For example, when a clock (reference clock) having a period of 10 ns passes through a buffer or a delay circuit, a delay of about 1 ns occurs. As illustrated in <figref idrefs="f0002">FIG. 2</figref>, based on the delay principle, 10 new clocks delayed by 1 ns may be generated using a clock of 10<!-- EPO <DP n="11"> --> ns. Alternatively, when a pattern is formed at an interval of 30 cm, the clock is delayed by 1 ns every 30 cm.</p><p id="p0034" num="0034">The delay unit may easily be implemented using the delay circuit such as the buffer, the flip flop, and the like and may be cheaper than other delay circuits to reduce manufacturing costs.</p><p id="p0035" num="0035">The delay circuits 310 of the delay unit 300 may be connected in a serial structure, a parallel structure, or a serial / parallel structure.</p><p id="p0036" num="0036">In other words, the same delay circuits are connected in series and each delayed clock may be transferred to the detection unit (serial connection (see <figref idrefs="f0001">FIG. 1</figref>)), different delay circuits are connected in parallel and each delayed clock may be transferred to the detection unit (parallel connection (see <figref idrefs="f0003">FIG. 3</figref>)), and both of the serial connection and the parallel connection as described above may be implemented (see <figref idrefs="f0004">FIG. 4</figref>).</p><p id="p0037" num="0037">That is, all the circuits which may know a delay at the time of passing through the delay circuit may be used and various combinations (serial, parallel, or serial / parallel structure) for controlling the delay may be implemented.</p><p id="p0038" num="0038">When the delay unit 300 is configured by connecting the delay circuits 310 in series, the circuit may be simplified and the manufacturing costs may be cheap.<!-- EPO <DP n="12"> --></p><p id="p0039" num="0039">When the delay unit 300 is configured by connecting the delay circuits 310 in the parallel structure or the serial / parallel structure, the delay unit 300 is more complicated than the case in which the delay circuits are connected in series and the manufacturing costs thereof are increased, but may cope with measurement errors of the input time of the input signal due to an error of any one of the delay circuits, thereby increasing the measurement reliability of the input time of the input signal.</p><p id="p0040" num="0040">That is, it is possible to produce more various products fitting for the purpose by implementing the delay unit in the serial structure, the parallel structure, or the serial / parallel structure of the delay circuit.</p><p id="p0041" num="0041">The detection unit 400 is connected to the signal input unit 100, the clock generation unit 200, and the delay unit 300 and detects the input signal from the signal input unit 100 depending on the clock signals input from the clock generation unit 200 and the delay circuits 310.</p><p id="p0042" num="0042">When the clock signal is input, the detection unit 400 detects the input signal to be able to generate data. For example, when the clock signal is input, the detection unit 400 generates and stores value "1" when the input signal is sensed and value "0" when the input signal<!-- EPO <DP n="13"> --> is not sensed. Further, the values generated by the reference clock and clocks delaying the corresponding reference clock are stored in one set. That is, when the clock signal is input, the clock signal may be stored in 1 bit by generating the value "1" when the input signal is sensed and the value "0" when the input signal is not sensed. Further, as the values generated by the reference clock and the clocks delaying the corresponding reference clock are stored in one set, the simple data set may be generated since complicated additional data for confirming which clock the corresponding data corresponds to need not be generated.</p><p id="p0043" num="0043">The clocks delayed based on the reference clock may be stored in one set (for example, {CO, C1, C2,...,Cn-1, Cn}.</p><p id="p0044" num="0044">Referring to <figref idrefs="f0002">FIG. 2</figref>, data of {0, 0, 0, 0, ...} are obtained at a first clock, data of {0, 0, 1, 1, ...} are obtained at a second clock, and data of {1, 1, 1, 1, ...} are obtained at a third clock. All the data having the value "0" and the data having the value "1" among the data have no connection with the measurement of the input time of the input signal from the signal input unit 100 and the input time of the input signal may be measured using the data of {0, 0, 1, 1, ...} which are obtained at the second clock in which the value "0" and the value "1" coexist. The reason<!-- EPO <DP n="14"> --> is that each delay time of C1, C2, Cn-1, and Cn is known.</p><p id="p0045" num="0045">In this case, the data having the value "0" and the data having the value "1" have no connection with the measurement of the input time of the input signal from the signal input unit 100, but a malfunction may occur due to problems such as noise, interference, or the like and therefore it is more preferable to confirm data of a clock of a predetermined interval based on the clock in which the value "0" and the value "1" coexist.</p><p id="p0046" num="0046">The operation unit 500 operates the input time of the input signal from the signal input unit 100 based on the data detected by the detection unit 400.</p><p id="p0047" num="0047">The input time of the input signal may be represented by the following Equation.<maths id="math0001" num=""><math display="block"><mrow><mi mathvariant="normal">T</mi><mo>=</mo><mi mathvariant="normal">tC</mi><mo>⁢</mo><mn mathvariant="normal">0</mn><mo>+</mo><mi mathvariant="normal">tCm</mi></mrow></math><img id="ib0001" file="imgb0001.tif" wi="49" he="11" img-content="math" img-format="tif"/></maths></p><p id="p0048" num="0048">(In the above Equation, T represents the input time of the input signal, tCO represents time corresponding to the reference clock of the data in which the value "0" and the value "1" coexist, and tCm represents the delay time of the delay circuit from which the value "1" is first output.</p><p id="p0049" num="0049">It will be described with reference to <figref idrefs="f0002">FIG. 2</figref> described above. When the delay of 1 ns occurs in the case in which a clock having a period of 10 ns using 100 MHz as<!-- EPO <DP n="15"> --> the reference clock passes through one of the delay circuits, describing with reference to the data of {0, 0, 1, 1,...} obtained at the second clock in which the vale "0" and the value "1" coexist, the time corresponding to the reference clock corresponding to the data in which the value "0" and the value "1" coexist is 2 ns and the delay time of the delay circuit from which the value "1" is first output is 0.2 ns and therefore becomes the input time of the input signal to which 2.2 ns (2 ns + 0.2 ns = 2.2 ns) is input.</p><p id="p0050" num="0050">That is, the time when the signal transmitted from the target is transmitted to each receiver may be more accurately measured than the input time of the input signal measured by the reference clocks of each of the receivers.</p><p id="p0051" num="0051">The delay unit 200 may be implemented by programmable logic devices (PLDs). The PLD is collectively referred to as one including a programmable array logic (PAL), a generic array logic (GAL), a field-programmable gate array (FPGA), a complex programmable logic device (CPLD), and the like.</p><p id="p0052" num="0052">The programmable array logic (PAL) is classified into a low density programmable logic devices (PLDs), while the FPGA is classified into a high density PLD. Therefore, likewise the PAL, the FPGA may rapidly<!-- EPO <DP n="16"> --> implement a desired custom circuit with user programming by an electrical fuse. However, the PAL has low circuit implementation efficiency due to a structural array generally configured of an AND - OR gate, while the FPGA may implement a high-performance circuit due to a logic and connection structure which may implement a digital circuit in various forms.</p><p id="p0053" num="0053">In the above description, the exemplary embodiment of the present invention describes that the delay unit 200 may be implemented using the PLD, but all the components of the exemplary embodiment of the present invention may be also implemented using the PLD.</p><p id="p0054" num="0054">Consequently, according to the apparatus for measuring an input time of an input signal in accordance with the exemplary embodiment of the present invention, it is possible to measure the input time of the input signal ah higher precision than that of the measurement of the input time of the input signal depending on the reference clock by using the clock delayed by the user desired time using the delay circuit.</p><p id="p0055" num="0055">The present invention is not limited to the aforementioned exemplary embodiment and an application range is various and it is apparent that various<!-- EPO <DP n="17"> --> modifications can be made to those skilled in the art without departing from the spirit of the present invention described in the appended claims.</p><heading id="h0011">[Detailed Description of Main Elements]</heading><p id="p0056" num="0056"><dl id="dl0001" compact="compact"><dt>100:</dt><dd>Signal input unit</dd><dt>200:</dt><dd>Clock generation unit</dd><dt>300:</dt><dd>Delay unit</dd><dt>310:</dt><dd>Delay circuit</dd><dt>400:</dt><dd>Detection unit</dd><dt>500:</dt><dd>Operation unit</dd></dl></p></description><claims mxw-id="PCLM90459563" lang="EN" load-source="patent-office"><!-- EPO <DP n="18"> --><claim id="c-en-0001" num="0001"><claim-text>An apparatus for measuring an input time of an input signal, comprising:
<claim-text>a signal input unit 100 receiving a signal;</claim-text>
<claim-text>a clock generation unit 200 generating a reference clock;</claim-text>
<claim-text>a delay unit 300 connected to the clock generation unit 200 and including at least one delay circuit 310;</claim-text>
<claim-text>a detection unit 400 connected to the signal input unit 100, the clock generation unit 200, and the delay unit 300 and detecting the signal input from the signal input unit 100 depending on clock signals input from the clock generation unit 200 and the delay circuits 310; and</claim-text>
<claim-text>an operation unit 500 operating the input time of the input signal from the signal input unit 100 based on data detected by the detection unit 400.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The apparatus of claim 1, wherein the delay circuit 310 of the delay unit 300 is at least any one selected from a pattern on a substrate, a logic circuit, a buffer, a flip flop, programmable logic devices (PLDs).</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text><!-- EPO <DP n="19"> --> The apparatus of claim 1, wherein the delay circuits 310 of the delay unit 300 are connected in a serial structure, a parallel structure, or a serial / parallel structure.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The apparatus of claim 1, wherein the detection unit 400 generates and stores value "1" when the input signal is sensed and value "0" when the input signal is not sensed, when the clock signals are input.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The apparatus of claim 1, wherein the detection unit 400 stores values generated by the reference clock and clocks delaying the corresponding reference clock in one set.</claim-text></claim></claims><drawings mxw-id="PDW20422285" load-source="patent-office"><!-- EPO <DP n="20"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="184" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="163" he="215" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="163" he="189" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="163" he="189" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="153" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="153" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
