
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029369    6.029369 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029369 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029369   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130685   20.130686 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130686 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880686   clock uncertainty
                                  0.000000   19.880686   clock reconvergence pessimism
                                 -0.913286   18.967402   library recovery time
                                             18.967402   data required time
---------------------------------------------------------------------------------------------
                                             18.967402   data required time
                                             -6.029369   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938031   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029343    6.029343 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029343 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130770   20.130770 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130770 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880772   clock uncertainty
                                  0.000000   19.880772   clock reconvergence pessimism
                                 -0.913286   18.967485   library recovery time
                                             18.967485   data required time
---------------------------------------------------------------------------------------------
                                             18.967485   data required time
                                             -6.029343   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938144   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029325    6.029325 ^ rst_n (in)
                                                         rst_n (net)
                      3.529382    0.000000    6.029325 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029325   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130786   20.130787 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130787 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880787   clock uncertainty
                                  0.000000   19.880787   clock reconvergence pessimism
                                 -0.913286   18.967503   library recovery time
                                             18.967503   data required time
---------------------------------------------------------------------------------------------
                                             18.967503   data required time
                                             -6.029325   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938177   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029119    6.029119 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029119 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029119   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130576   20.130577 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130577 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880577   clock uncertainty
                                  0.000000   19.880577   clock reconvergence pessimism
                                 -0.913285   18.967293   library recovery time
                                             18.967293   data required time
---------------------------------------------------------------------------------------------
                                             18.967293   data required time
                                             -6.029119   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938173   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029258    6.029259 ^ rst_n (in)
                                                         rst_n (net)
                      3.529381    0.000000    6.029259 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029259   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130814   20.130816 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130816 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880816   clock uncertainty
                                  0.000000   19.880816   clock reconvergence pessimism
                                 -0.913285   18.967531   library recovery time
                                             18.967531   data required time
---------------------------------------------------------------------------------------------
                                             18.967531   data required time
                                             -6.029259   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029167    6.029167 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029167 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029167   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130823   20.130823 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130823 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880825   clock uncertainty
                                  0.000000   19.880825   clock reconvergence pessimism
                                 -0.913285   18.967539   library recovery time
                                             18.967539   data required time
---------------------------------------------------------------------------------------------
                                             18.967539   data required time
                                             -6.029167   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029107    6.029107 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029107 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029107   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130814   20.130816 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130816 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880816   clock uncertainty
                                  0.000000   19.880816   clock reconvergence pessimism
                                 -0.913285   18.967531   library recovery time
                                             18.967531   data required time
---------------------------------------------------------------------------------------------
                                             18.967531   data required time
                                             -6.029107   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938423   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029088    6.029088 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029088 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029088   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130834   20.130835 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130835 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880835   clock uncertainty
                                  0.000000   19.880835   clock reconvergence pessimism
                                 -0.913285   18.967550   library recovery time
                                             18.967550   data required time
---------------------------------------------------------------------------------------------
                                             18.967550   data required time
                                             -6.029088   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938461   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.029068    6.029068 ^ rst_n (in)
                                                         rst_n (net)
                      3.529380    0.000000    6.029068 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.029068   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130843   20.130844 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130844 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880844   clock uncertainty
                                  0.000000   19.880844   clock reconvergence pessimism
                                 -0.913285   18.967558   library recovery time
                                             18.967558   data required time
---------------------------------------------------------------------------------------------
                                             18.967558   data required time
                                             -6.029068   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938490   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028952    6.028952 ^ rst_n (in)
                                                         rst_n (net)
                      3.529379    0.000000    6.028952 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028952   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130919   20.130920 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130920 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880920   clock uncertainty
                                  0.000000   19.880920   clock reconvergence pessimism
                                 -0.913284   18.967636   library recovery time
                                             18.967636   data required time
---------------------------------------------------------------------------------------------
                                             18.967636   data required time
                                             -6.028952   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938685   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028972    6.028972 ^ rst_n (in)
                                                         rst_n (net)
                      3.529379    0.000000    6.028972 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028972   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130971   20.130972 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130972 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880972   clock uncertainty
                                  0.000000   19.880972   clock reconvergence pessimism
                                 -0.913284   18.967688   library recovery time
                                             18.967688   data required time
---------------------------------------------------------------------------------------------
                                             18.967688   data required time
                                             -6.028972   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938716   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028916    6.028916 ^ rst_n (in)
                                                         rst_n (net)
                      3.529378    0.000000    6.028916 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028916   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130918   20.130919 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130919 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880919   clock uncertainty
                                  0.000000   19.880919   clock reconvergence pessimism
                                 -0.913284   18.967634   library recovery time
                                             18.967634   data required time
---------------------------------------------------------------------------------------------
                                             18.967634   data required time
                                             -6.028916   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938719   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    32    0.217393    3.529364    2.028842    6.028842 ^ rst_n (in)
                                                         rst_n (net)
                      3.529378    0.000000    6.028842 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.028842   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130953   20.130953 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130953 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880955   clock uncertainty
                                  0.000000   19.880955   clock reconvergence pessimism
                                 -0.913284   18.967670   library recovery time
                                             18.967670   data required time
---------------------------------------------------------------------------------------------
                                             18.967670   data required time
                                             -6.028842   data arrival time
---------------------------------------------------------------------------------------------
                                             12.938828   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000060    4.463326 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003204    0.373619    0.311399    4.774725 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.373619    0.000003    4.774728 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.774728   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130953   20.130953 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130953 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880955   clock uncertainty
                                  0.000000   19.880955   clock reconvergence pessimism
                                 -0.318090   19.562864   library setup time
                                             19.562864   data required time
---------------------------------------------------------------------------------------------
                                             19.562864   data required time
                                             -4.774728   data arrival time
---------------------------------------------------------------------------------------------
                                             14.788136   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000129    4.463395 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003147    0.371283    0.310030    4.773426 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.371283    0.000002    4.773427 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.773427   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130971   20.130972 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130972 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880972   clock uncertainty
                                  0.000000   19.880972   clock reconvergence pessimism
                                 -0.317751   19.563221   library setup time
                                             19.563221   data required time
---------------------------------------------------------------------------------------------
                                             19.563221   data required time
                                             -4.773427   data arrival time
---------------------------------------------------------------------------------------------
                                             14.789794   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000248    4.463514 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003253    0.261041    0.251398    4.714912 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.261041    0.000004    4.714916 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.714916   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130814   20.130816 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130816 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880816   clock uncertainty
                                  0.000000   19.880816   clock reconvergence pessimism
                                 -0.297779   19.583036   library setup time
                                             19.583036   data required time
---------------------------------------------------------------------------------------------
                                             19.583036   data required time
                                             -4.714916   data arrival time
---------------------------------------------------------------------------------------------
                                             14.868119   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000278    4.463544 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003152    0.258397    0.249487    4.713031 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.258397    0.000002    4.713033 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.713033   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130770   20.130770 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130770 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880772   clock uncertainty
                                  0.000000   19.880772   clock reconvergence pessimism
                                 -0.297238   19.583534   library setup time
                                             19.583534   data required time
---------------------------------------------------------------------------------------------
                                             19.583534   data required time
                                             -4.713033   data arrival time
---------------------------------------------------------------------------------------------
                                             14.870501   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000274    4.463541 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003112    0.257356    0.248734    4.712275 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.257356    0.000001    4.712276 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.712276   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130786   20.130787 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130787 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880787   clock uncertainty
                                  0.000000   19.880787   clock reconvergence pessimism
                                 -0.297025   19.583763   library setup time
                                             19.583763   data required time
---------------------------------------------------------------------------------------------
                                             19.583763   data required time
                                             -4.712276   data arrival time
---------------------------------------------------------------------------------------------
                                             14.871487   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115478    4.115478 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115478 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.029872    0.483070    0.347788    4.463266 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.483070    0.000226    4.463492 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003226    0.266961    0.231704    4.695196 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.266961    0.000003    4.695199 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.695199   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130823   20.130823 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130823 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880825   clock uncertainty
                                  0.000000   19.880825   clock reconvergence pessimism
                                 -0.298990   19.581835   library setup time
                                             19.581835   data required time
---------------------------------------------------------------------------------------------
                                             19.581835   data required time
                                             -4.695199   data arrival time
---------------------------------------------------------------------------------------------
                                             14.886637   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011977    0.240989    0.115482    4.115482 ^ ena (in)
                                                         ena (net)
                      0.240989    0.000000    4.115482 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004213    0.397660    0.169861    4.285343 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.397660    0.000004    4.285347 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003274    0.339399    0.282597    4.567944 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.339399    0.000004    4.567947 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.567947   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053945    0.251389    0.130919   20.130920 ^ clk (in)
                                                         clk (net)
                      0.251389    0.000000   20.130920 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.880920   clock uncertainty
                                  0.000000   19.880920   clock reconvergence pessimism
                                 -0.313130   19.567789   library setup time
                                             19.567789   data required time
---------------------------------------------------------------------------------------------
                                             19.567789   data required time
                                             -4.567947   data arrival time
---------------------------------------------------------------------------------------------
                                             14.999842   slack (MET)



