$date
	Fri Oct 26 00:29:47 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux21c_tb $end
$var wire 1 ! y $end
$var reg 1 " abit $end
$var reg 1 # bbit $end
$var reg 1 $ s $end
$scope module m $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
1"
1!
$end
#10
0!
1#
1&
0"
0%
#20
1$
1'
0#
0&
1"
1%
#30
1!
1#
1&
0"
0%
