#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May  6 18:00:44 2021
# Process ID: 5743
# Current directory: /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2
# Command line: vivado
# Log file: /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/vivado.log
# Journal file: /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_p2 /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2 -part xcu200-fsgd2104-2-e
set_property board_part xilinx.com:au200:part0:1.3 [current_project]
add_files -scan_for_includes {/home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/pulpino_wrap.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_read_only_ctrl.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_uart.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_slave_controller.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/clk_rst_gen.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/slib_mv_filter.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_master_tx.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_or1k_module.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/nrbd_nrsc_tp.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_write_only_ctrl.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_i2c.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/dc_token_ring_fifo_dout.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_alu_div.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_axi_module.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_address_decoder_BW.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_controller.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_compressed_decoder.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/uart_interrupt.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_mult.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/slib_clock_div.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_tap_defines.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_hwloop_controller.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_core.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_id_stage.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/periph_bus_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_master_rx.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/generic_fifo.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_master_apb_if.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_alu.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb2per.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_slave_rx.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_ArbitrationTree.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_ftoi.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_defines.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/peripherals.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_address_decoder_DW.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/control_tp.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/pulpino_top.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi2apb32.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_hwloop_regs.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_decoder.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_axi_biu.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_address_decoder_AR.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_defs.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/slib_fifo.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_if_stage.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_request_block.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/slib_input_filter.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_mem_if_SP_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/uart_receiver.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_or1k_defines.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_defs_div_sqrt_tp.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_address_decoder_BR.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/defines.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_AR_allocator.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_node_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_slave_cmd_parser.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/slib_counter.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_node.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_DW_allocator.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/cluster_clock_gating.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_tracer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_slave_regs.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_RR_Flag_Req.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_w_buffer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/cluster_clock_inverter.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_response_block.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adv_dbg_if.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_norm.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_prefetch_L0_buffer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_spi_slave.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_bus.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/i2c_master_byte_ctrl.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/i2c_master_bit_ctrl.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/cluster_clock_mux2.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/instr_ram_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_ex_stage.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/div_sqrt_top_tp.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi2apb.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_apu_disp.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_master_clkgen.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_axi_defines.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/xilinx_mem_32768x32.dcp /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_cs_registers.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_timer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_ff.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/boot_code.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_node.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_master_controller.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/generic_service_unit.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_top.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/uart_transmitter.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_crc32.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_pulpino.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_BW_allocator.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_FanInPrimitive_Req.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_fetch_fifo.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_r_buffer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_fll_if.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_mult.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_bus.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_add.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_tracer_defines.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_load_store_unit.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_spi_master.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_slave_dc_fifo.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/dc_synchronizer.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_core.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_slice_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_address_decoder_AW.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/core2axi_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_register_file.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_norm_div_sqrt.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_tap_top.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_slave_axi_plug.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_ar_buffer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_prefetch_buffer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/sp_ram.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/config.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_event_unit.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_int_controller.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_node_intf_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/defines_event_unit.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/pulp_clock_inverter.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/i2c_master_defines.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_L0_buffer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_b_buffer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/pulp_clock_mux2.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/slib_input_sync.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_BR_allocator.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_spi_slave_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/sp_ram_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/iteration_div_sqrt.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/sleep_unit.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_private.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/iteration_div_sqrt_first.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/dc_token_ring.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_or1k_biu.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apu_macros.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_aw_buffer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/boot_rom_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_master_fifo.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi2apb_wrap.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/rstgen.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_slave_tx.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_config.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/preprocess.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_defines.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/dc_token_ring_fifo_din.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpu_itof.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apb_gpio.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/timer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/riscv_debug_unit.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/adbg_or1k_status_reg.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_multiplexer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/spi_slave_syncro.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_AW_allocator.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/dc_full_detector.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/core2axi.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/fpexc.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/uart_baudgen.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_mem_if_SP.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/ram_mux.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/slib_edge_detect.vhd /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/dc_data_buffer.v /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/axi_slice.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/debug_bus.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/core_region.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/SoC_src/apu_core_package.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/vitis_ip/PULPino_System_L3.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/vitis_ip/counter.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/vitis_ip/PULPino_System_control_s_axi.v /home/zmhuang/Research/PULPino_FPGA/src_v2/vitis_ip/PULPino_System_L2.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/vitis_ip/PULPino_System_L4.v /home/zmhuang/Research/PULPino_FPGA/src_v2/vitis_ip/axi_write_master.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/vitis_ip/axi_read_master.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/vitis_ip/PULPino_System_L1.v /home/zmhuang/Research/PULPino_FPGA/src_v2/Load_file_hw/Loading_file_controller.v /home/zmhuang/Research/PULPino_FPGA/src_v2/Load_file_hw/JTAG_init.v /home/zmhuang/Research/PULPino_FPGA/src_v2/Load_file_hw/SPI_load_file.v /home/zmhuang/Research/PULPino_FPGA/src_v2/Load_file_hw/JTAG_init_parser.v /home/zmhuang/Research/PULPino_FPGA/src_v2/Load_file_hw/uart.v}
import_files -force
import_files -fileset constrs_1 -force -norecurse /home/zmhuang/Research/PULPino_FPGA/src_v2/constraints/constraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/zmhuang/workspace/Vadd/vivado_rtl_kernel/rtl_kernel_ex/imports/rtl_kernel_example_vadd.sv
import_files -norecurse /home/zmhuang/workspace/Vadd/vivado_rtl_kernel/rtl_kernel_ex/imports/rtl_kernel_example_vadd.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2/project_p2.srcs/sources_1/imports/src_v2/Load_file_hw/JTAG_init.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2/project_p2.srcs/sources_1/imports/src_v2/SoC_src/riscv_tracer.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2/project_p2.srcs/sources_1/imports/src_v2/SoC_src/xilinx_mem_32768x32.dcp] -no_script -reset -force -quiet
remove_files  {/home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2/project_p2.srcs/sources_1/imports/src_v2/Load_file_hw/JTAG_init.v /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2/project_p2.srcs/sources_1/imports/src_v2/SoC_src/riscv_tracer.sv /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2/project_p2.srcs/sources_1/imports/src_v2/SoC_src/xilinx_mem_32768x32.dcp}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2/project_p2.srcs/sources_1/imports/imports/rtl_kernel_example_vadd.sv] -no_script -reset -force -quiet
remove_files  /home/zmhuang/Research/PULPino_FPGA/src_v2/vivado_s2/project_p2/project_p2.srcs/sources_1/imports/imports/rtl_kernel_example_vadd.sv
update_compile_order -fileset sources_1
