// Seed: 1652179717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wand id_4;
  input wire id_3;
  assign module_1.id_1 = 0;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1;
  logic [1  +  1] id_5;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd3
) (
    output logic   id_0,
    input  supply1 _id_1
);
  always id_0 = id_1;
  logic id_3;
  integer [id_1 : 1] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd3
) (
    input  wor   id_0,
    output tri1  id_1,
    input  uwire _id_2
    , id_7,
    output tri0  id_3,
    input  uwire id_4,
    output tri1  id_5
);
  logic id_8;
  assign id_1 = {1'b0, 1};
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_4 = 0;
  logic [id_2 : -1  ?  id_2 : 1] id_10;
  assign id_3 = 1 - 1'b0;
  logic [-1 : -1] id_11;
endmodule
