// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="example_example,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.650000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=48,HLS_SYN_DSP=0,HLS_SYN_FF=2221,HLS_SYN_LUT=3135,HLS_VERSION=2022_2}" *)

module example (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_BUS_A_AWVALID,
        s_axi_BUS_A_AWREADY,
        s_axi_BUS_A_AWADDR,
        s_axi_BUS_A_WVALID,
        s_axi_BUS_A_WREADY,
        s_axi_BUS_A_WDATA,
        s_axi_BUS_A_WSTRB,
        s_axi_BUS_A_ARVALID,
        s_axi_BUS_A_ARREADY,
        s_axi_BUS_A_ARADDR,
        s_axi_BUS_A_RVALID,
        s_axi_BUS_A_RREADY,
        s_axi_BUS_A_RDATA,
        s_axi_BUS_A_RRESP,
        s_axi_BUS_A_BVALID,
        s_axi_BUS_A_BREADY,
        s_axi_BUS_A_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 43'd1;
parameter    ap_ST_fsm_state2 = 43'd2;
parameter    ap_ST_fsm_state3 = 43'd4;
parameter    ap_ST_fsm_state4 = 43'd8;
parameter    ap_ST_fsm_state5 = 43'd16;
parameter    ap_ST_fsm_state6 = 43'd32;
parameter    ap_ST_fsm_state7 = 43'd64;
parameter    ap_ST_fsm_state8 = 43'd128;
parameter    ap_ST_fsm_state9 = 43'd256;
parameter    ap_ST_fsm_state10 = 43'd512;
parameter    ap_ST_fsm_state11 = 43'd1024;
parameter    ap_ST_fsm_state12 = 43'd2048;
parameter    ap_ST_fsm_state13 = 43'd4096;
parameter    ap_ST_fsm_state14 = 43'd8192;
parameter    ap_ST_fsm_state15 = 43'd16384;
parameter    ap_ST_fsm_state16 = 43'd32768;
parameter    ap_ST_fsm_state17 = 43'd65536;
parameter    ap_ST_fsm_state18 = 43'd131072;
parameter    ap_ST_fsm_state19 = 43'd262144;
parameter    ap_ST_fsm_state20 = 43'd524288;
parameter    ap_ST_fsm_state21 = 43'd1048576;
parameter    ap_ST_fsm_state22 = 43'd2097152;
parameter    ap_ST_fsm_state23 = 43'd4194304;
parameter    ap_ST_fsm_state24 = 43'd8388608;
parameter    ap_ST_fsm_state25 = 43'd16777216;
parameter    ap_ST_fsm_state26 = 43'd33554432;
parameter    ap_ST_fsm_state27 = 43'd67108864;
parameter    ap_ST_fsm_state28 = 43'd134217728;
parameter    ap_ST_fsm_state29 = 43'd268435456;
parameter    ap_ST_fsm_state30 = 43'd536870912;
parameter    ap_ST_fsm_state31 = 43'd1073741824;
parameter    ap_ST_fsm_state32 = 43'd2147483648;
parameter    ap_ST_fsm_state33 = 43'd4294967296;
parameter    ap_ST_fsm_state34 = 43'd8589934592;
parameter    ap_ST_fsm_state35 = 43'd17179869184;
parameter    ap_ST_fsm_state36 = 43'd34359738368;
parameter    ap_ST_fsm_state37 = 43'd68719476736;
parameter    ap_ST_fsm_state38 = 43'd137438953472;
parameter    ap_ST_fsm_state39 = 43'd274877906944;
parameter    ap_ST_fsm_state40 = 43'd549755813888;
parameter    ap_ST_fsm_state41 = 43'd1099511627776;
parameter    ap_ST_fsm_state42 = 43'd2199023255552;
parameter    ap_ST_fsm_state43 = 43'd4398046511104;
parameter    C_S_AXI_BUS_A_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_A_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_BUS_A_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_BUS_A_AWVALID;
output   s_axi_BUS_A_AWREADY;
input  [C_S_AXI_BUS_A_ADDR_WIDTH - 1:0] s_axi_BUS_A_AWADDR;
input   s_axi_BUS_A_WVALID;
output   s_axi_BUS_A_WREADY;
input  [C_S_AXI_BUS_A_DATA_WIDTH - 1:0] s_axi_BUS_A_WDATA;
input  [C_S_AXI_BUS_A_WSTRB_WIDTH - 1:0] s_axi_BUS_A_WSTRB;
input   s_axi_BUS_A_ARVALID;
output   s_axi_BUS_A_ARREADY;
input  [C_S_AXI_BUS_A_ADDR_WIDTH - 1:0] s_axi_BUS_A_ARADDR;
output   s_axi_BUS_A_RVALID;
input   s_axi_BUS_A_RREADY;
output  [C_S_AXI_BUS_A_DATA_WIDTH - 1:0] s_axi_BUS_A_RDATA;
output  [1:0] s_axi_BUS_A_RRESP;
output   s_axi_BUS_A_BVALID;
input   s_axi_BUS_A_BREADY;
output  [1:0] s_axi_BUS_A_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [42:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] a;
wire   [63:0] b;
wire   [63:0] c;
wire   [31:0] size_r;
wire   [31:0] size_c;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state20;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state36;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state43;
reg   [31:0] size_c_read_reg_439;
reg   [31:0] size_r_read_reg_446;
reg   [61:0] trunc_ln_reg_457;
reg   [61:0] trunc_ln1_reg_463;
reg   [61:0] trunc_ln2_reg_469;
reg   [63:0] gmem_addr_2_reg_486;
wire   [63:0] mul_ln20_fu_318_p2;
reg   [63:0] mul_ln20_reg_491;
wire    ap_CS_fsm_state28;
wire   [17:0] select_ln20_fu_359_p3;
reg   [17:0] select_ln20_reg_499;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln20_fu_339_p2;
wire  signed [17:0] grp_fu_412_p2;
reg   [17:0] mul_ln24_reg_510;
wire    ap_CS_fsm_state32;
(* use_dsp48 = "no" *) wire   [17:0] add_ln29_fu_400_p2;
reg   [17:0] add_ln29_reg_516;
wire    ap_CS_fsm_state33;
reg   [17:0] A_address0;
reg    A_ce0;
reg    A_we0;
wire   [31:0] A_q0;
reg   [17:0] B_address0;
reg    B_ce0;
reg    B_we0;
wire   [31:0] B_q0;
reg   [17:0] res_address0;
reg    res_ce0;
reg    res_we0;
reg   [31:0] res_d0;
wire   [31:0] res_q0;
wire    grp_example_Pipeline_1_fu_195_ap_start;
wire    grp_example_Pipeline_1_fu_195_ap_done;
wire    grp_example_Pipeline_1_fu_195_ap_idle;
wire    grp_example_Pipeline_1_fu_195_ap_ready;
wire    grp_example_Pipeline_1_fu_195_m_axi_gmem_AWVALID;
wire   [63:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWADDR;
wire   [0:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWID;
wire   [31:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWLEN;
wire   [2:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWSIZE;
wire   [1:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWBURST;
wire   [1:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWLOCK;
wire   [3:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWCACHE;
wire   [2:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWPROT;
wire   [3:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWQOS;
wire   [3:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWREGION;
wire   [0:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_AWUSER;
wire    grp_example_Pipeline_1_fu_195_m_axi_gmem_WVALID;
wire   [31:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_WDATA;
wire   [3:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_WSTRB;
wire    grp_example_Pipeline_1_fu_195_m_axi_gmem_WLAST;
wire   [0:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_WID;
wire   [0:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_WUSER;
wire    grp_example_Pipeline_1_fu_195_m_axi_gmem_ARVALID;
wire   [63:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARADDR;
wire   [0:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARID;
wire   [31:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARLEN;
wire   [2:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARSIZE;
wire   [1:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARBURST;
wire   [1:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARLOCK;
wire   [3:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARCACHE;
wire   [2:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARPROT;
wire   [3:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARQOS;
wire   [3:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARREGION;
wire   [0:0] grp_example_Pipeline_1_fu_195_m_axi_gmem_ARUSER;
wire    grp_example_Pipeline_1_fu_195_m_axi_gmem_RREADY;
wire    grp_example_Pipeline_1_fu_195_m_axi_gmem_BREADY;
wire   [17:0] grp_example_Pipeline_1_fu_195_A_address0;
wire    grp_example_Pipeline_1_fu_195_A_ce0;
wire    grp_example_Pipeline_1_fu_195_A_we0;
wire   [31:0] grp_example_Pipeline_1_fu_195_A_d0;
wire    grp_example_Pipeline_2_fu_203_ap_start;
wire    grp_example_Pipeline_2_fu_203_ap_done;
wire    grp_example_Pipeline_2_fu_203_ap_idle;
wire    grp_example_Pipeline_2_fu_203_ap_ready;
wire    grp_example_Pipeline_2_fu_203_m_axi_gmem_AWVALID;
wire   [63:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWADDR;
wire   [0:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWID;
wire   [31:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWLEN;
wire   [2:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWSIZE;
wire   [1:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWBURST;
wire   [1:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWLOCK;
wire   [3:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWCACHE;
wire   [2:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWPROT;
wire   [3:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWQOS;
wire   [3:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWREGION;
wire   [0:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_AWUSER;
wire    grp_example_Pipeline_2_fu_203_m_axi_gmem_WVALID;
wire   [31:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_WDATA;
wire   [3:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_WSTRB;
wire    grp_example_Pipeline_2_fu_203_m_axi_gmem_WLAST;
wire   [0:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_WID;
wire   [0:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_WUSER;
wire    grp_example_Pipeline_2_fu_203_m_axi_gmem_ARVALID;
wire   [63:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARADDR;
wire   [0:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARID;
wire   [31:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARLEN;
wire   [2:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARSIZE;
wire   [1:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARBURST;
wire   [1:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARLOCK;
wire   [3:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARCACHE;
wire   [2:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARPROT;
wire   [3:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARQOS;
wire   [3:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARREGION;
wire   [0:0] grp_example_Pipeline_2_fu_203_m_axi_gmem_ARUSER;
wire    grp_example_Pipeline_2_fu_203_m_axi_gmem_RREADY;
wire    grp_example_Pipeline_2_fu_203_m_axi_gmem_BREADY;
wire   [17:0] grp_example_Pipeline_2_fu_203_B_address0;
wire    grp_example_Pipeline_2_fu_203_B_ce0;
wire    grp_example_Pipeline_2_fu_203_B_we0;
wire   [31:0] grp_example_Pipeline_2_fu_203_B_d0;
wire    grp_example_Pipeline_3_fu_211_ap_start;
wire    grp_example_Pipeline_3_fu_211_ap_done;
wire    grp_example_Pipeline_3_fu_211_ap_idle;
wire    grp_example_Pipeline_3_fu_211_ap_ready;
wire    grp_example_Pipeline_3_fu_211_m_axi_gmem_AWVALID;
wire   [63:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWADDR;
wire   [0:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWID;
wire   [31:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWLEN;
wire   [2:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWSIZE;
wire   [1:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWBURST;
wire   [1:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWLOCK;
wire   [3:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWCACHE;
wire   [2:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWPROT;
wire   [3:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWQOS;
wire   [3:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWREGION;
wire   [0:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_AWUSER;
wire    grp_example_Pipeline_3_fu_211_m_axi_gmem_WVALID;
wire   [31:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_WDATA;
wire   [3:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_WSTRB;
wire    grp_example_Pipeline_3_fu_211_m_axi_gmem_WLAST;
wire   [0:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_WID;
wire   [0:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_WUSER;
wire    grp_example_Pipeline_3_fu_211_m_axi_gmem_ARVALID;
wire   [63:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARADDR;
wire   [0:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARID;
wire   [31:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARLEN;
wire   [2:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARSIZE;
wire   [1:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARBURST;
wire   [1:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARLOCK;
wire   [3:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARCACHE;
wire   [2:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARPROT;
wire   [3:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARQOS;
wire   [3:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARREGION;
wire   [0:0] grp_example_Pipeline_3_fu_211_m_axi_gmem_ARUSER;
wire    grp_example_Pipeline_3_fu_211_m_axi_gmem_RREADY;
wire    grp_example_Pipeline_3_fu_211_m_axi_gmem_BREADY;
wire   [17:0] grp_example_Pipeline_3_fu_211_res_address0;
wire    grp_example_Pipeline_3_fu_211_res_ce0;
wire    grp_example_Pipeline_3_fu_211_res_we0;
wire   [31:0] grp_example_Pipeline_3_fu_211_res_d0;
wire    grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start;
wire    grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_done;
wire    grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_idle;
wire    grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_ready;
wire   [17:0] grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_A_address0;
wire    grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_A_ce0;
wire   [17:0] grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_B_address0;
wire    grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_B_ce0;
wire   [31:0] grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_sum_out;
wire    grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_sum_out_ap_vld;
wire    grp_example_Pipeline_5_fu_229_ap_start;
wire    grp_example_Pipeline_5_fu_229_ap_done;
wire    grp_example_Pipeline_5_fu_229_ap_idle;
wire    grp_example_Pipeline_5_fu_229_ap_ready;
wire    grp_example_Pipeline_5_fu_229_m_axi_gmem_AWVALID;
wire   [63:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWADDR;
wire   [0:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWID;
wire   [31:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWLEN;
wire   [2:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWSIZE;
wire   [1:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWBURST;
wire   [1:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWLOCK;
wire   [3:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWCACHE;
wire   [2:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWPROT;
wire   [3:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWQOS;
wire   [3:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWREGION;
wire   [0:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_AWUSER;
wire    grp_example_Pipeline_5_fu_229_m_axi_gmem_WVALID;
wire   [31:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_WDATA;
wire   [3:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_WSTRB;
wire    grp_example_Pipeline_5_fu_229_m_axi_gmem_WLAST;
wire   [0:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_WID;
wire   [0:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_WUSER;
wire    grp_example_Pipeline_5_fu_229_m_axi_gmem_ARVALID;
wire   [63:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARADDR;
wire   [0:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARID;
wire   [31:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARLEN;
wire   [2:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARSIZE;
wire   [1:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARBURST;
wire   [1:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARLOCK;
wire   [3:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARCACHE;
wire   [2:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARPROT;
wire   [3:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARQOS;
wire   [3:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARREGION;
wire   [0:0] grp_example_Pipeline_5_fu_229_m_axi_gmem_ARUSER;
wire    grp_example_Pipeline_5_fu_229_m_axi_gmem_RREADY;
wire    grp_example_Pipeline_5_fu_229_m_axi_gmem_BREADY;
wire   [17:0] grp_example_Pipeline_5_fu_229_res_address0;
wire    grp_example_Pipeline_5_fu_229_res_ce0;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg    grp_example_Pipeline_1_fu_195_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_example_Pipeline_2_fu_203_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_example_Pipeline_3_fu_211_ap_start_reg;
wire    ap_CS_fsm_state27;
reg    grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start_reg;
reg   [42:0] ap_NS_fsm;
wire    ap_NS_fsm_state33;
wire    ap_CS_fsm_state34;
reg    grp_example_Pipeline_5_fu_229_ap_start_reg;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln29_fu_404_p1;
wire    ap_CS_fsm_state35;
wire  signed [63:0] sext_ln54_fu_282_p1;
wire  signed [63:0] sext_ln55_fu_292_p1;
wire  signed [63:0] sext_ln56_fu_302_p1;
reg   [17:0] b_col_fu_102;
wire   [17:0] add_ln21_fu_379_p2;
reg   [30:0] a_row_fu_106;
wire   [30:0] select_ln20_1_fu_367_p3;
reg   [63:0] indvar_flatten_fu_110;
wire   [63:0] add_ln20_1_fu_344_p2;
wire   [31:0] mul_ln20_fu_318_p0;
wire   [31:0] mul_ln20_fu_318_p1;
wire   [31:0] zext_ln21_fu_330_p1;
wire   [0:0] icmp_ln21_fu_334_p2;
wire   [30:0] add_ln20_fu_353_p2;
wire  signed [17:0] grp_fu_412_p0;
wire   [8:0] grp_fu_412_p1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire   [63:0] mul_ln20_fu_318_p00;
wire   [63:0] mul_ln20_fu_318_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 43'd1;
#0 grp_example_Pipeline_1_fu_195_ap_start_reg = 1'b0;
#0 grp_example_Pipeline_2_fu_203_ap_start_reg = 1'b0;
#0 grp_example_Pipeline_3_fu_211_ap_start_reg = 1'b0;
#0 grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start_reg = 1'b0;
#0 grp_example_Pipeline_5_fu_229_ap_start_reg = 1'b0;
end

example_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 250000 ),
    .AddressWidth( 18 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_address0),
    .ce0(A_ce0),
    .we0(A_we0),
    .d0(grp_example_Pipeline_1_fu_195_A_d0),
    .q0(A_q0)
);

example_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 250000 ),
    .AddressWidth( 18 ))
B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_address0),
    .ce0(B_ce0),
    .we0(B_we0),
    .d0(grp_example_Pipeline_2_fu_203_B_d0),
    .q0(B_q0)
);

example_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 250000 ),
    .AddressWidth( 18 ))
res_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(res_address0),
    .ce0(res_ce0),
    .we0(res_we0),
    .d0(res_d0),
    .q0(res_q0)
);

example_example_Pipeline_1 grp_example_Pipeline_1_fu_195(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_example_Pipeline_1_fu_195_ap_start),
    .ap_done(grp_example_Pipeline_1_fu_195_ap_done),
    .ap_idle(grp_example_Pipeline_1_fu_195_ap_idle),
    .ap_ready(grp_example_Pipeline_1_fu_195_ap_ready),
    .m_axi_gmem_AWVALID(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_example_Pipeline_1_fu_195_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_example_Pipeline_1_fu_195_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_example_Pipeline_1_fu_195_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_example_Pipeline_1_fu_195_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_example_Pipeline_1_fu_195_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_example_Pipeline_1_fu_195_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_example_Pipeline_1_fu_195_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_example_Pipeline_1_fu_195_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_example_Pipeline_1_fu_195_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_example_Pipeline_1_fu_195_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln54(trunc_ln_reg_457),
    .A_address0(grp_example_Pipeline_1_fu_195_A_address0),
    .A_ce0(grp_example_Pipeline_1_fu_195_A_ce0),
    .A_we0(grp_example_Pipeline_1_fu_195_A_we0),
    .A_d0(grp_example_Pipeline_1_fu_195_A_d0)
);

example_example_Pipeline_2 grp_example_Pipeline_2_fu_203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_example_Pipeline_2_fu_203_ap_start),
    .ap_done(grp_example_Pipeline_2_fu_203_ap_done),
    .ap_idle(grp_example_Pipeline_2_fu_203_ap_idle),
    .ap_ready(grp_example_Pipeline_2_fu_203_ap_ready),
    .m_axi_gmem_AWVALID(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_example_Pipeline_2_fu_203_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_example_Pipeline_2_fu_203_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_example_Pipeline_2_fu_203_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_example_Pipeline_2_fu_203_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_example_Pipeline_2_fu_203_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_example_Pipeline_2_fu_203_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_example_Pipeline_2_fu_203_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_example_Pipeline_2_fu_203_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_example_Pipeline_2_fu_203_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_example_Pipeline_2_fu_203_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln55(trunc_ln1_reg_463),
    .B_address0(grp_example_Pipeline_2_fu_203_B_address0),
    .B_ce0(grp_example_Pipeline_2_fu_203_B_ce0),
    .B_we0(grp_example_Pipeline_2_fu_203_B_we0),
    .B_d0(grp_example_Pipeline_2_fu_203_B_d0)
);

example_example_Pipeline_3 grp_example_Pipeline_3_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_example_Pipeline_3_fu_211_ap_start),
    .ap_done(grp_example_Pipeline_3_fu_211_ap_done),
    .ap_idle(grp_example_Pipeline_3_fu_211_ap_idle),
    .ap_ready(grp_example_Pipeline_3_fu_211_ap_ready),
    .m_axi_gmem_AWVALID(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_example_Pipeline_3_fu_211_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_example_Pipeline_3_fu_211_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_example_Pipeline_3_fu_211_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_example_Pipeline_3_fu_211_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_example_Pipeline_3_fu_211_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_example_Pipeline_3_fu_211_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_example_Pipeline_3_fu_211_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_example_Pipeline_3_fu_211_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_example_Pipeline_3_fu_211_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_example_Pipeline_3_fu_211_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln56(trunc_ln2_reg_469),
    .res_address0(grp_example_Pipeline_3_fu_211_res_address0),
    .res_ce0(grp_example_Pipeline_3_fu_211_res_ce0),
    .res_we0(grp_example_Pipeline_3_fu_211_res_we0),
    .res_d0(grp_example_Pipeline_3_fu_211_res_d0)
);

example_example_Pipeline_VITIS_LOOP_23_3 grp_example_Pipeline_VITIS_LOOP_23_3_fu_219(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start),
    .ap_done(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_done),
    .ap_idle(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_idle),
    .ap_ready(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_ready),
    .size_c(size_c_read_reg_439),
    .mul_ln24(mul_ln24_reg_510),
    .A_address0(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_A_address0),
    .A_ce0(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_A_ce0),
    .A_q0(A_q0),
    .zext_ln21(select_ln20_reg_499),
    .B_address0(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_B_address0),
    .B_ce0(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_B_ce0),
    .B_q0(B_q0),
    .sum_out(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_sum_out),
    .sum_out_ap_vld(grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_sum_out_ap_vld)
);

example_example_Pipeline_5 grp_example_Pipeline_5_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_example_Pipeline_5_fu_229_ap_start),
    .ap_done(grp_example_Pipeline_5_fu_229_ap_done),
    .ap_idle(grp_example_Pipeline_5_fu_229_ap_idle),
    .ap_ready(grp_example_Pipeline_5_fu_229_ap_ready),
    .m_axi_gmem_AWVALID(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_example_Pipeline_5_fu_229_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_example_Pipeline_5_fu_229_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_example_Pipeline_5_fu_229_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_example_Pipeline_5_fu_229_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_example_Pipeline_5_fu_229_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_example_Pipeline_5_fu_229_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_example_Pipeline_5_fu_229_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_example_Pipeline_5_fu_229_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_example_Pipeline_5_fu_229_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_example_Pipeline_5_fu_229_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln56(trunc_ln2_reg_469),
    .res_address0(grp_example_Pipeline_5_fu_229_res_address0),
    .res_ce0(grp_example_Pipeline_5_fu_229_res_ce0),
    .res_q0(res_q0)
);

example_BUS_A_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_A_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_A_DATA_WIDTH ))
BUS_A_s_axi_U(
    .AWVALID(s_axi_BUS_A_AWVALID),
    .AWREADY(s_axi_BUS_A_AWREADY),
    .AWADDR(s_axi_BUS_A_AWADDR),
    .WVALID(s_axi_BUS_A_WVALID),
    .WREADY(s_axi_BUS_A_WREADY),
    .WDATA(s_axi_BUS_A_WDATA),
    .WSTRB(s_axi_BUS_A_WSTRB),
    .ARVALID(s_axi_BUS_A_ARVALID),
    .ARREADY(s_axi_BUS_A_ARREADY),
    .ARADDR(s_axi_BUS_A_ARADDR),
    .RVALID(s_axi_BUS_A_RVALID),
    .RREADY(s_axi_BUS_A_RREADY),
    .RDATA(s_axi_BUS_A_RDATA),
    .RRESP(s_axi_BUS_A_RRESP),
    .BVALID(s_axi_BUS_A_BVALID),
    .BREADY(s_axi_BUS_A_BREADY),
    .BRESP(s_axi_BUS_A_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .a(a),
    .b(b),
    .c(c),
    .size_r(size_r),
    .size_c(size_c),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

example_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_example_Pipeline_5_fu_229_m_axi_gmem_WDATA),
    .I_WSTRB(grp_example_Pipeline_5_fu_229_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

example_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U21(
    .din0(mul_ln20_fu_318_p0),
    .din1(mul_ln20_fu_318_p1),
    .dout(mul_ln20_fu_318_p2)
);

example_mul_mul_18s_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_mul_18s_9ns_18_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_412_p0),
    .din1(grp_fu_412_p1),
    .ce(1'b1),
    .dout(grp_fu_412_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_example_Pipeline_1_fu_195_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_example_Pipeline_1_fu_195_ap_start_reg <= 1'b1;
        end else if ((grp_example_Pipeline_1_fu_195_ap_ready == 1'b1)) begin
            grp_example_Pipeline_1_fu_195_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_example_Pipeline_2_fu_203_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_example_Pipeline_2_fu_203_ap_start_reg <= 1'b1;
        end else if ((grp_example_Pipeline_2_fu_203_ap_ready == 1'b1)) begin
            grp_example_Pipeline_2_fu_203_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_example_Pipeline_3_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_example_Pipeline_3_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_example_Pipeline_3_fu_211_ap_ready == 1'b1)) begin
            grp_example_Pipeline_3_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_example_Pipeline_5_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state37)) begin
            grp_example_Pipeline_5_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_example_Pipeline_5_fu_229_ap_ready == 1'b1)) begin
            grp_example_Pipeline_5_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state33) & (1'b1 == ap_CS_fsm_state32))) begin
            grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start_reg <= 1'b1;
        end else if ((grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_ready == 1'b1)) begin
            grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_row_fu_106 <= 31'd0;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln20_fu_339_p2 == 1'd0))) begin
        a_row_fu_106 <= select_ln20_1_fu_367_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b_col_fu_102 <= 18'd0;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln20_fu_339_p2 == 1'd0))) begin
        b_col_fu_102 <= add_ln21_fu_379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_110 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln20_fu_339_p2 == 1'd0))) begin
        indvar_flatten_fu_110 <= add_ln20_1_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln29_reg_516 <= add_ln29_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        gmem_addr_2_reg_486 <= sext_ln56_fu_302_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        mul_ln20_reg_491 <= mul_ln20_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mul_ln24_reg_510 <= grp_fu_412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln20_fu_339_p2 == 1'd0))) begin
        select_ln20_reg_499 <= select_ln20_fu_359_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        size_c_read_reg_439 <= size_c;
        size_r_read_reg_446 <= size_r;
        trunc_ln1_reg_463 <= {{b[63:2]}};
        trunc_ln2_reg_469 <= {{c[63:2]}};
        trunc_ln_reg_457 <= {{a[63:2]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_address0 = grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address0 = grp_example_Pipeline_1_fu_195_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_ce0 = grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_ce0 = grp_example_Pipeline_1_fu_195_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_we0 = grp_example_Pipeline_1_fu_195_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        B_address0 = grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        B_address0 = grp_example_Pipeline_2_fu_203_B_address0;
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        B_ce0 = grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        B_ce0 = grp_example_Pipeline_2_fu_203_B_ce0;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        B_we0 = grp_example_Pipeline_2_fu_203_B_we0;
    end else begin
        B_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_example_Pipeline_1_fu_195_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_example_Pipeline_2_fu_203_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_example_Pipeline_3_fu_211_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((grp_example_Pipeline_5_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        gmem_ARADDR = sext_ln56_fu_302_p1;
    end else if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        gmem_ARADDR = sext_ln55_fu_292_p1;
    end else if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARADDR = sext_ln54_fu_282_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem_ARADDR = grp_example_Pipeline_3_fu_211_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARADDR = grp_example_Pipeline_2_fu_203_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARADDR = grp_example_Pipeline_1_fu_195_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARLEN = 32'd250000;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem_ARLEN = grp_example_Pipeline_3_fu_211_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARLEN = grp_example_Pipeline_2_fu_203_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARLEN = grp_example_Pipeline_1_fu_195_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem_ARVALID = grp_example_Pipeline_3_fu_211_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_ARVALID = grp_example_Pipeline_2_fu_203_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARVALID = grp_example_Pipeline_1_fu_195_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        gmem_AWADDR = gmem_addr_2_reg_486;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        gmem_AWADDR = grp_example_Pipeline_5_fu_229_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        gmem_AWLEN = 32'd250000;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        gmem_AWLEN = grp_example_Pipeline_5_fu_229_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        gmem_AWVALID = grp_example_Pipeline_5_fu_229_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        gmem_BREADY = grp_example_Pipeline_5_fu_229_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem_RREADY = grp_example_Pipeline_3_fu_211_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        gmem_RREADY = grp_example_Pipeline_2_fu_203_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_RREADY = grp_example_Pipeline_1_fu_195_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        gmem_WVALID = grp_example_Pipeline_5_fu_229_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        res_address0 = zext_ln29_fu_404_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        res_address0 = grp_example_Pipeline_5_fu_229_res_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        res_address0 = grp_example_Pipeline_3_fu_211_res_address0;
    end else begin
        res_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        res_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        res_ce0 = grp_example_Pipeline_5_fu_229_res_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        res_ce0 = grp_example_Pipeline_3_fu_211_res_ce0;
    end else begin
        res_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        res_d0 = grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_sum_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        res_d0 = grp_example_Pipeline_3_fu_211_res_d0;
    end else begin
        res_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        res_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        res_we0 = grp_example_Pipeline_3_fu_211_res_we0;
    end else begin
        res_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_example_Pipeline_1_fu_195_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_example_Pipeline_2_fu_203_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_example_Pipeline_3_fu_211_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln20_fu_339_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state36 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_example_Pipeline_5_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln20_1_fu_344_p2 = (indvar_flatten_fu_110 + 64'd1);

assign add_ln20_fu_353_p2 = (a_row_fu_106 + 31'd1);

assign add_ln21_fu_379_p2 = (select_ln20_fu_359_p3 + 18'd1);

assign add_ln29_fu_400_p2 = (mul_ln24_reg_510 + select_ln20_reg_499);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state33 = ap_NS_fsm[32'd32];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_example_Pipeline_1_fu_195_ap_start = grp_example_Pipeline_1_fu_195_ap_start_reg;

assign grp_example_Pipeline_2_fu_203_ap_start = grp_example_Pipeline_2_fu_203_ap_start_reg;

assign grp_example_Pipeline_3_fu_211_ap_start = grp_example_Pipeline_3_fu_211_ap_start_reg;

assign grp_example_Pipeline_5_fu_229_ap_start = grp_example_Pipeline_5_fu_229_ap_start_reg;

assign grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start = grp_example_Pipeline_VITIS_LOOP_23_3_fu_219_ap_start_reg;

assign grp_fu_412_p0 = select_ln20_1_fu_367_p3[17:0];

assign grp_fu_412_p1 = 18'd500;

assign icmp_ln20_fu_339_p2 = ((indvar_flatten_fu_110 == mul_ln20_reg_491) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_334_p2 = (($signed(zext_ln21_fu_330_p1) < $signed(size_c_read_reg_439)) ? 1'b1 : 1'b0);

assign mul_ln20_fu_318_p0 = mul_ln20_fu_318_p00;

assign mul_ln20_fu_318_p00 = size_r_read_reg_446;

assign mul_ln20_fu_318_p1 = mul_ln20_fu_318_p10;

assign mul_ln20_fu_318_p10 = size_c_read_reg_439;

assign select_ln20_1_fu_367_p3 = ((icmp_ln21_fu_334_p2[0:0] == 1'b1) ? a_row_fu_106 : add_ln20_fu_353_p2);

assign select_ln20_fu_359_p3 = ((icmp_ln21_fu_334_p2[0:0] == 1'b1) ? b_col_fu_102 : 18'd0);

assign sext_ln54_fu_282_p1 = $signed(trunc_ln_reg_457);

assign sext_ln55_fu_292_p1 = $signed(trunc_ln1_reg_463);

assign sext_ln56_fu_302_p1 = $signed(trunc_ln2_reg_469);

assign zext_ln21_fu_330_p1 = b_col_fu_102;

assign zext_ln29_fu_404_p1 = add_ln29_reg_516;

endmodule //example
