{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425242780123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425242780126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 14:46:20 2015 " "Processing started: Sun Mar 01 14:46:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425242780126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425242780126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425242780126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425242780377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_k.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_K " "Found entity 1: ALU_K" {  } { { "ALU_K.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ALU_K.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext11.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT11 " "Found entity 1: SEXT11" {  } { { "SEXT11.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext9.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT9 " "Found entity 1: SEXT9" {  } { { "SEXT9.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext6.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT6 " "Found entity 1: SEXT6" {  } { { "SEXT6.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext5.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT5 " "Found entity 1: SEXT5" {  } { { "SEXT5.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "reg_3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nzp_logic " "Found entity 1: nzp_logic" {  } { { "nzp_logic.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/nzp_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buffer_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file tri_buffer_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tri_buffer_16 " "Found entity 1: tri_buffer_16" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791295 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 SLC3.sv(3) " "Verilog HDL Declaration information at SLC3.sv(3): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425242791297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 SLC3.sv(4) " "Verilog HDL Declaration information at SLC3.sv(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425242791297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 SLC3.sv(5) " "Verilog HDL Declaration information at SLC3.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425242791297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 SLC3.sv(6) " "Verilog HDL Declaration information at SLC3.sv(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425242791297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLC3 " "Found entity 1: SLC3" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791303 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(71) " "Verilog HDL information at ISDU.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1425242791304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(26) " "Verilog HDL warning at HexDriver.sv(26): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425242791305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_16 " "Found entity 1: carry_select_adder_16" {  } { { "carry_select_adder_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/carry_select_adder_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425242791307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425242791307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SEXT_11_out processor.sv(114) " "Verilog HDL Implicit Net warning at processor.sv(114): created implicit net for \"SEXT_11_out\"" {  } { { "processor.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425242791307 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "Mem_bus LC3 SLC3 no such object is visible in the present scope testbench.sv(20) " "SystemVerilog error at testbench.sv(20): can't implicitly connect port \"Mem_bus\" on instance \"LC3\" of module \"SLC3\" - no such object is visible in the present scope" {  } { { "testbench.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/testbench.sv" 20 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Quartus II" 0 -1 1425242791310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg " "Generated suppressed messages file C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425242791337 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425242791393 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 01 14:46:31 2015 " "Processing ended: Sun Mar 01 14:46:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425242791393 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425242791393 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425242791393 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425242791393 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425242791953 ""}
