module sys2 (out,sel,in);

output out;
input  [3:0]in;
input  [1:0]sel;



always @()
begin

end


endmodule
