// Seed: 1730061360
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_2 = ~1'b0;
  wire id_4;
endmodule
module module_1;
  wire id_2 = id_2;
  module_0(
      id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_4;
  wire id_5;
  assign id_5 = id_3;
  wor id_6;
  module_0(
      id_4, id_1
  );
  assign id_6 = 1;
  assign id_4 = 1;
endmodule
