#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000028f1c4e0c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028f1c4e3630 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_0000028f1c4ddde0 .functor NOT 1, L_0000028f1c54f610, C4<0>, C4<0>, C4<0>;
L_0000028f1c4ddad0 .functor XOR 2, L_0000028f1c54f430, L_0000028f1c54f570, C4<00>, C4<00>;
L_0000028f1c4ddd70 .functor XOR 2, L_0000028f1c4ddad0, L_0000028f1c54f750, C4<00>, C4<00>;
v0000028f1c4e0710_0 .net *"_ivl_10", 1 0, L_0000028f1c54f750;  1 drivers
v0000028f1c4df8b0_0 .net *"_ivl_12", 1 0, L_0000028f1c4ddd70;  1 drivers
v0000028f1c4dfa90_0 .net *"_ivl_2", 1 0, L_0000028f1c54fd90;  1 drivers
v0000028f1c4dfb30_0 .net *"_ivl_4", 1 0, L_0000028f1c54f430;  1 drivers
v0000028f1c4dfbd0_0 .net *"_ivl_6", 1 0, L_0000028f1c54f570;  1 drivers
v0000028f1c4dfc70_0 .net *"_ivl_8", 1 0, L_0000028f1c4ddad0;  1 drivers
v0000028f1c4dfef0_0 .net "a", 0 0, v0000028f1c4e0030_0;  1 drivers
v0000028f1c4e02b0_0 .net "b", 0 0, v0000028f1c4df950_0;  1 drivers
v0000028f1c4e03f0_0 .var "clk", 0 0;
v0000028f1c4e0530_0 .net "out_alwaysblock_dut", 0 0, v0000028f1c4e0490_0;  1 drivers
v0000028f1c54fc50_0 .net "out_alwaysblock_ref", 0 0, v0000028f1c4e00d0_0;  1 drivers
v0000028f1c54e0d0_0 .net "out_assign_dut", 0 0, L_0000028f1c4dd830;  1 drivers
v0000028f1c54e7b0_0 .net "out_assign_ref", 0 0, L_0000028f1c4de400;  1 drivers
v0000028f1c54f4d0_0 .var/2u "stats1", 223 0;
v0000028f1c54ec10_0 .var/2u "strobe", 0 0;
v0000028f1c54fcf0_0 .net "tb_match", 0 0, L_0000028f1c54f610;  1 drivers
v0000028f1c54e170_0 .net "tb_mismatch", 0 0, L_0000028f1c4ddde0;  1 drivers
v0000028f1c54e210_0 .net "wavedrom_enable", 0 0, v0000028f1c4e0210_0;  1 drivers
v0000028f1c54e3f0_0 .net "wavedrom_title", 511 0, v0000028f1c4df9f0_0;  1 drivers
L_0000028f1c54fd90 .concat [ 1 1 0 0], v0000028f1c4e00d0_0, L_0000028f1c4de400;
L_0000028f1c54f430 .concat [ 1 1 0 0], v0000028f1c4e00d0_0, L_0000028f1c4de400;
L_0000028f1c54f570 .concat [ 1 1 0 0], v0000028f1c4e0490_0, L_0000028f1c4dd830;
L_0000028f1c54f750 .concat [ 1 1 0 0], v0000028f1c4e00d0_0, L_0000028f1c4de400;
L_0000028f1c54f610 .cmp/eeq 2, L_0000028f1c54fd90, L_0000028f1c4ddd70;
S_0000028f1c4e4250 .scope module, "good1" "RefModule" 3 88, 4 2 0, S_0000028f1c4e3630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_assign";
    .port_info 3 /OUTPUT 1 "out_alwaysblock";
L_0000028f1c4de400 .functor AND 1, v0000028f1c4e0030_0, v0000028f1c4df950_0, C4<1>, C4<1>;
v0000028f1c4dfe50_0 .net "a", 0 0, v0000028f1c4e0030_0;  alias, 1 drivers
v0000028f1c4e0170_0 .net "b", 0 0, v0000028f1c4df950_0;  alias, 1 drivers
v0000028f1c4e00d0_0 .var "out_alwaysblock", 0 0;
v0000028f1c4e0350_0 .net "out_assign", 0 0, L_0000028f1c4de400;  alias, 1 drivers
E_0000028f1c4f9c00 .event edge, v0000028f1c4dfe50_0, v0000028f1c4e0170_0;
S_0000028f1c4e43e0 .scope module, "stim1" "stimulus_gen" 3 83, 3 6 0, S_0000028f1c4e3630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0000028f1c4e0030_0 .var "a", 0 0;
v0000028f1c4df950_0 .var "b", 0 0;
v0000028f1c4dff90_0 .net "clk", 0 0, v0000028f1c4e03f0_0;  1 drivers
v0000028f1c4e0210_0 .var "wavedrom_enable", 0 0;
v0000028f1c4df9f0_0 .var "wavedrom_title", 511 0;
S_0000028f1c4f86d0 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 27, 3 27 0, S_0000028f1c4e43e0;
 .timescale -12 -12;
v0000028f1c4e05d0_0 .var/2s "count", 31 0;
E_0000028f1c4f9280/0 .event negedge, v0000028f1c4dff90_0;
E_0000028f1c4f9280/1 .event posedge, v0000028f1c4dff90_0;
E_0000028f1c4f9280 .event/or E_0000028f1c4f9280/0, E_0000028f1c4f9280/1;
E_0000028f1c4f92c0 .event posedge, v0000028f1c4dff90_0;
S_0000028f1c4f8860 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000028f1c4e43e0;
 .timescale -12 -12;
v0000028f1c4e0670_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000028f1c4e5ae0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000028f1c4e43e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000028f1c4e5c70 .scope module, "top_module1" "TopModule" 3 94, 5 3 0, S_0000028f1c4e3630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_assign";
    .port_info 3 /OUTPUT 1 "out_alwaysblock";
L_0000028f1c4dd830 .functor AND 1, v0000028f1c4e0030_0, v0000028f1c4df950_0, C4<1>, C4<1>;
v0000028f1c4dfd10_0 .net "a", 0 0, v0000028f1c4e0030_0;  alias, 1 drivers
v0000028f1c4dfdb0_0 .net "b", 0 0, v0000028f1c4df950_0;  alias, 1 drivers
v0000028f1c4e0490_0 .var "out_alwaysblock", 0 0;
v0000028f1c4e07b0_0 .net "out_assign", 0 0, L_0000028f1c4dd830;  alias, 1 drivers
E_0000028f1c4f9580 .event edge, v0000028f1c4e0170_0, v0000028f1c4dfe50_0;
S_0000028f1c4e5e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_0000028f1c4e3630;
 .timescale -12 -12;
E_0000028f1c4f9a00 .event edge, v0000028f1c54ec10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000028f1c54ec10_0;
    %nor/r;
    %assign/vec4 v0000028f1c54ec10_0, 0;
    %wait E_0000028f1c4f9a00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000028f1c4e43e0;
T_3 ;
    %fork t_1, S_0000028f1c4f86d0;
    %jmp t_0;
    .scope S_0000028f1c4f86d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f1c4e05d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000028f1c4df950_0, 0;
    %assign/vec4 v0000028f1c4e0030_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028f1c4f92c0;
    %load/vec4 v0000028f1c4e05d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000028f1c4e05d0_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0000028f1c4df950_0, 0;
    %assign/vec4 v0000028f1c4e0030_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000028f1c4e5ae0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028f1c4f9280;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0000028f1c4e0030_0, 0;
    %assign/vec4 v0000028f1c4df950_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .scope S_0000028f1c4e43e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0000028f1c4e4250;
T_4 ;
    %wait E_0000028f1c4f9c00;
    %load/vec4 v0000028f1c4dfe50_0;
    %load/vec4 v0000028f1c4e0170_0;
    %and;
    %store/vec4 v0000028f1c4e00d0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000028f1c4e5c70;
T_5 ;
    %wait E_0000028f1c4f9580;
    %load/vec4 v0000028f1c4dfd10_0;
    %load/vec4 v0000028f1c4dfdb0_0;
    %and;
    %store/vec4 v0000028f1c4e0490_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028f1c4e3630;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f1c4e03f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f1c54ec10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000028f1c4e3630;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000028f1c4e03f0_0;
    %inv;
    %store/vec4 v0000028f1c4e03f0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000028f1c4e3630;
T_8 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0000028f1c4dff90_0, v0000028f1c54e170_0, v0000028f1c4dfef0_0, v0000028f1c4e02b0_0, v0000028f1c54e7b0_0, v0000028f1c54e0d0_0, v0000028f1c54fc50_0, v0000028f1c4e0530_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000028f1c4e3630;
T_9 ;
    %load/vec4 v0000028f1c54f4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_assign", &PV<v0000028f1c54f4d0_0, 128, 32>, &PV<v0000028f1c54f4d0_0, 96, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "out_assign" {0 0 0};
T_9.1 ;
    %load/vec4 v0000028f1c54f4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_alwaysblock", &PV<v0000028f1c54f4d0_0, 64, 32>, &PV<v0000028f1c54f4d0_0, 32, 32> {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "out_alwaysblock" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000028f1c54f4d0_0, 192, 32>, &PV<v0000028f1c54f4d0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", &PV<v0000028f1c54f4d0_0, 192, 32>, &PV<v0000028f1c54f4d0_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0000028f1c4e3630;
T_10 ;
    %wait E_0000028f1c4f9280;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028f1c54f4d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028f1c54f4d0_0, 4, 32;
    %load/vec4 v0000028f1c54fcf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000028f1c54f4d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028f1c54f4d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028f1c54f4d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028f1c54f4d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0000028f1c54e7b0_0;
    %load/vec4 v0000028f1c54e7b0_0;
    %load/vec4 v0000028f1c54e0d0_0;
    %xor;
    %load/vec4 v0000028f1c54e7b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0000028f1c54f4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028f1c54f4d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0000028f1c54f4d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028f1c54f4d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0000028f1c54fc50_0;
    %load/vec4 v0000028f1c54fc50_0;
    %load/vec4 v0000028f1c4e0530_0;
    %xor;
    %load/vec4 v0000028f1c54fc50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0000028f1c54f4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028f1c54f4d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0000028f1c54f4d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028f1c54f4d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028f1c4e3630;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 144 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 145 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob026_alwaysblock1_test.sv";
    "dataset_code-complete-iccad2023/Prob026_alwaysblock1_ref.sv";
    "results\qwen3_8b_0shot_temp0.0\Prob026_alwaysblock1/Prob026_alwaysblock1_sample01.sv";
