

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s'
================================================================
* Date:           Wed Feb 11 15:57:46 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.587 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      339|      339|  1.695 us|  1.695 us|  339|  339|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      337|      337|         3|          1|          1|   336|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     318|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     120|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     120|     381|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_10_fu_117_p2             |         +|   0|  0|  16|           9|           1|
    |ap_condition_141           |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_111_p2        |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln51_1_fu_202_p2      |      icmp|   0|  0|  24|          17|           1|
    |icmp_ln51_2_fu_218_p2      |      icmp|   0|  0|  24|          17|           1|
    |icmp_ln51_3_fu_234_p2      |      icmp|   0|  0|  24|          17|           1|
    |icmp_ln51_4_fu_250_p2      |      icmp|   0|  0|  24|          17|           1|
    |icmp_ln51_5_fu_266_p2      |      icmp|   0|  0|  24|          17|           1|
    |icmp_ln51_6_fu_282_p2      |      icmp|   0|  0|  24|          17|           1|
    |icmp_ln51_fu_192_p2        |      icmp|   0|  0|  24|          17|           1|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |out_data_92_fu_305_p3      |    select|   0|  0|  16|           1|          16|
    |out_data_94_fu_319_p3      |    select|   0|  0|  16|           1|          16|
    |out_data_96_fu_333_p3      |    select|   0|  0|  16|           1|          16|
    |out_data_98_fu_347_p3      |    select|   0|  0|  16|           1|          16|
    |select_ln51_1_fu_375_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln51_2_fu_389_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln51_fu_361_p3      |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 318|         147|         133|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9     |   9|          2|    9|         18|
    |i_fu_86                  |   9|          2|    9|         18|
    |layer4_out_blk_n         |   9|          2|    1|          2|
    |layer5_out_blk_n         |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_86                           |   9|   0|    9|          0|
    |icmp_ln51_1_reg_436               |   1|   0|    1|          0|
    |icmp_ln51_2_reg_446               |   1|   0|    1|          0|
    |icmp_ln51_3_reg_456               |   1|   0|    1|          0|
    |icmp_ln51_4_reg_466               |   1|   0|    1|          0|
    |icmp_ln51_5_reg_476               |   1|   0|    1|          0|
    |icmp_ln51_6_reg_486               |   1|   0|    1|          0|
    |icmp_ln51_reg_426                 |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_1_reg_441                     |  14|   0|   14|          0|
    |tmp_2_reg_451                     |  14|   0|   14|          0|
    |tmp_3_reg_461                     |  14|   0|   14|          0|
    |tmp_4_reg_471                     |  14|   0|   14|          0|
    |tmp_5_reg_481                     |  14|   0|   14|          0|
    |tmp_6_reg_491                     |  14|   0|   14|          0|
    |trunc_ln52_reg_431                |  14|   0|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 120|   0|  120|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,relu_config5>|  return value|
|layer4_out_dout            |   in|  119|     ap_fifo|                                                            layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|   10|     ap_fifo|                                                            layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|   10|     ap_fifo|                                                            layer4_out|       pointer|
|layer4_out_empty_n         |   in|    1|     ap_fifo|                                                            layer4_out|       pointer|
|layer4_out_read            |  out|    1|     ap_fifo|                                                            layer4_out|       pointer|
|layer5_out_din             |  out|  112|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|   10|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|   10|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                            layer5_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

