/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 272 240)
	(text "RegisterFile" (rect 5 0 74 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 203 24 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "AccEnable" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "AccEnable" (rect 21 27 81 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Shiftin" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "Shiftin" (rect 21 43 59 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "DataIn[15..0]" (rect 0 0 77 19)(font "Intel Clear" (font_size 8)))
		(text "DataIn[15..0]" (rect 21 59 98 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "ReadRegSelA[2..0]" (rect 0 0 110 19)(font "Intel Clear" (font_size 8)))
		(text "ReadRegSelA[2..0]" (rect 21 75 131 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 91 52 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "Load" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "Load" (rect 21 107 50 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "WriteRegSel[2..0]" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "WriteRegSel[2..0]" (rect 21 123 124 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "ReadRegSelB[2..0]" (rect 0 0 110 19)(font "Intel Clear" (font_size 8)))
		(text "ReadRegSelB[2..0]" (rect 21 139 131 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 256 32)
		(output)
		(text "AccOut[15..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "AccOut[15..0]" (rect 155 27 235 46)(font "Intel Clear" (font_size 8)))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(port
		(pt 256 48)
		(output)
		(text "R4Out[15..0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "R4Out[15..0]" (rect 159 43 235 62)(font "Intel Clear" (font_size 8)))
		(line (pt 256 48)(pt 240 48)(line_width 3))
	)
	(port
		(pt 256 64)
		(output)
		(text "R5Out[15..0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "R5Out[15..0]" (rect 159 59 235 78)(font "Intel Clear" (font_size 8)))
		(line (pt 256 64)(pt 240 64)(line_width 3))
	)
	(port
		(pt 256 80)
		(output)
		(text "R1Out[15..0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "R1Out[15..0]" (rect 159 75 235 94)(font "Intel Clear" (font_size 8)))
		(line (pt 256 80)(pt 240 80)(line_width 3))
	)
	(port
		(pt 256 96)
		(output)
		(text "OutputA[15..0]" (rect 0 0 88 19)(font "Intel Clear" (font_size 8)))
		(text "OutputA[15..0]" (rect 147 91 235 110)(font "Intel Clear" (font_size 8)))
		(line (pt 256 96)(pt 240 96)(line_width 3))
	)
	(port
		(pt 256 112)
		(output)
		(text "R6Out[15..0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "R6Out[15..0]" (rect 159 107 235 126)(font "Intel Clear" (font_size 8)))
		(line (pt 256 112)(pt 240 112)(line_width 3))
	)
	(port
		(pt 256 128)
		(output)
		(text "R2Out[15..0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "R2Out[15..0]" (rect 159 123 235 142)(font "Intel Clear" (font_size 8)))
		(line (pt 256 128)(pt 240 128)(line_width 3))
	)
	(port
		(pt 256 144)
		(output)
		(text "R7Out[15..0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "R7Out[15..0]" (rect 159 139 235 158)(font "Intel Clear" (font_size 8)))
		(line (pt 256 144)(pt 240 144)(line_width 3))
	)
	(port
		(pt 256 160)
		(output)
		(text "R3Out[15..0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "R3Out[15..0]" (rect 159 155 235 174)(font "Intel Clear" (font_size 8)))
		(line (pt 256 160)(pt 240 160)(line_width 3))
	)
	(port
		(pt 256 176)
		(output)
		(text "OutputB[15..0]" (rect 0 0 88 19)(font "Intel Clear" (font_size 8)))
		(text "OutputB[15..0]" (rect 147 171 235 190)(font "Intel Clear" (font_size 8)))
		(line (pt 256 176)(pt 240 176)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 240 208))
	)
)
