{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528663140079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528663140082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:38:59 2018 " "Processing started: Sun Jun 10 17:38:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528663140082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663140082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663140083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528663140540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528663140540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-rtl " "Found design unit 1: vga_pll-rtl" {  } { { "vga_pll.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149354 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ball-comportamento " "Found design unit 1: vga_ball-comportamento" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149358 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ball " "Found entity 1: vga_ball" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacon.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Found design unit 1: vgacon-behav" {  } { { "vgacon.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_clock_ram-behav " "Found design unit 2: dual_clock_ram-behav" {  } { { "vgacon.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149360 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Found entity 1: vgacon" {  } { { "vgacon.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149360 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_clock_ram " "Found entity 2: dual_clock_ram" {  } { { "vgacon.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "play_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file play_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 play_table-rtl " "Found design unit 1: play_table-rtl" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149362 ""} { "Info" "ISGN_ENTITY_NAME" "1 play_table " "Found entity 1: play_table" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ready_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ready_table-rtl " "Found design unit 1: ready_table-rtl" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149365 ""} { "Info" "ISGN_ENTITY_NAME" "1 ready_table " "Found entity 1: ready_table" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file config_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_table-rtl " "Found design unit 1: config_table-rtl" {  } { { "config_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/config_table.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149367 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_table " "Found entity 1: config_table" {  } { { "config_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/config_table.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_control-rtl " "Found design unit 1: game_control-rtl" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149369 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_control " "Found entity 1: game_control" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Behavior " "Found design unit 1: bin2dec-Behavior" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/bin2dec.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149371 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/bin2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149373 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149376 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_alphanum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd_alphanum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbd_alphanum-rtl " "Found design unit 1: kbd_alphanum-rtl" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149379 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbd_alphanum " "Found entity 1: kbd_alphanum" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_t-structural " "Found design unit 1: ff_t-structural" {  } { { "ff_t.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ff_t.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_t " "Found entity 1: ff_t" {  } { { "ff_t.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ff_t.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-structural " "Found design unit 1: ff_d-structural" {  } { { "ff_d.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ff_d.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149384 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ff_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code2ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code2ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code2ascii-tradution " "Found design unit 1: code2ascii-tradution" {  } { { "code2ascii.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/code2ascii.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149387 ""} { "Info" "ISGN_ENTITY_NAME" "1 code2ascii " "Found entity 1: code2ascii" {  } { { "code2ascii.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/code2ascii.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-Behavior " "Found design unit 1: bin2hex-Behavior" {  } { { "bin2hex.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/bin2hex.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149389 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_2_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascii_2_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_2_num-Behavior " "Found design unit 1: ascii_2_num-Behavior" {  } { { "ascii_2_num.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ascii_2_num.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149392 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_2_num " "Found entity 1: ascii_2_num" {  } { { "ascii_2_num.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ascii_2_num.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file game_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_package " "Found design unit 1: game_package" {  } { { "game_package.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663149396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_control " "Elaborating entity \"game_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528663149503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_pairs game_control.vhd(37) " "Verilog HDL or VHDL warning at game_control.vhd(37): object \"n_pairs\" assigned a value but never read" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528663149508 "|game_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ball vga_ball:vga " "Elaborating entity \"vga_ball\" for hierarchy \"vga_ball:vga\"" {  } { { "game_control.vhd" "vga" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149510 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_x1 vga_ball.vhd(79) " "Verilog HDL or VHDL warning at vga_ball.vhd(79): object \"pos_x1\" assigned a value but never read" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528663149513 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y1 vga_ball.vhd(80) " "Verilog HDL or VHDL warning at vga_ball.vhd(80): object \"pos_y1\" assigned a value but never read" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528663149513 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_matrix vga_ball.vhd(114) " "VHDL Signal Declaration warning at vga_ball.vhd(114): used explicit default value for signal \"num_matrix\" because signal was never assigned a value" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528663149513 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exit_loop vga_ball.vhd(320) " "Verilog HDL or VHDL warning at vga_ball.vhd(320): object \"exit_loop\" assigned a value but never read" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528663149515 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line vga_ball.vhd(332) " "VHDL Process Statement warning at vga_ball.vhd(332): signal \"line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149515 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col vga_ball.vhd(333) " "VHDL Process Statement warning at vga_ball.vhd(333): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149515 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_cards vga_ball.vhd(334) " "VHDL Process Statement warning at vga_ball.vhd(334): signal \"n_cards\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149515 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "table_map_out vga_ball.vhd(336) " "VHDL Process Statement warning at vga_ball.vhd(336): signal \"table_map_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149515 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line vga_ball.vhd(340) " "VHDL Process Statement warning at vga_ball.vhd(340): signal \"line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149515 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col vga_ball.vhd(340) " "VHDL Process Statement warning at vga_ball.vhd(340): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149515 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line vga_ball.vhd(342) " "VHDL Process Statement warning at vga_ball.vhd(342): signal \"line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col vga_ball.vhd(343) " "VHDL Process Statement warning at vga_ball.vhd(343): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_table vga_ball.vhd(344) " "VHDL Process Statement warning at vga_ball.vhd(344): signal \"game_table\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_matrix vga_ball.vhd(346) " "VHDL Process Statement warning at vga_ball.vhd(346): signal \"num_matrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_table vga_ball.vhd(347) " "VHDL Process Statement warning at vga_ball.vhd(347): signal \"game_table\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_table vga_ball.vhd(353) " "VHDL Process Statement warning at vga_ball.vhd(353): signal \"game_table\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_table vga_ball.vhd(357) " "VHDL Process Statement warning at vga_ball.vhd(357): signal \"game_table\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "linha vga_ball.vhd(364) " "VHDL Process Statement warning at vga_ball.vhd(364): signal \"linha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coluna vga_ball.vhd(364) " "VHDL Process Statement warning at vga_ball.vhd(364): signal \"coluna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line vga_ball.vhd(365) " "VHDL Process Statement warning at vga_ball.vhd(365): signal \"line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149516 "|game_control|vga_ball:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col vga_ball.vhd(365) " "VHDL Process Statement warning at vga_ball.vhd(365): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149517 "|game_control|vga_ball:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacon vga_ball:vga\|vgacon:vga_controller " "Elaborating entity \"vgacon\" for hierarchy \"vga_ball:vga\|vgacon:vga_controller\"" {  } { { "vga_ball.vhd" "vga_controller" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider " "Elaborating entity \"vga_pll\" for hierarchy \"vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\"" {  } { { "vgacon.vhd" "divider" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_0002 vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst " "Elaborating entity \"vga_pll_0002\" for hierarchy \"vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\"" {  } { { "vga_pll.vhd" "vga_pll_inst" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_pll.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga_pll/vga_pll_0002.v" "altera_pll_i" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149679 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528663149683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663149683 ""}  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663149683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_ram vga_ball:vga\|vgacon:vga_controller\|dual_clock_ram:vgamem " "Elaborating entity \"dual_clock_ram\" for hierarchy \"vga_ball:vga\|vgacon:vga_controller\|dual_clock_ram:vgamem\"" {  } { { "vgacon.vhd" "vgamem" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbdex_ctrl kbdex_ctrl:kbdex_ctrl_inst " "Elaborating entity \"kbdex_ctrl\" for hierarchy \"kbdex_ctrl:kbdex_ctrl_inst\"" {  } { { "game_control.vhd" "kbdex_ctrl_inst" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149688 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en kbdex_ctrl.vhd(125) " "VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149691 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(148) " "VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149691 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(150) " "VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149691 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(152) " "VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149691 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigfetch kbdex_ctrl.vhd(203) " "VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal \"sigfetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149691 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selE0 kbdex_ctrl.vhd(212) " "VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable \"selE0\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528663149691 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0en kbdex_ctrl.vhd(237) " "VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal \"key0en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1en kbdex_ctrl.vhd(247) " "VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal \"key1en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2en kbdex_ctrl.vhd(257) " "VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal \"key2en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "relbt kbdex_ctrl.vhd(266) " "VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable \"relbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbt kbdex_ctrl.vhd(276) " "VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable \"selbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(295) " "VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(297) " "VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(299) " "VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(306) " "VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(307) " "VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(309) " "VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(311) " "VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(314) " "VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(315) " "VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(317) " "VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(319) " "VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbt kbdex_ctrl.vhd(276) " "Inferred latch for \"selbt\" at kbdex_ctrl.vhd(276)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "relbt kbdex_ctrl.vhd(266) " "Inferred latch for \"relbt\" at kbdex_ctrl.vhd(266)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selE0 kbdex_ctrl.vhd(212) " "Inferred latch for \"selE0\" at kbdex_ctrl.vhd(212)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663149692 "|game_control|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl " "Elaborating entity \"ps2_iobase\" for hierarchy \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\"" {  } { { "kbdex_ctrl.vhd" "ps2_ctrl" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149693 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528663149696 "|game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd_alphanum kbd_alphanum:kbd_alphanum_inst " "Elaborating entity \"kbd_alphanum\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\"" {  } { { "game_control.vhd" "kbd_alphanum_inst" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dp_on kbd_alphanum.vhd(56) " "Verilog HDL or VHDL warning at kbd_alphanum.vhd(56): object \"dp_on\" assigned a value but never read" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528663149699 "|game_control|kbd_alphanum:kbd_alphanum_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d kbd_alphanum:kbd_alphanum_inst\|ff_d:shift_flop " "Elaborating entity \"ff_d\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|ff_d:shift_flop\"" {  } { { "kbd_alphanum.vhd" "shift_flop" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_t kbd_alphanum:kbd_alphanum_inst\|ff_t:caps_flop " "Elaborating entity \"ff_t\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|ff_t:caps_flop\"" {  } { { "kbd_alphanum.vhd" "caps_flop" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code2ascii kbd_alphanum:kbd_alphanum_inst\|code2ascii:\\G1:2:translate " "Elaborating entity \"code2ascii\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|code2ascii:\\G1:2:translate\"" {  } { { "kbd_alphanum.vhd" "\\G1:2:translate" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_2_num ascii_2_num:translate " "Elaborating entity \"ascii_2_num\" for hierarchy \"ascii_2_num:translate\"" {  } { { "game_control.vhd" "translate" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_table config_table:settings " "Elaborating entity \"config_table\" for hierarchy \"config_table:settings\"" {  } { { "game_control.vhd" "settings" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_table ready_table:randomize " "Elaborating entity \"ready_table\" for hierarchy \"ready_table:randomize\"" {  } { { "game_control.vhd" "randomize" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "play_table play_table:gameplay " "Elaborating entity \"play_table\" for hierarchy \"play_table:gameplay\"" {  } { { "game_control.vhd" "gameplay" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149745 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "match play_table.vhd(30) " "Verilog HDL or VHDL warning at play_table.vhd(30): object \"match\" assigned a value but never read" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528663149754 "|game_control|play_table:gameplay"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "play_table.vhd(163) " "Verilog HDL or VHDL warning at the play_table.vhd(163): index expression is not wide enough to address all of the elements in the array" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 163 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1528663149754 "|game_control|play_table:gameplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec bin2dec:print0 " "Elaborating entity \"bin2dec\" for hierarchy \"bin2dec:print0\"" {  } { { "game_control.vhd" "print0" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663149755 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_ball:vga\|vgacon:vga_controller\|dual_clock_ram:vgamem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_ball:vga\|vgacon:vga_controller\|dual_clock_ram:vgamem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 12288 " "Parameter NUMWORDS_A set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 12288 " "Parameter NUMWORDS_B set to 12288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE vga_mem.mif " "Parameter INIT_FILE set to vga_mem.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528663153135 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1528663153135 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528663153135 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "86 " "Inferred 86 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div95 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div95\"" {  } { { "vga_ball.vhd" "Div95" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div92 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div92\"" {  } { { "vga_ball.vhd" "Div92" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div89 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div89\"" {  } { { "vga_ball.vhd" "Div89" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div86 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div86\"" {  } { { "vga_ball.vhd" "Div86" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div83 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div83\"" {  } { { "vga_ball.vhd" "Div83" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div80 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div80\"" {  } { { "vga_ball.vhd" "Div80" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div77 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div77\"" {  } { { "vga_ball.vhd" "Div77" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div74 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div74\"" {  } { { "vga_ball.vhd" "Div74" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div71 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div71\"" {  } { { "vga_ball.vhd" "Div71" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div68 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div68\"" {  } { { "vga_ball.vhd" "Div68" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div65 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div65\"" {  } { { "vga_ball.vhd" "Div65" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div62 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div62\"" {  } { { "vga_ball.vhd" "Div62" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div59 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div59\"" {  } { { "vga_ball.vhd" "Div59" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div56 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div56\"" {  } { { "vga_ball.vhd" "Div56" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div53 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div53\"" {  } { { "vga_ball.vhd" "Div53" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div50 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div50\"" {  } { { "vga_ball.vhd" "Div50" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div47\"" {  } { { "vga_ball.vhd" "Div47" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div44\"" {  } { { "vga_ball.vhd" "Div44" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div41\"" {  } { { "vga_ball.vhd" "Div41" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div38\"" {  } { { "vga_ball.vhd" "Div38" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div35\"" {  } { { "vga_ball.vhd" "Div35" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div32\"" {  } { { "vga_ball.vhd" "Div32" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div29\"" {  } { { "vga_ball.vhd" "Div29" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div26\"" {  } { { "vga_ball.vhd" "Div26" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div23\"" {  } { { "vga_ball.vhd" "Div23" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div20\"" {  } { { "vga_ball.vhd" "Div20" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div17\"" {  } { { "vga_ball.vhd" "Div17" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div14\"" {  } { { "vga_ball.vhd" "Div14" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div11\"" {  } { { "vga_ball.vhd" "Div11" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div8\"" {  } { { "vga_ball.vhd" "Div8" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div5\"" {  } { { "vga_ball.vhd" "Div5" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Div2\"" {  } { { "vga_ball.vhd" "Div2" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|vgacon:vga_controller\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|vgacon:vga_controller\|Div0\"" {  } { { "vgacon.vhd" "Div0" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "game_control.vhd" "Div0" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "game_control.vhd" "Mod3" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "game_control.vhd" "Mod2" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "game_control.vhd" "Mod1" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 162 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "game_control.vhd" "Mod0" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod4\"" {  } { { "play_table.vhd" "Mod4" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|vgacon:vga_controller\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|vgacon:vga_controller\|Div1\"" {  } { { "vgacon.vhd" "Div1" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Div1\"" {  } { { "play_table.vhd" "Div1" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 147 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod3\"" {  } { { "play_table.vhd" "Mod3" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 147 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Div2\"" {  } { { "play_table.vhd" "Div2" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod5\"" {  } { { "play_table.vhd" "Mod5" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod2\"" {  } { { "play_table.vhd" "Mod2" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod6\"" {  } { { "play_table.vhd" "Mod6" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Div3\"" {  } { { "play_table.vhd" "Div3" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 218 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod8\"" {  } { { "play_table.vhd" "Mod8" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 218 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "play_table:gameplay\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"play_table:gameplay\|Mod7\"" {  } { { "play_table.vhd" "Mod7" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ready_table:randomize\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ready_table:randomize\|Mod3\"" {  } { { "ready_table.vhd" "Mod3" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ready_table:randomize\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ready_table:randomize\|Mod0\"" {  } { { "ready_table.vhd" "Mod0" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ready_table:randomize\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ready_table:randomize\|Mod1\"" {  } { { "ready_table.vhd" "Mod1" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ready_table:randomize\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ready_table:randomize\|Mod2\"" {  } { { "ready_table.vhd" "Mod2" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ready_table:randomize\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ready_table:randomize\|Mod4\"" {  } { { "ready_table.vhd" "Mod4" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod15\"" {  } { { "vga_ball.vhd" "Mod15" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod13\"" {  } { { "vga_ball.vhd" "Mod13" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod11\"" {  } { { "vga_ball.vhd" "Mod11" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod9\"" {  } { { "vga_ball.vhd" "Mod9" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod31\"" {  } { { "vga_ball.vhd" "Mod31" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod30\"" {  } { { "vga_ball.vhd" "Mod30" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod29\"" {  } { { "vga_ball.vhd" "Mod29" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod28\"" {  } { { "vga_ball.vhd" "Mod28" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod27\"" {  } { { "vga_ball.vhd" "Mod27" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod26\"" {  } { { "vga_ball.vhd" "Mod26" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod25\"" {  } { { "vga_ball.vhd" "Mod25" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod24\"" {  } { { "vga_ball.vhd" "Mod24" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod23\"" {  } { { "vga_ball.vhd" "Mod23" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod22\"" {  } { { "vga_ball.vhd" "Mod22" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod21\"" {  } { { "vga_ball.vhd" "Mod21" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod20\"" {  } { { "vga_ball.vhd" "Mod20" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod19\"" {  } { { "vga_ball.vhd" "Mod19" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod18\"" {  } { { "vga_ball.vhd" "Mod18" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod17\"" {  } { { "vga_ball.vhd" "Mod17" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod16\"" {  } { { "vga_ball.vhd" "Mod16" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod14\"" {  } { { "vga_ball.vhd" "Mod14" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod12\"" {  } { { "vga_ball.vhd" "Mod12" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod10\"" {  } { { "vga_ball.vhd" "Mod10" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod8\"" {  } { { "vga_ball.vhd" "Mod8" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod7\"" {  } { { "vga_ball.vhd" "Mod7" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod6\"" {  } { { "vga_ball.vhd" "Mod6" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod5\"" {  } { { "vga_ball.vhd" "Mod5" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod4\"" {  } { { "vga_ball.vhd" "Mod4" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod3\"" {  } { { "vga_ball.vhd" "Mod3" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod2\"" {  } { { "vga_ball.vhd" "Mod2" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod1\"" {  } { { "vga_ball.vhd" "Mod1" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_ball:vga\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_ball:vga\|Mod0\"" {  } { { "vga_ball.vhd" "Mod0" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663153139 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528663153139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ball:vga\|vgacon:vga_controller\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"vga_ball:vga\|vgacon:vga_controller\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ball:vga\|vgacon:vga_controller\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"vga_ball:vga\|vgacon:vga_controller\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 12288 " "Parameter \"NUMWORDS_A\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 12288 " "Parameter \"NUMWORDS_B\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE vga_mem.mif " "Parameter \"INIT_FILE\" = \"vga_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153208 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qkl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qkl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qkl1 " "Found entity 1: altsyncram_qkl1" {  } { { "db/altsyncram_qkl1.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/altsyncram_qkl1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gfb " "Found entity 1: mux_gfb" {  } { { "db/mux_gfb.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/mux_gfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ball:vga\|lpm_divide:Div95 " "Elaborated megafunction instantiation \"vga_ball:vga\|lpm_divide:Div95\"" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ball:vga\|lpm_divide:Div95 " "Instantiated megafunction \"vga_ball:vga\|lpm_divide:Div95\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153400 ""}  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 357 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ball:vga\|vgacon:vga_controller\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_ball:vga\|vgacon:vga_controller\|lpm_divide:Div0\"" {  } { { "vgacon.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ball:vga\|vgacon:vga_controller\|lpm_divide:Div0 " "Instantiated megafunction \"vga_ball:vga\|vgacon:vga_controller\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153630 ""}  } { { "vgacon.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cve " "Found entity 1: alt_u_div_cve" {  } { { "db/alt_u_div_cve.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_cve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153712 ""}  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153721 ""}  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 164 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153804 ""}  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 164 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 162 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153815 ""}  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 162 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_42m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663153881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663153881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "play_table:gameplay\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"play_table:gameplay\|lpm_divide:Mod4\"" {  } { { "play_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "play_table:gameplay\|lpm_divide:Mod4 " "Instantiated megafunction \"play_table:gameplay\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153901 ""}  } { { "play_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/play_table.vhd" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ball:vga\|vgacon:vga_controller\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_ball:vga\|vgacon:vga_controller\|lpm_divide:Div1\"" {  } { { "vgacon.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ball:vga\|vgacon:vga_controller\|lpm_divide:Div1 " "Instantiated megafunction \"vga_ball:vga\|vgacon:vga_controller\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153910 ""}  } { { "vgacon.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vgacon.vhd" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_table:randomize\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ready_table:randomize\|lpm_divide:Mod3\"" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663153966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_table:randomize\|lpm_divide:Mod3 " "Instantiated megafunction \"ready_table:randomize\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663153966 ""}  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663153966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_table:randomize\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ready_table:randomize\|lpm_divide:Mod0\"" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663154113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_table:randomize\|lpm_divide:Mod0 " "Instantiated megafunction \"ready_table:randomize\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154113 ""}  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663154113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_table:randomize\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ready_table:randomize\|lpm_divide:Mod1\"" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663154258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_table:randomize\|lpm_divide:Mod1 " "Instantiated megafunction \"ready_table:randomize\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154258 ""}  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663154258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528663154324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663154324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_table:randomize\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"ready_table:randomize\|lpm_divide:Mod2\"" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663154337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_table:randomize\|lpm_divide:Mod2 " "Instantiated megafunction \"ready_table:randomize\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154337 ""}  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663154337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_table:randomize\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"ready_table:randomize\|lpm_divide:Mod4\"" {  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663154344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_table:randomize\|lpm_divide:Mod4 " "Instantiated megafunction \"ready_table:randomize\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154345 ""}  } { { "ready_table.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ready_table.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663154345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ball:vga\|lpm_divide:Mod15 " "Elaborated megafunction instantiation \"vga_ball:vga\|lpm_divide:Mod15\"" {  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663154359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ball:vga\|lpm_divide:Mod15 " "Instantiated megafunction \"vga_ball:vga\|lpm_divide:Mod15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528663154359 ""}  } { { "vga_ball.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/vga_ball.vhd" 344 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528663154359 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~1 " "Register \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated\" and latch \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~1\"" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528663156222 "|game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~en"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528663156222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528663172163 "|game_control|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528663172163 "|game_control|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528663172163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528663172542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528663178435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528663178435 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1528663178643 ""}  } { { "altera_pll.v" "" { Text "/opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1528663178643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528663179175 "|game_control|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528663179175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11597 " "Implemented 11597 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528663179209 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528663179209 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1528663179209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11461 " "Implemented 11461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528663179209 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528663179209 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1528663179209 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "34 " "Implemented 34 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1528663179209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528663179209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1339 " "Peak virtual memory: 1339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528663179270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:39:39 2018 " "Processing ended: Sun Jun 10 17:39:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528663179270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528663179270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528663179270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528663179270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528663180092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528663180096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:39:39 2018 " "Processing started: Sun Jun 10 17:39:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528663180096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528663180096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_fit --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528663180096 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1528663180139 ""}
{ "Info" "0" "" "Project  = jogo_da_memoria" {  } {  } 0 0 "Project  = jogo_da_memoria" 0 0 "Fitter" 0 0 1528663180139 ""}
{ "Info" "0" "" "Revision = jogo_da_memoria" {  } {  } 0 0 "Revision = jogo_da_memoria" 0 0 "Fitter" 0 0 1528663180139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528663180430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528663180431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "jogo_da_memoria 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"jogo_da_memoria\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528663180486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528663180527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528663180528 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1528663180616 ""}  } { { "altera_pll.v" "" { Text "/opt/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1528663180616 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1528663180633 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528663181126 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528663181145 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528663181608 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528663181851 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528663193252 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 48 global CLKCTRL_G6 " "vga_ball:vga\|vgacon:vga_controller\|vga_pll:divider\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 48 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528663193543 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528663193543 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1368 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 1368 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528663193544 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528663193544 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528663193544 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1528663194935 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jogo_da_memoria.sdc " "Synopsys Design Constraints File file not found: 'jogo_da_memoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528663194944 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528663194944 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528663194985 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663195012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663195012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663195012 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1528663195012 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528663195058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528663195059 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528663195060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528663195378 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528663195385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528663195398 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528663195411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528663195413 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528663195420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528663196267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528663196274 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528663196274 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528663196578 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1528663196578 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528663196582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528663201760 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528663203052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528663216699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528663230873 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528663246267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528663246267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528663248601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "/home/ec2016/ra170600/Documents/MC613/git/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528663263026 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528663263026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528663342299 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528663342299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:29 " "Fitter routing operations ending: elapsed time is 00:01:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528663342304 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.57 " "Total time spent on timing analysis during the Fitter is 13.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528663354428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528663354569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528663358603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528663358609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528663362403 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528663374138 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1528663374658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2016/ra170600/Documents/MC613/git/output_files/jogo_da_memoria.fit.smsg " "Generated suppressed messages file /home/ec2016/ra170600/Documents/MC613/git/output_files/jogo_da_memoria.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528663375287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 172 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2792 " "Peak virtual memory: 2792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528663378072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:42:58 2018 " "Processing ended: Sun Jun 10 17:42:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528663378072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:19 " "Elapsed time: 00:03:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528663378072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:46 " "Total CPU time (on all processors): 00:05:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528663378072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528663378072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528663379023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528663379027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:42:58 2018 " "Processing started: Sun Jun 10 17:42:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528663379027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528663379027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_asm --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528663379027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528663380066 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528663386328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1180 " "Peak virtual memory: 1180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528663386919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:43:06 2018 " "Processing ended: Sun Jun 10 17:43:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528663386919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528663386919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528663386919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528663386919 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528663387152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528663387707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528663387710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:43:07 2018 " "Processing started: Sun Jun 10 17:43:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528663387710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663387710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta jogo_da_memoria -c jogo_da_memoria " "Command: quartus_sta jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663387710 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1528663387752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663388655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663388655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663388702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663388702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389595 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jogo_da_memoria.sdc " "Synopsys Design Constraints File file not found: 'jogo_da_memoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389875 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1528663389914 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1528663389914 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1528663389914 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389914 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389914 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528663389920 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|sigsend kbdex_ctrl:kbdex_ctrl_inst\|sigsend " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|sigsend kbdex_ctrl:kbdex_ctrl_inst\|sigsend" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528663389920 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528663389920 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528663389920 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389920 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663389943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663389943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663389943 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663389965 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528663389967 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528663389989 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528663390704 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663390704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -93.627 " "Worst-case setup slack is -93.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -93.627           -5267.477 CLOCK_50  " "  -93.627           -5267.477 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.970             -51.497 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.970             -51.497 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.507              -3.507 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -3.507              -3.507 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888              -1.774 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.888              -1.774 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.922               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.922               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663390707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 CLOCK_50  " "    0.241               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.304               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.440               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.886               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.859               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    2.859               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663390743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.352 " "Worst-case recovery slack is -5.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.352             -10.703 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -5.352             -10.703 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.515             -55.039 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -4.515             -55.039 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.577              -3.577 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -3.577              -3.577 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.750            -180.169 CLOCK_50  " "   -2.750            -180.169 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663390753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.451 " "Worst-case removal slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.451               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 CLOCK_50  " "    0.498               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.811               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    2.811               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.734               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663390762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.480 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.394             -12.480 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.160 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.394              -1.160 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.016 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -0.394              -1.016 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.585 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -0.394              -0.585 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.874               0.000 CLOCK_50  " "    8.874               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.637               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.637               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663390767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663390767 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663390803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663390803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663390803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663390803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.934 ns " "Worst Case Available Settling Time: 14.934 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663390803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663390803 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663390803 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528663390808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663390860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663395510 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663396087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663396087 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663396087 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528663396181 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -95.921 " "Worst-case setup slack is -95.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -95.921           -5196.759 CLOCK_50  " "  -95.921           -5196.759 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.044             -51.821 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -4.044             -51.821 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.641              -3.641 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -3.641              -3.641 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -1.790 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.897              -1.790 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.503               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.503               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.042 " "Worst-case hold slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.098 CLOCK_50  " "   -0.042              -0.098 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.281               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.439               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.832               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.003               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.003               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.057 " "Worst-case recovery slack is -5.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.057             -10.114 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -5.057             -10.114 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.276             -53.592 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -4.276             -53.592 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.655              -3.655 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -3.655              -3.655 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.698            -161.423 CLOCK_50  " "   -2.698            -161.423 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.112 " "Worst-case removal slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 CLOCK_50  " "    0.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.393               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.922               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    2.922               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.431               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.431               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.279 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.394             -12.279 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.145 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.394              -1.145 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.019 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -0.394              -1.019 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.581 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -0.394              -0.581 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.831               0.000 CLOCK_50  " "    8.831               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.617               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.617               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663396244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396244 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663396274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663396274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663396274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663396274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.081 ns " "Worst Case Available Settling Time: 15.081 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663396274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663396274 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396274 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528663396280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663396471 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401125 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663401699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663401699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663401699 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528663401737 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.720 " "Worst-case setup slack is -44.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.720           -1991.010 CLOCK_50  " "  -44.720           -1991.010 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.005             -23.413 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -2.005             -23.413 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716              -1.716 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -1.716              -1.716 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203              -0.405 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.203              -0.405 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.895               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.895               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.043 " "Worst-case hold slack is -0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.241 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.043              -0.241 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLOCK_50  " "    0.143               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.275               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.460               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.456               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.456               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.433 " "Worst-case recovery slack is -3.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.433              -6.866 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -3.433              -6.866 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068             -29.451 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.068             -29.451 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.961            -126.890 CLOCK_50  " "   -1.961            -126.890 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715              -1.715 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -1.715              -1.715 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.002 " "Worst-case removal slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.002               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    1.356               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.111               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    2.111               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.006 " "Worst-case minimum pulse width slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.016 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.006              -0.016 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    0.031               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.051               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    0.161               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.812               0.000 CLOCK_50  " "    8.812               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.750               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.750               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663401805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401805 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663401835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663401835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663401835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663401835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.354 ns " "Worst Case Available Settling Time: 16.354 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663401835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663401835 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663401835 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528663401840 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663402327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663402327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1528663402327 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528663402364 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.423 " "Worst-case setup slack is -40.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.423           -1578.274 CLOCK_50  " "  -40.423           -1578.274 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.936             -21.554 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.936             -21.554 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685              -1.685 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -1.685              -1.685 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.299 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.150              -0.299 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.626               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   29.626               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.092 " "Worst-case hold slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.520 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.092              -0.520 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.034 CLOCK_50  " "   -0.026              -0.034 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.262               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.406               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.442               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.915 " "Worst-case recovery slack is -2.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915              -5.829 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -2.915              -5.829 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596             -25.858 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -2.596             -25.858 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662              -1.662 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -1.662              -1.662 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.465             -94.835 CLOCK_50  " "   -1.465             -94.835 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.048 " "Worst-case removal slack is -0.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.236 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.048              -0.236 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 CLOCK_50  " "    0.064               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    1.332               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.783               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.783               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.035 " "Worst-case minimum pulse width slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.035               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    0.059               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.068               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    0.162               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.804               0.000 CLOCK_50  " "    8.804               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.748               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.748               0.000 vga\|vga_controller\|divider\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528663402430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402430 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663402459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663402459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663402459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663402459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.753 ns " "Worst Case Available Settling Time: 16.753 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663402459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528663402459 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663402459 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663404272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663404274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1527 " "Peak virtual memory: 1527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528663404423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:43:24 2018 " "Processing ended: Sun Jun 10 17:43:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528663404423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528663404423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528663404423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663404423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528663405306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528663405309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 17:43:25 2018 " "Processing started: Sun Jun 10 17:43:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528663405309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528663405309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_eda --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528663405309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1528663406421 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1528663406551 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "jogo_da_memoria.vo /home/ec2016/ra170600/Documents/MC613/git/simulation/modelsim/ simulation " "Generated file jogo_da_memoria.vo in folder \"/home/ec2016/ra170600/Documents/MC613/git/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528663409109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1517 " "Peak virtual memory: 1517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528663409359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 17:43:29 2018 " "Processing ended: Sun Jun 10 17:43:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528663409359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528663409359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528663409359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528663409359 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 259 s " "Quartus Prime Full Compilation was successful. 0 errors, 259 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528663409565 ""}
