#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026f70588650 .scope module, "mini_cpu_tb" "mini_cpu_tb" 2 1;
 .timescale 0 0;
v0000026f70583350_0 .var "a", 7 0;
v0000026f705833f0_0 .var "b", 7 0;
v0000026f70583490_0 .net "carry", 0 0, v0000026f70552910_0;  1 drivers
v0000026f70583530_0 .var "clk", 0 0;
v0000026f705835d0_0 .var "reset", 0 0;
v0000026f70583670_0 .net "result", 7 0, v0000026f7053bca0_0;  1 drivers
v0000026f705839e0_0 .var "sel", 1 0;
v0000026f70583f80_0 .net "zero", 0 0, v0000026f705832b0_0;  1 drivers
S_0000026f705887e0 .scope module, "uut" "mini_cpu_block" 2 12, 3 1 0, S_0000026f70588650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "result";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 1 "carry";
v0000026f70552b90_0 .net "a", 7 0, v0000026f70583350_0;  1 drivers
v0000026f70552db0_0 .net "b", 7 0, v0000026f705833f0_0;  1 drivers
v0000026f70552910_0 .var "carry", 0 0;
v0000026f7053bb60_0 .net "clk", 0 0, v0000026f70583530_0;  1 drivers
v0000026f7053bc00_0 .net "reset", 0 0, v0000026f705835d0_0;  1 drivers
v0000026f7053bca0_0 .var "result", 7 0;
v0000026f70583170_0 .net "sel", 1 0, v0000026f705839e0_0;  1 drivers
v0000026f70583210_0 .var "sum", 8 0;
v0000026f705832b0_0 .var "zero", 0 0;
E_0000026f7058df20 .event posedge, v0000026f7053bb60_0;
E_0000026f7058d720 .event anyedge, v0000026f70552b90_0, v0000026f70552db0_0;
    .scope S_0000026f705887e0;
T_0 ;
    %wait E_0000026f7058d720;
    %load/vec4 v0000026f70552b90_0;
    %pad/u 9;
    %load/vec4 v0000026f70552db0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0000026f70583210_0, 0, 9;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026f705887e0;
T_1 ;
    %wait E_0000026f7058df20;
    %load/vec4 v0000026f7053bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026f7053bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f705832b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f70552910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026f70583170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0000026f70583210_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000026f7053bca0_0, 0;
    %load/vec4 v0000026f70583210_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000026f70552910_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000026f70552b90_0;
    %load/vec4 v0000026f70552db0_0;
    %sub;
    %assign/vec4 v0000026f7053bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f70552910_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000026f70552b90_0;
    %load/vec4 v0000026f70552db0_0;
    %and;
    %assign/vec4 v0000026f7053bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f70552910_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0000026f70552b90_0;
    %load/vec4 v0000026f70552db0_0;
    %or;
    %assign/vec4 v0000026f7053bca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f70552910_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v0000026f7053bc00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026f705832b0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f705832b0_0, 0;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026f70588650;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000026f70583530_0;
    %inv;
    %store/vec4 v0000026f70583530_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026f70588650;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f70583530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f705835d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026f70583350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026f705833f0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f705839e0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f705835d0_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000026f70583350_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000026f705833f0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f705839e0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000026f70583350_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000026f705833f0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f705839e0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000026f70583350_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026f705833f0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f705839e0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000026f70583350_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026f705833f0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f705839e0_0, 0, 2;
    %delay 10, 0;
    %delay 30, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mini_cpu_tb.v";
    "mini_cpu_block.v";
