$date
	Mon Jul 24 06:28:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! and_g $end
$var wire 1 " nand_g $end
$var wire 1 # not_g $end
$var wire 1 $ or_g $end
$var wire 1 % xnor_g $end
$var wire 1 & xor_g $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module dut $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var reg 1 + and_g $end
$var reg 1 , nand_g $end
$var reg 1 - not_g $end
$var reg 1 . or_g $end
$var reg 1 / xnor_g $end
$var reg 1 0 xor_g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
1/
0.
1-
1,
0+
0*
0)
0(
0'
0&
1%
0$
1#
1"
0!
$end
#10
0-
0#
0/
0%
10
1&
1.
1$
1'
1)
#20
1-
1#
0'
0)
1(
1*
#30
0-
0#
0,
0"
00
0&
1+
1!
1'
1)
#40
1-
1#
1/
1%
1,
1"
0.
0$
0+
0!
0'
0)
0(
0*
#50
0-
0#
0/
0%
10
1&
1.
1$
1'
1)
#60
1-
1#
0'
0)
1(
1*
#70
0-
0#
0,
0"
00
0&
1+
1!
1'
1)
#80
1-
1#
1/
1%
1,
1"
0.
0$
0+
0!
0'
0)
0(
0*
#90
0-
0#
0/
0%
10
1&
1.
1$
1'
1)
#100
1-
1#
0'
0)
1(
1*
#110
0-
0#
0,
0"
00
0&
1+
1!
1'
1)
#120
1-
1#
1/
1%
1,
1"
0.
0$
0+
0!
0'
0)
0(
0*
#130
0-
0#
0/
0%
10
1&
1.
1$
1'
1)
#140
1-
1#
0'
0)
1(
1*
#150
0-
0#
0,
0"
00
0&
1+
1!
1'
1)
#160
1-
1#
1/
1%
1,
1"
0.
0$
0+
0!
0'
0)
0(
0*
#170
0-
0#
0/
0%
10
1&
1.
1$
1'
1)
#180
1-
1#
0'
0)
1(
1*
#190
0-
0#
0,
0"
00
0&
1+
1!
1'
1)
#200
1-
1#
1/
1%
1,
1"
0.
0$
0+
0!
0'
0)
0(
0*
