[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"driver_for_unloaded_hier_pins":"Z",
"has_resized_timing_model":"false",
"hdl_array_naming_style":"%s[%d]",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_latch_keep_feedback":"false",
"hdl_max_loop_limit":"1024",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"init_hdl_search_path":"/home/vlsi6/cpu",
"hdl_unconnected_input_port_value":"none",
"hdl_undriven_output_port_value":"none",
"hdl_undriven_signal_value":"none",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_vhdl_preferred_architecture":"",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"",
"init_lib_search_path":"/home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss",
"lib_search_path":"/home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_seqs_name_concat_string":"_MB_",
"optimize_seq_x_to":"0",
"program_version":"17.22-s017_1",
"ungroup_separator":"_",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_cg_declone_hier_compare":"true",
"wlec_cut_point":"none",
"wlec_g1_has_iso_inserted":"false",
"wlec_hier_comp_threshold":"50",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_ncprotect_keydb":"true",
"wlec_one_hot_mux":"false",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_top":"",
"wlec_set_cdn_synth_root":"false",
"wlec_uniquify":"true",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_write_cpf_lp_ec_flow":"true",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"hdl_convert_onebit_vector_to_scalar":"false",
"write_vlog_no_negative_index":"false",
"wlec_auto_analyze":"true",
"wlec_checkpoint":"",
"wlec_compare_threads":"0",
"wlec_ignore_ovf":"false",
"wlec_parallel_threads":"4",
"use_abstract_models":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"write_vlog_empty_module_for_black_box":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"true",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_link_from_any_lib":"true",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_value":"none",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_zero_replicate_is_null":"true",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"wlec_composite_compare":"true",
"wlec_dft_constraint_file":"",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_merge_flops":"true",
"optimize_constant_latches":"true",
"optimize_merge_latches":"true",
"object":"/",
"type":"root"},

{"commit_cpf_done":"false",
"hdl_filelist":"{default -v2001 {SYNTHESIS} {/home/vlsi6/cpu/cpu.v /home/vlsi6/cpu/ALU.v} {/home/vlsi6/cpu} {}}",
"hdl_user_name":"cpu",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"seq_reason_deleted":"{{num_inst_reg[0]} {{constant 1}}} {{num_inst_reg[1]} {{constant 1}}} {{num_inst_reg[2]} {{constant 1}}} {{num_inst_reg[3]} {{constant 1}}} {{num_inst_reg[4]} {{constant 1}}} {{num_inst_reg[5]} {{constant 1}}} {{num_inst_reg[6]} {{constant 1}}} {{num_inst_reg[7]} {{constant 1}}} {{num_inst_reg[8]} {{constant 1}}} {{num_inst_reg[9]} {{constant 1}}} {{num_inst_reg[10]} {{constant 1}}} {{num_inst_reg[11]} {{constant 1}}} {{num_inst_reg[12]} {{constant 1}}} {{num_inst_reg[13]} {{constant 1}}} {{num_inst_reg[14]} {{constant 1}}} {{num_inst_reg[15]} {{constant 1}}} {{output_port_reg[0]} {{constant 0}}} {{output_port_reg[1]} {{constant 0}}} {{output_port_reg[2]} {{constant 0}}} {{output_port_reg[3]} {{constant 0}}} {{output_port_reg[4]} {{constant 0}}} {{output_port_reg[5]} {{constant 0}}} {{output_port_reg[6]} {{constant 0}}} {{output_port_reg[7]} {{constant 0}}} {{output_port_reg[8]} {{constant 0}}} {{output_port_reg[9]} {{constant 0}}} {{output_port_reg[10]} {{constant 0}}} {{output_port_reg[11]} {{constant 0}}} {{output_port_reg[12]} {{constant 0}}} {{output_port_reg[13]} {{constant 0}}} {{output_port_reg[14]} {{constant 0}}} {{output_port_reg[15]} {{constant 0}}} {{pc/outputPC_reg[0]} {{constant 0}}} {{pc/outputPC_reg[1]} {{constant 0}}} {{pc/outputPC_reg[2]} {{constant 0}}} {{pc/outputPC_reg[3]} {{constant 0}}} {{pc/outputPC_reg[4]} {{constant 0}}} {{pc/outputPC_reg[5]} {{constant 0}}} {{pc/outputPC_reg[6]} {{constant 0}}} {{pc/outputPC_reg[7]} {{constant 0}}} {{pc/outputPC_reg[8]} {{constant 0}}} {{pc/outputPC_reg[9]} {{constant 0}}} {{pc/outputPC_reg[10]} {{constant 0}}} {{pc/outputPC_reg[11]} {{constant 0}}} {{pc/outputPC_reg[12]} {{constant 0}}} {{pc/outputPC_reg[13]} {{constant 0}}} {{pc/outputPC_reg[14]} {{constant 0}}} {{pc/outputPC_reg[15]} {{constant 0}}} {{register/r_reg[0][0]} {{constant 0}}} {{register/r_reg[0][1]} {{constant 0}}} {{register/r_reg[0][2]} {{constant 0}}} {{register/r_reg[0][3]} {{constant 0}}} {{register/r_reg[0][4]} {{constant 0}}} {{register/r_reg[0][5]} {{constant 0}}} {{register/r_reg[0][6]} {{constant 0}}} {{register/r_reg[0][7]} {{constant 0}}} {{register/r_reg[0][8]} {{constant 0}}} {{register/r_reg[0][9]} {{constant 0}}} {{register/r_reg[0][10]} {{constant 0}}} {{register/r_reg[0][11]} {{constant 0}}} {{register/r_reg[0][12]} {{constant 0}}} {{register/r_reg[0][13]} {{constant 0}}} {{register/r_reg[0][14]} {{constant 0}}} {{register/r_reg[0][15]} {{constant 0}}} {{register/r_reg[1][0]} {{constant 0}}} {{register/r_reg[1][1]} {{constant 0}}} {{register/r_reg[1][2]} {{constant 0}}} {{register/r_reg[1][3]} {{constant 0}}} {{register/r_reg[1][4]} {{constant 0}}} {{register/r_reg[1][5]} {{constant 0}}} {{register/r_reg[1][6]} {{constant 0}}} {{register/r_reg[1][7]} {{constant 0}}} {{register/r_reg[1][8]} {{constant 0}}} {{register/r_reg[1][9]} {{constant 0}}} {{register/r_reg[1][10]} {{constant 0}}} {{register/r_reg[1][11]} {{constant 0}}} {{register/r_reg[1][12]} {{constant 0}}} {{register/r_reg[1][13]} {{constant 0}}} {{register/r_reg[1][14]} {{constant 0}}} {{register/r_reg[1][15]} {{constant 0}}} {{register/r_reg[2][0]} {{constant 0}}} {{register/r_reg[2][1]} {{constant 0}}} {{register/r_reg[2][2]} {{constant 0}}} {{register/r_reg[2][3]} {{constant 0}}} {{register/r_reg[2][4]} {{constant 0}}} {{register/r_reg[2][5]} {{constant 0}}} {{register/r_reg[2][6]} {{constant 0}}} {{register/r_reg[2][7]} {{constant 0}}} {{register/r_reg[2][8]} {{constant 0}}} {{register/r_reg[2][9]} {{constant 0}}} {{register/r_reg[2][10]} {{constant 0}}} {{register/r_reg[2][11]} {{constant 0}}} {{register/r_reg[2][12]} {{constant 0}}} {{register/r_reg[2][13]} {{constant 0}}} {{register/r_reg[2][14]} {{constant 0}}} {{register/r_reg[2][15]} {{constant 0}}} {{register/r_reg[3][0]} {{constant 0}}} {{register/r_reg[3][1]} {{constant 0}}} {{register/r_reg[3][2]} {{constant 0}}} {{register/r_reg[3][3]} {{constant 0}}} {{register/r_reg[3][4]} {{constant 0}}} {{register/r_reg[3][5]} {{constant 0}}} {{register/r_reg[3][6]} {{constant 0}}} {{register/r_reg[3][7]} {{constant 0}}} {{register/r_reg[3][8]} {{constant 0}}} {{register/r_reg[3][9]} {{constant 0}}} {{register/r_reg[3][10]} {{constant 0}}} {{register/r_reg[3][11]} {{constant 0}}} {{register/r_reg[3][12]} {{constant 0}}} {{register/r_reg[3][13]} {{constant 0}}} {{register/r_reg[3][14]} {{constant 0}}} {{register/r_reg[3][15]} {{constant 0}}} {{Pipeline_MEM/MEMGeneralPipeline/rs1_reg[0]} unloaded} {{Pipeline_MEM/MEMGeneralPipeline/rs1_reg[1]} unloaded} {{Pipeline_MEM/MEMGeneralPipeline/rs2_reg[0]} unloaded} {{Pipeline_MEM/MEMGeneralPipeline/rs2_reg[1]} unloaded} {{Pipeline_WB/WBGeneralPipeline/rs1_reg[0]} unloaded} {{Pipeline_WB/WBGeneralPipeline/rs1_reg[1]} unloaded} {{Pipeline_WB/WBGeneralPipeline/rs2_reg[0]} unloaded} {{Pipeline_WB/WBGeneralPipeline/rs2_reg[1]} unloaded} {Pipeline_EX/EXGeneralPipeline/writeFlag_reg {{merged with Pipeline_EX/EXGeneralPipeline/numInst_reg}}}",
"state":"mapped",
"obsolete_state":"mapped",
"has_dp_shared_gint":"true",
"has_dp_rewrite_gint":"false",
"object":"/designs/cpu",
"type":"design"},

{"checkpoint_equation":"\" assign Z = A + B + CI ; \"",
"logical_hier":"false",
"instances":"/designs/cpu/instances_hier/addinc_add_802_54",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/cpu/subdesigns/add_unsigned_carry",
"type":"subdesign"},

{"checkpoint_equation":"\" assign Z = A + CI ; \"",
"logical_hier":"false",
"instances":"/designs/cpu/instances_hier/inc_add_848_23",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/cpu/subdesigns/increment_unsigned_29_370",
"type":"subdesign"},

{"boundary_change":"constant 1 propagated",
"object":"/designs/cpu/instances_hier/addinc_add_802_54/pins_in/CI",
"type":"pin"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[14]18",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[15]19",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[13]17",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[12]16",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[7]11",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[8]12",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[4]8",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[0]4",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[5]9",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[1]5",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[11]15",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[3]7",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[2]6",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[9]13",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[10]14",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/pc_outputPC_reg[6]10",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_rdSelector_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_rdSelector_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_PC_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_ID_instruction_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[7]37",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[0]30",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[12]42",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[11]41",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[10]40",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[9]39",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[8]38",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[15]45",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[5]35",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[4]34",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[3]33",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[2]32",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[1]31",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[13]43",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[14]44",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/num_inst_reg[6]36",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_numInst_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_numInst_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_numInst_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[15]61",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[14]60",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][15]37",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][15]69",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][15]53",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][15]85",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[13]59",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][14]84",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][14]68",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][14]36",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][14]52",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[12]58",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][13]67",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][13]35",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][13]51",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][13]83",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[11]57",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][12]34",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][12]66",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][12]50",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][12]82",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[10]56",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][11]65",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][11]49",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][11]81",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][11]33",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[9]55",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][10]32",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][10]80",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][10]48",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][10]64",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[8]54",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_ALUResult_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][9]47",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][9]63",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][9]31",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][9]79",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[7]53",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][8]30",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][8]62",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][8]46",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][8]78",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[6]52",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[0]46",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[1]47",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[2]48",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[5]51",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[4]50",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/output_port_reg[3]49",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][7]45",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][7]77",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][7]29",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][7]61",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData1_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData1_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][6]28",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][6]60",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][6]76",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][6]44",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][0]54",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][0]70",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][0]38",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][0]22",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][5]43",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][5]59",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][2]40",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][4]74",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][2]72",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][4]42",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][2]24",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][3]25",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][4]26",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][5]27",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][1]39",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[1][3]41",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[0][1]23",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][1]55",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][2]56",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][4]58",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][1]71",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][3]73",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[3][5]75",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/register_r_reg[2][3]57",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_readData_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/aluContol_ALUOp_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_PCCtrl_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_PCCtrl_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/aluContol_ALUOp_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/aluContol_ALUOp_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"true",
"object":"/designs/cpu/instances_seq/aluContol_ALUOp_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_readData2_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_memRead_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_immExtend_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData1_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_readData2_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_immExtend_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_rd_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_funcCode_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_funcCode_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_opCode_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_imm_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_opCode_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_rd_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_funcCode_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_opCode_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_funcCode_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_funcCode_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_rd_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_rd_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_funcCode_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_opCode_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_PC_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_writeFlag_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_opCode_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_rd_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_opCode_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_opCode_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_PC_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_funcCode_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_opCode_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[9]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[7]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_funcCode_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[15]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_funcCode_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_rs2_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_rs1_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_writeFlag_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_opCode_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_opCode_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_opCode_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[12]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[4]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[13]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[10]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_ALUResult_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[11]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[3]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_funcCode_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[5]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[6]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[8]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_PC_reg[14]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_funcCode_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_rs1_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_funcCode_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_rs2_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_rd_reg[0]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_MEM_MEMGeneralPipeline_rd_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_funcCode_reg[2]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_EX_EXGeneralPipeline_opCode_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_rd_reg[1]",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/cpu/instances_seq/Pipeline_WB_WBGeneralPipeline_rd_reg[0]",
"type":"instance"},

{"index": "1", 
 "date": "Mon Jan 02 14:54:23 IST 2023",
 "seconds": 1672651463.103102,
 "netlist": "fv/cpu/fv_map.v.gz", 
 "design_name": "cpu", 
 "synth_workdir": "/home/vlsi6/cpu", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "write_verif_file_runtime": 0.461769 
 }
]
