|SSRAM_to_hRAM
clk => SSRAM_to_hRAM_EU:EU.clk
clk => SSRAM_to_hRAM_CU:CU.clk
rst_n => SSRAM_to_hRAM_EU:EU.rst_n
rst_n => SSRAM_to_hRAM_CU:CU.rst_n
SSRAM_CS => SSRAM_to_hRAM_EU:EU.SSRAM_CS
SSRAM_OE => SSRAM_to_hRAM_EU:EU.SSRAM_OE
SSRAM_WE => SSRAM_to_hRAM_EU:EU.SSRAM_WE
SSRAM_address_spacing => SSRAM_to_hRAM_EU:EU.SSRAM_address_spacing
SSRAM_burstcount[0] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[0]
SSRAM_burstcount[1] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[1]
SSRAM_burstcount[2] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[2]
SSRAM_burstcount[3] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[3]
SSRAM_burstcount[4] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[4]
SSRAM_burstcount[5] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[5]
SSRAM_burstcount[6] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[6]
SSRAM_burstcount[7] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[7]
SSRAM_burstcount[8] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[8]
SSRAM_burstcount[9] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[9]
SSRAM_burstcount[10] => SSRAM_to_hRAM_EU:EU.SSRAM_burstcount[10]
SSRAM_address[0] => SSRAM_to_hRAM_EU:EU.SSRAM_address[0]
SSRAM_address[1] => SSRAM_to_hRAM_EU:EU.SSRAM_address[1]
SSRAM_address[2] => SSRAM_to_hRAM_EU:EU.SSRAM_address[2]
SSRAM_address[3] => SSRAM_to_hRAM_EU:EU.SSRAM_address[3]
SSRAM_address[4] => SSRAM_to_hRAM_EU:EU.SSRAM_address[4]
SSRAM_address[5] => SSRAM_to_hRAM_EU:EU.SSRAM_address[5]
SSRAM_address[6] => SSRAM_to_hRAM_EU:EU.SSRAM_address[6]
SSRAM_address[7] => SSRAM_to_hRAM_EU:EU.SSRAM_address[7]
SSRAM_address[8] => SSRAM_to_hRAM_EU:EU.SSRAM_address[8]
SSRAM_address[9] => SSRAM_to_hRAM_EU:EU.SSRAM_address[9]
SSRAM_address[10] => SSRAM_to_hRAM_EU:EU.SSRAM_address[10]
SSRAM_address[11] => SSRAM_to_hRAM_EU:EU.SSRAM_address[11]
SSRAM_address[12] => SSRAM_to_hRAM_EU:EU.SSRAM_address[12]
SSRAM_address[13] => SSRAM_to_hRAM_EU:EU.SSRAM_address[13]
SSRAM_address[14] => SSRAM_to_hRAM_EU:EU.SSRAM_address[14]
SSRAM_address[15] => SSRAM_to_hRAM_EU:EU.SSRAM_address[15]
SSRAM_address[16] => SSRAM_to_hRAM_EU:EU.SSRAM_address[16]
SSRAM_address[17] => SSRAM_to_hRAM_EU:EU.SSRAM_address[17]
SSRAM_address[18] => SSRAM_to_hRAM_EU:EU.SSRAM_address[18]
SSRAM_address[19] => SSRAM_to_hRAM_EU:EU.SSRAM_address[19]
SSRAM_address[20] => SSRAM_to_hRAM_EU:EU.SSRAM_address[20]
SSRAM_address[21] => SSRAM_to_hRAM_EU:EU.SSRAM_address[21]
SSRAM_address[22] => SSRAM_to_hRAM_EU:EU.SSRAM_address[22]
SSRAM_address[23] => SSRAM_to_hRAM_EU:EU.SSRAM_address[23]
SSRAM_address[24] => SSRAM_to_hRAM_EU:EU.SSRAM_address[24]
SSRAM_address[25] => SSRAM_to_hRAM_EU:EU.SSRAM_address[25]
SSRAM_address[26] => SSRAM_to_hRAM_EU:EU.SSRAM_address[26]
SSRAM_address[27] => SSRAM_to_hRAM_EU:EU.SSRAM_address[27]
SSRAM_address[28] => SSRAM_to_hRAM_EU:EU.SSRAM_address[28]
SSRAM_address[29] => SSRAM_to_hRAM_EU:EU.SSRAM_address[29]
SSRAM_address[30] => SSRAM_to_hRAM_EU:EU.SSRAM_address[30]
SSRAM_address[31] => SSRAM_to_hRAM_EU:EU.SSRAM_address[31]
SSRAM_in[0] => SSRAM_to_hRAM_EU:EU.SSRAM_in[0]
SSRAM_in[1] => SSRAM_to_hRAM_EU:EU.SSRAM_in[1]
SSRAM_in[2] => SSRAM_to_hRAM_EU:EU.SSRAM_in[2]
SSRAM_in[3] => SSRAM_to_hRAM_EU:EU.SSRAM_in[3]
SSRAM_in[4] => SSRAM_to_hRAM_EU:EU.SSRAM_in[4]
SSRAM_in[5] => SSRAM_to_hRAM_EU:EU.SSRAM_in[5]
SSRAM_in[6] => SSRAM_to_hRAM_EU:EU.SSRAM_in[6]
SSRAM_in[7] => SSRAM_to_hRAM_EU:EU.SSRAM_in[7]
SSRAM_in[8] => SSRAM_to_hRAM_EU:EU.SSRAM_in[8]
SSRAM_in[9] => SSRAM_to_hRAM_EU:EU.SSRAM_in[9]
SSRAM_in[10] => SSRAM_to_hRAM_EU:EU.SSRAM_in[10]
SSRAM_in[11] => SSRAM_to_hRAM_EU:EU.SSRAM_in[11]
SSRAM_in[12] => SSRAM_to_hRAM_EU:EU.SSRAM_in[12]
SSRAM_in[13] => SSRAM_to_hRAM_EU:EU.SSRAM_in[13]
SSRAM_in[14] => SSRAM_to_hRAM_EU:EU.SSRAM_in[14]
SSRAM_in[15] => SSRAM_to_hRAM_EU:EU.SSRAM_in[15]
SSRAM_out[0] << SSRAM_to_hRAM_EU:EU.SSRAM_out[0]
SSRAM_out[1] << SSRAM_to_hRAM_EU:EU.SSRAM_out[1]
SSRAM_out[2] << SSRAM_to_hRAM_EU:EU.SSRAM_out[2]
SSRAM_out[3] << SSRAM_to_hRAM_EU:EU.SSRAM_out[3]
SSRAM_out[4] << SSRAM_to_hRAM_EU:EU.SSRAM_out[4]
SSRAM_out[5] << SSRAM_to_hRAM_EU:EU.SSRAM_out[5]
SSRAM_out[6] << SSRAM_to_hRAM_EU:EU.SSRAM_out[6]
SSRAM_out[7] << SSRAM_to_hRAM_EU:EU.SSRAM_out[7]
SSRAM_out[8] << SSRAM_to_hRAM_EU:EU.SSRAM_out[8]
SSRAM_out[9] << SSRAM_to_hRAM_EU:EU.SSRAM_out[9]
SSRAM_out[10] << SSRAM_to_hRAM_EU:EU.SSRAM_out[10]
SSRAM_out[11] << SSRAM_to_hRAM_EU:EU.SSRAM_out[11]
SSRAM_out[12] << SSRAM_to_hRAM_EU:EU.SSRAM_out[12]
SSRAM_out[13] << SSRAM_to_hRAM_EU:EU.SSRAM_out[13]
SSRAM_out[14] << SSRAM_to_hRAM_EU:EU.SSRAM_out[14]
SSRAM_out[15] << SSRAM_to_hRAM_EU:EU.SSRAM_out[15]
SSRAM_validout << SSRAM_to_hRAM_EU:EU.SSRAM_validout
SSRAM_busy << SSRAM_to_hRAM_EU:EU.SSRAM_busy
SSRAM_haltdata << SSRAM_to_hRAM_EU:EU.SSRAM_haltdata
hbus_CS_n << SSRAM_to_hRAM_EU:EU.hbus_CS_n
hbus_RESET_n << SSRAM_to_hRAM_EU:EU.hbus_RESET_n
hbus_DQ[0] <> SSRAM_to_hRAM_EU:EU.hbus_DQ[0]
hbus_DQ[1] <> SSRAM_to_hRAM_EU:EU.hbus_DQ[1]
hbus_DQ[2] <> SSRAM_to_hRAM_EU:EU.hbus_DQ[2]
hbus_DQ[3] <> SSRAM_to_hRAM_EU:EU.hbus_DQ[3]
hbus_DQ[4] <> SSRAM_to_hRAM_EU:EU.hbus_DQ[4]
hbus_DQ[5] <> SSRAM_to_hRAM_EU:EU.hbus_DQ[5]
hbus_DQ[6] <> SSRAM_to_hRAM_EU:EU.hbus_DQ[6]
hbus_DQ[7] <> SSRAM_to_hRAM_EU:EU.hbus_DQ[7]
hCK_edgeal << SSRAM_to_hRAM_EU:EU.hCK_edgeal
RWDS_360 => SSRAM_to_hRAM_EU:EU.RWDS_360
RWDS_90 => SSRAM_to_hRAM_EU:EU.RWDS_90
RWDS => SSRAM_to_hRAM_EU:EU.RWDS
drive_RWDS_low << SSRAM_to_hRAM_EU:EU.drive_RWDS_low


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU
clk => reg:up_address.clk
clk => reg:low_address.clk
clk => unpacker_48:CA.clk
clk => timer_14bit:deadline_tim.clk
clk => reg:datain.clk
clk => unpacker_16:writedata.clk
clk => d_flipflop:antiglitch.clk
clk => reg:burstcnt.clk
clk => gater:CK_gater.clk
clk => sr_flipflop:dpd_tracker.clk
clk => d_flipflop:op_tracker.clk
clk => d_flipflop:dpd_req_tracker.clk
clk => d_flipflop:rwds_tracker.clk
clk => synchronizer:snc.clk
rst_n => synchronizer:snc.rst_n
SSRAM_CS => CS.DATAIN
SSRAM_OE => d_flipflop:op_tracker.dff_in
SSRAM_OE => OE.DATAIN
SSRAM_WE => WE.DATAIN
SSRAM_address_spacing => address_space.DATAIN
SSRAM_burstcount[0] => reg:burstcnt.reg_in[0]
SSRAM_burstcount[1] => reg:burstcnt.reg_in[1]
SSRAM_burstcount[2] => reg:burstcnt.reg_in[2]
SSRAM_burstcount[3] => reg:burstcnt.reg_in[3]
SSRAM_burstcount[4] => reg:burstcnt.reg_in[4]
SSRAM_burstcount[5] => reg:burstcnt.reg_in[5]
SSRAM_burstcount[6] => reg:burstcnt.reg_in[6]
SSRAM_burstcount[7] => reg:burstcnt.reg_in[7]
SSRAM_burstcount[8] => reg:burstcnt.reg_in[8]
SSRAM_burstcount[9] => reg:burstcnt.reg_in[9]
SSRAM_burstcount[10] => reg:burstcnt.reg_in[10]
SSRAM_address[0] => dpd.IN0
SSRAM_address[0] => reg:low_address.reg_in[0]
SSRAM_address[1] => reg:low_address.reg_in[1]
SSRAM_address[2] => reg:low_address.reg_in[2]
SSRAM_address[3] => reg:up_address.reg_in[0]
SSRAM_address[4] => reg:up_address.reg_in[1]
SSRAM_address[5] => reg:up_address.reg_in[2]
SSRAM_address[6] => reg:up_address.reg_in[3]
SSRAM_address[7] => reg:up_address.reg_in[4]
SSRAM_address[8] => reg:up_address.reg_in[5]
SSRAM_address[9] => reg:up_address.reg_in[6]
SSRAM_address[10] => reg:up_address.reg_in[7]
SSRAM_address[11] => reg:up_address.reg_in[8]
SSRAM_address[12] => reg:up_address.reg_in[9]
SSRAM_address[13] => reg:up_address.reg_in[10]
SSRAM_address[14] => reg:up_address.reg_in[11]
SSRAM_address[15] => reg:up_address.reg_in[12]
SSRAM_address[16] => reg:up_address.reg_in[13]
SSRAM_address[17] => reg:up_address.reg_in[14]
SSRAM_address[18] => reg:up_address.reg_in[15]
SSRAM_address[19] => reg:up_address.reg_in[16]
SSRAM_address[20] => reg:up_address.reg_in[17]
SSRAM_address[21] => reg:up_address.reg_in[18]
SSRAM_address[22] => ~NO_FANOUT~
SSRAM_address[23] => ~NO_FANOUT~
SSRAM_address[24] => ~NO_FANOUT~
SSRAM_address[25] => ~NO_FANOUT~
SSRAM_address[26] => ~NO_FANOUT~
SSRAM_address[27] => ~NO_FANOUT~
SSRAM_address[28] => ~NO_FANOUT~
SSRAM_address[29] => ~NO_FANOUT~
SSRAM_address[30] => ~NO_FANOUT~
SSRAM_address[31] => ~NO_FANOUT~
SSRAM_in[0] => reg:datain.reg_in[0]
SSRAM_in[1] => reg:datain.reg_in[1]
SSRAM_in[2] => reg:datain.reg_in[2]
SSRAM_in[3] => reg:datain.reg_in[3]
SSRAM_in[4] => reg:datain.reg_in[4]
SSRAM_in[5] => reg:datain.reg_in[5]
SSRAM_in[6] => reg:datain.reg_in[6]
SSRAM_in[7] => reg:datain.reg_in[7]
SSRAM_in[8] => reg:datain.reg_in[8]
SSRAM_in[9] => reg:datain.reg_in[9]
SSRAM_in[10] => reg:datain.reg_in[10]
SSRAM_in[11] => reg:datain.reg_in[11]
SSRAM_in[12] => reg:datain.reg_in[12]
SSRAM_in[13] => reg:datain.reg_in[13]
SSRAM_in[14] => reg:datain.reg_in[14]
SSRAM_in[15] => dpd.IN1
SSRAM_in[15] => reg:datain.reg_in[15]
SSRAM_out[0] <= synchronizer:snc.dout[0]
SSRAM_out[1] <= synchronizer:snc.dout[1]
SSRAM_out[2] <= synchronizer:snc.dout[2]
SSRAM_out[3] <= synchronizer:snc.dout[3]
SSRAM_out[4] <= synchronizer:snc.dout[4]
SSRAM_out[5] <= synchronizer:snc.dout[5]
SSRAM_out[6] <= synchronizer:snc.dout[6]
SSRAM_out[7] <= synchronizer:snc.dout[7]
SSRAM_out[8] <= synchronizer:snc.dout[8]
SSRAM_out[9] <= synchronizer:snc.dout[9]
SSRAM_out[10] <= synchronizer:snc.dout[10]
SSRAM_out[11] <= synchronizer:snc.dout[11]
SSRAM_out[12] <= synchronizer:snc.dout[12]
SSRAM_out[13] <= synchronizer:snc.dout[13]
SSRAM_out[14] <= synchronizer:snc.dout[14]
SSRAM_out[15] <= synchronizer:snc.dout[15]
SSRAM_validout <= synchronizer:snc.synch_validout
SSRAM_busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
SSRAM_haltdata <= haltdata.DB_MAX_OUTPUT_PORT_TYPE
hbus_CS_n <= h_CS_n.DB_MAX_OUTPUT_PORT_TYPE
hbus_RESET_n <= h_RESET_n.DB_MAX_OUTPUT_PORT_TYPE
hbus_DQ[0] <> hbus_DQ[0]
hbus_DQ[1] <> hbus_DQ[1]
hbus_DQ[2] <> hbus_DQ[2]
hbus_DQ[3] <> hbus_DQ[3]
hbus_DQ[4] <> hbus_DQ[4]
hbus_DQ[5] <> hbus_DQ[5]
hbus_DQ[6] <> hbus_DQ[6]
hbus_DQ[7] <> hbus_DQ[7]
hCK_edgeal <= gater:CK_gater.gated_clock
RWDS_360 => synchronizer:snc.din_strobe
RWDS_90 => packer:readdata.clk
RWDS => d_flipflop:rwds_tracker.dff_in
drive_RWDS_low <= force_RWDS_low.DB_MAX_OUTPUT_PORT_TYPE
busy => SSRAM_busy.DATAIN
haltdata => SSRAM_haltdata.DATAIN
datain_load => reg:datain.enable
cmd_load => reg:up_address.enable
cmd_load => reg:low_address.enable
cmd_load => reg:burstcnt.enable
cmd_load => d_flipflop:op_tracker.enable
cmd_load => d_flipflop:dpd_req_tracker.enable
writedata_load => unpacker_16:writedata.load
synch_enable => synchronizer:snc.synch_enable
synch_clear_n => synchronizer:snc.synch_clear_n
CK_gating_enable_n => gater:CK_gater.enable_n
RWDS_sampling_enable => packer:readdata.enable
dqout_sel => mux_2to1:dqmux.sel
burst_type => unpacker_48:CA.packed_in[45]
config_access => unpacker_48:CA.packed_in[46]
read_writeN => unpacker_48:CA.packed_in[47]
CA_load => unpacker_48:CA.load
CA_sel[0] => unpacker_48:CA.sel[0]
CA_sel[1] => unpacker_48:CA.sel[1]
dq_OE => d_flipflop:antiglitch.dff_in
set_dpd_status => sr_flipflop:dpd_tracker.set
clear_dpd_status_n => sr_flipflop:dpd_tracker.clear_n
deadline_tim_enable => timer_14bit:deadline_tim.enable
deadline_tim_clear_n => timer_14bit:deadline_tim.clear_n
h_RESET_n => hbus_RESET_n.DATAIN
h_CS_n => hbus_CS_n.DATAIN
force_RWDS_low => drive_RWDS_low.DATAIN
check_latency => d_flipflop:rwds_tracker.enable
WE <= SSRAM_WE.DB_MAX_OUTPUT_PORT_TYPE
CS <= SSRAM_CS.DB_MAX_OUTPUT_PORT_TYPE
OE <= SSRAM_OE.DB_MAX_OUTPUT_PORT_TYPE
address_space <= SSRAM_address_spacing.DB_MAX_OUTPUT_PORT_TYPE
dpd_req <= dpd.DB_MAX_OUTPUT_PORT_TYPE
active_dpd_req <= d_flipflop:dpd_req_tracker.dff_out
synch_busy <= synchronizer:snc.synch_busy
current_operation <= d_flipflop:op_tracker.dff_out
dpd_mode_on <= sr_flipflop:dpd_tracker.sr_out
t_acc1 <= timer_14bit:deadline_tim.tim_3
t_acc2 <= timer_14bit:deadline_tim.tim_7
t_dpdcsl <= timer_14bit:deadline_tim.tim_20
t_dpdin <= timer_14bit:deadline_tim.tim_1000
t_dpdout <= timer_14bit:deadline_tim.tim_15000
doubled_latency <= d_flipflop:rwds_tracker.dff_out


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|reg:up_address
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_in[11] => reg_out.DATAB
reg_in[12] => reg_out.DATAB
reg_in[13] => reg_out.DATAB
reg_in[14] => reg_out.DATAB
reg_in[15] => reg_out.DATAB
reg_in[16] => reg_out.DATAB
reg_in[17] => reg_out.DATAB
reg_in[18] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|reg:low_address
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA
clk => reg:CA0A.clk
clk => reg:CA0B.clk
clk => reg:CA1A.clk
clk => reg:CA1B.clk
clk => reg:CA2A.clk
clk => reg:CA2B.clk
clk => mux_2to1:CA0_mux.sel
clk => mux_2to1:CA1_mux.sel
clk => mux_2to1:CA2_mux.sel
load => reg:CA0A.enable
load => reg:CA0B.enable
load => reg:CA1A.enable
load => reg:CA1B.enable
load => reg:CA2A.enable
load => reg:CA2B.enable
sel[0] => mux_4to1:outmux.sel[0]
sel[1] => mux_4to1:outmux.sel[1]
packed_in[0] => reg:CA2B.reg_in[0]
packed_in[1] => reg:CA2B.reg_in[1]
packed_in[2] => reg:CA2B.reg_in[2]
packed_in[3] => reg:CA2B.reg_in[3]
packed_in[4] => reg:CA2B.reg_in[4]
packed_in[5] => reg:CA2B.reg_in[5]
packed_in[6] => reg:CA2B.reg_in[6]
packed_in[7] => reg:CA2B.reg_in[7]
packed_in[8] => reg:CA2A.reg_in[0]
packed_in[9] => reg:CA2A.reg_in[1]
packed_in[10] => reg:CA2A.reg_in[2]
packed_in[11] => reg:CA2A.reg_in[3]
packed_in[12] => reg:CA2A.reg_in[4]
packed_in[13] => reg:CA2A.reg_in[5]
packed_in[14] => reg:CA2A.reg_in[6]
packed_in[15] => reg:CA2A.reg_in[7]
packed_in[16] => reg:CA1B.reg_in[0]
packed_in[17] => reg:CA1B.reg_in[1]
packed_in[18] => reg:CA1B.reg_in[2]
packed_in[19] => reg:CA1B.reg_in[3]
packed_in[20] => reg:CA1B.reg_in[4]
packed_in[21] => reg:CA1B.reg_in[5]
packed_in[22] => reg:CA1B.reg_in[6]
packed_in[23] => reg:CA1B.reg_in[7]
packed_in[24] => reg:CA1A.reg_in[0]
packed_in[25] => reg:CA1A.reg_in[1]
packed_in[26] => reg:CA1A.reg_in[2]
packed_in[27] => reg:CA1A.reg_in[3]
packed_in[28] => reg:CA1A.reg_in[4]
packed_in[29] => reg:CA1A.reg_in[5]
packed_in[30] => reg:CA1A.reg_in[6]
packed_in[31] => reg:CA1A.reg_in[7]
packed_in[32] => reg:CA0B.reg_in[0]
packed_in[33] => reg:CA0B.reg_in[1]
packed_in[34] => reg:CA0B.reg_in[2]
packed_in[35] => reg:CA0B.reg_in[3]
packed_in[36] => reg:CA0B.reg_in[4]
packed_in[37] => reg:CA0B.reg_in[5]
packed_in[38] => reg:CA0B.reg_in[6]
packed_in[39] => reg:CA0B.reg_in[7]
packed_in[40] => reg:CA0A.reg_in[0]
packed_in[41] => reg:CA0A.reg_in[1]
packed_in[42] => reg:CA0A.reg_in[2]
packed_in[43] => reg:CA0A.reg_in[3]
packed_in[44] => reg:CA0A.reg_in[4]
packed_in[45] => reg:CA0A.reg_in[5]
packed_in[46] => reg:CA0A.reg_in[6]
packed_in[47] => reg:CA0A.reg_in[7]
ddrbyte_out[0] <= mux_4to1:outmux.out_mux[0]
ddrbyte_out[1] <= mux_4to1:outmux.out_mux[1]
ddrbyte_out[2] <= mux_4to1:outmux.out_mux[2]
ddrbyte_out[3] <= mux_4to1:outmux.out_mux[3]
ddrbyte_out[4] <= mux_4to1:outmux.out_mux[4]
ddrbyte_out[5] <= mux_4to1:outmux.out_mux[5]
ddrbyte_out[6] <= mux_4to1:outmux.out_mux[6]
ddrbyte_out[7] <= mux_4to1:outmux.out_mux[7]


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0A
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA0B
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA1A
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA1B
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA2A
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|reg:CA2B
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_2to1:CA0_mux
mux_in_0[0] => out_mux.DATAB
mux_in_0[1] => out_mux.DATAB
mux_in_0[2] => out_mux.DATAB
mux_in_0[3] => out_mux.DATAB
mux_in_0[4] => out_mux.DATAB
mux_in_0[5] => out_mux.DATAB
mux_in_0[6] => out_mux.DATAB
mux_in_0[7] => out_mux.DATAB
mux_in_1[0] => out_mux.DATAA
mux_in_1[1] => out_mux.DATAA
mux_in_1[2] => out_mux.DATAA
mux_in_1[3] => out_mux.DATAA
mux_in_1[4] => out_mux.DATAA
mux_in_1[5] => out_mux.DATAA
mux_in_1[6] => out_mux.DATAA
mux_in_1[7] => out_mux.DATAA
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
out_mux[0] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_2to1:CA1_mux
mux_in_0[0] => out_mux.DATAB
mux_in_0[1] => out_mux.DATAB
mux_in_0[2] => out_mux.DATAB
mux_in_0[3] => out_mux.DATAB
mux_in_0[4] => out_mux.DATAB
mux_in_0[5] => out_mux.DATAB
mux_in_0[6] => out_mux.DATAB
mux_in_0[7] => out_mux.DATAB
mux_in_1[0] => out_mux.DATAA
mux_in_1[1] => out_mux.DATAA
mux_in_1[2] => out_mux.DATAA
mux_in_1[3] => out_mux.DATAA
mux_in_1[4] => out_mux.DATAA
mux_in_1[5] => out_mux.DATAA
mux_in_1[6] => out_mux.DATAA
mux_in_1[7] => out_mux.DATAA
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
out_mux[0] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_2to1:CA2_mux
mux_in_0[0] => out_mux.DATAB
mux_in_0[1] => out_mux.DATAB
mux_in_0[2] => out_mux.DATAB
mux_in_0[3] => out_mux.DATAB
mux_in_0[4] => out_mux.DATAB
mux_in_0[5] => out_mux.DATAB
mux_in_0[6] => out_mux.DATAB
mux_in_0[7] => out_mux.DATAB
mux_in_1[0] => out_mux.DATAA
mux_in_1[1] => out_mux.DATAA
mux_in_1[2] => out_mux.DATAA
mux_in_1[3] => out_mux.DATAA
mux_in_1[4] => out_mux.DATAA
mux_in_1[5] => out_mux.DATAA
mux_in_1[6] => out_mux.DATAA
mux_in_1[7] => out_mux.DATAA
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
out_mux[0] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_48:CA|mux_4to1:outmux
mux_in_00[0] => Mux7.IN0
mux_in_00[1] => Mux6.IN0
mux_in_00[2] => Mux5.IN0
mux_in_00[3] => Mux4.IN0
mux_in_00[4] => Mux3.IN0
mux_in_00[5] => Mux2.IN0
mux_in_00[6] => Mux1.IN0
mux_in_00[7] => Mux0.IN0
mux_in_01[0] => Mux7.IN1
mux_in_01[1] => Mux6.IN1
mux_in_01[2] => Mux5.IN1
mux_in_01[3] => Mux4.IN1
mux_in_01[4] => Mux3.IN1
mux_in_01[5] => Mux2.IN1
mux_in_01[6] => Mux1.IN1
mux_in_01[7] => Mux0.IN1
mux_in_10[0] => Mux7.IN2
mux_in_10[1] => Mux6.IN2
mux_in_10[2] => Mux5.IN2
mux_in_10[3] => Mux4.IN2
mux_in_10[4] => Mux3.IN2
mux_in_10[5] => Mux2.IN2
mux_in_10[6] => Mux1.IN2
mux_in_10[7] => Mux0.IN2
mux_in_11[0] => Mux7.IN3
mux_in_11[1] => Mux6.IN3
mux_in_11[2] => Mux5.IN3
mux_in_11[3] => Mux4.IN3
mux_in_11[4] => Mux3.IN3
mux_in_11[5] => Mux2.IN3
mux_in_11[6] => Mux1.IN3
mux_in_11[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out_mux[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim
clk => counter_Nbit:cnt.clk
enable => counter_Nbit:cnt.enable
clear_n => counter_Nbit:cnt.clear_n
tim_3 <= tim_3.DB_MAX_OUTPUT_PORT_TYPE
tim_7 <= tim_7.DB_MAX_OUTPUT_PORT_TYPE
tim_20 <= tim_20.DB_MAX_OUTPUT_PORT_TYPE
tim_1000 <= tim_1000.DB_MAX_OUTPUT_PORT_TYPE
tim_15000 <= tim_15000.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt
clk => t_flip_flop:entry_tff.clk
clk => t_flip_flop:g1:1:chain_tff.clk
clk => t_flip_flop:g1:2:chain_tff.clk
clk => t_flip_flop:g1:3:chain_tff.clk
clk => t_flip_flop:g1:4:chain_tff.clk
clk => t_flip_flop:g1:5:chain_tff.clk
clk => t_flip_flop:g1:6:chain_tff.clk
clk => t_flip_flop:g1:7:chain_tff.clk
clk => t_flip_flop:g1:8:chain_tff.clk
clk => t_flip_flop:g1:9:chain_tff.clk
clk => t_flip_flop:g1:10:chain_tff.clk
clk => t_flip_flop:g1:11:chain_tff.clk
clk => t_flip_flop:g1:12:chain_tff.clk
clk => t_flip_flop:g1:13:chain_tff.clk
enable => tgl_in[1].IN1
enable => t_flip_flop:entry_tff.tff_in
clear_n => t_flip_flop:entry_tff.clear_n
clear_n => t_flip_flop:g1:1:chain_tff.clear_n
clear_n => t_flip_flop:g1:2:chain_tff.clear_n
clear_n => t_flip_flop:g1:3:chain_tff.clear_n
clear_n => t_flip_flop:g1:4:chain_tff.clear_n
clear_n => t_flip_flop:g1:5:chain_tff.clear_n
clear_n => t_flip_flop:g1:6:chain_tff.clear_n
clear_n => t_flip_flop:g1:7:chain_tff.clear_n
clear_n => t_flip_flop:g1:8:chain_tff.clear_n
clear_n => t_flip_flop:g1:9:chain_tff.clear_n
clear_n => t_flip_flop:g1:10:chain_tff.clear_n
clear_n => t_flip_flop:g1:11:chain_tff.clear_n
clear_n => t_flip_flop:g1:12:chain_tff.clear_n
clear_n => t_flip_flop:g1:13:chain_tff.clear_n
rst_n => t_flip_flop:entry_tff.rst_n
rst_n => t_flip_flop:g1:1:chain_tff.rst_n
rst_n => t_flip_flop:g1:2:chain_tff.rst_n
rst_n => t_flip_flop:g1:3:chain_tff.rst_n
rst_n => t_flip_flop:g1:4:chain_tff.rst_n
rst_n => t_flip_flop:g1:5:chain_tff.rst_n
rst_n => t_flip_flop:g1:6:chain_tff.rst_n
rst_n => t_flip_flop:g1:7:chain_tff.rst_n
rst_n => t_flip_flop:g1:8:chain_tff.rst_n
rst_n => t_flip_flop:g1:9:chain_tff.rst_n
rst_n => t_flip_flop:g1:10:chain_tff.rst_n
rst_n => t_flip_flop:g1:11:chain_tff.rst_n
rst_n => t_flip_flop:g1:12:chain_tff.rst_n
rst_n => t_flip_flop:g1:13:chain_tff.rst_n
cnt_out[0] <= t_flip_flop:entry_tff.tff_out
cnt_out[1] <= t_flip_flop:g1:1:chain_tff.tff_out
cnt_out[2] <= t_flip_flop:g1:2:chain_tff.tff_out
cnt_out[3] <= t_flip_flop:g1:3:chain_tff.tff_out
cnt_out[4] <= t_flip_flop:g1:4:chain_tff.tff_out
cnt_out[5] <= t_flip_flop:g1:5:chain_tff.tff_out
cnt_out[6] <= t_flip_flop:g1:6:chain_tff.tff_out
cnt_out[7] <= t_flip_flop:g1:7:chain_tff.tff_out
cnt_out[8] <= t_flip_flop:g1:8:chain_tff.tff_out
cnt_out[9] <= t_flip_flop:g1:9:chain_tff.tff_out
cnt_out[10] <= t_flip_flop:g1:10:chain_tff.tff_out
cnt_out[11] <= t_flip_flop:g1:11:chain_tff.tff_out
cnt_out[12] <= t_flip_flop:g1:12:chain_tff.tff_out
cnt_out[13] <= t_flip_flop:g1:13:chain_tff.tff_out


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:entry_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:1:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:2:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:3:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:4:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:5:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:6:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:7:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:8:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:9:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:10:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:11:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:12:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|timer_14bit:deadline_tim|counter_Nbit:cnt|t_flip_flop:\g1:13:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|reg:datain
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_in[11] => reg_out.DATAB
reg_in[12] => reg_out.DATAB
reg_in[13] => reg_out.DATAB
reg_in[14] => reg_out.DATAB
reg_in[15] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata
clk => reg:lsbout.clk
clk => reg:msbout.clk
clk => mux_2to1:outmux.sel
load => reg:lsbout.enable
load => reg:msbout.enable
packed_in[0] => reg:lsbout.reg_in[0]
packed_in[1] => reg:lsbout.reg_in[1]
packed_in[2] => reg:lsbout.reg_in[2]
packed_in[3] => reg:lsbout.reg_in[3]
packed_in[4] => reg:lsbout.reg_in[4]
packed_in[5] => reg:lsbout.reg_in[5]
packed_in[6] => reg:lsbout.reg_in[6]
packed_in[7] => reg:lsbout.reg_in[7]
packed_in[8] => reg:msbout.reg_in[0]
packed_in[9] => reg:msbout.reg_in[1]
packed_in[10] => reg:msbout.reg_in[2]
packed_in[11] => reg:msbout.reg_in[3]
packed_in[12] => reg:msbout.reg_in[4]
packed_in[13] => reg:msbout.reg_in[5]
packed_in[14] => reg:msbout.reg_in[6]
packed_in[15] => reg:msbout.reg_in[7]
ddrbyte_out[0] <= mux_2to1:outmux.out_mux[0]
ddrbyte_out[1] <= mux_2to1:outmux.out_mux[1]
ddrbyte_out[2] <= mux_2to1:outmux.out_mux[2]
ddrbyte_out[3] <= mux_2to1:outmux.out_mux[3]
ddrbyte_out[4] <= mux_2to1:outmux.out_mux[4]
ddrbyte_out[5] <= mux_2to1:outmux.out_mux[5]
ddrbyte_out[6] <= mux_2to1:outmux.out_mux[6]
ddrbyte_out[7] <= mux_2to1:outmux.out_mux[7]


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:lsbout
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|reg:msbout
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|unpacker_16:writedata|mux_2to1:outmux
mux_in_0[0] => out_mux.DATAB
mux_in_0[1] => out_mux.DATAB
mux_in_0[2] => out_mux.DATAB
mux_in_0[3] => out_mux.DATAB
mux_in_0[4] => out_mux.DATAB
mux_in_0[5] => out_mux.DATAB
mux_in_0[6] => out_mux.DATAB
mux_in_0[7] => out_mux.DATAB
mux_in_1[0] => out_mux.DATAA
mux_in_1[1] => out_mux.DATAA
mux_in_1[2] => out_mux.DATAA
mux_in_1[3] => out_mux.DATAA
mux_in_1[4] => out_mux.DATAA
mux_in_1[5] => out_mux.DATAA
mux_in_1[6] => out_mux.DATAA
mux_in_1[7] => out_mux.DATAA
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
out_mux[0] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|mux_2to1:dqmux
mux_in_0[0] => out_mux.DATAB
mux_in_0[1] => out_mux.DATAB
mux_in_0[2] => out_mux.DATAB
mux_in_0[3] => out_mux.DATAB
mux_in_0[4] => out_mux.DATAB
mux_in_0[5] => out_mux.DATAB
mux_in_0[6] => out_mux.DATAB
mux_in_0[7] => out_mux.DATAB
mux_in_1[0] => out_mux.DATAA
mux_in_1[1] => out_mux.DATAA
mux_in_1[2] => out_mux.DATAA
mux_in_1[3] => out_mux.DATAA
mux_in_1[4] => out_mux.DATAA
mux_in_1[5] => out_mux.DATAA
mux_in_1[6] => out_mux.DATAA
mux_in_1[7] => out_mux.DATAA
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
sel => out_mux.OUTPUTSELECT
out_mux[0] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|d_flipflop:antiglitch
clk => dff_out~reg0.CLK
enable => dff_out.OUTPUTSELECT
clear_n => dff_out.OUTPUTSELECT
dff_in => dff_out.DATAB
dff_out <= dff_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|tristate_buffer:dq_buf
output_enable => buffer_out[0].OE
output_enable => buffer_out[1].OE
output_enable => buffer_out[2].OE
output_enable => buffer_out[3].OE
output_enable => buffer_out[4].OE
output_enable => buffer_out[5].OE
output_enable => buffer_out[6].OE
output_enable => buffer_out[7].OE
buffer_in[0] => buffer_out[0].DATAIN
buffer_in[1] => buffer_out[1].DATAIN
buffer_in[2] => buffer_out[2].DATAIN
buffer_in[3] => buffer_out[3].DATAIN
buffer_in[4] => buffer_out[4].DATAIN
buffer_in[5] => buffer_out[5].DATAIN
buffer_in[6] => buffer_out[6].DATAIN
buffer_in[7] => buffer_out[7].DATAIN
buffer_out[0] <= buffer_out[0].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[1] <= buffer_out[1].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[2] <= buffer_out[2].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[3] <= buffer_out[3].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[4] <= buffer_out[4].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[5] <= buffer_out[5].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[6] <= buffer_out[6].DB_MAX_OUTPUT_PORT_TYPE
buffer_out[7] <= buffer_out[7].DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|reg:burstcnt
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|packer:readdata
clk => reg_negedge:lsbin.clk
clk => reg:msbin.clk
enable => reg_negedge:lsbin.enable
enable => reg:msbin.enable
ddrbyte_in[0] => reg_negedge:lsbin.reg_in[0]
ddrbyte_in[0] => reg:msbin.reg_in[0]
ddrbyte_in[1] => reg_negedge:lsbin.reg_in[1]
ddrbyte_in[1] => reg:msbin.reg_in[1]
ddrbyte_in[2] => reg_negedge:lsbin.reg_in[2]
ddrbyte_in[2] => reg:msbin.reg_in[2]
ddrbyte_in[3] => reg_negedge:lsbin.reg_in[3]
ddrbyte_in[3] => reg:msbin.reg_in[3]
ddrbyte_in[4] => reg_negedge:lsbin.reg_in[4]
ddrbyte_in[4] => reg:msbin.reg_in[4]
ddrbyte_in[5] => reg_negedge:lsbin.reg_in[5]
ddrbyte_in[5] => reg:msbin.reg_in[5]
ddrbyte_in[6] => reg_negedge:lsbin.reg_in[6]
ddrbyte_in[6] => reg:msbin.reg_in[6]
ddrbyte_in[7] => reg_negedge:lsbin.reg_in[7]
ddrbyte_in[7] => reg:msbin.reg_in[7]
packed_out[0] <= reg_negedge:lsbin.reg_out[0]
packed_out[1] <= reg_negedge:lsbin.reg_out[1]
packed_out[2] <= reg_negedge:lsbin.reg_out[2]
packed_out[3] <= reg_negedge:lsbin.reg_out[3]
packed_out[4] <= reg_negedge:lsbin.reg_out[4]
packed_out[5] <= reg_negedge:lsbin.reg_out[5]
packed_out[6] <= reg_negedge:lsbin.reg_out[6]
packed_out[7] <= reg_negedge:lsbin.reg_out[7]
packed_out[8] <= reg:msbin.reg_out[0]
packed_out[9] <= reg:msbin.reg_out[1]
packed_out[10] <= reg:msbin.reg_out[2]
packed_out[11] <= reg:msbin.reg_out[3]
packed_out[12] <= reg:msbin.reg_out[4]
packed_out[13] <= reg:msbin.reg_out[5]
packed_out[14] <= reg:msbin.reg_out[6]
packed_out[15] <= reg:msbin.reg_out[7]


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|packer:readdata|reg_negedge:lsbin
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|packer:readdata|reg:msbin
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|gater:CK_gater
clk => gated_clock.IN1
clk => d_flipflop:antiglitch.clk
enable_n => d_flipflop:antiglitch.dff_in
gated_clock <= gated_clock.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|gater:CK_gater|d_flipflop:antiglitch
clk => dff_out~reg0.CLK
enable => dff_out.OUTPUTSELECT
clear_n => dff_out.OUTPUTSELECT
dff_in => dff_out.DATAB
dff_out <= dff_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|sr_flipflop:dpd_tracker
clk => sr_out~reg0.CLK
set => sr_out.OUTPUTSELECT
clear_n => sr_out.OUTPUTSELECT
rst_n => sr_out~reg0.ACLR
sr_out <= sr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|d_flipflop:op_tracker
clk => dff_out~reg0.CLK
enable => dff_out.OUTPUTSELECT
clear_n => dff_out.OUTPUTSELECT
dff_in => dff_out.DATAB
dff_out <= dff_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|d_flipflop:dpd_req_tracker
clk => dff_out~reg0.CLK
enable => dff_out.OUTPUTSELECT
clear_n => dff_out.OUTPUTSELECT
dff_in => dff_out.DATAB
dff_out <= dff_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|d_flipflop:rwds_tracker
clk => dff_out~reg0.CLK
enable => dff_out.OUTPUTSELECT
clear_n => dff_out.OUTPUTSELECT
dff_in => dff_out.DATAB
dff_out <= dff_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc
clk => synchronizer_EU:EU.clk
clk => synchronizer_CU:CU.clk
rst_n => synchronizer_EU:EU.rst_n
rst_n => synchronizer_CU:CU.rst_n
synch_enable => synchronizer_EU:EU.synch_enable
synch_clear_n => synchronizer_EU:EU.synch_clear_n
burstcount[0] => synchronizer_EU:EU.burstcount[0]
burstcount[1] => synchronizer_EU:EU.burstcount[1]
burstcount[2] => synchronizer_EU:EU.burstcount[2]
burstcount[3] => synchronizer_EU:EU.burstcount[3]
burstcount[4] => synchronizer_EU:EU.burstcount[4]
burstcount[5] => synchronizer_EU:EU.burstcount[5]
burstcount[6] => synchronizer_EU:EU.burstcount[6]
burstcount[7] => synchronizer_EU:EU.burstcount[7]
burstcount[8] => synchronizer_EU:EU.burstcount[8]
burstcount[9] => synchronizer_EU:EU.burstcount[9]
burstcount[10] => synchronizer_EU:EU.burstcount[10]
din_strobe => synchronizer_EU:EU.din_strobe
din[0] => synchronizer_EU:EU.din[0]
din[1] => synchronizer_EU:EU.din[1]
din[2] => synchronizer_EU:EU.din[2]
din[3] => synchronizer_EU:EU.din[3]
din[4] => synchronizer_EU:EU.din[4]
din[5] => synchronizer_EU:EU.din[5]
din[6] => synchronizer_EU:EU.din[6]
din[7] => synchronizer_EU:EU.din[7]
din[8] => synchronizer_EU:EU.din[8]
din[9] => synchronizer_EU:EU.din[9]
din[10] => synchronizer_EU:EU.din[10]
din[11] => synchronizer_EU:EU.din[11]
din[12] => synchronizer_EU:EU.din[12]
din[13] => synchronizer_EU:EU.din[13]
din[14] => synchronizer_EU:EU.din[14]
din[15] => synchronizer_EU:EU.din[15]
dout[0] <= synchronizer_EU:EU.dout[0]
dout[1] <= synchronizer_EU:EU.dout[1]
dout[2] <= synchronizer_EU:EU.dout[2]
dout[3] <= synchronizer_EU:EU.dout[3]
dout[4] <= synchronizer_EU:EU.dout[4]
dout[5] <= synchronizer_EU:EU.dout[5]
dout[6] <= synchronizer_EU:EU.dout[6]
dout[7] <= synchronizer_EU:EU.dout[7]
dout[8] <= synchronizer_EU:EU.dout[8]
dout[9] <= synchronizer_EU:EU.dout[9]
dout[10] <= synchronizer_EU:EU.dout[10]
dout[11] <= synchronizer_EU:EU.dout[11]
dout[12] <= synchronizer_EU:EU.dout[12]
dout[13] <= synchronizer_EU:EU.dout[13]
dout[14] <= synchronizer_EU:EU.dout[14]
dout[15] <= synchronizer_EU:EU.dout[15]
synch_validout <= synchronizer_EU:EU.synch_validout
synch_busy <= synchronizer_EU:EU.synch_busy


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU
clk => reg:dataout.clk
clk => counter_Nbit:burstlen_counter.clk
clk => counter_Nbit:data_counter.clk
clk => d_flipflop:valid_pipe.clk
clk => d_flipflop:busy_pipe.clk
clk => reg:dataout_pipe.clk
rst_n => counter_Nbit:code_counter.rst_n
rst_n => sr_flipflop:synchronizer.rst_n
synch_enable => enable.DATAIN
synch_clear_n => clear_n.DATAIN
burstcount[0] => reg:burstlen.reg_in[0]
burstcount[1] => reg:burstlen.reg_in[1]
burstcount[2] => reg:burstlen.reg_in[2]
burstcount[3] => reg:burstlen.reg_in[3]
burstcount[4] => reg:burstlen.reg_in[4]
burstcount[5] => reg:burstlen.reg_in[5]
burstcount[6] => reg:burstlen.reg_in[6]
burstcount[7] => reg:burstlen.reg_in[7]
burstcount[8] => reg:burstlen.reg_in[8]
burstcount[9] => reg:burstlen.reg_in[9]
burstcount[10] => reg:burstlen.reg_in[10]
din_strobe => counter_Nbit:code_counter.clk
din_strobe => sr_flipflop:synchronizer.clk
din_strobe => reg:readdata11.clk
din_strobe => reg:readdata10.clk
din_strobe => reg:readdata01.clk
din_strobe => reg:readdata00.clk
din_strobe => reg:burstlen.clk
din[0] => reg:readdata11.reg_in[0]
din[0] => reg:readdata10.reg_in[0]
din[0] => reg:readdata01.reg_in[0]
din[0] => reg:readdata00.reg_in[0]
din[1] => reg:readdata11.reg_in[1]
din[1] => reg:readdata10.reg_in[1]
din[1] => reg:readdata01.reg_in[1]
din[1] => reg:readdata00.reg_in[1]
din[2] => reg:readdata11.reg_in[2]
din[2] => reg:readdata10.reg_in[2]
din[2] => reg:readdata01.reg_in[2]
din[2] => reg:readdata00.reg_in[2]
din[3] => reg:readdata11.reg_in[3]
din[3] => reg:readdata10.reg_in[3]
din[3] => reg:readdata01.reg_in[3]
din[3] => reg:readdata00.reg_in[3]
din[4] => reg:readdata11.reg_in[4]
din[4] => reg:readdata10.reg_in[4]
din[4] => reg:readdata01.reg_in[4]
din[4] => reg:readdata00.reg_in[4]
din[5] => reg:readdata11.reg_in[5]
din[5] => reg:readdata10.reg_in[5]
din[5] => reg:readdata01.reg_in[5]
din[5] => reg:readdata00.reg_in[5]
din[6] => reg:readdata11.reg_in[6]
din[6] => reg:readdata10.reg_in[6]
din[6] => reg:readdata01.reg_in[6]
din[6] => reg:readdata00.reg_in[6]
din[7] => reg:readdata11.reg_in[7]
din[7] => reg:readdata10.reg_in[7]
din[7] => reg:readdata01.reg_in[7]
din[7] => reg:readdata00.reg_in[7]
din[8] => reg:readdata11.reg_in[8]
din[8] => reg:readdata10.reg_in[8]
din[8] => reg:readdata01.reg_in[8]
din[8] => reg:readdata00.reg_in[8]
din[9] => reg:readdata11.reg_in[9]
din[9] => reg:readdata10.reg_in[9]
din[9] => reg:readdata01.reg_in[9]
din[9] => reg:readdata00.reg_in[9]
din[10] => reg:readdata11.reg_in[10]
din[10] => reg:readdata10.reg_in[10]
din[10] => reg:readdata01.reg_in[10]
din[10] => reg:readdata00.reg_in[10]
din[11] => reg:readdata11.reg_in[11]
din[11] => reg:readdata10.reg_in[11]
din[11] => reg:readdata01.reg_in[11]
din[11] => reg:readdata00.reg_in[11]
din[12] => reg:readdata11.reg_in[12]
din[12] => reg:readdata10.reg_in[12]
din[12] => reg:readdata01.reg_in[12]
din[12] => reg:readdata00.reg_in[12]
din[13] => reg:readdata11.reg_in[13]
din[13] => reg:readdata10.reg_in[13]
din[13] => reg:readdata01.reg_in[13]
din[13] => reg:readdata00.reg_in[13]
din[14] => reg:readdata11.reg_in[14]
din[14] => reg:readdata10.reg_in[14]
din[14] => reg:readdata01.reg_in[14]
din[14] => reg:readdata00.reg_in[14]
din[15] => reg:readdata11.reg_in[15]
din[15] => reg:readdata10.reg_in[15]
din[15] => reg:readdata01.reg_in[15]
din[15] => reg:readdata00.reg_in[15]
dout[0] <= reg:dataout_pipe.reg_out[0]
dout[1] <= reg:dataout_pipe.reg_out[1]
dout[2] <= reg:dataout_pipe.reg_out[2]
dout[3] <= reg:dataout_pipe.reg_out[3]
dout[4] <= reg:dataout_pipe.reg_out[4]
dout[5] <= reg:dataout_pipe.reg_out[5]
dout[6] <= reg:dataout_pipe.reg_out[6]
dout[7] <= reg:dataout_pipe.reg_out[7]
dout[8] <= reg:dataout_pipe.reg_out[8]
dout[9] <= reg:dataout_pipe.reg_out[9]
dout[10] <= reg:dataout_pipe.reg_out[10]
dout[11] <= reg:dataout_pipe.reg_out[11]
dout[12] <= reg:dataout_pipe.reg_out[12]
dout[13] <= reg:dataout_pipe.reg_out[13]
dout[14] <= reg:dataout_pipe.reg_out[14]
dout[15] <= reg:dataout_pipe.reg_out[15]
synch_validout <= d_flipflop:valid_pipe.dff_out
synch_busy <= d_flipflop:busy_pipe.dff_out
system_clear_n => counter_Nbit:code_counter.clear_n
system_clear_n => sr_flipflop:synchronizer.clear_n
system_clear_n => counter_Nbit:burstlen_counter.clear_n
system_clear_n => counter_Nbit:data_counter.clear_n
system_enable => readdata00_enable.IN1
system_enable => counter_Nbit:code_counter.enable
system_enable => sr_flipflop:synchronizer.set
burstlen_enable => reg:burstlen.enable
burstlen_counter_enable => counter_Nbit:burstlen_counter.enable
dataout_enable => reg:dataout.enable
data_counter_enable => counter_Nbit:data_counter.enable
busy => d_flipflop:busy_pipe.dff_in
validout => d_flipflop:valid_pipe.dff_in
outpipe_enable => d_flipflop:valid_pipe.enable
outpipe_enable => d_flipflop:busy_pipe.enable
outpipe_enable => reg:dataout_pipe.enable
outpipe_clear_n => d_flipflop:valid_pipe.clear_n
outpipe_clear_n => d_flipflop:busy_pipe.clear_n
outpipe_clear_n => reg:dataout_pipe.clear_n
burst_end <= comparator_Nbit:burstlen_cmp.equal
start_sampling <= sr_flipflop:synchronizer.sr_out
enable <= synch_enable.DB_MAX_OUTPUT_PORT_TYPE
clear_n <= synch_clear_n.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter
clk => t_flip_flop:entry_tff.clk
clk => t_flip_flop:g1:1:chain_tff.clk
enable => tgl_in[1].IN1
enable => t_flip_flop:entry_tff.tff_in
clear_n => t_flip_flop:entry_tff.clear_n
clear_n => t_flip_flop:g1:1:chain_tff.clear_n
rst_n => t_flip_flop:entry_tff.rst_n
rst_n => t_flip_flop:g1:1:chain_tff.rst_n
cnt_out[0] <= t_flip_flop:entry_tff.tff_out
cnt_out[1] <= t_flip_flop:g1:1:chain_tff.tff_out


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter|t_flip_flop:entry_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:code_counter|t_flip_flop:\g1:1:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|sr_flipflop:synchronizer
clk => sr_out~reg0.CLK
set => sr_out.OUTPUTSELECT
clear_n => sr_out.OUTPUTSELECT
rst_n => sr_out~reg0.ACLR
sr_out <= sr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|decoder_2bit:dec
code[0] => Mux0.IN5
code[0] => Mux1.IN5
code[0] => Mux2.IN5
code[0] => Mux3.IN5
code[1] => Mux0.IN4
code[1] => Mux1.IN4
code[1] => Mux2.IN4
code[1] => Mux3.IN4
dec00 <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dec01 <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dec10 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dec11 <= Mux3.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata11
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_in[11] => reg_out.DATAB
reg_in[12] => reg_out.DATAB
reg_in[13] => reg_out.DATAB
reg_in[14] => reg_out.DATAB
reg_in[15] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata10
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_in[11] => reg_out.DATAB
reg_in[12] => reg_out.DATAB
reg_in[13] => reg_out.DATAB
reg_in[14] => reg_out.DATAB
reg_in[15] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata01
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_in[11] => reg_out.DATAB
reg_in[12] => reg_out.DATAB
reg_in[13] => reg_out.DATAB
reg_in[14] => reg_out.DATAB
reg_in[15] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:readdata00
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_in[11] => reg_out.DATAB
reg_in[12] => reg_out.DATAB
reg_in[13] => reg_out.DATAB
reg_in[14] => reg_out.DATAB
reg_in[15] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|mux_4to1:datamux
mux_in_00[0] => Mux15.IN0
mux_in_00[1] => Mux14.IN0
mux_in_00[2] => Mux13.IN0
mux_in_00[3] => Mux12.IN0
mux_in_00[4] => Mux11.IN0
mux_in_00[5] => Mux10.IN0
mux_in_00[6] => Mux9.IN0
mux_in_00[7] => Mux8.IN0
mux_in_00[8] => Mux7.IN0
mux_in_00[9] => Mux6.IN0
mux_in_00[10] => Mux5.IN0
mux_in_00[11] => Mux4.IN0
mux_in_00[12] => Mux3.IN0
mux_in_00[13] => Mux2.IN0
mux_in_00[14] => Mux1.IN0
mux_in_00[15] => Mux0.IN0
mux_in_01[0] => Mux15.IN1
mux_in_01[1] => Mux14.IN1
mux_in_01[2] => Mux13.IN1
mux_in_01[3] => Mux12.IN1
mux_in_01[4] => Mux11.IN1
mux_in_01[5] => Mux10.IN1
mux_in_01[6] => Mux9.IN1
mux_in_01[7] => Mux8.IN1
mux_in_01[8] => Mux7.IN1
mux_in_01[9] => Mux6.IN1
mux_in_01[10] => Mux5.IN1
mux_in_01[11] => Mux4.IN1
mux_in_01[12] => Mux3.IN1
mux_in_01[13] => Mux2.IN1
mux_in_01[14] => Mux1.IN1
mux_in_01[15] => Mux0.IN1
mux_in_10[0] => Mux15.IN2
mux_in_10[1] => Mux14.IN2
mux_in_10[2] => Mux13.IN2
mux_in_10[3] => Mux12.IN2
mux_in_10[4] => Mux11.IN2
mux_in_10[5] => Mux10.IN2
mux_in_10[6] => Mux9.IN2
mux_in_10[7] => Mux8.IN2
mux_in_10[8] => Mux7.IN2
mux_in_10[9] => Mux6.IN2
mux_in_10[10] => Mux5.IN2
mux_in_10[11] => Mux4.IN2
mux_in_10[12] => Mux3.IN2
mux_in_10[13] => Mux2.IN2
mux_in_10[14] => Mux1.IN2
mux_in_10[15] => Mux0.IN2
mux_in_11[0] => Mux15.IN3
mux_in_11[1] => Mux14.IN3
mux_in_11[2] => Mux13.IN3
mux_in_11[3] => Mux12.IN3
mux_in_11[4] => Mux11.IN3
mux_in_11[5] => Mux10.IN3
mux_in_11[6] => Mux9.IN3
mux_in_11[7] => Mux8.IN3
mux_in_11[8] => Mux7.IN3
mux_in_11[9] => Mux6.IN3
mux_in_11[10] => Mux5.IN3
mux_in_11[11] => Mux4.IN3
mux_in_11[12] => Mux3.IN3
mux_in_11[13] => Mux2.IN3
mux_in_11[14] => Mux1.IN3
mux_in_11[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
out_mux[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out_mux[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out_mux[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out_mux[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out_mux[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out_mux[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out_mux[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out_mux[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out_mux[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_in[11] => reg_out.DATAB
reg_in[12] => reg_out.DATAB
reg_in[13] => reg_out.DATAB
reg_in[14] => reg_out.DATAB
reg_in[15] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:burstlen
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter
clk => t_flip_flop:entry_tff.clk
clk => t_flip_flop:g1:1:chain_tff.clk
clk => t_flip_flop:g1:2:chain_tff.clk
clk => t_flip_flop:g1:3:chain_tff.clk
clk => t_flip_flop:g1:4:chain_tff.clk
clk => t_flip_flop:g1:5:chain_tff.clk
clk => t_flip_flop:g1:6:chain_tff.clk
clk => t_flip_flop:g1:7:chain_tff.clk
clk => t_flip_flop:g1:8:chain_tff.clk
clk => t_flip_flop:g1:9:chain_tff.clk
clk => t_flip_flop:g1:10:chain_tff.clk
enable => tgl_in[1].IN1
enable => t_flip_flop:entry_tff.tff_in
clear_n => t_flip_flop:entry_tff.clear_n
clear_n => t_flip_flop:g1:1:chain_tff.clear_n
clear_n => t_flip_flop:g1:2:chain_tff.clear_n
clear_n => t_flip_flop:g1:3:chain_tff.clear_n
clear_n => t_flip_flop:g1:4:chain_tff.clear_n
clear_n => t_flip_flop:g1:5:chain_tff.clear_n
clear_n => t_flip_flop:g1:6:chain_tff.clear_n
clear_n => t_flip_flop:g1:7:chain_tff.clear_n
clear_n => t_flip_flop:g1:8:chain_tff.clear_n
clear_n => t_flip_flop:g1:9:chain_tff.clear_n
clear_n => t_flip_flop:g1:10:chain_tff.clear_n
rst_n => t_flip_flop:entry_tff.rst_n
rst_n => t_flip_flop:g1:1:chain_tff.rst_n
rst_n => t_flip_flop:g1:2:chain_tff.rst_n
rst_n => t_flip_flop:g1:3:chain_tff.rst_n
rst_n => t_flip_flop:g1:4:chain_tff.rst_n
rst_n => t_flip_flop:g1:5:chain_tff.rst_n
rst_n => t_flip_flop:g1:6:chain_tff.rst_n
rst_n => t_flip_flop:g1:7:chain_tff.rst_n
rst_n => t_flip_flop:g1:8:chain_tff.rst_n
rst_n => t_flip_flop:g1:9:chain_tff.rst_n
rst_n => t_flip_flop:g1:10:chain_tff.rst_n
cnt_out[0] <= t_flip_flop:entry_tff.tff_out
cnt_out[1] <= t_flip_flop:g1:1:chain_tff.tff_out
cnt_out[2] <= t_flip_flop:g1:2:chain_tff.tff_out
cnt_out[3] <= t_flip_flop:g1:3:chain_tff.tff_out
cnt_out[4] <= t_flip_flop:g1:4:chain_tff.tff_out
cnt_out[5] <= t_flip_flop:g1:5:chain_tff.tff_out
cnt_out[6] <= t_flip_flop:g1:6:chain_tff.tff_out
cnt_out[7] <= t_flip_flop:g1:7:chain_tff.tff_out
cnt_out[8] <= t_flip_flop:g1:8:chain_tff.tff_out
cnt_out[9] <= t_flip_flop:g1:9:chain_tff.tff_out
cnt_out[10] <= t_flip_flop:g1:10:chain_tff.tff_out


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:entry_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:1:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:2:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:3:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:4:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:5:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:6:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:7:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:8:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:9:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:burstlen_counter|t_flip_flop:\g1:10:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp
cmp_in_0[0] => intra_and[0].IN0
cmp_in_0[1] => bitwise_xnor[1].IN0
cmp_in_0[2] => bitwise_xnor[2].IN0
cmp_in_0[3] => bitwise_xnor[3].IN0
cmp_in_0[4] => bitwise_xnor[4].IN0
cmp_in_0[5] => bitwise_xnor[5].IN0
cmp_in_0[6] => bitwise_xnor[6].IN0
cmp_in_0[7] => bitwise_xnor[7].IN0
cmp_in_0[8] => bitwise_xnor[8].IN0
cmp_in_0[9] => bitwise_xnor[9].IN0
cmp_in_0[10] => bitwise_xnor[10].IN0
cmp_in_1[0] => intra_and[0].IN1
cmp_in_1[1] => bitwise_xnor[1].IN1
cmp_in_1[2] => bitwise_xnor[2].IN1
cmp_in_1[3] => bitwise_xnor[3].IN1
cmp_in_1[4] => bitwise_xnor[4].IN1
cmp_in_1[5] => bitwise_xnor[5].IN1
cmp_in_1[6] => bitwise_xnor[6].IN1
cmp_in_1[7] => bitwise_xnor[7].IN1
cmp_in_1[8] => bitwise_xnor[8].IN1
cmp_in_1[9] => bitwise_xnor[9].IN1
cmp_in_1[10] => bitwise_xnor[10].IN1
equal <= intra_and.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter
clk => t_flip_flop:entry_tff.clk
clk => t_flip_flop:g1:1:chain_tff.clk
enable => tgl_in[1].IN1
enable => t_flip_flop:entry_tff.tff_in
clear_n => t_flip_flop:entry_tff.clear_n
clear_n => t_flip_flop:g1:1:chain_tff.clear_n
rst_n => t_flip_flop:entry_tff.rst_n
rst_n => t_flip_flop:g1:1:chain_tff.rst_n
cnt_out[0] <= t_flip_flop:entry_tff.tff_out
cnt_out[1] <= t_flip_flop:g1:1:chain_tff.tff_out


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter|t_flip_flop:entry_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|counter_Nbit:data_counter|t_flip_flop:\g1:1:chain_tff
clk => dummy_out.CLK
enable => dummy_out.OUTPUTSELECT
clear_n => dummy_out.OUTPUTSELECT
rst_n => dummy_out.ACLR
tff_in => dummy_out.OUTPUTSELECT
tff_in => dummy_out.OUTPUTSELECT
tff_out <= dummy_out.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|d_flipflop:valid_pipe
clk => dff_out~reg0.CLK
enable => dff_out.OUTPUTSELECT
clear_n => dff_out.OUTPUTSELECT
dff_in => dff_out.DATAB
dff_out <= dff_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|d_flipflop:busy_pipe
clk => dff_out~reg0.CLK
enable => dff_out.OUTPUTSELECT
clear_n => dff_out.OUTPUTSELECT
dff_in => dff_out.DATAB
dff_out <= dff_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_EU:EU|reg:dataout_pipe
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
enable => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
clear_n => reg_out.OUTPUTSELECT
reg_in[0] => reg_out.DATAB
reg_in[1] => reg_out.DATAB
reg_in[2] => reg_out.DATAB
reg_in[3] => reg_out.DATAB
reg_in[4] => reg_out.DATAB
reg_in[5] => reg_out.DATAB
reg_in[6] => reg_out.DATAB
reg_in[7] => reg_out.DATAB
reg_in[8] => reg_out.DATAB
reg_in[9] => reg_out.DATAB
reg_in[10] => reg_out.DATAB
reg_in[11] => reg_out.DATAB
reg_in[12] => reg_out.DATAB
reg_in[13] => reg_out.DATAB
reg_in[14] => reg_out.DATAB
reg_in[15] => reg_out.DATAB
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_CU:CU
clk => present_state~1.DATAIN
rst_n => present_state~3.DATAIN
burst_end => next_state.reception_end_1.DATAB
burst_end => Selector2.IN2
start_sampling => next_state.reception_init.DATAB
start_sampling => Selector0.IN1
enable => Selector0.IN4
enable => Selector1.IN1
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
clear_n => present_state.OUTPUTSELECT
system_clear_n <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
system_enable <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
burstlen_enable <= burstlen_enable.DB_MAX_OUTPUT_PORT_TYPE
burstlen_counter_enable <= burstlen_counter_enable.DB_MAX_OUTPUT_PORT_TYPE
dataout_enable <= dataout_enable.DB_MAX_OUTPUT_PORT_TYPE
data_counter_enable <= data_counter_enable.DB_MAX_OUTPUT_PORT_TYPE
busy <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
validout <= validout.DB_MAX_OUTPUT_PORT_TYPE
outpipe_enable <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
outpipe_clear_n <= outpipe_clear_n.DB_MAX_OUTPUT_PORT_TYPE


|SSRAM_to_hRAM|SSRAM_to_hRAM_CU:CU
clk => present_state~1.DATAIN
rst_n => present_state~3.DATAIN
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
haltdata <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
datain_load <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
cmd_load <= cmd_load.DB_MAX_OUTPUT_PORT_TYPE
writedata_load <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
synch_enable <= synch_enable.DB_MAX_OUTPUT_PORT_TYPE
synch_clear_n <= synch_clear_n.DB_MAX_OUTPUT_PORT_TYPE
CK_gating_enable_n <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
RWDS_sampling_enable <= RWDS_sampling_enable.DB_MAX_OUTPUT_PORT_TYPE
dqout_sel <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
burst_type <= <GND>
config_access <= config_access.DB_MAX_OUTPUT_PORT_TYPE
read_writeN <= read_writeN.DB_MAX_OUTPUT_PORT_TYPE
CA_load <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
CA_sel[0] <= CA_sel.DB_MAX_OUTPUT_PORT_TYPE
CA_sel[1] <= CA_sel.DB_MAX_OUTPUT_PORT_TYPE
dq_OE <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
set_dpd_status <= set_dpd_status.DB_MAX_OUTPUT_PORT_TYPE
clear_dpd_status_n <= clear_dpd_status_n.DB_MAX_OUTPUT_PORT_TYPE
deadline_tim_enable <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
deadline_tim_clear_n <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
h_RESET_n <= h_RESET_n.DB_MAX_OUTPUT_PORT_TYPE
h_CS_n <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
force_RWDS_low <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
check_latency <= check_latency.DB_MAX_OUTPUT_PORT_TYPE
WE => next_state.OUTPUTSELECT
WE => next_state.OUTPUTSELECT
WE => next_state.OUTPUTSELECT
WE => next_state.OUTPUTSELECT
WE => next_state.writemem_DQ.DATAB
WE => Selector6.IN1
CS => next_state.OUTPUTSELECT
CS => next_state.OUTPUTSELECT
CS => next_state.OUTPUTSELECT
CS => next_state.OUTPUTSELECT
CS => next_state.OUTPUTSELECT
CS => next_state.OUTPUTSELECT
OE => next_state.OUTPUTSELECT
OE => next_state.OUTPUTSELECT
OE => next_state.OUTPUTSELECT
OE => next_state.OUTPUTSELECT
OE => next_state.OUTPUTSELECT
OE => next_state.OUTPUTSELECT
address_space => next_state.DATAA
address_space => next_state.OUTPUTSELECT
address_space => next_state.OUTPUTSELECT
address_space => next_state.OUTPUTSELECT
address_space => next_state.OUTPUTSELECT
address_space => next_state.DATAA
dpd_req => next_state.DATAB
dpd_req => next_state.DATAB
active_dpd_req => Selector7.IN3
active_dpd_req => Selector2.IN3
synch_busy => next_state.read_wait_2.DATAB
synch_busy => Selector4.IN1
synch_busy => next_state.read_end.DATAB
current_operation => Selector4.IN3
current_operation => Selector5.IN1
dpd_mode_on => next_state.OUTPUTSELECT
dpd_mode_on => next_state.OUTPUTSELECT
dpd_mode_on => next_state.OUTPUTSELECT
dpd_mode_on => next_state.OUTPUTSELECT
dpd_mode_on => next_state.DATAA
dpd_mode_on => next_state.DATAB
dpd_mode_on => next_state.DATAB
dpd_mode_on => next_state.DATAA
t_acc1 => next_state.DATAA
t_acc1 => next_state.DATAA
t_acc2 => next_state.DATAB
t_acc2 => next_state.DATAB
t_dpdcsl => next_state.reset_exit_begin.DATAB
t_dpdcsl => next_state.dummycmd_end.DATAB
t_dpdcsl => Selector1.IN2
t_dpdcsl => Selector8.IN1
t_dpdin => Selector2.IN6
t_dpdin => Selector7.IN1
t_dpdout => Selector2.IN7
t_dpdout => Selector3.IN3
t_dpdout => Selector0.IN2
t_dpdout => Selector9.IN2
doubled_latency => next_state.OUTPUTSELECT
doubled_latency => next_state.OUTPUTSELECT


