
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104084                       # Number of seconds simulated
sim_ticks                                104084133246                       # Number of ticks simulated
final_tick                               631859509791                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169444                       # Simulator instruction rate (inst/s)
host_op_rate                                   217343                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2045752                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344456                       # Number of bytes of host memory used
host_seconds                                 50878.17                       # Real time elapsed on the host
sim_insts                                  8620984998                       # Number of instructions simulated
sim_ops                                   11058014900                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1208704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1724288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1780608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1710592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1714944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1206144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       961152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1773824                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12118400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5252480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5252480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9443                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13471                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13911                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13364                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13398                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         9423                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7509                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        13858                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 94675                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           41035                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                41035                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11612759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16566291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        41812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17107391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16434705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16476517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     11588164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9234376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        41812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17042213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               116428889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49191                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        41812                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49191                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        41812                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             366473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50463792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50463792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50463792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11612759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16566291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        41812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17107391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16434705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16476517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     11588164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9234376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        41812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17042213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              166892681                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               249602239                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20648153                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16894277                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2021806                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8697922                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8142742                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136578                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92317                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199086673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115392975                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20648153                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10279320                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24105500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5495802                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4193730                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12178857                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2023611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230833650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206728150     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1128861      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1788262      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2419078      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2490738      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2105216      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1177534      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1750941      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11244870      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230833650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082724                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462307                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197063492                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6233802                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24062902                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        26075                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3447374                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398831                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141627302                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3447374                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197604209                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1328135                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3668494                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23555124                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1230309                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141575763                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          170                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        167702                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       536492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197558880                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658596470                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658596470                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545501                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26013353                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35506                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3676804                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13267422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84677                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1684590                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141408261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134409536                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18381                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15447914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36813748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1624                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230833650                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582279                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273079                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173944400     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23403526     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11855772      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8928450      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7020744      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2836937      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1788439      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       932235      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       123147      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230833650                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25258     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.62%     47.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116346     52.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113046876     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001347      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12183382      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161069      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134409536                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538495                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223416                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499894517                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156892356                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132386858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134632952                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       272707                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2123142                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          554                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94130                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3447374                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1050601                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       119209                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141444029                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        45715                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13267422                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183732                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18644                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        100792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          554                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1179670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310505                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132547974                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11463761                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1861560                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18624553                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18841971                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160792                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.531037                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132387068                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132386858                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75997061                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204770938                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530391                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371132                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048942                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18395126                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34007                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2047313                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227386276                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176923107     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25005954     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9450914      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4502851      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3796129      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2178317      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1907391      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       860744      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2760869      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227386276                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048942                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233882                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144280                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743910                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865555                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2760869                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366068786                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286335578                       # The number of ROB writes
system.switch_cpus0.timesIdled                3017571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18768589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048942                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.496022                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.496022                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400637                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400637                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596590732                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184415985                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131280871                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33976                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus1.numCycles               249602239                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20417282                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16742096                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2003381                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8442971                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7973414                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2094310                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89778                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    194879271                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116066464                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20417282                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10067724                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25533834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5693088                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5810126                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12008517                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1987739                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229882021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204348187     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2769057      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3207532      1.40%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1761074      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2018772      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1114936      0.49%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          755097      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1978393      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11928973      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229882021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081799                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465006                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193294888                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7424770                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25318876                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       203405                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3640081                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3315493                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18710                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141699753                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        92317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3640081                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193606679                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2775386                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3779102                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25223135                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       857629                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141612524                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        218875                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       400017                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    196805246                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    659366702                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    659366702                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167985253                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28819975                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37046                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20654                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2292179                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13528495                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7366222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       194156                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1636227                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141404455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37102                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133614036                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       189058                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17719054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40961696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229882021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581229                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270656                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    173595398     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22629223      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12166426      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8423989      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7362043      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3764788      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       913610      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       586130      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       440414      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229882021                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35586     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125762     43.28%     55.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       129198     44.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111839537     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2088735      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16360      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12357183      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7312221      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133614036                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.535308                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             290546                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    497589697                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159161880                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131384913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133904582                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       337223                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2397429                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1272                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       164112                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8181                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3640081                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2279174                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       147365                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141441676                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        55481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13528495                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7366222                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20628                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1272                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1159684                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1126218                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2285902                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131635063                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11602153                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1978973                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18912658                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18416381                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7310505                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.527379                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131387056                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131384913                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78092715                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204562941                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.526377                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381754                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98646228                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121026940                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20416074                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32995                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2014782                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226241940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354154                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176805683     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22927089     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9605669      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5771297      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3994157      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2581587      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1341654      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1078297      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2136507      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226241940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98646228                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121026940                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18333176                       # Number of memory references committed
system.switch_cpus1.commit.loads             11131066                       # Number of loads committed
system.switch_cpus1.commit.membars              16462                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17321045                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109110651                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2462303                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2136507                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           365547784                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          286526194                       # The number of ROB writes
system.switch_cpus1.timesIdled                2989351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19720218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98646228                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121026940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98646228                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.530277                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.530277                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395214                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395214                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       593793476                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182347259                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132232022                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32964                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               249602239                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19031347                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16986395                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1519200                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12748664                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12406894                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1147306                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46176                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201072138                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             108055451                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19031347                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13554200                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24098934                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4965526                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2814621                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12164961                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1491293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231423487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.765866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207324553     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3668644      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1859515      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3629416      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1171003      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3360280      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          531142      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          856687      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9022247      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231423487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076247                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432911                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       198692718                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5240423                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24051026                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19402                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3419917                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1804121                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17868                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     120930021                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        33803                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3419917                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       198961049                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3107538                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1321234                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23807291                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       806451                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     120764026                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          120                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         93408                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       641125                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    158336462                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    547396875                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    547396875                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    128542624                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29793815                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16261                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8223                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1760366                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21729947                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3548385                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        22857                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       805458                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         120139274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16322                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        112536956                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        72785                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21554123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     44195292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231423487                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486281                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.098831                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    182058155     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15596558      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16467907      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9589322      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4942640      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1238285      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1468104      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        34119      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        28397      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231423487                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         189229     57.55%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         75824     23.06%     80.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        63763     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     88284815     78.45%     78.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       885325      0.79%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8040      0.01%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19840445     17.63%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3518331      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     112536956                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.450865                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             328816                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    456898998                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    141710014                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    109683944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     112865772                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        88148                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4401751                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        80646                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3419917                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2062242                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       100818                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    120155668                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        14994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21729947                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3548385                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8221                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1803                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1026395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       583323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1609718                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    111103308                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19553269                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1433646                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   72                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23071407                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16886919                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3518138                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.445121                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             109708238                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            109683944                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         66373855                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        144740807                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.439435                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458570                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     87409450                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     98446372                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21713491                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1509639                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    228003570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431776                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.302505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    191323021     83.91%     83.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14427340      6.33%     90.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9255847      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2913314      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4832414      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       943010      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       598642      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       549018      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3160964      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    228003570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     87409450                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      98446372                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20795935                       # Number of memory references committed
system.switch_cpus2.commit.loads             17328196                       # Number of loads committed
system.switch_cpus2.commit.membars               8090                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15101037                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         86044873                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1234379                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3160964                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           345002144                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          243742325                       # The number of ROB writes
system.switch_cpus2.timesIdled                4458644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18178752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           87409450                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             98446372                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     87409450                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.855552                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.855552                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.350195                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.350195                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       516357459                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      142965457                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      128355320                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16202                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               249602239                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20420333                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16743652                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2000879                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8409496                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7976340                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2095295                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89554                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    194942927                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             116105283                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20420333                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10071635                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25533901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5684266                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5811084                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12009938                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1985793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    229940217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204406316     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2768411      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3201632      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1759585      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2023806      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1113730      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          758513      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1980180      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11928044      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    229940217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081811                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465161                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       193356490                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7427122                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25320618                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       202384                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3633602                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3316719                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18704                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141723654                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        92839                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3633602                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       193666632                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2702352                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3858889                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25225465                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       853268                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141636899                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          217                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        216676                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       399296                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    196846645                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    659503760                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    659503760                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168084721                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28761924                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37124                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20729                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2284203                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13509352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7371697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       193807                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1638632                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141431486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37183                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133655064                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       185223                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17682515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40865429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    229940217                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581260                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270630                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    173629802     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22644753      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12168567      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8428932      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7362485      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3765637      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       912791      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       586490      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       440760      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    229940217                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35418     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        122657     42.63%     54.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129639     45.06%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111872915     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2090759      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16369      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12356112      9.24%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7318909      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133655064                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535472                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             287714                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    497723282                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    159152449                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131437678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133942778                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       337238                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2371728                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          839                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1266                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       165391                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8182                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3633602                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2211309                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       144912                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141468794                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13509352                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7371697                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20695                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        103005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1266                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1159548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123545                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2283093                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131685057                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11605280                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1970007                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18922360                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18424216                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7317080                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527580                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131439808                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131437678                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         78117854                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204609746                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526589                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381790                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98704405                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121098465                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20371656                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2012451                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226306615                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535108                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354211                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    176840658     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22936011     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9611744      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5781145      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3996128      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2586555      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1338818      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1079112      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2136444      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226306615                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98704405                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121098465                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18343930                       # Number of memory references committed
system.switch_cpus3.commit.loads             11137624                       # Number of loads committed
system.switch_cpus3.commit.membars              16470                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17331338                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109175078                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2463761                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2136444                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365639629                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286573922                       # The number of ROB writes
system.switch_cpus3.timesIdled                2985575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19662022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98704405                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121098465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98704405                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.528785                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.528785                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395447                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395447                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594041062                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182419149                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      132281795                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32980                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus4.numCycles               249602239                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20423398                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16745134                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1998874                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8414206                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7973410                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2097329                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        89514                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    194952316                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             116116059                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20423398                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10070739                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25535219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5680327                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5841880                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12008838                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1983868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    229979696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       204444477     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2770145      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3199371      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1758711      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2022197      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1114517      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          757473      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1980313      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11932492      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    229979696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081824                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465204                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       193363275                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7460593                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25322017                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       202226                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3631584                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3318189                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18699                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     141745724                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        92954                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3631584                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       193673737                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2688331                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3906051                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25226396                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       853588                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     141658938                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          196                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        215565                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       400037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    196883871                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    659604388                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    659604388                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    168136382                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28747487                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37192                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20799                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2285675                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13518804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7373334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       194610                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1637780                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         141451538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        133686310                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       186588                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17669190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40838492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    229979696                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581296                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270707                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    173659504     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22645939      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12172798      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8429168      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7364100      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3766867      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       913938      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       586148      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       441234      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    229979696                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35433     12.27%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        123684     42.84%     55.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       129582     44.88%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    111891491     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2091153      1.56%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16374      0.01%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12366481      9.25%     94.52% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7320811      5.48%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     133686310                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.535597                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             288699                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    497827603                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    159159265                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    131464088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     133975009                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       337823                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2377774                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1271                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       164823                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8186                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3631584                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2200008                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       143743                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    141488934                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        56445                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13518804                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7373334                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20773                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        102166                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1271                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1157977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1122740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2280717                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    131713714                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11612063                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1972596                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18931114                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18429380                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7319051                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.527694                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             131466199                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            131464088                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         78131044                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        204638914                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.526694                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381800                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     98734747                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    121135621                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20354518                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33023                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2010534                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226348112                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.535174                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354332                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    176868543     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22942769     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9614813      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5780278      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3997769      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2587143      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1339613      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1079549      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2137635      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226348112                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     98734747                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     121135621                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18349541                       # Number of memory references committed
system.switch_cpus4.commit.loads             11141030                       # Number of loads committed
system.switch_cpus4.commit.membars              16476                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17336626                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        109208591                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2464510                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2137635                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           365699953                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          286611945                       # The number of ROB writes
system.switch_cpus4.timesIdled                2984703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19622543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           98734747                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            121135621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     98734747                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.528008                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.528008                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395568                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395568                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       594168938                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      182458862                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      132298293                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32992                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus5.numCycles               249602239                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20641799                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16889773                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2023820                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8679403                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8137763                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2135991                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        92309                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    199083894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             115367423                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20641799                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10273754                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24099486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5501572                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4198848                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12180207                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2025317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230833739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.613862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.956076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       206734253     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1129041      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1787990      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2419513      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2487742      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2104229      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1175815      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1751863      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11243293      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230833739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082699                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462205                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       197060590                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6239056                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24056901                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        26047                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3451140                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3397150                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     141594460                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3451140                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       197600888                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1324110                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3679011                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23549678                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1228907                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     141544047                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          161                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        167087                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       536214                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    197525747                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    658449787                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    658449787                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171497249                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        26028490                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35548                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18691                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3679820                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13263050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7182671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        84459                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1763570                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         141376436                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        134384804                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18398                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     15444123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36789398                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1670                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230833739                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582171                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.272629                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    173898874     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     23465832     10.17%     85.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11876675      5.15%     90.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8908260      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7004756      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2833581      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1790696      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       930783      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       124282      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230833739                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          25208     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         81830     36.64%     47.93% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       116293     52.07%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113027600     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2000844      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16857      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12180085      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7159418      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     134384804                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538396                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             223331                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    499845076                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    156856777                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132356291                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     134608135                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       270366                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2121931                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          551                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        95080                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3451140                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1046598                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       119318                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    141412243                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        45620                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13263050                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7182671                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18691                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        100907                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          551                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1180479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1131713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2312192                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    132517164                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11459355                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1867640                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18618482                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18837446                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7159127                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.530913                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             132356541                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132356291                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         75981888                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        204730297                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530269                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371132                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     99971860                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    123014227                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18398045                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34001                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2049322                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    227382599                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541001                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.389205                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    176884799     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     25046173     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9445452      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4500343      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3822304      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2180382      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1889002      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       862169      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2751975      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    227382599                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     99971860                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     123014227                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18228707                       # Number of memory references committed
system.switch_cpus5.commit.loads             11141116                       # Number of loads committed
system.switch_cpus5.commit.membars              16962                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17738878                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110834284                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2533110                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2751975                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           366042207                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          286275755                       # The number of ROB writes
system.switch_cpus5.timesIdled                3018763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18768500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           99971860                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            123014227                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     99971860                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.496725                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.496725                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400525                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400525                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       596446632                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      184377330                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131250273                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33972                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               249602239                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22673645                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18877661                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2063375                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8925361                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8313632                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2441343                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        96353                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    197466001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             124396059                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22673645                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10754975                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25934487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5727825                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6190130                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12260489                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1972610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    233236451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.030513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       207301964     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1590788      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2009271      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3197384      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1335284      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1724058      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2008931      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          919901      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13148870      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    233236451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090839                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498377                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       196309188                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7457792                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25812089                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        11987                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3645388                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3450959                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          445                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     152030138                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2117                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3645388                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       196507041                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         632669                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6274890                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25626588                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       549869                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     151096548                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         79809                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       383433                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    211063137                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    702677311                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    702677311                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    176785908                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34277212                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37315                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19781                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1936775                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14127091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7397908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        82304                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1667442                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         147537169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37443                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        141614527                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       140112                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17773668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36081144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2079                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    233236451                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607172                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327862                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    173218908     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27386677     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11188855      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6264804      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8496388      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2614530      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2574596      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1383594      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       108099      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    233236451                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         975147     79.13%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        130846     10.62%     89.75% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       126307     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    119307849     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1936555      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17533      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12977722      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7374868      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     141614527                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567361                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1232300                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    517837913                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    165348958                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    137935200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     142846827                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       104117                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2636669                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        96250                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3645388                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         482318                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        60865                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    147574616                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       113845                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14127091                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7397908                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19782                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         53221                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           64                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1227774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1150183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2377957                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139149876                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12764919                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2464647                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20139342                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19682268                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7374423                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557486                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             137935466                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            137935200                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         82633746                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        221976969                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552620                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372263                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    102850634                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    126736335                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20838880                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2081061                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    229591063                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.552009                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372478                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    175952885     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27180738     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9871608      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4916783      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4497584      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1892245      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1866337      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       890615      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2522268      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    229591063                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    102850634                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     126736335                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18792077                       # Number of memory references committed
system.switch_cpus6.commit.loads             11490419                       # Number of loads committed
system.switch_cpus6.commit.membars              17642                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18370357                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        114103853                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2617145                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2522268                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           374643295                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          298795848                       # The number of ROB writes
system.switch_cpus6.timesIdled                2992642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16365788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          102850634                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            126736335                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    102850634                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.426842                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.426842                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.412058                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.412058                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       626141663                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      192752044                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      140634596                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35334                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               249602239                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19029403                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16986107                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1519823                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     12742195                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        12404149                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1146981                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        46381                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    201084804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             108057154                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19029403                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     13551130                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24096968                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4968188                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       2813341                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         12165928                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1491957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    231434948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.523362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.765868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       207337980     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3667145      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1858868      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3628464      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1172500      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3358481      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          531365      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          857737      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         9022408      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    231434948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076239                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.432917                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       198709618                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5234879                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24049213                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19274                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3421963                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1802571                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17862                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     120932010                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        33705                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3421963                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       198977607                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3099287                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1325264                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23805552                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       805268                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     120765716                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         93402                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       639729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    158340342                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    547403334                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    547403334                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    128530770                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29809560                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16269                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8232                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1757936                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     21734359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3548223                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        22807                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       806609                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         120142529                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        112530750                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        72854                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     21565772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     44242708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    231434948                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.486231                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.098826                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    182075685     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     15593439      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     16463423      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9589724      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4943655      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1238433      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1467969      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        34266      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        28354      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    231434948                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         189284     57.55%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         75866     23.07%     80.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        63767     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     88278871     78.45%     78.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       885078      0.79%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8039      0.01%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     19840641     17.63%     96.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3518121      3.13%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     112530750                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.450840                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             328917                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    456898219                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    141724915                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    109678988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     112859667                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        88188                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4406928                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        80965                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3421963                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2057872                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       100198                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    120158947                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        15355                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     21734359                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3548223                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8230                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         39678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1025709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       584802                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1610511                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    111101028                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     19555704                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1429722                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            23073636                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16884767                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3517932                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.445112                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             109703296                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            109678988                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         66370920                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        144728870                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.439415                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.458588                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     87402582                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     98437872                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21725258                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16214                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1510275                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    228012985                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.431720                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.302429                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    191336353     83.91%     83.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     14424714      6.33%     90.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9255170      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2913526      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4832196      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       942787      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       598798      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       548795      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3160646      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    228012985                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     87402582                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      98437872                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20794687                       # Number of memory references committed
system.switch_cpus7.commit.loads             17327429                       # Number of loads committed
system.switch_cpus7.commit.membars               8090                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15099781                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         86037238                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1234200                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3160646                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           345015144                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          243750921                       # The number of ROB writes
system.switch_cpus7.timesIdled                4460481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               18167291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           87402582                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             98437872                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     87402582                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.855776                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.855776                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.350167                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.350167                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       516348774                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      142963564                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      128356798                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16198                       # number of misc regfile writes
system.l2.replacements                          94693                       # number of replacements
system.l2.tagsinuse                      32763.985977                       # Cycle average of tags in use
system.l2.total_refs                          1774361                       # Total number of references to valid blocks.
system.l2.sampled_refs                         127460                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.920924                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           330.686969                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.152565                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2247.778495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.007051                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3169.792982                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.206604                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3170.694640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.005363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3135.195594                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.104941                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3121.429498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      9.781554                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2248.195349                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.919561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1741.001278                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.764383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3172.661672                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1109.770034                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1418.176620                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1476.943999                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1433.641724                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1412.946199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1117.583147                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            890.150810                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1493.394945                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000310                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068597                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.096734                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.096762                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.095679                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.095258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.068609                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.053131                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.096822                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.033867                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.043279                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.045073                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.043751                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.043120                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.034106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.027165                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.045575                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999878                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        31278                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42015                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40340                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41923                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        41851                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        31287                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        28515                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        40479                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  297699                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           107448                       # number of Writeback hits
system.l2.Writeback_hits::total                107448                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        31428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42168                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        42004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        31439                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        28722                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        40550                       # number of demand (read+write) hits
system.l2.demand_hits::total                   298810                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        31428                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42168                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40412                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42076                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        42004                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        31439                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        28722                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        40550                       # number of overall hits
system.l2.overall_hits::total                  298810                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9443                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13466                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13911                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13360                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        13393                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         9423                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         7509                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        13858                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 94661                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  14                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9443                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13471                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        13398                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         9423                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         7509                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        13858                       # number of demand (read+write) misses
system.l2.demand_misses::total                  94675                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9443                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13471                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13911                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13364                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        13398                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         9423                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         7509                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        13858                       # number of overall misses
system.l2.overall_misses::total                 94675                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5955562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1549288542                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5796408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2232139625                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5299046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2275072242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5692008                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2216118246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5715301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2217885415                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5999705                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1550661925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5565357                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1242885386                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5001500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2265425334                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15594501602                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       771735                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       575889                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       820408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2168032                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5955562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1549288542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5796408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2232911360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5299046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2275072242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5692008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2216694135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5715301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2218705823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5999705                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1550661925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5565357                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1242885386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2265425334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15596669634                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5955562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1549288542                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5796408                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2232911360                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5299046                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2275072242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5692008                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2216694135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5715301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2218705823                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5999705                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1550661925                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5565357                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1242885386                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5001500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2265425334                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15596669634                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        40721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        55481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        55244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        40710                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        36024                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        54337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              392360                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       107448                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            107448                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1125                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40871                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        55639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54323                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55440                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        55402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        40862                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        36231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        54408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               393485                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40871                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        55639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54323                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55440                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        55402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        40862                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        36231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        54408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              393485                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.231895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.242714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.256419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.241666                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.242434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.231466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.208444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.255038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.241261                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.031646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.025478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.031646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012444                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.231044                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.242114                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.256079                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.241053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.241832                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.230605                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.207253                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.254705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240606                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.231044                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.242114                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.256079                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.241053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.241832                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.230605                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.207253                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.254705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240606                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148889.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164067.408874                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152537.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165761.148448                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 155854.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163544.838042                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153838.054054                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165877.114222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150402.657895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165600.344583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149992.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164561.384379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150415.054054                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165519.428153                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 147102.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163474.190648                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164740.511953                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       154347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 143972.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 164081.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 154859.428571                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148889.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164067.408874                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152537.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165756.911885                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 155854.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163544.838042                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153838.054054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165870.557842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150402.657895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165599.777803                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149992.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164561.384379                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150415.054054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165519.428153                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 147102.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163474.190648                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164739.050795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148889.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164067.408874                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152537.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165756.911885                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 155854.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163544.838042                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153838.054054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165870.557842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150402.657895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165599.777803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149992.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164561.384379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150415.054054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165519.428153                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 147102.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163474.190648                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164739.050795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                41035                       # number of writebacks
system.l2.writebacks::total                     41035                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9443                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13466                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13911                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13360                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        13393                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         9423                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         7509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        13858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            94661                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             14                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        13398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         9423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         7509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        13858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             94675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        13398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         9423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         7509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        13858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            94675                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3628063                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    999341018                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3583097                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1447729577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3321584                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1464474147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3540102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1437818903                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3504141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1437673707                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3675590                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1001884139                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3407998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    805567486                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3024325                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1457897292                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10080071169                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       481234                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       343741                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       528550                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1353525                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3628063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    999341018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3583097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1448210811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3321584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1464474147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3540102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1438162644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3504141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1438202257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3675590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1001884139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3407998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    805567486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3024325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1457897292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10081424694                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3628063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    999341018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3583097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1448210811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3321584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1464474147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3540102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1438162644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3504141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1438202257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3675590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1001884139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3407998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    805567486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3024325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1457897292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10081424694                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.231895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.242714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.256419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.241666                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.242434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.231466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.208444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.255038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.241261                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.031646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.025478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.031646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012444                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.231044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.242114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.256079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.241053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.241832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.230605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.207253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.254705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240606                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.231044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.242114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.256079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.241053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.241832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.230605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.207253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.254705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240606                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90701.575000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105828.763952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94292.026316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107509.993836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 97693.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105274.541514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 95678.432432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107621.175374                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92214.236842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107345.158441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91889.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106323.266370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92108.054054                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107280.261819                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 88950.735294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105202.575552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106485.999187                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 96246.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 85935.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       105710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96680.357143                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90701.575000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105828.763952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94292.026316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107505.813303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97693.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105274.541514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 95678.432432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107614.684526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92214.236842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107344.548216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91889.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106323.266370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92108.054054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107280.261819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 88950.735294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105202.575552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106484.549184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90701.575000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105828.763952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94292.026316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107505.813303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97693.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105274.541514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 95678.432432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107614.684526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92214.236842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107344.548216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91889.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106323.266370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92108.054054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107280.261819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 88950.735294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105202.575552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106484.549184                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               515.784000                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012186903                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1957808.323017                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.784000                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065359                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.826577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12178807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12178807                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12178807                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12178807                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12178807                       # number of overall hits
system.cpu0.icache.overall_hits::total       12178807                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7625302                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7625302                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7625302                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7625302                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7625302                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7625302                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12178857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12178857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12178857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12178857                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12178857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12178857                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152506.040000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152506.040000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152506.040000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152506.040000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152506.040000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152506.040000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6556841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6556841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6556841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6556841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6556841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6556841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156115.261905                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156115.261905                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156115.261905                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156115.261905                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156115.261905                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156115.261905                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40871                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568736                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41127                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.106645                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.145549                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.854451                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910725                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089275                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382763                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382763                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056084                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056084                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18508                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18508                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16988                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16988                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438847                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438847                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438847                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130913                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130913                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          878                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          878                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131791                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131791                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131791                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131791                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14756608516                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14756608516                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     74661929                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     74661929                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14831270445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14831270445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14831270445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14831270445                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16988                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16988                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570638                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570638                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570638                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570638                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015377                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015377                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008464                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008464                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112720.726864                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112720.726864                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85036.365604                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85036.365604                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112536.291894                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112536.291894                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112536.291894                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112536.291894                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8651                       # number of writebacks
system.cpu0.dcache.writebacks::total             8651                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90192                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          728                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          728                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90920                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90920                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40721                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          150                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40871                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40871                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40871                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3698631502                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3698631502                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9773633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9773633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3708405135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3708405135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3708405135                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3708405135                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90828.601999                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90828.601999                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65157.553333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65157.553333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90734.387096                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90734.387096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90734.387096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90734.387096                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               518.569207                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013332623                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1944976.243762                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.494867                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   481.074340                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060088                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.770952                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831040                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12008472                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12008472                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12008472                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12008472                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12008472                       # number of overall hits
system.cpu1.icache.overall_hits::total       12008472                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7448618                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7448618                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7448618                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7448618                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7448618                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7448618                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12008517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12008517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12008517                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12008517                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12008517                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12008517                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165524.844444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165524.844444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165524.844444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165524.844444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165524.844444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165524.844444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6382617                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6382617                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6382617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6382617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6382617                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6382617                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163656.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163656.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163656.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163656.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163656.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163656.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 55639                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172654676                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55895                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3088.910922                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.988851                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.011149                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914019                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085981                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8469501                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8469501                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7163025                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7163025                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17628                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17628                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16482                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16482                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15632526                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15632526                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15632526                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15632526                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189884                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189884                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3770                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       193654                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        193654                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       193654                       # number of overall misses
system.cpu1.dcache.overall_misses::total       193654                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22599697032                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22599697032                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    467968711                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    467968711                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23067665743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23067665743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23067665743                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23067665743                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8659385                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8659385                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7166795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7166795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15826180                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15826180                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15826180                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15826180                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021928                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021928                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000526                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012236                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012236                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012236                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012236                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119018.437741                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119018.437741                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 124129.631565                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124129.631565                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119117.940982                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119117.940982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119117.940982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119117.940982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22338                       # number of writebacks
system.cpu1.dcache.writebacks::total            22338                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134403                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134403                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3612                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3612                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138015                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138015                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55481                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55481                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          158                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        55639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        55639                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55639                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5147112869                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5147112869                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10977721                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10977721                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5158090590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5158090590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5158090590                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5158090590                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003516                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003516                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003516                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003516                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92772.532380                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92772.532380                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69479.246835                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69479.246835                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92706.385629                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92706.385629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92706.385629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92706.385629                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               558.907320                       # Cycle average of tags in use
system.cpu2.icache.total_refs               932309951                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1658914.503559                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.788164                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.119156                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.054148                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841537                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.895685                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12164919                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12164919                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12164919                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12164919                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12164919                       # number of overall hits
system.cpu2.icache.overall_hits::total       12164919                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.cpu2.icache.overall_misses::total           42                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6555491                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6555491                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6555491                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6555491                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6555491                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6555491                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12164961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12164961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12164961                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12164961                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12164961                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12164961                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156083.119048                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156083.119048                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156083.119048                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156083.119048                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156083.119048                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156083.119048                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5770056                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5770056                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5770056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5770056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5770056                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5770056                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164858.742857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164858.742857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164858.742857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164858.742857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164858.742857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164858.742857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54323                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224682218                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54579                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4116.642262                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   202.237319                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    53.762681                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.789990                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.210010                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17857125                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17857125                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3451010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3451010                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8162                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8162                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8101                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8101                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21308135                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21308135                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21308135                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21308135                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       182926                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       182926                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          351                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       183277                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        183277                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       183277                       # number of overall misses
system.cpu2.dcache.overall_misses::total       183277                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19218811769                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19218811769                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30348039                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30348039                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19249159808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19249159808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19249159808                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19249159808                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18040051                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18040051                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3451361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3451361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8101                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8101                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21491412                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21491412                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21491412                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21491412                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010140                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010140                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008528                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008528                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008528                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008528                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105063.313958                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105063.313958                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86461.649573                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86461.649573                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105027.689279                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105027.689279                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105027.689279                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105027.689279                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7506                       # number of writebacks
system.cpu2.dcache.writebacks::total             7506                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       128675                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       128675                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          279                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       128954                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       128954                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       128954                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       128954                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54251                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54251                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54323                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54323                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54323                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54323                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5075175579                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5075175579                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4754466                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4754466                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5079930045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5079930045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5079930045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5079930045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003007                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002528                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002528                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93549.899154                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93549.899154                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66034.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66034.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93513.429763                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93513.429763                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93513.429763                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93513.429763                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.248118                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013334043                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1948719.313462                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.248118                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058090                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830526                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12009892                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12009892                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12009892                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12009892                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12009892                       # number of overall hits
system.cpu3.icache.overall_hits::total       12009892                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7470213                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7470213                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7470213                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7470213                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7470213                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7470213                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12009938                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12009938                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12009938                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12009938                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12009938                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12009938                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162395.934783                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162395.934783                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162395.934783                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162395.934783                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162395.934783                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162395.934783                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6312674                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6312674                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6312674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6312674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6312674                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6312674                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       166123                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       166123                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       166123                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       166123                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       166123                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       166123                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55440                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172660653                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55696                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3100.054815                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.985777                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.014223                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914007                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085993                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8471360                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8471360                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7167197                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7167197                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17566                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17566                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16490                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16490                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15638557                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15638557                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15638557                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15638557                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189631                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189631                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3775                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3775                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       193406                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        193406                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       193406                       # number of overall misses
system.cpu3.dcache.overall_misses::total       193406                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22529888860                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22529888860                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    474014380                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    474014380                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23003903240                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23003903240                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23003903240                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23003903240                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8660991                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8660991                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7170972                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7170972                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16490                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16490                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15831963                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15831963                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15831963                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15831963                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021895                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021895                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000526                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012216                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012216                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012216                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012216                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 118809.102204                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 118809.102204                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 125566.723179                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 125566.723179                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 118941.001003                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118941.001003                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 118941.001003                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118941.001003                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22390                       # number of writebacks
system.cpu3.dcache.writebacks::total            22390                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134348                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134348                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3618                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3618                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       137966                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137966                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       137966                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137966                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55283                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55283                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          157                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55440                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55440                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55440                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55440                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5122742278                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5122742278                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10755360                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10755360                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5133497638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5133497638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5133497638                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5133497638                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006383                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006383                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003502                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003502                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003502                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003502                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92663.970443                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92663.970443                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68505.477707                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68505.477707                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92595.556241                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92595.556241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92595.556241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92595.556241                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.737566                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1013332942                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1944976.856046                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.737566                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060477                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832913                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12008791                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12008791                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12008791                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12008791                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12008791                       # number of overall hits
system.cpu4.icache.overall_hits::total       12008791                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7773222                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7773222                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7773222                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7773222                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7773222                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7773222                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12008838                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12008838                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12008838                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12008838                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12008838                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12008838                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165387.702128                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165387.702128                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165387.702128                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165387.702128                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165387.702128                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165387.702128                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6324990                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6324990                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6324990                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6324990                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6324990                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6324990                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162179.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162179.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162179.230769                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162179.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162179.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162179.230769                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 55402                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172668148                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 55658                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3102.306012                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.989558                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.010442                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914022                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085978                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8476677                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8476677                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7169398                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7169398                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17537                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17537                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16496                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16496                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15646075                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15646075                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15646075                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15646075                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       189755                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       189755                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3770                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3770                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       193525                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        193525                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       193525                       # number of overall misses
system.cpu4.dcache.overall_misses::total       193525                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22589193257                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22589193257                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    477709704                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    477709704                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  23066902961                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  23066902961                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  23066902961                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  23066902961                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8666432                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8666432                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7173168                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7173168                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16496                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16496                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15839600                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15839600                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15839600                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15839600                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021895                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021895                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000526                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012218                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012218                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012218                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012218                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 119043.994925                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 119043.994925                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 126713.449337                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 126713.449337                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 119193.401168                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 119193.401168                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 119193.401168                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 119193.401168                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22234                       # number of writebacks
system.cpu4.dcache.writebacks::total            22234                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       134511                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       134511                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3612                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3612                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       138123                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       138123                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       138123                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       138123                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55244                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55244                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          158                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        55402                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        55402                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        55402                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        55402                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5120057554                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5120057554                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10949728                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10949728                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5131007282                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5131007282                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5131007282                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5131007282                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003498                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003498                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003498                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92680.789841                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92680.789841                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69302.075949                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69302.075949                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92614.116494                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92614.116494                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92614.116494                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92614.116494                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               515.801819                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012188249                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1957810.926499                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.801819                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.065388                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.826605                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12180153                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12180153                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12180153                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12180153                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12180153                       # number of overall hits
system.cpu5.icache.overall_hits::total       12180153                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           54                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           54                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           54                       # number of overall misses
system.cpu5.icache.overall_misses::total           54                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8212546                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8212546                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8212546                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8212546                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8212546                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8212546                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12180207                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12180207                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12180207                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12180207                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12180207                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12180207                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 152084.185185                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 152084.185185                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 152084.185185                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 152084.185185                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 152084.185185                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 152084.185185                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6645293                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6645293                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6645293                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6645293                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6645293                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6645293                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158221.261905                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158221.261905                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158221.261905                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158221.261905                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158221.261905                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158221.261905                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 40862                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166565625                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 41118                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4050.917481                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.145122                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.854878                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.910723                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.089277                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8381617                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8381617                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7054064                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7054064                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18565                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18565                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16986                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16986                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15435681                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15435681                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15435681                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15435681                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       130698                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       130698                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          894                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          894                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       131592                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        131592                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       131592                       # number of overall misses
system.cpu5.dcache.overall_misses::total       131592                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  14723732314                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  14723732314                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     76342414                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     76342414                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  14800074728                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  14800074728                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  14800074728                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  14800074728                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8512315                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8512315                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7054958                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7054958                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16986                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16986                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15567273                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15567273                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15567273                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15567273                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015354                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015354                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008453                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008453                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008453                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008453                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112654.610736                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112654.610736                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85394.199105                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85394.199105                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112469.410967                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112469.410967                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112469.410967                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112469.410967                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8719                       # number of writebacks
system.cpu5.dcache.writebacks::total             8719                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        89988                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        89988                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          742                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          742                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        90730                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        90730                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        90730                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        90730                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        40710                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        40710                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          152                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        40862                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        40862                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        40862                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        40862                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3699737765                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3699737765                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9956341                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9956341                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3709694106                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3709694106                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3709694106                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3709694106                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002625                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002625                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90880.318472                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90880.318472                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65502.243421                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65502.243421                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90785.916157                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90785.916157                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90785.916157                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90785.916157                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               493.082463                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1015359879                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2055384.370445                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.082463                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061030                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.790196                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12260439                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12260439                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12260439                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12260439                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12260439                       # number of overall hits
system.cpu6.icache.overall_hits::total       12260439                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           50                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           50                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           50                       # number of overall misses
system.cpu6.icache.overall_misses::total           50                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7610964                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7610964                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7610964                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7610964                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7610964                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7610964                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12260489                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12260489                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12260489                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12260489                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12260489                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12260489                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152219.280000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152219.280000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152219.280000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152219.280000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152219.280000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152219.280000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6048021                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6048021                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6048021                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6048021                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6048021                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6048021                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155077.461538                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155077.461538                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155077.461538                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155077.461538                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155077.461538                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155077.461538                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36231                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164310931                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 36487                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4503.273248                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.430698                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.569302                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911839                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088161                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9773828                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9773828                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7263858                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7263858                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19497                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19497                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17667                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17667                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17037686                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17037686                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17037686                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17037686                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        92943                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        92943                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2105                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2105                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        95048                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         95048                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        95048                       # number of overall misses
system.cpu6.dcache.overall_misses::total        95048                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   9135102623                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   9135102623                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    137399916                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    137399916                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   9272502539                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   9272502539                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   9272502539                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   9272502539                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9866771                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9866771                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7265963                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7265963                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17667                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17667                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17132734                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17132734                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17132734                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17132734                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009420                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009420                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000290                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005548                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005548                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005548                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005548                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 98287.150436                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 98287.150436                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 65273.119240                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65273.119240                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97555.998432                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97555.998432                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97555.998432                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97555.998432                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           72                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8071                       # number of writebacks
system.cpu6.dcache.writebacks::total             8071                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        56919                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        56919                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1898                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1898                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        58817                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        58817                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        58817                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        58817                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36024                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36024                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36231                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36231                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36231                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36231                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3185600768                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3185600768                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15332984                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15332984                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3200933752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3200933752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3200933752                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3200933752                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88429.956918                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88429.956918                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 74072.386473                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 74072.386473                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88347.927245                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88347.927245                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88347.927245                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88347.927245                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               558.668742                       # Cycle average of tags in use
system.cpu7.icache.total_refs               932310918                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1658916.224199                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.593278                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.075464                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053835                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841467                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.895302                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12165886                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12165886                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12165886                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12165886                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12165886                       # number of overall hits
system.cpu7.icache.overall_hits::total       12165886                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.cpu7.icache.overall_misses::total           42                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6316151                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6316151                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6316151                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6316151                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6316151                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6316151                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12165928                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12165928                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12165928                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12165928                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12165928                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12165928                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000003                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 150384.547619                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 150384.547619                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 150384.547619                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 150384.547619                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 150384.547619                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 150384.547619                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5499741                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5499741                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5499741                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5499741                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5499741                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5499741                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157135.457143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157135.457143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157135.457143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157135.457143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157135.457143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157135.457143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 54408                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               224684501                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 54664                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4110.282837                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   202.197484                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    53.802516                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.789834                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.210166                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     17859885                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17859885                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3450540                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3450540                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8157                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8157                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8099                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8099                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     21310425                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21310425                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     21310425                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21310425                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       182783                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       182783                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          343                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       183126                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        183126                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       183126                       # number of overall misses
system.cpu7.dcache.overall_misses::total       183126                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  19174318913                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  19174318913                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     29887771                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     29887771                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  19204206684                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  19204206684                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  19204206684                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  19204206684                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     18042668                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     18042668                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3450883                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3450883                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8099                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8099                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     21493551                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21493551                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     21493551                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21493551                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010131                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010131                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008520                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008520                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008520                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008520                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 104902.091075                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 104902.091075                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87136.358601                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87136.358601                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 104868.815373                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 104868.815373                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 104868.815373                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 104868.815373                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7539                       # number of writebacks
system.cpu7.dcache.writebacks::total             7539                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       128446                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       128446                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          272                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       128718                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       128718                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       128718                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       128718                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        54337                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        54337                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           71                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        54408                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        54408                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        54408                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        54408                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5073456401                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5073456401                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4699639                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4699639                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5078156040                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5078156040                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5078156040                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5078156040                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002531                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002531                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93370.197122                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93370.197122                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66192.098592                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66192.098592                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93334.730922                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93334.730922                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93334.730922                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93334.730922                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
