
########## Tcl recorder starts at 04/09/19 17:35:48 ##########

set version "1.7"
set proj_dir "U:/Desktop/LAB12"
cd $proj_dir

# Get directory paths
set pver $version
regsub -all {\.} $pver {_} pver
set lscfile "lsc_"
append lscfile $pver ".ini"
set lsvini_dir [lindex [array get env LSC_INI_PATH] 1]
set lsvini_path [file join $lsvini_dir $lscfile]
if {[catch {set fid [open $lsvini_path]} msg]} {
	 puts "File Open Error: $lsvini_path"
	 return false
} else {set data [read $fid]; close $fid }
foreach line [split $data '\n'] { 
	set lline [string tolower $line]
	set lline [string trim $lline]
	if {[string compare $lline "\[paths\]"] == 0} { set path 1; continue}
	if {$path && [regexp {^\[} $lline]} {set path 0; break}
	if {$path && [regexp {^bin} $lline]} {set cpld_bin $line; continue}
	if {$path && [regexp {^fpgapath} $lline]} {set fpga_dir $line; continue}
	if {$path && [regexp {^fpgabinpath} $lline]} {set fpga_bin $line}}

set cpld_bin [string range $cpld_bin [expr [string first "=" $cpld_bin]+1] end]
regsub -all "\"" $cpld_bin "" cpld_bin
set cpld_bin [file join $cpld_bin]
set install_dir [string range $cpld_bin 0 [expr [string first "ispcpld" $cpld_bin]-2]]
regsub -all "\"" $install_dir "" install_dir
set install_dir [file join $install_dir]
set fpga_dir [string range $fpga_dir [expr [string first "=" $fpga_dir]+1] end]
regsub -all "\"" $fpga_dir "" fpga_dir
set fpga_dir [file join $fpga_dir]
set fpga_bin [string range $fpga_bin [expr [string first "=" $fpga_bin]+1] end]
regsub -all "\"" $fpga_bin "" fpga_bin
set fpga_bin [file join $fpga_bin]

if {[string match "*$fpga_bin;*" $env(PATH)] == 0 } {
   set env(PATH) "$fpga_bin;$env(PATH)" }

if {[string match "*$cpld_bin;*" $env(PATH)] == 0 } {
   set env(PATH) "$cpld_bin;$env(PATH)" }

lappend auto_path [file join $install_dir "ispcpld" "tcltk" "lib" "ispwidget" "runproc"]
package require runcmd

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 17:35:48 ###########


########## Tcl recorder starts at 04/09/19 17:39:18 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 17:39:18 ###########


########## Tcl recorder starts at 04/09/19 17:53:35 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 17:53:35 ###########


########## Tcl recorder starts at 04/09/19 18:04:43 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:04:43 ###########


########## Tcl recorder starts at 04/09/19 18:08:33 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:08:33 ###########


########## Tcl recorder starts at 04/09/19 18:08:42 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:08:42 ###########


########## Tcl recorder starts at 04/09/19 18:09:00 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:09:00 ###########


########## Tcl recorder starts at 04/09/19 18:12:04 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:12:04 ###########


########## Tcl recorder starts at 04/09/19 18:18:31 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:18:31 ###########


########## Tcl recorder starts at 04/09/19 18:19:54 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:19:54 ###########


########## Tcl recorder starts at 04/09/19 18:23:57 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:23:57 ###########


########## Tcl recorder starts at 04/09/19 18:24:02 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:24:02 ###########


########## Tcl recorder starts at 04/09/19 18:24:26 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:24:26 ###########


########## Tcl recorder starts at 04/09/19 18:24:29 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:24:29 ###########


########## Tcl recorder starts at 04/09/19 18:25:14 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:25:14 ###########


########## Tcl recorder starts at 04/09/19 18:25:17 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:25:17 ###########


########## Tcl recorder starts at 04/09/19 18:26:15 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:26:15 ###########


########## Tcl recorder starts at 04/09/19 18:26:17 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:26:17 ###########


########## Tcl recorder starts at 04/09/19 18:26:20 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:26:20 ###########


########## Tcl recorder starts at 04/09/19 18:27:07 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:27:07 ###########


########## Tcl recorder starts at 04/09/19 18:27:10 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:27:10 ###########


########## Tcl recorder starts at 04/09/19 18:28:08 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:28:08 ###########


########## Tcl recorder starts at 04/09/19 18:28:11 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:28:11 ###########


########## Tcl recorder starts at 04/09/19 18:29:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:29:21 ###########


########## Tcl recorder starts at 04/09/19 18:29:24 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:29:24 ###########


########## Tcl recorder starts at 04/09/19 18:30:42 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:30:42 ###########


########## Tcl recorder starts at 04/09/19 18:31:13 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:31:13 ###########


########## Tcl recorder starts at 04/09/19 18:34:03 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:34:03 ###########


########## Tcl recorder starts at 04/09/19 18:34:07 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:34:07 ###########


########## Tcl recorder starts at 04/09/19 18:34:43 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:34:43 ###########


########## Tcl recorder starts at 04/09/19 18:35:23 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:35:23 ###########


########## Tcl recorder starts at 04/09/19 18:35:27 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:35:27 ###########


########## Tcl recorder starts at 04/09/19 18:35:55 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:35:55 ###########


########## Tcl recorder starts at 04/09/19 18:35:58 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:35:58 ###########


########## Tcl recorder starts at 04/09/19 18:36:33 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:36:33 ###########


########## Tcl recorder starts at 04/09/19 18:36:36 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:36:36 ###########


########## Tcl recorder starts at 04/09/19 18:37:10 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:37:10 ###########


########## Tcl recorder starts at 04/09/19 18:37:13 ##########

# Commands to make the Process: 
# Synplify Synthesize Verilog File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd

########## Tcl recorder end at 04/09/19 18:37:13 ###########


########## Tcl recorder starts at 04/09/19 18:37:28 ##########

# Commands to make the Process: 
# Fit Design
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:37:29 ###########


########## Tcl recorder starts at 04/09/19 18:41:24 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:41:24 ###########


########## Tcl recorder starts at 04/09/19 18:41:42 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:41:42 ###########


########## Tcl recorder starts at 04/09/19 18:44:03 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:44:03 ###########


########## Tcl recorder starts at 04/09/19 18:44:18 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:44:19 ###########


########## Tcl recorder starts at 04/09/19 18:45:13 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:45:13 ###########


########## Tcl recorder starts at 04/09/19 18:45:18 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:45:18 ###########


########## Tcl recorder starts at 04/09/19 18:45:46 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:45:46 ###########


########## Tcl recorder starts at 04/09/19 18:46:11 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:46:11 ###########


########## Tcl recorder starts at 04/09/19 18:46:14 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:46:14 ###########


########## Tcl recorder starts at 04/09/19 18:52:15 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:52:15 ###########


########## Tcl recorder starts at 04/09/19 18:52:20 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:52:20 ###########


########## Tcl recorder starts at 04/09/19 18:53:48 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 18:53:48 ###########


########## Tcl recorder starts at 04/09/19 19:00:34 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:00:34 ###########


########## Tcl recorder starts at 04/09/19 19:00:39 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:00:39 ###########


########## Tcl recorder starts at 04/09/19 19:05:18 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:05:18 ###########


########## Tcl recorder starts at 04/09/19 19:08:26 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:08:26 ###########


########## Tcl recorder starts at 04/09/19 19:11:23 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:11:23 ###########


########## Tcl recorder starts at 04/09/19 19:11:55 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:11:55 ###########


########## Tcl recorder starts at 04/09/19 19:12:12 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:12:12 ###########


########## Tcl recorder starts at 04/09/19 19:12:15 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:12:15 ###########


########## Tcl recorder starts at 04/09/19 19:19:04 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:19:04 ###########


########## Tcl recorder starts at 04/09/19 19:19:46 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:19:46 ###########


########## Tcl recorder starts at 04/09/19 19:22:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:22:21 ###########


########## Tcl recorder starts at 04/09/19 19:22:53 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:22:53 ###########


########## Tcl recorder starts at 04/09/19 19:24:30 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:24:31 ###########


########## Tcl recorder starts at 04/09/19 19:30:26 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:30:26 ###########


########## Tcl recorder starts at 04/09/19 19:30:30 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:30:30 ###########


########## Tcl recorder starts at 04/09/19 19:31:30 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:31:30 ###########


########## Tcl recorder starts at 04/09/19 19:31:34 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:31:34 ###########


########## Tcl recorder starts at 04/09/19 19:33:28 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:33:28 ###########


########## Tcl recorder starts at 04/09/19 19:33:34 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:33:34 ###########


########## Tcl recorder starts at 04/09/19 19:36:06 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:36:06 ###########


########## Tcl recorder starts at 04/09/19 19:36:57 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:36:57 ###########


########## Tcl recorder starts at 04/09/19 19:37:02 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:37:02 ###########


########## Tcl recorder starts at 04/09/19 19:40:18 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:40:18 ###########


########## Tcl recorder starts at 04/09/19 19:41:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:41:21 ###########


########## Tcl recorder starts at 04/09/19 19:41:25 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:41:25 ###########


########## Tcl recorder starts at 04/09/19 19:46:08 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:46:08 ###########


########## Tcl recorder starts at 04/09/19 19:46:12 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:46:12 ###########


########## Tcl recorder starts at 04/09/19 19:48:02 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:48:02 ###########


########## Tcl recorder starts at 04/09/19 19:48:05 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:48:05 ###########


########## Tcl recorder starts at 04/09/19 19:49:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 19:49:21 ###########


########## Tcl recorder starts at 04/09/19 20:18:16 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:18:16 ###########


########## Tcl recorder starts at 04/09/19 20:26:08 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:26:09 ###########


########## Tcl recorder starts at 04/09/19 20:27:16 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:27:16 ###########


########## Tcl recorder starts at 04/09/19 20:28:24 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:28:24 ###########


########## Tcl recorder starts at 04/09/19 20:28:29 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:28:29 ###########


########## Tcl recorder starts at 04/09/19 20:29:07 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:29:07 ###########


########## Tcl recorder starts at 04/09/19 20:29:10 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:29:10 ###########


########## Tcl recorder starts at 04/09/19 20:31:51 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:31:51 ###########


########## Tcl recorder starts at 04/09/19 20:31:55 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:31:55 ###########


########## Tcl recorder starts at 04/09/19 20:32:20 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:32:20 ###########


########## Tcl recorder starts at 04/09/19 20:32:24 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:32:24 ###########


########## Tcl recorder starts at 04/09/19 20:32:57 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:32:57 ###########


########## Tcl recorder starts at 04/09/19 20:33:00 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:33:00 ###########


########## Tcl recorder starts at 04/09/19 20:33:25 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:33:25 ###########


########## Tcl recorder starts at 04/09/19 20:33:29 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:33:29 ###########


########## Tcl recorder starts at 04/09/19 20:34:20 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:34:20 ###########


########## Tcl recorder starts at 04/09/19 20:34:24 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:34:24 ###########


########## Tcl recorder starts at 04/09/19 20:34:37 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:34:37 ###########


########## Tcl recorder starts at 04/09/19 20:34:41 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:34:41 ###########


########## Tcl recorder starts at 04/09/19 20:34:55 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:34:55 ###########


########## Tcl recorder starts at 04/09/19 20:34:59 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:34:59 ###########


########## Tcl recorder starts at 04/09/19 20:37:19 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:37:19 ###########


########## Tcl recorder starts at 04/09/19 20:37:23 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:37:23 ###########


########## Tcl recorder starts at 04/09/19 20:46:47 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:46:47 ###########


########## Tcl recorder starts at 04/09/19 20:47:14 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:47:14 ###########


########## Tcl recorder starts at 04/09/19 20:48:57 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:48:57 ###########


########## Tcl recorder starts at 04/09/19 20:49:01 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:49:01 ###########


########## Tcl recorder starts at 04/09/19 20:49:49 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:49:49 ###########


########## Tcl recorder starts at 04/09/19 20:49:54 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:49:54 ###########


########## Tcl recorder starts at 04/09/19 20:50:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:50:21 ###########


########## Tcl recorder starts at 04/09/19 20:50:26 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:50:26 ###########


########## Tcl recorder starts at 04/09/19 20:50:48 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:50:48 ###########


########## Tcl recorder starts at 04/09/19 20:50:53 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:50:53 ###########


########## Tcl recorder starts at 04/09/19 20:51:40 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:51:40 ###########


########## Tcl recorder starts at 04/09/19 20:51:45 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:51:45 ###########


########## Tcl recorder starts at 04/09/19 20:55:24 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:55:24 ###########


########## Tcl recorder starts at 04/09/19 20:55:29 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 20:55:29 ###########


########## Tcl recorder starts at 04/09/19 21:23:42 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:23:42 ###########


########## Tcl recorder starts at 04/09/19 21:24:17 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:24:17 ###########


########## Tcl recorder starts at 04/09/19 21:24:23 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:24:23 ###########


########## Tcl recorder starts at 04/09/19 21:24:57 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:24:57 ###########


########## Tcl recorder starts at 04/09/19 21:25:01 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:25:01 ###########


########## Tcl recorder starts at 04/09/19 21:25:36 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:25:36 ###########


########## Tcl recorder starts at 04/09/19 21:25:41 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:25:41 ###########


########## Tcl recorder starts at 04/09/19 21:29:05 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:29:05 ###########


########## Tcl recorder starts at 04/09/19 21:29:10 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:29:10 ###########


########## Tcl recorder starts at 04/09/19 21:29:30 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:29:30 ###########


########## Tcl recorder starts at 04/09/19 21:29:44 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:29:44 ###########


########## Tcl recorder starts at 04/09/19 21:38:55 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:38:55 ###########


########## Tcl recorder starts at 04/09/19 21:39:14 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:39:14 ###########


########## Tcl recorder starts at 04/09/19 21:40:48 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:40:48 ###########


########## Tcl recorder starts at 04/09/19 21:40:52 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:40:52 ###########


########## Tcl recorder starts at 04/09/19 21:41:13 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:41:13 ###########


########## Tcl recorder starts at 04/09/19 21:41:17 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:41:17 ###########


########## Tcl recorder starts at 04/09/19 21:42:05 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:42:05 ###########


########## Tcl recorder starts at 04/09/19 21:42:09 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:42:09 ###########


########## Tcl recorder starts at 04/09/19 21:42:46 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:42:46 ###########


########## Tcl recorder starts at 04/09/19 21:43:07 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:43:07 ###########


########## Tcl recorder starts at 04/09/19 21:43:15 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:43:15 ###########


########## Tcl recorder starts at 04/09/19 21:49:52 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:49:52 ###########


########## Tcl recorder starts at 04/09/19 21:49:57 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:49:57 ###########


########## Tcl recorder starts at 04/09/19 21:57:26 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:57:26 ###########


########## Tcl recorder starts at 04/09/19 21:57:31 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 21:57:31 ###########


########## Tcl recorder starts at 04/09/19 22:00:49 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:00:49 ###########


########## Tcl recorder starts at 04/09/19 22:02:48 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:02:48 ###########


########## Tcl recorder starts at 04/09/19 22:09:15 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:09:15 ###########


########## Tcl recorder starts at 04/09/19 22:09:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:09:21 ###########


########## Tcl recorder starts at 04/09/19 22:09:25 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:09:25 ###########


########## Tcl recorder starts at 04/09/19 22:11:05 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:11:05 ###########


########## Tcl recorder starts at 04/09/19 22:11:08 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:11:08 ###########


########## Tcl recorder starts at 04/09/19 22:12:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:12:21 ###########


########## Tcl recorder starts at 04/09/19 22:12:26 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/09/19 22:12:26 ###########


########## Tcl recorder starts at 04/10/19 17:35:16 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 17:35:16 ###########


########## Tcl recorder starts at 04/10/19 17:35:24 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 17:35:24 ###########


########## Tcl recorder starts at 04/10/19 17:43:05 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 17:43:05 ###########


########## Tcl recorder starts at 04/10/19 17:43:15 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 17:43:15 ###########


########## Tcl recorder starts at 04/10/19 18:09:36 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:09:36 ###########


########## Tcl recorder starts at 04/10/19 18:10:15 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:10:15 ###########


########## Tcl recorder starts at 04/10/19 18:10:22 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:10:22 ###########


########## Tcl recorder starts at 04/10/19 18:10:39 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:10:39 ###########


########## Tcl recorder starts at 04/10/19 18:10:43 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:10:43 ###########


########## Tcl recorder starts at 04/10/19 18:11:03 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:11:03 ###########


########## Tcl recorder starts at 04/10/19 18:11:06 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:11:06 ###########


########## Tcl recorder starts at 04/10/19 18:11:51 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:11:52 ###########


########## Tcl recorder starts at 04/10/19 18:11:55 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:11:55 ###########


########## Tcl recorder starts at 04/10/19 18:14:17 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:14:17 ###########


########## Tcl recorder starts at 04/10/19 18:14:34 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:14:34 ###########


########## Tcl recorder starts at 04/10/19 18:15:54 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:15:54 ###########


########## Tcl recorder starts at 04/10/19 18:16:33 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:16:33 ###########


########## Tcl recorder starts at 04/10/19 18:16:40 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:16:40 ###########


########## Tcl recorder starts at 04/10/19 18:18:03 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:18:03 ###########


########## Tcl recorder starts at 04/10/19 18:18:20 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:18:20 ###########


########## Tcl recorder starts at 04/10/19 18:18:25 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:18:25 ###########


########## Tcl recorder starts at 04/10/19 18:22:44 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:22:44 ###########


########## Tcl recorder starts at 04/10/19 18:22:48 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:22:48 ###########


########## Tcl recorder starts at 04/10/19 18:38:42 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:38:43 ###########


########## Tcl recorder starts at 04/10/19 18:38:50 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:38:50 ###########


########## Tcl recorder starts at 04/10/19 18:40:51 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:40:51 ###########


########## Tcl recorder starts at 04/10/19 18:40:58 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:40:58 ###########


########## Tcl recorder starts at 04/10/19 18:41:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:41:21 ###########


########## Tcl recorder starts at 04/10/19 18:41:24 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:41:24 ###########


########## Tcl recorder starts at 04/10/19 18:42:44 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:42:44 ###########


########## Tcl recorder starts at 04/10/19 18:43:15 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:43:15 ###########


########## Tcl recorder starts at 04/10/19 18:44:19 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:44:19 ###########


########## Tcl recorder starts at 04/10/19 18:44:23 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:44:23 ###########


########## Tcl recorder starts at 04/10/19 18:44:39 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:44:39 ###########


########## Tcl recorder starts at 04/10/19 18:46:43 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:46:43 ###########


########## Tcl recorder starts at 04/10/19 18:46:46 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:46:46 ###########


########## Tcl recorder starts at 04/10/19 18:46:53 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:46:53 ###########


########## Tcl recorder starts at 04/10/19 18:47:08 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:47:08 ###########


########## Tcl recorder starts at 04/10/19 18:47:20 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:47:20 ###########


########## Tcl recorder starts at 04/10/19 18:50:40 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:50:40 ###########


########## Tcl recorder starts at 04/10/19 18:50:51 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:50:51 ###########


########## Tcl recorder starts at 04/10/19 18:51:35 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:51:35 ###########


########## Tcl recorder starts at 04/10/19 18:51:39 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:51:39 ###########


########## Tcl recorder starts at 04/10/19 18:56:20 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:56:20 ###########


########## Tcl recorder starts at 04/10/19 18:56:25 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 18:56:25 ###########


########## Tcl recorder starts at 04/10/19 19:02:22 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 19:02:22 ###########


########## Tcl recorder starts at 04/10/19 19:02:41 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 19:02:41 ###########


########## Tcl recorder starts at 04/10/19 20:22:32 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:22:32 ###########


########## Tcl recorder starts at 04/10/19 20:22:49 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:22:49 ###########


########## Tcl recorder starts at 04/10/19 20:23:16 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:23:16 ###########


########## Tcl recorder starts at 04/10/19 20:23:20 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:23:20 ###########


########## Tcl recorder starts at 04/10/19 20:24:34 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:24:34 ###########


########## Tcl recorder starts at 04/10/19 20:24:38 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:24:38 ###########


########## Tcl recorder starts at 04/10/19 20:27:10 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:27:10 ###########


########## Tcl recorder starts at 04/10/19 20:27:16 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:27:16 ###########


########## Tcl recorder starts at 04/10/19 20:27:29 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:27:29 ###########


########## Tcl recorder starts at 04/10/19 20:27:34 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:27:34 ###########


########## Tcl recorder starts at 04/10/19 20:27:56 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:27:56 ###########


########## Tcl recorder starts at 04/10/19 20:30:37 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:30:37 ###########


########## Tcl recorder starts at 04/10/19 20:30:41 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:30:41 ###########


########## Tcl recorder starts at 04/10/19 20:33:53 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:33:53 ###########


########## Tcl recorder starts at 04/10/19 20:33:58 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:33:58 ###########


########## Tcl recorder starts at 04/10/19 20:34:23 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:34:23 ###########


########## Tcl recorder starts at 04/10/19 20:34:27 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:34:27 ###########


########## Tcl recorder starts at 04/10/19 20:37:12 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:37:12 ###########


########## Tcl recorder starts at 04/10/19 20:37:17 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:37:17 ###########


########## Tcl recorder starts at 04/10/19 20:38:52 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:38:52 ###########


########## Tcl recorder starts at 04/10/19 20:38:56 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:38:56 ###########


########## Tcl recorder starts at 04/10/19 20:42:37 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:42:37 ###########


########## Tcl recorder starts at 04/10/19 20:42:41 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:42:41 ###########


########## Tcl recorder starts at 04/10/19 20:43:40 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:43:40 ###########


########## Tcl recorder starts at 04/10/19 20:43:43 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:43:43 ###########


########## Tcl recorder starts at 04/10/19 20:46:06 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:46:06 ###########


########## Tcl recorder starts at 04/10/19 20:46:10 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:46:10 ###########


########## Tcl recorder starts at 04/10/19 20:50:00 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:50:00 ###########


########## Tcl recorder starts at 04/10/19 20:50:04 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:50:04 ###########


########## Tcl recorder starts at 04/10/19 20:52:06 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:52:06 ###########


########## Tcl recorder starts at 04/10/19 20:52:10 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:52:10 ###########


########## Tcl recorder starts at 04/10/19 20:53:01 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:53:01 ###########


########## Tcl recorder starts at 04/10/19 20:53:05 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:53:05 ###########


########## Tcl recorder starts at 04/10/19 20:55:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:55:21 ###########


########## Tcl recorder starts at 04/10/19 20:56:48 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:56:48 ###########


########## Tcl recorder starts at 04/10/19 20:56:51 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:56:51 ###########


########## Tcl recorder starts at 04/10/19 20:56:55 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 20:56:55 ###########


########## Tcl recorder starts at 04/10/19 21:02:51 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:02:51 ###########


########## Tcl recorder starts at 04/10/19 21:02:55 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:02:55 ###########


########## Tcl recorder starts at 04/10/19 21:05:51 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:05:51 ###########


########## Tcl recorder starts at 04/10/19 21:05:57 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:05:57 ###########


########## Tcl recorder starts at 04/10/19 21:06:19 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:06:19 ###########


########## Tcl recorder starts at 04/10/19 21:06:25 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:06:25 ###########


########## Tcl recorder starts at 04/10/19 21:12:28 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:12:28 ###########


########## Tcl recorder starts at 04/10/19 21:12:32 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:12:32 ###########


########## Tcl recorder starts at 04/10/19 21:13:10 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:13:10 ###########


########## Tcl recorder starts at 04/10/19 21:13:14 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:13:14 ###########


########## Tcl recorder starts at 04/10/19 21:15:19 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:15:19 ###########


########## Tcl recorder starts at 04/10/19 21:15:23 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:15:23 ###########


########## Tcl recorder starts at 04/10/19 21:16:05 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:16:06 ###########


########## Tcl recorder starts at 04/10/19 21:16:09 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:16:10 ###########


########## Tcl recorder starts at 04/10/19 21:19:33 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:19:33 ###########


########## Tcl recorder starts at 04/10/19 21:19:38 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:19:38 ###########


########## Tcl recorder starts at 04/10/19 21:19:41 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:19:41 ###########


########## Tcl recorder starts at 04/10/19 21:20:13 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:20:13 ###########


########## Tcl recorder starts at 04/10/19 21:20:26 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:20:26 ###########


########## Tcl recorder starts at 04/10/19 21:20:33 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:20:33 ###########


########## Tcl recorder starts at 04/10/19 21:20:52 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:20:52 ###########


########## Tcl recorder starts at 04/10/19 21:20:56 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:20:56 ###########


########## Tcl recorder starts at 04/10/19 21:23:54 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:23:54 ###########


########## Tcl recorder starts at 04/10/19 21:24:01 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:24:01 ###########


########## Tcl recorder starts at 04/10/19 21:25:53 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:25:53 ###########


########## Tcl recorder starts at 04/10/19 21:25:57 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:25:57 ###########


########## Tcl recorder starts at 04/10/19 21:26:55 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:26:55 ###########


########## Tcl recorder starts at 04/10/19 21:28:21 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:28:21 ###########


########## Tcl recorder starts at 04/10/19 21:28:26 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:28:26 ###########


########## Tcl recorder starts at 04/10/19 21:30:08 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:30:08 ###########


########## Tcl recorder starts at 04/10/19 21:30:12 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:30:12 ###########


########## Tcl recorder starts at 04/10/19 21:34:28 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:34:28 ###########


########## Tcl recorder starts at 04/10/19 21:36:31 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:36:31 ###########


########## Tcl recorder starts at 04/10/19 21:36:36 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:36:36 ###########


########## Tcl recorder starts at 04/10/19 21:39:59 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:39:59 ###########


########## Tcl recorder starts at 04/10/19 21:40:06 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:40:06 ###########


########## Tcl recorder starts at 04/10/19 21:40:22 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:40:22 ###########


########## Tcl recorder starts at 04/10/19 21:40:26 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:40:26 ###########


########## Tcl recorder starts at 04/10/19 21:41:18 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:41:18 ###########


########## Tcl recorder starts at 04/10/19 21:41:22 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:41:22 ###########


########## Tcl recorder starts at 04/10/19 21:43:40 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:43:40 ###########


########## Tcl recorder starts at 04/10/19 21:43:53 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:43:53 ###########


########## Tcl recorder starts at 04/10/19 21:49:59 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:49:59 ###########


########## Tcl recorder starts at 04/10/19 21:50:03 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:50:03 ###########


########## Tcl recorder starts at 04/10/19 21:50:41 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:50:41 ###########


########## Tcl recorder starts at 04/10/19 21:50:45 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:50:45 ###########


########## Tcl recorder starts at 04/10/19 21:52:12 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:52:12 ###########


########## Tcl recorder starts at 04/10/19 21:52:16 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:52:16 ###########


########## Tcl recorder starts at 04/10/19 21:56:31 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:56:31 ###########


########## Tcl recorder starts at 04/10/19 21:57:07 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:57:07 ###########


########## Tcl recorder starts at 04/10/19 21:57:16 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 21:57:16 ###########


########## Tcl recorder starts at 04/10/19 22:01:23 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:01:24 ###########


########## Tcl recorder starts at 04/10/19 22:01:28 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:01:28 ###########


########## Tcl recorder starts at 04/10/19 22:46:53 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:46:53 ###########


########## Tcl recorder starts at 04/10/19 22:47:31 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:47:31 ###########


########## Tcl recorder starts at 04/10/19 22:48:58 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:48:58 ###########


########## Tcl recorder starts at 04/10/19 22:49:53 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:49:53 ###########


########## Tcl recorder starts at 04/10/19 22:49:57 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:49:57 ###########


########## Tcl recorder starts at 04/10/19 22:53:10 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:53:10 ###########


########## Tcl recorder starts at 04/10/19 22:53:14 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 22:53:14 ###########


########## Tcl recorder starts at 04/10/19 23:23:48 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 23:23:48 ###########


########## Tcl recorder starts at 04/10/19 23:23:55 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 23:23:55 ###########


########## Tcl recorder starts at 04/10/19 23:38:03 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 23:38:03 ###########


########## Tcl recorder starts at 04/10/19 23:38:25 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 23:38:26 ###########


########## Tcl recorder starts at 04/10/19 23:42:27 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 23:42:27 ###########


########## Tcl recorder starts at 04/10/19 23:42:36 ##########

# Commands to make the Process: 
# JEDEC File
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/10/19 23:42:36 ###########


########## Tcl recorder starts at 04/11/19 06:43:34 ##########

# Commands to make the Process: 
# Fit Design
if [catch {open lab12_top.cmd w} rspFile] {
	puts stderr "Cannot create response file lab12_top.cmd: $rspFile"
} else {
	puts $rspFile "STYFILENAME: lab12.sty
PROJECT: lab12_top
WORKING_PATH: \"$proj_dir\"
MODULE: lab12_top
VERILOG_FILE_LIST: \"$install_dir/ispcpld/../cae_library/synthesis/verilog/mach.v\" lab12.h uozor_lab12.v
OUTPUT_FILE_NAME: lab12_top
SUFFIX_NAME: edi
Vlog_std_v2001: true
FREQUENCY:  200
FANIN_LIMIT:  20
DISABLE_IO_INSERTION: false
MAX_TERMS_PER_MACROCELL:  16
MAP_LOGIC: false
SYMBOLIC_FSM_COMPILER: true
NUM_CRITICAL_PATHS:   3
AUTO_CONSTRAIN_IO: true
NUM_STARTEND_POINTS:   0
AREADELAY:  0
WRITE_PRF: true
RESOURCE_SHARING: true
COMPILER_COMPATIBLE: true
DUP: false
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/Synpwrap\" -rem -e lab12_top -target ispmach4000b -pro "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12_top.cmd
if [runCmd "\"$cpld_bin/edif2blf\" -edf lab12_top.edi -out lab12_top.bl0 -err automake.err -log lab12_top.log -prj lab12 -lib \"$install_dir/ispcpld/dat/mach.edn\" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12_top.bl0 -collapse none -reduce none -err automake.err  -keepwires"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblflink\" \"lab12_top.bl1\" -o \"lab12.bl2\" -omod \"lab12\"  -err \"automake.err\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/impsrc\"  -prj lab12 -lci lab12.lct -log lab12.imp -err automake.err -tti lab12.bl2 -dir $proj_dir"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -blifopt lab12.b2_"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mblifopt\" lab12.bl2 -sweep -mergefb -err automake.err -o lab12.bl3 @lab12.b2_ "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -diofft lab12.d0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/mdiofft\" lab12.bl3 -family AMDMACH -idev van -o lab12.bl4 -oxrf lab12.xrf -err automake.err @lab12.d0 "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/abelvci\" -vci lab12.lct -dev lc4k -prefit lab12.l0"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/prefit\" -blif -inp lab12.bl4 -out lab12.bl5 -err automake.err -log lab12.log -mod lab12_top @lab12.l0  -sc"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [catch {open lab12.rs1 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs1: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -nojed -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [catch {open lab12.rs2 w} rspFile] {
	puts stderr "Cannot create response file lab12.rs2: $rspFile"
} else {
	puts $rspFile "-i lab12.bl5 -lci lab12.lct -d m4e_256_96 -lco lab12.lco -html_rpt -fti lab12.fti -fmt PLA -tto lab12.tt4 -eqn lab12.eq3 -tmv NoInput.tmv
-rpt_num 1
"
	close $rspFile
}
if [runCmd "\"$cpld_bin/lpf4k\" \"@lab12.rs2\""] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
file delete lab12.rs1
file delete lab12.rs2
if [runCmd "\"$cpld_bin/tda\" -i lab12.bl5 -o lab12.tda -lci lab12.lct -dev m4e_256_96 -family lc4k -mod lab12_top -ovec NoInput.tmv -err tda.err "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}
if [runCmd "\"$cpld_bin/synsvf\" -exe \"$install_dir/ispvmsystem/ispufw\" -prj lab12 -if lab12.jed -j2s -log lab12.svl "] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/11/19 06:43:34 ###########


########## Tcl recorder starts at 04/11/19 07:50:17 ##########

# Commands to make the Process: 
# Hierarchy
if [runCmd "\"$cpld_bin/vlog2jhd\" uozor_lab12.v -p \"$install_dir/ispcpld/generic\" -predefine lab12.h"] {
	return
} else {
	vwait done
	if [checkResult $done] {
		return
	}
}

########## Tcl recorder end at 04/11/19 07:50:17 ###########

