Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May  5 16:40:04 2025
| Host         : DESKTOP-0H5B98D-Nethsith running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file register_bank_control_sets_placed.rpt
| Design       : register_bank
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_0/reg_num[1] | reset_IBUF       |                1 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_1/reg_num[0] | reset_IBUF       |                2 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_0/reg_num[2] | reset_IBUF       |                1 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_1/reg_num[1] | reset_IBUF       |                2 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_0/reg_num[0] | reset_IBUF       |                1 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_1/reg_num[2] | reset_IBUF       |                2 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decoder_2_to_4_1/reg_num[3] | reset_IBUF       |                2 |              4 |
+----------------+----------------------------------------------+------------------+------------------+----------------+


