FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$CONN34$I12$1";
2"LVDS_TO_ECL_IN_N";
3"ECL_TO_LVDS_OUT_N";
4"LVDS_TO_ECL_OUT";
5"NIM_TO_ECL_OUT";
6"ECL_TO_TTL_OUT";
7"ECL_TO_LVDS_OUT_P";
8"ECL_TO_NIM_OUT";
9"NIM_TO_ECL_IN";
10"ECL_TO_TTL_IN";
11"ECL_TO_LVDS_IN";
12"ECL_TO_NIM_IN";
13"TTL_TO_ECL_OUT";
14"TTL_TO_ECL_IN";
15"LVDS_TO_ECL_IN_P";
%"OUTPORT"
"1","(3900,4800)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"CONN34"
"1","(1000,3675)","0","misc","I12";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,425,125,-425";
"31"1;
"9"1;
"7"1;
"5"1;
"3"2;
"1"1;
"17"1;
"19"1;
"21"3;
"23"1;
"25"1;
"27"1;
"29"1;
"33"1;
"34"0;
"32"0;
"30"0;
"28"0;
"26"0;
"24"8;
"22"7;
"20"6;
"18"5;
"16"4;
"14"13;
"12"12;
"10"11;
"8"10;
"6"9;
"4"15;
"2"14;
"11"1;
"13"1;
"15"1;
%"INPORT"
"1","(3925,3700)","2","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"INPORT"
"1","(3925,3575)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(3925,3450)","2","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(3925,3325)","2","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(3925,3225)","2","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(3925,3125)","2","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"OUTPORT"
"1","(3900,4700)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"INPORT"
"1","(3925,3025)","2","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"OUTPORT"
"1","(3900,4600)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(3900,4525)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"OUTPORT"
"1","(3900,4450)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(3900,4375)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(3900,4300)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
END.
