Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 18 22:41:21 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.499        0.000                      0                  977        0.037        0.000                      0                  977        2.000        0.000                       0                   554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
USER_SMA_CLOCK_P            {0.000 2.500}        5.000           200.000         
  divider_even_inst/clk_x1  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_SMA_CLOCK_P                  0.812        0.000                      0                  704        0.137        0.000                      0                  704        2.000        0.000                       0                   423  
  divider_even_inst/clk_x1       94.621        0.000                      0                  227        0.118        0.000                      0                  227       49.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
divider_even_inst/clk_x1  USER_SMA_CLOCK_P                0.499        0.000                      0                    4        0.451        0.000                      0                    4  
USER_SMA_CLOCK_P          divider_even_inst/clk_x1        2.720        0.000                      0                   46        0.037        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_SMA_CLOCK_P
  To Clock:  USER_SMA_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.853ns (21.279%)  route 3.156ns (78.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.446     8.295    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X7Y121         FDRE                                         r  control_inst/show_flag_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X7Y121         FDRE                                         r  control_inst/show_flag_reg[2]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[2]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.853ns (21.279%)  route 3.156ns (78.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.446     8.295    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X7Y121         FDRE                                         r  control_inst/show_flag_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X7Y121         FDRE                                         r  control_inst/show_flag_reg[4]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X7Y121         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[4]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.853ns (21.378%)  route 3.137ns (78.622%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.427     8.276    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X5Y121         FDRE                                         r  control_inst/show_flag_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X5Y121         FDRE                                         r  control_inst/show_flag_reg[7]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X5Y121         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[7]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.853ns (22.235%)  route 2.983ns (77.765%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.273     8.122    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X5Y122         FDRE                                         r  control_inst/show_flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X5Y122         FDRE                                         r  control_inst/show_flag_reg[1]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X5Y122         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[1]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.853ns (22.235%)  route 2.983ns (77.765%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.273     8.122    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X5Y122         FDRE                                         r  control_inst/show_flag_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X5Y122         FDRE                                         r  control_inst/show_flag_reg[3]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X5Y122         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[3]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.853ns (22.235%)  route 2.983ns (77.765%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.273     8.122    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X5Y122         FDRE                                         r  control_inst/show_flag_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X5Y122         FDRE                                         r  control_inst/show_flag_reg[8]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X5Y122         FDRE (Setup_fdre_C_CE)      -0.168     9.107    control_inst/show_flag_reg[8]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.906ns (24.979%)  route 2.721ns (75.021%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 9.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.492     4.287    control_inst/clk_x10_i_BUFG
    SLICE_X9Y119         FDRE                                         r  control_inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.348     4.635 r  control_inst/counter_reg[26]/Q
                         net (fo=3, routed)           0.711     5.346    control_inst/counter_reg_n_0_[26]
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.242     5.588 f  control_inst/counter[29]_i_10/O
                         net (fo=1, routed)           0.314     5.902    control_inst/counter[29]_i_10_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I0_O)        0.105     6.007 f  control_inst/counter[29]_i_7/O
                         net (fo=2, routed)           0.607     6.614    control_inst/counter[29]_i_7_n_0
    SLICE_X7Y120         LUT3 (Prop_lut3_I2_O)        0.105     6.719 f  control_inst/counter[29]_i_4/O
                         net (fo=3, routed)           0.800     7.519    control_inst/counter[29]_i_4_n_0
    SLICE_X10Y118        LUT2 (Prop_lut2_I1_O)        0.106     7.625 r  control_inst/counter[0]_i_1__8/O
                         net (fo=1, routed)           0.289     7.914    control_inst/counter_0[0]
    SLICE_X11Y118        FDRE                                         r  control_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.385     9.043    control_inst/clk_x10_i_BUFG
    SLICE_X11Y118        FDRE                                         r  control_inst/counter_reg[0]/C
                         clock pessimism              0.204     9.247    
                         clock uncertainty           -0.035     9.212    
    SLICE_X11Y118        FDRE (Setup_fdre_C_D)       -0.237     8.975    control_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.853ns (22.885%)  route 2.874ns (77.115%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.164     8.013    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X6Y122         FDRE                                         r  control_inst/show_flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X6Y122         FDRE                                         r  control_inst/show_flag_reg[0]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X6Y122         FDRE (Setup_fdre_C_CE)      -0.136     9.139    control_inst/show_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.853ns (22.885%)  route 2.874ns (77.115%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.164     8.013    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X6Y122         FDRE                                         r  control_inst/show_flag_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X6Y122         FDRE                                         r  control_inst/show_flag_reg[5]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X6Y122         FDRE (Setup_fdre_C_CE)      -0.136     9.139    control_inst/show_flag_reg[5]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.853ns (22.885%)  route 2.874ns (77.115%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 9.106 - 5.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.491     4.286    control_inst/clk_x10_i_BUFG
    SLICE_X10Y120        FDRE                                         r  control_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.433     4.719 r  control_inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.699     5.418    control_inst/counter_reg_n_0_[15]
    SLICE_X10Y119        LUT4 (Prop_lut4_I0_O)        0.105     5.523 f  control_inst/counter[29]_i_9/O
                         net (fo=1, routed)           0.232     5.754    control_inst/counter[29]_i_9_n_0
    SLICE_X10Y120        LUT5 (Prop_lut5_I4_O)        0.105     5.859 f  control_inst/counter[29]_i_6/O
                         net (fo=2, routed)           1.008     6.867    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.105     6.972 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_3/O
                         net (fo=1, routed)           0.772     7.744    control_inst/debounce_module[8].debounce_inst/show_flag_reg[0]
    SLICE_X6Y122         LUT6 (Prop_lut6_I1_O)        0.105     7.849 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.164     8.013    control_inst/debounce_module[8].debounce_inst_n_1
    SLICE_X6Y122         FDRE                                         r  control_inst/show_flag_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     9.106    control_inst/clk_x10_i_BUFG
    SLICE_X6Y122         FDRE                                         r  control_inst/show_flag_reg[6]/C
                         clock pessimism              0.204     9.310    
                         clock uncertainty           -0.035     9.275    
    SLICE_X6Y122         FDRE (Setup_fdre_C_CE)      -0.136     9.139    control_inst/show_flag_reg[6]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  1.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.598%)  route 0.085ns (31.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.651     1.750    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X3Y117         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][3]/Q
                         net (fo=5, routed)           0.085     1.976    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][4]_0[2]
    SLICE_X2Y117         LUT6 (Prop_lut6_I0_O)        0.045     2.021 r  eq_delay_inst/FSM_onehot_eq_delay[1].state_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.000     2.021    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg[1][4]_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.923     2.119    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X2Y117         FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][4]/C
                         clock pessimism             -0.357     1.763    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.121     1.884    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[2].data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[2].data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.651     1.750    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y117         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  init_delay_inst_ref/delay_circuit[2].data_sync_reg0/Q
                         net (fo=2, routed)           0.108     1.999    init_delay_inst_ref/data_sync0_2
    SLICE_X1Y118         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.922     2.118    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y118         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg1/C
                         clock pessimism             -0.356     1.763    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.075     1.838    init_delay_inst_ref/delay_circuit[2].data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[2].data_sync_reg7/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[2].data_sync_reg8/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.652     1.751    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y116         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.892 r  init_delay_inst_ref/delay_circuit[2].data_sync_reg7/Q
                         net (fo=2, routed)           0.110     2.002    init_delay_inst_ref/data_sync7_2
    SLICE_X1Y117         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg8/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.923     2.119    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y117         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg8/C
                         clock pessimism             -0.356     1.764    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.070     1.834    init_delay_inst_ref/delay_circuit[2].data_sync_reg8
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[1].data_sync_reg7/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[1].data_sync_reg8/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.268%)  route 0.124ns (46.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.652     1.751    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X4Y115         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.892 r  init_delay_inst_eq/delay_circuit[1].data_sync_reg7/Q
                         net (fo=2, routed)           0.124     2.016    init_delay_inst_eq/data_sync7_1
    SLICE_X4Y116         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg8/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.923     2.119    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X4Y116         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg8/C
                         clock pessimism             -0.356     1.764    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.072     1.836    init_delay_inst_eq/delay_circuit[1].data_sync_reg8
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[2].data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[2].data_sync_reg7/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.716%)  route 0.126ns (47.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.652     1.751    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X0Y116         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.892 r  init_delay_inst_ref/delay_circuit[2].data_sync_reg6/Q
                         net (fo=2, routed)           0.126     2.018    init_delay_inst_ref/data_sync6_2
    SLICE_X1Y116         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg7/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.924     2.120    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y116         FDRE                                         r  init_delay_inst_ref/delay_circuit[2].data_sync_reg7/C
                         clock pessimism             -0.357     1.764    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.070     1.834    init_delay_inst_ref/delay_circuit[2].data_sync_reg7
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[1].data_sync_reg8/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[1].data_sync_reg9/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.762%)  route 0.126ns (47.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.651     1.750    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X4Y116         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  init_delay_inst_eq/delay_circuit[1].data_sync_reg8/Q
                         net (fo=2, routed)           0.126     2.017    init_delay_inst_eq/data_sync8_1
    SLICE_X4Y116         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg9/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.923     2.119    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X4Y116         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg9/C
                         clock pessimism             -0.370     1.750    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.075     1.825    init_delay_inst_eq/delay_circuit[1].data_sync_reg9
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 edge_det_inst/edge_det[1].data_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][0]/D
                            (rising edge-triggered cell FDSE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.087%)  route 0.140ns (42.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.651     1.750    edge_det_inst/clk_x10_i_BUFG
    SLICE_X3Y117         FDRE                                         r  edge_det_inst/edge_det[1].data_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  edge_det_inst/edge_det[1].data_r2_reg[1]/Q
                         net (fo=10, routed)          0.140     2.031    edge_det_inst/p_3_in
    SLICE_X2Y117         LUT3 (Prop_lut3_I2_O)        0.045     2.076 r  edge_det_inst/FSM_onehot_eq_delay[1].state_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.076    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][3]_0[0]
    SLICE_X2Y117         FDSE                                         r  eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.923     2.119    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X2Y117         FDSE                                         r  eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][0]/C
                         clock pessimism             -0.357     1.763    
    SLICE_X2Y117         FDSE (Hold_fdse_C_D)         0.120     1.883    eq_delay_inst/FSM_onehot_eq_delay[1].state_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[0].data_sync_reg7/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[0].data_sync_reg8/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.650     1.749    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X0Y118         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  init_delay_inst_eq/delay_circuit[0].data_sync_reg7/Q
                         net (fo=2, routed)           0.129     2.019    init_delay_inst_eq/data_sync7_0
    SLICE_X0Y118         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg8/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.922     2.118    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X0Y118         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg8/C
                         clock pessimism             -0.370     1.749    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.075     1.824    init_delay_inst_eq/delay_circuit[0].data_sync_reg8
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 eq_delay_inst/no_delay[1].reference_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[1].data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.873%)  route 0.142ns (50.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.650     1.749    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X4Y117         FDRE                                         r  eq_delay_inst/no_delay[1].reference_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  eq_delay_inst/no_delay[1].reference_output_reg[1]/Q
                         net (fo=5, routed)           0.142     2.032    init_delay_inst_ref/reference_i[1]
    SLICE_X5Y116         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.923     2.119    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X5Y116         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg0/C
                         clock pessimism             -0.356     1.764    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.070     1.834    init_delay_inst_ref/delay_circuit[1].data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[0].data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[0].data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.052%)  route 0.111ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.650     1.749    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X1Y118         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  init_delay_inst_eq/delay_circuit[0].data_sync_reg0/Q
                         net (fo=2, routed)           0.111     2.000    init_delay_inst_eq/data_sync0_0
    SLICE_X1Y118         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.922     2.118    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X1Y118         FDRE                                         r  init_delay_inst_eq/delay_circuit[0].data_sync_reg1/C
                         clock pessimism             -0.370     1.749    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.047     1.796    init_delay_inst_eq/delay_circuit[0].data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_SMA_CLOCK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { USER_SMA_CLOCK_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_x10_i_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y123   control_inst/debounce_module[3].debounce_inst/counter_on_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X12Y125   control_inst/debounce_module[3].debounce_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y128   control_inst/debounce_module[3].debounce_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y126   control_inst/debounce_module[3].debounce_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y125   control_inst/debounce_module[3].debounce_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y125   control_inst/debounce_module[3].debounce_inst/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y124   control_inst/debounce_module[3].debounce_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y124    control_inst/debounce_module[4].debounce_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y124    control_inst/debounce_module[4].debounce_inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y124   control_inst/debounce_module[4].debounce_inst/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y124   control_inst/debounce_module[4].debounce_inst/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y124    control_inst/debounce_module[4].debounce_inst/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X8Y124    control_inst/debounce_module[4].debounce_inst/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X14Y124   control_inst/debounce_module[5].debounce_inst/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y128   control_inst/debounce_module[3].debounce_inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y127   control_inst/debounce_module[3].debounce_inst/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y128   control_inst/debounce_module[3].debounce_inst/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y122   control_inst/debounce_module[4].debounce_inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y122   control_inst/debounce_module[4].debounce_inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y122   control_inst/debounce_module[4].debounce_inst/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  divider_even_inst/clk_x1
  To Clock:  divider_even_inst/clk_x1

Setup :            0  Failing Endpoints,  Worst Slack       94.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.621ns  (required time - arrival time)
  Source:                 counter_for_status_LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_status_3_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.697ns (14.539%)  route 4.097ns (85.461%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.663ns = ( 106.663 - 100.000 ) 
    Source Clock Delay      (SCD):    7.230ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.548     7.230    clk_x1_BUFG
    SLICE_X4Y124         FDRE                                         r  counter_for_status_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.379     7.609 f  counter_for_status_LED_reg[0]/Q
                         net (fo=2, routed)           0.699     8.308    counter_for_status_LED_reg[0]
    SLICE_X5Y125         LUT4 (Prop_lut4_I1_O)        0.105     8.413 f  led_status_2_i_4/O
                         net (fo=1, routed)           0.649     9.062    led_status_2_i_4_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I1_O)        0.105     9.167 r  led_status_2_i_2/O
                         net (fo=2, routed)           0.313     9.480    reset_gen_inst/led_status_3_reg
    SLICE_X5Y127         LUT3 (Prop_lut3_I2_O)        0.108     9.588 r  reset_gen_inst/led_status_3_i_1/O
                         net (fo=1, routed)           2.436    12.024    reset_gen_inst_n_1
    SLICE_X5Y127         FDRE                                         r  led_status_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.446   106.663    clk_x1_BUFG
    SLICE_X5Y127         FDRE                                         r  led_status_3_reg/C
                         clock pessimism              0.531   107.194    
                         clock uncertainty           -0.035   107.158    
    SLICE_X5Y127         FDRE (Setup_fdre_C_R)       -0.514   106.644    led_status_3_reg
  -------------------------------------------------------------------
                         required time                        106.644    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                 94.621    

Slack (MET) :             95.718ns  (required time - arrival time)
  Source:                 counter_for_status_LED_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_status_2_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.498ns (13.470%)  route 3.199ns (86.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 106.661 - 100.000 ) 
    Source Clock Delay      (SCD):    7.234ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.552     7.234    clk_x1_BUFG
    SLICE_X4Y128         FDRE                                         r  counter_for_status_LED_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.379     7.613 f  counter_for_status_LED_reg[19]/Q
                         net (fo=6, routed)           0.676     8.289    reset_gen_inst/counter_for_status_LED_reg[1]
    SLICE_X5Y127         LUT3 (Prop_lut3_I2_O)        0.119     8.408 r  reset_gen_inst/led_status_2_i_1/O
                         net (fo=1, routed)           2.523    10.931    reset_gen_inst_n_3
    SLICE_X5Y126         FDRE                                         r  led_status_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.444   106.661    clk_x1_BUFG
    SLICE_X5Y126         FDRE                                         r  led_status_2_reg/C
                         clock pessimism              0.546   107.207    
                         clock uncertainty           -0.035   107.171    
    SLICE_X5Y126         FDRE (Setup_fdre_C_R)       -0.522   106.649    led_status_2_reg
  -------------------------------------------------------------------
                         required time                        106.649    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                 95.718    

Slack (MET) :             95.921ns  (required time - arrival time)
  Source:                 counter_for_status_LED_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_status_1_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.484ns (13.250%)  route 3.169ns (86.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.664ns = ( 106.664 - 100.000 ) 
    Source Clock Delay      (SCD):    7.234ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.552     7.234    clk_x1_BUFG
    SLICE_X4Y128         FDRE                                         r  counter_for_status_LED_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.379     7.613 f  counter_for_status_LED_reg[19]/Q
                         net (fo=6, routed)           0.676     8.289    reset_gen_inst/counter_for_status_LED_reg[1]
    SLICE_X5Y127         LUT4 (Prop_lut4_I3_O)        0.105     8.394 r  reset_gen_inst/led_status_1_i_1/O
                         net (fo=1, routed)           2.493    10.886    reset_gen_inst_n_0
    SLICE_X3Y126         FDRE                                         r  led_status_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.447   106.664    clk_x1_BUFG
    SLICE_X3Y126         FDRE                                         r  led_status_1_reg/C
                         clock pessimism              0.531   107.195    
                         clock uncertainty           -0.035   107.159    
    SLICE_X3Y126         FDRE (Setup_fdre_C_R)       -0.352   106.807    led_status_1_reg
  -------------------------------------------------------------------
                         required time                        106.807    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 95.921    

Slack (MET) :             96.586ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.800ns (23.459%)  route 2.610ns (76.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.666ns = ( 106.666 - 100.000 ) 
    Source Clock Delay      (SCD):    7.236ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.554     7.236    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y128         FDRE                                         r  debounce_inst_2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.348     7.584 f  debounce_inst_2/counter_reg[18]/Q
                         net (fo=2, routed)           0.776     8.360    debounce_inst_2/counter_reg_n_0_[18]
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.242     8.602 r  debounce_inst_2/counter[18]_i_6__0/O
                         net (fo=2, routed)           0.772     9.374    debounce_inst_2/counter[18]_i_6__0_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I2_O)        0.105     9.479 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          1.062    10.541    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.105    10.646 r  debounce_inst_2/counter[13]_i_1__9/O
                         net (fo=1, routed)           0.000    10.646    debounce_inst_2/counter[13]
    SLICE_X1Y128         FDRE                                         r  debounce_inst_2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.449   106.666    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y128         FDRE                                         r  debounce_inst_2/counter_reg[13]/C
                         clock pessimism              0.570   107.236    
                         clock uncertainty           -0.035   107.200    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.032   107.232    debounce_inst_2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        107.232    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 96.586    

Slack (MET) :             96.609ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.814ns (23.772%)  route 2.610ns (76.228%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.666ns = ( 106.666 - 100.000 ) 
    Source Clock Delay      (SCD):    7.236ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.554     7.236    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y128         FDRE                                         r  debounce_inst_2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.348     7.584 f  debounce_inst_2/counter_reg[18]/Q
                         net (fo=2, routed)           0.776     8.360    debounce_inst_2/counter_reg_n_0_[18]
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.242     8.602 r  debounce_inst_2/counter[18]_i_6__0/O
                         net (fo=2, routed)           0.772     9.374    debounce_inst_2/counter[18]_i_6__0_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I2_O)        0.105     9.479 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          1.062    10.541    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.119    10.660 r  debounce_inst_2/counter[15]_i_1__9/O
                         net (fo=1, routed)           0.000    10.660    debounce_inst_2/counter[15]
    SLICE_X1Y128         FDRE                                         r  debounce_inst_2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.449   106.666    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y128         FDRE                                         r  debounce_inst_2/counter_reg[15]/C
                         clock pessimism              0.570   107.236    
                         clock uncertainty           -0.035   107.200    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.069   107.269    debounce_inst_2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        107.269    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 96.609    

Slack (MET) :             96.663ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_1/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.748ns (22.628%)  route 2.558ns (77.372%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.668ns = ( 106.668 - 100.000 ) 
    Source Clock Delay      (SCD):    7.239ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.557     7.239    debounce_inst_1/clk_x1_BUFG
    SLICE_X2Y130         FDRE                                         r  debounce_inst_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     7.672 r  debounce_inst_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.703     8.374    debounce_inst_1/counter_reg_n_0_[13]
    SLICE_X4Y129         LUT4 (Prop_lut4_I3_O)        0.105     8.479 r  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.692     9.171    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.105     9.276 r  debounce_inst_1/counter[18]_i_3/O
                         net (fo=20, routed)          1.163    10.439    debounce_inst_1/counter[18]_i_3_n_0
    SLICE_X1Y129         LUT4 (Prop_lut4_I3_O)        0.105    10.544 r  debounce_inst_1/counter_on_i_1__8/O
                         net (fo=1, routed)           0.000    10.544    debounce_inst_1/counter_on_i_1__8_n_0
    SLICE_X1Y129         FDRE                                         r  debounce_inst_1/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.451   106.668    debounce_inst_1/clk_x1_BUFG
    SLICE_X1Y129         FDRE                                         r  debounce_inst_1/counter_on_reg/C
                         clock pessimism              0.545   107.213    
                         clock uncertainty           -0.035   107.177    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.030   107.207    debounce_inst_1/counter_on_reg
  -------------------------------------------------------------------
                         required time                        107.207    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 96.663    

Slack (MET) :             96.687ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.800ns (24.353%)  route 2.485ns (75.647%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.666ns = ( 106.666 - 100.000 ) 
    Source Clock Delay      (SCD):    7.236ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.554     7.236    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y128         FDRE                                         r  debounce_inst_2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.348     7.584 f  debounce_inst_2/counter_reg[18]/Q
                         net (fo=2, routed)           0.776     8.360    debounce_inst_2/counter_reg_n_0_[18]
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.242     8.602 r  debounce_inst_2/counter[18]_i_6__0/O
                         net (fo=2, routed)           0.772     9.374    debounce_inst_2/counter[18]_i_6__0_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I2_O)        0.105     9.479 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          0.937    10.416    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.105    10.521 r  debounce_inst_2/counter[11]_i_1__9/O
                         net (fo=1, routed)           0.000    10.521    debounce_inst_2/counter[11]
    SLICE_X1Y127         FDRE                                         r  debounce_inst_2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.449   106.666    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y127         FDRE                                         r  debounce_inst_2/counter_reg[11]/C
                         clock pessimism              0.545   107.211    
                         clock uncertainty           -0.035   107.175    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.032   107.207    debounce_inst_2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        107.207    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                 96.687    

Slack (MET) :             96.688ns  (required time - arrival time)
  Source:                 debounce_inst_1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_1/key_sec_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.762ns (22.955%)  route 2.558ns (77.045%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.668ns = ( 106.668 - 100.000 ) 
    Source Clock Delay      (SCD):    7.239ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.557     7.239    debounce_inst_1/clk_x1_BUFG
    SLICE_X2Y130         FDRE                                         r  debounce_inst_1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.433     7.672 f  debounce_inst_1/counter_reg[13]/Q
                         net (fo=2, routed)           0.703     8.374    debounce_inst_1/counter_reg_n_0_[13]
    SLICE_X4Y129         LUT4 (Prop_lut4_I3_O)        0.105     8.479 f  debounce_inst_1/counter[18]_i_5/O
                         net (fo=2, routed)           0.692     9.171    debounce_inst_1/counter[18]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.105     9.276 f  debounce_inst_1/counter[18]_i_3/O
                         net (fo=20, routed)          1.163    10.439    debounce_inst_1/counter[18]_i_3_n_0
    SLICE_X1Y129         LUT2 (Prop_lut2_I1_O)        0.119    10.558 r  debounce_inst_1/key_sec_i_1__8/O
                         net (fo=1, routed)           0.000    10.558    debounce_inst_1/key_sec
    SLICE_X1Y129         FDRE                                         r  debounce_inst_1/key_sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.451   106.668    debounce_inst_1/clk_x1_BUFG
    SLICE_X1Y129         FDRE                                         r  debounce_inst_1/key_sec_reg/C
                         clock pessimism              0.545   107.213    
                         clock uncertainty           -0.035   107.177    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.069   107.246    debounce_inst_1/key_sec_reg
  -------------------------------------------------------------------
                         required time                        107.246    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                 96.688    

Slack (MET) :             96.708ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.816ns (24.720%)  route 2.485ns (75.280%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.666ns = ( 106.666 - 100.000 ) 
    Source Clock Delay      (SCD):    7.236ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.554     7.236    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y128         FDRE                                         r  debounce_inst_2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.348     7.584 f  debounce_inst_2/counter_reg[18]/Q
                         net (fo=2, routed)           0.776     8.360    debounce_inst_2/counter_reg_n_0_[18]
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.242     8.602 r  debounce_inst_2/counter[18]_i_6__0/O
                         net (fo=2, routed)           0.772     9.374    debounce_inst_2/counter[18]_i_6__0_n_0
    SLICE_X2Y125         LUT5 (Prop_lut5_I2_O)        0.105     9.479 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          0.937    10.416    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X1Y127         LUT2 (Prop_lut2_I0_O)        0.121    10.537 r  debounce_inst_2/counter[14]_i_1__9/O
                         net (fo=1, routed)           0.000    10.537    debounce_inst_2/counter[14]
    SLICE_X1Y127         FDRE                                         r  debounce_inst_2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.449   106.666    debounce_inst_2/clk_x1_BUFG
    SLICE_X1Y127         FDRE                                         r  debounce_inst_2/counter_reg[14]/C
                         clock pessimism              0.545   107.211    
                         clock uncertainty           -0.035   107.175    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.069   107.244    debounce_inst_2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        107.244    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                 96.708    

Slack (MET) :             96.732ns  (required time - arrival time)
  Source:                 debounce_inst_3/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_3/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (divider_even_inst/clk_x1 rise@100.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.976ns (30.167%)  route 2.259ns (69.833%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.665ns = ( 106.665 - 100.000 ) 
    Source Clock Delay      (SCD):    7.238ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.556     7.238    debounce_inst_3/clk_x1_BUFG
    SLICE_X5Y131         FDRE                                         r  debounce_inst_3/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.348     7.586 f  debounce_inst_3/counter_reg[9]/Q
                         net (fo=3, routed)           1.099     8.685    debounce_inst_3/counter_reg_n_0_[9]
    SLICE_X7Y130         LUT4 (Prop_lut4_I2_O)        0.256     8.941 r  debounce_inst_3/counter[18]_i_4__1/O
                         net (fo=1, routed)           0.348     9.289    debounce_inst_3/counter[18]_i_4__1_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I0_O)        0.267     9.556 r  debounce_inst_3/counter[18]_i_3__1/O
                         net (fo=20, routed)          0.812    10.368    debounce_inst_3/counter[18]_i_3__1_n_0
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.105    10.473 r  debounce_inst_3/counter[1]_i_1__10/O
                         net (fo=1, routed)           0.000    10.473    debounce_inst_3/counter[1]
    SLICE_X5Y129         FDRE                                         r  debounce_inst_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.448   106.665    debounce_inst_3/clk_x1_BUFG
    SLICE_X5Y129         FDRE                                         r  debounce_inst_3/counter_reg[1]/C
                         clock pessimism              0.546   107.211    
                         clock uncertainty           -0.035   107.175    
    SLICE_X5Y129         FDRE (Setup_fdre_C_D)        0.030   107.205    debounce_inst_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        107.205    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 96.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141     3.083 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     3.139    data_gen_inst/PRBS_GENERATE/p_0_in1_in[1]
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                         clock pessimism             -0.744     2.942    
    SLICE_X5Y125         FDSE (Hold_fdse_C_D)         0.078     3.020    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141     3.083 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     3.139    data_gen_inst/PRBS_GENERATE/p_0_in1_in[2]
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                         clock pessimism             -0.744     2.942    
    SLICE_X5Y125         FDSE (Hold_fdse_C_D)         0.076     3.018    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.639%)  route 0.088ns (38.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141     3.083 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/Q
                         net (fo=6, routed)           0.088     3.171    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg_n_0_[1]
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                         clock pessimism             -0.744     2.942    
    SLICE_X5Y125         FDSE (Hold_fdse_C_D)         0.071     3.013    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.189ns (57.464%)  route 0.140ns (42.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/clk_x1_BUFG
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     3.083 r  data_gen_inst/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.140     3.223    data_gen_inst/p_0_in
    SLICE_X6Y125         LUT5 (Prop_lut5_I3_O)        0.048     3.271 r  data_gen_inst/counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.271    data_gen_inst/counter_next__0[3]
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    data_gen_inst/clk_x1_BUFG
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
                         clock pessimism             -0.731     2.955    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.131     3.086    data_gen_inst/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.072%)  route 0.140ns (42.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/clk_x1_BUFG
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     3.083 r  data_gen_inst/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.140     3.223    data_gen_inst/p_0_in
    SLICE_X6Y125         LUT4 (Prop_lut4_I2_O)        0.045     3.268 r  data_gen_inst/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.268    data_gen_inst/counter_next__0[2]
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    data_gen_inst/clk_x1_BUFG
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism             -0.731     2.955    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.120     3.075    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.524%)  route 0.083ns (39.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.128     3.070 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/Q
                         net (fo=1, routed)           0.083     3.154    data_gen_inst/PRBS_GENERATE/p_0_in1_in[3]
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                         clock pessimism             -0.744     2.942    
    SLICE_X5Y125         FDSE (Hold_fdse_C_D)         0.002     2.944    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.226ns (72.851%)  route 0.084ns (27.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.128     3.070 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/Q
                         net (fo=1, routed)           0.084     3.155    data_gen_inst/PRBS_GENERATE/p_0_in1_in[0]
    SLICE_X5Y125         LUT3 (Prop_lut3_I0_O)        0.098     3.253 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     3.253    data_gen_inst/PRBS_GENERATE/p_5_in
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
                         clock pessimism             -0.744     2.942    
    SLICE_X5Y125         FDSE (Hold_fdse_C_D)         0.092     3.034    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 data_gen_ook_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_ook_inst/PRBS_GENERATE/prbs_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.406%)  route 0.200ns (58.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.642     2.943    data_gen_ook_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X0Y125         FDSE                                         r  data_gen_ook_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDSE (Prop_fdse_C_Q)         0.141     3.084 r  data_gen_ook_inst/PRBS_GENERATE/prbs_reg_reg[4]/Q
                         net (fo=1, routed)           0.200     3.284    data_gen_ook_inst/PRBS_GENERATE/prbs[1][5]
    SLICE_X1Y123         FDSE                                         r  data_gen_ook_inst/PRBS_GENERATE/prbs_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.914     3.688    data_gen_ook_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X1Y123         FDSE                                         r  data_gen_ook_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                         clock pessimism             -0.707     2.981    
    SLICE_X1Y123         FDSE (Hold_fdse_C_D)         0.070     3.051    data_gen_ook_inst/PRBS_GENERATE/prbs_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.328%)  route 0.145ns (50.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.744ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141     3.083 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/Q
                         net (fo=3, routed)           0.145     3.228    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg_n_0_[0]
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                         clock pessimism             -0.744     2.942    
    SLICE_X5Y125         FDSE (Hold_fdse_C_D)         0.051     2.993    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            encoder_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (49.982%)  route 0.190ns (50.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.641     2.942    data_gen_inst/PRBS_GENERATE/clk_x1_BUFG
    SLICE_X5Y125         FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDSE (Prop_fdse_C_Q)         0.141     3.083 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/Q
                         net (fo=3, routed)           0.190     3.273    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg_n_0_[0]
    SLICE_X5Y124         LUT5 (Prop_lut5_I0_O)        0.049     3.322 r  data_gen_inst/PRBS_GENERATE/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.322    encoder_inst/D[2]
    SLICE_X5Y124         FDRE                                         r  encoder_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.537     2.745    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.774 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.912     3.686    encoder_inst/clk_x1_BUFG
    SLICE_X5Y124         FDRE                                         r  encoder_inst/data_out_reg[2]/C
                         clock pessimism             -0.707     2.979    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.107     3.086    encoder_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         divider_even_inst/clk_x1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { divider_even_inst/clk_div_even_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0  clk_x1_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y129   debounce_inst_1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y129   debounce_inst_1/counter_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y125   data_gen_inst/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y125   data_gen_inst/counter_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y125   data_gen_inst/counter_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y125   data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y129   debounce_inst_1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y129   debounce_inst_1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y130   debounce_inst_1/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  divider_even_inst/clk_x1
  To Clock:  USER_SMA_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            edge_det_inst/edge_det[0].data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.589ns (39.149%)  route 0.915ns (60.851%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 9.104 - 5.000 ) 
    Source Clock Delay      (SCD):    7.232ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.550     7.232    data_gen_ook_inst/clk_x1_BUFG
    SLICE_X1Y124         FDRE                                         r  data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.379     7.611 r  data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=8, routed)           0.642     8.253    data_gen_ook_inst/PRBS_GENERATE/Q[1]
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.105     8.358 r  data_gen_ook_inst/PRBS_GENERATE/edge_det[0].data_r1[0]_i_2/O
                         net (fo=3, routed)           0.273     8.631    encoder_inst/edge_det[0].data_r1_reg[0]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.105     8.736 r  encoder_inst/edge_det[0].data_r1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.736    edge_det_inst/data_slow_reference_i_i[0]
    SLICE_X5Y123         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.446     9.104    edge_det_inst/clk_x10_i_BUFG
    SLICE_X5Y123         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/C
                         clock pessimism              0.137     9.241    
                         clock uncertainty           -0.035     9.206    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.030     9.236    edge_det_inst/edge_det[0].data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            edge_det_inst/edge_det[1].data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.589ns (39.228%)  route 0.912ns (60.772%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 9.104 - 5.000 ) 
    Source Clock Delay      (SCD):    7.232ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.550     7.232    data_gen_ook_inst/clk_x1_BUFG
    SLICE_X1Y124         FDRE                                         r  data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.379     7.611 r  data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=8, routed)           0.642     8.253    data_gen_ook_inst/PRBS_GENERATE/Q[1]
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.105     8.358 r  data_gen_ook_inst/PRBS_GENERATE/edge_det[0].data_r1[0]_i_2/O
                         net (fo=3, routed)           0.270     8.628    encoder_inst/edge_det[0].data_r1_reg[0]
    SLICE_X5Y123         LUT4 (Prop_lut4_I1_O)        0.105     8.733 r  encoder_inst/edge_det[1].data_r1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.733    edge_det_inst/data_slow_reference_i_i[1]
    SLICE_X5Y123         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.446     9.104    edge_det_inst/clk_x10_i_BUFG
    SLICE_X5Y123         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/C
                         clock pessimism              0.137     9.241    
                         clock uncertainty           -0.035     9.206    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.032     9.238    edge_det_inst/edge_det[1].data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.238    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            edge_det_inst/edge_det[2].data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.589ns (40.036%)  route 0.882ns (59.964%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -2.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 9.103 - 5.000 ) 
    Source Clock Delay      (SCD):    7.232ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.550     7.232    data_gen_ook_inst/clk_x1_BUFG
    SLICE_X1Y124         FDRE                                         r  data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.379     7.611 r  data_gen_ook_inst/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=8, routed)           0.642     8.253    data_gen_ook_inst/PRBS_GENERATE/Q[1]
    SLICE_X3Y124         LUT4 (Prop_lut4_I1_O)        0.105     8.358 r  data_gen_ook_inst/PRBS_GENERATE/edge_det[0].data_r1[0]_i_2/O
                         net (fo=3, routed)           0.240     8.598    encoder_inst/edge_det[0].data_r1_reg[0]
    SLICE_X7Y124         LUT4 (Prop_lut4_I1_O)        0.105     8.703 r  encoder_inst/edge_det[2].data_r1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.703    edge_det_inst/data_slow_reference_i_i[2]
    SLICE_X7Y124         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.445     9.103    edge_det_inst/clk_x10_i_BUFG
    SLICE_X7Y124         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
                         clock pessimism              0.137     9.240    
                         clock uncertainty           -0.035     9.205    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)        0.032     9.237    edge_det_inst/edge_det[2].data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 divider_even_inst/clk_div_even_reg/Q
                            (clock source 'divider_even_inst/clk_x1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_even_inst/clk_div_even_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@55.000ns - divider_even_inst/clk_x1 fall@50.000ns)
  Data Path Delay:        1.528ns  (logic 0.105ns (6.870%)  route 1.423ns (93.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 58.931 - 55.000 ) 
    Source Clock Delay      (SCD):    4.558ns = ( 54.558 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 fall edge)
                                                     50.000    50.000 f  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    50.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    52.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    52.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384    54.179    divider_even_inst/clk_x10_i_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    54.558 f  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.423    55.981    divider_even_inst/clk_x1
    SLICE_X82Y146        LUT6 (Prop_lut6_I5_O)        0.105    56.086 r  divider_even_inst/clk_div_even_i_1/O
                         net (fo=1, routed)           0.000    56.086    divider_even_inst/clk_div_even_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                     55.000    55.000 r  
    J23                                               0.000    55.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    55.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    55.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    57.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    57.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273    58.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/C
                         clock pessimism              0.137    59.068    
                         clock uncertainty           -0.035    59.033    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.030    59.063    divider_even_inst/clk_div_even_reg
  -------------------------------------------------------------------
                         required time                         59.063    
                         arrival time                         -56.086    
  -------------------------------------------------------------------
                         slack                                  2.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 divider_even_inst/clk_div_even_reg/Q
                            (clock source 'divider_even_inst/clk_x1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_even_inst/clk_div_even_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.045ns (6.703%)  route 0.626ns (93.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.626     2.433    divider_even_inst/clk_x1
    SLICE_X82Y146        LUT6 (Prop_lut6_I5_O)        0.045     2.478 r  divider_even_inst/clk_div_even_i_1/O
                         net (fo=1, routed)           0.000     2.478    divider_even_inst/clk_div_even_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/C
                         clock pessimism             -0.098     1.936    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.091     2.027    divider_even_inst/clk_div_even_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 mode_choice_reg/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            edge_det_inst/edge_det[1].data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.169%)  route 0.157ns (42.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.642     2.943    clk_x1_BUFG
    SLICE_X6Y123         FDRE                                         r  mode_choice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  mode_choice_reg/Q
                         net (fo=4, routed)           0.157     3.264    encoder_inst/mode_choice
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.045     3.309 r  encoder_inst/edge_det[1].data_r1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.309    edge_det_inst/data_slow_reference_i_i[1]
    SLICE_X5Y123         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.915     2.111    edge_det_inst/clk_x10_i_BUFG
    SLICE_X5Y123         FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/C
                         clock pessimism             -0.098     2.014    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.092     2.106    edge_det_inst/edge_det[1].data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 mode_choice_reg/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            edge_det_inst/edge_det[2].data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.701%)  route 0.160ns (43.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.642     2.943    clk_x1_BUFG
    SLICE_X6Y123         FDRE                                         r  mode_choice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  mode_choice_reg/Q
                         net (fo=4, routed)           0.160     3.267    encoder_inst/mode_choice
    SLICE_X7Y124         LUT4 (Prop_lut4_I3_O)        0.045     3.312 r  encoder_inst/edge_det[2].data_r1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.312    edge_det_inst/data_slow_reference_i_i[2]
    SLICE_X7Y124         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.914     2.110    edge_det_inst/clk_x10_i_BUFG
    SLICE_X7Y124         FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
                         clock pessimism             -0.098     2.013    
    SLICE_X7Y124         FDRE (Hold_fdre_C_D)         0.092     2.105    edge_det_inst/edge_det[2].data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 mode_choice_reg/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            edge_det_inst/edge_det[0].data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.050%)  route 0.209ns (49.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.469     2.276    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.302 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         0.642     2.943    clk_x1_BUFG
    SLICE_X6Y123         FDRE                                         r  mode_choice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  mode_choice_reg/Q
                         net (fo=4, routed)           0.209     3.316    encoder_inst/mode_choice
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.045     3.361 r  encoder_inst/edge_det[0].data_r1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.361    edge_det_inst/data_slow_reference_i_i[0]
    SLICE_X5Y123         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         0.915     2.111    edge_det_inst/clk_x10_i_BUFG
    SLICE_X5Y123         FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/C
                         clock pessimism             -0.098     2.014    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.091     2.105    edge_det_inst/edge_det[0].data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  1.256    





---------------------------------------------------------------------------------------------------
From Clock:  USER_SMA_CLOCK_P
  To Clock:  divider_even_inst/clk_x1

Setup :            0  Failing Endpoints,  Worst Slack        2.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_status_2_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.170ns  (logic 0.600ns (14.389%)  route 3.570ns (85.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 106.661 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           1.047   100.745    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT3 (Prop_lut3_I0_O)        0.252   100.997 r  reset_gen_inst/led_status_2_i_1/O
                         net (fo=1, routed)           2.523   103.520    reset_gen_inst_n_3
    SLICE_X5Y126         FDRE                                         r  led_status_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.444   106.661    clk_x1_BUFG
    SLICE_X5Y126         FDRE                                         r  led_status_2_reg/C
                         clock pessimism              0.137   106.798    
                         clock uncertainty           -0.035   106.762    
    SLICE_X5Y126         FDRE (Setup_fdre_C_R)       -0.522   106.240    led_status_2_reg
  -------------------------------------------------------------------
                         required time                        106.240    
                         arrival time                        -103.520    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[0]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X6Y125         FDRE (Setup_fdre_C_R)       -0.423   106.338    data_gen_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        106.338    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X6Y125         FDRE (Setup_fdre_C_R)       -0.423   106.338    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        106.338    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X6Y125         FDRE (Setup_fdre_C_R)       -0.423   106.338    data_gen_inst/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        106.338    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X6Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[4]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X6Y125         FDRE (Setup_fdre_C_R)       -0.423   106.338    data_gen_inst/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        106.338    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X7Y125         FDRE (Setup_fdre_C_R)       -0.352   106.409    data_gen_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[5]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X7Y125         FDRE (Setup_fdre_C_R)       -0.352   106.409    data_gen_inst/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[6]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X7Y125         FDRE (Setup_fdre_C_R)       -0.352   106.409    data_gen_inst/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[7]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X7Y125         FDRE (Setup_fdre_C_R)       -0.352   106.409    data_gen_inst/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@100.000ns - USER_SMA_CLOCK_P rise@95.000ns)
  Data Path Delay:        4.199ns  (logic 0.590ns (14.053%)  route 3.609ns (85.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 106.660 - 100.000 ) 
    Source Clock Delay      (SCD):    4.350ns = ( 99.350 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     95.000    95.000 r  
    J23                                               0.000    95.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    95.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    95.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    97.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    97.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.555    99.350    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.348    99.698 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.936   100.633    reset_gen_inst/state_reg[1]
    SLICE_X5Y127         LUT2 (Prop_lut2_I1_O)        0.242   100.875 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.673   103.548    data_gen_inst/slow_rst_i
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                    100.000   100.000 r  
    J23                                               0.000   100.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000   100.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846   100.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734   102.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078   102.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.273   103.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304   104.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.905   105.140    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   105.217 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.443   106.660    data_gen_inst/clk_x1_BUFG
    SLICE_X7Y125         FDRE                                         r  data_gen_inst/counter_reg_reg[8]/C
                         clock pessimism              0.137   106.797    
                         clock uncertainty           -0.035   106.761    
    SLICE_X7Y125         FDRE (Setup_fdre_C_R)       -0.352   106.409    data_gen_inst/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                        -103.548    
  -------------------------------------------------------------------
                         slack                                  2.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_status_1_reg/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.388ns (12.913%)  route 2.617ns (87.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.233ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.435     4.845    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT4 (Prop_lut4_I1_O)        0.084     4.929 r  reset_gen_inst/led_status_1_i_1/O
                         net (fo=1, routed)           2.182     7.111    reset_gen_inst_n_0
    SLICE_X3Y126         FDRE                                         r  led_status_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.551     7.233    clk_x1_BUFG
    SLICE_X3Y126         FDRE                                         r  led_status_1_reg/C
                         clock pessimism             -0.137     7.096    
    SLICE_X3Y126         FDRE (Hold_fdre_C_R)        -0.022     7.074    led_status_1_reg
  -------------------------------------------------------------------
                         required time                         -7.074    
                         arrival time                           7.111    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.388ns (12.774%)  route 2.649ns (87.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.231ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.218     7.144    slow_rst_i
    SLICE_X4Y126         FDRE                                         r  counter_for_status_LED_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.549     7.231    clk_x1_BUFG
    SLICE_X4Y126         FDRE                                         r  counter_for_status_LED_reg[10]/C
                         clock pessimism             -0.137     7.094    
    SLICE_X4Y126         FDRE (Hold_fdre_C_R)        -0.022     7.072    counter_for_status_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.072    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.388ns (12.774%)  route 2.649ns (87.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.231ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.218     7.144    slow_rst_i
    SLICE_X4Y126         FDRE                                         r  counter_for_status_LED_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.549     7.231    clk_x1_BUFG
    SLICE_X4Y126         FDRE                                         r  counter_for_status_LED_reg[11]/C
                         clock pessimism             -0.137     7.094    
    SLICE_X4Y126         FDRE (Hold_fdre_C_R)        -0.022     7.072    counter_for_status_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.072    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.388ns (12.774%)  route 2.649ns (87.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.231ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.218     7.144    slow_rst_i
    SLICE_X4Y126         FDRE                                         r  counter_for_status_LED_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.549     7.231    clk_x1_BUFG
    SLICE_X4Y126         FDRE                                         r  counter_for_status_LED_reg[8]/C
                         clock pessimism             -0.137     7.094    
    SLICE_X4Y126         FDRE (Hold_fdre_C_R)        -0.022     7.072    counter_for_status_LED_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.072    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.388ns (12.774%)  route 2.649ns (87.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.231ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.218     7.144    slow_rst_i
    SLICE_X4Y126         FDRE                                         r  counter_for_status_LED_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.549     7.231    clk_x1_BUFG
    SLICE_X4Y126         FDRE                                         r  counter_for_status_LED_reg[9]/C
                         clock pessimism             -0.137     7.094    
    SLICE_X4Y126         FDRE (Hold_fdre_C_R)        -0.022     7.072    counter_for_status_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.072    
                         arrival time                           7.144    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.388ns (12.761%)  route 2.652ns (87.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.233ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.221     7.147    slow_rst_i
    SLICE_X4Y127         FDRE                                         r  counter_for_status_LED_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.551     7.233    clk_x1_BUFG
    SLICE_X4Y127         FDRE                                         r  counter_for_status_LED_reg[12]/C
                         clock pessimism             -0.137     7.096    
    SLICE_X4Y127         FDRE (Hold_fdre_C_R)        -0.022     7.074    counter_for_status_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.074    
                         arrival time                           7.147    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.388ns (12.761%)  route 2.652ns (87.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.233ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.221     7.147    slow_rst_i
    SLICE_X4Y127         FDRE                                         r  counter_for_status_LED_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.551     7.233    clk_x1_BUFG
    SLICE_X4Y127         FDRE                                         r  counter_for_status_LED_reg[13]/C
                         clock pessimism             -0.137     7.096    
    SLICE_X4Y127         FDRE (Hold_fdre_C_R)        -0.022     7.074    counter_for_status_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.074    
                         arrival time                           7.147    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.388ns (12.761%)  route 2.652ns (87.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.233ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.221     7.147    slow_rst_i
    SLICE_X4Y127         FDRE                                         r  counter_for_status_LED_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.551     7.233    clk_x1_BUFG
    SLICE_X4Y127         FDRE                                         r  counter_for_status_LED_reg[14]/C
                         clock pessimism             -0.137     7.096    
    SLICE_X4Y127         FDRE (Hold_fdre_C_R)        -0.022     7.074    counter_for_status_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.074    
                         arrival time                           7.147    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.388ns (12.761%)  route 2.652ns (87.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.233ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.221     7.147    slow_rst_i
    SLICE_X4Y127         FDRE                                         r  counter_for_status_LED_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.551     7.233    clk_x1_BUFG
    SLICE_X4Y127         FDRE                                         r  counter_for_status_LED_reg[15]/C
                         clock pessimism             -0.137     7.096    
    SLICE_X4Y127         FDRE (Hold_fdre_C_R)        -0.022     7.074    counter_for_status_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.074    
                         arrival time                           7.147    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            counter_for_status_LED_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.388ns (12.761%)  route 2.653ns (87.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.230ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     0.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     2.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.448     4.106    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X5Y128         FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.304     4.410 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.431     4.841    reset_gen_inst/state_reg[0]
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.084     4.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=43, routed)          2.222     7.147    slow_rst_i
    SLICE_X4Y125         FDRE                                         r  counter_for_status_LED_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=422, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.043     5.601    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.682 r  clk_x1_BUFG_inst/O
                         net (fo=131, routed)         1.548     7.230    clk_x1_BUFG
    SLICE_X4Y125         FDRE                                         r  counter_for_status_LED_reg[4]/C
                         clock pessimism             -0.137     7.093    
    SLICE_X4Y125         FDRE (Hold_fdre_C_R)        -0.022     7.071    counter_for_status_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.071    
                         arrival time                           7.147    
  -------------------------------------------------------------------
                         slack                                  0.076    





