
icetime topological timing analysis report
==========================================

Report for critical path:
-------------------------

        loop-start at net_36208
        t6659 (LocalMux) I -> O: 1.099 ns
        inmux_9_22_40096_40113 (InMux) I -> O: 0.662 ns
        lc40_9_22_0 (LogicCell40) in0 -> lcout: 1.285 ns
1000003.046 ns net_36208 (gpio_rdata[2])
        odrv_9_22_36208_36350 (Odrv4) I -> O: 0.649 ns
        t6676 (Span4Mux_v1) I -> O: 0.344 ns
        t6675 (LocalMux) I -> O: 1.099 ns
        inmux_11_21_47643_47660 (InMux) I -> O: 0.662 ns
        t1035 (CascadeMux) I -> O: 0.000 ns
        lc40_11_21_1 (LogicCell40) in2 -> lcout: 1.205 ns
1000007.006 ns net_43748 (RAM.MEM.0.8_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_O[1])
        t8566 (LocalMux) I -> O: 1.099 ns
        inmux_10_20_43690_43717 (InMux) I -> O: 0.662 ns
        lc40_10_20_3 (LogicCell40) in1 -> lcout: 1.232 ns
1000010.000 ns net_39796 (CPU.instr_SB_DFFE_Q_13_D_SB_LUT4_I3_1_O[2])
        odrv_10_20_39796_39942 (Odrv4) I -> O: 0.649 ns
        t7842 (Span4Mux_h3) I -> O: 0.397 ns
        t7841 (LocalMux) I -> O: 1.099 ns
        inmux_7_19_32055_32127 (InMux) I -> O: 0.662 ns
        lc40_7_19_7 (LogicCell40) in3 -> lcout: 0.874 ns
1000013.682 ns net_28406 (CPU.RegisterBank.0.0_WDATA_11_SB_LUT4_O_I2[3])
        t4943 (LocalMux) I -> O: 1.099 ns
        inmux_8_19_35895_35949 (InMux) I -> O: 0.662 ns
        lc40_8_19_6 (LogicCell40) in0 -> lcout: 1.285 ns
1000016.728 ns net_32014 (CPU.RegisterBank.0.0_WDATA_11)
        odrv_8_19_32014_35741 (Odrv4) I -> O: 0.649 ns
        t5834 (Span4Mux_h3) I -> O: 0.397 ns
        t5833 (LocalMux) I -> O: 1.099 ns
        inmux_6_20_28571_28636 (InMux) I -> O: 0.662 ns
1000019.536 ns net_28636 (CPU.RegisterBank.0.0_WDATA_11)
        ram_6_19 (SB_RAM40_4K) WDATA[4] [setup]: 0.305 ns
1000019.840 ns net_24983 (CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1])

Resolvable net names on path:
1000003.046 ns ..1000005.801 ns gpio_rdata[2]
1000007.006 ns ..1000008.768 ns RAM.MEM.0.8_RDATA_5_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
1000010.000 ns ..1000012.807 ns CPU.instr_SB_DFFE_Q_13_D_SB_LUT4_I3_1_O[2]
1000013.682 ns ..1000015.443 ns CPU.RegisterBank.0.0_WDATA_11_SB_LUT4_O_I2[3]
1000016.728 ns ..1000019.536 ns CPU.RegisterBank.0.0_WDATA_11
               RDATA[0] -> CPU.PC_SB_DFFESR_Q_30_E_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_2_O[1]
              RDATA[10] -> CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
              RDATA[11] -> CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
              RDATA[12] -> CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
              RDATA[13] -> CPU.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
              RDATA[14] -> CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
              RDATA[15] -> CPU.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
               RDATA[1] -> CPU.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
               RDATA[2] -> CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
               RDATA[3] -> CPU.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
               RDATA[4] -> CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
               RDATA[5] -> CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
               RDATA[6] -> CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
               RDATA[7] -> CPU.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
               RDATA[8] -> CPU.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
               RDATA[9] -> CPU.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]

Total number of logic levels: 6
Total path delay: 1000019.84 ns (0.00 MHz)

