proc vsimulink {args} {

  lappend sllibarg -foreign \{simlinkserver \{C:/Program Files/MATLAB/R2022b/toolbox/edalink/extensions/modelsim/windows32/liblfmhdls_gcc421vc12.dll\}
  if {[catch {lsearch -exact $args -socket} idx]==0  && $idx >= 0} {
    set socket [lindex $args [expr {$idx + 1}]]
    set args [lreplace $args $idx [expr {$idx + 1}]]
    append socketarg " \; -socket " "$socket"
    lappend sllibarg $socketarg
  }
  set runmode "Batch"
  if { $runmode == "Batch" || $runmode == "Batch with Xterm"} {
    lappend sllibarg " \; -batch"
  }
  lappend sllibarg \}
  set args [linsert $args 0 vsim]
  lappend args [join $sllibarg]
  uplevel 1 [join $args]
}
proc vsimmatlab {args} {

  lappend mllibarg -foreign \{matlabclient \{C:/Program Files/MATLAB/R2022b/toolbox/edalink/extensions/modelsim/windows32/liblfmhdlc_gcc421vc12.dll\}
  lappend mllibarg \}
  lappend mlinput 
  lappend mlinput [join $args]
  lappend mlinput [join $mllibarg]
   set mlinput [linsert $mlinput 0 vsim]
  uplevel 1 [join $mlinput]
}
proc wrapverilog {args} {

  error "wrapverilog has been removed. HDL Verifier now supports Verilog models directly, without requiring a VHDL wrapper."}


proc vsimmatlabsysobj {args} {

  lappend sllibarg -foreign \{matlabsysobjserver \{C:/Program Files/MATLAB/R2022b/toolbox/edalink/extensions/modelsim/windows32/liblfmhdls_gcc421vc12.dll\}
  if {[catch {lsearch -exact $args -socket} idx]==0  && $idx >= 0} {
    set socket [lindex $args [expr {$idx + 1}]]
    set args [lreplace $args $idx [expr {$idx + 1}]]
    append socketarg " \; -socket " "$socket"
    lappend sllibarg $socketarg
  }
  set runmode "Batch"
  if { $runmode == "Batch" || $runmode == "Batch with Xterm"} {
    lappend sllibarg " \; -batch"
  }
  lappend sllibarg \}
  set args [linsert $args 0 vsim]
  lappend args [join $sllibarg]
  uplevel 1 [join $args]
}
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
vlog modelo_base_fixpt.v
# Start time: 19:57:50 on Dec 10,2022
# vlog modelo_base_fixpt.v 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module modelo_base_fixpt
# 
# Top level modules:
# 	modelo_base_fixpt
# End time: 19:57:50 on Dec 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsimmatlabsysobj -voptargs=+acc work.modelo_base_fixpt
# vsim -voptargs="+acc" work.modelo_base_fixpt -foreign "matlabsysobjserver {C:/Program Files/MATLAB/R2022b/toolbox/edalink/extensions/modelsim/windows32/liblfmhdls_gcc421vc12.dll}  ; -batch " 
# Start time: 19:57:51 on Dec 10,2022
# Loading work.modelo_base_fixpt
# Loading C:/Program Files/MATLAB/R2022b/toolbox/edalink/extensions/modelsim/windows32/liblfmhdls_gcc421vc12.dll
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
# ** Error (suppressible): (vsim-FLI-3155) The FLI is not enabled in this version of ModelSim.
set UserTimeUnit ns
# ns
puts ""
puts "Ready for cosimulation..."

# 
# <EOF>
# End time: 19:57:51 on Dec 10,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
