DEPTH = 147;
WIDTH = 26;
ADDRESS_RADIX = HEX;
DATA_RADIX = HEX;
CONTENT
BEGIN
000 : 00006DF03; -- [25:16]-DPRIO address=0x006; [15:8]-bit mask=0xDF; [7:7]-hssi_tx_pcs_pma_interface_sqwgen_clken=sqwgen_clk_dis(1'h0); [6:6]-hssi_tx_pcs_pma_interface_prbs_clken=prbs_clk_dis(1'h0); [4:4]-hssi_tx_pcs_pma_interface_master_clk_sel=master_tx_pma_clk(1'h0); [3:3]-hssi_tx_pcs_pma_interface_prbs9_dwidth=prbs9_64b(1'h0); [2:0]-hssi_tx_pcs_pma_interface_tx_pma_data_sel=ten_g_pcs(3'h3);
001 : 00007FF01; -- [25:16]-DPRIO address=0x007; [15:8]-bit mask=0xFF; [7:4]-hssi_tx_pcs_pma_interface_prbs_gen_pat=prbs_gen_dis(4'h0); [3:3]-hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion=tx_dyn_polinv_dis(1'h0); [2:2]-hssi_tx_pcs_pma_interface_tx_static_polarity_inversion=tx_stat_polinv_dis(1'h0); [1:1]-hssi_tx_pcs_pma_interface_pmagate_en=pmagate_dis(1'h0); [0:0]-hssi_tx_pcs_pma_interface_bypass_pma_txelecidle=true(1'h1);
002 : 00008FF04; -- [25:16]-DPRIO address=0x008; [15:8]-bit mask=0xFF; [7:7]-hssi_tx_pcs_pma_interface_pldif_datawidth_mode=pldif_data_10bit(1'h0); [6:5]-hssi_tx_pcs_pma_interface_tx_pma_data_sel=ten_g_pcs(2'h0); [4:4]-hssi_tx_pcs_pma_interface_prbs_gen_pat=prbs_gen_dis(1'h0); [3:0]-hssi_tx_pcs_pma_interface_sq_wave_num=sq_wave_default(4'h4);
003 : 0000AFF02; -- [25:16]-DPRIO address=0x00A; [15:8]-bit mask=0xFF; [7:7]-hssi_rx_pcs_pma_interface_prbs_clken=prbs_clk_dis(1'h0); [6:5]-hssi_rx_pcs_pma_interface_master_clk_sel=master_rx_pma_clk(2'h0); [4:4]-hssi_rx_pcs_pma_interface_rx_static_polarity_inversion=rx_stat_polinv_dis(1'h0); [3:3]-hssi_rx_pcs_pma_interface_rx_lpbk_en=lpbk_dis(1'h0); [2:2]-hssi_rx_pcs_pma_interface_clkslip_sel=pld(1'h0); [1:0]-hssi_rx_pcs_pma_interface_block_sel=ten_g_pcs(2'h2);
004 : 0000BFF02; -- [25:16]-DPRIO address=0x00B; [15:8]-bit mask=0xFF; [7:4]-hssi_rx_pcs_pma_interface_prbs_ver=prbs_off(4'h0); [3:2]-hssi_rx_pcs_pma_interface_rx_prbs_mask=prbsmask128(2'h0); [1:1]-hssi_rx_pcs_pma_interface_rx_prbs_mode=teng_mode(1'h1); [0:0]-hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion=rx_dyn_polinv_dis(1'h0);
005 : 0000C0F02; -- [25:16]-DPRIO address=0x00C; [15:8]-bit mask=0x0F; [3:3]-hssi_rx_pcs_pma_interface_prbs9_dwidth=prbs9_64b(1'h0); [2:2]-hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel=sel_sig_det(1'h0); [1:1]-hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok=force_sig_ok(1'h1); [0:0]-hssi_rx_pcs_pma_interface_prbs_ver=prbs_off(1'h0);
006 : 0000DFD00; -- [25:16]-DPRIO address=0x00D; [15:8]-bit mask=0xFD; [7:7]-hssi_common_pcs_pma_interface_ppm_deassert_early=deassert_early_dis(1'h0); [6:6]-hssi_common_pcs_pma_interface_ppm_cnt_rst=ppm_cnt_rst_dis(1'h0); [5:5]-hssi_common_pcs_pma_interface_asn_enable=dis_asn(1'h0); [4:4]-hssi_common_pcs_pma_interface_ppm_gen1_2_cnt=cnt_32k(1'h0); [3:3]-hssi_common_pcs_pma_interface_ppm_post_eidle_delay=cnt_200_cycles(1'h0); [2:2]-hssi_common_pcs_pma_interface_pipe_if_g3pcs=pipe_if_8gpcs(1'h0); [0:0]-hssi_common_pcs_pma_interface_block_sel=eight_g_pcs(1'h0);
007 : 0000EFF04; -- [25:16]-DPRIO address=0x00E; [15:8]-bit mask=0xFF; [7:2]-hssi_common_pcs_pma_interface_ppmsel=ppmsel_100(6'h1); [1:0]-hssi_common_pcs_pma_interface_force_freqdet=force_freqdet_dis(2'h0);
008 : 0000F9F00; -- [25:16]-DPRIO address=0x00F; [15:8]-bit mask=0x9F; [7:7]-hssi_rx_pcs_pma_interface_pldif_datawidth_mode=pldif_data_10bit(1'h0); [4:4]-hssi_tx_pcs_pma_interface_pma_if_dft_en=dft_dis(1'h0); [3:3]-hssi_rx_pcs_pma_interface_pma_if_dft_val=dft_0(1'h0); [2:2]-hssi_rx_pcs_pma_interface_pma_if_dft_en=dft_dis(1'h0); [1:1]-hssi_common_pcs_pma_interface_pma_if_dft_val=dft_0(1'h0); [0:0]-hssi_common_pcs_pma_interface_pma_if_dft_en=dft_dis(1'h0);
009 : 00010FF00; -- [25:16]-DPRIO address=0x010; [15:8]-bit mask=0xFF; [7:0]-hssi_common_pcs_pma_interface_pma_done_counter=0(8'h0);
00A : 00011FF00; -- [25:16]-DPRIO address=0x011; [15:8]-bit mask=0xFF; [7:0]-hssi_common_pcs_pma_interface_pma_done_counter=0(8'h0);
00B : 00012FF00; -- [25:16]-DPRIO address=0x012; [15:8]-bit mask=0xFF; [7:2]-hssi_common_pcs_pma_interface_phfifo_flush_wait=0(6'h0); [1:0]-hssi_common_pcs_pma_interface_pma_done_counter=0(2'h0);
00C : 00013FF00; -- [25:16]-DPRIO address=0x013; [15:8]-bit mask=0xFF; [7:7]-hssi_common_pcs_pma_interface_ph_fifo_reg_mode=phfifo_reg_mode_dis(1'h0); [6:0]-hssi_common_pcs_pma_interface_pc_en_counter=0(7'h0);
00D : 000141F00; -- [25:16]-DPRIO address=0x014; [15:8]-bit mask=0x1F; [4:0]-hssi_common_pcs_pma_interface_pc_rst_counter=0(5'h0);
00E : 00015F414; -- [25:16]-DPRIO address=0x015; [15:8]-bit mask=0xF4; [7:4]-hssi_common_pcs_pma_interface_testout_sel=asn_test(4'h1); [2:2]-hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp=true(1'h1);
00F : 00016FF00; -- [25:16]-DPRIO address=0x016; [15:8]-bit mask=0xFF; [7:0]-hssi_common_pcs_pma_interface_wait_send_syncp_fbkp=0(8'h0);
010 : 00017F700; -- [25:16]-DPRIO address=0x017; [15:8]-bit mask=0xF7; [7:4]-hssi_common_pcs_pma_interface_wait_clk_on_off_timer=0(4'h0); [2:0]-hssi_common_pcs_pma_interface_wait_send_syncp_fbkp=0(3'h0);
011 : 00018FF20; -- [25:16]-DPRIO address=0x018; [15:8]-bit mask=0xFF; [7:7]-hssi_common_pcs_pma_interface_free_run_clk_enable=false(1'h0); [6:6]-hssi_common_pcs_pma_interface_asn_clk_enable=false(1'h0); [5:5]-hssi_common_pcs_pma_interface_bypass_pma_sw_done=true(1'h1); [4:0]-hssi_common_pcs_pma_interface_wait_pipe_synchronizing=0(5'h0);
012 : 00019FF17; -- [25:16]-DPRIO address=0x019; [15:8]-bit mask=0xFF; [7:7]-hssi_common_pcs_pma_interface_rxvalid_mask=rxvalid_mask_dis(1'h0); [6:6]-hssi_common_pcs_pma_interface_cid_enable=dis_cid_mode(1'h0); [5:5]-hssi_common_pcs_pma_interface_cdr_control=dis_cdr_ctrl(1'h0); [4:4]-hssi_common_pcs_pma_interface_bypass_pma_ltr=true(1'h1); [3:3]-hssi_common_pcs_pma_interface_bypass_ppm_lock=false(1'h0); [2:2]-hssi_common_pcs_pma_interface_bypass_txdetectrx=true(1'h1); [1:1]-hssi_common_pcs_pma_interface_bypass_early_eios=true(1'h1); [0:0]-hssi_common_pcs_pma_interface_bypass_pcie_switch=true(1'h1);
013 : 0001AFF00; -- [25:16]-DPRIO address=0x01A; [15:8]-bit mask=0xFF; [7:0]-hssi_common_pcs_pma_interface_sigdet_wait_counter=0(8'h0);
014 : 0001BFF00; -- [25:16]-DPRIO address=0x01B; [15:8]-bit mask=0xFF; [7:4]-hssi_common_pcs_pma_interface_dft_observation_clock_selection=dft_clk_obsrv_tx0(4'h0); [3:0]-hssi_common_pcs_pma_interface_sigdet_wait_counter=0(4'h0);
015 : 0001CFF00; -- [25:16]-DPRIO address=0x01C; [15:8]-bit mask=0xFF; [7:0]-hssi_common_pcs_pma_interface_data_mask_count=0(8'h0);
016 : 0001DFF00; -- [25:16]-DPRIO address=0x01D; [15:8]-bit mask=0xFF; [7:0]-hssi_common_pcs_pma_interface_data_mask_count=0(8'h0);
017 : 0001EFF00; -- [25:16]-DPRIO address=0x01E; [15:8]-bit mask=0xFF; [7:7]-hssi_common_pcs_pma_interface_ignore_sigdet_g23=false(1'h0); [6:6]-hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en=false(1'h0); [5:3]-hssi_common_pcs_pma_interface_data_mask_count_multi=0(3'h0); [2:0]-hssi_common_pcs_pma_interface_sigdet_wait_counter_multi=0(3'h0);
018 : 0001FFF00; -- [25:16]-DPRIO address=0x01F; [15:8]-bit mask=0xFF; [7:0]-hssi_common_pcs_pma_interface_early_eios_counter=0(8'h0);
019 : 000207E74; -- [25:16]-DPRIO address=0x020; [15:8]-bit mask=0x7E; [6:6]-hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en=delay2_clk_enable(1'h1); [5:5]-hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en=delay1_clk_enable(1'h1); [4:4]-hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel=two_ff_delay(1'h1); [3:3]-hssi_tx_pld_pcs_interface_pcs_tx_output_sel=teng_output(1'h0); [2:2]-hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel=pcs_tx_clk(1'h1); [1:1]-hssi_tx_pld_pcs_interface_pcs_tx_data_source=hip_disable(1'h0);
01A : 00021FF71; -- [25:16]-DPRIO address=0x021; [15:8]-bit mask=0xFF; [7:4]-hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl=delay2_path3(4'h7); [3:0]-hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl=delay1_path1(4'h1);
01B : 000220F05; -- [25:16]-DPRIO address=0x022; [15:8]-bit mask=0x0F; [3:2]-hssi_tx_pld_pcs_interface_pcs_tx_clk_source=teng(2'h1); [1:0]-hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel=teng_clk_out(2'h1);
01C : 00024EF41; -- [25:16]-DPRIO address=0x024; [15:8]-bit mask=0xEF; [7:6]-hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel=teng_clk_out(2'h1); [5:5]-hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en=hip_rx_disable(1'h0); [3:3]-hssi_rx_pld_pcs_interface_pcs_rx_output_sel=teng_output(1'h0); [2:2]-hssi_rx_pld_pcs_interface_pcs_rx_clk_sel=pcs_rx_clk(1'h0); [1:0]-hssi_rx_pld_pcs_interface_pcs_rx_block_sel=teng(2'h1);
01D : 00028F704; -- [25:16]-DPRIO address=0x028; [15:8]-bit mask=0xF7; [7:5]-hssi_common_pld_pcs_interface_dft_clk_out_sel=teng_rx_dft_clk(3'h0); [4:4]-hssi_common_pld_pcs_interface_hrdrstctrl_en=hrst_dis(1'h0); [2:0]-hssi_common_pld_pcs_interface_pcs_testbus_block_sel=pma_if(3'h4);
01E : 000290100; -- [25:16]-DPRIO address=0x029; [15:8]-bit mask=0x01; [0:0]-hssi_common_pld_pcs_interface_dft_clk_out_en=dft_clk_out_disable(1'h0);
01F : 00070FFC0; -- [25:16]-DPRIO address=0x070; [15:8]-bit mask=0xFF; [7:6]-hssi_10g_tx_pcs_txfifo_pfull=11(2'h3); [5:4]-hssi_10g_tx_pcs_wr_clk_sel=wr_tx_pma_clk(2'h0); [3:3]-hssi_10g_tx_pcs_scrm_bypass=scrm_bypass_dis(1'h0); [2:2]-hssi_10g_tx_pcs_tx_sm_bypass=tx_sm_bypass_dis(1'h0); [1:1]-hssi_10g_tx_pcs_enc_64b66b_txsm_bypass=enc_64b66b_txsm_bypass_dis(1'h0); [0:0]-hssi_10g_tx_pcs_fec_enable=fec_dis(1'h0);
020 : 000717B12; -- [25:16]-DPRIO address=0x071; [15:8]-bit mask=0x7B; [6:3]-hssi_10g_tx_pcs_txfifo_pempty=2(4'h2); [1:0]-hssi_10g_tx_pcs_txfifo_pfull=11(2'h2);
021 : 000793C00; -- [25:16]-DPRIO address=0x079; [15:8]-bit mask=0x3C; [5:2]-hssi_10g_tx_pcs_txfifo_empty=empty_default(4'h0);
022 : 0007AFFFF; -- [25:16]-DPRIO address=0x07A; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_pseudo_seed_b=288230376151711743(8'hFF);
023 : 0007BFFFF; -- [25:16]-DPRIO address=0x07B; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_pseudo_seed_b=288230376151711743(8'hFF);
024 : 0007CFFFF; -- [25:16]-DPRIO address=0x07C; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_pseudo_seed_b=288230376151711743(8'hFF);
025 : 0007DFFFF; -- [25:16]-DPRIO address=0x07D; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_pseudo_seed_b=288230376151711743(8'hFF);
026 : 0007EFFFF; -- [25:16]-DPRIO address=0x07E; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_pseudo_seed_b=288230376151711743(8'hFF);
027 : 0007FFFFF; -- [25:16]-DPRIO address=0x07F; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_pseudo_seed_b=288230376151711743(8'hFF);
028 : 00080FFFF; -- [25:16]-DPRIO address=0x080; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_pseudo_seed_b=288230376151711743(8'hFF);
029 : 000813F3F; -- [25:16]-DPRIO address=0x081; [15:8]-bit mask=0x3F; [5:2]-hssi_10g_tx_pcs_txfifo_full=full_default(4'hF); [1:0]-hssi_10g_tx_pcs_pseudo_seed_b=288230376151711743(2'h3);
02A : 000827B13; -- [25:16]-DPRIO address=0x082; [15:8]-bit mask=0x7B; [6:6]-hssi_10g_tx_pcs_sop_mark=sop_mark_dis(1'h0); [5:5]-hssi_10g_tx_pcs_random_disp=disable(1'h0); [4:4]-hssi_10g_tx_pcs_fifo_reg_fast=fifo_reg_fast_en(1'h1); [3:3]-hssi_10g_tx_pcs_test_mode=test_off(1'h0); [1:1]-hssi_10g_tx_pcs_test_mode=test_off(1'h1); [0:0]-hssi_10g_tx_pcs_pseudo_random=all_0(1'h1);
02B : 00084B784; -- [25:16]-DPRIO address=0x084; [15:8]-bit mask=0xB7; [7:7]-hssi_10g_tx_pcs_scrm_pipeln=enable(1'h1); [5:5]-hssi_10g_tx_pcs_frmgen_burst=frmgen_burst_dis(1'h0); [4:4]-hssi_10g_tx_pcs_frmgen_wordslip=frmgen_wordslip_dis(1'h0); [2:2]-hssi_10g_tx_pcs_tx_sm_pipeln=tx_sm_pipeln_en(1'h1); [1:1]-hssi_10g_tx_pcs_gb_pipeln_bypass=disable(1'h0); [0:0]-hssi_10g_tx_pcs_dispgen_pipeln=dispgen_pipeln_dis(1'h0);
02C : 000853B39; -- [25:16]-DPRIO address=0x085; [15:8]-bit mask=0x3B; [5:3]-hssi_10g_tx_pcs_txfifo_mode=register_mode(3'h7); [1:1]-hssi_10g_tx_pcs_master_clk_sel=master_tx_pma_clk(1'h0); [0:0]-hssi_10g_tx_pcs_frmgen_pipeln=frmgen_pipeln_en(1'h1);
02D : 00086FB31; -- [25:16]-DPRIO address=0x086; [15:8]-bit mask=0xFB; [7:7]-hssi_10g_tx_pcs_frmgen_clken=frmgen_clk_dis(1'h0); [6:6]-hssi_10g_tx_pcs_crcgen_clken=crcgen_clk_dis(1'h0); [5:5]-hssi_10g_tx_pcs_enc64b66b_txsm_clken=enc64b66b_txsm_clk_en(1'h1); [4:4]-hssi_10g_tx_pcs_scrm_clken=scrm_clk_en(1'h1); [3:3]-hssi_10g_tx_pcs_dispgen_clken=dispgen_clk_dis(1'h0); [1:1]-hssi_10g_tx_pcs_fec_clken=fec_clk_dis(1'h0); [0:0]-hssi_10g_tx_pcs_gbred_clken=gbred_clk_en(1'h1);
02E : 00087E747; -- [25:16]-DPRIO address=0x087; [15:8]-bit mask=0xE7; [7:5]-hssi_10g_tx_pcs_phcomp_rd_del=phcomp_rd_del2(3'h2); [2:2]-hssi_10g_tx_pcs_ctrl_bit_reverse=ctrl_bit_reverse_en(1'h1); [1:1]-hssi_10g_tx_pcs_wrfifo_clken=wrfifo_clk_en(1'h1); [0:0]-hssi_10g_tx_pcs_rdfifo_clken=rdfifo_clk_en(1'h1);
02F : 00088FFE0; -- [25:16]-DPRIO address=0x088; [15:8]-bit mask=0xFF; [7:7]-hssi_10g_tx_pcs_dispgen_bypass=dispgen_bypass_en(1'h1); [6:6]-hssi_10g_tx_pcs_crcgen_bypass=crcgen_bypass_en(1'h1); [5:5]-hssi_10g_tx_pcs_frmgen_bypass=frmgen_bypass_en(1'h1); [4:3]-hssi_10g_tx_pcs_gb_tx_odwidth=width_32(2'h0); [2:0]-hssi_10g_tx_pcs_gb_tx_idwidth=width_66(3'h0);
030 : 00089FE10; -- [25:16]-DPRIO address=0x089; [15:8]-bit mask=0xFE; [7:7]-hssi_10g_tx_pcs_crcgen_err=crcgen_err_dis(1'h0); [6:6]-hssi_10g_tx_pcs_dispgen_err=dispgen_err_dis(1'h0); [5:5]-hssi_10g_tx_pcs_sh_err=sh_err_dis(1'h0); [4:4]-hssi_10g_tx_pcs_crcgen_inv=crcgen_inv_en(1'h1); [3:3]-hssi_10g_tx_pcs_scrm_mode=async(1'h0); [2:2]-hssi_10g_tx_pcs_frmgen_pyld_ins=frmgen_pyld_ins_dis(1'h0); [1:1]-hssi_10g_tx_pcs_data_bit_reverse=data_bit_reverse_dis(1'h0);
031 : 0008AFF00; -- [25:16]-DPRIO address=0x08A; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_frmgen_mfrm_length=2048(8'h0);
032 : 0008BFF08; -- [25:16]-DPRIO address=0x08B; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_tx_pcs_frmgen_mfrm_length=2048(8'h8);
033 : 0008C0F00; -- [25:16]-DPRIO address=0x08C; [15:8]-bit mask=0x0F; [3:0]-hssi_10g_tx_pcs_dft_clk_out_sel=tx_master_clk(4'h0);
034 : 0008DF480; -- [25:16]-DPRIO address=0x08D; [15:8]-bit mask=0xF4; [7:6]-hssi_10g_tx_pcs_stretch_num_stages=two_stage(2'h2); [5:5]-hssi_10g_tx_pcs_fifo_double_write=fifo_double_write_dis(1'h0); [4:4]-hssi_10g_tx_pcs_bitslip_en=bitslip_dis(1'h0); [2:2]-hssi_10g_tx_pcs_fastpath=fastpath_dis(1'h0);
035 : 0008FC000; -- [25:16]-DPRIO address=0x08F; [15:8]-bit mask=0xC0; [7:7]-hssi_10g_tx_pcs_bonding_dft_val=dft_0(1'h0); [6:6]-hssi_10g_tx_pcs_bonding_dft_en=dft_dis(1'h0);
036 : 00090FEC8; -- [25:16]-DPRIO address=0x090; [15:8]-bit mask=0xFE; [7:5]-hssi_10g_tx_pcs_tx_testbus_sel=tx_fifo_testbus1(3'h6); [4:3]-hssi_10g_tx_pcs_tx_scrm_width=bit64(2'h1); [2:2]-hssi_10g_tx_pcs_tx_scrm_err=scrm_err_dis(1'h0); [1:1]-hssi_10g_tx_pcs_tx_sh_location=lsb(1'h0);
037 : 00091FBCB; -- [25:16]-DPRIO address=0x091; [15:8]-bit mask=0xFB; [7:7]-hssi_10g_tx_pcs_full_flag_type=full_wr_side(1'h1); [6:6]-hssi_10g_tx_pcs_pfull_flag_type=pfull_wr_side(1'h1); [5:5]-hssi_10g_tx_pcs_pempty_flag_type=pempty_rd_side(1'h0); [4:4]-hssi_10g_tx_pcs_empty_flag_type=empty_rd_side(1'h0); [3:3]-hssi_10g_tx_pcs_fifo_stop_wr=n_wr_full(1'h1); [1:1]-hssi_10g_tx_pcs_fifo_stop_rd=n_rd_empty(1'h1); [0:0]-hssi_10g_tx_pcs_tx_testbus_sel=tx_fifo_testbus1(1'h1);
038 : 00096EF80; -- [25:16]-DPRIO address=0x096; [15:8]-bit mask=0xEF; [7:7]-hssi_10g_rx_pcs_clr_errblk_cnt_en=enable(1'h1); [6:6]-hssi_10g_rx_pcs_blksync_bypass=blksync_bypass_dis(1'h0); [5:5]-hssi_10g_rx_pcs_bitslip_mode=bitslip_dis(1'h0); [3:3]-hssi_10g_rx_pcs_descrm_bypass=descrm_bypass_dis(1'h0); [2:2]-hssi_10g_rx_pcs_rx_sm_bypass=rx_sm_bypass_dis(1'h0); [1:1]-hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass=dec_64b66b_rxsm_bypass_dis(1'h0); [0:0]-hssi_10g_rx_pcs_fec_enable=fec_dis(1'h0);
039 : 000970700; -- [25:16]-DPRIO address=0x097; [15:8]-bit mask=0x07; [2:2]-hssi_10g_rx_pcs_test_mode=test_off(1'h0); [1:0]-hssi_10g_rx_pcs_rd_clk_sel=rd_rx_pma_clk(2'h0);
03A : 00098FF0F; -- [25:16]-DPRIO address=0x098; [15:8]-bit mask=0xFF; [7:7]-hssi_10g_rx_pcs_ber_bit_err_total_cnt=bit_err_total_cnt_10g(1'h0); [6:0]-hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt=enum_invalid_sh_cnt_10g(7'hF);
03B : 000993F08; -- [25:16]-DPRIO address=0x099; [15:8]-bit mask=0x3F; [5:0]-hssi_10g_rx_pcs_ber_bit_err_total_cnt=bit_err_total_cnt_10g(6'h8);
03C : 0009AFF4A; -- [25:16]-DPRIO address=0x09A; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_rx_pcs_ber_xus_timer_window=19530(8'h4A);
03D : 0009BFF4C; -- [25:16]-DPRIO address=0x09B; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_rx_pcs_ber_xus_timer_window=19530(8'h4C);
03E : 0009CFFE0; -- [25:16]-DPRIO address=0x09C; [15:8]-bit mask=0xFF; [7:5]-hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock=knum_sh_cnt_postlock_10g(3'h7); [4:0]-hssi_10g_rx_pcs_ber_xus_timer_window=19530(5'h0);
03F : 0009DFF07; -- [25:16]-DPRIO address=0x09D; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock=knum_sh_cnt_postlock_10g(8'h7);
040 : 0009E7F3F; -- [25:16]-DPRIO address=0x09E; [15:8]-bit mask=0x7F; [6:0]-hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock=knum_sh_cnt_prelock_10g(7'h3F);
041 : 000A0FFE0; -- [25:16]-DPRIO address=0x0A0; [15:8]-bit mask=0xFF; [7:7]-hssi_10g_rx_pcs_dispchk_bypass=dispchk_bypass_en(1'h1); [6:6]-hssi_10g_rx_pcs_crcchk_bypass=crcchk_bypass_en(1'h1); [5:5]-hssi_10g_rx_pcs_frmsync_bypass=frmsync_bypass_en(1'h1); [4:3]-hssi_10g_rx_pcs_gb_rx_idwidth=width_32(2'h0); [2:0]-hssi_10g_rx_pcs_gb_rx_odwidth=width_66(3'h0);
042 : 000A2FFBB; -- [25:16]-DPRIO address=0x0A2; [15:8]-bit mask=0xFF; [7:7]-hssi_10g_rx_pcs_descrm_clken=descrm_clk_en(1'h1); [6:6]-hssi_10g_rx_pcs_frmsync_clken=frmsync_clk_dis(1'h0); [5:5]-hssi_10g_rx_pcs_dec64b66b_clken=dec64b66b_clk_en(1'h1); [4:4]-hssi_10g_rx_pcs_ber_clken=ber_clk_en(1'h1); [3:3]-hssi_10g_rx_pcs_rand_clken=rand_clk_en(1'h1); [2:2]-hssi_10g_rx_pcs_crcchk_clken=crcchk_clk_dis(1'h0); [1:1]-hssi_10g_rx_pcs_wrfifo_clken=wrfifo_clk_en(1'h1); [0:0]-hssi_10g_rx_pcs_rdfifo_clken=rdfifo_clk_en(1'h1);
043 : 000A30B0A; -- [25:16]-DPRIO address=0x0A3; [15:8]-bit mask=0x0B; [3:3]-hssi_10g_rx_pcs_gbexp_clken=gbexp_clk_en(1'h1); [1:1]-hssi_10g_rx_pcs_blksync_clken=blksync_clk_en(1'h1); [0:0]-hssi_10g_rx_pcs_fec_clken=fec_clk_dis(1'h0);
044 : 000A4FF8C; -- [25:16]-DPRIO address=0x0A4; [15:8]-bit mask=0xFF; [7:5]-hssi_10g_rx_pcs_frmsync_enum_sync=enum_sync_default(3'h4); [4:2]-hssi_10g_rx_pcs_frmsync_enum_scrm=enum_scrm_default(3'h3); [1:1]-hssi_10g_rx_pcs_force_align=force_align_dis(1'h0); [0:0]-hssi_10g_rx_pcs_align_del=align_del_dis(1'h0);
045 : 000A50704; -- [25:16]-DPRIO address=0x0A5; [15:8]-bit mask=0x07; [2:0]-hssi_10g_rx_pcs_frmsync_knum_sync=knum_sync_default(3'h4);
046 : 000A6FF00; -- [25:16]-DPRIO address=0x0A6; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_rx_pcs_control_del=control_del_none(8'h0);
047 : 000A71F17; -- [25:16]-DPRIO address=0x0A7; [15:8]-bit mask=0x1F; [4:0]-hssi_10g_rx_pcs_rxfifo_pfull=23(5'h17);
048 : 000A8FFE2; -- [25:16]-DPRIO address=0x0A8; [15:8]-bit mask=0xFF; [7:5]-hssi_10g_rx_pcs_rxfifo_full=full_default(3'h7); [4:0]-hssi_10g_rx_pcs_rxfifo_pempty=2(5'h2);
049 : 000A9FF03; -- [25:16]-DPRIO address=0x0A9; [15:8]-bit mask=0xFF; [7:7]-hssi_10g_rx_pcs_fast_path=fast_path_dis(1'h0); [6:2]-hssi_10g_rx_pcs_rxfifo_empty=empty_default(5'h0); [1:0]-hssi_10g_rx_pcs_rxfifo_full=full_default(2'h3);
04A : 000AADFDC; -- [25:16]-DPRIO address=0x0AA; [15:8]-bit mask=0xDF; [7:7]-hssi_10g_rx_pcs_descrm_pipeln=enable(1'h1); [6:6]-hssi_10g_rx_pcs_frmsync_pipeln=frmsync_pipeln_en(1'h1); [4:4]-hssi_10g_rx_pcs_rx_sm_pipeln=rx_sm_pipeln_en(1'h1); [3:3]-hssi_10g_rx_pcs_crcchk_pipeln=crcchk_pipeln_en(1'h1); [2:2]-hssi_10g_rx_pcs_crcflag_pipeln=crcflag_pipeln_en(1'h1); [1:0]-hssi_10g_rx_pcs_master_clk_sel=master_rx_pma_clk(2'h0);
04B : 000AB0300; -- [25:16]-DPRIO address=0x0AB; [15:8]-bit mask=0x03; [1:1]-hssi_10g_rx_pcs_dis_signal_ok=dis_signal_ok_en(1'h0); [0:0]-hssi_10g_rx_pcs_blksync_pipeln=blksync_pipeln_dis(1'h0);
04C : 000ACEFE3; -- [25:16]-DPRIO address=0x0AC; [15:8]-bit mask=0xEF; [7:5]-hssi_10g_rx_pcs_rxfifo_mode=register_mode(3'h7); [3:3]-hssi_10g_rx_pcs_data_bit_reverse=data_bit_reverse_dis(1'h0); [2:2]-hssi_10g_rx_pcs_descrm_mode=async(1'h0); [1:1]-hssi_10g_rx_pcs_ctrl_bit_reverse=ctrl_bit_reverse_en(1'h1); [0:0]-hssi_10g_rx_pcs_test_mode=test_off(1'h1);
04D : 000ADFF2D; -- [25:16]-DPRIO address=0x0AD; [15:8]-bit mask=0xFF; [7:5]-hssi_10g_rx_pcs_blksync_bitslip_wait_cnt=1(3'h1); [4:4]-hssi_10g_rx_pcs_blksync_bitslip_type=bitslip_comb(1'h0); [3:3]-hssi_10g_rx_pcs_blksync_bitslip_wait_type=bitslip_cnt(1'h1); [2:2]-hssi_10g_rx_pcs_rx_sm_hiber=rx_sm_hiber_en(1'h1); [1:1]-hssi_10g_rx_pcs_frmsync_flag_type=location_only(1'h0); [0:0]-hssi_10g_rx_pcs_crcchk_inv=crcchk_inv_en(1'h1);
04E : 000AEFF00; -- [25:16]-DPRIO address=0x0AE; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_rx_pcs_frmsync_mfrm_length=2048(8'h0);
04F : 000AFFF08; -- [25:16]-DPRIO address=0x0AF; [15:8]-bit mask=0xFF; [7:0]-hssi_10g_rx_pcs_frmsync_mfrm_length=2048(8'h8);
050 : 000B0FB80; -- [25:16]-DPRIO address=0x0B0; [15:8]-bit mask=0xFB; [7:3]-hssi_10g_rx_pcs_rx_testbus_sel=rx_fifo_testbus1(5'h10); [1:1]-hssi_10g_rx_pcs_rx_sh_location=lsb(1'h0); [0:0]-hssi_10g_rx_pcs_rx_signal_ok_sel=synchronized_ver(1'h0);
051 : 000B15E4C; -- [25:16]-DPRIO address=0x0B1; [15:8]-bit mask=0x5E; [6:6]-hssi_10g_rx_pcs_rx_true_b2b=b2b(1'h1); [4:3]-hssi_10g_rx_pcs_rx_scrm_width=bit64(2'h1); [2:1]-hssi_10g_rx_pcs_stretch_num_stages=two_stage(2'h2);
052 : 000B2FF78; -- [25:16]-DPRIO address=0x0B2; [15:8]-bit mask=0xFF; [7:7]-hssi_10g_rx_pcs_fifo_double_read=fifo_double_read_dis(1'h0); [6:6]-hssi_10g_rx_pcs_fifo_stop_wr=n_wr_full(1'h1); [5:5]-hssi_10g_rx_pcs_fifo_stop_rd=n_rd_empty(1'h1); [4:4]-hssi_10g_rx_pcs_full_flag_type=full_wr_side(1'h1); [3:3]-hssi_10g_rx_pcs_pfull_flag_type=pfull_wr_side(1'h1); [2:2]-hssi_10g_rx_pcs_pempty_flag_type=pempty_rd_side(1'h0); [1:1]-hssi_10g_rx_pcs_empty_flag_type=empty_rd_side(1'h0); [0:0]-hssi_10g_rx_pcs_rx_fifo_write_ctrl=blklock_stops(1'h0);
053 : 000B37F02; -- [25:16]-DPRIO address=0x0B3; [15:8]-bit mask=0x7F; [6:3]-hssi_10g_rx_pcs_dft_clk_out_sel=rx_master_clk(4'h0); [2:0]-hssi_10g_rx_pcs_phcomp_rd_del=phcomp_rd_del2(3'h2);
054 : 000B80100; -- [25:16]-DPRIO address=0x0B8; [15:8]-bit mask=0x01; [0:0]-hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode=rx(1'h0);
055 : 000BCDF10; -- [25:16]-DPRIO address=0x0BC; [15:8]-bit mask=0xDF; [7:7]-hssi_krfec_tx_pcs_enc_frame_query=enc_query_dis(1'h0); [6:6]-hssi_krfec_tx_pcs_transmit_order=transmit_lsb(1'h0); [4:4]-hssi_krfec_tx_pcs_ctrl_bit_reverse=ctrl_bit_reverse_en(1'h1); [3:3]-hssi_krfec_tx_pcs_data_bit_reverse=data_bit_reverse_dis(1'h0); [2:0]-hssi_krfec_tx_pcs_tx_testbus_sel=overall(3'h0);
056 : 000BDFF0C; -- [25:16]-DPRIO address=0x0BD; [15:8]-bit mask=0xFF; [7:4]-hssi_krfec_tx_pcs_burst_err_len=burst_err_len1(4'h0); [3:3]-hssi_krfec_tx_pcs_pipeln_encoder=enable(1'h1); [2:2]-hssi_krfec_tx_pcs_pipeln_scrambler=enable(1'h1); [1:1]-hssi_krfec_tx_pcs_burst_err=burst_err_dis(1'h0); [0:0]-hssi_krfec_tx_pcs_transcode_err=trans_err_dis(1'h0);
057 : 000BF7F20; -- [25:16]-DPRIO address=0x0BF; [15:8]-bit mask=0x7F; [6:6]-hssi_krfec_rx_pcs_pipeln_descrm=disable(1'h0); [5:5]-hssi_krfec_rx_pcs_pipeln_blksync=enable(1'h1); [4:0]-hssi_krfec_rx_pcs_rx_testbus_sel=overall(5'h0);
058 : 000C0F747; -- [25:16]-DPRIO address=0x0C0; [15:8]-bit mask=0xF7; [7:7]-hssi_krfec_rx_pcs_receive_order=receive_lsb(1'h0); [6:6]-hssi_krfec_rx_pcs_ctrl_bit_reverse=ctrl_bit_reverse_en(1'h1); [5:5]-hssi_krfec_rx_pcs_data_bit_reverse=data_bit_reverse_dis(1'h0); [4:4]-hssi_krfec_rx_pcs_blksync_cor_en=detect(1'h0); [2:2]-hssi_krfec_rx_pcs_dv_start=with_blklock(1'h1); [1:0]-hssi_krfec_rx_pcs_clr_ctrl=both_enabled(2'h3);
059 : 000C1FF08; -- [25:16]-DPRIO address=0x0C1; [15:8]-bit mask=0xFF; [7:0]-hssi_krfec_rx_pcs_parity_invalid_enum=8(8'h8);
05A : 000C2FF84; -- [25:16]-DPRIO address=0x0C2; [15:8]-bit mask=0xFF; [7:7]-hssi_krfec_rx_pcs_signal_ok_en=sig_ok_en(1'h1); [6:6]-hssi_krfec_rx_pcs_err_mark_type=err_mark_10g(1'h0); [5:5]-hssi_krfec_rx_pcs_error_marking_en=err_mark_dis(1'h0); [4:4]-hssi_krfec_rx_pcs_bypass_gb=bypass_dis(1'h0); [3:0]-hssi_krfec_rx_pcs_parity_valid_num=4(4'h4);
05B : 000C3FF45; -- [25:16]-DPRIO address=0x0C3; [15:8]-bit mask=0xFF; [7:7]-hssi_krfec_rx_pcs_pipeln_trans_dec=disable(1'h0); [6:6]-hssi_krfec_rx_pcs_pipeln_gearbox=enable(1'h1); [5:5]-hssi_krfec_rx_pcs_pipeln_errcorrect=disable(1'h0); [4:4]-hssi_krfec_rx_pcs_pipeln_errtrap_pat=disable(1'h0); [3:3]-hssi_krfec_rx_pcs_pipeln_errtrap_loc=disable(1'h0); [2:2]-hssi_krfec_rx_pcs_pipeln_errtrap_ind=enable(1'h1); [1:1]-hssi_krfec_rx_pcs_pipeln_errtrap_lfsr=disable(1'h0); [0:0]-hssi_krfec_rx_pcs_pipeln_syndrm=enable(1'h1);
05C : 000C40101; -- [25:16]-DPRIO address=0x0C4; [15:8]-bit mask=0x01; [0:0]-hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode=tx(1'h1);
05D : 000C50301; -- [25:16]-DPRIO address=0x0C5; [15:8]-bit mask=0x03; [1:1]-hssi_fifo_tx_pcs_double_write_mode=double_write_dis(1'h0); [0:0]-hssi_fifo_tx_pcs_prot_mode=teng_mode(1'h1);
05E : 000C70301; -- [25:16]-DPRIO address=0x0C7; [15:8]-bit mask=0x03; [1:1]-hssi_fifo_rx_pcs_double_read_mode=double_read_dis(1'h0); [0:0]-hssi_fifo_rx_pcs_prot_mode=teng_mode(1'h1);
05F : 001058000; -- [25:16]-DPRIO address=0x105; [15:8]-bit mask=0x80; [7:7]-pma_tx_buf_user_fir_coeff_ctrl_sel=ram_ctl(1'h0);
060 : 0010D7E00; -- [25:16]-DPRIO address=0x10D; [15:8]-bit mask=0x7E; [6:3]-pma_tx_buf_rx_det=mode_0(4'h0); [2:2]-pma_tx_buf_rx_det_pdb=rx_det_off(1'h0); [1:1]-pma_tx_buf_rx_det_output_sel=rx_det_pcie_out(1'h0);
061 : 001103F02; -- [25:16]-DPRIO address=0x110; [15:8]-bit mask=0x3F; [5:3]-pma_tx_ser_ser_clk_divtx_user_sel=divtx_user_off(3'h0); [2:0]-pma_cgb_ser_mode=thirty_two_bit(3'h2);
062 : 001120400; -- [25:16]-DPRIO address=0x112; [15:8]-bit mask=0x04; [2:2]-pma_cgb_bitslip_enable=disable_bitslip(1'h0);
063 : 001190F00; -- [25:16]-DPRIO address=0x119; [15:8]-bit mask=0x0F; [3:2]-pma_cgb_x1_div_m_sel=divbypass(2'h0); [1:1]-pma_rx_deser_pcie_gen_bitwidth=pcie_gen3_32b(1'h0); [0:0]-pma_rx_deser_pcie_gen=non_pcie(1'h0);
064 : 0011B0200; -- [25:16]-DPRIO address=0x11B; [15:8]-bit mask=0x02; [1:1]-pma_rx_buf_qpi_enable=non_qpi_mode(1'h0);
065 : 0011D0700; -- [25:16]-DPRIO address=0x11D; [15:8]-bit mask=0x07; [2:2]-pma_rx_buf_rx_refclk_divider=bypass_divider(1'h0); [1:1]-pma_rx_buf_refclk_en=disable(1'h0); [0:0]-cdr_pll_loopback_mode=loopback_disabled(1'h0);
066 : 0011F0100; -- [25:16]-DPRIO address=0x11F; [15:8]-bit mask=0x01; [0:0]-pma_rx_buf_bypass_eqz_stages_234=bypass_off(1'h0);
067 : 001230F01; -- [25:16]-DPRIO address=0x123; [15:8]-bit mask=0x0F; [3:3]-pma_rx_dfe_pdb_fxtap4t7=fxtap4t7_powerdown(1'h0); [2:2]-pma_rx_dfe_pdb_floattap=floattap_dfe_powerdown(1'h0); [1:1]-pma_rx_dfe_pdb_fixedtap=fixtap_dfe_powerdown(1'h0); [0:0]-pma_rx_dfe_pdb=dfe_enable(1'h1);
068 : 001242000; -- [25:16]-DPRIO address=0x124; [15:8]-bit mask=0x20; [5:5]-pma_rx_dfe_dft_en=dft_disable(1'h0);
069 : 00132F7B2; -- [25:16]-DPRIO address=0x132; [15:8]-bit mask=0xF7; [7:6]-cdr_pll_set_cdr_vco_speed_pciegen3=cdr_vco_max_speedbin_pciegen3(2'h2); [5:4]-cdr_pll_reverse_serial_loopback=no_loopback(2'h3); [2:2]-cdr_pll_set_cdr_vco_speed_fix=60(1'h0); [1:1]-cdr_pll_cdr_powerdown_mode=power_up(1'h1); [0:0]-cdr_pll_set_cdr_vco_speed_fix=60(1'h0);
06A : 00133E360; -- [25:16]-DPRIO address=0x133; [15:8]-bit mask=0xE3; [7:5]-cdr_pll_chgpmp_current_up_pd=cp_current_pd_up_setting3(3'h3); [1:1]-cdr_pll_cdr_phaselock_mode=no_ignore_lock(1'h0); [0:0]-cdr_pll_gpon_lck2ref_control=gpon_lck2ref_off(1'h0);
06B : 00134F7C2; -- [25:16]-DPRIO address=0x134; [15:8]-bit mask=0xF7; [7:7]-cdr_pll_txpll_hclk_driver_enable=false(1'h1); [6:6]-cdr_pll_set_cdr_vco_speed_fix=60(1'h1); [5:4]-cdr_pll_bbpd_data_pattern_filter_select=bbpd_data_pat_off(2'h0); [2:0]-cdr_pll_lck2ref_delay_control=lck2ref_delay_2(3'h2);
06C : 00135FF4A; -- [25:16]-DPRIO address=0x135; [15:8]-bit mask=0xFF; [7:7]-cdr_pll_txpll_hclk_driver_enable=false(1'h0); [6:6]-cdr_pll_set_cdr_vco_speed_fix=60(1'h1); [5:5]-cdr_pll_chgpmp_current_up_trim=cp_current_trimming_up_setting0(1'h0); [4:4]-cdr_pll_lf_ripple_cap=lf_no_ripple(1'h0); [3:2]-cdr_pll_lf_resistor_pd=lf_pd_setting2(2'h2); [1:0]-cdr_pll_lf_resistor_pfd=lf_pfd_setting2(2'h2);
06D : 00136FF0C; -- [25:16]-DPRIO address=0x136; [15:8]-bit mask=0xFF; [7:6]-cdr_pll_vco_underrange_voltage=vco_underange_off(2'h0); [5:4]-cdr_pll_vco_overrange_voltage=vco_overrange_off(2'h0); [3:0]-cdr_pll_set_cdr_vco_speed_fix=60(4'hC);
06E : 00137FF0F; -- [25:16]-DPRIO address=0x137; [15:8]-bit mask=0xFF; [7:7]-cdr_pll_diag_loopback_enable=false(1'h0); [6:2]-cdr_pll_set_cdr_vco_speed=3(5'h3); [1:1]-cdr_pll_set_cdr_v2i_enable=true(1'h1); [0:0]-cdr_pll_set_cdr_vco_reset=false(1'h1);
06F : 00138FF82; -- [25:16]-DPRIO address=0x138; [15:8]-bit mask=0xFF; [7:7]-cdr_pll_fb_select=direct_fb(1'h1); [6:6]-cdr_pll_cdr_odi_select=sel_cdr(1'h0); [5:5]-cdr_pll_auto_reset_on=auto_reset_off(1'h0); [4:0]-cdr_pll_set_cdr_vco_speed_pciegen3=cdr_vco_max_speedbin_pciegen3(5'h2);
070 : 00139FF1A; -- [25:16]-DPRIO address=0x139; [15:8]-bit mask=0xFF; [7:7]-cdr_pll_pd_fastlock_mode=false(1'h0); [6:6]-cdr_pll_chgpmp_replicate=false(1'h0); [5:3]-cdr_pll_chgpmp_current_dn_pd=cp_current_pd_dn_setting3(3'h3); [2:0]-cdr_pll_chgpmp_current_pfd=cp_current_pfd_setting2(3'h2);
071 : 0013AFF4A; -- [25:16]-DPRIO address=0x13A; [15:8]-bit mask=0xFF; [7:6]-cdr_pll_fref_clklow_div=2(2'h1); [5:3]-cdr_pll_pd_l_counter=1(3'h1); [2:0]-cdr_pll_pfd_l_counter=1(3'h2);
072 : 0013BFF10; -- [25:16]-DPRIO address=0x13B; [15:8]-bit mask=0xFF; [7:0]-cdr_pll_m_counter=16(8'h10);
073 : 0013CFD75; -- [25:16]-DPRIO address=0x13C; [15:8]-bit mask=0xFD; [7:7]-cdr_pll_reverse_serial_loopback=no_loopback(1'h0); [6:4]-cdr_pll_set_cdr_vco_speed_pciegen3=cdr_vco_max_speedbin_pciegen3(3'h7); [3:2]-cdr_pll_n_counter=2(2'h1); [0:0]-pma_rx_deser_rst_n_adapt_odi=no_rst_adapt_odi(1'h1);
074 : 0013DFF00; -- [25:16]-DPRIO address=0x13D; [15:8]-bit mask=0xFF; [7:6]-cdr_pll_atb_select_control=atb_off(2'h0); [5:3]-cdr_pll_fref_mux_select=fref_mux_cdr_refclk(3'h0); [2:0]-cdr_pll_clklow_mux_select=clklow_mux_cdr_fbclk(3'h0);
075 : 0013E7F00; -- [25:16]-DPRIO address=0x13E; [15:8]-bit mask=0x7F; [6:3]-cdr_pll_atb_select_control=atb_off(4'h0); [2:0]-cdr_pll_chgpmp_testmode=cp_test_disable(3'h0);
076 : 0013F7F06; -- [25:16]-DPRIO address=0x13F; [15:8]-bit mask=0x7F; [6:6]-pma_rx_deser_sdclk_enable=false(1'h0); [5:4]-pma_rx_deser_clkdiv_source=vco_bypass_normal(2'h0); [3:0]-pma_rx_deser_deser_factor=32(4'h6);
077 : 00140C700; -- [25:16]-DPRIO address=0x140; [15:8]-bit mask=0xC7; [7:6]-pma_rx_deser_force_clkdiv_for_testing=normal_clkdiv(2'h0); [2:0]-pma_rx_deser_clkdivrx_user_mode=clkdivrx_user_disabled(3'h0);
078 : 001421F0F; -- [25:16]-DPRIO address=0x142; [15:8]-bit mask=0x1F; [4:4]-cdr_pll_loopback_mode=loopback_disabled(1'h0); [3:1]-cdr_pll_loop_filter_bias_select=lpflt_bias_7(3'h7); [0:0]-pma_rx_deser_bitslip_bypass=bs_bypass_yes(1'h1);
079 : 001445800; -- [25:16]-DPRIO address=0x144; [15:8]-bit mask=0x58; [6:6]-pma_rx_odi_step_ctrl_sel=dprio_mode(1'h0); [4:4]-pma_rx_odi_step_ctrl_sel=dprio_mode(1'h0); [3:3]-cdr_pll_cal_vco_count_length=sel_8b_count(1'h0);
07A : 001481F00; -- [25:16]-DPRIO address=0x148; [15:8]-bit mask=0x1F; [4:4]-pma_adapt_adp_ctle_en=radp_ctle_disable(1'h0); [3:3]-pma_adapt_adp_vga_en=radp_vga_disable(1'h0); [2:2]-pma_adapt_adp_vref_en=radp_vref_disable(1'h0); [1:1]-pma_adapt_adp_dfe_fltap_en=radp_dfe_fltap_disable(1'h0); [0:0]-pma_adapt_adp_dfe_fxtap_en=radp_dfe_fxtap_disable(1'h0);
07B : 001490F08; -- [25:16]-DPRIO address=0x149; [15:8]-bit mask=0x0F; [3:0]-pma_adapt_adp_mode=radp_mode_8(4'h8);
07C : 0014B8000; -- [25:16]-DPRIO address=0x14B; [15:8]-bit mask=0x80; [7:7]-pma_adapt_adp_onetime_dfe=radp_onetime_dfe_0(1'h0);
07D : 0014D0704; -- [25:16]-DPRIO address=0x14D; [15:8]-bit mask=0x07; [2:0]-pma_adapt_adp_dfe_mode=radp_dfe_mode_4(3'h4);
07E : 0014F8000; -- [25:16]-DPRIO address=0x14F; [15:8]-bit mask=0x80; [7:7]-cdr_pll_set_cdr_input_freq_range=0(1'h0);
07F : 001528000; -- [25:16]-DPRIO address=0x152; [15:8]-bit mask=0x80; [7:7]-cdr_pll_set_cdr_input_freq_range=0(1'h0);
080 : 001538000; -- [25:16]-DPRIO address=0x153; [15:8]-bit mask=0x80; [7:7]-cdr_pll_set_cdr_input_freq_range=0(1'h0);
081 : 00154C000; -- [25:16]-DPRIO address=0x154; [15:8]-bit mask=0xC0; [7:6]-cdr_pll_set_cdr_input_freq_range=0(2'h0);
082 : 00155C000; -- [25:16]-DPRIO address=0x155; [15:8]-bit mask=0xC0; [7:6]-cdr_pll_set_cdr_input_freq_range=0(2'h0);
083 : 001564000; -- [25:16]-DPRIO address=0x156; [15:8]-bit mask=0x40; [6:6]-cdr_pll_set_cdr_input_freq_range=0(1'h0);
084 : 0015B1505; -- [25:16]-DPRIO address=0x15B; [15:8]-bit mask=0x15; [4:4]-pma_adapt_adp_dfe_fxtap_hold_en=radp_dfe_fxtap_not_held(1'h0); [2:2]-pma_adapt_adp_dfe_fltap_bypass=radp_dfe_fltap_bypass_1(1'h1); [0:0]-pma_adapt_adp_dfe_fxtap_bypass=radp_dfe_fxtap_bypass_1(1'h1);
085 : 0015E0101; -- [25:16]-DPRIO address=0x15E; [15:8]-bit mask=0x01; [0:0]-pma_adapt_adp_vref_bypass=radp_vref_bypass_1(1'h1);
086 : 001600101; -- [25:16]-DPRIO address=0x160; [15:8]-bit mask=0x01; [0:0]-pma_adapt_adp_vga_bypass=radp_vga_bypass_1(1'h1);
087 : 00163E0E0; -- [25:16]-DPRIO address=0x163; [15:8]-bit mask=0xE0; [7:5]-pma_adapt_adp_ctle_adapt_cycle_window=radp_ctle_adapt_cycle_window_7(3'h7);
088 : 001660101; -- [25:16]-DPRIO address=0x166; [15:8]-bit mask=0x01; [0:0]-pma_adapt_adp_1s_ctle_bypass=radp_1s_ctle_bypass_1(1'h1);
089 : 001670101; -- [25:16]-DPRIO address=0x167; [15:8]-bit mask=0x01; [0:0]-pma_adapt_adp_4s_ctle_bypass=radp_4s_ctle_bypass_1(1'h1);
08A : 001680400; -- [25:16]-DPRIO address=0x168; [15:8]-bit mask=0x04; [2:2]-pma_adapt_odi_dfe_spec_en=rodi_dfe_spec_en_0(1'h0);
08B : 0016FC000; -- [25:16]-DPRIO address=0x16F; [15:8]-bit mask=0xC0; [7:7]-cdr_pll_chgpmp_up_pd_trim_double=normal_up_trim_current(1'h0); [6:6]-cdr_pll_chgpmp_dn_pd_trim_double=normal_dn_trim_current(1'h0);
08C : 00170FF01; -- [25:16]-DPRIO address=0x170; [15:8]-bit mask=0xFF; [7:4]-cdr_pll_chgpmp_current_dn_trim=cp_current_trimming_dn_setting0(4'h0); [3:1]-cdr_pll_chgpmp_current_up_trim=cp_current_trimming_up_setting0(3'h0); [0:0]-pma_rx_deser_pcie_gen=non_pcie(1'h1);
08D : 001710100; -- [25:16]-DPRIO address=0x171; [15:8]-bit mask=0x01; [0:0]-pma_rx_buf_pm_tx_rx_cvp_mode=cvp_off(1'h0);
08E : 001721000; -- [25:16]-DPRIO address=0x172; [15:8]-bit mask=0x10; [4:4]-cdr_pll_set_cdr_vco_speed_pciegen3=cdr_vco_max_speedbin_pciegen3(1'h0);
08F : 00173FF31; -- [25:16]-DPRIO address=0x173; [15:8]-bit mask=0xFF; [7:4]-pma_rx_sd_sd_output_off=1(4'h3); [3:0]-pma_rx_sd_sd_output_on=15(4'h1);
090 : 001741F0C; -- [25:16]-DPRIO address=0x174; [15:8]-bit mask=0x1F; [4:0]-pma_rx_sd_sd_output_off=1(5'hC);
091 : 00175F090; -- [25:16]-DPRIO address=0x175; [15:8]-bit mask=0xF0; [7:6]-cdr_pll_set_cdr_vco_speed_pciegen3=cdr_vco_max_speedbin_pciegen3(2'h2); [5:5]-pma_rx_sd_sd_pdb=sd_off(1'h0); [4:4]-pma_rx_sd_sd_output_on=15(1'h1);
092 : 003FFFFFF; -- End of data
END;
