### File Name: hdl_prj\fil_prj\HDL_DUT_fil.log
### Created: 26-Dec-2020 18:21:16
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: ZedBoard
###    DUT frequency: 25.0000MHz

### Generating Vivado project and running HDL compilation ...
###    Project:
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\fpgaproj\HDL_DUT_fil.xpr
###    Target Device:
###       Zynq xc7z020-1clg484
###    Property Settings:
###    User design files:
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\HDL_DUT_pac.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\nfp_relop_single.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\nfp_relop_single_block.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\value_within.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\value_within3.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\nfp_relop_single_block1.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\value_within_pi.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\hard_decision_demod.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\nfp_add_single.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\nfp_atan_single.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\nfp_div_single.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\nfp_sub_single.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\hdlsrc\psk_demodulate_block\HDL_DUT.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\jtag_mac.v
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\jtag_mac_fifo_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\simcycle_fifo_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\mwfil_dpscram.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\mwfil_udfifo.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\mwfil_bus2dut.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\mwfil_chifcore.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\mwfil_controller.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\mwfil_dut2bus.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\HDL_DUT_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\mwfil_chiftop.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\HDL_DUT_fil.vhd
###       D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\filsrc\HDL_DUT_fil.xdc
### Running HDL Compilation

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    D:\Documents\DVBS2\DVBS2\src\Receiver\4-Mapping\hdl_prj\fil_prj\HDL_DUT_fil.bit

