// Seed: 3595249488
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    output id_3
    , id_6,
    output logic id_4,
    input logic id_5
);
  assign id_3[1] = {id_5, 1'b0, id_6, id_6};
  logic id_7, id_8;
endmodule
