
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000266a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  0000266a  000026fe  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000f  00800168  00800168  00002806  2**0
                  ALLOC
  3 .stab         000028bc  00000000  00000000  00002808  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000014c7  00000000  00000000  000050c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000658b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000672b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000691d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  00008d28  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000a0ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000b284  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000b444  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000b73a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 91 10 	jmp	0x2122	; 0x2122 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 aa 12 	jmp	0x2554	; 0x2554 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b1 e0       	ldi	r27, 0x01	; 1
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a7 37       	cpi	r26, 0x77	; 119
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ea e6       	ldi	r30, 0x6A	; 106
      78:	f6 e2       	ldi	r31, 0x26	; 38
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 19 0b 	call	0x1632	; 0x1632 <main>
      8a:	0c 94 33 13 	jmp	0x2666	; 0x2666 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 fc 12 	jmp	0x25f8	; 0x25f8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 18 13 	jmp	0x2630	; 0x2630 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 08 13 	jmp	0x2610	; 0x2610 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 24 13 	jmp	0x2648	; 0x2648 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 08 13 	jmp	0x2610	; 0x2610 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 24 13 	jmp	0x2648	; 0x2648 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 fc 12 	jmp	0x25f8	; 0x25f8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 18 13 	jmp	0x2630	; 0x2630 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 04 13 	jmp	0x2608	; 0x2608 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 20 13 	jmp	0x2640	; 0x2640 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 08 13 	jmp	0x2610	; 0x2610 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 24 13 	jmp	0x2648	; 0x2648 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 08 13 	jmp	0x2610	; 0x2610 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 24 13 	jmp	0x2648	; 0x2648 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 08 13 	jmp	0x2610	; 0x2610 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 24 13 	jmp	0x2648	; 0x2648 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 0c 13 	jmp	0x2618	; 0x2618 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 28 13 	jmp	0x2650	; 0x2650 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 04 13 	jmp	0x2608	; 0x2608 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 20 13 	jmp	0x2640	; 0x2640 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <Buzzer_init>:
#include "gpio.h"
/*
 *this function is made to initialize buzzer (set buzzer to output and turn off the buzzer
 *this as initial state )
 */
void Buzzer_init(){
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	/*
	 *setting pin direction to output
	 */
	GPIO_setupPinDirection(BUZZER_PORT, BUZZER_PIN, PIN_OUTPUT);
     e36:	81 e0       	ldi	r24, 0x01	; 1
     e38:	64 e0       	ldi	r22, 0x04	; 4
     e3a:	41 e0       	ldi	r20, 0x01	; 1
     e3c:	0e 94 77 0c 	call	0x18ee	; 0x18ee <GPIO_setupPinDirection>
	/*
	 *turning of the buzzer as initial state
	 */
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_LOW);
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	64 e0       	ldi	r22, 0x04	; 4
     e44:	40 e0       	ldi	r20, 0x00	; 0
     e46:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
}
     e4a:	cf 91       	pop	r28
     e4c:	df 91       	pop	r29
     e4e:	08 95       	ret

00000e50 <Buzzer_on>:
/*
 *this function is made to activate the buzzer
 */
void Buzzer_on(void){
     e50:	df 93       	push	r29
     e52:	cf 93       	push	r28
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62
	/*
	 * activating buzzer
	 */
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_HIGH);
     e58:	81 e0       	ldi	r24, 0x01	; 1
     e5a:	64 e0       	ldi	r22, 0x04	; 4
     e5c:	41 e0       	ldi	r20, 0x01	; 1
     e5e:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
}
     e62:	cf 91       	pop	r28
     e64:	df 91       	pop	r29
     e66:	08 95       	ret

00000e68 <Buzzer_off>:
/*
 *this function is made to deactivate the buzzer
 */
void Buzzer_off(void){
     e68:	df 93       	push	r29
     e6a:	cf 93       	push	r28
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62
	/*
	 * deactivating buzzer
	 */
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_LOW);
     e70:	81 e0       	ldi	r24, 0x01	; 1
     e72:	64 e0       	ldi	r22, 0x04	; 4
     e74:	40 e0       	ldi	r20, 0x00	; 0
     e76:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>

}
     e7a:	cf 91       	pop	r28
     e7c:	df 91       	pop	r29
     e7e:	08 95       	ret

00000e80 <Timer1Callback>:
/*                             function definitions                      		    */
/************************************************************************************/
/*
 *this function is called when timer fire
 */
void Timer1Callback(void){
     e80:	df 93       	push	r29
     e82:	cf 93       	push	r28
     e84:	cd b7       	in	r28, 0x3d	; 61
     e86:	de b7       	in	r29, 0x3e	; 62
	g_timerTickCounter++;
     e88:	80 91 6b 01 	lds	r24, 0x016B
     e8c:	90 91 6c 01 	lds	r25, 0x016C
     e90:	01 96       	adiw	r24, 0x01	; 1
     e92:	90 93 6c 01 	sts	0x016C, r25
     e96:	80 93 6b 01 	sts	0x016B, r24
}
     e9a:	cf 91       	pop	r28
     e9c:	df 91       	pop	r29
     e9e:	08 95       	ret

00000ea0 <openDoor>:
/*
 * this function is made to handle door opening
 */
void openDoor(void){
     ea0:	df 93       	push	r29
     ea2:	cf 93       	push	r28
     ea4:	cd b7       	in	r28, 0x3d	; 61
     ea6:	de b7       	in	r29, 0x3e	; 62
Timer1_init(&g_config_timer);
     ea8:	81 e7       	ldi	r24, 0x71	; 113
     eaa:	91 e0       	ldi	r25, 0x01	; 1
     eac:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <Timer1_init>
/*open door*/
UART_sendByte(openningDoorCommand);
     eb0:	8f e6       	ldi	r24, 0x6F	; 111
     eb2:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
DcMotor_Rotate(clockwise, 100);
     eb6:	81 e0       	ldi	r24, 0x01	; 1
     eb8:	64 e6       	ldi	r22, 0x64	; 100
     eba:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <DcMotor_Rotate>
/*waiting 5 seconds*/
while(g_timerTickCounter<15);
     ebe:	80 91 6b 01 	lds	r24, 0x016B
     ec2:	90 91 6c 01 	lds	r25, 0x016C
     ec6:	8f 30       	cpi	r24, 0x0F	; 15
     ec8:	91 05       	cpc	r25, r1
     eca:	c8 f3       	brcs	.-14     	; 0xebe <openDoor+0x1e>
g_timerTickCounter=0;
     ecc:	10 92 6c 01 	sts	0x016C, r1
     ed0:	10 92 6b 01 	sts	0x016B, r1
/*stop door*/
DcMotor_Rotate(stop,0);
     ed4:	80 e0       	ldi	r24, 0x00	; 0
     ed6:	60 e0       	ldi	r22, 0x00	; 0
     ed8:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <DcMotor_Rotate>
/*waiting 3 seconds*/
while(g_timerTickCounter<3);
     edc:	80 91 6b 01 	lds	r24, 0x016B
     ee0:	90 91 6c 01 	lds	r25, 0x016C
     ee4:	83 30       	cpi	r24, 0x03	; 3
     ee6:	91 05       	cpc	r25, r1
     ee8:	c8 f3       	brcs	.-14     	; 0xedc <openDoor+0x3c>
g_timerTickCounter=0;
     eea:	10 92 6c 01 	sts	0x016C, r1
     eee:	10 92 6b 01 	sts	0x016B, r1
/*close door*/
UART_sendByte(closingDoorCommand);
     ef2:	84 e6       	ldi	r24, 0x64	; 100
     ef4:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
DcMotor_Rotate(Anti_clokewise, 100);
     ef8:	82 e0       	ldi	r24, 0x02	; 2
     efa:	64 e6       	ldi	r22, 0x64	; 100
     efc:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <DcMotor_Rotate>
/*wait 5 second*/
while(g_timerTickCounter<15);
     f00:	80 91 6b 01 	lds	r24, 0x016B
     f04:	90 91 6c 01 	lds	r25, 0x016C
     f08:	8f 30       	cpi	r24, 0x0F	; 15
     f0a:	91 05       	cpc	r25, r1
     f0c:	c8 f3       	brcs	.-14     	; 0xf00 <openDoor+0x60>
/*stop door*/
DcMotor_Rotate(stop,0);
     f0e:	80 e0       	ldi	r24, 0x00	; 0
     f10:	60 e0       	ldi	r22, 0x00	; 0
     f12:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <DcMotor_Rotate>
/*stop Timer*/
Timer1_deInit();
     f16:	0e 94 3e 10 	call	0x207c	; 0x207c <Timer1_deInit>
g_timerTickCounter=0;
     f1a:	10 92 6c 01 	sts	0x016C, r1
     f1e:	10 92 6b 01 	sts	0x016B, r1
}
     f22:	cf 91       	pop	r28
     f24:	df 91       	pop	r29
     f26:	08 95       	ret

00000f28 <startAlert>:
/*
 *this function turn on buzzer and send command to human controller to display alarm on
 *LCD , it stops the door control and keep buzzer on for 30 seconds
 */
void startAlert(void){
     f28:	df 93       	push	r29
     f2a:	cf 93       	push	r28
     f2c:	cd b7       	in	r28, 0x3d	; 61
     f2e:	de b7       	in	r29, 0x3e	; 62
	UART_sendByte(alertCommand);
     f30:	81 e6       	ldi	r24, 0x61	; 97
     f32:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
	Buzzer_on();
     f36:	0e 94 28 07 	call	0xe50	; 0xe50 <Buzzer_on>
	g_timerTickCounter=0;
     f3a:	10 92 6c 01 	sts	0x016C, r1
     f3e:	10 92 6b 01 	sts	0x016B, r1
	Timer1_init(&g_config_timer);
     f42:	81 e7       	ldi	r24, 0x71	; 113
     f44:	91 e0       	ldi	r25, 0x01	; 1
     f46:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <Timer1_init>
	while(g_timerTickCounter<20);
     f4a:	80 91 6b 01 	lds	r24, 0x016B
     f4e:	90 91 6c 01 	lds	r25, 0x016C
     f52:	84 31       	cpi	r24, 0x14	; 20
     f54:	91 05       	cpc	r25, r1
     f56:	c8 f3       	brcs	.-14     	; 0xf4a <startAlert+0x22>
	UART_sendByte(stopAlertCommand);
     f58:	83 e7       	ldi	r24, 0x73	; 115
     f5a:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
	Buzzer_off();
     f5e:	0e 94 34 07 	call	0xe68	; 0xe68 <Buzzer_off>
	Timer1_deInit();
     f62:	0e 94 3e 10 	call	0x207c	; 0x207c <Timer1_deInit>
	g_timerTickCounter=0;
     f66:	10 92 6c 01 	sts	0x016C, r1
     f6a:	10 92 6b 01 	sts	0x016B, r1
}
     f6e:	cf 91       	pop	r28
     f70:	df 91       	pop	r29
     f72:	08 95       	ret

00000f74 <checkPass>:
/*
 *this function check password and count the number the number of wrong enters
 *then send an alert to human micro-controler
 */
uint8 checkPass(void){
     f74:	df 93       	push	r29
     f76:	cf 93       	push	r28
     f78:	cd b7       	in	r28, 0x3d	; 61
     f7a:	de b7       	in	r29, 0x3e	; 62
     f7c:	66 97       	sbiw	r28, 0x16	; 22
     f7e:	0f b6       	in	r0, 0x3f	; 63
     f80:	f8 94       	cli
     f82:	de bf       	out	0x3e, r29	; 62
     f84:	0f be       	out	0x3f, r0	; 63
     f86:	cd bf       	out	0x3d, r28	; 61
	uint8 arr[5],current;
	getPass(arr);
     f88:	ce 01       	movw	r24, r28
     f8a:	40 96       	adiw	r24, 0x10	; 16
     f8c:	0e 94 82 08 	call	0x1104	; 0x1104 <getPass>
	for(uint8 i=0;i<5;i++){
     f90:	1f 86       	std	Y+15, r1	; 0x0f
     f92:	a3 c0       	rjmp	.+326    	; 0x10da <checkPass+0x166>
		while(!EEPROM_readByte((passwordAddress+i), &current));
     f94:	8f 85       	ldd	r24, Y+15	; 0x0f
     f96:	88 2f       	mov	r24, r24
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	8c 5e       	subi	r24, 0xEC	; 236
     f9c:	9c 4f       	sbci	r25, 0xFC	; 252
     f9e:	9e 01       	movw	r18, r28
     fa0:	2b 5e       	subi	r18, 0xEB	; 235
     fa2:	3f 4f       	sbci	r19, 0xFF	; 255
     fa4:	b9 01       	movw	r22, r18
     fa6:	0e 94 17 0c 	call	0x182e	; 0x182e <EEPROM_readByte>
     faa:	88 23       	and	r24, r24
     fac:	99 f3       	breq	.-26     	; 0xf94 <checkPass+0x20>
		if(arr[i]==current)
     fae:	8f 85       	ldd	r24, Y+15	; 0x0f
     fb0:	28 2f       	mov	r18, r24
     fb2:	30 e0       	ldi	r19, 0x00	; 0
     fb4:	ce 01       	movw	r24, r28
     fb6:	40 96       	adiw	r24, 0x10	; 16
     fb8:	fc 01       	movw	r30, r24
     fba:	e2 0f       	add	r30, r18
     fbc:	f3 1f       	adc	r31, r19
     fbe:	90 81       	ld	r25, Z
     fc0:	8d 89       	ldd	r24, Y+21	; 0x15
     fc2:	98 17       	cp	r25, r24
     fc4:	09 f4       	brne	.+2      	; 0xfc8 <checkPass+0x54>
     fc6:	86 c0       	rjmp	.+268    	; 0x10d4 <checkPass+0x160>
		else
		/*
		 *if a char doesn't match will return 0 as indication of a wrong password
		 */
			{
			g_number_wrong_password_counter++;
     fc8:	80 91 6a 01 	lds	r24, 0x016A
     fcc:	8f 5f       	subi	r24, 0xFF	; 255
     fce:	80 93 6a 01 	sts	0x016A, r24
			UART_sendByte(wrongPassCommand);
     fd2:	87 e7       	ldi	r24, 0x77	; 119
     fd4:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
     fd8:	80 e0       	ldi	r24, 0x00	; 0
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	a0 e2       	ldi	r26, 0x20	; 32
     fde:	b1 e4       	ldi	r27, 0x41	; 65
     fe0:	8b 87       	std	Y+11, r24	; 0x0b
     fe2:	9c 87       	std	Y+12, r25	; 0x0c
     fe4:	ad 87       	std	Y+13, r26	; 0x0d
     fe6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fe8:	6b 85       	ldd	r22, Y+11	; 0x0b
     fea:	7c 85       	ldd	r23, Y+12	; 0x0c
     fec:	8d 85       	ldd	r24, Y+13	; 0x0d
     fee:	9e 85       	ldd	r25, Y+14	; 0x0e
     ff0:	20 e0       	ldi	r18, 0x00	; 0
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	4a ef       	ldi	r20, 0xFA	; 250
     ff6:	54 e4       	ldi	r21, 0x44	; 68
     ff8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ffc:	dc 01       	movw	r26, r24
     ffe:	cb 01       	movw	r24, r22
    1000:	8f 83       	std	Y+7, r24	; 0x07
    1002:	98 87       	std	Y+8, r25	; 0x08
    1004:	a9 87       	std	Y+9, r26	; 0x09
    1006:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1008:	6f 81       	ldd	r22, Y+7	; 0x07
    100a:	78 85       	ldd	r23, Y+8	; 0x08
    100c:	89 85       	ldd	r24, Y+9	; 0x09
    100e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1010:	20 e0       	ldi	r18, 0x00	; 0
    1012:	30 e0       	ldi	r19, 0x00	; 0
    1014:	40 e8       	ldi	r20, 0x80	; 128
    1016:	5f e3       	ldi	r21, 0x3F	; 63
    1018:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    101c:	88 23       	and	r24, r24
    101e:	2c f4       	brge	.+10     	; 0x102a <checkPass+0xb6>
		__ticks = 1;
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	9e 83       	std	Y+6, r25	; 0x06
    1026:	8d 83       	std	Y+5, r24	; 0x05
    1028:	3f c0       	rjmp	.+126    	; 0x10a8 <checkPass+0x134>
	else if (__tmp > 65535)
    102a:	6f 81       	ldd	r22, Y+7	; 0x07
    102c:	78 85       	ldd	r23, Y+8	; 0x08
    102e:	89 85       	ldd	r24, Y+9	; 0x09
    1030:	9a 85       	ldd	r25, Y+10	; 0x0a
    1032:	20 e0       	ldi	r18, 0x00	; 0
    1034:	3f ef       	ldi	r19, 0xFF	; 255
    1036:	4f e7       	ldi	r20, 0x7F	; 127
    1038:	57 e4       	ldi	r21, 0x47	; 71
    103a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    103e:	18 16       	cp	r1, r24
    1040:	4c f5       	brge	.+82     	; 0x1094 <checkPass+0x120>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1042:	6b 85       	ldd	r22, Y+11	; 0x0b
    1044:	7c 85       	ldd	r23, Y+12	; 0x0c
    1046:	8d 85       	ldd	r24, Y+13	; 0x0d
    1048:	9e 85       	ldd	r25, Y+14	; 0x0e
    104a:	20 e0       	ldi	r18, 0x00	; 0
    104c:	30 e0       	ldi	r19, 0x00	; 0
    104e:	40 e2       	ldi	r20, 0x20	; 32
    1050:	51 e4       	ldi	r21, 0x41	; 65
    1052:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1056:	dc 01       	movw	r26, r24
    1058:	cb 01       	movw	r24, r22
    105a:	bc 01       	movw	r22, r24
    105c:	cd 01       	movw	r24, r26
    105e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1062:	dc 01       	movw	r26, r24
    1064:	cb 01       	movw	r24, r22
    1066:	9e 83       	std	Y+6, r25	; 0x06
    1068:	8d 83       	std	Y+5, r24	; 0x05
    106a:	0f c0       	rjmp	.+30     	; 0x108a <checkPass+0x116>
    106c:	88 ec       	ldi	r24, 0xC8	; 200
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	9c 83       	std	Y+4, r25	; 0x04
    1072:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1074:	8b 81       	ldd	r24, Y+3	; 0x03
    1076:	9c 81       	ldd	r25, Y+4	; 0x04
    1078:	01 97       	sbiw	r24, 0x01	; 1
    107a:	f1 f7       	brne	.-4      	; 0x1078 <checkPass+0x104>
    107c:	9c 83       	std	Y+4, r25	; 0x04
    107e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1080:	8d 81       	ldd	r24, Y+5	; 0x05
    1082:	9e 81       	ldd	r25, Y+6	; 0x06
    1084:	01 97       	sbiw	r24, 0x01	; 1
    1086:	9e 83       	std	Y+6, r25	; 0x06
    1088:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    108a:	8d 81       	ldd	r24, Y+5	; 0x05
    108c:	9e 81       	ldd	r25, Y+6	; 0x06
    108e:	00 97       	sbiw	r24, 0x00	; 0
    1090:	69 f7       	brne	.-38     	; 0x106c <checkPass+0xf8>
    1092:	14 c0       	rjmp	.+40     	; 0x10bc <checkPass+0x148>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1094:	6f 81       	ldd	r22, Y+7	; 0x07
    1096:	78 85       	ldd	r23, Y+8	; 0x08
    1098:	89 85       	ldd	r24, Y+9	; 0x09
    109a:	9a 85       	ldd	r25, Y+10	; 0x0a
    109c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10a0:	dc 01       	movw	r26, r24
    10a2:	cb 01       	movw	r24, r22
    10a4:	9e 83       	std	Y+6, r25	; 0x06
    10a6:	8d 83       	std	Y+5, r24	; 0x05
    10a8:	8d 81       	ldd	r24, Y+5	; 0x05
    10aa:	9e 81       	ldd	r25, Y+6	; 0x06
    10ac:	9a 83       	std	Y+2, r25	; 0x02
    10ae:	89 83       	std	Y+1, r24	; 0x01
    10b0:	89 81       	ldd	r24, Y+1	; 0x01
    10b2:	9a 81       	ldd	r25, Y+2	; 0x02
    10b4:	01 97       	sbiw	r24, 0x01	; 1
    10b6:	f1 f7       	brne	.-4      	; 0x10b4 <checkPass+0x140>
    10b8:	9a 83       	std	Y+2, r25	; 0x02
    10ba:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(10);
			UART_sendByte(g_number_wrong_password_counter);
    10bc:	80 91 6a 01 	lds	r24, 0x016A
    10c0:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
			if(g_number_wrong_password_counter==3)
    10c4:	80 91 6a 01 	lds	r24, 0x016A
    10c8:	83 30       	cpi	r24, 0x03	; 3
    10ca:	11 f4       	brne	.+4      	; 0x10d0 <checkPass+0x15c>
			startAlert();
    10cc:	0e 94 94 07 	call	0xf28	; 0xf28 <startAlert>
			return 0;
    10d0:	1e 8a       	std	Y+22, r1	; 0x16
    10d2:	0e c0       	rjmp	.+28     	; 0x10f0 <checkPass+0x17c>
 *then send an alert to human micro-controler
 */
uint8 checkPass(void){
	uint8 arr[5],current;
	getPass(arr);
	for(uint8 i=0;i<5;i++){
    10d4:	8f 85       	ldd	r24, Y+15	; 0x0f
    10d6:	8f 5f       	subi	r24, 0xFF	; 255
    10d8:	8f 87       	std	Y+15, r24	; 0x0f
    10da:	8f 85       	ldd	r24, Y+15	; 0x0f
    10dc:	85 30       	cpi	r24, 0x05	; 5
    10de:	08 f4       	brcc	.+2      	; 0x10e2 <checkPass+0x16e>
    10e0:	59 cf       	rjmp	.-334    	; 0xf94 <checkPass+0x20>
			}
	}
	/*
	 *if all characters are matched will return 1 as indication that correct password
	 */
	g_number_wrong_password_counter=0;
    10e2:	10 92 6a 01 	sts	0x016A, r1
	UART_sendByte(correctPassCommand);
    10e6:	83 e6       	ldi	r24, 0x63	; 99
    10e8:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
	return 1;
    10ec:	81 e0       	ldi	r24, 0x01	; 1
    10ee:	8e 8b       	std	Y+22, r24	; 0x16
    10f0:	8e 89       	ldd	r24, Y+22	; 0x16

}
    10f2:	66 96       	adiw	r28, 0x16	; 22
    10f4:	0f b6       	in	r0, 0x3f	; 63
    10f6:	f8 94       	cli
    10f8:	de bf       	out	0x3e, r29	; 62
    10fa:	0f be       	out	0x3f, r0	; 63
    10fc:	cd bf       	out	0x3d, r28	; 61
    10fe:	cf 91       	pop	r28
    1100:	df 91       	pop	r29
    1102:	08 95       	ret

00001104 <getPass>:
/*
 *this function receives 5 characters as password and return it in array
 */
void getPass(uint8* arr){
    1104:	df 93       	push	r29
    1106:	cf 93       	push	r28
    1108:	00 d0       	rcall	.+0      	; 0x110a <getPass+0x6>
    110a:	0f 92       	push	r0
    110c:	cd b7       	in	r28, 0x3d	; 61
    110e:	de b7       	in	r29, 0x3e	; 62
    1110:	9b 83       	std	Y+3, r25	; 0x03
    1112:	8a 83       	std	Y+2, r24	; 0x02
	uint8 count=0;
    1114:	19 82       	std	Y+1, r1	; 0x01
	for(count=0;count<5;count++){
    1116:	19 82       	std	Y+1, r1	; 0x01
    1118:	14 c0       	rjmp	.+40     	; 0x1142 <getPass+0x3e>
		while(g_UART_receive_flag!=1){}
    111a:	80 91 68 01 	lds	r24, 0x0168
    111e:	81 30       	cpi	r24, 0x01	; 1
    1120:	e1 f7       	brne	.-8      	; 0x111a <getPass+0x16>
		g_UART_receive_flag=0;
    1122:	10 92 68 01 	sts	0x0168, r1
		arr[count]=g_UART_received_data;
    1126:	89 81       	ldd	r24, Y+1	; 0x01
    1128:	28 2f       	mov	r18, r24
    112a:	30 e0       	ldi	r19, 0x00	; 0
    112c:	8a 81       	ldd	r24, Y+2	; 0x02
    112e:	9b 81       	ldd	r25, Y+3	; 0x03
    1130:	fc 01       	movw	r30, r24
    1132:	e2 0f       	add	r30, r18
    1134:	f3 1f       	adc	r31, r19
    1136:	80 91 69 01 	lds	r24, 0x0169
    113a:	80 83       	st	Z, r24
/*
 *this function receives 5 characters as password and return it in array
 */
void getPass(uint8* arr){
	uint8 count=0;
	for(count=0;count<5;count++){
    113c:	89 81       	ldd	r24, Y+1	; 0x01
    113e:	8f 5f       	subi	r24, 0xFF	; 255
    1140:	89 83       	std	Y+1, r24	; 0x01
    1142:	89 81       	ldd	r24, Y+1	; 0x01
    1144:	85 30       	cpi	r24, 0x05	; 5
    1146:	48 f3       	brcs	.-46     	; 0x111a <getPass+0x16>
		while(g_UART_receive_flag!=1){}
		g_UART_receive_flag=0;
		arr[count]=g_UART_received_data;
	}
}
    1148:	0f 90       	pop	r0
    114a:	0f 90       	pop	r0
    114c:	0f 90       	pop	r0
    114e:	cf 91       	pop	r28
    1150:	df 91       	pop	r29
    1152:	08 95       	ret

00001154 <uartCallback>:
/*
 *this function handles the input from the UART
 */
void uartCallback(uint8 data){
    1154:	df 93       	push	r29
    1156:	cf 93       	push	r28
    1158:	0f 92       	push	r0
    115a:	cd b7       	in	r28, 0x3d	; 61
    115c:	de b7       	in	r29, 0x3e	; 62
    115e:	89 83       	std	Y+1, r24	; 0x01
	g_UART_receive_flag=1;
    1160:	81 e0       	ldi	r24, 0x01	; 1
    1162:	80 93 68 01 	sts	0x0168, r24
	g_UART_received_data=data;
    1166:	89 81       	ldd	r24, Y+1	; 0x01
    1168:	80 93 69 01 	sts	0x0169, r24
}
    116c:	0f 90       	pop	r0
    116e:	cf 91       	pop	r28
    1170:	df 91       	pop	r29
    1172:	08 95       	ret

00001174 <isFirstTime>:

/*
 *this function check if there is an old password
 */
void isFirstTime(void){
    1174:	df 93       	push	r29
    1176:	cf 93       	push	r28
    1178:	0f 92       	push	r0
    117a:	cd b7       	in	r28, 0x3d	; 61
    117c:	de b7       	in	r29, 0x3e	; 62
	uint8 FirstTime=0;
    117e:	19 82       	std	Y+1, r1	; 0x01
	/*
	 *first time variable will have the value noFirstTimeValue if it is not the first time the system take password
	 */
	while(!EEPROM_readByte(checkFirstTimeAddress,&FirstTime));
    1180:	82 e1       	ldi	r24, 0x12	; 18
    1182:	93 e0       	ldi	r25, 0x03	; 3
    1184:	9e 01       	movw	r18, r28
    1186:	2f 5f       	subi	r18, 0xFF	; 255
    1188:	3f 4f       	sbci	r19, 0xFF	; 255
    118a:	b9 01       	movw	r22, r18
    118c:	0e 94 17 0c 	call	0x182e	; 0x182e <EEPROM_readByte>
    1190:	88 23       	and	r24, r24
    1192:	b1 f3       	breq	.-20     	; 0x1180 <isFirstTime+0xc>
	if(FirstTime==notFirstTimeValue){
    1194:	89 81       	ldd	r24, Y+1	; 0x01
    1196:	84 36       	cpi	r24, 0x64	; 100
    1198:	21 f4       	brne	.+8      	; 0x11a2 <isFirstTime+0x2e>
		UART_sendByte(systemHavePasswordCommand);
    119a:	83 e2       	ldi	r24, 0x23	; 35
    119c:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
    11a0:	05 c0       	rjmp	.+10     	; 0x11ac <isFirstTime+0x38>
	}else {
		UART_sendByte(systemNHavePasswordCommand);
    11a2:	84 e2       	ldi	r24, 0x24	; 36
    11a4:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
		setNewPass();
    11a8:	0e 94 3d 0a 	call	0x147a	; 0x147a <setNewPass>
	}

}
    11ac:	0f 90       	pop	r0
    11ae:	cf 91       	pop	r28
    11b0:	df 91       	pop	r29
    11b2:	08 95       	ret

000011b4 <initializeSystem>:
/*
 *this function initialize all system peripherals
 */
void initializeSystem(){
    11b4:	df 93       	push	r29
    11b6:	cf 93       	push	r28
    11b8:	cd b7       	in	r28, 0x3d	; 61
    11ba:	de b7       	in	r29, 0x3e	; 62
    11bc:	2c 97       	sbiw	r28, 0x0c	; 12
    11be:	0f b6       	in	r0, 0x3f	; 63
    11c0:	f8 94       	cli
    11c2:	de bf       	out	0x3e, r29	; 62
    11c4:	0f be       	out	0x3f, r0	; 63
    11c6:	cd bf       	out	0x3d, r28	; 61
	/*enable global interrupt*/
	SREG|=(1<<7);
    11c8:	af e5       	ldi	r26, 0x5F	; 95
    11ca:	b0 e0       	ldi	r27, 0x00	; 0
    11cc:	ef e5       	ldi	r30, 0x5F	; 95
    11ce:	f0 e0       	ldi	r31, 0x00	; 0
    11d0:	80 81       	ld	r24, Z
    11d2:	80 68       	ori	r24, 0x80	; 128
    11d4:	8c 93       	st	X, r24
	/*initializing buzzer*/
	Buzzer_init();
    11d6:	0e 94 17 07 	call	0xe2e	; 0xe2e <Buzzer_init>
	/*initializing DC motor*/
	DcMotor_init();
    11da:	0e 94 4f 0b 	call	0x169e	; 0x169e <DcMotor_init>
	/*initializing PWM*/
	PWM_init();
    11de:	0e 94 b5 0f 	call	0x1f6a	; 0x1f6a <PWM_init>
		/*start configuring I2C*/
		TWI_ConfigType configTWI;
		/*
		 * setting my address in I2C
		 */
		configTWI.address=0x0f;
    11e2:	8f e0       	ldi	r24, 0x0F	; 15
    11e4:	89 83       	std	Y+1, r24	; 0x01
		/*
		 * setting I2C rate to 400Kbps
		 */
		configTWI.bit_rate=400000;
    11e6:	80 e8       	ldi	r24, 0x80	; 128
    11e8:	9a e1       	ldi	r25, 0x1A	; 26
    11ea:	a6 e0       	ldi	r26, 0x06	; 6
    11ec:	b0 e0       	ldi	r27, 0x00	; 0
    11ee:	8a 83       	std	Y+2, r24	; 0x02
    11f0:	9b 83       	std	Y+3, r25	; 0x03
    11f2:	ac 83       	std	Y+4, r26	; 0x04
    11f4:	bd 83       	std	Y+5, r27	; 0x05
		/*initializing I2C*/
		TWI_init(&configTWI);
    11f6:	ce 01       	movw	r24, r28
    11f8:	01 96       	adiw	r24, 0x01	; 1
    11fa:	0e 94 c4 10 	call	0x2188	; 0x2188 <TWI_init>
	}
	{
		/*start configuring UART*/
		UART_ConfigType configUART;
		/*configuring baud rate*/
		configUART.baud_rate=9600;
    11fe:	80 e8       	ldi	r24, 0x80	; 128
    1200:	95 e2       	ldi	r25, 0x25	; 37
    1202:	a0 e0       	ldi	r26, 0x00	; 0
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	89 87       	std	Y+9, r24	; 0x09
    1208:	9a 87       	std	Y+10, r25	; 0x0a
    120a:	ab 87       	std	Y+11, r26	; 0x0b
    120c:	bc 87       	std	Y+12, r27	; 0x0c
		/*configuring parity bit*/
		configUART.parity=UART_disable_parity;
    120e:	1f 82       	std	Y+7, r1	; 0x07
		/*configuring stop bit*/
		configUART.stop_bit=UART_1_stopBit;
    1210:	18 86       	std	Y+8, r1	; 0x08
		/*configuring word length*/
		configUART.bit_data=UART_8_bit_data;
    1212:	83 e0       	ldi	r24, 0x03	; 3
    1214:	8e 83       	std	Y+6, r24	; 0x06
		/*setting UART callback function*/
		UART_setCallback(uartCallback);
    1216:	8a ea       	ldi	r24, 0xAA	; 170
    1218:	98 e0       	ldi	r25, 0x08	; 8
    121a:	0e 94 98 12 	call	0x2530	; 0x2530 <UART_setCallback>
		UART_init(&configUART);
    121e:	ce 01       	movw	r24, r28
    1220:	06 96       	adiw	r24, 0x06	; 6
    1222:	0e 94 7d 11 	call	0x22fa	; 0x22fa <UART_init>
	}
	{
		/*
		 *configuring timer
		 */
		g_config_timer.mode=Timer1_compareMode;
    1226:	81 e0       	ldi	r24, 0x01	; 1
    1228:	80 93 76 01 	sts	0x0176, r24
		g_config_timer.initial_value=0;
    122c:	10 92 72 01 	sts	0x0172, r1
    1230:	10 92 71 01 	sts	0x0171, r1
		/*with pre-scaler 256 and compare value 31250 the counter count 1 second every tick*/
		g_config_timer.compare_value=31250;
    1234:	82 e1       	ldi	r24, 0x12	; 18
    1236:	9a e7       	ldi	r25, 0x7A	; 122
    1238:	90 93 74 01 	sts	0x0174, r25
    123c:	80 93 73 01 	sts	0x0173, r24
		g_config_timer.prescaler=Timer1_clk_256_prescaler;
    1240:	84 e0       	ldi	r24, 0x04	; 4
    1242:	80 93 75 01 	sts	0x0175, r24
		Timer1_setCallBack(Timer1Callback);
    1246:	80 e4       	ldi	r24, 0x40	; 64
    1248:	97 e0       	ldi	r25, 0x07	; 7
    124a:	0e 94 4c 10 	call	0x2098	; 0x2098 <Timer1_setCallBack>
	}

}
    124e:	2c 96       	adiw	r28, 0x0c	; 12
    1250:	0f b6       	in	r0, 0x3f	; 63
    1252:	f8 94       	cli
    1254:	de bf       	out	0x3e, r29	; 62
    1256:	0f be       	out	0x3f, r0	; 63
    1258:	cd bf       	out	0x3d, r28	; 61
    125a:	cf 91       	pop	r28
    125c:	df 91       	pop	r29
    125e:	08 95       	ret

00001260 <checkMemory>:
/*
 *this function check if the memory works probably , send memoryError to the user if not
 */
void checkMemory(){
    1260:	df 93       	push	r29
    1262:	cf 93       	push	r28
    1264:	cd b7       	in	r28, 0x3d	; 61
    1266:	de b7       	in	r29, 0x3e	; 62
    1268:	6d 97       	sbiw	r28, 0x1d	; 29
    126a:	0f b6       	in	r0, 0x3f	; 63
    126c:	f8 94       	cli
    126e:	de bf       	out	0x3e, r29	; 62
    1270:	0f be       	out	0x3f, r0	; 63
    1272:	cd bf       	out	0x3d, r28	; 61
	uint8 memoryWorks=0;
    1274:	1d 8e       	std	Y+29, r1	; 0x1d
	EEPROM_writeByte(checkMemoryAddress, checkingKey);
    1276:	81 e1       	ldi	r24, 0x11	; 17
    1278:	93 e0       	ldi	r25, 0x03	; 3
    127a:	64 e6       	ldi	r22, 0x64	; 100
    127c:	0e 94 d6 0b 	call	0x17ac	; 0x17ac <EEPROM_writeByte>
    1280:	80 e0       	ldi	r24, 0x00	; 0
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	a8 e4       	ldi	r26, 0x48	; 72
    1286:	b2 e4       	ldi	r27, 0x42	; 66
    1288:	89 8f       	std	Y+25, r24	; 0x19
    128a:	9a 8f       	std	Y+26, r25	; 0x1a
    128c:	ab 8f       	std	Y+27, r26	; 0x1b
    128e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1290:	69 8d       	ldd	r22, Y+25	; 0x19
    1292:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1294:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1296:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1298:	20 e0       	ldi	r18, 0x00	; 0
    129a:	30 e0       	ldi	r19, 0x00	; 0
    129c:	4a ef       	ldi	r20, 0xFA	; 250
    129e:	54 e4       	ldi	r21, 0x44	; 68
    12a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12a4:	dc 01       	movw	r26, r24
    12a6:	cb 01       	movw	r24, r22
    12a8:	8d 8b       	std	Y+21, r24	; 0x15
    12aa:	9e 8b       	std	Y+22, r25	; 0x16
    12ac:	af 8b       	std	Y+23, r26	; 0x17
    12ae:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    12b0:	6d 89       	ldd	r22, Y+21	; 0x15
    12b2:	7e 89       	ldd	r23, Y+22	; 0x16
    12b4:	8f 89       	ldd	r24, Y+23	; 0x17
    12b6:	98 8d       	ldd	r25, Y+24	; 0x18
    12b8:	20 e0       	ldi	r18, 0x00	; 0
    12ba:	30 e0       	ldi	r19, 0x00	; 0
    12bc:	40 e8       	ldi	r20, 0x80	; 128
    12be:	5f e3       	ldi	r21, 0x3F	; 63
    12c0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    12c4:	88 23       	and	r24, r24
    12c6:	2c f4       	brge	.+10     	; 0x12d2 <checkMemory+0x72>
		__ticks = 1;
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	9c 8b       	std	Y+20, r25	; 0x14
    12ce:	8b 8b       	std	Y+19, r24	; 0x13
    12d0:	3f c0       	rjmp	.+126    	; 0x1350 <checkMemory+0xf0>
	else if (__tmp > 65535)
    12d2:	6d 89       	ldd	r22, Y+21	; 0x15
    12d4:	7e 89       	ldd	r23, Y+22	; 0x16
    12d6:	8f 89       	ldd	r24, Y+23	; 0x17
    12d8:	98 8d       	ldd	r25, Y+24	; 0x18
    12da:	20 e0       	ldi	r18, 0x00	; 0
    12dc:	3f ef       	ldi	r19, 0xFF	; 255
    12de:	4f e7       	ldi	r20, 0x7F	; 127
    12e0:	57 e4       	ldi	r21, 0x47	; 71
    12e2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    12e6:	18 16       	cp	r1, r24
    12e8:	4c f5       	brge	.+82     	; 0x133c <checkMemory+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12ea:	69 8d       	ldd	r22, Y+25	; 0x19
    12ec:	7a 8d       	ldd	r23, Y+26	; 0x1a
    12ee:	8b 8d       	ldd	r24, Y+27	; 0x1b
    12f0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    12f2:	20 e0       	ldi	r18, 0x00	; 0
    12f4:	30 e0       	ldi	r19, 0x00	; 0
    12f6:	40 e2       	ldi	r20, 0x20	; 32
    12f8:	51 e4       	ldi	r21, 0x41	; 65
    12fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12fe:	dc 01       	movw	r26, r24
    1300:	cb 01       	movw	r24, r22
    1302:	bc 01       	movw	r22, r24
    1304:	cd 01       	movw	r24, r26
    1306:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    130a:	dc 01       	movw	r26, r24
    130c:	cb 01       	movw	r24, r22
    130e:	9c 8b       	std	Y+20, r25	; 0x14
    1310:	8b 8b       	std	Y+19, r24	; 0x13
    1312:	0f c0       	rjmp	.+30     	; 0x1332 <checkMemory+0xd2>
    1314:	88 ec       	ldi	r24, 0xC8	; 200
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	9a 8b       	std	Y+18, r25	; 0x12
    131a:	89 8b       	std	Y+17, r24	; 0x11
    131c:	89 89       	ldd	r24, Y+17	; 0x11
    131e:	9a 89       	ldd	r25, Y+18	; 0x12
    1320:	01 97       	sbiw	r24, 0x01	; 1
    1322:	f1 f7       	brne	.-4      	; 0x1320 <checkMemory+0xc0>
    1324:	9a 8b       	std	Y+18, r25	; 0x12
    1326:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1328:	8b 89       	ldd	r24, Y+19	; 0x13
    132a:	9c 89       	ldd	r25, Y+20	; 0x14
    132c:	01 97       	sbiw	r24, 0x01	; 1
    132e:	9c 8b       	std	Y+20, r25	; 0x14
    1330:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1332:	8b 89       	ldd	r24, Y+19	; 0x13
    1334:	9c 89       	ldd	r25, Y+20	; 0x14
    1336:	00 97       	sbiw	r24, 0x00	; 0
    1338:	69 f7       	brne	.-38     	; 0x1314 <checkMemory+0xb4>
    133a:	14 c0       	rjmp	.+40     	; 0x1364 <checkMemory+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    133c:	6d 89       	ldd	r22, Y+21	; 0x15
    133e:	7e 89       	ldd	r23, Y+22	; 0x16
    1340:	8f 89       	ldd	r24, Y+23	; 0x17
    1342:	98 8d       	ldd	r25, Y+24	; 0x18
    1344:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1348:	dc 01       	movw	r26, r24
    134a:	cb 01       	movw	r24, r22
    134c:	9c 8b       	std	Y+20, r25	; 0x14
    134e:	8b 8b       	std	Y+19, r24	; 0x13
    1350:	8b 89       	ldd	r24, Y+19	; 0x13
    1352:	9c 89       	ldd	r25, Y+20	; 0x14
    1354:	98 8b       	std	Y+16, r25	; 0x10
    1356:	8f 87       	std	Y+15, r24	; 0x0f
    1358:	8f 85       	ldd	r24, Y+15	; 0x0f
    135a:	98 89       	ldd	r25, Y+16	; 0x10
    135c:	01 97       	sbiw	r24, 0x01	; 1
    135e:	f1 f7       	brne	.-4      	; 0x135c <checkMemory+0xfc>
    1360:	98 8b       	std	Y+16, r25	; 0x10
    1362:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(50);
	EEPROM_readByte(checkMemoryAddress,&memoryWorks);
    1364:	9e 01       	movw	r18, r28
    1366:	23 5e       	subi	r18, 0xE3	; 227
    1368:	3f 4f       	sbci	r19, 0xFF	; 255
    136a:	81 e1       	ldi	r24, 0x11	; 17
    136c:	93 e0       	ldi	r25, 0x03	; 3
    136e:	b9 01       	movw	r22, r18
    1370:	0e 94 17 0c 	call	0x182e	; 0x182e <EEPROM_readByte>
	if(memoryWorks!=checkingKey){
    1374:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1376:	84 36       	cpi	r24, 0x64	; 100
    1378:	09 f4       	brne	.+2      	; 0x137c <checkMemory+0x11c>
    137a:	76 c0       	rjmp	.+236    	; 0x1468 <checkMemory+0x208>
		while(1){
			_delay_ms(100);
			UART_sendByte(memoryErrorCommand);
		}
	}
	else return;
    137c:	80 e0       	ldi	r24, 0x00	; 0
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	a8 ec       	ldi	r26, 0xC8	; 200
    1382:	b2 e4       	ldi	r27, 0x42	; 66
    1384:	8b 87       	std	Y+11, r24	; 0x0b
    1386:	9c 87       	std	Y+12, r25	; 0x0c
    1388:	ad 87       	std	Y+13, r26	; 0x0d
    138a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    138c:	6b 85       	ldd	r22, Y+11	; 0x0b
    138e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1390:	8d 85       	ldd	r24, Y+13	; 0x0d
    1392:	9e 85       	ldd	r25, Y+14	; 0x0e
    1394:	20 e0       	ldi	r18, 0x00	; 0
    1396:	30 e0       	ldi	r19, 0x00	; 0
    1398:	4a ef       	ldi	r20, 0xFA	; 250
    139a:	54 e4       	ldi	r21, 0x44	; 68
    139c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13a0:	dc 01       	movw	r26, r24
    13a2:	cb 01       	movw	r24, r22
    13a4:	8f 83       	std	Y+7, r24	; 0x07
    13a6:	98 87       	std	Y+8, r25	; 0x08
    13a8:	a9 87       	std	Y+9, r26	; 0x09
    13aa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    13ac:	6f 81       	ldd	r22, Y+7	; 0x07
    13ae:	78 85       	ldd	r23, Y+8	; 0x08
    13b0:	89 85       	ldd	r24, Y+9	; 0x09
    13b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    13b4:	20 e0       	ldi	r18, 0x00	; 0
    13b6:	30 e0       	ldi	r19, 0x00	; 0
    13b8:	40 e8       	ldi	r20, 0x80	; 128
    13ba:	5f e3       	ldi	r21, 0x3F	; 63
    13bc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    13c0:	88 23       	and	r24, r24
    13c2:	2c f4       	brge	.+10     	; 0x13ce <checkMemory+0x16e>
		__ticks = 1;
    13c4:	81 e0       	ldi	r24, 0x01	; 1
    13c6:	90 e0       	ldi	r25, 0x00	; 0
    13c8:	9e 83       	std	Y+6, r25	; 0x06
    13ca:	8d 83       	std	Y+5, r24	; 0x05
    13cc:	3f c0       	rjmp	.+126    	; 0x144c <checkMemory+0x1ec>
	else if (__tmp > 65535)
    13ce:	6f 81       	ldd	r22, Y+7	; 0x07
    13d0:	78 85       	ldd	r23, Y+8	; 0x08
    13d2:	89 85       	ldd	r24, Y+9	; 0x09
    13d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	3f ef       	ldi	r19, 0xFF	; 255
    13da:	4f e7       	ldi	r20, 0x7F	; 127
    13dc:	57 e4       	ldi	r21, 0x47	; 71
    13de:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    13e2:	18 16       	cp	r1, r24
    13e4:	4c f5       	brge	.+82     	; 0x1438 <checkMemory+0x1d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13e6:	6b 85       	ldd	r22, Y+11	; 0x0b
    13e8:	7c 85       	ldd	r23, Y+12	; 0x0c
    13ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    13ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    13ee:	20 e0       	ldi	r18, 0x00	; 0
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	40 e2       	ldi	r20, 0x20	; 32
    13f4:	51 e4       	ldi	r21, 0x41	; 65
    13f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13fa:	dc 01       	movw	r26, r24
    13fc:	cb 01       	movw	r24, r22
    13fe:	bc 01       	movw	r22, r24
    1400:	cd 01       	movw	r24, r26
    1402:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1406:	dc 01       	movw	r26, r24
    1408:	cb 01       	movw	r24, r22
    140a:	9e 83       	std	Y+6, r25	; 0x06
    140c:	8d 83       	std	Y+5, r24	; 0x05
    140e:	0f c0       	rjmp	.+30     	; 0x142e <checkMemory+0x1ce>
    1410:	88 ec       	ldi	r24, 0xC8	; 200
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	9c 83       	std	Y+4, r25	; 0x04
    1416:	8b 83       	std	Y+3, r24	; 0x03
    1418:	8b 81       	ldd	r24, Y+3	; 0x03
    141a:	9c 81       	ldd	r25, Y+4	; 0x04
    141c:	01 97       	sbiw	r24, 0x01	; 1
    141e:	f1 f7       	brne	.-4      	; 0x141c <checkMemory+0x1bc>
    1420:	9c 83       	std	Y+4, r25	; 0x04
    1422:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1424:	8d 81       	ldd	r24, Y+5	; 0x05
    1426:	9e 81       	ldd	r25, Y+6	; 0x06
    1428:	01 97       	sbiw	r24, 0x01	; 1
    142a:	9e 83       	std	Y+6, r25	; 0x06
    142c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    142e:	8d 81       	ldd	r24, Y+5	; 0x05
    1430:	9e 81       	ldd	r25, Y+6	; 0x06
    1432:	00 97       	sbiw	r24, 0x00	; 0
    1434:	69 f7       	brne	.-38     	; 0x1410 <checkMemory+0x1b0>
    1436:	14 c0       	rjmp	.+40     	; 0x1460 <checkMemory+0x200>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1438:	6f 81       	ldd	r22, Y+7	; 0x07
    143a:	78 85       	ldd	r23, Y+8	; 0x08
    143c:	89 85       	ldd	r24, Y+9	; 0x09
    143e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1440:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1444:	dc 01       	movw	r26, r24
    1446:	cb 01       	movw	r24, r22
    1448:	9e 83       	std	Y+6, r25	; 0x06
    144a:	8d 83       	std	Y+5, r24	; 0x05
    144c:	8d 81       	ldd	r24, Y+5	; 0x05
    144e:	9e 81       	ldd	r25, Y+6	; 0x06
    1450:	9a 83       	std	Y+2, r25	; 0x02
    1452:	89 83       	std	Y+1, r24	; 0x01
    1454:	89 81       	ldd	r24, Y+1	; 0x01
    1456:	9a 81       	ldd	r25, Y+2	; 0x02
    1458:	01 97       	sbiw	r24, 0x01	; 1
    145a:	f1 f7       	brne	.-4      	; 0x1458 <checkMemory+0x1f8>
    145c:	9a 83       	std	Y+2, r25	; 0x02
    145e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(50);
	EEPROM_readByte(checkMemoryAddress,&memoryWorks);
	if(memoryWorks!=checkingKey){
		while(1){
			_delay_ms(100);
			UART_sendByte(memoryErrorCommand);
    1460:	81 e2       	ldi	r24, 0x21	; 33
    1462:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
    1466:	8a cf       	rjmp	.-236    	; 0x137c <checkMemory+0x11c>
		}
	}
	else return;
}
    1468:	6d 96       	adiw	r28, 0x1d	; 29
    146a:	0f b6       	in	r0, 0x3f	; 63
    146c:	f8 94       	cli
    146e:	de bf       	out	0x3e, r29	; 62
    1470:	0f be       	out	0x3f, r0	; 63
    1472:	cd bf       	out	0x3d, r28	; 61
    1474:	cf 91       	pop	r28
    1476:	df 91       	pop	r29
    1478:	08 95       	ret

0000147a <setNewPass>:
/*
 *this function take steps of setting new password
 */
void setNewPass(void){
    147a:	df 93       	push	r29
    147c:	cf 93       	push	r28
    147e:	cd b7       	in	r28, 0x3d	; 61
    1480:	de b7       	in	r29, 0x3e	; 62
    1482:	6b 97       	sbiw	r28, 0x1b	; 27
    1484:	0f b6       	in	r0, 0x3f	; 63
    1486:	f8 94       	cli
    1488:	de bf       	out	0x3e, r29	; 62
    148a:	0f be       	out	0x3f, r0	; 63
    148c:	cd bf       	out	0x3d, r28	; 61
	uint8 arr1[5],arr2[5];
	uint8 i=0;
    148e:	19 8a       	std	Y+17, r1	; 0x11
	/*system will not get out of this loop until it have matched password*/
	while(1){
	getPass(arr1);
    1490:	ce 01       	movw	r24, r28
    1492:	42 96       	adiw	r24, 0x12	; 18
    1494:	0e 94 82 08 	call	0x1104	; 0x1104 <getPass>
	getPass(arr2);
    1498:	ce 01       	movw	r24, r28
    149a:	47 96       	adiw	r24, 0x17	; 23
    149c:	0e 94 82 08 	call	0x1104	; 0x1104 <getPass>
	for(i=0;i<5;i++)
    14a0:	19 8a       	std	Y+17, r1	; 0x11
    14a2:	1b c0       	rjmp	.+54     	; 0x14da <setNewPass+0x60>
	{
		if(arr1[i]==arr2[i])
    14a4:	89 89       	ldd	r24, Y+17	; 0x11
    14a6:	28 2f       	mov	r18, r24
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	ce 01       	movw	r24, r28
    14ac:	42 96       	adiw	r24, 0x12	; 18
    14ae:	fc 01       	movw	r30, r24
    14b0:	e2 0f       	add	r30, r18
    14b2:	f3 1f       	adc	r31, r19
    14b4:	40 81       	ld	r20, Z
    14b6:	89 89       	ldd	r24, Y+17	; 0x11
    14b8:	28 2f       	mov	r18, r24
    14ba:	30 e0       	ldi	r19, 0x00	; 0
    14bc:	ce 01       	movw	r24, r28
    14be:	47 96       	adiw	r24, 0x17	; 23
    14c0:	fc 01       	movw	r30, r24
    14c2:	e2 0f       	add	r30, r18
    14c4:	f3 1f       	adc	r31, r19
    14c6:	80 81       	ld	r24, Z
    14c8:	48 17       	cp	r20, r24
    14ca:	21 f0       	breq	.+8      	; 0x14d4 <setNewPass+0x5a>
			continue;
		} else {
			/*
			 *sending not matched command to human interface micro-controler
			 */
			UART_sendByte(setNewPass_nMatchCommand);
    14cc:	85 e2       	ldi	r24, 0x25	; 37
    14ce:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
    14d2:	06 c0       	rjmp	.+12     	; 0x14e0 <setNewPass+0x66>
	uint8 i=0;
	/*system will not get out of this loop until it have matched password*/
	while(1){
	getPass(arr1);
	getPass(arr2);
	for(i=0;i<5;i++)
    14d4:	89 89       	ldd	r24, Y+17	; 0x11
    14d6:	8f 5f       	subi	r24, 0xFF	; 255
    14d8:	89 8b       	std	Y+17, r24	; 0x11
    14da:	89 89       	ldd	r24, Y+17	; 0x11
    14dc:	85 30       	cpi	r24, 0x05	; 5
    14de:	10 f3       	brcs	.-60     	; 0x14a4 <setNewPass+0x2a>
			break;
		}
		/*if i=5 therefore system checked all characters are matched*/

	}
	if(i==5)
    14e0:	89 89       	ldd	r24, Y+17	; 0x11
    14e2:	85 30       	cpi	r24, 0x05	; 5
    14e4:	a9 f6       	brne	.-86     	; 0x1490 <setNewPass+0x16>
		break;
	}
	/*
	 *sending operation done to the other micro-controler
	 */
	UART_sendByte(setNewPass_MatchCommand);
    14e6:	86 e2       	ldi	r24, 0x26	; 38
    14e8:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
	/*
	 *saving password in the EEPROM
	 */
	for(int i=0;i<5;i++){
    14ec:	18 8a       	std	Y+16, r1	; 0x10
    14ee:	1f 86       	std	Y+15, r1	; 0x0f
    14f0:	8a c0       	rjmp	.+276    	; 0x1606 <setNewPass+0x18c>
		while(!EEPROM_writeByte((uint16)(passwordAddress+i),arr1[i]));
    14f2:	8f 85       	ldd	r24, Y+15	; 0x0f
    14f4:	98 89       	ldd	r25, Y+16	; 0x10
    14f6:	8c 5e       	subi	r24, 0xEC	; 236
    14f8:	9c 4f       	sbci	r25, 0xFC	; 252
    14fa:	ac 01       	movw	r20, r24
    14fc:	2f 85       	ldd	r18, Y+15	; 0x0f
    14fe:	38 89       	ldd	r19, Y+16	; 0x10
    1500:	ce 01       	movw	r24, r28
    1502:	42 96       	adiw	r24, 0x12	; 18
    1504:	fc 01       	movw	r30, r24
    1506:	e2 0f       	add	r30, r18
    1508:	f3 1f       	adc	r31, r19
    150a:	20 81       	ld	r18, Z
    150c:	ca 01       	movw	r24, r20
    150e:	62 2f       	mov	r22, r18
    1510:	0e 94 d6 0b 	call	0x17ac	; 0x17ac <EEPROM_writeByte>
    1514:	88 23       	and	r24, r24
    1516:	69 f3       	breq	.-38     	; 0x14f2 <setNewPass+0x78>
    1518:	80 e0       	ldi	r24, 0x00	; 0
    151a:	90 e0       	ldi	r25, 0x00	; 0
    151c:	a0 e2       	ldi	r26, 0x20	; 32
    151e:	b1 e4       	ldi	r27, 0x41	; 65
    1520:	8b 87       	std	Y+11, r24	; 0x0b
    1522:	9c 87       	std	Y+12, r25	; 0x0c
    1524:	ad 87       	std	Y+13, r26	; 0x0d
    1526:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1528:	6b 85       	ldd	r22, Y+11	; 0x0b
    152a:	7c 85       	ldd	r23, Y+12	; 0x0c
    152c:	8d 85       	ldd	r24, Y+13	; 0x0d
    152e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1530:	20 e0       	ldi	r18, 0x00	; 0
    1532:	30 e0       	ldi	r19, 0x00	; 0
    1534:	4a ef       	ldi	r20, 0xFA	; 250
    1536:	54 e4       	ldi	r21, 0x44	; 68
    1538:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    153c:	dc 01       	movw	r26, r24
    153e:	cb 01       	movw	r24, r22
    1540:	8f 83       	std	Y+7, r24	; 0x07
    1542:	98 87       	std	Y+8, r25	; 0x08
    1544:	a9 87       	std	Y+9, r26	; 0x09
    1546:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1548:	6f 81       	ldd	r22, Y+7	; 0x07
    154a:	78 85       	ldd	r23, Y+8	; 0x08
    154c:	89 85       	ldd	r24, Y+9	; 0x09
    154e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1550:	20 e0       	ldi	r18, 0x00	; 0
    1552:	30 e0       	ldi	r19, 0x00	; 0
    1554:	40 e8       	ldi	r20, 0x80	; 128
    1556:	5f e3       	ldi	r21, 0x3F	; 63
    1558:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    155c:	88 23       	and	r24, r24
    155e:	2c f4       	brge	.+10     	; 0x156a <setNewPass+0xf0>
		__ticks = 1;
    1560:	81 e0       	ldi	r24, 0x01	; 1
    1562:	90 e0       	ldi	r25, 0x00	; 0
    1564:	9e 83       	std	Y+6, r25	; 0x06
    1566:	8d 83       	std	Y+5, r24	; 0x05
    1568:	3f c0       	rjmp	.+126    	; 0x15e8 <setNewPass+0x16e>
	else if (__tmp > 65535)
    156a:	6f 81       	ldd	r22, Y+7	; 0x07
    156c:	78 85       	ldd	r23, Y+8	; 0x08
    156e:	89 85       	ldd	r24, Y+9	; 0x09
    1570:	9a 85       	ldd	r25, Y+10	; 0x0a
    1572:	20 e0       	ldi	r18, 0x00	; 0
    1574:	3f ef       	ldi	r19, 0xFF	; 255
    1576:	4f e7       	ldi	r20, 0x7F	; 127
    1578:	57 e4       	ldi	r21, 0x47	; 71
    157a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    157e:	18 16       	cp	r1, r24
    1580:	4c f5       	brge	.+82     	; 0x15d4 <setNewPass+0x15a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1582:	6b 85       	ldd	r22, Y+11	; 0x0b
    1584:	7c 85       	ldd	r23, Y+12	; 0x0c
    1586:	8d 85       	ldd	r24, Y+13	; 0x0d
    1588:	9e 85       	ldd	r25, Y+14	; 0x0e
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	40 e2       	ldi	r20, 0x20	; 32
    1590:	51 e4       	ldi	r21, 0x41	; 65
    1592:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1596:	dc 01       	movw	r26, r24
    1598:	cb 01       	movw	r24, r22
    159a:	bc 01       	movw	r22, r24
    159c:	cd 01       	movw	r24, r26
    159e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15a2:	dc 01       	movw	r26, r24
    15a4:	cb 01       	movw	r24, r22
    15a6:	9e 83       	std	Y+6, r25	; 0x06
    15a8:	8d 83       	std	Y+5, r24	; 0x05
    15aa:	0f c0       	rjmp	.+30     	; 0x15ca <setNewPass+0x150>
    15ac:	88 ec       	ldi	r24, 0xC8	; 200
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	9c 83       	std	Y+4, r25	; 0x04
    15b2:	8b 83       	std	Y+3, r24	; 0x03
    15b4:	8b 81       	ldd	r24, Y+3	; 0x03
    15b6:	9c 81       	ldd	r25, Y+4	; 0x04
    15b8:	01 97       	sbiw	r24, 0x01	; 1
    15ba:	f1 f7       	brne	.-4      	; 0x15b8 <setNewPass+0x13e>
    15bc:	9c 83       	std	Y+4, r25	; 0x04
    15be:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15c0:	8d 81       	ldd	r24, Y+5	; 0x05
    15c2:	9e 81       	ldd	r25, Y+6	; 0x06
    15c4:	01 97       	sbiw	r24, 0x01	; 1
    15c6:	9e 83       	std	Y+6, r25	; 0x06
    15c8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15ca:	8d 81       	ldd	r24, Y+5	; 0x05
    15cc:	9e 81       	ldd	r25, Y+6	; 0x06
    15ce:	00 97       	sbiw	r24, 0x00	; 0
    15d0:	69 f7       	brne	.-38     	; 0x15ac <setNewPass+0x132>
    15d2:	14 c0       	rjmp	.+40     	; 0x15fc <setNewPass+0x182>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15d4:	6f 81       	ldd	r22, Y+7	; 0x07
    15d6:	78 85       	ldd	r23, Y+8	; 0x08
    15d8:	89 85       	ldd	r24, Y+9	; 0x09
    15da:	9a 85       	ldd	r25, Y+10	; 0x0a
    15dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15e0:	dc 01       	movw	r26, r24
    15e2:	cb 01       	movw	r24, r22
    15e4:	9e 83       	std	Y+6, r25	; 0x06
    15e6:	8d 83       	std	Y+5, r24	; 0x05
    15e8:	8d 81       	ldd	r24, Y+5	; 0x05
    15ea:	9e 81       	ldd	r25, Y+6	; 0x06
    15ec:	9a 83       	std	Y+2, r25	; 0x02
    15ee:	89 83       	std	Y+1, r24	; 0x01
    15f0:	89 81       	ldd	r24, Y+1	; 0x01
    15f2:	9a 81       	ldd	r25, Y+2	; 0x02
    15f4:	01 97       	sbiw	r24, 0x01	; 1
    15f6:	f1 f7       	brne	.-4      	; 0x15f4 <setNewPass+0x17a>
    15f8:	9a 83       	std	Y+2, r25	; 0x02
    15fa:	89 83       	std	Y+1, r24	; 0x01
	 */
	UART_sendByte(setNewPass_MatchCommand);
	/*
	 *saving password in the EEPROM
	 */
	for(int i=0;i<5;i++){
    15fc:	8f 85       	ldd	r24, Y+15	; 0x0f
    15fe:	98 89       	ldd	r25, Y+16	; 0x10
    1600:	01 96       	adiw	r24, 0x01	; 1
    1602:	98 8b       	std	Y+16, r25	; 0x10
    1604:	8f 87       	std	Y+15, r24	; 0x0f
    1606:	8f 85       	ldd	r24, Y+15	; 0x0f
    1608:	98 89       	ldd	r25, Y+16	; 0x10
    160a:	85 30       	cpi	r24, 0x05	; 5
    160c:	91 05       	cpc	r25, r1
    160e:	0c f4       	brge	.+2      	; 0x1612 <setNewPass+0x198>
    1610:	70 cf       	rjmp	.-288    	; 0x14f2 <setNewPass+0x78>
		_delay_ms(10);
	}
	/*
	 *writing at the EEPROM that there is a password in the system
	 */
	while(!EEPROM_writeByte(checkFirstTimeAddress, notFirstTimeValue));
    1612:	82 e1       	ldi	r24, 0x12	; 18
    1614:	93 e0       	ldi	r25, 0x03	; 3
    1616:	64 e6       	ldi	r22, 0x64	; 100
    1618:	0e 94 d6 0b 	call	0x17ac	; 0x17ac <EEPROM_writeByte>
    161c:	88 23       	and	r24, r24
    161e:	c9 f3       	breq	.-14     	; 0x1612 <setNewPass+0x198>
	}
    1620:	6b 96       	adiw	r28, 0x1b	; 27
    1622:	0f b6       	in	r0, 0x3f	; 63
    1624:	f8 94       	cli
    1626:	de bf       	out	0x3e, r29	; 62
    1628:	0f be       	out	0x3f, r0	; 63
    162a:	cd bf       	out	0x3d, r28	; 61
    162c:	cf 91       	pop	r28
    162e:	df 91       	pop	r29
    1630:	08 95       	ret

00001632 <main>:
int main (){
    1632:	df 93       	push	r29
    1634:	cf 93       	push	r28
    1636:	00 d0       	rcall	.+0      	; 0x1638 <main+0x6>
    1638:	cd b7       	in	r28, 0x3d	; 61
    163a:	de b7       	in	r29, 0x3e	; 62
	initializeSystem();
    163c:	0e 94 da 08 	call	0x11b4	; 0x11b4 <initializeSystem>
	/*
	 * waiting for the other micro-controller to get ready
	 */
	while(g_UART_received_data!=startHandshakeCommand){}
    1640:	80 91 69 01 	lds	r24, 0x0169
    1644:	80 34       	cpi	r24, 0x40	; 64
    1646:	e1 f7       	brne	.-8      	; 0x1640 <main+0xe>
	g_UART_receive_flag=0;
    1648:	10 92 68 01 	sts	0x0168, r1
	checkMemory();
    164c:	0e 94 30 09 	call	0x1260	; 0x1260 <checkMemory>
	isFirstTime();
    1650:	0e 94 ba 08 	call	0x1174	; 0x1174 <isFirstTime>
	while(1){

		/*
		 *waiting for any command from human interface micro-controller
		 */
		while(g_UART_receive_flag!=1);
    1654:	80 91 68 01 	lds	r24, 0x0168
    1658:	81 30       	cpi	r24, 0x01	; 1
    165a:	e1 f7       	brne	.-8      	; 0x1654 <main+0x22>
		g_UART_receive_flag=0;
    165c:	10 92 68 01 	sts	0x0168, r1

		/*
		 *check what command it received
		 */
		switch (g_UART_received_data) {
    1660:	80 91 69 01 	lds	r24, 0x0169
    1664:	28 2f       	mov	r18, r24
    1666:	30 e0       	ldi	r19, 0x00	; 0
    1668:	3a 83       	std	Y+2, r19	; 0x02
    166a:	29 83       	std	Y+1, r18	; 0x01
    166c:	89 81       	ldd	r24, Y+1	; 0x01
    166e:	9a 81       	ldd	r25, Y+2	; 0x02
    1670:	88 32       	cpi	r24, 0x28	; 40
    1672:	91 05       	cpc	r25, r1
    1674:	31 f0       	breq	.+12     	; 0x1682 <main+0x50>
    1676:	29 81       	ldd	r18, Y+1	; 0x01
    1678:	3a 81       	ldd	r19, Y+2	; 0x02
    167a:	2a 32       	cpi	r18, 0x2A	; 42
    167c:	31 05       	cpc	r19, r1
    167e:	41 f0       	breq	.+16     	; 0x1690 <main+0x5e>
    1680:	e9 cf       	rjmp	.-46     	; 0x1654 <main+0x22>
			case resetPassCommand:
			{

				if(checkPass())
    1682:	0e 94 ba 07 	call	0xf74	; 0xf74 <checkPass>
    1686:	88 23       	and	r24, r24
    1688:	29 f3       	breq	.-54     	; 0x1654 <main+0x22>
					{
					setNewPass();
    168a:	0e 94 3d 0a 	call	0x147a	; 0x147a <setNewPass>
    168e:	e2 cf       	rjmp	.-60     	; 0x1654 <main+0x22>

			}
				break;
			case openDoorCommand:
			{
				if(checkPass())
    1690:	0e 94 ba 07 	call	0xf74	; 0xf74 <checkPass>
    1694:	88 23       	and	r24, r24
    1696:	f1 f2       	breq	.-68     	; 0x1654 <main+0x22>
				{
					openDoor();
    1698:	0e 94 50 07 	call	0xea0	; 0xea0 <openDoor>
    169c:	db cf       	rjmp	.-74     	; 0x1654 <main+0x22>

0000169e <DcMotor_init>:
#include "dc_motor.h"
#include "avr/io.h"
#include "gpio.h"
#include "pwm.h"
void DcMotor_init(){
    169e:	df 93       	push	r29
    16a0:	cf 93       	push	r28
    16a2:	cd b7       	in	r28, 0x3d	; 61
    16a4:	de b7       	in	r29, 0x3e	; 62
	/*setting the control pins of the motor to output*/
	GPIO_setupPinDirection(OUT1_PORT_ID,OUT1_PIN_ID,PIN_OUTPUT);
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	60 e0       	ldi	r22, 0x00	; 0
    16aa:	41 e0       	ldi	r20, 0x01	; 1
    16ac:	0e 94 77 0c 	call	0x18ee	; 0x18ee <GPIO_setupPinDirection>
	GPIO_setupPinDirection(OUT2_PORT_ID,OUT2_PIN_ID,PIN_OUTPUT);
    16b0:	81 e0       	ldi	r24, 0x01	; 1
    16b2:	61 e0       	ldi	r22, 0x01	; 1
    16b4:	41 e0       	ldi	r20, 0x01	; 1
    16b6:	0e 94 77 0c 	call	0x18ee	; 0x18ee <GPIO_setupPinDirection>
	/*turning off the motor at the beginning */
	GPIO_writePin(OUT1_PORT_ID, OUT1_PIN_ID, 0);
    16ba:	81 e0       	ldi	r24, 0x01	; 1
    16bc:	60 e0       	ldi	r22, 0x00	; 0
    16be:	40 e0       	ldi	r20, 0x00	; 0
    16c0:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
	GPIO_writePin(OUT2_PORT_ID, OUT2_PIN_ID, 0);
    16c4:	81 e0       	ldi	r24, 0x01	; 1
    16c6:	61 e0       	ldi	r22, 0x01	; 1
    16c8:	40 e0       	ldi	r20, 0x00	; 0
    16ca:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
}
    16ce:	cf 91       	pop	r28
    16d0:	df 91       	pop	r29
    16d2:	08 95       	ret

000016d4 <DcMotor_Rotate>:
void DcMotor_Rotate(DcMotorState state,uint8 speed){
    16d4:	df 93       	push	r29
    16d6:	cf 93       	push	r28
    16d8:	00 d0       	rcall	.+0      	; 0x16da <DcMotor_Rotate+0x6>
    16da:	00 d0       	rcall	.+0      	; 0x16dc <DcMotor_Rotate+0x8>
    16dc:	cd b7       	in	r28, 0x3d	; 61
    16de:	de b7       	in	r29, 0x3e	; 62
    16e0:	89 83       	std	Y+1, r24	; 0x01
    16e2:	6a 83       	std	Y+2, r22	; 0x02
	/*setting motor direction as required*/
	switch (state) {
    16e4:	89 81       	ldd	r24, Y+1	; 0x01
    16e6:	28 2f       	mov	r18, r24
    16e8:	30 e0       	ldi	r19, 0x00	; 0
    16ea:	3c 83       	std	Y+4, r19	; 0x04
    16ec:	2b 83       	std	Y+3, r18	; 0x03
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	9c 81       	ldd	r25, Y+4	; 0x04
    16f2:	81 30       	cpi	r24, 0x01	; 1
    16f4:	91 05       	cpc	r25, r1
    16f6:	a1 f0       	breq	.+40     	; 0x1720 <DcMotor_Rotate+0x4c>
    16f8:	2b 81       	ldd	r18, Y+3	; 0x03
    16fa:	3c 81       	ldd	r19, Y+4	; 0x04
    16fc:	22 30       	cpi	r18, 0x02	; 2
    16fe:	31 05       	cpc	r19, r1
    1700:	d1 f0       	breq	.+52     	; 0x1736 <DcMotor_Rotate+0x62>
    1702:	8b 81       	ldd	r24, Y+3	; 0x03
    1704:	9c 81       	ldd	r25, Y+4	; 0x04
    1706:	00 97       	sbiw	r24, 0x00	; 0
    1708:	01 f5       	brne	.+64     	; 0x174a <DcMotor_Rotate+0x76>
	case stop:
		GPIO_writePin(OUT1_PORT_ID, OUT1_PIN_ID, LOGIC_LOW);
    170a:	81 e0       	ldi	r24, 0x01	; 1
    170c:	60 e0       	ldi	r22, 0x00	; 0
    170e:	40 e0       	ldi	r20, 0x00	; 0
    1710:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
		GPIO_writePin(OUT2_PORT_ID, OUT2_PIN_ID, LOGIC_LOW);
    1714:	81 e0       	ldi	r24, 0x01	; 1
    1716:	61 e0       	ldi	r22, 0x01	; 1
    1718:	40 e0       	ldi	r20, 0x00	; 0
    171a:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
    171e:	15 c0       	rjmp	.+42     	; 0x174a <DcMotor_Rotate+0x76>
		break;
	case clockwise:
		GPIO_writePin(OUT1_PORT_ID, OUT1_PIN_ID, LOGIC_LOW);
    1720:	81 e0       	ldi	r24, 0x01	; 1
    1722:	60 e0       	ldi	r22, 0x00	; 0
    1724:	40 e0       	ldi	r20, 0x00	; 0
    1726:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
		GPIO_writePin(OUT2_PORT_ID, OUT2_PIN_ID, LOGIC_HIGH);
    172a:	81 e0       	ldi	r24, 0x01	; 1
    172c:	61 e0       	ldi	r22, 0x01	; 1
    172e:	41 e0       	ldi	r20, 0x01	; 1
    1730:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
    1734:	0a c0       	rjmp	.+20     	; 0x174a <DcMotor_Rotate+0x76>
		break;
	case Anti_clokewise:

		GPIO_writePin(OUT1_PORT_ID, OUT1_PIN_ID, LOGIC_HIGH);
    1736:	81 e0       	ldi	r24, 0x01	; 1
    1738:	60 e0       	ldi	r22, 0x00	; 0
    173a:	41 e0       	ldi	r20, 0x01	; 1
    173c:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
		GPIO_writePin(OUT2_PORT_ID, OUT2_PIN_ID, LOGIC_LOW);
    1740:	81 e0       	ldi	r24, 0x01	; 1
    1742:	61 e0       	ldi	r22, 0x01	; 1
    1744:	40 e0       	ldi	r20, 0x00	; 0
    1746:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <GPIO_writePin>
		break;
	}
	/*setting duty cycle*/
	if(speed>=0&&speed<=100) /*checking that the value is a percentage*/
    174a:	8a 81       	ldd	r24, Y+2	; 0x02
    174c:	85 36       	cpi	r24, 0x65	; 101
    174e:	38 f5       	brcc	.+78     	; 0x179e <DcMotor_Rotate+0xca>
	{
		PWM_setDutyCycle((uint8)(((float)speed*255)/100));
    1750:	8a 81       	ldd	r24, Y+2	; 0x02
    1752:	88 2f       	mov	r24, r24
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	a0 e0       	ldi	r26, 0x00	; 0
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	bc 01       	movw	r22, r24
    175c:	cd 01       	movw	r24, r26
    175e:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1762:	dc 01       	movw	r26, r24
    1764:	cb 01       	movw	r24, r22
    1766:	bc 01       	movw	r22, r24
    1768:	cd 01       	movw	r24, r26
    176a:	20 e0       	ldi	r18, 0x00	; 0
    176c:	30 e0       	ldi	r19, 0x00	; 0
    176e:	4f e7       	ldi	r20, 0x7F	; 127
    1770:	53 e4       	ldi	r21, 0x43	; 67
    1772:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1776:	dc 01       	movw	r26, r24
    1778:	cb 01       	movw	r24, r22
    177a:	bc 01       	movw	r22, r24
    177c:	cd 01       	movw	r24, r26
    177e:	20 e0       	ldi	r18, 0x00	; 0
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	48 ec       	ldi	r20, 0xC8	; 200
    1784:	52 e4       	ldi	r21, 0x42	; 66
    1786:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    178a:	dc 01       	movw	r26, r24
    178c:	cb 01       	movw	r24, r22
    178e:	bc 01       	movw	r22, r24
    1790:	cd 01       	movw	r24, r26
    1792:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1796:	dc 01       	movw	r26, r24
    1798:	cb 01       	movw	r24, r22
    179a:	0e 94 cb 0f 	call	0x1f96	; 0x1f96 <PWM_setDutyCycle>
	}

}
    179e:	0f 90       	pop	r0
    17a0:	0f 90       	pop	r0
    17a2:	0f 90       	pop	r0
    17a4:	0f 90       	pop	r0
    17a6:	cf 91       	pop	r28
    17a8:	df 91       	pop	r29
    17aa:	08 95       	ret

000017ac <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    17ac:	df 93       	push	r29
    17ae:	cf 93       	push	r28
    17b0:	00 d0       	rcall	.+0      	; 0x17b2 <EEPROM_writeByte+0x6>
    17b2:	00 d0       	rcall	.+0      	; 0x17b4 <EEPROM_writeByte+0x8>
    17b4:	cd b7       	in	r28, 0x3d	; 61
    17b6:	de b7       	in	r29, 0x3e	; 62
    17b8:	9a 83       	std	Y+2, r25	; 0x02
    17ba:	89 83       	std	Y+1, r24	; 0x01
    17bc:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    17be:	0e 94 16 11 	call	0x222c	; 0x222c <TWI_start>
    if (TWI_getStatus() != TWI_START)
    17c2:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    17c6:	88 30       	cpi	r24, 0x08	; 8
    17c8:	11 f0       	breq	.+4      	; 0x17ce <EEPROM_writeByte+0x22>
        return ERROR;
    17ca:	1c 82       	std	Y+4, r1	; 0x04
    17cc:	28 c0       	rjmp	.+80     	; 0x181e <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    17ce:	89 81       	ldd	r24, Y+1	; 0x01
    17d0:	9a 81       	ldd	r25, Y+2	; 0x02
    17d2:	80 70       	andi	r24, 0x00	; 0
    17d4:	97 70       	andi	r25, 0x07	; 7
    17d6:	88 0f       	add	r24, r24
    17d8:	89 2f       	mov	r24, r25
    17da:	88 1f       	adc	r24, r24
    17dc:	99 0b       	sbc	r25, r25
    17de:	91 95       	neg	r25
    17e0:	80 6a       	ori	r24, 0xA0	; 160
    17e2:	0e 94 31 11 	call	0x2262	; 0x2262 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    17e6:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    17ea:	88 31       	cpi	r24, 0x18	; 24
    17ec:	11 f0       	breq	.+4      	; 0x17f2 <EEPROM_writeByte+0x46>
        return ERROR; 
    17ee:	1c 82       	std	Y+4, r1	; 0x04
    17f0:	16 c0       	rjmp	.+44     	; 0x181e <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    17f2:	89 81       	ldd	r24, Y+1	; 0x01
    17f4:	0e 94 31 11 	call	0x2262	; 0x2262 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    17f8:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    17fc:	88 32       	cpi	r24, 0x28	; 40
    17fe:	11 f0       	breq	.+4      	; 0x1804 <EEPROM_writeByte+0x58>
        return ERROR;
    1800:	1c 82       	std	Y+4, r1	; 0x04
    1802:	0d c0       	rjmp	.+26     	; 0x181e <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1804:	8b 81       	ldd	r24, Y+3	; 0x03
    1806:	0e 94 31 11 	call	0x2262	; 0x2262 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    180a:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    180e:	88 32       	cpi	r24, 0x28	; 40
    1810:	11 f0       	breq	.+4      	; 0x1816 <EEPROM_writeByte+0x6a>
        return ERROR;
    1812:	1c 82       	std	Y+4, r1	; 0x04
    1814:	04 c0       	rjmp	.+8      	; 0x181e <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1816:	0e 94 26 11 	call	0x224c	; 0x224c <TWI_stop>
	
    return SUCCESS;
    181a:	81 e0       	ldi	r24, 0x01	; 1
    181c:	8c 83       	std	Y+4, r24	; 0x04
    181e:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1820:	0f 90       	pop	r0
    1822:	0f 90       	pop	r0
    1824:	0f 90       	pop	r0
    1826:	0f 90       	pop	r0
    1828:	cf 91       	pop	r28
    182a:	df 91       	pop	r29
    182c:	08 95       	ret

0000182e <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    182e:	df 93       	push	r29
    1830:	cf 93       	push	r28
    1832:	00 d0       	rcall	.+0      	; 0x1834 <EEPROM_readByte+0x6>
    1834:	00 d0       	rcall	.+0      	; 0x1836 <EEPROM_readByte+0x8>
    1836:	0f 92       	push	r0
    1838:	cd b7       	in	r28, 0x3d	; 61
    183a:	de b7       	in	r29, 0x3e	; 62
    183c:	9a 83       	std	Y+2, r25	; 0x02
    183e:	89 83       	std	Y+1, r24	; 0x01
    1840:	7c 83       	std	Y+4, r23	; 0x04
    1842:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1844:	0e 94 16 11 	call	0x222c	; 0x222c <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1848:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    184c:	88 30       	cpi	r24, 0x08	; 8
    184e:	11 f0       	breq	.+4      	; 0x1854 <EEPROM_readByte+0x26>
        return ERROR;
    1850:	1d 82       	std	Y+5, r1	; 0x05
    1852:	44 c0       	rjmp	.+136    	; 0x18dc <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1854:	89 81       	ldd	r24, Y+1	; 0x01
    1856:	9a 81       	ldd	r25, Y+2	; 0x02
    1858:	80 70       	andi	r24, 0x00	; 0
    185a:	97 70       	andi	r25, 0x07	; 7
    185c:	88 0f       	add	r24, r24
    185e:	89 2f       	mov	r24, r25
    1860:	88 1f       	adc	r24, r24
    1862:	99 0b       	sbc	r25, r25
    1864:	91 95       	neg	r25
    1866:	80 6a       	ori	r24, 0xA0	; 160
    1868:	0e 94 31 11 	call	0x2262	; 0x2262 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    186c:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    1870:	88 31       	cpi	r24, 0x18	; 24
    1872:	11 f0       	breq	.+4      	; 0x1878 <EEPROM_readByte+0x4a>
        return ERROR;
    1874:	1d 82       	std	Y+5, r1	; 0x05
    1876:	32 c0       	rjmp	.+100    	; 0x18dc <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1878:	89 81       	ldd	r24, Y+1	; 0x01
    187a:	0e 94 31 11 	call	0x2262	; 0x2262 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    187e:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    1882:	88 32       	cpi	r24, 0x28	; 40
    1884:	11 f0       	breq	.+4      	; 0x188a <EEPROM_readByte+0x5c>
        return ERROR;
    1886:	1d 82       	std	Y+5, r1	; 0x05
    1888:	29 c0       	rjmp	.+82     	; 0x18dc <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    188a:	0e 94 16 11 	call	0x222c	; 0x222c <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    188e:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    1892:	80 31       	cpi	r24, 0x10	; 16
    1894:	11 f0       	breq	.+4      	; 0x189a <EEPROM_readByte+0x6c>
        return ERROR;
    1896:	1d 82       	std	Y+5, r1	; 0x05
    1898:	21 c0       	rjmp	.+66     	; 0x18dc <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    189a:	89 81       	ldd	r24, Y+1	; 0x01
    189c:	9a 81       	ldd	r25, Y+2	; 0x02
    189e:	80 70       	andi	r24, 0x00	; 0
    18a0:	97 70       	andi	r25, 0x07	; 7
    18a2:	88 0f       	add	r24, r24
    18a4:	89 2f       	mov	r24, r25
    18a6:	88 1f       	adc	r24, r24
    18a8:	99 0b       	sbc	r25, r25
    18aa:	91 95       	neg	r25
    18ac:	81 6a       	ori	r24, 0xA1	; 161
    18ae:	0e 94 31 11 	call	0x2262	; 0x2262 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    18b2:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    18b6:	80 34       	cpi	r24, 0x40	; 64
    18b8:	11 f0       	breq	.+4      	; 0x18be <EEPROM_readByte+0x90>
        return ERROR;
    18ba:	1d 82       	std	Y+5, r1	; 0x05
    18bc:	0f c0       	rjmp	.+30     	; 0x18dc <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    18be:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <TWI_readByteWithNACK>
    18c2:	eb 81       	ldd	r30, Y+3	; 0x03
    18c4:	fc 81       	ldd	r31, Y+4	; 0x04
    18c6:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    18c8:	0e 94 6e 11 	call	0x22dc	; 0x22dc <TWI_getStatus>
    18cc:	88 35       	cpi	r24, 0x58	; 88
    18ce:	11 f0       	breq	.+4      	; 0x18d4 <EEPROM_readByte+0xa6>
        return ERROR;
    18d0:	1d 82       	std	Y+5, r1	; 0x05
    18d2:	04 c0       	rjmp	.+8      	; 0x18dc <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    18d4:	0e 94 26 11 	call	0x224c	; 0x224c <TWI_stop>

    return SUCCESS;
    18d8:	81 e0       	ldi	r24, 0x01	; 1
    18da:	8d 83       	std	Y+5, r24	; 0x05
    18dc:	8d 81       	ldd	r24, Y+5	; 0x05
}
    18de:	0f 90       	pop	r0
    18e0:	0f 90       	pop	r0
    18e2:	0f 90       	pop	r0
    18e4:	0f 90       	pop	r0
    18e6:	0f 90       	pop	r0
    18e8:	cf 91       	pop	r28
    18ea:	df 91       	pop	r29
    18ec:	08 95       	ret

000018ee <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    18ee:	df 93       	push	r29
    18f0:	cf 93       	push	r28
    18f2:	00 d0       	rcall	.+0      	; 0x18f4 <GPIO_setupPinDirection+0x6>
    18f4:	00 d0       	rcall	.+0      	; 0x18f6 <GPIO_setupPinDirection+0x8>
    18f6:	0f 92       	push	r0
    18f8:	cd b7       	in	r28, 0x3d	; 61
    18fa:	de b7       	in	r29, 0x3e	; 62
    18fc:	89 83       	std	Y+1, r24	; 0x01
    18fe:	6a 83       	std	Y+2, r22	; 0x02
    1900:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1902:	8a 81       	ldd	r24, Y+2	; 0x02
    1904:	88 30       	cpi	r24, 0x08	; 8
    1906:	08 f0       	brcs	.+2      	; 0x190a <GPIO_setupPinDirection+0x1c>
    1908:	d5 c0       	rjmp	.+426    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
    190a:	89 81       	ldd	r24, Y+1	; 0x01
    190c:	84 30       	cpi	r24, 0x04	; 4
    190e:	08 f0       	brcs	.+2      	; 0x1912 <GPIO_setupPinDirection+0x24>
    1910:	d1 c0       	rjmp	.+418    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1912:	89 81       	ldd	r24, Y+1	; 0x01
    1914:	28 2f       	mov	r18, r24
    1916:	30 e0       	ldi	r19, 0x00	; 0
    1918:	3d 83       	std	Y+5, r19	; 0x05
    191a:	2c 83       	std	Y+4, r18	; 0x04
    191c:	8c 81       	ldd	r24, Y+4	; 0x04
    191e:	9d 81       	ldd	r25, Y+5	; 0x05
    1920:	81 30       	cpi	r24, 0x01	; 1
    1922:	91 05       	cpc	r25, r1
    1924:	09 f4       	brne	.+2      	; 0x1928 <GPIO_setupPinDirection+0x3a>
    1926:	43 c0       	rjmp	.+134    	; 0x19ae <GPIO_setupPinDirection+0xc0>
    1928:	2c 81       	ldd	r18, Y+4	; 0x04
    192a:	3d 81       	ldd	r19, Y+5	; 0x05
    192c:	22 30       	cpi	r18, 0x02	; 2
    192e:	31 05       	cpc	r19, r1
    1930:	2c f4       	brge	.+10     	; 0x193c <GPIO_setupPinDirection+0x4e>
    1932:	8c 81       	ldd	r24, Y+4	; 0x04
    1934:	9d 81       	ldd	r25, Y+5	; 0x05
    1936:	00 97       	sbiw	r24, 0x00	; 0
    1938:	71 f0       	breq	.+28     	; 0x1956 <GPIO_setupPinDirection+0x68>
    193a:	bc c0       	rjmp	.+376    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
    193c:	2c 81       	ldd	r18, Y+4	; 0x04
    193e:	3d 81       	ldd	r19, Y+5	; 0x05
    1940:	22 30       	cpi	r18, 0x02	; 2
    1942:	31 05       	cpc	r19, r1
    1944:	09 f4       	brne	.+2      	; 0x1948 <GPIO_setupPinDirection+0x5a>
    1946:	5f c0       	rjmp	.+190    	; 0x1a06 <GPIO_setupPinDirection+0x118>
    1948:	8c 81       	ldd	r24, Y+4	; 0x04
    194a:	9d 81       	ldd	r25, Y+5	; 0x05
    194c:	83 30       	cpi	r24, 0x03	; 3
    194e:	91 05       	cpc	r25, r1
    1950:	09 f4       	brne	.+2      	; 0x1954 <GPIO_setupPinDirection+0x66>
    1952:	85 c0       	rjmp	.+266    	; 0x1a5e <GPIO_setupPinDirection+0x170>
    1954:	af c0       	rjmp	.+350    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1956:	8b 81       	ldd	r24, Y+3	; 0x03
    1958:	81 30       	cpi	r24, 0x01	; 1
    195a:	a1 f4       	brne	.+40     	; 0x1984 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    195c:	aa e3       	ldi	r26, 0x3A	; 58
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	ea e3       	ldi	r30, 0x3A	; 58
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	48 2f       	mov	r20, r24
    1968:	8a 81       	ldd	r24, Y+2	; 0x02
    196a:	28 2f       	mov	r18, r24
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	81 e0       	ldi	r24, 0x01	; 1
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	02 2e       	mov	r0, r18
    1974:	02 c0       	rjmp	.+4      	; 0x197a <GPIO_setupPinDirection+0x8c>
    1976:	88 0f       	add	r24, r24
    1978:	99 1f       	adc	r25, r25
    197a:	0a 94       	dec	r0
    197c:	e2 f7       	brpl	.-8      	; 0x1976 <GPIO_setupPinDirection+0x88>
    197e:	84 2b       	or	r24, r20
    1980:	8c 93       	st	X, r24
    1982:	98 c0       	rjmp	.+304    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1984:	aa e3       	ldi	r26, 0x3A	; 58
    1986:	b0 e0       	ldi	r27, 0x00	; 0
    1988:	ea e3       	ldi	r30, 0x3A	; 58
    198a:	f0 e0       	ldi	r31, 0x00	; 0
    198c:	80 81       	ld	r24, Z
    198e:	48 2f       	mov	r20, r24
    1990:	8a 81       	ldd	r24, Y+2	; 0x02
    1992:	28 2f       	mov	r18, r24
    1994:	30 e0       	ldi	r19, 0x00	; 0
    1996:	81 e0       	ldi	r24, 0x01	; 1
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	02 2e       	mov	r0, r18
    199c:	02 c0       	rjmp	.+4      	; 0x19a2 <GPIO_setupPinDirection+0xb4>
    199e:	88 0f       	add	r24, r24
    19a0:	99 1f       	adc	r25, r25
    19a2:	0a 94       	dec	r0
    19a4:	e2 f7       	brpl	.-8      	; 0x199e <GPIO_setupPinDirection+0xb0>
    19a6:	80 95       	com	r24
    19a8:	84 23       	and	r24, r20
    19aa:	8c 93       	st	X, r24
    19ac:	83 c0       	rjmp	.+262    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    19ae:	8b 81       	ldd	r24, Y+3	; 0x03
    19b0:	81 30       	cpi	r24, 0x01	; 1
    19b2:	a1 f4       	brne	.+40     	; 0x19dc <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    19b4:	a7 e3       	ldi	r26, 0x37	; 55
    19b6:	b0 e0       	ldi	r27, 0x00	; 0
    19b8:	e7 e3       	ldi	r30, 0x37	; 55
    19ba:	f0 e0       	ldi	r31, 0x00	; 0
    19bc:	80 81       	ld	r24, Z
    19be:	48 2f       	mov	r20, r24
    19c0:	8a 81       	ldd	r24, Y+2	; 0x02
    19c2:	28 2f       	mov	r18, r24
    19c4:	30 e0       	ldi	r19, 0x00	; 0
    19c6:	81 e0       	ldi	r24, 0x01	; 1
    19c8:	90 e0       	ldi	r25, 0x00	; 0
    19ca:	02 2e       	mov	r0, r18
    19cc:	02 c0       	rjmp	.+4      	; 0x19d2 <GPIO_setupPinDirection+0xe4>
    19ce:	88 0f       	add	r24, r24
    19d0:	99 1f       	adc	r25, r25
    19d2:	0a 94       	dec	r0
    19d4:	e2 f7       	brpl	.-8      	; 0x19ce <GPIO_setupPinDirection+0xe0>
    19d6:	84 2b       	or	r24, r20
    19d8:	8c 93       	st	X, r24
    19da:	6c c0       	rjmp	.+216    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    19dc:	a7 e3       	ldi	r26, 0x37	; 55
    19de:	b0 e0       	ldi	r27, 0x00	; 0
    19e0:	e7 e3       	ldi	r30, 0x37	; 55
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	48 2f       	mov	r20, r24
    19e8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ea:	28 2f       	mov	r18, r24
    19ec:	30 e0       	ldi	r19, 0x00	; 0
    19ee:	81 e0       	ldi	r24, 0x01	; 1
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	02 2e       	mov	r0, r18
    19f4:	02 c0       	rjmp	.+4      	; 0x19fa <GPIO_setupPinDirection+0x10c>
    19f6:	88 0f       	add	r24, r24
    19f8:	99 1f       	adc	r25, r25
    19fa:	0a 94       	dec	r0
    19fc:	e2 f7       	brpl	.-8      	; 0x19f6 <GPIO_setupPinDirection+0x108>
    19fe:	80 95       	com	r24
    1a00:	84 23       	and	r24, r20
    1a02:	8c 93       	st	X, r24
    1a04:	57 c0       	rjmp	.+174    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1a06:	8b 81       	ldd	r24, Y+3	; 0x03
    1a08:	81 30       	cpi	r24, 0x01	; 1
    1a0a:	a1 f4       	brne	.+40     	; 0x1a34 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1a0c:	a4 e3       	ldi	r26, 0x34	; 52
    1a0e:	b0 e0       	ldi	r27, 0x00	; 0
    1a10:	e4 e3       	ldi	r30, 0x34	; 52
    1a12:	f0 e0       	ldi	r31, 0x00	; 0
    1a14:	80 81       	ld	r24, Z
    1a16:	48 2f       	mov	r20, r24
    1a18:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1a:	28 2f       	mov	r18, r24
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	81 e0       	ldi	r24, 0x01	; 1
    1a20:	90 e0       	ldi	r25, 0x00	; 0
    1a22:	02 2e       	mov	r0, r18
    1a24:	02 c0       	rjmp	.+4      	; 0x1a2a <GPIO_setupPinDirection+0x13c>
    1a26:	88 0f       	add	r24, r24
    1a28:	99 1f       	adc	r25, r25
    1a2a:	0a 94       	dec	r0
    1a2c:	e2 f7       	brpl	.-8      	; 0x1a26 <GPIO_setupPinDirection+0x138>
    1a2e:	84 2b       	or	r24, r20
    1a30:	8c 93       	st	X, r24
    1a32:	40 c0       	rjmp	.+128    	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1a34:	a4 e3       	ldi	r26, 0x34	; 52
    1a36:	b0 e0       	ldi	r27, 0x00	; 0
    1a38:	e4 e3       	ldi	r30, 0x34	; 52
    1a3a:	f0 e0       	ldi	r31, 0x00	; 0
    1a3c:	80 81       	ld	r24, Z
    1a3e:	48 2f       	mov	r20, r24
    1a40:	8a 81       	ldd	r24, Y+2	; 0x02
    1a42:	28 2f       	mov	r18, r24
    1a44:	30 e0       	ldi	r19, 0x00	; 0
    1a46:	81 e0       	ldi	r24, 0x01	; 1
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	02 2e       	mov	r0, r18
    1a4c:	02 c0       	rjmp	.+4      	; 0x1a52 <GPIO_setupPinDirection+0x164>
    1a4e:	88 0f       	add	r24, r24
    1a50:	99 1f       	adc	r25, r25
    1a52:	0a 94       	dec	r0
    1a54:	e2 f7       	brpl	.-8      	; 0x1a4e <GPIO_setupPinDirection+0x160>
    1a56:	80 95       	com	r24
    1a58:	84 23       	and	r24, r20
    1a5a:	8c 93       	st	X, r24
    1a5c:	2b c0       	rjmp	.+86     	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1a5e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a60:	81 30       	cpi	r24, 0x01	; 1
    1a62:	a1 f4       	brne	.+40     	; 0x1a8c <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1a64:	a1 e3       	ldi	r26, 0x31	; 49
    1a66:	b0 e0       	ldi	r27, 0x00	; 0
    1a68:	e1 e3       	ldi	r30, 0x31	; 49
    1a6a:	f0 e0       	ldi	r31, 0x00	; 0
    1a6c:	80 81       	ld	r24, Z
    1a6e:	48 2f       	mov	r20, r24
    1a70:	8a 81       	ldd	r24, Y+2	; 0x02
    1a72:	28 2f       	mov	r18, r24
    1a74:	30 e0       	ldi	r19, 0x00	; 0
    1a76:	81 e0       	ldi	r24, 0x01	; 1
    1a78:	90 e0       	ldi	r25, 0x00	; 0
    1a7a:	02 2e       	mov	r0, r18
    1a7c:	02 c0       	rjmp	.+4      	; 0x1a82 <GPIO_setupPinDirection+0x194>
    1a7e:	88 0f       	add	r24, r24
    1a80:	99 1f       	adc	r25, r25
    1a82:	0a 94       	dec	r0
    1a84:	e2 f7       	brpl	.-8      	; 0x1a7e <GPIO_setupPinDirection+0x190>
    1a86:	84 2b       	or	r24, r20
    1a88:	8c 93       	st	X, r24
    1a8a:	14 c0       	rjmp	.+40     	; 0x1ab4 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1a8c:	a1 e3       	ldi	r26, 0x31	; 49
    1a8e:	b0 e0       	ldi	r27, 0x00	; 0
    1a90:	e1 e3       	ldi	r30, 0x31	; 49
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	80 81       	ld	r24, Z
    1a96:	48 2f       	mov	r20, r24
    1a98:	8a 81       	ldd	r24, Y+2	; 0x02
    1a9a:	28 2f       	mov	r18, r24
    1a9c:	30 e0       	ldi	r19, 0x00	; 0
    1a9e:	81 e0       	ldi	r24, 0x01	; 1
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	02 2e       	mov	r0, r18
    1aa4:	02 c0       	rjmp	.+4      	; 0x1aaa <GPIO_setupPinDirection+0x1bc>
    1aa6:	88 0f       	add	r24, r24
    1aa8:	99 1f       	adc	r25, r25
    1aaa:	0a 94       	dec	r0
    1aac:	e2 f7       	brpl	.-8      	; 0x1aa6 <GPIO_setupPinDirection+0x1b8>
    1aae:	80 95       	com	r24
    1ab0:	84 23       	and	r24, r20
    1ab2:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1ab4:	0f 90       	pop	r0
    1ab6:	0f 90       	pop	r0
    1ab8:	0f 90       	pop	r0
    1aba:	0f 90       	pop	r0
    1abc:	0f 90       	pop	r0
    1abe:	cf 91       	pop	r28
    1ac0:	df 91       	pop	r29
    1ac2:	08 95       	ret

00001ac4 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1ac4:	df 93       	push	r29
    1ac6:	cf 93       	push	r28
    1ac8:	00 d0       	rcall	.+0      	; 0x1aca <GPIO_writePin+0x6>
    1aca:	00 d0       	rcall	.+0      	; 0x1acc <GPIO_writePin+0x8>
    1acc:	0f 92       	push	r0
    1ace:	cd b7       	in	r28, 0x3d	; 61
    1ad0:	de b7       	in	r29, 0x3e	; 62
    1ad2:	89 83       	std	Y+1, r24	; 0x01
    1ad4:	6a 83       	std	Y+2, r22	; 0x02
    1ad6:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1ad8:	8a 81       	ldd	r24, Y+2	; 0x02
    1ada:	88 30       	cpi	r24, 0x08	; 8
    1adc:	08 f0       	brcs	.+2      	; 0x1ae0 <GPIO_writePin+0x1c>
    1ade:	d5 c0       	rjmp	.+426    	; 0x1c8a <GPIO_writePin+0x1c6>
    1ae0:	89 81       	ldd	r24, Y+1	; 0x01
    1ae2:	84 30       	cpi	r24, 0x04	; 4
    1ae4:	08 f0       	brcs	.+2      	; 0x1ae8 <GPIO_writePin+0x24>
    1ae6:	d1 c0       	rjmp	.+418    	; 0x1c8a <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1ae8:	89 81       	ldd	r24, Y+1	; 0x01
    1aea:	28 2f       	mov	r18, r24
    1aec:	30 e0       	ldi	r19, 0x00	; 0
    1aee:	3d 83       	std	Y+5, r19	; 0x05
    1af0:	2c 83       	std	Y+4, r18	; 0x04
    1af2:	8c 81       	ldd	r24, Y+4	; 0x04
    1af4:	9d 81       	ldd	r25, Y+5	; 0x05
    1af6:	81 30       	cpi	r24, 0x01	; 1
    1af8:	91 05       	cpc	r25, r1
    1afa:	09 f4       	brne	.+2      	; 0x1afe <GPIO_writePin+0x3a>
    1afc:	43 c0       	rjmp	.+134    	; 0x1b84 <GPIO_writePin+0xc0>
    1afe:	2c 81       	ldd	r18, Y+4	; 0x04
    1b00:	3d 81       	ldd	r19, Y+5	; 0x05
    1b02:	22 30       	cpi	r18, 0x02	; 2
    1b04:	31 05       	cpc	r19, r1
    1b06:	2c f4       	brge	.+10     	; 0x1b12 <GPIO_writePin+0x4e>
    1b08:	8c 81       	ldd	r24, Y+4	; 0x04
    1b0a:	9d 81       	ldd	r25, Y+5	; 0x05
    1b0c:	00 97       	sbiw	r24, 0x00	; 0
    1b0e:	71 f0       	breq	.+28     	; 0x1b2c <GPIO_writePin+0x68>
    1b10:	bc c0       	rjmp	.+376    	; 0x1c8a <GPIO_writePin+0x1c6>
    1b12:	2c 81       	ldd	r18, Y+4	; 0x04
    1b14:	3d 81       	ldd	r19, Y+5	; 0x05
    1b16:	22 30       	cpi	r18, 0x02	; 2
    1b18:	31 05       	cpc	r19, r1
    1b1a:	09 f4       	brne	.+2      	; 0x1b1e <GPIO_writePin+0x5a>
    1b1c:	5f c0       	rjmp	.+190    	; 0x1bdc <GPIO_writePin+0x118>
    1b1e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b20:	9d 81       	ldd	r25, Y+5	; 0x05
    1b22:	83 30       	cpi	r24, 0x03	; 3
    1b24:	91 05       	cpc	r25, r1
    1b26:	09 f4       	brne	.+2      	; 0x1b2a <GPIO_writePin+0x66>
    1b28:	85 c0       	rjmp	.+266    	; 0x1c34 <GPIO_writePin+0x170>
    1b2a:	af c0       	rjmp	.+350    	; 0x1c8a <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1b2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2e:	81 30       	cpi	r24, 0x01	; 1
    1b30:	a1 f4       	brne	.+40     	; 0x1b5a <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1b32:	ab e3       	ldi	r26, 0x3B	; 59
    1b34:	b0 e0       	ldi	r27, 0x00	; 0
    1b36:	eb e3       	ldi	r30, 0x3B	; 59
    1b38:	f0 e0       	ldi	r31, 0x00	; 0
    1b3a:	80 81       	ld	r24, Z
    1b3c:	48 2f       	mov	r20, r24
    1b3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b40:	28 2f       	mov	r18, r24
    1b42:	30 e0       	ldi	r19, 0x00	; 0
    1b44:	81 e0       	ldi	r24, 0x01	; 1
    1b46:	90 e0       	ldi	r25, 0x00	; 0
    1b48:	02 2e       	mov	r0, r18
    1b4a:	02 c0       	rjmp	.+4      	; 0x1b50 <GPIO_writePin+0x8c>
    1b4c:	88 0f       	add	r24, r24
    1b4e:	99 1f       	adc	r25, r25
    1b50:	0a 94       	dec	r0
    1b52:	e2 f7       	brpl	.-8      	; 0x1b4c <GPIO_writePin+0x88>
    1b54:	84 2b       	or	r24, r20
    1b56:	8c 93       	st	X, r24
    1b58:	98 c0       	rjmp	.+304    	; 0x1c8a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1b5a:	ab e3       	ldi	r26, 0x3B	; 59
    1b5c:	b0 e0       	ldi	r27, 0x00	; 0
    1b5e:	eb e3       	ldi	r30, 0x3B	; 59
    1b60:	f0 e0       	ldi	r31, 0x00	; 0
    1b62:	80 81       	ld	r24, Z
    1b64:	48 2f       	mov	r20, r24
    1b66:	8a 81       	ldd	r24, Y+2	; 0x02
    1b68:	28 2f       	mov	r18, r24
    1b6a:	30 e0       	ldi	r19, 0x00	; 0
    1b6c:	81 e0       	ldi	r24, 0x01	; 1
    1b6e:	90 e0       	ldi	r25, 0x00	; 0
    1b70:	02 2e       	mov	r0, r18
    1b72:	02 c0       	rjmp	.+4      	; 0x1b78 <GPIO_writePin+0xb4>
    1b74:	88 0f       	add	r24, r24
    1b76:	99 1f       	adc	r25, r25
    1b78:	0a 94       	dec	r0
    1b7a:	e2 f7       	brpl	.-8      	; 0x1b74 <GPIO_writePin+0xb0>
    1b7c:	80 95       	com	r24
    1b7e:	84 23       	and	r24, r20
    1b80:	8c 93       	st	X, r24
    1b82:	83 c0       	rjmp	.+262    	; 0x1c8a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1b84:	8b 81       	ldd	r24, Y+3	; 0x03
    1b86:	81 30       	cpi	r24, 0x01	; 1
    1b88:	a1 f4       	brne	.+40     	; 0x1bb2 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1b8a:	a8 e3       	ldi	r26, 0x38	; 56
    1b8c:	b0 e0       	ldi	r27, 0x00	; 0
    1b8e:	e8 e3       	ldi	r30, 0x38	; 56
    1b90:	f0 e0       	ldi	r31, 0x00	; 0
    1b92:	80 81       	ld	r24, Z
    1b94:	48 2f       	mov	r20, r24
    1b96:	8a 81       	ldd	r24, Y+2	; 0x02
    1b98:	28 2f       	mov	r18, r24
    1b9a:	30 e0       	ldi	r19, 0x00	; 0
    1b9c:	81 e0       	ldi	r24, 0x01	; 1
    1b9e:	90 e0       	ldi	r25, 0x00	; 0
    1ba0:	02 2e       	mov	r0, r18
    1ba2:	02 c0       	rjmp	.+4      	; 0x1ba8 <GPIO_writePin+0xe4>
    1ba4:	88 0f       	add	r24, r24
    1ba6:	99 1f       	adc	r25, r25
    1ba8:	0a 94       	dec	r0
    1baa:	e2 f7       	brpl	.-8      	; 0x1ba4 <GPIO_writePin+0xe0>
    1bac:	84 2b       	or	r24, r20
    1bae:	8c 93       	st	X, r24
    1bb0:	6c c0       	rjmp	.+216    	; 0x1c8a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1bb2:	a8 e3       	ldi	r26, 0x38	; 56
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	e8 e3       	ldi	r30, 0x38	; 56
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	80 81       	ld	r24, Z
    1bbc:	48 2f       	mov	r20, r24
    1bbe:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc0:	28 2f       	mov	r18, r24
    1bc2:	30 e0       	ldi	r19, 0x00	; 0
    1bc4:	81 e0       	ldi	r24, 0x01	; 1
    1bc6:	90 e0       	ldi	r25, 0x00	; 0
    1bc8:	02 2e       	mov	r0, r18
    1bca:	02 c0       	rjmp	.+4      	; 0x1bd0 <GPIO_writePin+0x10c>
    1bcc:	88 0f       	add	r24, r24
    1bce:	99 1f       	adc	r25, r25
    1bd0:	0a 94       	dec	r0
    1bd2:	e2 f7       	brpl	.-8      	; 0x1bcc <GPIO_writePin+0x108>
    1bd4:	80 95       	com	r24
    1bd6:	84 23       	and	r24, r20
    1bd8:	8c 93       	st	X, r24
    1bda:	57 c0       	rjmp	.+174    	; 0x1c8a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1bdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1bde:	81 30       	cpi	r24, 0x01	; 1
    1be0:	a1 f4       	brne	.+40     	; 0x1c0a <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1be2:	a5 e3       	ldi	r26, 0x35	; 53
    1be4:	b0 e0       	ldi	r27, 0x00	; 0
    1be6:	e5 e3       	ldi	r30, 0x35	; 53
    1be8:	f0 e0       	ldi	r31, 0x00	; 0
    1bea:	80 81       	ld	r24, Z
    1bec:	48 2f       	mov	r20, r24
    1bee:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf0:	28 2f       	mov	r18, r24
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	81 e0       	ldi	r24, 0x01	; 1
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	02 2e       	mov	r0, r18
    1bfa:	02 c0       	rjmp	.+4      	; 0x1c00 <GPIO_writePin+0x13c>
    1bfc:	88 0f       	add	r24, r24
    1bfe:	99 1f       	adc	r25, r25
    1c00:	0a 94       	dec	r0
    1c02:	e2 f7       	brpl	.-8      	; 0x1bfc <GPIO_writePin+0x138>
    1c04:	84 2b       	or	r24, r20
    1c06:	8c 93       	st	X, r24
    1c08:	40 c0       	rjmp	.+128    	; 0x1c8a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1c0a:	a5 e3       	ldi	r26, 0x35	; 53
    1c0c:	b0 e0       	ldi	r27, 0x00	; 0
    1c0e:	e5 e3       	ldi	r30, 0x35	; 53
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	80 81       	ld	r24, Z
    1c14:	48 2f       	mov	r20, r24
    1c16:	8a 81       	ldd	r24, Y+2	; 0x02
    1c18:	28 2f       	mov	r18, r24
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	81 e0       	ldi	r24, 0x01	; 1
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	02 2e       	mov	r0, r18
    1c22:	02 c0       	rjmp	.+4      	; 0x1c28 <GPIO_writePin+0x164>
    1c24:	88 0f       	add	r24, r24
    1c26:	99 1f       	adc	r25, r25
    1c28:	0a 94       	dec	r0
    1c2a:	e2 f7       	brpl	.-8      	; 0x1c24 <GPIO_writePin+0x160>
    1c2c:	80 95       	com	r24
    1c2e:	84 23       	and	r24, r20
    1c30:	8c 93       	st	X, r24
    1c32:	2b c0       	rjmp	.+86     	; 0x1c8a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1c34:	8b 81       	ldd	r24, Y+3	; 0x03
    1c36:	81 30       	cpi	r24, 0x01	; 1
    1c38:	a1 f4       	brne	.+40     	; 0x1c62 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1c3a:	a2 e3       	ldi	r26, 0x32	; 50
    1c3c:	b0 e0       	ldi	r27, 0x00	; 0
    1c3e:	e2 e3       	ldi	r30, 0x32	; 50
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	80 81       	ld	r24, Z
    1c44:	48 2f       	mov	r20, r24
    1c46:	8a 81       	ldd	r24, Y+2	; 0x02
    1c48:	28 2f       	mov	r18, r24
    1c4a:	30 e0       	ldi	r19, 0x00	; 0
    1c4c:	81 e0       	ldi	r24, 0x01	; 1
    1c4e:	90 e0       	ldi	r25, 0x00	; 0
    1c50:	02 2e       	mov	r0, r18
    1c52:	02 c0       	rjmp	.+4      	; 0x1c58 <GPIO_writePin+0x194>
    1c54:	88 0f       	add	r24, r24
    1c56:	99 1f       	adc	r25, r25
    1c58:	0a 94       	dec	r0
    1c5a:	e2 f7       	brpl	.-8      	; 0x1c54 <GPIO_writePin+0x190>
    1c5c:	84 2b       	or	r24, r20
    1c5e:	8c 93       	st	X, r24
    1c60:	14 c0       	rjmp	.+40     	; 0x1c8a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1c62:	a2 e3       	ldi	r26, 0x32	; 50
    1c64:	b0 e0       	ldi	r27, 0x00	; 0
    1c66:	e2 e3       	ldi	r30, 0x32	; 50
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	80 81       	ld	r24, Z
    1c6c:	48 2f       	mov	r20, r24
    1c6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c70:	28 2f       	mov	r18, r24
    1c72:	30 e0       	ldi	r19, 0x00	; 0
    1c74:	81 e0       	ldi	r24, 0x01	; 1
    1c76:	90 e0       	ldi	r25, 0x00	; 0
    1c78:	02 2e       	mov	r0, r18
    1c7a:	02 c0       	rjmp	.+4      	; 0x1c80 <GPIO_writePin+0x1bc>
    1c7c:	88 0f       	add	r24, r24
    1c7e:	99 1f       	adc	r25, r25
    1c80:	0a 94       	dec	r0
    1c82:	e2 f7       	brpl	.-8      	; 0x1c7c <GPIO_writePin+0x1b8>
    1c84:	80 95       	com	r24
    1c86:	84 23       	and	r24, r20
    1c88:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1c8a:	0f 90       	pop	r0
    1c8c:	0f 90       	pop	r0
    1c8e:	0f 90       	pop	r0
    1c90:	0f 90       	pop	r0
    1c92:	0f 90       	pop	r0
    1c94:	cf 91       	pop	r28
    1c96:	df 91       	pop	r29
    1c98:	08 95       	ret

00001c9a <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1c9a:	df 93       	push	r29
    1c9c:	cf 93       	push	r28
    1c9e:	00 d0       	rcall	.+0      	; 0x1ca0 <GPIO_readPin+0x6>
    1ca0:	00 d0       	rcall	.+0      	; 0x1ca2 <GPIO_readPin+0x8>
    1ca2:	0f 92       	push	r0
    1ca4:	cd b7       	in	r28, 0x3d	; 61
    1ca6:	de b7       	in	r29, 0x3e	; 62
    1ca8:	8a 83       	std	Y+2, r24	; 0x02
    1caa:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1cac:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1cae:	8b 81       	ldd	r24, Y+3	; 0x03
    1cb0:	88 30       	cpi	r24, 0x08	; 8
    1cb2:	08 f0       	brcs	.+2      	; 0x1cb6 <GPIO_readPin+0x1c>
    1cb4:	84 c0       	rjmp	.+264    	; 0x1dbe <GPIO_readPin+0x124>
    1cb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb8:	84 30       	cpi	r24, 0x04	; 4
    1cba:	08 f0       	brcs	.+2      	; 0x1cbe <GPIO_readPin+0x24>
    1cbc:	80 c0       	rjmp	.+256    	; 0x1dbe <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1cbe:	8a 81       	ldd	r24, Y+2	; 0x02
    1cc0:	28 2f       	mov	r18, r24
    1cc2:	30 e0       	ldi	r19, 0x00	; 0
    1cc4:	3d 83       	std	Y+5, r19	; 0x05
    1cc6:	2c 83       	std	Y+4, r18	; 0x04
    1cc8:	4c 81       	ldd	r20, Y+4	; 0x04
    1cca:	5d 81       	ldd	r21, Y+5	; 0x05
    1ccc:	41 30       	cpi	r20, 0x01	; 1
    1cce:	51 05       	cpc	r21, r1
    1cd0:	79 f1       	breq	.+94     	; 0x1d30 <GPIO_readPin+0x96>
    1cd2:	8c 81       	ldd	r24, Y+4	; 0x04
    1cd4:	9d 81       	ldd	r25, Y+5	; 0x05
    1cd6:	82 30       	cpi	r24, 0x02	; 2
    1cd8:	91 05       	cpc	r25, r1
    1cda:	34 f4       	brge	.+12     	; 0x1ce8 <GPIO_readPin+0x4e>
    1cdc:	2c 81       	ldd	r18, Y+4	; 0x04
    1cde:	3d 81       	ldd	r19, Y+5	; 0x05
    1ce0:	21 15       	cp	r18, r1
    1ce2:	31 05       	cpc	r19, r1
    1ce4:	69 f0       	breq	.+26     	; 0x1d00 <GPIO_readPin+0x66>
    1ce6:	6b c0       	rjmp	.+214    	; 0x1dbe <GPIO_readPin+0x124>
    1ce8:	4c 81       	ldd	r20, Y+4	; 0x04
    1cea:	5d 81       	ldd	r21, Y+5	; 0x05
    1cec:	42 30       	cpi	r20, 0x02	; 2
    1cee:	51 05       	cpc	r21, r1
    1cf0:	b9 f1       	breq	.+110    	; 0x1d60 <GPIO_readPin+0xc6>
    1cf2:	8c 81       	ldd	r24, Y+4	; 0x04
    1cf4:	9d 81       	ldd	r25, Y+5	; 0x05
    1cf6:	83 30       	cpi	r24, 0x03	; 3
    1cf8:	91 05       	cpc	r25, r1
    1cfa:	09 f4       	brne	.+2      	; 0x1cfe <GPIO_readPin+0x64>
    1cfc:	49 c0       	rjmp	.+146    	; 0x1d90 <GPIO_readPin+0xf6>
    1cfe:	5f c0       	rjmp	.+190    	; 0x1dbe <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1d00:	e9 e3       	ldi	r30, 0x39	; 57
    1d02:	f0 e0       	ldi	r31, 0x00	; 0
    1d04:	80 81       	ld	r24, Z
    1d06:	28 2f       	mov	r18, r24
    1d08:	30 e0       	ldi	r19, 0x00	; 0
    1d0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d0c:	88 2f       	mov	r24, r24
    1d0e:	90 e0       	ldi	r25, 0x00	; 0
    1d10:	a9 01       	movw	r20, r18
    1d12:	02 c0       	rjmp	.+4      	; 0x1d18 <GPIO_readPin+0x7e>
    1d14:	55 95       	asr	r21
    1d16:	47 95       	ror	r20
    1d18:	8a 95       	dec	r24
    1d1a:	e2 f7       	brpl	.-8      	; 0x1d14 <GPIO_readPin+0x7a>
    1d1c:	ca 01       	movw	r24, r20
    1d1e:	81 70       	andi	r24, 0x01	; 1
    1d20:	90 70       	andi	r25, 0x00	; 0
    1d22:	88 23       	and	r24, r24
    1d24:	19 f0       	breq	.+6      	; 0x1d2c <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1d26:	81 e0       	ldi	r24, 0x01	; 1
    1d28:	89 83       	std	Y+1, r24	; 0x01
    1d2a:	49 c0       	rjmp	.+146    	; 0x1dbe <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d2c:	19 82       	std	Y+1, r1	; 0x01
    1d2e:	47 c0       	rjmp	.+142    	; 0x1dbe <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1d30:	e6 e3       	ldi	r30, 0x36	; 54
    1d32:	f0 e0       	ldi	r31, 0x00	; 0
    1d34:	80 81       	ld	r24, Z
    1d36:	28 2f       	mov	r18, r24
    1d38:	30 e0       	ldi	r19, 0x00	; 0
    1d3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d3c:	88 2f       	mov	r24, r24
    1d3e:	90 e0       	ldi	r25, 0x00	; 0
    1d40:	a9 01       	movw	r20, r18
    1d42:	02 c0       	rjmp	.+4      	; 0x1d48 <GPIO_readPin+0xae>
    1d44:	55 95       	asr	r21
    1d46:	47 95       	ror	r20
    1d48:	8a 95       	dec	r24
    1d4a:	e2 f7       	brpl	.-8      	; 0x1d44 <GPIO_readPin+0xaa>
    1d4c:	ca 01       	movw	r24, r20
    1d4e:	81 70       	andi	r24, 0x01	; 1
    1d50:	90 70       	andi	r25, 0x00	; 0
    1d52:	88 23       	and	r24, r24
    1d54:	19 f0       	breq	.+6      	; 0x1d5c <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1d56:	81 e0       	ldi	r24, 0x01	; 1
    1d58:	89 83       	std	Y+1, r24	; 0x01
    1d5a:	31 c0       	rjmp	.+98     	; 0x1dbe <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d5c:	19 82       	std	Y+1, r1	; 0x01
    1d5e:	2f c0       	rjmp	.+94     	; 0x1dbe <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1d60:	e3 e3       	ldi	r30, 0x33	; 51
    1d62:	f0 e0       	ldi	r31, 0x00	; 0
    1d64:	80 81       	ld	r24, Z
    1d66:	28 2f       	mov	r18, r24
    1d68:	30 e0       	ldi	r19, 0x00	; 0
    1d6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d6c:	88 2f       	mov	r24, r24
    1d6e:	90 e0       	ldi	r25, 0x00	; 0
    1d70:	a9 01       	movw	r20, r18
    1d72:	02 c0       	rjmp	.+4      	; 0x1d78 <GPIO_readPin+0xde>
    1d74:	55 95       	asr	r21
    1d76:	47 95       	ror	r20
    1d78:	8a 95       	dec	r24
    1d7a:	e2 f7       	brpl	.-8      	; 0x1d74 <GPIO_readPin+0xda>
    1d7c:	ca 01       	movw	r24, r20
    1d7e:	81 70       	andi	r24, 0x01	; 1
    1d80:	90 70       	andi	r25, 0x00	; 0
    1d82:	88 23       	and	r24, r24
    1d84:	19 f0       	breq	.+6      	; 0x1d8c <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1d86:	81 e0       	ldi	r24, 0x01	; 1
    1d88:	89 83       	std	Y+1, r24	; 0x01
    1d8a:	19 c0       	rjmp	.+50     	; 0x1dbe <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1d8c:	19 82       	std	Y+1, r1	; 0x01
    1d8e:	17 c0       	rjmp	.+46     	; 0x1dbe <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1d90:	e0 e3       	ldi	r30, 0x30	; 48
    1d92:	f0 e0       	ldi	r31, 0x00	; 0
    1d94:	80 81       	ld	r24, Z
    1d96:	28 2f       	mov	r18, r24
    1d98:	30 e0       	ldi	r19, 0x00	; 0
    1d9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d9c:	88 2f       	mov	r24, r24
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	a9 01       	movw	r20, r18
    1da2:	02 c0       	rjmp	.+4      	; 0x1da8 <GPIO_readPin+0x10e>
    1da4:	55 95       	asr	r21
    1da6:	47 95       	ror	r20
    1da8:	8a 95       	dec	r24
    1daa:	e2 f7       	brpl	.-8      	; 0x1da4 <GPIO_readPin+0x10a>
    1dac:	ca 01       	movw	r24, r20
    1dae:	81 70       	andi	r24, 0x01	; 1
    1db0:	90 70       	andi	r25, 0x00	; 0
    1db2:	88 23       	and	r24, r24
    1db4:	19 f0       	breq	.+6      	; 0x1dbc <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1db6:	81 e0       	ldi	r24, 0x01	; 1
    1db8:	89 83       	std	Y+1, r24	; 0x01
    1dba:	01 c0       	rjmp	.+2      	; 0x1dbe <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1dbc:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1dbe:	89 81       	ldd	r24, Y+1	; 0x01
}
    1dc0:	0f 90       	pop	r0
    1dc2:	0f 90       	pop	r0
    1dc4:	0f 90       	pop	r0
    1dc6:	0f 90       	pop	r0
    1dc8:	0f 90       	pop	r0
    1dca:	cf 91       	pop	r28
    1dcc:	df 91       	pop	r29
    1dce:	08 95       	ret

00001dd0 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1dd0:	df 93       	push	r29
    1dd2:	cf 93       	push	r28
    1dd4:	00 d0       	rcall	.+0      	; 0x1dd6 <GPIO_setupPortDirection+0x6>
    1dd6:	00 d0       	rcall	.+0      	; 0x1dd8 <GPIO_setupPortDirection+0x8>
    1dd8:	cd b7       	in	r28, 0x3d	; 61
    1dda:	de b7       	in	r29, 0x3e	; 62
    1ddc:	89 83       	std	Y+1, r24	; 0x01
    1dde:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1de0:	89 81       	ldd	r24, Y+1	; 0x01
    1de2:	84 30       	cpi	r24, 0x04	; 4
    1de4:	90 f5       	brcc	.+100    	; 0x1e4a <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1de6:	89 81       	ldd	r24, Y+1	; 0x01
    1de8:	28 2f       	mov	r18, r24
    1dea:	30 e0       	ldi	r19, 0x00	; 0
    1dec:	3c 83       	std	Y+4, r19	; 0x04
    1dee:	2b 83       	std	Y+3, r18	; 0x03
    1df0:	8b 81       	ldd	r24, Y+3	; 0x03
    1df2:	9c 81       	ldd	r25, Y+4	; 0x04
    1df4:	81 30       	cpi	r24, 0x01	; 1
    1df6:	91 05       	cpc	r25, r1
    1df8:	d1 f0       	breq	.+52     	; 0x1e2e <GPIO_setupPortDirection+0x5e>
    1dfa:	2b 81       	ldd	r18, Y+3	; 0x03
    1dfc:	3c 81       	ldd	r19, Y+4	; 0x04
    1dfe:	22 30       	cpi	r18, 0x02	; 2
    1e00:	31 05       	cpc	r19, r1
    1e02:	2c f4       	brge	.+10     	; 0x1e0e <GPIO_setupPortDirection+0x3e>
    1e04:	8b 81       	ldd	r24, Y+3	; 0x03
    1e06:	9c 81       	ldd	r25, Y+4	; 0x04
    1e08:	00 97       	sbiw	r24, 0x00	; 0
    1e0a:	61 f0       	breq	.+24     	; 0x1e24 <GPIO_setupPortDirection+0x54>
    1e0c:	1e c0       	rjmp	.+60     	; 0x1e4a <GPIO_setupPortDirection+0x7a>
    1e0e:	2b 81       	ldd	r18, Y+3	; 0x03
    1e10:	3c 81       	ldd	r19, Y+4	; 0x04
    1e12:	22 30       	cpi	r18, 0x02	; 2
    1e14:	31 05       	cpc	r19, r1
    1e16:	81 f0       	breq	.+32     	; 0x1e38 <GPIO_setupPortDirection+0x68>
    1e18:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e1c:	83 30       	cpi	r24, 0x03	; 3
    1e1e:	91 05       	cpc	r25, r1
    1e20:	81 f0       	breq	.+32     	; 0x1e42 <GPIO_setupPortDirection+0x72>
    1e22:	13 c0       	rjmp	.+38     	; 0x1e4a <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1e24:	ea e3       	ldi	r30, 0x3A	; 58
    1e26:	f0 e0       	ldi	r31, 0x00	; 0
    1e28:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2a:	80 83       	st	Z, r24
    1e2c:	0e c0       	rjmp	.+28     	; 0x1e4a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1e2e:	e7 e3       	ldi	r30, 0x37	; 55
    1e30:	f0 e0       	ldi	r31, 0x00	; 0
    1e32:	8a 81       	ldd	r24, Y+2	; 0x02
    1e34:	80 83       	st	Z, r24
    1e36:	09 c0       	rjmp	.+18     	; 0x1e4a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1e38:	e4 e3       	ldi	r30, 0x34	; 52
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e3e:	80 83       	st	Z, r24
    1e40:	04 c0       	rjmp	.+8      	; 0x1e4a <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1e42:	e1 e3       	ldi	r30, 0x31	; 49
    1e44:	f0 e0       	ldi	r31, 0x00	; 0
    1e46:	8a 81       	ldd	r24, Y+2	; 0x02
    1e48:	80 83       	st	Z, r24
			break;
		}
	}
}
    1e4a:	0f 90       	pop	r0
    1e4c:	0f 90       	pop	r0
    1e4e:	0f 90       	pop	r0
    1e50:	0f 90       	pop	r0
    1e52:	cf 91       	pop	r28
    1e54:	df 91       	pop	r29
    1e56:	08 95       	ret

00001e58 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1e58:	df 93       	push	r29
    1e5a:	cf 93       	push	r28
    1e5c:	00 d0       	rcall	.+0      	; 0x1e5e <GPIO_writePort+0x6>
    1e5e:	00 d0       	rcall	.+0      	; 0x1e60 <GPIO_writePort+0x8>
    1e60:	cd b7       	in	r28, 0x3d	; 61
    1e62:	de b7       	in	r29, 0x3e	; 62
    1e64:	89 83       	std	Y+1, r24	; 0x01
    1e66:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1e68:	89 81       	ldd	r24, Y+1	; 0x01
    1e6a:	84 30       	cpi	r24, 0x04	; 4
    1e6c:	90 f5       	brcc	.+100    	; 0x1ed2 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1e6e:	89 81       	ldd	r24, Y+1	; 0x01
    1e70:	28 2f       	mov	r18, r24
    1e72:	30 e0       	ldi	r19, 0x00	; 0
    1e74:	3c 83       	std	Y+4, r19	; 0x04
    1e76:	2b 83       	std	Y+3, r18	; 0x03
    1e78:	8b 81       	ldd	r24, Y+3	; 0x03
    1e7a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e7c:	81 30       	cpi	r24, 0x01	; 1
    1e7e:	91 05       	cpc	r25, r1
    1e80:	d1 f0       	breq	.+52     	; 0x1eb6 <GPIO_writePort+0x5e>
    1e82:	2b 81       	ldd	r18, Y+3	; 0x03
    1e84:	3c 81       	ldd	r19, Y+4	; 0x04
    1e86:	22 30       	cpi	r18, 0x02	; 2
    1e88:	31 05       	cpc	r19, r1
    1e8a:	2c f4       	brge	.+10     	; 0x1e96 <GPIO_writePort+0x3e>
    1e8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8e:	9c 81       	ldd	r25, Y+4	; 0x04
    1e90:	00 97       	sbiw	r24, 0x00	; 0
    1e92:	61 f0       	breq	.+24     	; 0x1eac <GPIO_writePort+0x54>
    1e94:	1e c0       	rjmp	.+60     	; 0x1ed2 <GPIO_writePort+0x7a>
    1e96:	2b 81       	ldd	r18, Y+3	; 0x03
    1e98:	3c 81       	ldd	r19, Y+4	; 0x04
    1e9a:	22 30       	cpi	r18, 0x02	; 2
    1e9c:	31 05       	cpc	r19, r1
    1e9e:	81 f0       	breq	.+32     	; 0x1ec0 <GPIO_writePort+0x68>
    1ea0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ea4:	83 30       	cpi	r24, 0x03	; 3
    1ea6:	91 05       	cpc	r25, r1
    1ea8:	81 f0       	breq	.+32     	; 0x1eca <GPIO_writePort+0x72>
    1eaa:	13 c0       	rjmp	.+38     	; 0x1ed2 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1eac:	eb e3       	ldi	r30, 0x3B	; 59
    1eae:	f0 e0       	ldi	r31, 0x00	; 0
    1eb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb2:	80 83       	st	Z, r24
    1eb4:	0e c0       	rjmp	.+28     	; 0x1ed2 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1eb6:	e8 e3       	ldi	r30, 0x38	; 56
    1eb8:	f0 e0       	ldi	r31, 0x00	; 0
    1eba:	8a 81       	ldd	r24, Y+2	; 0x02
    1ebc:	80 83       	st	Z, r24
    1ebe:	09 c0       	rjmp	.+18     	; 0x1ed2 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1ec0:	e5 e3       	ldi	r30, 0x35	; 53
    1ec2:	f0 e0       	ldi	r31, 0x00	; 0
    1ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec6:	80 83       	st	Z, r24
    1ec8:	04 c0       	rjmp	.+8      	; 0x1ed2 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1eca:	e2 e3       	ldi	r30, 0x32	; 50
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed0:	80 83       	st	Z, r24
			break;
		}
	}
}
    1ed2:	0f 90       	pop	r0
    1ed4:	0f 90       	pop	r0
    1ed6:	0f 90       	pop	r0
    1ed8:	0f 90       	pop	r0
    1eda:	cf 91       	pop	r28
    1edc:	df 91       	pop	r29
    1ede:	08 95       	ret

00001ee0 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1ee0:	df 93       	push	r29
    1ee2:	cf 93       	push	r28
    1ee4:	00 d0       	rcall	.+0      	; 0x1ee6 <GPIO_readPort+0x6>
    1ee6:	00 d0       	rcall	.+0      	; 0x1ee8 <GPIO_readPort+0x8>
    1ee8:	cd b7       	in	r28, 0x3d	; 61
    1eea:	de b7       	in	r29, 0x3e	; 62
    1eec:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1eee:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1ef0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef2:	84 30       	cpi	r24, 0x04	; 4
    1ef4:	90 f5       	brcc	.+100    	; 0x1f5a <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1ef6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef8:	28 2f       	mov	r18, r24
    1efa:	30 e0       	ldi	r19, 0x00	; 0
    1efc:	3c 83       	std	Y+4, r19	; 0x04
    1efe:	2b 83       	std	Y+3, r18	; 0x03
    1f00:	8b 81       	ldd	r24, Y+3	; 0x03
    1f02:	9c 81       	ldd	r25, Y+4	; 0x04
    1f04:	81 30       	cpi	r24, 0x01	; 1
    1f06:	91 05       	cpc	r25, r1
    1f08:	d1 f0       	breq	.+52     	; 0x1f3e <GPIO_readPort+0x5e>
    1f0a:	2b 81       	ldd	r18, Y+3	; 0x03
    1f0c:	3c 81       	ldd	r19, Y+4	; 0x04
    1f0e:	22 30       	cpi	r18, 0x02	; 2
    1f10:	31 05       	cpc	r19, r1
    1f12:	2c f4       	brge	.+10     	; 0x1f1e <GPIO_readPort+0x3e>
    1f14:	8b 81       	ldd	r24, Y+3	; 0x03
    1f16:	9c 81       	ldd	r25, Y+4	; 0x04
    1f18:	00 97       	sbiw	r24, 0x00	; 0
    1f1a:	61 f0       	breq	.+24     	; 0x1f34 <GPIO_readPort+0x54>
    1f1c:	1e c0       	rjmp	.+60     	; 0x1f5a <GPIO_readPort+0x7a>
    1f1e:	2b 81       	ldd	r18, Y+3	; 0x03
    1f20:	3c 81       	ldd	r19, Y+4	; 0x04
    1f22:	22 30       	cpi	r18, 0x02	; 2
    1f24:	31 05       	cpc	r19, r1
    1f26:	81 f0       	breq	.+32     	; 0x1f48 <GPIO_readPort+0x68>
    1f28:	8b 81       	ldd	r24, Y+3	; 0x03
    1f2a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f2c:	83 30       	cpi	r24, 0x03	; 3
    1f2e:	91 05       	cpc	r25, r1
    1f30:	81 f0       	breq	.+32     	; 0x1f52 <GPIO_readPort+0x72>
    1f32:	13 c0       	rjmp	.+38     	; 0x1f5a <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1f34:	e9 e3       	ldi	r30, 0x39	; 57
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	89 83       	std	Y+1, r24	; 0x01
    1f3c:	0e c0       	rjmp	.+28     	; 0x1f5a <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1f3e:	e6 e3       	ldi	r30, 0x36	; 54
    1f40:	f0 e0       	ldi	r31, 0x00	; 0
    1f42:	80 81       	ld	r24, Z
    1f44:	89 83       	std	Y+1, r24	; 0x01
    1f46:	09 c0       	rjmp	.+18     	; 0x1f5a <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1f48:	e3 e3       	ldi	r30, 0x33	; 51
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	89 83       	std	Y+1, r24	; 0x01
    1f50:	04 c0       	rjmp	.+8      	; 0x1f5a <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1f52:	e0 e3       	ldi	r30, 0x30	; 48
    1f54:	f0 e0       	ldi	r31, 0x00	; 0
    1f56:	80 81       	ld	r24, Z
    1f58:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1f5a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f5c:	0f 90       	pop	r0
    1f5e:	0f 90       	pop	r0
    1f60:	0f 90       	pop	r0
    1f62:	0f 90       	pop	r0
    1f64:	cf 91       	pop	r28
    1f66:	df 91       	pop	r29
    1f68:	08 95       	ret

00001f6a <PWM_init>:
 *
 *******************************************************************************/
#include "pwm.h"
#include "avr/io.h"
#include "gpio.h"
void PWM_init(void){
    1f6a:	df 93       	push	r29
    1f6c:	cf 93       	push	r28
    1f6e:	cd b7       	in	r28, 0x3d	; 61
    1f70:	de b7       	in	r29, 0x3e	; 62
	/*setting PWM pin to output*/
	GPIO_setupPinDirection(PORTB_ID, PIN3_ID, PIN_OUTPUT);
    1f72:	81 e0       	ldi	r24, 0x01	; 1
    1f74:	63 e0       	ldi	r22, 0x03	; 3
    1f76:	41 e0       	ldi	r20, 0x01	; 1
    1f78:	0e 94 77 0c 	call	0x18ee	; 0x18ee <GPIO_setupPinDirection>
	/*
	 * WGM01  WGM00 = 11 to choose fast PWM mode
	 * COM01  COM00 = 10 to choose non-inverting mode
	 * CS02 CS01 CS00 = 010 to choose pre-scaler equal CPU-CLK/8
	 * */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    1f7c:	e3 e5       	ldi	r30, 0x53	; 83
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	8a e6       	ldi	r24, 0x6A	; 106
    1f82:	80 83       	st	Z, r24
	/*Setting Timer Initial value*/
	TCNT0 = 0;
    1f84:	e2 e5       	ldi	r30, 0x52	; 82
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	10 82       	st	Z, r1
	/*setting compare value to zero at the began*/
	OCR0=0;
    1f8a:	ec e5       	ldi	r30, 0x5C	; 92
    1f8c:	f0 e0       	ldi	r31, 0x00	; 0
    1f8e:	10 82       	st	Z, r1

}
    1f90:	cf 91       	pop	r28
    1f92:	df 91       	pop	r29
    1f94:	08 95       	ret

00001f96 <PWM_setDutyCycle>:
void PWM_setDutyCycle(uint8 duty){
    1f96:	df 93       	push	r29
    1f98:	cf 93       	push	r28
    1f9a:	0f 92       	push	r0
    1f9c:	cd b7       	in	r28, 0x3d	; 61
    1f9e:	de b7       	in	r29, 0x3e	; 62
    1fa0:	89 83       	std	Y+1, r24	; 0x01
	OCR0  = duty; // Set Compare Value
    1fa2:	ec e5       	ldi	r30, 0x5C	; 92
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	89 81       	ldd	r24, Y+1	; 0x01
    1fa8:	80 83       	st	Z, r24
}
    1faa:	0f 90       	pop	r0
    1fac:	cf 91       	pop	r28
    1fae:	df 91       	pop	r29
    1fb0:	08 95       	ret

00001fb2 <Timer1_init>:

static void (*callback) (void)=NULL_PTR;
/*this function initialize timer 1
 * configuration has initial value , compare value , pre-scaler ,operation mode
 */
void Timer1_init(const Timer1_ConfigType * Config_Ptr){
    1fb2:	df 93       	push	r29
    1fb4:	cf 93       	push	r28
    1fb6:	00 d0       	rcall	.+0      	; 0x1fb8 <Timer1_init+0x6>
    1fb8:	cd b7       	in	r28, 0x3d	; 61
    1fba:	de b7       	in	r29, 0x3e	; 62
    1fbc:	9a 83       	std	Y+2, r25	; 0x02
    1fbe:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * Enabling global interrupt
	 */
	SET_BIT(SREG,SPIE);
    1fc0:	af e5       	ldi	r26, 0x5F	; 95
    1fc2:	b0 e0       	ldi	r27, 0x00	; 0
    1fc4:	ef e5       	ldi	r30, 0x5F	; 95
    1fc6:	f0 e0       	ldi	r31, 0x00	; 0
    1fc8:	80 81       	ld	r24, Z
    1fca:	80 68       	ori	r24, 0x80	; 128
    1fcc:	8c 93       	st	X, r24
	/*
	 * enabling interrupt (overflow or compare)
	 */
	if(Config_Ptr->mode==Timer1_compareMode)
    1fce:	e9 81       	ldd	r30, Y+1	; 0x01
    1fd0:	fa 81       	ldd	r31, Y+2	; 0x02
    1fd2:	85 81       	ldd	r24, Z+5	; 0x05
    1fd4:	81 30       	cpi	r24, 0x01	; 1
    1fd6:	49 f4       	brne	.+18     	; 0x1fea <Timer1_init+0x38>
	TIMSK=(TIMSK&(~0x30))|(1<<OCIE1A);
    1fd8:	a9 e5       	ldi	r26, 0x59	; 89
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e9 e5       	ldi	r30, 0x59	; 89
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	80 81       	ld	r24, Z
    1fe2:	8f 7c       	andi	r24, 0xCF	; 207
    1fe4:	80 61       	ori	r24, 0x10	; 16
    1fe6:	8c 93       	st	X, r24
    1fe8:	08 c0       	rjmp	.+16     	; 0x1ffa <Timer1_init+0x48>
	else TIMSK=(TIMSK&(~0x30))|(1<<TOIE1);
    1fea:	a9 e5       	ldi	r26, 0x59	; 89
    1fec:	b0 e0       	ldi	r27, 0x00	; 0
    1fee:	e9 e5       	ldi	r30, 0x59	; 89
    1ff0:	f0 e0       	ldi	r31, 0x00	; 0
    1ff2:	80 81       	ld	r24, Z
    1ff4:	8b 7c       	andi	r24, 0xCB	; 203
    1ff6:	84 60       	ori	r24, 0x04	; 4
    1ff8:	8c 93       	st	X, r24
	/*
	 * setting timer initial value
	 */
	TCNT1=Config_Ptr->initial_value;
    1ffa:	ac e4       	ldi	r26, 0x4C	; 76
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	e9 81       	ldd	r30, Y+1	; 0x01
    2000:	fa 81       	ldd	r31, Y+2	; 0x02
    2002:	80 81       	ld	r24, Z
    2004:	91 81       	ldd	r25, Z+1	; 0x01
    2006:	11 96       	adiw	r26, 0x01	; 1
    2008:	9c 93       	st	X, r25
    200a:	8e 93       	st	-X, r24
	TCCR1A = (1<<FOC1A)| (1<<FOC1B);
    200c:	ef e4       	ldi	r30, 0x4F	; 79
    200e:	f0 e0       	ldi	r31, 0x00	; 0
    2010:	8c e0       	ldi	r24, 0x0C	; 12
    2012:	80 83       	st	Z, r24
	/*
	 * choosing operation mode
	 */
	TCCR1B = (TCCR1B&(~(1<<WGM12)))|(Config_Ptr->mode<<WGM12);
    2014:	ae e4       	ldi	r26, 0x4E	; 78
    2016:	b0 e0       	ldi	r27, 0x00	; 0
    2018:	ee e4       	ldi	r30, 0x4E	; 78
    201a:	f0 e0       	ldi	r31, 0x00	; 0
    201c:	80 81       	ld	r24, Z
    201e:	28 2f       	mov	r18, r24
    2020:	27 7f       	andi	r18, 0xF7	; 247
    2022:	e9 81       	ldd	r30, Y+1	; 0x01
    2024:	fa 81       	ldd	r31, Y+2	; 0x02
    2026:	85 81       	ldd	r24, Z+5	; 0x05
    2028:	88 2f       	mov	r24, r24
    202a:	90 e0       	ldi	r25, 0x00	; 0
    202c:	88 0f       	add	r24, r24
    202e:	99 1f       	adc	r25, r25
    2030:	88 0f       	add	r24, r24
    2032:	99 1f       	adc	r25, r25
    2034:	88 0f       	add	r24, r24
    2036:	99 1f       	adc	r25, r25
    2038:	82 2b       	or	r24, r18
    203a:	8c 93       	st	X, r24
	/*
	 * setting compare value if in compare mode
	 */
	if(Config_Ptr->mode==Timer1_compareMode){
    203c:	e9 81       	ldd	r30, Y+1	; 0x01
    203e:	fa 81       	ldd	r31, Y+2	; 0x02
    2040:	85 81       	ldd	r24, Z+5	; 0x05
    2042:	81 30       	cpi	r24, 0x01	; 1
    2044:	51 f4       	brne	.+20     	; 0x205a <Timer1_init+0xa8>
		OCR1A=Config_Ptr->compare_value;
    2046:	ea e4       	ldi	r30, 0x4A	; 74
    2048:	f0 e0       	ldi	r31, 0x00	; 0
    204a:	a9 81       	ldd	r26, Y+1	; 0x01
    204c:	ba 81       	ldd	r27, Y+2	; 0x02
    204e:	12 96       	adiw	r26, 0x02	; 2
    2050:	8d 91       	ld	r24, X+
    2052:	9c 91       	ld	r25, X
    2054:	13 97       	sbiw	r26, 0x03	; 3
    2056:	91 83       	std	Z+1, r25	; 0x01
    2058:	80 83       	st	Z, r24
	}
	/*
	 * setting pre-scaler
	 */
	TCCR1B = (TCCR1B&(~((1<<CS12)|(1<<CS11)|(1<<CS10))))|(Config_Ptr->prescaler);
    205a:	ae e4       	ldi	r26, 0x4E	; 78
    205c:	b0 e0       	ldi	r27, 0x00	; 0
    205e:	ee e4       	ldi	r30, 0x4E	; 78
    2060:	f0 e0       	ldi	r31, 0x00	; 0
    2062:	80 81       	ld	r24, Z
    2064:	98 2f       	mov	r25, r24
    2066:	98 7f       	andi	r25, 0xF8	; 248
    2068:	e9 81       	ldd	r30, Y+1	; 0x01
    206a:	fa 81       	ldd	r31, Y+2	; 0x02
    206c:	84 81       	ldd	r24, Z+4	; 0x04
    206e:	89 2b       	or	r24, r25
    2070:	8c 93       	st	X, r24

}
    2072:	0f 90       	pop	r0
    2074:	0f 90       	pop	r0
    2076:	cf 91       	pop	r28
    2078:	df 91       	pop	r29
    207a:	08 95       	ret

0000207c <Timer1_deInit>:
/*
 * this function is made to de-initialze timer 1
 */
void Timer1_deInit(void){
    207c:	df 93       	push	r29
    207e:	cf 93       	push	r28
    2080:	cd b7       	in	r28, 0x3d	; 61
    2082:	de b7       	in	r29, 0x3e	; 62
	TCCR1B = TCCR1B&(~((1<<CS12)|(1<<CS11)|(1<<CS10)));
    2084:	ae e4       	ldi	r26, 0x4E	; 78
    2086:	b0 e0       	ldi	r27, 0x00	; 0
    2088:	ee e4       	ldi	r30, 0x4E	; 78
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	80 81       	ld	r24, Z
    208e:	88 7f       	andi	r24, 0xF8	; 248
    2090:	8c 93       	st	X, r24
}
    2092:	cf 91       	pop	r28
    2094:	df 91       	pop	r29
    2096:	08 95       	ret

00002098 <Timer1_setCallBack>:
/*
 * this function is made to set the callback that will be called when timer fire
 */
void Timer1_setCallBack(void(*a_ptr)(void)){
    2098:	df 93       	push	r29
    209a:	cf 93       	push	r28
    209c:	00 d0       	rcall	.+0      	; 0x209e <Timer1_setCallBack+0x6>
    209e:	cd b7       	in	r28, 0x3d	; 61
    20a0:	de b7       	in	r29, 0x3e	; 62
    20a2:	9a 83       	std	Y+2, r25	; 0x02
    20a4:	89 83       	std	Y+1, r24	; 0x01
	callback=a_ptr;
    20a6:	89 81       	ldd	r24, Y+1	; 0x01
    20a8:	9a 81       	ldd	r25, Y+2	; 0x02
    20aa:	90 93 6e 01 	sts	0x016E, r25
    20ae:	80 93 6d 01 	sts	0x016D, r24
}
    20b2:	0f 90       	pop	r0
    20b4:	0f 90       	pop	r0
    20b6:	cf 91       	pop	r28
    20b8:	df 91       	pop	r29
    20ba:	08 95       	ret

000020bc <__vector_7>:
ISR(TIMER1_COMPA_vect){
    20bc:	1f 92       	push	r1
    20be:	0f 92       	push	r0
    20c0:	0f b6       	in	r0, 0x3f	; 63
    20c2:	0f 92       	push	r0
    20c4:	11 24       	eor	r1, r1
    20c6:	2f 93       	push	r18
    20c8:	3f 93       	push	r19
    20ca:	4f 93       	push	r20
    20cc:	5f 93       	push	r21
    20ce:	6f 93       	push	r22
    20d0:	7f 93       	push	r23
    20d2:	8f 93       	push	r24
    20d4:	9f 93       	push	r25
    20d6:	af 93       	push	r26
    20d8:	bf 93       	push	r27
    20da:	ef 93       	push	r30
    20dc:	ff 93       	push	r31
    20de:	df 93       	push	r29
    20e0:	cf 93       	push	r28
    20e2:	cd b7       	in	r28, 0x3d	; 61
    20e4:	de b7       	in	r29, 0x3e	; 62
	if(callback!=NULL_PTR)
    20e6:	80 91 6d 01 	lds	r24, 0x016D
    20ea:	90 91 6e 01 	lds	r25, 0x016E
    20ee:	00 97       	sbiw	r24, 0x00	; 0
    20f0:	29 f0       	breq	.+10     	; 0x20fc <__vector_7+0x40>
	{
	callback();
    20f2:	e0 91 6d 01 	lds	r30, 0x016D
    20f6:	f0 91 6e 01 	lds	r31, 0x016E
    20fa:	09 95       	icall
	}
}
    20fc:	cf 91       	pop	r28
    20fe:	df 91       	pop	r29
    2100:	ff 91       	pop	r31
    2102:	ef 91       	pop	r30
    2104:	bf 91       	pop	r27
    2106:	af 91       	pop	r26
    2108:	9f 91       	pop	r25
    210a:	8f 91       	pop	r24
    210c:	7f 91       	pop	r23
    210e:	6f 91       	pop	r22
    2110:	5f 91       	pop	r21
    2112:	4f 91       	pop	r20
    2114:	3f 91       	pop	r19
    2116:	2f 91       	pop	r18
    2118:	0f 90       	pop	r0
    211a:	0f be       	out	0x3f, r0	; 63
    211c:	0f 90       	pop	r0
    211e:	1f 90       	pop	r1
    2120:	18 95       	reti

00002122 <__vector_9>:
ISR(TIMER1_OVF_vect){
    2122:	1f 92       	push	r1
    2124:	0f 92       	push	r0
    2126:	0f b6       	in	r0, 0x3f	; 63
    2128:	0f 92       	push	r0
    212a:	11 24       	eor	r1, r1
    212c:	2f 93       	push	r18
    212e:	3f 93       	push	r19
    2130:	4f 93       	push	r20
    2132:	5f 93       	push	r21
    2134:	6f 93       	push	r22
    2136:	7f 93       	push	r23
    2138:	8f 93       	push	r24
    213a:	9f 93       	push	r25
    213c:	af 93       	push	r26
    213e:	bf 93       	push	r27
    2140:	ef 93       	push	r30
    2142:	ff 93       	push	r31
    2144:	df 93       	push	r29
    2146:	cf 93       	push	r28
    2148:	cd b7       	in	r28, 0x3d	; 61
    214a:	de b7       	in	r29, 0x3e	; 62
	if(callback!=NULL_PTR)
    214c:	80 91 6d 01 	lds	r24, 0x016D
    2150:	90 91 6e 01 	lds	r25, 0x016E
    2154:	00 97       	sbiw	r24, 0x00	; 0
    2156:	29 f0       	breq	.+10     	; 0x2162 <__vector_9+0x40>
		{
		callback();
    2158:	e0 91 6d 01 	lds	r30, 0x016D
    215c:	f0 91 6e 01 	lds	r31, 0x016E
    2160:	09 95       	icall
		}
}
    2162:	cf 91       	pop	r28
    2164:	df 91       	pop	r29
    2166:	ff 91       	pop	r31
    2168:	ef 91       	pop	r30
    216a:	bf 91       	pop	r27
    216c:	af 91       	pop	r26
    216e:	9f 91       	pop	r25
    2170:	8f 91       	pop	r24
    2172:	7f 91       	pop	r23
    2174:	6f 91       	pop	r22
    2176:	5f 91       	pop	r21
    2178:	4f 91       	pop	r20
    217a:	3f 91       	pop	r19
    217c:	2f 91       	pop	r18
    217e:	0f 90       	pop	r0
    2180:	0f be       	out	0x3f, r0	; 63
    2182:	0f 90       	pop	r0
    2184:	1f 90       	pop	r1
    2186:	18 95       	reti

00002188 <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(TWI_ConfigType *configPtr)
{
    2188:	0f 93       	push	r16
    218a:	1f 93       	push	r17
    218c:	df 93       	push	r29
    218e:	cf 93       	push	r28
    2190:	00 d0       	rcall	.+0      	; 0x2192 <TWI_init+0xa>
    2192:	00 d0       	rcall	.+0      	; 0x2194 <TWI_init+0xc>
    2194:	00 d0       	rcall	.+0      	; 0x2196 <TWI_init+0xe>
    2196:	cd b7       	in	r28, 0x3d	; 61
    2198:	de b7       	in	r29, 0x3e	; 62
    219a:	9e 83       	std	Y+6, r25	; 0x06
    219c:	8d 83       	std	Y+5, r24	; 0x05
	{
		/*
		 *calculating TWBR value
		 * */
	double calcTWBR = ((uint32)((uint32)F_CPU)/(uint32)(2*configPtr->bit_rate))-8;
    219e:	ed 81       	ldd	r30, Y+5	; 0x05
    21a0:	fe 81       	ldd	r31, Y+6	; 0x06
    21a2:	81 81       	ldd	r24, Z+1	; 0x01
    21a4:	92 81       	ldd	r25, Z+2	; 0x02
    21a6:	a3 81       	ldd	r26, Z+3	; 0x03
    21a8:	b4 81       	ldd	r27, Z+4	; 0x04
    21aa:	9c 01       	movw	r18, r24
    21ac:	ad 01       	movw	r20, r26
    21ae:	22 0f       	add	r18, r18
    21b0:	33 1f       	adc	r19, r19
    21b2:	44 1f       	adc	r20, r20
    21b4:	55 1f       	adc	r21, r21
    21b6:	80 e0       	ldi	r24, 0x00	; 0
    21b8:	92 e1       	ldi	r25, 0x12	; 18
    21ba:	aa e7       	ldi	r26, 0x7A	; 122
    21bc:	b0 e0       	ldi	r27, 0x00	; 0
    21be:	bc 01       	movw	r22, r24
    21c0:	cd 01       	movw	r24, r26
    21c2:	0e 94 da 12 	call	0x25b4	; 0x25b4 <__udivmodsi4>
    21c6:	da 01       	movw	r26, r20
    21c8:	c9 01       	movw	r24, r18
    21ca:	08 97       	sbiw	r24, 0x08	; 8
    21cc:	a1 09       	sbc	r26, r1
    21ce:	b1 09       	sbc	r27, r1
    21d0:	bc 01       	movw	r22, r24
    21d2:	cd 01       	movw	r24, r26
    21d4:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    21d8:	dc 01       	movw	r26, r24
    21da:	cb 01       	movw	r24, r22
    21dc:	89 83       	std	Y+1, r24	; 0x01
    21de:	9a 83       	std	Y+2, r25	; 0x02
    21e0:	ab 83       	std	Y+3, r26	; 0x03
    21e2:	bc 83       	std	Y+4, r27	; 0x04
	/*
	 * setting TWBR as calculated value
	 * */
	TWBR = (uint8)calcTWBR;
    21e4:	00 e2       	ldi	r16, 0x20	; 32
    21e6:	10 e0       	ldi	r17, 0x00	; 0
    21e8:	69 81       	ldd	r22, Y+1	; 0x01
    21ea:	7a 81       	ldd	r23, Y+2	; 0x02
    21ec:	8b 81       	ldd	r24, Y+3	; 0x03
    21ee:	9c 81       	ldd	r25, Y+4	; 0x04
    21f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21f4:	dc 01       	movw	r26, r24
    21f6:	cb 01       	movw	r24, r22
    21f8:	f8 01       	movw	r30, r16
    21fa:	80 83       	st	Z, r24
	}

	TWSR = 0x00;
    21fc:	e1 e2       	ldi	r30, 0x21	; 33
    21fe:	f0 e0       	ldi	r31, 0x00	; 0
    2200:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = configPtr->address; // my address = 0x01 :)
    2202:	a2 e2       	ldi	r26, 0x22	; 34
    2204:	b0 e0       	ldi	r27, 0x00	; 0
    2206:	ed 81       	ldd	r30, Y+5	; 0x05
    2208:	fe 81       	ldd	r31, Y+6	; 0x06
    220a:	80 81       	ld	r24, Z
    220c:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    220e:	e6 e5       	ldi	r30, 0x56	; 86
    2210:	f0 e0       	ldi	r31, 0x00	; 0
    2212:	84 e0       	ldi	r24, 0x04	; 4
    2214:	80 83       	st	Z, r24
}
    2216:	26 96       	adiw	r28, 0x06	; 6
    2218:	0f b6       	in	r0, 0x3f	; 63
    221a:	f8 94       	cli
    221c:	de bf       	out	0x3e, r29	; 62
    221e:	0f be       	out	0x3f, r0	; 63
    2220:	cd bf       	out	0x3d, r28	; 61
    2222:	cf 91       	pop	r28
    2224:	df 91       	pop	r29
    2226:	1f 91       	pop	r17
    2228:	0f 91       	pop	r16
    222a:	08 95       	ret

0000222c <TWI_start>:

void TWI_start(void)
{
    222c:	df 93       	push	r29
    222e:	cf 93       	push	r28
    2230:	cd b7       	in	r28, 0x3d	; 61
    2232:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2234:	e6 e5       	ldi	r30, 0x56	; 86
    2236:	f0 e0       	ldi	r31, 0x00	; 0
    2238:	84 ea       	ldi	r24, 0xA4	; 164
    223a:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    223c:	e6 e5       	ldi	r30, 0x56	; 86
    223e:	f0 e0       	ldi	r31, 0x00	; 0
    2240:	80 81       	ld	r24, Z
    2242:	88 23       	and	r24, r24
    2244:	dc f7       	brge	.-10     	; 0x223c <TWI_start+0x10>
}
    2246:	cf 91       	pop	r28
    2248:	df 91       	pop	r29
    224a:	08 95       	ret

0000224c <TWI_stop>:

void TWI_stop(void)
{
    224c:	df 93       	push	r29
    224e:	cf 93       	push	r28
    2250:	cd b7       	in	r28, 0x3d	; 61
    2252:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2254:	e6 e5       	ldi	r30, 0x56	; 86
    2256:	f0 e0       	ldi	r31, 0x00	; 0
    2258:	84 e9       	ldi	r24, 0x94	; 148
    225a:	80 83       	st	Z, r24
}
    225c:	cf 91       	pop	r28
    225e:	df 91       	pop	r29
    2260:	08 95       	ret

00002262 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    2262:	df 93       	push	r29
    2264:	cf 93       	push	r28
    2266:	0f 92       	push	r0
    2268:	cd b7       	in	r28, 0x3d	; 61
    226a:	de b7       	in	r29, 0x3e	; 62
    226c:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    226e:	e3 e2       	ldi	r30, 0x23	; 35
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	89 81       	ldd	r24, Y+1	; 0x01
    2274:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2276:	e6 e5       	ldi	r30, 0x56	; 86
    2278:	f0 e0       	ldi	r31, 0x00	; 0
    227a:	84 e8       	ldi	r24, 0x84	; 132
    227c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    227e:	e6 e5       	ldi	r30, 0x56	; 86
    2280:	f0 e0       	ldi	r31, 0x00	; 0
    2282:	80 81       	ld	r24, Z
    2284:	88 23       	and	r24, r24
    2286:	dc f7       	brge	.-10     	; 0x227e <TWI_writeByte+0x1c>
}
    2288:	0f 90       	pop	r0
    228a:	cf 91       	pop	r28
    228c:	df 91       	pop	r29
    228e:	08 95       	ret

00002290 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    2290:	df 93       	push	r29
    2292:	cf 93       	push	r28
    2294:	cd b7       	in	r28, 0x3d	; 61
    2296:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2298:	e6 e5       	ldi	r30, 0x56	; 86
    229a:	f0 e0       	ldi	r31, 0x00	; 0
    229c:	84 ec       	ldi	r24, 0xC4	; 196
    229e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    22a0:	e6 e5       	ldi	r30, 0x56	; 86
    22a2:	f0 e0       	ldi	r31, 0x00	; 0
    22a4:	80 81       	ld	r24, Z
    22a6:	88 23       	and	r24, r24
    22a8:	dc f7       	brge	.-10     	; 0x22a0 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    22aa:	e3 e2       	ldi	r30, 0x23	; 35
    22ac:	f0 e0       	ldi	r31, 0x00	; 0
    22ae:	80 81       	ld	r24, Z
}
    22b0:	cf 91       	pop	r28
    22b2:	df 91       	pop	r29
    22b4:	08 95       	ret

000022b6 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    22b6:	df 93       	push	r29
    22b8:	cf 93       	push	r28
    22ba:	cd b7       	in	r28, 0x3d	; 61
    22bc:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    22be:	e6 e5       	ldi	r30, 0x56	; 86
    22c0:	f0 e0       	ldi	r31, 0x00	; 0
    22c2:	84 e8       	ldi	r24, 0x84	; 132
    22c4:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    22c6:	e6 e5       	ldi	r30, 0x56	; 86
    22c8:	f0 e0       	ldi	r31, 0x00	; 0
    22ca:	80 81       	ld	r24, Z
    22cc:	88 23       	and	r24, r24
    22ce:	dc f7       	brge	.-10     	; 0x22c6 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    22d0:	e3 e2       	ldi	r30, 0x23	; 35
    22d2:	f0 e0       	ldi	r31, 0x00	; 0
    22d4:	80 81       	ld	r24, Z
}
    22d6:	cf 91       	pop	r28
    22d8:	df 91       	pop	r29
    22da:	08 95       	ret

000022dc <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    22dc:	df 93       	push	r29
    22de:	cf 93       	push	r28
    22e0:	0f 92       	push	r0
    22e2:	cd b7       	in	r28, 0x3d	; 61
    22e4:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    22e6:	e1 e2       	ldi	r30, 0x21	; 33
    22e8:	f0 e0       	ldi	r31, 0x00	; 0
    22ea:	80 81       	ld	r24, Z
    22ec:	88 7f       	andi	r24, 0xF8	; 248
    22ee:	89 83       	std	Y+1, r24	; 0x01
    return status;
    22f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    22f2:	0f 90       	pop	r0
    22f4:	cf 91       	pop	r28
    22f6:	df 91       	pop	r29
    22f8:	08 95       	ret

000022fa <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(UART_ConfigType * configPtr)
{
    22fa:	df 93       	push	r29
    22fc:	cf 93       	push	r28
    22fe:	00 d0       	rcall	.+0      	; 0x2300 <UART_init+0x6>
    2300:	00 d0       	rcall	.+0      	; 0x2302 <UART_init+0x8>
    2302:	cd b7       	in	r28, 0x3d	; 61
    2304:	de b7       	in	r29, 0x3e	; 62
    2306:	9c 83       	std	Y+4, r25	; 0x04
    2308:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    230a:	1a 82       	std	Y+2, r1	; 0x02
    230c:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    230e:	eb e2       	ldi	r30, 0x2B	; 43
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	82 e0       	ldi	r24, 0x02	; 2
    2314:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXCIE)|(1<<RXEN) | (1<<TXEN);
    2316:	ea e2       	ldi	r30, 0x2A	; 42
    2318:	f0 e0       	ldi	r31, 0x00	; 0
    231a:	88 e9       	ldi	r24, 0x98	; 152
    231c:	80 83       	st	Z, r24
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	/*
	 * setting parity configuration
	 */
	UCSRC = (UCSRC&(~((1<<UPM1)|(1<<UPM0))))|(configPtr->parity<<UPM0);
    231e:	a0 e4       	ldi	r26, 0x40	; 64
    2320:	b0 e0       	ldi	r27, 0x00	; 0
    2322:	e0 e4       	ldi	r30, 0x40	; 64
    2324:	f0 e0       	ldi	r31, 0x00	; 0
    2326:	80 81       	ld	r24, Z
    2328:	28 2f       	mov	r18, r24
    232a:	2f 7c       	andi	r18, 0xCF	; 207
    232c:	eb 81       	ldd	r30, Y+3	; 0x03
    232e:	fc 81       	ldd	r31, Y+4	; 0x04
    2330:	81 81       	ldd	r24, Z+1	; 0x01
    2332:	88 2f       	mov	r24, r24
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	82 95       	swap	r24
    2338:	92 95       	swap	r25
    233a:	90 7f       	andi	r25, 0xF0	; 240
    233c:	98 27       	eor	r25, r24
    233e:	80 7f       	andi	r24, 0xF0	; 240
    2340:	98 27       	eor	r25, r24
    2342:	82 2b       	or	r24, r18
    2344:	8c 93       	st	X, r24
	/*
	 * setting stop bit configuration
	 */
	UCSRC = (UCSRC&(~(1<<USBS)))| (configPtr->stop_bit<<USBS);
    2346:	a0 e4       	ldi	r26, 0x40	; 64
    2348:	b0 e0       	ldi	r27, 0x00	; 0
    234a:	e0 e4       	ldi	r30, 0x40	; 64
    234c:	f0 e0       	ldi	r31, 0x00	; 0
    234e:	80 81       	ld	r24, Z
    2350:	28 2f       	mov	r18, r24
    2352:	27 7f       	andi	r18, 0xF7	; 247
    2354:	eb 81       	ldd	r30, Y+3	; 0x03
    2356:	fc 81       	ldd	r31, Y+4	; 0x04
    2358:	82 81       	ldd	r24, Z+2	; 0x02
    235a:	88 2f       	mov	r24, r24
    235c:	90 e0       	ldi	r25, 0x00	; 0
    235e:	88 0f       	add	r24, r24
    2360:	99 1f       	adc	r25, r25
    2362:	88 0f       	add	r24, r24
    2364:	99 1f       	adc	r25, r25
    2366:	88 0f       	add	r24, r24
    2368:	99 1f       	adc	r25, r25
    236a:	82 2b       	or	r24, r18
    236c:	8c 93       	st	X, r24
	/*
	 * setting number of bits
	 */
	UCSRC = (UCSRC&(~(1<<UCSZ0)))|(configPtr->bit_data<<UCSZ0);
    236e:	a0 e4       	ldi	r26, 0x40	; 64
    2370:	b0 e0       	ldi	r27, 0x00	; 0
    2372:	e0 e4       	ldi	r30, 0x40	; 64
    2374:	f0 e0       	ldi	r31, 0x00	; 0
    2376:	80 81       	ld	r24, Z
    2378:	28 2f       	mov	r18, r24
    237a:	2d 7f       	andi	r18, 0xFD	; 253
    237c:	eb 81       	ldd	r30, Y+3	; 0x03
    237e:	fc 81       	ldd	r31, Y+4	; 0x04
    2380:	80 81       	ld	r24, Z
    2382:	88 2f       	mov	r24, r24
    2384:	90 e0       	ldi	r25, 0x00	; 0
    2386:	88 0f       	add	r24, r24
    2388:	99 1f       	adc	r25, r25
    238a:	82 2b       	or	r24, r18
    238c:	8c 93       	st	X, r24
	/*
	 * if 9 bit mode ucsz2 which placed in another register must be set
	 */
	if(configPtr->bit_data==UART_9_bit_data)
    238e:	eb 81       	ldd	r30, Y+3	; 0x03
    2390:	fc 81       	ldd	r31, Y+4	; 0x04
    2392:	80 81       	ld	r24, Z
    2394:	83 38       	cpi	r24, 0x83	; 131
    2396:	39 f4       	brne	.+14     	; 0x23a6 <UART_init+0xac>
	SET_BIT(UCSRB,UCSZ2);
    2398:	aa e2       	ldi	r26, 0x2A	; 42
    239a:	b0 e0       	ldi	r27, 0x00	; 0
    239c:	ea e2       	ldi	r30, 0x2A	; 42
    239e:	f0 e0       	ldi	r31, 0x00	; 0
    23a0:	80 81       	ld	r24, Z
    23a2:	84 60       	ori	r24, 0x04	; 4
    23a4:	8c 93       	st	X, r24
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (configPtr->baud_rate * 8UL))) - 1);
    23a6:	eb 81       	ldd	r30, Y+3	; 0x03
    23a8:	fc 81       	ldd	r31, Y+4	; 0x04
    23aa:	83 81       	ldd	r24, Z+3	; 0x03
    23ac:	94 81       	ldd	r25, Z+4	; 0x04
    23ae:	a5 81       	ldd	r26, Z+5	; 0x05
    23b0:	b6 81       	ldd	r27, Z+6	; 0x06
    23b2:	88 0f       	add	r24, r24
    23b4:	99 1f       	adc	r25, r25
    23b6:	aa 1f       	adc	r26, r26
    23b8:	bb 1f       	adc	r27, r27
    23ba:	88 0f       	add	r24, r24
    23bc:	99 1f       	adc	r25, r25
    23be:	aa 1f       	adc	r26, r26
    23c0:	bb 1f       	adc	r27, r27
    23c2:	88 0f       	add	r24, r24
    23c4:	99 1f       	adc	r25, r25
    23c6:	aa 1f       	adc	r26, r26
    23c8:	bb 1f       	adc	r27, r27
    23ca:	9c 01       	movw	r18, r24
    23cc:	ad 01       	movw	r20, r26
    23ce:	80 e0       	ldi	r24, 0x00	; 0
    23d0:	92 e1       	ldi	r25, 0x12	; 18
    23d2:	aa e7       	ldi	r26, 0x7A	; 122
    23d4:	b0 e0       	ldi	r27, 0x00	; 0
    23d6:	bc 01       	movw	r22, r24
    23d8:	cd 01       	movw	r24, r26
    23da:	0e 94 da 12 	call	0x25b4	; 0x25b4 <__udivmodsi4>
    23de:	da 01       	movw	r26, r20
    23e0:	c9 01       	movw	r24, r18
    23e2:	01 97       	sbiw	r24, 0x01	; 1
    23e4:	9a 83       	std	Y+2, r25	; 0x02
    23e6:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    23e8:	e0 e4       	ldi	r30, 0x40	; 64
    23ea:	f0 e0       	ldi	r31, 0x00	; 0
    23ec:	89 81       	ldd	r24, Y+1	; 0x01
    23ee:	9a 81       	ldd	r25, Y+2	; 0x02
    23f0:	89 2f       	mov	r24, r25
    23f2:	99 27       	eor	r25, r25
    23f4:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    23f6:	e9 e2       	ldi	r30, 0x29	; 41
    23f8:	f0 e0       	ldi	r31, 0x00	; 0
    23fa:	89 81       	ldd	r24, Y+1	; 0x01
    23fc:	80 83       	st	Z, r24
}
    23fe:	0f 90       	pop	r0
    2400:	0f 90       	pop	r0
    2402:	0f 90       	pop	r0
    2404:	0f 90       	pop	r0
    2406:	cf 91       	pop	r28
    2408:	df 91       	pop	r29
    240a:	08 95       	ret

0000240c <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    240c:	df 93       	push	r29
    240e:	cf 93       	push	r28
    2410:	0f 92       	push	r0
    2412:	cd b7       	in	r28, 0x3d	; 61
    2414:	de b7       	in	r29, 0x3e	; 62
    2416:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2418:	eb e2       	ldi	r30, 0x2B	; 43
    241a:	f0 e0       	ldi	r31, 0x00	; 0
    241c:	80 81       	ld	r24, Z
    241e:	88 2f       	mov	r24, r24
    2420:	90 e0       	ldi	r25, 0x00	; 0
    2422:	80 72       	andi	r24, 0x20	; 32
    2424:	90 70       	andi	r25, 0x00	; 0
    2426:	00 97       	sbiw	r24, 0x00	; 0
    2428:	b9 f3       	breq	.-18     	; 0x2418 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    242a:	ec e2       	ldi	r30, 0x2C	; 44
    242c:	f0 e0       	ldi	r31, 0x00	; 0
    242e:	89 81       	ldd	r24, Y+1	; 0x01
    2430:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    2432:	0f 90       	pop	r0
    2434:	cf 91       	pop	r28
    2436:	df 91       	pop	r29
    2438:	08 95       	ret

0000243a <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    243a:	df 93       	push	r29
    243c:	cf 93       	push	r28
    243e:	cd b7       	in	r28, 0x3d	; 61
    2440:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2442:	eb e2       	ldi	r30, 0x2B	; 43
    2444:	f0 e0       	ldi	r31, 0x00	; 0
    2446:	80 81       	ld	r24, Z
    2448:	88 23       	and	r24, r24
    244a:	dc f7       	brge	.-10     	; 0x2442 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    244c:	ec e2       	ldi	r30, 0x2C	; 44
    244e:	f0 e0       	ldi	r31, 0x00	; 0
    2450:	80 81       	ld	r24, Z
}
    2452:	cf 91       	pop	r28
    2454:	df 91       	pop	r29
    2456:	08 95       	ret

00002458 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2458:	df 93       	push	r29
    245a:	cf 93       	push	r28
    245c:	00 d0       	rcall	.+0      	; 0x245e <UART_sendString+0x6>
    245e:	0f 92       	push	r0
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62
    2464:	9b 83       	std	Y+3, r25	; 0x03
    2466:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2468:	19 82       	std	Y+1, r1	; 0x01
    246a:	0e c0       	rjmp	.+28     	; 0x2488 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    246c:	89 81       	ldd	r24, Y+1	; 0x01
    246e:	28 2f       	mov	r18, r24
    2470:	30 e0       	ldi	r19, 0x00	; 0
    2472:	8a 81       	ldd	r24, Y+2	; 0x02
    2474:	9b 81       	ldd	r25, Y+3	; 0x03
    2476:	fc 01       	movw	r30, r24
    2478:	e2 0f       	add	r30, r18
    247a:	f3 1f       	adc	r31, r19
    247c:	80 81       	ld	r24, Z
    247e:	0e 94 06 12 	call	0x240c	; 0x240c <UART_sendByte>
		i++;
    2482:	89 81       	ldd	r24, Y+1	; 0x01
    2484:	8f 5f       	subi	r24, 0xFF	; 255
    2486:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2488:	89 81       	ldd	r24, Y+1	; 0x01
    248a:	28 2f       	mov	r18, r24
    248c:	30 e0       	ldi	r19, 0x00	; 0
    248e:	8a 81       	ldd	r24, Y+2	; 0x02
    2490:	9b 81       	ldd	r25, Y+3	; 0x03
    2492:	fc 01       	movw	r30, r24
    2494:	e2 0f       	add	r30, r18
    2496:	f3 1f       	adc	r31, r19
    2498:	80 81       	ld	r24, Z
    249a:	88 23       	and	r24, r24
    249c:	39 f7       	brne	.-50     	; 0x246c <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    249e:	0f 90       	pop	r0
    24a0:	0f 90       	pop	r0
    24a2:	0f 90       	pop	r0
    24a4:	cf 91       	pop	r28
    24a6:	df 91       	pop	r29
    24a8:	08 95       	ret

000024aa <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    24aa:	0f 93       	push	r16
    24ac:	1f 93       	push	r17
    24ae:	df 93       	push	r29
    24b0:	cf 93       	push	r28
    24b2:	00 d0       	rcall	.+0      	; 0x24b4 <UART_receiveString+0xa>
    24b4:	0f 92       	push	r0
    24b6:	cd b7       	in	r28, 0x3d	; 61
    24b8:	de b7       	in	r29, 0x3e	; 62
    24ba:	9b 83       	std	Y+3, r25	; 0x03
    24bc:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    24be:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    24c0:	89 81       	ldd	r24, Y+1	; 0x01
    24c2:	28 2f       	mov	r18, r24
    24c4:	30 e0       	ldi	r19, 0x00	; 0
    24c6:	8a 81       	ldd	r24, Y+2	; 0x02
    24c8:	9b 81       	ldd	r25, Y+3	; 0x03
    24ca:	8c 01       	movw	r16, r24
    24cc:	02 0f       	add	r16, r18
    24ce:	13 1f       	adc	r17, r19
    24d0:	0e 94 1d 12 	call	0x243a	; 0x243a <UART_recieveByte>
    24d4:	f8 01       	movw	r30, r16
    24d6:	80 83       	st	Z, r24
    24d8:	0f c0       	rjmp	.+30     	; 0x24f8 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    24da:	89 81       	ldd	r24, Y+1	; 0x01
    24dc:	8f 5f       	subi	r24, 0xFF	; 255
    24de:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    24e0:	89 81       	ldd	r24, Y+1	; 0x01
    24e2:	28 2f       	mov	r18, r24
    24e4:	30 e0       	ldi	r19, 0x00	; 0
    24e6:	8a 81       	ldd	r24, Y+2	; 0x02
    24e8:	9b 81       	ldd	r25, Y+3	; 0x03
    24ea:	8c 01       	movw	r16, r24
    24ec:	02 0f       	add	r16, r18
    24ee:	13 1f       	adc	r17, r19
    24f0:	0e 94 1d 12 	call	0x243a	; 0x243a <UART_recieveByte>
    24f4:	f8 01       	movw	r30, r16
    24f6:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    24f8:	89 81       	ldd	r24, Y+1	; 0x01
    24fa:	28 2f       	mov	r18, r24
    24fc:	30 e0       	ldi	r19, 0x00	; 0
    24fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2500:	9b 81       	ldd	r25, Y+3	; 0x03
    2502:	fc 01       	movw	r30, r24
    2504:	e2 0f       	add	r30, r18
    2506:	f3 1f       	adc	r31, r19
    2508:	80 81       	ld	r24, Z
    250a:	83 32       	cpi	r24, 0x23	; 35
    250c:	31 f7       	brne	.-52     	; 0x24da <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    250e:	89 81       	ldd	r24, Y+1	; 0x01
    2510:	28 2f       	mov	r18, r24
    2512:	30 e0       	ldi	r19, 0x00	; 0
    2514:	8a 81       	ldd	r24, Y+2	; 0x02
    2516:	9b 81       	ldd	r25, Y+3	; 0x03
    2518:	fc 01       	movw	r30, r24
    251a:	e2 0f       	add	r30, r18
    251c:	f3 1f       	adc	r31, r19
    251e:	10 82       	st	Z, r1
}
    2520:	0f 90       	pop	r0
    2522:	0f 90       	pop	r0
    2524:	0f 90       	pop	r0
    2526:	cf 91       	pop	r28
    2528:	df 91       	pop	r29
    252a:	1f 91       	pop	r17
    252c:	0f 91       	pop	r16
    252e:	08 95       	ret

00002530 <UART_setCallback>:
/*
 * Description :
 * set the callback function that will be called when UART receive byte
 * */
void UART_setCallback ( void (*callback)(uint8)){
    2530:	df 93       	push	r29
    2532:	cf 93       	push	r28
    2534:	00 d0       	rcall	.+0      	; 0x2536 <UART_setCallback+0x6>
    2536:	cd b7       	in	r28, 0x3d	; 61
    2538:	de b7       	in	r29, 0x3e	; 62
    253a:	9a 83       	std	Y+2, r25	; 0x02
    253c:	89 83       	std	Y+1, r24	; 0x01
g_reciveCallback=callback;
    253e:	89 81       	ldd	r24, Y+1	; 0x01
    2540:	9a 81       	ldd	r25, Y+2	; 0x02
    2542:	90 93 70 01 	sts	0x0170, r25
    2546:	80 93 6f 01 	sts	0x016F, r24
}
    254a:	0f 90       	pop	r0
    254c:	0f 90       	pop	r0
    254e:	cf 91       	pop	r28
    2550:	df 91       	pop	r29
    2552:	08 95       	ret

00002554 <__vector_13>:
/*setting ISR of reciving*/
ISR(USART_RXC_vect){
    2554:	1f 92       	push	r1
    2556:	0f 92       	push	r0
    2558:	0f b6       	in	r0, 0x3f	; 63
    255a:	0f 92       	push	r0
    255c:	11 24       	eor	r1, r1
    255e:	2f 93       	push	r18
    2560:	3f 93       	push	r19
    2562:	4f 93       	push	r20
    2564:	5f 93       	push	r21
    2566:	6f 93       	push	r22
    2568:	7f 93       	push	r23
    256a:	8f 93       	push	r24
    256c:	9f 93       	push	r25
    256e:	af 93       	push	r26
    2570:	bf 93       	push	r27
    2572:	ef 93       	push	r30
    2574:	ff 93       	push	r31
    2576:	df 93       	push	r29
    2578:	cf 93       	push	r28
    257a:	cd b7       	in	r28, 0x3d	; 61
    257c:	de b7       	in	r29, 0x3e	; 62
g_reciveCallback(UDR);
    257e:	e0 91 6f 01 	lds	r30, 0x016F
    2582:	f0 91 70 01 	lds	r31, 0x0170
    2586:	ac e2       	ldi	r26, 0x2C	; 44
    2588:	b0 e0       	ldi	r27, 0x00	; 0
    258a:	8c 91       	ld	r24, X
    258c:	09 95       	icall
}
    258e:	cf 91       	pop	r28
    2590:	df 91       	pop	r29
    2592:	ff 91       	pop	r31
    2594:	ef 91       	pop	r30
    2596:	bf 91       	pop	r27
    2598:	af 91       	pop	r26
    259a:	9f 91       	pop	r25
    259c:	8f 91       	pop	r24
    259e:	7f 91       	pop	r23
    25a0:	6f 91       	pop	r22
    25a2:	5f 91       	pop	r21
    25a4:	4f 91       	pop	r20
    25a6:	3f 91       	pop	r19
    25a8:	2f 91       	pop	r18
    25aa:	0f 90       	pop	r0
    25ac:	0f be       	out	0x3f, r0	; 63
    25ae:	0f 90       	pop	r0
    25b0:	1f 90       	pop	r1
    25b2:	18 95       	reti

000025b4 <__udivmodsi4>:
    25b4:	a1 e2       	ldi	r26, 0x21	; 33
    25b6:	1a 2e       	mov	r1, r26
    25b8:	aa 1b       	sub	r26, r26
    25ba:	bb 1b       	sub	r27, r27
    25bc:	fd 01       	movw	r30, r26
    25be:	0d c0       	rjmp	.+26     	; 0x25da <__udivmodsi4_ep>

000025c0 <__udivmodsi4_loop>:
    25c0:	aa 1f       	adc	r26, r26
    25c2:	bb 1f       	adc	r27, r27
    25c4:	ee 1f       	adc	r30, r30
    25c6:	ff 1f       	adc	r31, r31
    25c8:	a2 17       	cp	r26, r18
    25ca:	b3 07       	cpc	r27, r19
    25cc:	e4 07       	cpc	r30, r20
    25ce:	f5 07       	cpc	r31, r21
    25d0:	20 f0       	brcs	.+8      	; 0x25da <__udivmodsi4_ep>
    25d2:	a2 1b       	sub	r26, r18
    25d4:	b3 0b       	sbc	r27, r19
    25d6:	e4 0b       	sbc	r30, r20
    25d8:	f5 0b       	sbc	r31, r21

000025da <__udivmodsi4_ep>:
    25da:	66 1f       	adc	r22, r22
    25dc:	77 1f       	adc	r23, r23
    25de:	88 1f       	adc	r24, r24
    25e0:	99 1f       	adc	r25, r25
    25e2:	1a 94       	dec	r1
    25e4:	69 f7       	brne	.-38     	; 0x25c0 <__udivmodsi4_loop>
    25e6:	60 95       	com	r22
    25e8:	70 95       	com	r23
    25ea:	80 95       	com	r24
    25ec:	90 95       	com	r25
    25ee:	9b 01       	movw	r18, r22
    25f0:	ac 01       	movw	r20, r24
    25f2:	bd 01       	movw	r22, r26
    25f4:	cf 01       	movw	r24, r30
    25f6:	08 95       	ret

000025f8 <__prologue_saves__>:
    25f8:	2f 92       	push	r2
    25fa:	3f 92       	push	r3
    25fc:	4f 92       	push	r4
    25fe:	5f 92       	push	r5
    2600:	6f 92       	push	r6
    2602:	7f 92       	push	r7
    2604:	8f 92       	push	r8
    2606:	9f 92       	push	r9
    2608:	af 92       	push	r10
    260a:	bf 92       	push	r11
    260c:	cf 92       	push	r12
    260e:	df 92       	push	r13
    2610:	ef 92       	push	r14
    2612:	ff 92       	push	r15
    2614:	0f 93       	push	r16
    2616:	1f 93       	push	r17
    2618:	cf 93       	push	r28
    261a:	df 93       	push	r29
    261c:	cd b7       	in	r28, 0x3d	; 61
    261e:	de b7       	in	r29, 0x3e	; 62
    2620:	ca 1b       	sub	r28, r26
    2622:	db 0b       	sbc	r29, r27
    2624:	0f b6       	in	r0, 0x3f	; 63
    2626:	f8 94       	cli
    2628:	de bf       	out	0x3e, r29	; 62
    262a:	0f be       	out	0x3f, r0	; 63
    262c:	cd bf       	out	0x3d, r28	; 61
    262e:	09 94       	ijmp

00002630 <__epilogue_restores__>:
    2630:	2a 88       	ldd	r2, Y+18	; 0x12
    2632:	39 88       	ldd	r3, Y+17	; 0x11
    2634:	48 88       	ldd	r4, Y+16	; 0x10
    2636:	5f 84       	ldd	r5, Y+15	; 0x0f
    2638:	6e 84       	ldd	r6, Y+14	; 0x0e
    263a:	7d 84       	ldd	r7, Y+13	; 0x0d
    263c:	8c 84       	ldd	r8, Y+12	; 0x0c
    263e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2640:	aa 84       	ldd	r10, Y+10	; 0x0a
    2642:	b9 84       	ldd	r11, Y+9	; 0x09
    2644:	c8 84       	ldd	r12, Y+8	; 0x08
    2646:	df 80       	ldd	r13, Y+7	; 0x07
    2648:	ee 80       	ldd	r14, Y+6	; 0x06
    264a:	fd 80       	ldd	r15, Y+5	; 0x05
    264c:	0c 81       	ldd	r16, Y+4	; 0x04
    264e:	1b 81       	ldd	r17, Y+3	; 0x03
    2650:	aa 81       	ldd	r26, Y+2	; 0x02
    2652:	b9 81       	ldd	r27, Y+1	; 0x01
    2654:	ce 0f       	add	r28, r30
    2656:	d1 1d       	adc	r29, r1
    2658:	0f b6       	in	r0, 0x3f	; 63
    265a:	f8 94       	cli
    265c:	de bf       	out	0x3e, r29	; 62
    265e:	0f be       	out	0x3f, r0	; 63
    2660:	cd bf       	out	0x3d, r28	; 61
    2662:	ed 01       	movw	r28, r26
    2664:	08 95       	ret

00002666 <_exit>:
    2666:	f8 94       	cli

00002668 <__stop_program>:
    2668:	ff cf       	rjmp	.-2      	; 0x2668 <__stop_program>
