ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"rtc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rtc_get_time,"ax",%progbits
  18              		.align	1
  19              		.global	rtc_get_time
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	rtc_get_time:
  25              	.LVL0:
  26              	.LFB30:
  27              		.file 1 "rtc.c"
   1:rtc.c         **** #include "rtc.h"
   2:rtc.c         **** #include "stm32f10x.h"
   3:rtc.c         **** #include "controller.h"
   4:rtc.c         **** 
   5:rtc.c         **** 
   6:rtc.c         **** time_t sys_time;
   7:rtc.c         **** 
   8:rtc.c         **** void rtc_init(void) {
   9:rtc.c         ****     // enable rtc (check reference manual)
  10:rtc.c         ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN | RCC_APB1ENR_BKPEN; 
  11:rtc.c         ****     PWR->CR |= PWR_CR_DBP; 
  12:rtc.c         ****     if ((RCC->BDCR & RCC_BDCR_RTCEN) != RCC_BDCR_RTCEN)
  13:rtc.c         ****     {
  14:rtc.c         ****         RCC->BDCR |= RCC_BDCR_BDRST;  
  15:rtc.c         ****         RCC->BDCR &= ~RCC_BDCR_BDRST;
  16:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCSEL_LSE;     
  17:rtc.c         ****         RCC->BDCR |= RCC_BDCR_LSEON;        
  18:rtc.c         ****         while ((RCC->BDCR & RCC_BDCR_LSEON) != RCC_BDCR_LSEON); 
  19:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCEN;         
  20:rtc.c         ****         // enter configuration mode
  21:rtc.c         ****         while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
  22:rtc.c         ****         RTC->CRL |= RTC_CRL_CNF;            
  23:rtc.c         ****         RTC->PRLL = 0x7FFF;  
  24:rtc.c         ****         // exit rtc configuration mode
  25:rtc.c         ****         RTC->CRL &= ~RTC_CRL_CNF;      
  26:rtc.c         ****         while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
  27:rtc.c         ****     }
  28:rtc.c         ****     RTC->CRL &= (uint16_t) ~RTC_CRL_RSF;
  29:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RSF) != RTC_CRL_RSF);
  30:rtc.c         **** 
  31:rtc.c         ****     // enter configuration mode
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 2


  32:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
  33:rtc.c         ****     RTC->CRL |= RTC_CRL_CNF;            
  34:rtc.c         ****     RTC->CRL &= ~RTC_CRL_SECF;
  35:rtc.c         ****     // enable rtc second interrupt               
  36:rtc.c         ****     RTC->CRH |= RTC_CRH_SECIE;
  37:rtc.c         ****     NVIC_EnableIRQ(RTC_IRQn); 
  38:rtc.c         ****     // exit rtc configuration mode
  39:rtc.c         ****     RTC->CRL &= ~RTC_CRL_CNF;      
  40:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
  41:rtc.c         ****     
  42:rtc.c         ****     rtc_get_time(&sys_time);
  43:rtc.c         **** }
  44:rtc.c         **** 
  45:rtc.c         **** // get system time from rtc module
  46:rtc.c         **** 
  47:rtc.c         **** void rtc_get_time(time_t *t) {
  28              		.loc 1 47 30 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  48:rtc.c         ****     uint32_t time_var = (RTC->CNTH<<16)|RTC->CNTL;
  33              		.loc 1 48 5 view .LVU1
  34              		.loc 1 48 29 is_stmt 0 view .LVU2
  35 0000 0F4A     		ldr	r2, .L2
  36 0002 118B     		ldrh	r1, [r2, #24]
  37              		.loc 1 48 44 view .LVU3
  38 0004 938B     		ldrh	r3, [r2, #28]
  39 0006 9BB2     		uxth	r3, r3
  40              		.loc 1 48 40 view .LVU4
  41 0008 43EA0143 		orr	r3, r3, r1, lsl #16
  42              	.LVL1:
  49:rtc.c         ****     t->hours = time_var/3600;
  43              		.loc 1 49 5 is_stmt 1 view .LVU5
  44              		.loc 1 49 24 is_stmt 0 view .LVU6
  45 000c 02F1A342 		add	r2, r2, #1367343104
  46 0010 02F50A12 		add	r2, r2, #2260992
  47 0014 02F6C532 		addw	r2, r2, #3013
  48 0018 A2FB0312 		umull	r1, r2, r2, r3
  49 001c D20A     		lsrs	r2, r2, #11
  50              		.loc 1 49 14 view .LVU7
  51 001e 0270     		strb	r2, [r0]
  50:rtc.c         ****     t->minutes = (time_var%3600)/60;
  52              		.loc 1 50 5 is_stmt 1 view .LVU8
  53              		.loc 1 50 27 is_stmt 0 view .LVU9
  54 0020 4FF46161 		mov	r1, #3600
  55 0024 01FB1233 		mls	r3, r1, r2, r3
  56              	.LVL2:
  57              		.loc 1 50 33 view .LVU10
  58 0028 064A     		ldr	r2, .L2+4
  59 002a A2FB0312 		umull	r1, r2, r2, r3
  60 002e 5209     		lsrs	r2, r2, #5
  61              		.loc 1 50 16 view .LVU11
  62 0030 4270     		strb	r2, [r0, #1]
  51:rtc.c         ****     t->seconds = (time_var%3600)%60;
  63              		.loc 1 51 5 is_stmt 1 view .LVU12
  64              		.loc 1 51 33 is_stmt 0 view .LVU13
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 3


  65 0032 C2EB0212 		rsb	r2, r2, r2, lsl #4
  66 0036 A3EB8203 		sub	r3, r3, r2, lsl #2
  67              		.loc 1 51 16 view .LVU14
  68 003a 8370     		strb	r3, [r0, #2]
  52:rtc.c         **** }
  69              		.loc 1 52 1 view .LVU15
  70 003c 7047     		bx	lr
  71              	.L3:
  72 003e 00BF     		.align	2
  73              	.L2:
  74 0040 00280040 		.word	1073752064
  75 0044 89888888 		.word	-2004318071
  76              		.cfi_endproc
  77              	.LFE30:
  79              		.section	.text.rtc_init,"ax",%progbits
  80              		.align	1
  81              		.global	rtc_init
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	rtc_init:
  87              	.LFB29:
   8:rtc.c         ****     // enable rtc (check reference manual)
  88              		.loc 1 8 21 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92 0000 08B5     		push	{r3, lr}
  93              	.LCFI0:
  94              		.cfi_def_cfa_offset 8
  95              		.cfi_offset 3, -8
  96              		.cfi_offset 14, -4
  10:rtc.c         ****     PWR->CR |= PWR_CR_DBP; 
  97              		.loc 1 10 5 view .LVU17
  10:rtc.c         ****     PWR->CR |= PWR_CR_DBP; 
  98              		.loc 1 10 18 is_stmt 0 view .LVU18
  99 0002 3B4B     		ldr	r3, .L13
 100 0004 DA69     		ldr	r2, [r3, #28]
 101 0006 42F0C052 		orr	r2, r2, #402653184
 102 000a DA61     		str	r2, [r3, #28]
  11:rtc.c         ****     if ((RCC->BDCR & RCC_BDCR_RTCEN) != RCC_BDCR_RTCEN)
 103              		.loc 1 11 5 is_stmt 1 view .LVU19
  11:rtc.c         ****     if ((RCC->BDCR & RCC_BDCR_RTCEN) != RCC_BDCR_RTCEN)
 104              		.loc 1 11 13 is_stmt 0 view .LVU20
 105 000c 3949     		ldr	r1, .L13+4
 106 000e 0A68     		ldr	r2, [r1]
 107 0010 42F48072 		orr	r2, r2, #256
 108 0014 0A60     		str	r2, [r1]
  12:rtc.c         ****     {
 109              		.loc 1 12 5 is_stmt 1 view .LVU21
  12:rtc.c         ****     {
 110              		.loc 1 12 13 is_stmt 0 view .LVU22
 111 0016 1B6A     		ldr	r3, [r3, #32]
  12:rtc.c         ****     {
 112              		.loc 1 12 8 view .LVU23
 113 0018 13F4004F 		tst	r3, #32768
 114 001c 33D1     		bne	.L5
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 4


  14:rtc.c         ****         RCC->BDCR &= ~RCC_BDCR_BDRST;
 115              		.loc 1 14 9 is_stmt 1 view .LVU24
  14:rtc.c         ****         RCC->BDCR &= ~RCC_BDCR_BDRST;
 116              		.loc 1 14 19 is_stmt 0 view .LVU25
 117 001e 344B     		ldr	r3, .L13
 118 0020 1A6A     		ldr	r2, [r3, #32]
 119 0022 42F48032 		orr	r2, r2, #65536
 120 0026 1A62     		str	r2, [r3, #32]
  15:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCSEL_LSE;     
 121              		.loc 1 15 9 is_stmt 1 view .LVU26
  15:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCSEL_LSE;     
 122              		.loc 1 15 19 is_stmt 0 view .LVU27
 123 0028 1A6A     		ldr	r2, [r3, #32]
 124 002a 22F48032 		bic	r2, r2, #65536
 125 002e 1A62     		str	r2, [r3, #32]
  16:rtc.c         ****         RCC->BDCR |= RCC_BDCR_LSEON;        
 126              		.loc 1 16 9 is_stmt 1 view .LVU28
  16:rtc.c         ****         RCC->BDCR |= RCC_BDCR_LSEON;        
 127              		.loc 1 16 19 is_stmt 0 view .LVU29
 128 0030 1A6A     		ldr	r2, [r3, #32]
 129 0032 42F48072 		orr	r2, r2, #256
 130 0036 1A62     		str	r2, [r3, #32]
  17:rtc.c         ****         while ((RCC->BDCR & RCC_BDCR_LSEON) != RCC_BDCR_LSEON); 
 131              		.loc 1 17 9 is_stmt 1 view .LVU30
  17:rtc.c         ****         while ((RCC->BDCR & RCC_BDCR_LSEON) != RCC_BDCR_LSEON); 
 132              		.loc 1 17 19 is_stmt 0 view .LVU31
 133 0038 1A6A     		ldr	r2, [r3, #32]
 134 003a 42F00102 		orr	r2, r2, #1
 135 003e 1A62     		str	r2, [r3, #32]
  18:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCEN;         
 136              		.loc 1 18 9 is_stmt 1 view .LVU32
 137              	.L6:
  18:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCEN;         
 138              		.loc 1 18 63 discriminator 1 view .LVU33
  18:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCEN;         
 139              		.loc 1 18 15 discriminator 1 view .LVU34
  18:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCEN;         
 140              		.loc 1 18 20 is_stmt 0 discriminator 1 view .LVU35
 141 0040 2B4B     		ldr	r3, .L13
 142 0042 1B6A     		ldr	r3, [r3, #32]
  18:rtc.c         ****         RCC->BDCR |= RCC_BDCR_RTCEN;         
 143              		.loc 1 18 15 discriminator 1 view .LVU36
 144 0044 13F0010F 		tst	r3, #1
 145 0048 FAD0     		beq	.L6
  19:rtc.c         ****         // enter configuration mode
 146              		.loc 1 19 9 is_stmt 1 view .LVU37
  19:rtc.c         ****         // enter configuration mode
 147              		.loc 1 19 19 is_stmt 0 view .LVU38
 148 004a 294A     		ldr	r2, .L13
 149 004c 136A     		ldr	r3, [r2, #32]
 150 004e 43F40043 		orr	r3, r3, #32768
 151 0052 1362     		str	r3, [r2, #32]
  21:rtc.c         ****         RTC->CRL |= RTC_CRL_CNF;            
 152              		.loc 1 21 9 is_stmt 1 view .LVU39
 153              	.L7:
  21:rtc.c         ****         RTC->CRL |= RTC_CRL_CNF;            
 154              		.loc 1 21 60 discriminator 1 view .LVU40
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 5


  21:rtc.c         ****         RTC->CRL |= RTC_CRL_CNF;            
 155              		.loc 1 21 15 discriminator 1 view .LVU41
  21:rtc.c         ****         RTC->CRL |= RTC_CRL_CNF;            
 156              		.loc 1 21 20 is_stmt 0 discriminator 1 view .LVU42
 157 0054 284B     		ldr	r3, .L13+8
 158 0056 9B88     		ldrh	r3, [r3, #4]
  21:rtc.c         ****         RTC->CRL |= RTC_CRL_CNF;            
 159              		.loc 1 21 15 discriminator 1 view .LVU43
 160 0058 13F0200F 		tst	r3, #32
 161 005c FAD0     		beq	.L7
  22:rtc.c         ****         RTC->PRLL = 0x7FFF;  
 162              		.loc 1 22 9 is_stmt 1 view .LVU44
  22:rtc.c         ****         RTC->PRLL = 0x7FFF;  
 163              		.loc 1 22 18 is_stmt 0 view .LVU45
 164 005e 264A     		ldr	r2, .L13+8
 165 0060 9388     		ldrh	r3, [r2, #4]
 166 0062 9BB2     		uxth	r3, r3
 167 0064 43F01003 		orr	r3, r3, #16
 168 0068 9380     		strh	r3, [r2, #4]	@ movhi
  23:rtc.c         ****         // exit rtc configuration mode
 169              		.loc 1 23 9 is_stmt 1 view .LVU46
  23:rtc.c         ****         // exit rtc configuration mode
 170              		.loc 1 23 19 is_stmt 0 view .LVU47
 171 006a 47F6FF73 		movw	r3, #32767
 172 006e 9381     		strh	r3, [r2, #12]	@ movhi
  25:rtc.c         ****         while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
 173              		.loc 1 25 9 is_stmt 1 view .LVU48
  25:rtc.c         ****         while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
 174              		.loc 1 25 18 is_stmt 0 view .LVU49
 175 0070 9388     		ldrh	r3, [r2, #4]
 176 0072 9BB2     		uxth	r3, r3
 177 0074 23F01003 		bic	r3, r3, #16
 178 0078 9BB2     		uxth	r3, r3
 179 007a 9380     		strh	r3, [r2, #4]	@ movhi
  26:rtc.c         ****     }
 180              		.loc 1 26 9 is_stmt 1 view .LVU50
 181              	.L8:
  26:rtc.c         ****     }
 182              		.loc 1 26 60 discriminator 1 view .LVU51
  26:rtc.c         ****     }
 183              		.loc 1 26 15 discriminator 1 view .LVU52
  26:rtc.c         ****     }
 184              		.loc 1 26 20 is_stmt 0 discriminator 1 view .LVU53
 185 007c 1E4B     		ldr	r3, .L13+8
 186 007e 9B88     		ldrh	r3, [r3, #4]
  26:rtc.c         ****     }
 187              		.loc 1 26 15 discriminator 1 view .LVU54
 188 0080 13F0200F 		tst	r3, #32
 189 0084 FAD0     		beq	.L8
 190              	.L5:
  28:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RSF) != RTC_CRL_RSF);
 191              		.loc 1 28 5 is_stmt 1 view .LVU55
  28:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RSF) != RTC_CRL_RSF);
 192              		.loc 1 28 14 is_stmt 0 view .LVU56
 193 0086 1C4A     		ldr	r2, .L13+8
 194 0088 9388     		ldrh	r3, [r2, #4]
 195 008a 9BB2     		uxth	r3, r3
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 6


 196 008c 23F00803 		bic	r3, r3, #8
 197 0090 9BB2     		uxth	r3, r3
 198 0092 9380     		strh	r3, [r2, #4]	@ movhi
  29:rtc.c         **** 
 199              		.loc 1 29 5 is_stmt 1 view .LVU57
 200              	.L9:
  29:rtc.c         **** 
 201              		.loc 1 29 52 discriminator 1 view .LVU58
  29:rtc.c         **** 
 202              		.loc 1 29 11 discriminator 1 view .LVU59
  29:rtc.c         **** 
 203              		.loc 1 29 16 is_stmt 0 discriminator 1 view .LVU60
 204 0094 184B     		ldr	r3, .L13+8
 205 0096 9B88     		ldrh	r3, [r3, #4]
  29:rtc.c         **** 
 206              		.loc 1 29 11 discriminator 1 view .LVU61
 207 0098 13F0080F 		tst	r3, #8
 208 009c FAD0     		beq	.L9
 209              	.L10:
  32:rtc.c         ****     RTC->CRL |= RTC_CRL_CNF;            
 210              		.loc 1 32 56 is_stmt 1 discriminator 1 view .LVU62
  32:rtc.c         ****     RTC->CRL |= RTC_CRL_CNF;            
 211              		.loc 1 32 11 discriminator 1 view .LVU63
  32:rtc.c         ****     RTC->CRL |= RTC_CRL_CNF;            
 212              		.loc 1 32 16 is_stmt 0 discriminator 1 view .LVU64
 213 009e 164B     		ldr	r3, .L13+8
 214 00a0 9B88     		ldrh	r3, [r3, #4]
  32:rtc.c         ****     RTC->CRL |= RTC_CRL_CNF;            
 215              		.loc 1 32 11 discriminator 1 view .LVU65
 216 00a2 13F0200F 		tst	r3, #32
 217 00a6 FAD0     		beq	.L10
  33:rtc.c         ****     RTC->CRL &= ~RTC_CRL_SECF;
 218              		.loc 1 33 5 is_stmt 1 view .LVU66
  33:rtc.c         ****     RTC->CRL &= ~RTC_CRL_SECF;
 219              		.loc 1 33 14 is_stmt 0 view .LVU67
 220 00a8 134B     		ldr	r3, .L13+8
 221 00aa 9A88     		ldrh	r2, [r3, #4]
 222 00ac 92B2     		uxth	r2, r2
 223 00ae 42F01002 		orr	r2, r2, #16
 224 00b2 9A80     		strh	r2, [r3, #4]	@ movhi
  34:rtc.c         ****     // enable rtc second interrupt               
 225              		.loc 1 34 5 is_stmt 1 view .LVU68
  34:rtc.c         ****     // enable rtc second interrupt               
 226              		.loc 1 34 14 is_stmt 0 view .LVU69
 227 00b4 9A88     		ldrh	r2, [r3, #4]
 228 00b6 92B2     		uxth	r2, r2
 229 00b8 22F00102 		bic	r2, r2, #1
 230 00bc 92B2     		uxth	r2, r2
 231 00be 9A80     		strh	r2, [r3, #4]	@ movhi
  36:rtc.c         ****     NVIC_EnableIRQ(RTC_IRQn); 
 232              		.loc 1 36 5 is_stmt 1 view .LVU70
  36:rtc.c         ****     NVIC_EnableIRQ(RTC_IRQn); 
 233              		.loc 1 36 14 is_stmt 0 view .LVU71
 234 00c0 1A88     		ldrh	r2, [r3]
 235 00c2 92B2     		uxth	r2, r2
 236 00c4 42F00102 		orr	r2, r2, #1
 237 00c8 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 7


  37:rtc.c         ****     // exit rtc configuration mode
 238              		.loc 1 37 5 is_stmt 1 view .LVU72
 239              	.LVL3:
 240              	.LBB4:
 241              	.LBI4:
 242              		.file 2 "CMSIS/Inc/core_cm3.h"
   1:CMSIS/Inc/core_cm3.h **** /**************************************************************************//**
   2:CMSIS/Inc/core_cm3.h ****  * @file     core_cm3.h
   3:CMSIS/Inc/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:CMSIS/Inc/core_cm3.h ****  * @version  V1.30
   5:CMSIS/Inc/core_cm3.h ****  * @date     30. October 2009
   6:CMSIS/Inc/core_cm3.h ****  *
   7:CMSIS/Inc/core_cm3.h ****  * @note
   8:CMSIS/Inc/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:CMSIS/Inc/core_cm3.h ****  *
  10:CMSIS/Inc/core_cm3.h ****  * @par
  11:CMSIS/Inc/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:CMSIS/Inc/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:CMSIS/Inc/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:CMSIS/Inc/core_cm3.h ****  *
  15:CMSIS/Inc/core_cm3.h ****  * @par
  16:CMSIS/Inc/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:CMSIS/Inc/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:CMSIS/Inc/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:CMSIS/Inc/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:CMSIS/Inc/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:CMSIS/Inc/core_cm3.h ****  *
  22:CMSIS/Inc/core_cm3.h ****  ******************************************************************************/
  23:CMSIS/Inc/core_cm3.h **** 
  24:CMSIS/Inc/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:CMSIS/Inc/core_cm3.h **** #define __CM3_CORE_H__
  26:CMSIS/Inc/core_cm3.h **** 
  27:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:CMSIS/Inc/core_cm3.h ****  *
  29:CMSIS/Inc/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:CMSIS/Inc/core_cm3.h ****  *   - Error 10: \n
  31:CMSIS/Inc/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:CMSIS/Inc/core_cm3.h ****  *     Error 10: Expecting ';'
  33:CMSIS/Inc/core_cm3.h ****  * .
  34:CMSIS/Inc/core_cm3.h ****  *   - Error 530: \n
  35:CMSIS/Inc/core_cm3.h ****  *     return(__regBasePri); \n
  36:CMSIS/Inc/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:CMSIS/Inc/core_cm3.h ****  * . 
  38:CMSIS/Inc/core_cm3.h ****  *   - Error 550: \n
  39:CMSIS/Inc/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:CMSIS/Inc/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:CMSIS/Inc/core_cm3.h ****  * .
  42:CMSIS/Inc/core_cm3.h ****  *   - Error 754: \n
  43:CMSIS/Inc/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:CMSIS/Inc/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:CMSIS/Inc/core_cm3.h ****  * .
  46:CMSIS/Inc/core_cm3.h ****  *   - Error 750: \n
  47:CMSIS/Inc/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:CMSIS/Inc/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:CMSIS/Inc/core_cm3.h ****  * .
  50:CMSIS/Inc/core_cm3.h ****  *   - Error 528: \n
  51:CMSIS/Inc/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 8


  52:CMSIS/Inc/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:CMSIS/Inc/core_cm3.h ****  * .
  54:CMSIS/Inc/core_cm3.h ****  *   - Error 751: \n
  55:CMSIS/Inc/core_cm3.h ****  *     } InterruptType_Type; \n
  56:CMSIS/Inc/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:CMSIS/Inc/core_cm3.h ****  * .
  58:CMSIS/Inc/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:CMSIS/Inc/core_cm3.h ****  *
  60:CMSIS/Inc/core_cm3.h ****  */
  61:CMSIS/Inc/core_cm3.h **** 
  62:CMSIS/Inc/core_cm3.h **** /*lint -save */
  63:CMSIS/Inc/core_cm3.h **** /*lint -e10  */
  64:CMSIS/Inc/core_cm3.h **** /*lint -e530 */
  65:CMSIS/Inc/core_cm3.h **** /*lint -e550 */
  66:CMSIS/Inc/core_cm3.h **** /*lint -e754 */
  67:CMSIS/Inc/core_cm3.h **** /*lint -e750 */
  68:CMSIS/Inc/core_cm3.h **** /*lint -e528 */
  69:CMSIS/Inc/core_cm3.h **** /*lint -e751 */
  70:CMSIS/Inc/core_cm3.h **** 
  71:CMSIS/Inc/core_cm3.h **** 
  72:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:CMSIS/Inc/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:CMSIS/Inc/core_cm3.h ****     - CMSIS version number
  75:CMSIS/Inc/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:CMSIS/Inc/core_cm3.h ****     - Cortex-M core peripheral base address
  77:CMSIS/Inc/core_cm3.h ****   @{
  78:CMSIS/Inc/core_cm3.h ****  */
  79:CMSIS/Inc/core_cm3.h **** 
  80:CMSIS/Inc/core_cm3.h **** #ifdef __cplusplus
  81:CMSIS/Inc/core_cm3.h ****  extern "C" {
  82:CMSIS/Inc/core_cm3.h **** #endif 
  83:CMSIS/Inc/core_cm3.h **** 
  84:CMSIS/Inc/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:CMSIS/Inc/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:CMSIS/Inc/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:CMSIS/Inc/core_cm3.h **** 
  88:CMSIS/Inc/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:CMSIS/Inc/core_cm3.h **** 
  90:CMSIS/Inc/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:CMSIS/Inc/core_cm3.h **** 
  92:CMSIS/Inc/core_cm3.h **** #if defined (__ICCARM__)
  93:CMSIS/Inc/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:CMSIS/Inc/core_cm3.h **** #endif
  95:CMSIS/Inc/core_cm3.h **** 
  96:CMSIS/Inc/core_cm3.h **** 
  97:CMSIS/Inc/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:CMSIS/Inc/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:CMSIS/Inc/core_cm3.h **** #endif
 100:CMSIS/Inc/core_cm3.h **** 
 101:CMSIS/Inc/core_cm3.h **** 
 102:CMSIS/Inc/core_cm3.h **** 
 103:CMSIS/Inc/core_cm3.h **** 
 104:CMSIS/Inc/core_cm3.h **** /**
 105:CMSIS/Inc/core_cm3.h ****  * IO definitions
 106:CMSIS/Inc/core_cm3.h ****  *
 107:CMSIS/Inc/core_cm3.h ****  * define access restrictions to peripheral registers
 108:CMSIS/Inc/core_cm3.h ****  */
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 9


 109:CMSIS/Inc/core_cm3.h **** 
 110:CMSIS/Inc/core_cm3.h **** #ifdef __cplusplus
 111:CMSIS/Inc/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:CMSIS/Inc/core_cm3.h **** #else
 113:CMSIS/Inc/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:CMSIS/Inc/core_cm3.h **** #endif
 115:CMSIS/Inc/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:CMSIS/Inc/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:CMSIS/Inc/core_cm3.h **** 
 118:CMSIS/Inc/core_cm3.h **** 
 119:CMSIS/Inc/core_cm3.h **** 
 120:CMSIS/Inc/core_cm3.h **** /*******************************************************************************
 121:CMSIS/Inc/core_cm3.h ****  *                 Register Abstraction
 122:CMSIS/Inc/core_cm3.h ****  ******************************************************************************/
 123:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:CMSIS/Inc/core_cm3.h ****  @{
 125:CMSIS/Inc/core_cm3.h **** */
 126:CMSIS/Inc/core_cm3.h **** 
 127:CMSIS/Inc/core_cm3.h **** 
 128:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:CMSIS/Inc/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:CMSIS/Inc/core_cm3.h ****   @{
 131:CMSIS/Inc/core_cm3.h ****  */
 132:CMSIS/Inc/core_cm3.h **** typedef struct
 133:CMSIS/Inc/core_cm3.h **** {
 134:CMSIS/Inc/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:CMSIS/Inc/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:CMSIS/Inc/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:CMSIS/Inc/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:CMSIS/Inc/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:CMSIS/Inc/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:CMSIS/Inc/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:CMSIS/Inc/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:CMSIS/Inc/core_cm3.h **** }  NVIC_Type;                                               
 148:CMSIS/Inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:CMSIS/Inc/core_cm3.h **** 
 150:CMSIS/Inc/core_cm3.h **** 
 151:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:CMSIS/Inc/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:CMSIS/Inc/core_cm3.h ****   @{
 154:CMSIS/Inc/core_cm3.h ****  */
 155:CMSIS/Inc/core_cm3.h **** typedef struct
 156:CMSIS/Inc/core_cm3.h **** {
 157:CMSIS/Inc/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:CMSIS/Inc/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:CMSIS/Inc/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:CMSIS/Inc/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:CMSIS/Inc/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:CMSIS/Inc/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:CMSIS/Inc/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:CMSIS/Inc/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:CMSIS/Inc/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 10


 166:CMSIS/Inc/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:CMSIS/Inc/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:CMSIS/Inc/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:CMSIS/Inc/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:CMSIS/Inc/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:CMSIS/Inc/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:CMSIS/Inc/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:CMSIS/Inc/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:CMSIS/Inc/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:CMSIS/Inc/core_cm3.h **** } SCB_Type;                                                
 177:CMSIS/Inc/core_cm3.h **** 
 178:CMSIS/Inc/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:CMSIS/Inc/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:CMSIS/Inc/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:CMSIS/Inc/core_cm3.h **** 
 182:CMSIS/Inc/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:CMSIS/Inc/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:CMSIS/Inc/core_cm3.h **** 
 185:CMSIS/Inc/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:CMSIS/Inc/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:CMSIS/Inc/core_cm3.h **** 
 188:CMSIS/Inc/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:CMSIS/Inc/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:CMSIS/Inc/core_cm3.h **** 
 191:CMSIS/Inc/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:CMSIS/Inc/core_cm3.h **** 
 195:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:CMSIS/Inc/core_cm3.h **** 
 198:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:CMSIS/Inc/core_cm3.h **** 
 201:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:CMSIS/Inc/core_cm3.h **** 
 204:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:CMSIS/Inc/core_cm3.h **** 
 207:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:CMSIS/Inc/core_cm3.h **** 
 210:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:CMSIS/Inc/core_cm3.h **** 
 213:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:CMSIS/Inc/core_cm3.h **** 
 216:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:CMSIS/Inc/core_cm3.h **** 
 219:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:CMSIS/Inc/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:CMSIS/Inc/core_cm3.h **** 
 222:CMSIS/Inc/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 11


 223:CMSIS/Inc/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:CMSIS/Inc/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:CMSIS/Inc/core_cm3.h **** 
 226:CMSIS/Inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:CMSIS/Inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:CMSIS/Inc/core_cm3.h **** 
 229:CMSIS/Inc/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:CMSIS/Inc/core_cm3.h **** 
 233:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:CMSIS/Inc/core_cm3.h **** 
 236:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:CMSIS/Inc/core_cm3.h **** 
 239:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:CMSIS/Inc/core_cm3.h **** 
 242:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:CMSIS/Inc/core_cm3.h **** 
 245:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:CMSIS/Inc/core_cm3.h **** 
 248:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:CMSIS/Inc/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:CMSIS/Inc/core_cm3.h **** 
 251:CMSIS/Inc/core_cm3.h **** /* SCB System Control Register Definitions */
 252:CMSIS/Inc/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:CMSIS/Inc/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:CMSIS/Inc/core_cm3.h **** 
 255:CMSIS/Inc/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:CMSIS/Inc/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:CMSIS/Inc/core_cm3.h **** 
 258:CMSIS/Inc/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:CMSIS/Inc/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:CMSIS/Inc/core_cm3.h **** 
 261:CMSIS/Inc/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:CMSIS/Inc/core_cm3.h **** 
 265:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:CMSIS/Inc/core_cm3.h **** 
 268:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:CMSIS/Inc/core_cm3.h **** 
 271:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:CMSIS/Inc/core_cm3.h **** 
 274:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:CMSIS/Inc/core_cm3.h **** 
 277:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:CMSIS/Inc/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:CMSIS/Inc/core_cm3.h **** 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 12


 280:CMSIS/Inc/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:CMSIS/Inc/core_cm3.h **** 
 284:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:CMSIS/Inc/core_cm3.h **** 
 287:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:CMSIS/Inc/core_cm3.h **** 
 290:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:CMSIS/Inc/core_cm3.h **** 
 293:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:CMSIS/Inc/core_cm3.h **** 
 296:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:CMSIS/Inc/core_cm3.h **** 
 299:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:CMSIS/Inc/core_cm3.h **** 
 302:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:CMSIS/Inc/core_cm3.h **** 
 305:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:CMSIS/Inc/core_cm3.h **** 
 308:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:CMSIS/Inc/core_cm3.h **** 
 311:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:CMSIS/Inc/core_cm3.h ****                                      
 314:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:CMSIS/Inc/core_cm3.h **** 
 317:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:CMSIS/Inc/core_cm3.h **** 
 320:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:CMSIS/Inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:CMSIS/Inc/core_cm3.h **** 
 323:CMSIS/Inc/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:CMSIS/Inc/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:CMSIS/Inc/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:CMSIS/Inc/core_cm3.h **** 
 327:CMSIS/Inc/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:CMSIS/Inc/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:CMSIS/Inc/core_cm3.h **** 
 330:CMSIS/Inc/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:CMSIS/Inc/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:CMSIS/Inc/core_cm3.h **** 
 333:CMSIS/Inc/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:CMSIS/Inc/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:CMSIS/Inc/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:CMSIS/Inc/core_cm3.h **** 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 13


 337:CMSIS/Inc/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:CMSIS/Inc/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:CMSIS/Inc/core_cm3.h **** 
 340:CMSIS/Inc/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:CMSIS/Inc/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:CMSIS/Inc/core_cm3.h **** 
 343:CMSIS/Inc/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:CMSIS/Inc/core_cm3.h **** 
 347:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:CMSIS/Inc/core_cm3.h **** 
 350:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:CMSIS/Inc/core_cm3.h **** 
 353:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:CMSIS/Inc/core_cm3.h **** 
 356:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:CMSIS/Inc/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:CMSIS/Inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:CMSIS/Inc/core_cm3.h **** 
 360:CMSIS/Inc/core_cm3.h **** 
 361:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:CMSIS/Inc/core_cm3.h ****   memory mapped structure for SysTick
 363:CMSIS/Inc/core_cm3.h ****   @{
 364:CMSIS/Inc/core_cm3.h ****  */
 365:CMSIS/Inc/core_cm3.h **** typedef struct
 366:CMSIS/Inc/core_cm3.h **** {
 367:CMSIS/Inc/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:CMSIS/Inc/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:CMSIS/Inc/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:CMSIS/Inc/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:CMSIS/Inc/core_cm3.h **** } SysTick_Type;
 372:CMSIS/Inc/core_cm3.h **** 
 373:CMSIS/Inc/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:CMSIS/Inc/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:CMSIS/Inc/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:CMSIS/Inc/core_cm3.h **** 
 377:CMSIS/Inc/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:CMSIS/Inc/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:CMSIS/Inc/core_cm3.h **** 
 380:CMSIS/Inc/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:CMSIS/Inc/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:CMSIS/Inc/core_cm3.h **** 
 383:CMSIS/Inc/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:CMSIS/Inc/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:CMSIS/Inc/core_cm3.h **** 
 386:CMSIS/Inc/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:CMSIS/Inc/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:CMSIS/Inc/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:CMSIS/Inc/core_cm3.h **** 
 390:CMSIS/Inc/core_cm3.h **** /* SysTick Current Register Definitions */
 391:CMSIS/Inc/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:CMSIS/Inc/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:CMSIS/Inc/core_cm3.h **** 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 14


 394:CMSIS/Inc/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:CMSIS/Inc/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:CMSIS/Inc/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:CMSIS/Inc/core_cm3.h **** 
 398:CMSIS/Inc/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:CMSIS/Inc/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:CMSIS/Inc/core_cm3.h **** 
 401:CMSIS/Inc/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:CMSIS/Inc/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:CMSIS/Inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:CMSIS/Inc/core_cm3.h **** 
 405:CMSIS/Inc/core_cm3.h **** 
 406:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:CMSIS/Inc/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:CMSIS/Inc/core_cm3.h ****   @{
 409:CMSIS/Inc/core_cm3.h ****  */
 410:CMSIS/Inc/core_cm3.h **** typedef struct
 411:CMSIS/Inc/core_cm3.h **** {
 412:CMSIS/Inc/core_cm3.h ****   __O  union  
 413:CMSIS/Inc/core_cm3.h ****   {
 414:CMSIS/Inc/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:CMSIS/Inc/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:CMSIS/Inc/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:CMSIS/Inc/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:CMSIS/Inc/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:CMSIS/Inc/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:CMSIS/Inc/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:CMSIS/Inc/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:CMSIS/Inc/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:CMSIS/Inc/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:CMSIS/Inc/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:CMSIS/Inc/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:CMSIS/Inc/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:CMSIS/Inc/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:CMSIS/Inc/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:CMSIS/Inc/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:CMSIS/Inc/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:CMSIS/Inc/core_cm3.h **** } ITM_Type;                                                
 445:CMSIS/Inc/core_cm3.h **** 
 446:CMSIS/Inc/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:CMSIS/Inc/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:CMSIS/Inc/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:CMSIS/Inc/core_cm3.h **** 
 450:CMSIS/Inc/core_cm3.h **** /* ITM Trace Control Register Definitions */
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 15


 451:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:CMSIS/Inc/core_cm3.h **** 
 454:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:CMSIS/Inc/core_cm3.h **** 
 457:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:CMSIS/Inc/core_cm3.h **** 
 460:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:CMSIS/Inc/core_cm3.h **** 
 463:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:CMSIS/Inc/core_cm3.h **** 
 466:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:CMSIS/Inc/core_cm3.h **** 
 469:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:CMSIS/Inc/core_cm3.h **** 
 472:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:CMSIS/Inc/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:CMSIS/Inc/core_cm3.h **** 
 475:CMSIS/Inc/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:CMSIS/Inc/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:CMSIS/Inc/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:CMSIS/Inc/core_cm3.h **** 
 479:CMSIS/Inc/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:CMSIS/Inc/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:CMSIS/Inc/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:CMSIS/Inc/core_cm3.h **** 
 483:CMSIS/Inc/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:CMSIS/Inc/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:CMSIS/Inc/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:CMSIS/Inc/core_cm3.h **** 
 487:CMSIS/Inc/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:CMSIS/Inc/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:CMSIS/Inc/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:CMSIS/Inc/core_cm3.h **** 
 491:CMSIS/Inc/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:CMSIS/Inc/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:CMSIS/Inc/core_cm3.h **** 
 494:CMSIS/Inc/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:CMSIS/Inc/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:CMSIS/Inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:CMSIS/Inc/core_cm3.h **** 
 498:CMSIS/Inc/core_cm3.h **** 
 499:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:CMSIS/Inc/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:CMSIS/Inc/core_cm3.h ****   @{
 502:CMSIS/Inc/core_cm3.h ****  */
 503:CMSIS/Inc/core_cm3.h **** typedef struct
 504:CMSIS/Inc/core_cm3.h **** {
 505:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED0;
 506:CMSIS/Inc/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:CMSIS/Inc/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 16


 508:CMSIS/Inc/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:CMSIS/Inc/core_cm3.h **** #else
 510:CMSIS/Inc/core_cm3.h ****        uint32_t RESERVED1;
 511:CMSIS/Inc/core_cm3.h **** #endif
 512:CMSIS/Inc/core_cm3.h **** } InterruptType_Type;
 513:CMSIS/Inc/core_cm3.h **** 
 514:CMSIS/Inc/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:CMSIS/Inc/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:CMSIS/Inc/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:CMSIS/Inc/core_cm3.h **** 
 518:CMSIS/Inc/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:CMSIS/Inc/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:CMSIS/Inc/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:CMSIS/Inc/core_cm3.h **** 
 522:CMSIS/Inc/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:CMSIS/Inc/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:CMSIS/Inc/core_cm3.h **** 
 525:CMSIS/Inc/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:CMSIS/Inc/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:CMSIS/Inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:CMSIS/Inc/core_cm3.h **** 
 529:CMSIS/Inc/core_cm3.h **** 
 530:CMSIS/Inc/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:CMSIS/Inc/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:CMSIS/Inc/core_cm3.h ****   @{
 534:CMSIS/Inc/core_cm3.h ****  */
 535:CMSIS/Inc/core_cm3.h **** typedef struct
 536:CMSIS/Inc/core_cm3.h **** {
 537:CMSIS/Inc/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:CMSIS/Inc/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:CMSIS/Inc/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:CMSIS/Inc/core_cm3.h **** } MPU_Type;                                                
 549:CMSIS/Inc/core_cm3.h **** 
 550:CMSIS/Inc/core_cm3.h **** /* MPU Type Register */
 551:CMSIS/Inc/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:CMSIS/Inc/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:CMSIS/Inc/core_cm3.h **** 
 554:CMSIS/Inc/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:CMSIS/Inc/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:CMSIS/Inc/core_cm3.h **** 
 557:CMSIS/Inc/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:CMSIS/Inc/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:CMSIS/Inc/core_cm3.h **** 
 560:CMSIS/Inc/core_cm3.h **** /* MPU Control Register */
 561:CMSIS/Inc/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:CMSIS/Inc/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:CMSIS/Inc/core_cm3.h **** 
 564:CMSIS/Inc/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 17


 565:CMSIS/Inc/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:CMSIS/Inc/core_cm3.h **** 
 567:CMSIS/Inc/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:CMSIS/Inc/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:CMSIS/Inc/core_cm3.h **** 
 570:CMSIS/Inc/core_cm3.h **** /* MPU Region Number Register */
 571:CMSIS/Inc/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:CMSIS/Inc/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:CMSIS/Inc/core_cm3.h **** 
 574:CMSIS/Inc/core_cm3.h **** /* MPU Region Base Address Register */
 575:CMSIS/Inc/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:CMSIS/Inc/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:CMSIS/Inc/core_cm3.h **** 
 578:CMSIS/Inc/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:CMSIS/Inc/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:CMSIS/Inc/core_cm3.h **** 
 581:CMSIS/Inc/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:CMSIS/Inc/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:CMSIS/Inc/core_cm3.h **** 
 584:CMSIS/Inc/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:CMSIS/Inc/core_cm3.h **** 
 588:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:CMSIS/Inc/core_cm3.h **** 
 591:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:CMSIS/Inc/core_cm3.h **** 
 594:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:CMSIS/Inc/core_cm3.h **** 
 597:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:CMSIS/Inc/core_cm3.h **** 
 600:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:CMSIS/Inc/core_cm3.h **** 
 603:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:CMSIS/Inc/core_cm3.h **** 
 606:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:CMSIS/Inc/core_cm3.h **** 
 609:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:CMSIS/Inc/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:CMSIS/Inc/core_cm3.h **** 
 612:CMSIS/Inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:CMSIS/Inc/core_cm3.h **** #endif
 614:CMSIS/Inc/core_cm3.h **** 
 615:CMSIS/Inc/core_cm3.h **** 
 616:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:CMSIS/Inc/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:CMSIS/Inc/core_cm3.h ****   @{
 619:CMSIS/Inc/core_cm3.h ****  */
 620:CMSIS/Inc/core_cm3.h **** typedef struct
 621:CMSIS/Inc/core_cm3.h **** {
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 18


 622:CMSIS/Inc/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:CMSIS/Inc/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:CMSIS/Inc/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:CMSIS/Inc/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:CMSIS/Inc/core_cm3.h **** } CoreDebug_Type;
 627:CMSIS/Inc/core_cm3.h **** 
 628:CMSIS/Inc/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:CMSIS/Inc/core_cm3.h **** 
 632:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:CMSIS/Inc/core_cm3.h **** 
 635:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:CMSIS/Inc/core_cm3.h **** 
 638:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:CMSIS/Inc/core_cm3.h **** 
 641:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:CMSIS/Inc/core_cm3.h **** 
 644:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:CMSIS/Inc/core_cm3.h **** 
 647:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:CMSIS/Inc/core_cm3.h **** 
 650:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:CMSIS/Inc/core_cm3.h **** 
 653:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:CMSIS/Inc/core_cm3.h **** 
 656:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:CMSIS/Inc/core_cm3.h **** 
 659:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:CMSIS/Inc/core_cm3.h **** 
 662:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:CMSIS/Inc/core_cm3.h **** 
 665:CMSIS/Inc/core_cm3.h **** /* Debug Core Register Selector Register */
 666:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:CMSIS/Inc/core_cm3.h **** 
 669:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:CMSIS/Inc/core_cm3.h **** 
 672:CMSIS/Inc/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:CMSIS/Inc/core_cm3.h **** 
 676:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:CMSIS/Inc/core_cm3.h **** 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 19


 679:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:CMSIS/Inc/core_cm3.h **** 
 682:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:CMSIS/Inc/core_cm3.h **** 
 685:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:CMSIS/Inc/core_cm3.h **** 
 688:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:CMSIS/Inc/core_cm3.h **** 
 691:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:CMSIS/Inc/core_cm3.h **** 
 694:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:CMSIS/Inc/core_cm3.h **** 
 697:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:CMSIS/Inc/core_cm3.h **** 
 700:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:CMSIS/Inc/core_cm3.h **** 
 703:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:CMSIS/Inc/core_cm3.h **** 
 706:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:CMSIS/Inc/core_cm3.h **** 
 709:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:CMSIS/Inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:CMSIS/Inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:CMSIS/Inc/core_cm3.h **** 
 713:CMSIS/Inc/core_cm3.h **** 
 714:CMSIS/Inc/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:CMSIS/Inc/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:CMSIS/Inc/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:CMSIS/Inc/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:CMSIS/Inc/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:CMSIS/Inc/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:CMSIS/Inc/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:CMSIS/Inc/core_cm3.h **** 
 722:CMSIS/Inc/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:CMSIS/Inc/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:CMSIS/Inc/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:CMSIS/Inc/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:CMSIS/Inc/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:CMSIS/Inc/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:CMSIS/Inc/core_cm3.h **** 
 729:CMSIS/Inc/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:CMSIS/Inc/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:CMSIS/Inc/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:CMSIS/Inc/core_cm3.h **** #endif
 733:CMSIS/Inc/core_cm3.h **** 
 734:CMSIS/Inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:CMSIS/Inc/core_cm3.h **** 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 20


 736:CMSIS/Inc/core_cm3.h **** 
 737:CMSIS/Inc/core_cm3.h **** /*******************************************************************************
 738:CMSIS/Inc/core_cm3.h ****  *                Hardware Abstraction Layer
 739:CMSIS/Inc/core_cm3.h ****  ******************************************************************************/
 740:CMSIS/Inc/core_cm3.h **** 
 741:CMSIS/Inc/core_cm3.h **** #if defined ( __CC_ARM   )
 742:CMSIS/Inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:CMSIS/Inc/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:CMSIS/Inc/core_cm3.h **** 
 745:CMSIS/Inc/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:CMSIS/Inc/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:CMSIS/Inc/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:CMSIS/Inc/core_cm3.h **** 
 749:CMSIS/Inc/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:CMSIS/Inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:CMSIS/Inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:CMSIS/Inc/core_cm3.h **** 
 753:CMSIS/Inc/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:CMSIS/Inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:CMSIS/Inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:CMSIS/Inc/core_cm3.h **** 
 757:CMSIS/Inc/core_cm3.h **** #endif
 758:CMSIS/Inc/core_cm3.h **** 
 759:CMSIS/Inc/core_cm3.h **** 
 760:CMSIS/Inc/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:CMSIS/Inc/core_cm3.h **** 
 762:CMSIS/Inc/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:CMSIS/Inc/core_cm3.h **** /* ARM armcc specific functions */
 764:CMSIS/Inc/core_cm3.h **** 
 765:CMSIS/Inc/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:CMSIS/Inc/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:CMSIS/Inc/core_cm3.h **** 
 768:CMSIS/Inc/core_cm3.h **** #define __NOP                             __nop
 769:CMSIS/Inc/core_cm3.h **** #define __WFI                             __wfi
 770:CMSIS/Inc/core_cm3.h **** #define __WFE                             __wfe
 771:CMSIS/Inc/core_cm3.h **** #define __SEV                             __sev
 772:CMSIS/Inc/core_cm3.h **** #define __ISB()                           __isb(0)
 773:CMSIS/Inc/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:CMSIS/Inc/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:CMSIS/Inc/core_cm3.h **** #define __REV                             __rev
 776:CMSIS/Inc/core_cm3.h **** #define __RBIT                            __rbit
 777:CMSIS/Inc/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:CMSIS/Inc/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:CMSIS/Inc/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:CMSIS/Inc/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:CMSIS/Inc/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:CMSIS/Inc/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:CMSIS/Inc/core_cm3.h **** 
 784:CMSIS/Inc/core_cm3.h **** 
 785:CMSIS/Inc/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:CMSIS/Inc/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:CMSIS/Inc/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:CMSIS/Inc/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:CMSIS/Inc/core_cm3.h **** 
 790:CMSIS/Inc/core_cm3.h **** 
 791:CMSIS/Inc/core_cm3.h **** /**
 792:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Process Stack Pointer
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 21


 793:CMSIS/Inc/core_cm3.h ****  *
 794:CMSIS/Inc/core_cm3.h ****  * @return ProcessStackPointer
 795:CMSIS/Inc/core_cm3.h ****  *
 796:CMSIS/Inc/core_cm3.h ****  * Return the actual process stack pointer
 797:CMSIS/Inc/core_cm3.h ****  */
 798:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:CMSIS/Inc/core_cm3.h **** 
 800:CMSIS/Inc/core_cm3.h **** /**
 801:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:CMSIS/Inc/core_cm3.h ****  *
 803:CMSIS/Inc/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:CMSIS/Inc/core_cm3.h ****  *
 805:CMSIS/Inc/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:CMSIS/Inc/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:CMSIS/Inc/core_cm3.h ****  */
 808:CMSIS/Inc/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:CMSIS/Inc/core_cm3.h **** 
 810:CMSIS/Inc/core_cm3.h **** /**
 811:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:CMSIS/Inc/core_cm3.h ****  *
 813:CMSIS/Inc/core_cm3.h ****  * @return Main Stack Pointer
 814:CMSIS/Inc/core_cm3.h ****  *
 815:CMSIS/Inc/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:CMSIS/Inc/core_cm3.h ****  * Cortex processor register
 817:CMSIS/Inc/core_cm3.h ****  */
 818:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:CMSIS/Inc/core_cm3.h **** 
 820:CMSIS/Inc/core_cm3.h **** /**
 821:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:CMSIS/Inc/core_cm3.h ****  *
 823:CMSIS/Inc/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:CMSIS/Inc/core_cm3.h ****  *
 825:CMSIS/Inc/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:CMSIS/Inc/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:CMSIS/Inc/core_cm3.h ****  */
 828:CMSIS/Inc/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:CMSIS/Inc/core_cm3.h **** 
 830:CMSIS/Inc/core_cm3.h **** /**
 831:CMSIS/Inc/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:CMSIS/Inc/core_cm3.h ****  *
 833:CMSIS/Inc/core_cm3.h ****  * @param   value  value to reverse
 834:CMSIS/Inc/core_cm3.h ****  * @return         reversed value
 835:CMSIS/Inc/core_cm3.h ****  *
 836:CMSIS/Inc/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:CMSIS/Inc/core_cm3.h ****  */
 838:CMSIS/Inc/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:CMSIS/Inc/core_cm3.h **** 
 840:CMSIS/Inc/core_cm3.h **** /**
 841:CMSIS/Inc/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:CMSIS/Inc/core_cm3.h ****  *
 843:CMSIS/Inc/core_cm3.h ****  * @param   value  value to reverse
 844:CMSIS/Inc/core_cm3.h ****  * @return         reversed value
 845:CMSIS/Inc/core_cm3.h ****  *
 846:CMSIS/Inc/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:CMSIS/Inc/core_cm3.h ****  */
 848:CMSIS/Inc/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:CMSIS/Inc/core_cm3.h **** 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 22


 850:CMSIS/Inc/core_cm3.h **** 
 851:CMSIS/Inc/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:CMSIS/Inc/core_cm3.h **** 
 853:CMSIS/Inc/core_cm3.h **** /**
 854:CMSIS/Inc/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:CMSIS/Inc/core_cm3.h ****  *
 856:CMSIS/Inc/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:CMSIS/Inc/core_cm3.h ****  */
 858:CMSIS/Inc/core_cm3.h **** extern void __CLREX(void);
 859:CMSIS/Inc/core_cm3.h **** 
 860:CMSIS/Inc/core_cm3.h **** /**
 861:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Base Priority value
 862:CMSIS/Inc/core_cm3.h ****  *
 863:CMSIS/Inc/core_cm3.h ****  * @return BasePriority
 864:CMSIS/Inc/core_cm3.h ****  *
 865:CMSIS/Inc/core_cm3.h ****  * Return the content of the base priority register
 866:CMSIS/Inc/core_cm3.h ****  */
 867:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:CMSIS/Inc/core_cm3.h **** 
 869:CMSIS/Inc/core_cm3.h **** /**
 870:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Base Priority value
 871:CMSIS/Inc/core_cm3.h ****  *
 872:CMSIS/Inc/core_cm3.h ****  * @param  basePri  BasePriority
 873:CMSIS/Inc/core_cm3.h ****  *
 874:CMSIS/Inc/core_cm3.h ****  * Set the base priority register
 875:CMSIS/Inc/core_cm3.h ****  */
 876:CMSIS/Inc/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:CMSIS/Inc/core_cm3.h **** 
 878:CMSIS/Inc/core_cm3.h **** /**
 879:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:CMSIS/Inc/core_cm3.h ****  *
 881:CMSIS/Inc/core_cm3.h ****  * @return PriMask
 882:CMSIS/Inc/core_cm3.h ****  *
 883:CMSIS/Inc/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:CMSIS/Inc/core_cm3.h ****  */
 885:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:CMSIS/Inc/core_cm3.h **** 
 887:CMSIS/Inc/core_cm3.h **** /**
 888:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:CMSIS/Inc/core_cm3.h ****  *
 890:CMSIS/Inc/core_cm3.h ****  * @param   priMask  PriMask
 891:CMSIS/Inc/core_cm3.h ****  *
 892:CMSIS/Inc/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:CMSIS/Inc/core_cm3.h ****  */
 894:CMSIS/Inc/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:CMSIS/Inc/core_cm3.h **** 
 896:CMSIS/Inc/core_cm3.h **** /**
 897:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:CMSIS/Inc/core_cm3.h ****  *
 899:CMSIS/Inc/core_cm3.h ****  * @return FaultMask
 900:CMSIS/Inc/core_cm3.h ****  *
 901:CMSIS/Inc/core_cm3.h ****  * Return the content of the fault mask register
 902:CMSIS/Inc/core_cm3.h ****  */
 903:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:CMSIS/Inc/core_cm3.h **** 
 905:CMSIS/Inc/core_cm3.h **** /**
 906:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Fault Mask value
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 23


 907:CMSIS/Inc/core_cm3.h ****  *
 908:CMSIS/Inc/core_cm3.h ****  * @param  faultMask faultMask value
 909:CMSIS/Inc/core_cm3.h ****  *
 910:CMSIS/Inc/core_cm3.h ****  * Set the fault mask register
 911:CMSIS/Inc/core_cm3.h ****  */
 912:CMSIS/Inc/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:CMSIS/Inc/core_cm3.h **** 
 914:CMSIS/Inc/core_cm3.h **** /**
 915:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Control Register value
 916:CMSIS/Inc/core_cm3.h ****  * 
 917:CMSIS/Inc/core_cm3.h ****  * @return Control value
 918:CMSIS/Inc/core_cm3.h ****  *
 919:CMSIS/Inc/core_cm3.h ****  * Return the content of the control register
 920:CMSIS/Inc/core_cm3.h ****  */
 921:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:CMSIS/Inc/core_cm3.h **** 
 923:CMSIS/Inc/core_cm3.h **** /**
 924:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Control Register value
 925:CMSIS/Inc/core_cm3.h ****  *
 926:CMSIS/Inc/core_cm3.h ****  * @param  control  Control value
 927:CMSIS/Inc/core_cm3.h ****  *
 928:CMSIS/Inc/core_cm3.h ****  * Set the control register
 929:CMSIS/Inc/core_cm3.h ****  */
 930:CMSIS/Inc/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:CMSIS/Inc/core_cm3.h **** 
 932:CMSIS/Inc/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:CMSIS/Inc/core_cm3.h **** 
 934:CMSIS/Inc/core_cm3.h **** /**
 935:CMSIS/Inc/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:CMSIS/Inc/core_cm3.h ****  *
 937:CMSIS/Inc/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:CMSIS/Inc/core_cm3.h ****  */
 939:CMSIS/Inc/core_cm3.h **** #define __CLREX                           __clrex
 940:CMSIS/Inc/core_cm3.h **** 
 941:CMSIS/Inc/core_cm3.h **** /**
 942:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Base Priority value
 943:CMSIS/Inc/core_cm3.h ****  *
 944:CMSIS/Inc/core_cm3.h ****  * @return BasePriority
 945:CMSIS/Inc/core_cm3.h ****  *
 946:CMSIS/Inc/core_cm3.h ****  * Return the content of the base priority register
 947:CMSIS/Inc/core_cm3.h ****  */
 948:CMSIS/Inc/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:CMSIS/Inc/core_cm3.h **** {
 950:CMSIS/Inc/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:CMSIS/Inc/core_cm3.h ****   return(__regBasePri);
 952:CMSIS/Inc/core_cm3.h **** }
 953:CMSIS/Inc/core_cm3.h **** 
 954:CMSIS/Inc/core_cm3.h **** /**
 955:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Base Priority value
 956:CMSIS/Inc/core_cm3.h ****  *
 957:CMSIS/Inc/core_cm3.h ****  * @param  basePri  BasePriority
 958:CMSIS/Inc/core_cm3.h ****  *
 959:CMSIS/Inc/core_cm3.h ****  * Set the base priority register
 960:CMSIS/Inc/core_cm3.h ****  */
 961:CMSIS/Inc/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:CMSIS/Inc/core_cm3.h **** {
 963:CMSIS/Inc/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 24


 964:CMSIS/Inc/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:CMSIS/Inc/core_cm3.h **** }
 966:CMSIS/Inc/core_cm3.h **** 
 967:CMSIS/Inc/core_cm3.h **** /**
 968:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:CMSIS/Inc/core_cm3.h ****  *
 970:CMSIS/Inc/core_cm3.h ****  * @return PriMask
 971:CMSIS/Inc/core_cm3.h ****  *
 972:CMSIS/Inc/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:CMSIS/Inc/core_cm3.h ****  */
 974:CMSIS/Inc/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:CMSIS/Inc/core_cm3.h **** {
 976:CMSIS/Inc/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:CMSIS/Inc/core_cm3.h ****   return(__regPriMask);
 978:CMSIS/Inc/core_cm3.h **** }
 979:CMSIS/Inc/core_cm3.h **** 
 980:CMSIS/Inc/core_cm3.h **** /**
 981:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:CMSIS/Inc/core_cm3.h ****  *
 983:CMSIS/Inc/core_cm3.h ****  * @param  priMask  PriMask
 984:CMSIS/Inc/core_cm3.h ****  *
 985:CMSIS/Inc/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:CMSIS/Inc/core_cm3.h ****  */
 987:CMSIS/Inc/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:CMSIS/Inc/core_cm3.h **** {
 989:CMSIS/Inc/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:CMSIS/Inc/core_cm3.h ****   __regPriMask = (priMask);
 991:CMSIS/Inc/core_cm3.h **** }
 992:CMSIS/Inc/core_cm3.h **** 
 993:CMSIS/Inc/core_cm3.h **** /**
 994:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:CMSIS/Inc/core_cm3.h ****  *
 996:CMSIS/Inc/core_cm3.h ****  * @return FaultMask
 997:CMSIS/Inc/core_cm3.h ****  *
 998:CMSIS/Inc/core_cm3.h ****  * Return the content of the fault mask register
 999:CMSIS/Inc/core_cm3.h ****  */
1000:CMSIS/Inc/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:CMSIS/Inc/core_cm3.h **** {
1002:CMSIS/Inc/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:CMSIS/Inc/core_cm3.h ****   return(__regFaultMask);
1004:CMSIS/Inc/core_cm3.h **** }
1005:CMSIS/Inc/core_cm3.h **** 
1006:CMSIS/Inc/core_cm3.h **** /**
1007:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:CMSIS/Inc/core_cm3.h ****  *
1009:CMSIS/Inc/core_cm3.h ****  * @param  faultMask  faultMask value
1010:CMSIS/Inc/core_cm3.h ****  *
1011:CMSIS/Inc/core_cm3.h ****  * Set the fault mask register
1012:CMSIS/Inc/core_cm3.h ****  */
1013:CMSIS/Inc/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:CMSIS/Inc/core_cm3.h **** {
1015:CMSIS/Inc/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:CMSIS/Inc/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:CMSIS/Inc/core_cm3.h **** }
1018:CMSIS/Inc/core_cm3.h **** 
1019:CMSIS/Inc/core_cm3.h **** /**
1020:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Control Register value
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 25


1021:CMSIS/Inc/core_cm3.h ****  * 
1022:CMSIS/Inc/core_cm3.h ****  * @return Control value
1023:CMSIS/Inc/core_cm3.h ****  *
1024:CMSIS/Inc/core_cm3.h ****  * Return the content of the control register
1025:CMSIS/Inc/core_cm3.h ****  */
1026:CMSIS/Inc/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:CMSIS/Inc/core_cm3.h **** {
1028:CMSIS/Inc/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:CMSIS/Inc/core_cm3.h ****   return(__regControl);
1030:CMSIS/Inc/core_cm3.h **** }
1031:CMSIS/Inc/core_cm3.h **** 
1032:CMSIS/Inc/core_cm3.h **** /**
1033:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Control Register value
1034:CMSIS/Inc/core_cm3.h ****  *
1035:CMSIS/Inc/core_cm3.h ****  * @param  control  Control value
1036:CMSIS/Inc/core_cm3.h ****  *
1037:CMSIS/Inc/core_cm3.h ****  * Set the control register
1038:CMSIS/Inc/core_cm3.h ****  */
1039:CMSIS/Inc/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:CMSIS/Inc/core_cm3.h **** {
1041:CMSIS/Inc/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:CMSIS/Inc/core_cm3.h ****   __regControl = control;
1043:CMSIS/Inc/core_cm3.h **** }
1044:CMSIS/Inc/core_cm3.h **** 
1045:CMSIS/Inc/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:CMSIS/Inc/core_cm3.h **** 
1047:CMSIS/Inc/core_cm3.h **** 
1048:CMSIS/Inc/core_cm3.h **** 
1049:CMSIS/Inc/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:CMSIS/Inc/core_cm3.h **** /* IAR iccarm specific functions */
1051:CMSIS/Inc/core_cm3.h **** 
1052:CMSIS/Inc/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:CMSIS/Inc/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:CMSIS/Inc/core_cm3.h **** 
1055:CMSIS/Inc/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:CMSIS/Inc/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:CMSIS/Inc/core_cm3.h **** 
1058:CMSIS/Inc/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:CMSIS/Inc/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:CMSIS/Inc/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:CMSIS/Inc/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:CMSIS/Inc/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:CMSIS/Inc/core_cm3.h **** 
1064:CMSIS/Inc/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:CMSIS/Inc/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:CMSIS/Inc/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:CMSIS/Inc/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:CMSIS/Inc/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:CMSIS/Inc/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:CMSIS/Inc/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:CMSIS/Inc/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:CMSIS/Inc/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:CMSIS/Inc/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:CMSIS/Inc/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:CMSIS/Inc/core_cm3.h **** 
1076:CMSIS/Inc/core_cm3.h **** 
1077:CMSIS/Inc/core_cm3.h **** /**
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 26


1078:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:CMSIS/Inc/core_cm3.h ****  *
1080:CMSIS/Inc/core_cm3.h ****  * @return ProcessStackPointer
1081:CMSIS/Inc/core_cm3.h ****  *
1082:CMSIS/Inc/core_cm3.h ****  * Return the actual process stack pointer
1083:CMSIS/Inc/core_cm3.h ****  */
1084:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:CMSIS/Inc/core_cm3.h **** 
1086:CMSIS/Inc/core_cm3.h **** /**
1087:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:CMSIS/Inc/core_cm3.h ****  *
1089:CMSIS/Inc/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:CMSIS/Inc/core_cm3.h ****  *
1091:CMSIS/Inc/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:CMSIS/Inc/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:CMSIS/Inc/core_cm3.h ****  */
1094:CMSIS/Inc/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:CMSIS/Inc/core_cm3.h **** 
1096:CMSIS/Inc/core_cm3.h **** /**
1097:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:CMSIS/Inc/core_cm3.h ****  *
1099:CMSIS/Inc/core_cm3.h ****  * @return Main Stack Pointer
1100:CMSIS/Inc/core_cm3.h ****  *
1101:CMSIS/Inc/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:CMSIS/Inc/core_cm3.h ****  * Cortex processor register
1103:CMSIS/Inc/core_cm3.h ****  */
1104:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:CMSIS/Inc/core_cm3.h **** 
1106:CMSIS/Inc/core_cm3.h **** /**
1107:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:CMSIS/Inc/core_cm3.h ****  *
1109:CMSIS/Inc/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:CMSIS/Inc/core_cm3.h ****  *
1111:CMSIS/Inc/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:CMSIS/Inc/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:CMSIS/Inc/core_cm3.h ****  */
1114:CMSIS/Inc/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:CMSIS/Inc/core_cm3.h **** 
1116:CMSIS/Inc/core_cm3.h **** /**
1117:CMSIS/Inc/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:CMSIS/Inc/core_cm3.h ****  *
1119:CMSIS/Inc/core_cm3.h ****  * @param  value  value to reverse
1120:CMSIS/Inc/core_cm3.h ****  * @return        reversed value
1121:CMSIS/Inc/core_cm3.h ****  *
1122:CMSIS/Inc/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:CMSIS/Inc/core_cm3.h ****  */
1124:CMSIS/Inc/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:CMSIS/Inc/core_cm3.h **** 
1126:CMSIS/Inc/core_cm3.h **** /**
1127:CMSIS/Inc/core_cm3.h ****  * @brief  Reverse bit order of value
1128:CMSIS/Inc/core_cm3.h ****  *
1129:CMSIS/Inc/core_cm3.h ****  * @param  value  value to reverse
1130:CMSIS/Inc/core_cm3.h ****  * @return        reversed value
1131:CMSIS/Inc/core_cm3.h ****  *
1132:CMSIS/Inc/core_cm3.h ****  * Reverse bit order of value
1133:CMSIS/Inc/core_cm3.h ****  */
1134:CMSIS/Inc/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 27


1135:CMSIS/Inc/core_cm3.h **** 
1136:CMSIS/Inc/core_cm3.h **** /**
1137:CMSIS/Inc/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:CMSIS/Inc/core_cm3.h ****  *
1139:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1140:CMSIS/Inc/core_cm3.h ****  * @return        value of (*address)
1141:CMSIS/Inc/core_cm3.h ****  *
1142:CMSIS/Inc/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:CMSIS/Inc/core_cm3.h ****  */
1144:CMSIS/Inc/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:CMSIS/Inc/core_cm3.h **** 
1146:CMSIS/Inc/core_cm3.h **** /**
1147:CMSIS/Inc/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:CMSIS/Inc/core_cm3.h ****  *
1149:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1150:CMSIS/Inc/core_cm3.h ****  * @return        value of (*address)
1151:CMSIS/Inc/core_cm3.h ****  *
1152:CMSIS/Inc/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:CMSIS/Inc/core_cm3.h ****  */
1154:CMSIS/Inc/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:CMSIS/Inc/core_cm3.h **** 
1156:CMSIS/Inc/core_cm3.h **** /**
1157:CMSIS/Inc/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:CMSIS/Inc/core_cm3.h ****  *
1159:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1160:CMSIS/Inc/core_cm3.h ****  * @return        value of (*address)
1161:CMSIS/Inc/core_cm3.h ****  *
1162:CMSIS/Inc/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:CMSIS/Inc/core_cm3.h ****  */
1164:CMSIS/Inc/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:CMSIS/Inc/core_cm3.h **** 
1166:CMSIS/Inc/core_cm3.h **** /**
1167:CMSIS/Inc/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:CMSIS/Inc/core_cm3.h ****  *
1169:CMSIS/Inc/core_cm3.h ****  * @param  value  value to store
1170:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1171:CMSIS/Inc/core_cm3.h ****  * @return        successful / failed
1172:CMSIS/Inc/core_cm3.h ****  *
1173:CMSIS/Inc/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:CMSIS/Inc/core_cm3.h ****  */
1175:CMSIS/Inc/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:CMSIS/Inc/core_cm3.h **** 
1177:CMSIS/Inc/core_cm3.h **** /**
1178:CMSIS/Inc/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:CMSIS/Inc/core_cm3.h ****  *
1180:CMSIS/Inc/core_cm3.h ****  * @param  value  value to store
1181:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1182:CMSIS/Inc/core_cm3.h ****  * @return        successful / failed
1183:CMSIS/Inc/core_cm3.h ****  *
1184:CMSIS/Inc/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:CMSIS/Inc/core_cm3.h ****  */
1186:CMSIS/Inc/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:CMSIS/Inc/core_cm3.h **** 
1188:CMSIS/Inc/core_cm3.h **** /**
1189:CMSIS/Inc/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:CMSIS/Inc/core_cm3.h ****  *
1191:CMSIS/Inc/core_cm3.h ****  * @param  value  value to store
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 28


1192:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1193:CMSIS/Inc/core_cm3.h ****  * @return        successful / failed
1194:CMSIS/Inc/core_cm3.h ****  *
1195:CMSIS/Inc/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:CMSIS/Inc/core_cm3.h ****  */
1197:CMSIS/Inc/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:CMSIS/Inc/core_cm3.h **** 
1199:CMSIS/Inc/core_cm3.h **** 
1200:CMSIS/Inc/core_cm3.h **** 
1201:CMSIS/Inc/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:CMSIS/Inc/core_cm3.h **** /* GNU gcc specific functions */
1203:CMSIS/Inc/core_cm3.h **** 
1204:CMSIS/Inc/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:CMSIS/Inc/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:CMSIS/Inc/core_cm3.h **** 
1207:CMSIS/Inc/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:CMSIS/Inc/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:CMSIS/Inc/core_cm3.h **** 
1210:CMSIS/Inc/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:CMSIS/Inc/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:CMSIS/Inc/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:CMSIS/Inc/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:CMSIS/Inc/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:CMSIS/Inc/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:CMSIS/Inc/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:CMSIS/Inc/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:CMSIS/Inc/core_cm3.h **** 
1219:CMSIS/Inc/core_cm3.h **** 
1220:CMSIS/Inc/core_cm3.h **** /**
1221:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:CMSIS/Inc/core_cm3.h ****  *
1223:CMSIS/Inc/core_cm3.h ****  * @return ProcessStackPointer
1224:CMSIS/Inc/core_cm3.h ****  *
1225:CMSIS/Inc/core_cm3.h ****  * Return the actual process stack pointer
1226:CMSIS/Inc/core_cm3.h ****  */
1227:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:CMSIS/Inc/core_cm3.h **** 
1229:CMSIS/Inc/core_cm3.h **** /**
1230:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:CMSIS/Inc/core_cm3.h ****  *
1232:CMSIS/Inc/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:CMSIS/Inc/core_cm3.h ****  *
1234:CMSIS/Inc/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:CMSIS/Inc/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:CMSIS/Inc/core_cm3.h ****  */
1237:CMSIS/Inc/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:CMSIS/Inc/core_cm3.h **** 
1239:CMSIS/Inc/core_cm3.h **** /**
1240:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:CMSIS/Inc/core_cm3.h ****  *
1242:CMSIS/Inc/core_cm3.h ****  * @return Main Stack Pointer
1243:CMSIS/Inc/core_cm3.h ****  *
1244:CMSIS/Inc/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:CMSIS/Inc/core_cm3.h ****  * Cortex processor register
1246:CMSIS/Inc/core_cm3.h ****  */
1247:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:CMSIS/Inc/core_cm3.h **** 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 29


1249:CMSIS/Inc/core_cm3.h **** /**
1250:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:CMSIS/Inc/core_cm3.h ****  *
1252:CMSIS/Inc/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:CMSIS/Inc/core_cm3.h ****  *
1254:CMSIS/Inc/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:CMSIS/Inc/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:CMSIS/Inc/core_cm3.h ****  */
1257:CMSIS/Inc/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:CMSIS/Inc/core_cm3.h **** 
1259:CMSIS/Inc/core_cm3.h **** /**
1260:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Base Priority value
1261:CMSIS/Inc/core_cm3.h ****  *
1262:CMSIS/Inc/core_cm3.h ****  * @return BasePriority
1263:CMSIS/Inc/core_cm3.h ****  *
1264:CMSIS/Inc/core_cm3.h ****  * Return the content of the base priority register
1265:CMSIS/Inc/core_cm3.h ****  */
1266:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:CMSIS/Inc/core_cm3.h **** 
1268:CMSIS/Inc/core_cm3.h **** /**
1269:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Base Priority value
1270:CMSIS/Inc/core_cm3.h ****  *
1271:CMSIS/Inc/core_cm3.h ****  * @param  basePri  BasePriority
1272:CMSIS/Inc/core_cm3.h ****  *
1273:CMSIS/Inc/core_cm3.h ****  * Set the base priority register
1274:CMSIS/Inc/core_cm3.h ****  */
1275:CMSIS/Inc/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:CMSIS/Inc/core_cm3.h **** 
1277:CMSIS/Inc/core_cm3.h **** /**
1278:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:CMSIS/Inc/core_cm3.h ****  *
1280:CMSIS/Inc/core_cm3.h ****  * @return PriMask
1281:CMSIS/Inc/core_cm3.h ****  *
1282:CMSIS/Inc/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:CMSIS/Inc/core_cm3.h ****  */
1284:CMSIS/Inc/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:CMSIS/Inc/core_cm3.h **** 
1286:CMSIS/Inc/core_cm3.h **** /**
1287:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:CMSIS/Inc/core_cm3.h ****  *
1289:CMSIS/Inc/core_cm3.h ****  * @param  priMask  PriMask
1290:CMSIS/Inc/core_cm3.h ****  *
1291:CMSIS/Inc/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:CMSIS/Inc/core_cm3.h ****  */
1293:CMSIS/Inc/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:CMSIS/Inc/core_cm3.h **** 
1295:CMSIS/Inc/core_cm3.h **** /**
1296:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:CMSIS/Inc/core_cm3.h ****  *
1298:CMSIS/Inc/core_cm3.h ****  * @return FaultMask
1299:CMSIS/Inc/core_cm3.h ****  *
1300:CMSIS/Inc/core_cm3.h ****  * Return the content of the fault mask register
1301:CMSIS/Inc/core_cm3.h ****  */
1302:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:CMSIS/Inc/core_cm3.h **** 
1304:CMSIS/Inc/core_cm3.h **** /**
1305:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Fault Mask value
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 30


1306:CMSIS/Inc/core_cm3.h ****  *
1307:CMSIS/Inc/core_cm3.h ****  * @param  faultMask  faultMask value
1308:CMSIS/Inc/core_cm3.h ****  *
1309:CMSIS/Inc/core_cm3.h ****  * Set the fault mask register
1310:CMSIS/Inc/core_cm3.h ****  */
1311:CMSIS/Inc/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:CMSIS/Inc/core_cm3.h **** 
1313:CMSIS/Inc/core_cm3.h **** /**
1314:CMSIS/Inc/core_cm3.h ****  * @brief  Return the Control Register value
1315:CMSIS/Inc/core_cm3.h **** * 
1316:CMSIS/Inc/core_cm3.h **** *  @return Control value
1317:CMSIS/Inc/core_cm3.h ****  *
1318:CMSIS/Inc/core_cm3.h ****  * Return the content of the control register
1319:CMSIS/Inc/core_cm3.h ****  */
1320:CMSIS/Inc/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:CMSIS/Inc/core_cm3.h **** 
1322:CMSIS/Inc/core_cm3.h **** /**
1323:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Control Register value
1324:CMSIS/Inc/core_cm3.h ****  *
1325:CMSIS/Inc/core_cm3.h ****  * @param  control  Control value
1326:CMSIS/Inc/core_cm3.h ****  *
1327:CMSIS/Inc/core_cm3.h ****  * Set the control register
1328:CMSIS/Inc/core_cm3.h ****  */
1329:CMSIS/Inc/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:CMSIS/Inc/core_cm3.h **** 
1331:CMSIS/Inc/core_cm3.h **** /**
1332:CMSIS/Inc/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:CMSIS/Inc/core_cm3.h ****  *
1334:CMSIS/Inc/core_cm3.h ****  * @param  value  value to reverse
1335:CMSIS/Inc/core_cm3.h ****  * @return        reversed value
1336:CMSIS/Inc/core_cm3.h ****  *
1337:CMSIS/Inc/core_cm3.h ****  * Reverse byte order in integer value
1338:CMSIS/Inc/core_cm3.h ****  */
1339:CMSIS/Inc/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:CMSIS/Inc/core_cm3.h **** 
1341:CMSIS/Inc/core_cm3.h **** /**
1342:CMSIS/Inc/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:CMSIS/Inc/core_cm3.h ****  *
1344:CMSIS/Inc/core_cm3.h ****  * @param  value  value to reverse
1345:CMSIS/Inc/core_cm3.h ****  * @return        reversed value
1346:CMSIS/Inc/core_cm3.h ****  *
1347:CMSIS/Inc/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:CMSIS/Inc/core_cm3.h ****  */
1349:CMSIS/Inc/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:CMSIS/Inc/core_cm3.h **** 
1351:CMSIS/Inc/core_cm3.h **** /**
1352:CMSIS/Inc/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:CMSIS/Inc/core_cm3.h ****  *
1354:CMSIS/Inc/core_cm3.h ****  * @param  value  value to reverse
1355:CMSIS/Inc/core_cm3.h ****  * @return        reversed value
1356:CMSIS/Inc/core_cm3.h ****  *
1357:CMSIS/Inc/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:CMSIS/Inc/core_cm3.h ****  */
1359:CMSIS/Inc/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:CMSIS/Inc/core_cm3.h **** 
1361:CMSIS/Inc/core_cm3.h **** /**
1362:CMSIS/Inc/core_cm3.h ****  * @brief  Reverse bit order of value
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 31


1363:CMSIS/Inc/core_cm3.h ****  *
1364:CMSIS/Inc/core_cm3.h ****  * @param  value  value to reverse
1365:CMSIS/Inc/core_cm3.h ****  * @return        reversed value
1366:CMSIS/Inc/core_cm3.h ****  *
1367:CMSIS/Inc/core_cm3.h ****  * Reverse bit order of value
1368:CMSIS/Inc/core_cm3.h ****  */
1369:CMSIS/Inc/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:CMSIS/Inc/core_cm3.h **** 
1371:CMSIS/Inc/core_cm3.h **** /**
1372:CMSIS/Inc/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:CMSIS/Inc/core_cm3.h ****  *
1374:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1375:CMSIS/Inc/core_cm3.h ****  * @return        value of (*address)
1376:CMSIS/Inc/core_cm3.h ****  *
1377:CMSIS/Inc/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:CMSIS/Inc/core_cm3.h ****  */
1379:CMSIS/Inc/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:CMSIS/Inc/core_cm3.h **** 
1381:CMSIS/Inc/core_cm3.h **** /**
1382:CMSIS/Inc/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:CMSIS/Inc/core_cm3.h ****  *
1384:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1385:CMSIS/Inc/core_cm3.h ****  * @return        value of (*address)
1386:CMSIS/Inc/core_cm3.h ****  *
1387:CMSIS/Inc/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:CMSIS/Inc/core_cm3.h ****  */
1389:CMSIS/Inc/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:CMSIS/Inc/core_cm3.h **** 
1391:CMSIS/Inc/core_cm3.h **** /**
1392:CMSIS/Inc/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:CMSIS/Inc/core_cm3.h ****  *
1394:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1395:CMSIS/Inc/core_cm3.h ****  * @return        value of (*address)
1396:CMSIS/Inc/core_cm3.h ****  *
1397:CMSIS/Inc/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:CMSIS/Inc/core_cm3.h ****  */
1399:CMSIS/Inc/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:CMSIS/Inc/core_cm3.h **** 
1401:CMSIS/Inc/core_cm3.h **** /**
1402:CMSIS/Inc/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:CMSIS/Inc/core_cm3.h ****  *
1404:CMSIS/Inc/core_cm3.h ****  * @param  value  value to store
1405:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1406:CMSIS/Inc/core_cm3.h ****  * @return        successful / failed
1407:CMSIS/Inc/core_cm3.h ****  *
1408:CMSIS/Inc/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:CMSIS/Inc/core_cm3.h ****  */
1410:CMSIS/Inc/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:CMSIS/Inc/core_cm3.h **** 
1412:CMSIS/Inc/core_cm3.h **** /**
1413:CMSIS/Inc/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:CMSIS/Inc/core_cm3.h ****  *
1415:CMSIS/Inc/core_cm3.h ****  * @param  value  value to store
1416:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1417:CMSIS/Inc/core_cm3.h ****  * @return        successful / failed
1418:CMSIS/Inc/core_cm3.h ****  *
1419:CMSIS/Inc/core_cm3.h ****  * Exclusive STR command for 16 bit values
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 32


1420:CMSIS/Inc/core_cm3.h ****  */
1421:CMSIS/Inc/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:CMSIS/Inc/core_cm3.h **** 
1423:CMSIS/Inc/core_cm3.h **** /**
1424:CMSIS/Inc/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:CMSIS/Inc/core_cm3.h ****  *
1426:CMSIS/Inc/core_cm3.h ****  * @param  value  value to store
1427:CMSIS/Inc/core_cm3.h ****  * @param  *addr  address pointer
1428:CMSIS/Inc/core_cm3.h ****  * @return        successful / failed
1429:CMSIS/Inc/core_cm3.h ****  *
1430:CMSIS/Inc/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:CMSIS/Inc/core_cm3.h ****  */
1432:CMSIS/Inc/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:CMSIS/Inc/core_cm3.h **** 
1434:CMSIS/Inc/core_cm3.h **** 
1435:CMSIS/Inc/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:CMSIS/Inc/core_cm3.h **** /* TASKING carm specific functions */
1437:CMSIS/Inc/core_cm3.h **** 
1438:CMSIS/Inc/core_cm3.h **** /*
1439:CMSIS/Inc/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:CMSIS/Inc/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:CMSIS/Inc/core_cm3.h ****  * Including the CMSIS ones.
1442:CMSIS/Inc/core_cm3.h ****  */
1443:CMSIS/Inc/core_cm3.h **** 
1444:CMSIS/Inc/core_cm3.h **** #endif
1445:CMSIS/Inc/core_cm3.h **** 
1446:CMSIS/Inc/core_cm3.h **** 
1447:CMSIS/Inc/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:CMSIS/Inc/core_cm3.h ****   Core  Function Interface containing:
1449:CMSIS/Inc/core_cm3.h ****   - Core NVIC Functions
1450:CMSIS/Inc/core_cm3.h ****   - Core SysTick Functions
1451:CMSIS/Inc/core_cm3.h ****   - Core Reset Functions
1452:CMSIS/Inc/core_cm3.h **** */
1453:CMSIS/Inc/core_cm3.h **** /*@{*/
1454:CMSIS/Inc/core_cm3.h **** 
1455:CMSIS/Inc/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:CMSIS/Inc/core_cm3.h **** 
1457:CMSIS/Inc/core_cm3.h **** /**
1458:CMSIS/Inc/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:CMSIS/Inc/core_cm3.h ****  *
1460:CMSIS/Inc/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:CMSIS/Inc/core_cm3.h ****  *
1462:CMSIS/Inc/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:CMSIS/Inc/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:CMSIS/Inc/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:CMSIS/Inc/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:CMSIS/Inc/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:CMSIS/Inc/core_cm3.h ****  */
1468:CMSIS/Inc/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:CMSIS/Inc/core_cm3.h **** {
1470:CMSIS/Inc/core_cm3.h ****   uint32_t reg_value;
1471:CMSIS/Inc/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:CMSIS/Inc/core_cm3.h ****   
1473:CMSIS/Inc/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:CMSIS/Inc/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:CMSIS/Inc/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:CMSIS/Inc/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 33


1477:CMSIS/Inc/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:CMSIS/Inc/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:CMSIS/Inc/core_cm3.h **** }
1480:CMSIS/Inc/core_cm3.h **** 
1481:CMSIS/Inc/core_cm3.h **** /**
1482:CMSIS/Inc/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:CMSIS/Inc/core_cm3.h ****  *
1484:CMSIS/Inc/core_cm3.h ****  * @return priority grouping field 
1485:CMSIS/Inc/core_cm3.h ****  *
1486:CMSIS/Inc/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:CMSIS/Inc/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:CMSIS/Inc/core_cm3.h ****  */
1489:CMSIS/Inc/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:CMSIS/Inc/core_cm3.h **** {
1491:CMSIS/Inc/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:CMSIS/Inc/core_cm3.h **** }
1493:CMSIS/Inc/core_cm3.h **** 
1494:CMSIS/Inc/core_cm3.h **** /**
1495:CMSIS/Inc/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:CMSIS/Inc/core_cm3.h ****  *
1497:CMSIS/Inc/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:CMSIS/Inc/core_cm3.h ****  *
1499:CMSIS/Inc/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:CMSIS/Inc/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:CMSIS/Inc/core_cm3.h ****  */
1502:CMSIS/Inc/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 243              		.loc 2 1502 22 view .LVU73
 244              	.LBB5:
1503:CMSIS/Inc/core_cm3.h **** {
1504:CMSIS/Inc/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 245              		.loc 2 1504 3 view .LVU74
 246              		.loc 2 1504 39 is_stmt 0 view .LVU75
 247 00ca 0C4A     		ldr	r2, .L13+12
 248 00cc 0821     		movs	r1, #8
 249 00ce 1160     		str	r1, [r2]
 250              	.LVL4:
 251              		.loc 2 1504 39 view .LVU76
 252              	.LBE5:
 253              	.LBE4:
  39:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
 254              		.loc 1 39 5 is_stmt 1 view .LVU77
  39:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
 255              		.loc 1 39 14 is_stmt 0 view .LVU78
 256 00d0 9A88     		ldrh	r2, [r3, #4]
 257 00d2 92B2     		uxth	r2, r2
 258 00d4 22F01002 		bic	r2, r2, #16
 259 00d8 92B2     		uxth	r2, r2
 260 00da 9A80     		strh	r2, [r3, #4]	@ movhi
  40:rtc.c         ****     
 261              		.loc 1 40 5 is_stmt 1 view .LVU79
 262              	.L11:
  40:rtc.c         ****     
 263              		.loc 1 40 56 discriminator 1 view .LVU80
  40:rtc.c         ****     
 264              		.loc 1 40 11 discriminator 1 view .LVU81
  40:rtc.c         ****     
 265              		.loc 1 40 16 is_stmt 0 discriminator 1 view .LVU82
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 34


 266 00dc 064B     		ldr	r3, .L13+8
 267 00de 9B88     		ldrh	r3, [r3, #4]
  40:rtc.c         ****     
 268              		.loc 1 40 11 discriminator 1 view .LVU83
 269 00e0 13F0200F 		tst	r3, #32
 270 00e4 FAD0     		beq	.L11
  42:rtc.c         **** }
 271              		.loc 1 42 5 is_stmt 1 view .LVU84
 272 00e6 0648     		ldr	r0, .L13+16
 273 00e8 FFF7FEFF 		bl	rtc_get_time
 274              	.LVL5:
  43:rtc.c         **** 
 275              		.loc 1 43 1 is_stmt 0 view .LVU85
 276 00ec 08BD     		pop	{r3, pc}
 277              	.L14:
 278 00ee 00BF     		.align	2
 279              	.L13:
 280 00f0 00100240 		.word	1073876992
 281 00f4 00700040 		.word	1073770496
 282 00f8 00280040 		.word	1073752064
 283 00fc 00E100E0 		.word	-536813312
 284 0100 00000000 		.word	.LANCHOR0
 285              		.cfi_endproc
 286              	.LFE29:
 288              		.section	.text.rtc_set_time,"ax",%progbits
 289              		.align	1
 290              		.global	rtc_set_time
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 295              	rtc_set_time:
 296              	.LVL6:
 297              	.LFB31:
  53:rtc.c         **** 
  54:rtc.c         **** // set system time
  55:rtc.c         **** 
  56:rtc.c         **** void rtc_set_time(time_t *t) {
 298              		.loc 1 56 30 is_stmt 1 view -0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302              		@ link register save eliminated.
  57:rtc.c         ****     uint32_t time_var = t->hours*3600+t->minutes*60+t->seconds;
 303              		.loc 1 57 5 view .LVU87
 304              		.loc 1 57 26 is_stmt 0 view .LVU88
 305 0000 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 306              		.loc 1 57 40 view .LVU89
 307 0002 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 308              		.loc 1 57 49 view .LVU90
 309 0004 C3EB0313 		rsb	r3, r3, r3, lsl #4
 310 0008 9A00     		lsls	r2, r3, #2
 311              		.loc 1 57 38 view .LVU91
 312 000a 4FF46163 		mov	r3, #3600
 313 000e 03FB0122 		mla	r2, r3, r1, r2
 314              		.loc 1 57 54 view .LVU92
 315 0012 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 316              		.loc 1 57 52 view .LVU93
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 35


 317 0014 1A44     		add	r2, r2, r3
 318              	.LVL7:
  58:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
 319              		.loc 1 58 5 is_stmt 1 view .LVU94
 320              	.L16:
 321              		.loc 1 58 56 discriminator 1 view .LVU95
 322              		.loc 1 58 11 discriminator 1 view .LVU96
 323              		.loc 1 58 16 is_stmt 0 discriminator 1 view .LVU97
 324 0016 0D4B     		ldr	r3, .L18
 325 0018 9B88     		ldrh	r3, [r3, #4]
 326              		.loc 1 58 11 discriminator 1 view .LVU98
 327 001a 13F0200F 		tst	r3, #32
 328 001e FAD0     		beq	.L16
  59:rtc.c         ****     RTC->CRL |= RTC_CRL_CNF; 
 329              		.loc 1 59 5 is_stmt 1 view .LVU99
 330              		.loc 1 59 14 is_stmt 0 view .LVU100
 331 0020 0A49     		ldr	r1, .L18
 332 0022 8B88     		ldrh	r3, [r1, #4]
 333 0024 9BB2     		uxth	r3, r3
 334 0026 43F01003 		orr	r3, r3, #16
 335 002a 8B80     		strh	r3, [r1, #4]	@ movhi
  60:rtc.c         ****     RTC->CNTL = (uint16_t)(time_var&0xFFFF);
 336              		.loc 1 60 5 is_stmt 1 view .LVU101
 337              		.loc 1 60 17 is_stmt 0 view .LVU102
 338 002c 93B2     		uxth	r3, r2
 339              		.loc 1 60 15 view .LVU103
 340 002e 8B83     		strh	r3, [r1, #28]	@ movhi
  61:rtc.c         ****     RTC->CNTH = (uint16_t)(time_var>>16);
 341              		.loc 1 61 5 is_stmt 1 view .LVU104
 342              		.loc 1 61 17 is_stmt 0 view .LVU105
 343 0030 120C     		lsrs	r2, r2, #16
 344              	.LVL8:
 345              		.loc 1 61 15 view .LVU106
 346 0032 0A83     		strh	r2, [r1, #24]	@ movhi
  62:rtc.c         ****     RTC->CRL &= ~RTC_CRL_CNF; 
 347              		.loc 1 62 5 is_stmt 1 view .LVU107
 348              		.loc 1 62 14 is_stmt 0 view .LVU108
 349 0034 8B88     		ldrh	r3, [r1, #4]
 350 0036 9BB2     		uxth	r3, r3
 351 0038 23F01003 		bic	r3, r3, #16
 352 003c 9BB2     		uxth	r3, r3
 353 003e 8B80     		strh	r3, [r1, #4]	@ movhi
  63:rtc.c         ****     while ((RTC->CRL & RTC_CRL_RTOFF) != RTC_CRL_RTOFF);
 354              		.loc 1 63 5 is_stmt 1 view .LVU109
 355              	.L17:
 356              		.loc 1 63 56 discriminator 1 view .LVU110
 357              		.loc 1 63 11 discriminator 1 view .LVU111
 358              		.loc 1 63 16 is_stmt 0 discriminator 1 view .LVU112
 359 0040 024B     		ldr	r3, .L18
 360 0042 9B88     		ldrh	r3, [r3, #4]
 361              		.loc 1 63 11 discriminator 1 view .LVU113
 362 0044 13F0200F 		tst	r3, #32
 363 0048 FAD0     		beq	.L17
  64:rtc.c         **** }
 364              		.loc 1 64 1 view .LVU114
 365 004a 7047     		bx	lr
 366              	.L19:
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 36


 367              		.align	2
 368              	.L18:
 369 004c 00280040 		.word	1073752064
 370              		.cfi_endproc
 371              	.LFE31:
 373              		.section	.text.RTC_IRQHandler,"ax",%progbits
 374              		.align	1
 375              		.global	RTC_IRQHandler
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	RTC_IRQHandler:
 381              	.LFB32:
  65:rtc.c         **** 
  66:rtc.c         **** // second innterrupt handler (generates every second)
  67:rtc.c         **** 
  68:rtc.c         **** void RTC_IRQHandler(void) {
 382              		.loc 1 68 27 is_stmt 1 view -0
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
  69:rtc.c         ****     if(RTC->CRL &RTC_CRL_SECF) {
 386              		.loc 1 69 5 view .LVU116
 387              		.loc 1 69 11 is_stmt 0 view .LVU117
 388 0000 104B     		ldr	r3, .L28
 389 0002 9B88     		ldrh	r3, [r3, #4]
 390              		.loc 1 69 7 view .LVU118
 391 0004 13F0010F 		tst	r3, #1
 392 0008 00D1     		bne	.L26
 393 000a 7047     		bx	lr
 394              	.L26:
  68:rtc.c         ****     if(RTC->CRL &RTC_CRL_SECF) {
 395              		.loc 1 68 27 view .LVU119
 396 000c 10B5     		push	{r4, lr}
 397              	.LCFI1:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 4, -8
 400              		.cfi_offset 14, -4
  70:rtc.c         ****         RTC->CRL &= ~RTC_CRL_SECF;
 401              		.loc 1 70 9 is_stmt 1 view .LVU120
 402              		.loc 1 70 18 is_stmt 0 view .LVU121
 403 000e 0D4A     		ldr	r2, .L28
 404 0010 9388     		ldrh	r3, [r2, #4]
 405 0012 9BB2     		uxth	r3, r3
 406 0014 23F00103 		bic	r3, r3, #1
 407 0018 9BB2     		uxth	r3, r3
 408 001a 9380     		strh	r3, [r2, #4]	@ movhi
  71:rtc.c         ****         // get system time
  72:rtc.c         ****         rtc_get_time(&sys_time);
 409              		.loc 1 72 9 is_stmt 1 view .LVU122
 410 001c 0A4C     		ldr	r4, .L28+4
 411 001e 2046     		mov	r0, r4
 412 0020 FFF7FEFF 		bl	rtc_get_time
 413              	.LVL9:
  73:rtc.c         ****         // do we need to update display time? 
  74:rtc.c         ****         // (update neede every 60 seconds)
  75:rtc.c         ****         if(sys_time.seconds == 0) {
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 37


 414              		.loc 1 75 9 view .LVU123
 415              		.loc 1 75 20 is_stmt 0 view .LVU124
 416 0024 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 417              		.loc 1 75 11 view .LVU125
 418 0026 03B1     		cbz	r3, .L27
 419              	.L20:
  76:rtc.c         ****             // time needs to be updated on display
  77:rtc.c         ****             controller_set_state(EVT_TIME_UPDATED);
  78:rtc.c         ****             // counter reaches 24 hours, set to 0
  79:rtc.c         ****             if(sys_time.hours == 24) {
  80:rtc.c         ****                 sys_time.hours = 0;
  81:rtc.c         ****                 rtc_set_time(&sys_time);
  82:rtc.c         ****             }
  83:rtc.c         ****         }
  84:rtc.c         ****     }
  85:rtc.c         **** }...
 420              		.loc 1 85 1 view .LVU126
 421 0028 10BD     		pop	{r4, pc}
 422              	.L27:
  77:rtc.c         ****             controller_set_state(EVT_TIME_UPDATED);
 423              		.loc 1 77 13 is_stmt 1 view .LVU127
 424 002a 0220     		movs	r0, #2
 425 002c FFF7FEFF 		bl	controller_set_state
 426              	.LVL10:
  79:rtc.c         ****             if(sys_time.hours == 24) {
 427              		.loc 1 79 13 view .LVU128
  79:rtc.c         ****             if(sys_time.hours == 24) {
 428              		.loc 1 79 24 is_stmt 0 view .LVU129
 429 0030 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
  79:rtc.c         ****             if(sys_time.hours == 24) {
 430              		.loc 1 79 15 view .LVU130
 431 0032 182B     		cmp	r3, #24
 432 0034 F8D1     		bne	.L20
  80:rtc.c         ****                 sys_time.hours = 0;
 433              		.loc 1 80 17 is_stmt 1 view .LVU131
  80:rtc.c         ****                 sys_time.hours = 0;
 434              		.loc 1 80 32 is_stmt 0 view .LVU132
 435 0036 2046     		mov	r0, r4
 436 0038 0023     		movs	r3, #0
 437 003a 2370     		strb	r3, [r4]
  81:rtc.c         ****                 rtc_set_time(&sys_time);
 438              		.loc 1 81 17 is_stmt 1 view .LVU133
 439 003c FFF7FEFF 		bl	rtc_set_time
 440              	.LVL11:
 441              		.loc 1 85 1 is_stmt 0 view .LVU134
 442 0040 F2E7     		b	.L20
 443              	.L29:
 444 0042 00BF     		.align	2
 445              	.L28:
 446 0044 00280040 		.word	1073752064
 447 0048 00000000 		.word	.LANCHOR0
 448              		.cfi_endproc
 449              	.LFE32:
 451              		.global	sys_time
 452              		.section	.bss.sys_time,"aw",%nobits
 453              		.align	2
 454              		.set	.LANCHOR0,. + 0
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 38


 457              	sys_time:
 458 0000 000000   		.space	3
 459              		.text
 460              	.Letext0:
 461              		.file 3 "/usr/local/gcc-arm/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_
 462              		.file 4 "/usr/local/gcc-arm/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 463              		.file 5 "rtc.h"
 464              		.file 6 "CMSIS/Inc/stm32f10x.h"
 465              		.file 7 "controller.h"
ARM GAS  /var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s 			page 39


DEFINED SYMBOLS
                            *ABS*:0000000000000000 rtc.c
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:18     .text.rtc_get_time:0000000000000000 $t
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:24     .text.rtc_get_time:0000000000000000 rtc_get_time
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:74     .text.rtc_get_time:0000000000000040 $d
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:80     .text.rtc_init:0000000000000000 $t
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:86     .text.rtc_init:0000000000000000 rtc_init
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:280    .text.rtc_init:00000000000000f0 $d
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:289    .text.rtc_set_time:0000000000000000 $t
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:295    .text.rtc_set_time:0000000000000000 rtc_set_time
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:369    .text.rtc_set_time:000000000000004c $d
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:374    .text.RTC_IRQHandler:0000000000000000 $t
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:380    .text.RTC_IRQHandler:0000000000000000 RTC_IRQHandler
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:446    .text.RTC_IRQHandler:0000000000000044 $d
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:457    .bss.sys_time:0000000000000000 sys_time
/var/folders/9x/7nl7qcbn3r12rp7phz107hx40000gp/T//cc4sAnjO.s:453    .bss.sys_time:0000000000000000 $d

UNDEFINED SYMBOLS
controller_set_state
