|CPU
outCLK1 <= PLL:inst9.c1
clk => PLL:inst9.inclk0
outCLK0 <= PLL:inst9.c0
outCLK2 <= PLL:inst9.c2
outCLK3 <= PLL:inst9.c3
outMIR0K <= MIR0[21].DB_MAX_OUTPUT_PORT_TYPE
outEN1 <= UC_v:inst10.en0
outEN2 <= en2.DB_MAX_OUTPUT_PORT_TYPE
outA[0] <= ELATCH_v:inst4.Q[0]
outA[1] <= ELATCH_v:inst4.Q[1]
outA[2] <= ELATCH_v:inst4.Q[2]
outA[3] <= ELATCH_v:inst4.Q[3]
outA[4] <= ELATCH_v:inst4.Q[4]
outA[5] <= ELATCH_v:inst4.Q[5]
outA[6] <= ELATCH_v:inst4.Q[6]
outA[7] <= ELATCH_v:inst4.Q[7]
outA[8] <= ELATCH_v:inst4.Q[8]
outA[9] <= ELATCH_v:inst4.Q[9]
outA[10] <= ELATCH_v:inst4.Q[10]
outA[11] <= ELATCH_v:inst4.Q[11]
outA[12] <= ELATCH_v:inst4.Q[12]
outA[13] <= ELATCH_v:inst4.Q[13]
outA[14] <= ELATCH_v:inst4.Q[14]
outA[15] <= ELATCH_v:inst4.Q[15]
outA_[0] <= MUX_v:inst21.Q[0]
outA_[1] <= MUX_v:inst21.Q[1]
outA_[2] <= MUX_v:inst21.Q[2]
outA_[3] <= MUX_v:inst21.Q[3]
outA_[4] <= MUX_v:inst21.Q[4]
outA_[5] <= MUX_v:inst21.Q[5]
outA_[6] <= MUX_v:inst21.Q[6]
outA_[7] <= MUX_v:inst21.Q[7]
outA_[8] <= MUX_v:inst21.Q[8]
outA_[9] <= MUX_v:inst21.Q[9]
outA_[10] <= MUX_v:inst21.Q[10]
outA_[11] <= MUX_v:inst21.Q[11]
outA_[12] <= MUX_v:inst21.Q[12]
outA_[13] <= MUX_v:inst21.Q[13]
outA_[14] <= MUX_v:inst21.Q[14]
outA_[15] <= MUX_v:inst21.Q[15]
outB[0] <= ELATCH_v:inst5.Q[0]
outB[1] <= ELATCH_v:inst5.Q[1]
outB[2] <= ELATCH_v:inst5.Q[2]
outB[3] <= ELATCH_v:inst5.Q[3]
outB[4] <= ELATCH_v:inst5.Q[4]
outB[5] <= ELATCH_v:inst5.Q[5]
outB[6] <= ELATCH_v:inst5.Q[6]
outB[7] <= ELATCH_v:inst5.Q[7]
outB[8] <= ELATCH_v:inst5.Q[8]
outB[9] <= ELATCH_v:inst5.Q[9]
outB[10] <= ELATCH_v:inst5.Q[10]
outB[11] <= ELATCH_v:inst5.Q[11]
outB[12] <= ELATCH_v:inst5.Q[12]
outB[13] <= ELATCH_v:inst5.Q[13]
outB[14] <= ELATCH_v:inst5.Q[14]
outB[15] <= ELATCH_v:inst5.Q[15]
outC[0] <= LATCH_v:inst.Q[0]
outC[1] <= LATCH_v:inst.Q[1]
outC[2] <= LATCH_v:inst.Q[2]
outC[3] <= LATCH_v:inst.Q[3]
outC[4] <= LATCH_v:inst.Q[4]
outC[5] <= LATCH_v:inst.Q[5]
outC[6] <= LATCH_v:inst.Q[6]
outC[7] <= LATCH_v:inst.Q[7]
outC[8] <= LATCH_v:inst.Q[8]
outC[9] <= LATCH_v:inst.Q[9]
outC[10] <= LATCH_v:inst.Q[10]
outC[11] <= LATCH_v:inst.Q[11]
outC[12] <= LATCH_v:inst.Q[12]
outC[13] <= LATCH_v:inst.Q[13]
outC[14] <= LATCH_v:inst.Q[14]
outC[15] <= LATCH_v:inst.Q[15]
outIR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
outIR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
outIR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
outIR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
outIR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
outIR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
outIR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
outIR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
outIR[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
outIR[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
outIR[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
outIR[11] <= IR[11].DB_MAX_OUTPUT_PORT_TYPE
outIR[12] <= IR[12].DB_MAX_OUTPUT_PORT_TYPE
outIR[13] <= IR[13].DB_MAX_OUTPUT_PORT_TYPE
outIR[14] <= IR[14].DB_MAX_OUTPUT_PORT_TYPE
outIR[15] <= IR[15].DB_MAX_OUTPUT_PORT_TYPE
outMIR0A[0] <= MIR0[27].DB_MAX_OUTPUT_PORT_TYPE
outMIR0A[1] <= MIR0[28].DB_MAX_OUTPUT_PORT_TYPE
outMIR0A[2] <= MIR0[29].DB_MAX_OUTPUT_PORT_TYPE
outMIR0A[3] <= MIR0[30].DB_MAX_OUTPUT_PORT_TYPE
outMIR0A[4] <= MIR0[31].DB_MAX_OUTPUT_PORT_TYPE
outMIR0A[5] <= MIR0[32].DB_MAX_OUTPUT_PORT_TYPE
outMIR0B[0] <= MIR0[22].DB_MAX_OUTPUT_PORT_TYPE
outMIR0B[1] <= MIR0[23].DB_MAX_OUTPUT_PORT_TYPE
outMIR0B[2] <= MIR0[24].DB_MAX_OUTPUT_PORT_TYPE
outMIR0B[3] <= MIR0[25].DB_MAX_OUTPUT_PORT_TYPE
outMIR0B[4] <= MIR0[26].DB_MAX_OUTPUT_PORT_TYPE
outMIR0T[0] <= MIR0[0].DB_MAX_OUTPUT_PORT_TYPE
outMIR0T[1] <= MIR0[1].DB_MAX_OUTPUT_PORT_TYPE
outMIR0T[2] <= MIR0[2].DB_MAX_OUTPUT_PORT_TYPE
outMIR0T[3] <= MIR0[3].DB_MAX_OUTPUT_PORT_TYPE
outMIR0T[4] <= MIR0[4].DB_MAX_OUTPUT_PORT_TYPE
outMIR0T[5] <= MIR0[5].DB_MAX_OUTPUT_PORT_TYPE
outMIR0T[6] <= MIR0[6].DB_MAX_OUTPUT_PORT_TYPE
outMIR1ALU[0] <= MIR1[15].DB_MAX_OUTPUT_PORT_TYPE
outMIR1ALU[1] <= MIR1[16].DB_MAX_OUTPUT_PORT_TYPE
outMIR1ALU[2] <= MIR1[17].DB_MAX_OUTPUT_PORT_TYPE
outMIR1ALU[3] <= MIR1[18].DB_MAX_OUTPUT_PORT_TYPE
outMIR1SH[0] <= MIR1[13].DB_MAX_OUTPUT_PORT_TYPE
outMIR1SH[1] <= MIR1[14].DB_MAX_OUTPUT_PORT_TYPE
outMIR2C[0] <= MIR2[7].DB_MAX_OUTPUT_PORT_TYPE
outMIR2C[1] <= MIR2[8].DB_MAX_OUTPUT_PORT_TYPE
outMIR2C[2] <= MIR2[9].DB_MAX_OUTPUT_PORT_TYPE
outMIR2C[3] <= MIR2[10].DB_MAX_OUTPUT_PORT_TYPE
outMIR2C[4] <= MIR2[11].DB_MAX_OUTPUT_PORT_TYPE
outMIR2C[5] <= MIR2[12].DB_MAX_OUTPUT_PORT_TYPE
outP[0] <= PROGRAM:inst19.q[0]
outP[1] <= PROGRAM:inst19.q[1]
outP[2] <= PROGRAM:inst19.q[2]
outP[3] <= PROGRAM:inst19.q[3]
outP[4] <= PROGRAM:inst19.q[4]
outP[5] <= PROGRAM:inst19.q[5]
outP[6] <= PROGRAM:inst19.q[6]
outP[7] <= PROGRAM:inst19.q[7]
outP[8] <= PROGRAM:inst19.q[8]
outP[9] <= PROGRAM:inst19.q[9]
outP[10] <= PROGRAM:inst19.q[10]
outP[11] <= PROGRAM:inst19.q[11]
outP[12] <= PROGRAM:inst19.q[12]
outP[13] <= PROGRAM:inst19.q[13]
outP[14] <= PROGRAM:inst19.q[14]
outP[15] <= PROGRAM:inst19.q[15]
outPC[0] <= PC_v:inst7.PC[0]
outPC[1] <= PC_v:inst7.PC[1]
outPC[2] <= PC_v:inst7.PC[2]
outPC[3] <= PC_v:inst7.PC[3]
outPC[4] <= PC_v:inst7.PC[4]
outPC[5] <= PC_v:inst7.PC[5]
outPC[6] <= PC_v:inst7.PC[6]
outPC[7] <= PC_v:inst7.PC[7]
outPC[8] <= PC_v:inst7.PC[8]
outPC[9] <= PC_v:inst7.PC[9]
outPC[10] <= PC_v:inst7.PC[10]
outPC[11] <= PC_v:inst7.PC[11]
outSH[0] <= SH_v:inst1.C_[0]
outSH[1] <= SH_v:inst1.C_[1]
outSH[2] <= SH_v:inst1.C_[2]
outSH[3] <= SH_v:inst1.C_[3]
outSH[4] <= SH_v:inst1.C_[4]
outSH[5] <= SH_v:inst1.C_[5]
outSH[6] <= SH_v:inst1.C_[6]
outSH[7] <= SH_v:inst1.C_[7]
outSH[8] <= SH_v:inst1.C_[8]
outSH[9] <= SH_v:inst1.C_[9]
outSH[10] <= SH_v:inst1.C_[10]
outSH[11] <= SH_v:inst1.C_[11]
outSH[12] <= SH_v:inst1.C_[12]
outSH[13] <= SH_v:inst1.C_[13]
outSH[14] <= SH_v:inst1.C_[14]
outSH[15] <= SH_v:inst1.C_[15]


|CPU|PLL:inst9
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|CPU|PLL:inst9|altpll:altpll_component
inclk[0] => PLL_altpll1:auto_generated.inclk[0]
inclk[1] => PLL_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|CPU|PLL:inst9|altpll:altpll_component|PLL_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|CPU|EFF_v:inst15
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[32]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
clk => Q[32]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
D[32] => Q[32]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|UC_v:inst10
clk => hold[0].CLK
clk => hold[1].CLK
clk => hold[2].CLK
clk => en1~reg0.CLK
clk => en0~reg0.CLK
clk => hold_[0].CLK
clk => hold_[1].CLK
clk => hold_[2].CLK
C2[0] => Equal4.IN5
C2[0] => Equal5.IN6
C2[1] => Equal4.IN4
C2[1] => Equal5.IN5
C2[2] => Equal4.IN3
C2[2] => Equal5.IN4
C2[3] => Equal4.IN2
C2[3] => Equal5.IN3
C2[4] => Equal4.IN1
C2[4] => Equal5.IN2
C2[5] => Equal4.IN0
C2[5] => Equal5.IN1
T2[0] => ~NO_FANOUT~
T2[1] => en0.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => hold.OUTPUTSELECT
T2[1] => en0.OUTPUTSELECT
T2[1] => en0.OUTPUTSELECT
T2[1] => en0.OUTPUTSELECT
T2[1] => en0.OUTPUTSELECT
T2[1] => en0.OUTPUTSELECT
T2[2] => ~NO_FANOUT~
T2[3] => hold.OUTPUTSELECT
T2[3] => hold.OUTPUTSELECT
T2[3] => hold.OUTPUTSELECT
T2[3] => hold.OUTPUTSELECT
T2[3] => hold.OUTPUTSELECT
T2[3] => hold.OUTPUTSELECT
T2[3] => en0.OUTPUTSELECT
T2[3] => en0.OUTPUTSELECT
T2[4] => ~NO_FANOUT~
T2[5] => hold.OUTPUTSELECT
T2[5] => hold.OUTPUTSELECT
T2[5] => hold.OUTPUTSELECT
T2[5] => en0.OUTPUTSELECT
T2[6] => ~NO_FANOUT~
ALU1[0] => Decoder0.IN3
ALU1[1] => Decoder0.IN2
ALU1[2] => Decoder0.IN1
ALU1[3] => Decoder0.IN0
C1[0] => Equal2.IN5
C1[0] => Equal3.IN6
C1[1] => Equal2.IN4
C1[1] => Equal3.IN5
C1[2] => Equal2.IN3
C1[2] => Equal3.IN4
C1[3] => Equal2.IN2
C1[3] => Equal3.IN3
C1[4] => Equal2.IN1
C1[4] => Equal3.IN2
C1[5] => Equal2.IN0
C1[5] => Equal3.IN1
T1[0] => ~NO_FANOUT~
T1[1] => hold.OUTPUTSELECT
T1[1] => hold.OUTPUTSELECT
T1[1] => hold.OUTPUTSELECT
T1[1] => en0.OUTPUTSELECT
T1[2] => ~NO_FANOUT~
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => en0.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => hold.OUTPUTSELECT
T1[3] => en0.OUTPUTSELECT
T1[3] => en0.OUTPUTSELECT
T1[3] => en0.OUTPUTSELECT
T1[4] => ~NO_FANOUT~
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => en0.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => hold.OUTPUTSELECT
T1[5] => en0.OUTPUTSELECT
T1[5] => en0.OUTPUTSELECT
T1[5] => en0.OUTPUTSELECT
T1[6] => ~NO_FANOUT~
A0[0] => Equal2.IN11
A0[0] => Equal4.IN11
A0[1] => Equal2.IN10
A0[1] => Equal4.IN10
A0[2] => Equal2.IN9
A0[2] => Equal4.IN9
A0[3] => Equal2.IN8
A0[3] => Equal4.IN8
A0[4] => Equal2.IN7
A0[4] => Equal4.IN7
A0[5] => Equal2.IN6
A0[5] => Equal4.IN6
B0[0] => Equal3.IN11
B0[0] => Equal5.IN11
B0[1] => Equal3.IN10
B0[1] => Equal5.IN10
B0[2] => Equal3.IN9
B0[2] => Equal5.IN9
B0[3] => Equal3.IN8
B0[3] => Equal5.IN8
B0[4] => Equal3.IN7
B0[4] => Equal5.IN7
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => en0.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => hold.OUTPUTSELECT
T0[0] => en0.OUTPUTSELECT
T0[0] => en0.OUTPUTSELECT
T0[0] => en0.OUTPUTSELECT
T0[0] => en0.OUTPUTSELECT
T0[0] => en0.OUTPUTSELECT
T0[0] => en0.OUTPUTSELECT
T0[1] => ~NO_FANOUT~
T0[2] => hold.OUTPUTSELECT
T0[2] => hold.OUTPUTSELECT
T0[2] => hold.OUTPUTSELECT
T0[2] => en0.OUTPUTSELECT
T0[2] => hold.OUTPUTSELECT
T0[2] => hold.OUTPUTSELECT
T0[2] => hold.OUTPUTSELECT
T0[2] => hold.OUTPUTSELECT
T0[2] => hold.OUTPUTSELECT
T0[2] => hold.OUTPUTSELECT
T0[2] => en0.OUTPUTSELECT
T0[2] => en0.OUTPUTSELECT
T0[3] => ~NO_FANOUT~
T0[4] => hold.OUTPUTSELECT
T0[4] => hold.OUTPUTSELECT
T0[4] => hold.OUTPUTSELECT
T0[4] => en0.OUTPUTSELECT
T0[4] => hold.OUTPUTSELECT
T0[4] => hold.OUTPUTSELECT
T0[4] => hold.OUTPUTSELECT
T0[4] => en0.OUTPUTSELECT
T0[5] => ~NO_FANOUT~
T0[6] => ~NO_FANOUT~
MR0 => hold.OUTPUTSELECT
MR0 => hold.OUTPUTSELECT
MR0 => hold.OUTPUTSELECT
MR0 => en0.OUTPUTSELECT
en0 <= en0~reg0.DB_MAX_OUTPUT_PORT_TYPE
en1 <= en1~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|EFF_v:inst16
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[31]~reg0.ENA
en => Q[32]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
clk => Q[32]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
D[32] => Q[32]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|FF_v:inst17
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
clk => Q[32]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
D[32] => Q[32]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ROM_v:inst11
clk => MIR[0]~reg0.CLK
clk => MIR[1]~reg0.CLK
clk => MIR[2]~reg0.CLK
clk => MIR[3]~reg0.CLK
clk => MIR[4]~reg0.CLK
clk => MIR[5]~reg0.CLK
clk => MIR[6]~reg0.CLK
clk => MIR[7]~reg0.CLK
clk => MIR[8]~reg0.CLK
clk => MIR[9]~reg0.CLK
clk => MIR[10]~reg0.CLK
clk => MIR[11]~reg0.CLK
clk => MIR[12]~reg0.CLK
clk => MIR[13]~reg0.CLK
clk => MIR[14]~reg0.CLK
clk => MIR[15]~reg0.CLK
clk => MIR[16]~reg0.CLK
clk => MIR[17]~reg0.CLK
clk => MIR[18]~reg0.CLK
clk => MIR[19]~reg0.CLK
clk => MIR[20]~reg0.CLK
clk => MIR[21]~reg0.CLK
clk => MIR[22]~reg0.CLK
clk => MIR[23]~reg0.CLK
clk => MIR[24]~reg0.CLK
clk => MIR[25]~reg0.CLK
clk => MIR[26]~reg0.CLK
clk => MIR[27]~reg0.CLK
clk => MIR[28]~reg0.CLK
clk => MIR[29]~reg0.CLK
clk => MIR[30]~reg0.CLK
clk => MIR[31]~reg0.CLK
clk => MIR[32]~reg0.CLK
IR[0] => LessThan0.IN32
IR[0] => LessThan1.IN32
IR[0] => LessThan2.IN32
IR[0] => LessThan3.IN32
IR[0] => LessThan4.IN32
IR[0] => MIR.IN0
IR[0] => MIR.IN0
IR[1] => LessThan0.IN31
IR[1] => LessThan1.IN31
IR[1] => LessThan2.IN31
IR[1] => LessThan3.IN31
IR[1] => LessThan4.IN31
IR[1] => MIR.IN0
IR[1] => MIR.IN0
IR[2] => LessThan0.IN30
IR[2] => LessThan1.IN30
IR[2] => LessThan2.IN30
IR[2] => LessThan3.IN30
IR[2] => LessThan4.IN30
IR[2] => MIR.IN0
IR[2] => MIR.IN0
IR[3] => LessThan0.IN29
IR[3] => LessThan1.IN29
IR[3] => LessThan2.IN29
IR[3] => LessThan3.IN29
IR[3] => LessThan4.IN29
IR[3] => MIR.IN0
IR[3] => MIR.IN0
IR[4] => LessThan0.IN28
IR[4] => LessThan1.IN28
IR[4] => LessThan2.IN28
IR[4] => LessThan3.IN28
IR[4] => LessThan4.IN28
IR[4] => MIR.IN0
IR[4] => MIR.IN0
IR[5] => LessThan0.IN27
IR[5] => LessThan1.IN27
IR[5] => LessThan2.IN27
IR[5] => LessThan3.IN27
IR[5] => LessThan4.IN27
IR[5] => MIR.IN0
IR[6] => LessThan0.IN26
IR[6] => LessThan1.IN26
IR[6] => LessThan2.IN26
IR[6] => LessThan3.IN26
IR[6] => LessThan4.IN26
IR[6] => MIR.IN0
IR[7] => LessThan0.IN25
IR[7] => LessThan1.IN25
IR[7] => LessThan2.IN25
IR[7] => LessThan3.IN25
IR[7] => LessThan4.IN25
IR[7] => MIR.IN0
IR[8] => LessThan0.IN24
IR[8] => LessThan1.IN24
IR[8] => LessThan2.IN24
IR[8] => LessThan3.IN24
IR[8] => LessThan4.IN24
IR[8] => ROM4.raddr_a[0].DATAA
IR[8] => MIR.IN0
IR[8] => ROM3.RADDR
IR[9] => LessThan0.IN23
IR[9] => LessThan1.IN23
IR[9] => LessThan2.IN23
IR[9] => LessThan3.IN23
IR[9] => LessThan4.IN23
IR[9] => ROM4.raddr_a[1].DATAA
IR[9] => MIR.IN0
IR[9] => ROM2.RADDR
IR[9] => ROM3.RADDR1
IR[10] => LessThan0.IN22
IR[10] => LessThan1.IN22
IR[10] => LessThan2.IN22
IR[10] => LessThan3.IN22
IR[10] => LessThan4.IN22
IR[10] => ROM4.raddr_a[2].DATAA
IR[10] => ROM1.RADDR
IR[10] => ROM2.RADDR1
IR[10] => ROM3.RADDR2
IR[11] => LessThan0.IN21
IR[11] => LessThan1.IN21
IR[11] => LessThan2.IN21
IR[11] => LessThan3.IN21
IR[11] => LessThan4.IN21
IR[11] => ROM1.RADDR1
IR[11] => ROM2.RADDR2
IR[11] => ROM3.RADDR3
IR[12] => LessThan0.IN20
IR[12] => LessThan1.IN20
IR[12] => LessThan2.IN20
IR[12] => LessThan3.IN20
IR[12] => ROM0.RADDR
IR[12] => ROM1.RADDR2
IR[12] => ROM2.RADDR3
IR[13] => LessThan0.IN19
IR[13] => LessThan1.IN19
IR[13] => LessThan2.IN19
IR[13] => ROM0.RADDR1
IR[13] => ROM1.RADDR3
IR[14] => LessThan0.IN18
IR[14] => LessThan1.IN18
IR[14] => ROM0.RADDR2
IR[15] => LessThan0.IN17
MIR[0] <= MIR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[1] <= MIR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[2] <= MIR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[3] <= MIR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[4] <= MIR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[5] <= MIR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[6] <= MIR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[7] <= MIR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[8] <= MIR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[9] <= MIR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[10] <= MIR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[11] <= MIR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[12] <= MIR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[13] <= MIR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[14] <= MIR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[15] <= MIR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[16] <= MIR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[17] <= MIR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[18] <= MIR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[19] <= MIR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[20] <= MIR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[21] <= MIR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[22] <= MIR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[23] <= MIR[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[24] <= MIR[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[25] <= MIR[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[26] <= MIR[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[27] <= MIR[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[28] <= MIR[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[29] <= MIR[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[30] <= MIR[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[31] <= MIR[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIR[32] <= MIR[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|EFF16_v:inst13
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|PROGRAM:inst19
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|PROGRAM:inst19|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_p8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_p8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_p8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_p8a1:auto_generated.address_a[4]
address_a[5] => altsyncram_p8a1:auto_generated.address_a[5]
address_a[6] => altsyncram_p8a1:auto_generated.address_a[6]
address_a[7] => altsyncram_p8a1:auto_generated.address_a[7]
address_a[8] => altsyncram_p8a1:auto_generated.address_a[8]
address_a[9] => altsyncram_p8a1:auto_generated.address_a[9]
address_a[10] => altsyncram_p8a1:auto_generated.address_a[10]
address_a[11] => altsyncram_p8a1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p8a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p8a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p8a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p8a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p8a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p8a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p8a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p8a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_p8a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_p8a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_p8a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_p8a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_p8a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_p8a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_p8a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_p8a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|PROGRAM:inst19|altsyncram:altsyncram_component|altsyncram_p8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|CPU|PC_v:inst7
en => PC[2]~reg0.ENA
en => PC[1]~reg0.ENA
en => PC[0]~reg0.ENA
en => PC_[11].ENA
en => PC_[10].ENA
en => PC_[9].ENA
en => PC_[8].ENA
en => PC_[7].ENA
en => PC_[6].ENA
en => PC_[5].ENA
en => PC_[4].ENA
en => hold.ENA
en => start.ENA
en => PC_[3].ENA
en => PC_[2].ENA
en => PC_[1].ENA
en => PC_[0].ENA
en => PC[3]~reg0.ENA
en => PC[4]~reg0.ENA
en => PC[5]~reg0.ENA
en => PC[6]~reg0.ENA
en => PC[7]~reg0.ENA
en => PC[8]~reg0.ENA
en => PC[9]~reg0.ENA
en => PC[10]~reg0.ENA
en => PC[11]~reg0.ENA
clk => start.CLK
clk => hold.CLK
clk => PC_[0].CLK
clk => PC_[1].CLK
clk => PC_[2].CLK
clk => PC_[3].CLK
clk => PC_[4].CLK
clk => PC_[5].CLK
clk => PC_[6].CLK
clk => PC_[7].CLK
clk => PC_[8].CLK
clk => PC_[9].CLK
clk => PC_[10].CLK
clk => PC_[11].CLK
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[11]~reg0.CLK
IR[0] => PC.DATAB
IR[0] => PC.DATAB
IR[0] => PC.DATAB
IR[0] => Add1.IN20
IR[0] => Mux11.IN19
IR[1] => PC.DATAB
IR[1] => PC.DATAB
IR[1] => PC.DATAB
IR[1] => Add1.IN19
IR[1] => Mux10.IN19
IR[2] => PC.DATAB
IR[2] => PC.DATAB
IR[2] => PC.DATAB
IR[2] => Add1.IN18
IR[2] => Mux9.IN19
IR[3] => PC.DATAB
IR[3] => PC.DATAB
IR[3] => PC.DATAB
IR[3] => Add1.IN17
IR[3] => Mux8.IN19
IR[4] => PC.DATAB
IR[4] => PC.DATAB
IR[4] => PC.DATAB
IR[4] => Add1.IN16
IR[4] => Mux7.IN19
IR[5] => PC.DATAB
IR[5] => PC.DATAB
IR[5] => PC.DATAB
IR[5] => Add1.IN15
IR[5] => Mux6.IN19
IR[6] => PC.DATAB
IR[6] => PC.DATAB
IR[6] => PC.DATAB
IR[6] => Add1.IN14
IR[6] => Mux5.IN19
IR[7] => PC.DATAB
IR[7] => PC.DATAB
IR[7] => PC.DATAB
IR[7] => Add1.IN13
IR[7] => Mux4.IN19
IR[8] => Equal0.IN31
IR[8] => PC.DATAB
IR[8] => PC.DATAB
IR[8] => PC.DATAB
IR[8] => Add1.IN12
IR[8] => Mux3.IN19
IR[9] => Equal0.IN30
IR[9] => PC.DATAB
IR[9] => PC.DATAB
IR[9] => PC.DATAB
IR[9] => Add1.IN11
IR[9] => Mux2.IN19
IR[10] => Equal0.IN29
IR[10] => PC.DATAB
IR[10] => PC.DATAB
IR[10] => PC.DATAB
IR[10] => Add1.IN10
IR[10] => Mux1.IN19
IR[11] => Equal0.IN28
IR[11] => PC.DATAB
IR[11] => PC.DATAB
IR[11] => PC.DATAB
IR[11] => Add1.IN9
IR[11] => Mux0.IN19
IR[12] => Equal0.IN27
IR[12] => Add1.IN8
IR[12] => Mux0.IN18
IR[12] => Mux1.IN18
IR[12] => Mux2.IN18
IR[12] => Mux3.IN18
IR[12] => Mux4.IN18
IR[12] => Mux5.IN18
IR[12] => Mux6.IN18
IR[12] => Mux7.IN18
IR[12] => Mux8.IN18
IR[12] => Mux9.IN18
IR[12] => Mux10.IN18
IR[12] => Mux11.IN18
IR[12] => Decoder0.IN3
IR[12] => Mux12.IN6
IR[13] => Equal0.IN26
IR[13] => Add1.IN7
IR[13] => Mux0.IN17
IR[13] => Mux1.IN17
IR[13] => Mux2.IN17
IR[13] => Mux3.IN17
IR[13] => Mux4.IN17
IR[13] => Mux5.IN17
IR[13] => Mux6.IN17
IR[13] => Mux7.IN17
IR[13] => Mux8.IN17
IR[13] => Mux9.IN17
IR[13] => Mux10.IN17
IR[13] => Mux11.IN17
IR[13] => Decoder0.IN2
IR[13] => Mux12.IN5
IR[14] => Equal0.IN25
IR[14] => Add1.IN6
IR[14] => Mux0.IN16
IR[14] => Mux1.IN16
IR[14] => Mux2.IN16
IR[14] => Mux3.IN16
IR[14] => Mux4.IN16
IR[14] => Mux5.IN16
IR[14] => Mux6.IN16
IR[14] => Mux7.IN16
IR[14] => Mux8.IN16
IR[14] => Mux9.IN16
IR[14] => Mux10.IN16
IR[14] => Mux11.IN16
IR[14] => Decoder0.IN1
IR[14] => Mux12.IN4
IR[15] => Equal0.IN24
IR[15] => Add1.IN5
IR[15] => Mux0.IN15
IR[15] => Mux1.IN15
IR[15] => Mux2.IN15
IR[15] => Mux3.IN15
IR[15] => Mux4.IN15
IR[15] => Mux5.IN15
IR[15] => Mux6.IN15
IR[15] => Mux7.IN15
IR[15] => Mux8.IN15
IR[15] => Mux9.IN15
IR[15] => Mux10.IN15
IR[15] => Mux11.IN15
IR[15] => Decoder0.IN0
IR[15] => Mux12.IN3
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[0] => PC.OUTPUTSELECT
CCR[1] => ~NO_FANOUT~
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[2] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
CCR[3] => PC.OUTPUTSELECT
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6
C[0] <= SELEC_ALU:inst6.C[0]
C[1] <= SELEC_ALU:inst6.C[1]
C[2] <= SELEC_ALU:inst6.C[2]
C[3] <= SELEC_ALU:inst6.C[3]
C[4] <= SELEC_ALU:inst6.C[4]
C[5] <= SELEC_ALU:inst6.C[5]
C[6] <= SELEC_ALU:inst6.C[6]
C[7] <= SELEC_ALU:inst6.C[7]
C[8] <= SELEC_ALU:inst6.C[8]
C[9] <= SELEC_ALU:inst6.C[9]
C[10] <= SELEC_ALU:inst6.C[10]
C[11] <= SELEC_ALU:inst6.C[11]
C[12] <= SELEC_ALU:inst6.C[12]
C[13] <= SELEC_ALU:inst6.C[13]
C[14] <= SELEC_ALU:inst6.C[14]
C[15] <= SELEC_ALU:inst6.C[15]
CCR[0] <= SELEC_ALU:inst6.CCR[0]
CCR[1] <= SELEC_ALU:inst6.CCR[1]
CCR[2] <= SELEC_ALU:inst6.CCR[2]
CCR[3] <= SELEC_ALU:inst6.CCR[3]
dataa[0] => ADDSUB_b:inst.dataa[0]
dataa[0] => SELEC_ALU:inst6.A[0]
dataa[0] => LPM_AND:inst48.data[0][0]
dataa[0] => DIV_b:inst4.numer[0]
dataa[0] => MUL_b:inst3.dataa[0]
dataa[0] => LPM_INV:inst10.data[0]
dataa[0] => LPM_OR:inst25.data[0][0]
dataa[0] => LPM_XOR:inst14.data[0][0]
dataa[1] => ADDSUB_b:inst.dataa[1]
dataa[1] => SELEC_ALU:inst6.A[1]
dataa[1] => LPM_AND:inst48.data[0][1]
dataa[1] => DIV_b:inst4.numer[1]
dataa[1] => MUL_b:inst3.dataa[1]
dataa[1] => LPM_INV:inst10.data[1]
dataa[1] => LPM_OR:inst25.data[0][1]
dataa[1] => LPM_XOR:inst14.data[0][1]
dataa[2] => ADDSUB_b:inst.dataa[2]
dataa[2] => SELEC_ALU:inst6.A[2]
dataa[2] => LPM_AND:inst48.data[0][2]
dataa[2] => DIV_b:inst4.numer[2]
dataa[2] => MUL_b:inst3.dataa[2]
dataa[2] => LPM_INV:inst10.data[2]
dataa[2] => LPM_OR:inst25.data[0][2]
dataa[2] => LPM_XOR:inst14.data[0][2]
dataa[3] => ADDSUB_b:inst.dataa[3]
dataa[3] => SELEC_ALU:inst6.A[3]
dataa[3] => LPM_AND:inst48.data[0][3]
dataa[3] => DIV_b:inst4.numer[3]
dataa[3] => MUL_b:inst3.dataa[3]
dataa[3] => LPM_INV:inst10.data[3]
dataa[3] => LPM_OR:inst25.data[0][3]
dataa[3] => LPM_XOR:inst14.data[0][3]
dataa[4] => ADDSUB_b:inst.dataa[4]
dataa[4] => SELEC_ALU:inst6.A[4]
dataa[4] => LPM_AND:inst48.data[0][4]
dataa[4] => DIV_b:inst4.numer[4]
dataa[4] => MUL_b:inst3.dataa[4]
dataa[4] => LPM_INV:inst10.data[4]
dataa[4] => LPM_OR:inst25.data[0][4]
dataa[4] => LPM_XOR:inst14.data[0][4]
dataa[5] => ADDSUB_b:inst.dataa[5]
dataa[5] => SELEC_ALU:inst6.A[5]
dataa[5] => LPM_AND:inst48.data[0][5]
dataa[5] => DIV_b:inst4.numer[5]
dataa[5] => MUL_b:inst3.dataa[5]
dataa[5] => LPM_INV:inst10.data[5]
dataa[5] => LPM_OR:inst25.data[0][5]
dataa[5] => LPM_XOR:inst14.data[0][5]
dataa[6] => ADDSUB_b:inst.dataa[6]
dataa[6] => SELEC_ALU:inst6.A[6]
dataa[6] => LPM_AND:inst48.data[0][6]
dataa[6] => DIV_b:inst4.numer[6]
dataa[6] => MUL_b:inst3.dataa[6]
dataa[6] => LPM_INV:inst10.data[6]
dataa[6] => LPM_OR:inst25.data[0][6]
dataa[6] => LPM_XOR:inst14.data[0][6]
dataa[7] => ADDSUB_b:inst.dataa[7]
dataa[7] => SELEC_ALU:inst6.A[7]
dataa[7] => LPM_AND:inst48.data[0][7]
dataa[7] => DIV_b:inst4.numer[7]
dataa[7] => MUL_b:inst3.dataa[7]
dataa[7] => LPM_INV:inst10.data[7]
dataa[7] => LPM_OR:inst25.data[0][7]
dataa[7] => LPM_XOR:inst14.data[0][7]
dataa[8] => ADDSUB_b:inst.dataa[8]
dataa[8] => SELEC_ALU:inst6.A[8]
dataa[8] => LPM_AND:inst48.data[0][8]
dataa[8] => DIV_b:inst4.numer[8]
dataa[8] => MUL_b:inst3.dataa[8]
dataa[8] => LPM_INV:inst10.data[8]
dataa[8] => LPM_OR:inst25.data[0][8]
dataa[8] => LPM_XOR:inst14.data[0][8]
dataa[9] => ADDSUB_b:inst.dataa[9]
dataa[9] => SELEC_ALU:inst6.A[9]
dataa[9] => LPM_AND:inst48.data[0][9]
dataa[9] => DIV_b:inst4.numer[9]
dataa[9] => MUL_b:inst3.dataa[9]
dataa[9] => LPM_INV:inst10.data[9]
dataa[9] => LPM_OR:inst25.data[0][9]
dataa[9] => LPM_XOR:inst14.data[0][9]
dataa[10] => ADDSUB_b:inst.dataa[10]
dataa[10] => SELEC_ALU:inst6.A[10]
dataa[10] => LPM_AND:inst48.data[0][10]
dataa[10] => DIV_b:inst4.numer[10]
dataa[10] => MUL_b:inst3.dataa[10]
dataa[10] => LPM_INV:inst10.data[10]
dataa[10] => LPM_OR:inst25.data[0][10]
dataa[10] => LPM_XOR:inst14.data[0][10]
dataa[11] => ADDSUB_b:inst.dataa[11]
dataa[11] => SELEC_ALU:inst6.A[11]
dataa[11] => LPM_AND:inst48.data[0][11]
dataa[11] => DIV_b:inst4.numer[11]
dataa[11] => MUL_b:inst3.dataa[11]
dataa[11] => LPM_INV:inst10.data[11]
dataa[11] => LPM_OR:inst25.data[0][11]
dataa[11] => LPM_XOR:inst14.data[0][11]
dataa[12] => ADDSUB_b:inst.dataa[12]
dataa[12] => SELEC_ALU:inst6.A[12]
dataa[12] => LPM_AND:inst48.data[0][12]
dataa[12] => DIV_b:inst4.numer[12]
dataa[12] => MUL_b:inst3.dataa[12]
dataa[12] => LPM_INV:inst10.data[12]
dataa[12] => LPM_OR:inst25.data[0][12]
dataa[12] => LPM_XOR:inst14.data[0][12]
dataa[13] => ADDSUB_b:inst.dataa[13]
dataa[13] => SELEC_ALU:inst6.A[13]
dataa[13] => LPM_AND:inst48.data[0][13]
dataa[13] => DIV_b:inst4.numer[13]
dataa[13] => MUL_b:inst3.dataa[13]
dataa[13] => LPM_INV:inst10.data[13]
dataa[13] => LPM_OR:inst25.data[0][13]
dataa[13] => LPM_XOR:inst14.data[0][13]
dataa[14] => ADDSUB_b:inst.dataa[14]
dataa[14] => SELEC_ALU:inst6.A[14]
dataa[14] => LPM_AND:inst48.data[0][14]
dataa[14] => DIV_b:inst4.numer[14]
dataa[14] => MUL_b:inst3.dataa[14]
dataa[14] => LPM_INV:inst10.data[14]
dataa[14] => LPM_OR:inst25.data[0][14]
dataa[14] => LPM_XOR:inst14.data[0][14]
dataa[15] => ADDSUB_b:inst.dataa[15]
dataa[15] => SELEC_ALU:inst6.A[15]
dataa[15] => LPM_AND:inst48.data[0][15]
dataa[15] => DIV_b:inst4.numer[15]
dataa[15] => MUL_b:inst3.dataa[15]
dataa[15] => LPM_INV:inst10.data[15]
dataa[15] => LPM_OR:inst25.data[0][15]
dataa[15] => LPM_XOR:inst14.data[0][15]
datab[0] => ADDSUB_b:inst.datab[0]
datab[0] => SELEC_ALU:inst6.B[0]
datab[0] => LPM_AND:inst48.data[1][0]
datab[0] => DIV_b:inst4.denom[0]
datab[0] => MUL_b:inst3.datab[0]
datab[0] => LPM_OR:inst25.data[1][0]
datab[0] => LPM_XOR:inst14.data[1][0]
datab[1] => ADDSUB_b:inst.datab[1]
datab[1] => SELEC_ALU:inst6.B[1]
datab[1] => LPM_AND:inst48.data[1][1]
datab[1] => DIV_b:inst4.denom[1]
datab[1] => MUL_b:inst3.datab[1]
datab[1] => LPM_OR:inst25.data[1][1]
datab[1] => LPM_XOR:inst14.data[1][1]
datab[2] => ADDSUB_b:inst.datab[2]
datab[2] => SELEC_ALU:inst6.B[2]
datab[2] => LPM_AND:inst48.data[1][2]
datab[2] => DIV_b:inst4.denom[2]
datab[2] => MUL_b:inst3.datab[2]
datab[2] => LPM_OR:inst25.data[1][2]
datab[2] => LPM_XOR:inst14.data[1][2]
datab[3] => ADDSUB_b:inst.datab[3]
datab[3] => SELEC_ALU:inst6.B[3]
datab[3] => LPM_AND:inst48.data[1][3]
datab[3] => DIV_b:inst4.denom[3]
datab[3] => MUL_b:inst3.datab[3]
datab[3] => LPM_OR:inst25.data[1][3]
datab[3] => LPM_XOR:inst14.data[1][3]
datab[4] => ADDSUB_b:inst.datab[4]
datab[4] => SELEC_ALU:inst6.B[4]
datab[4] => LPM_AND:inst48.data[1][4]
datab[4] => DIV_b:inst4.denom[4]
datab[4] => MUL_b:inst3.datab[4]
datab[4] => LPM_OR:inst25.data[1][4]
datab[4] => LPM_XOR:inst14.data[1][4]
datab[5] => ADDSUB_b:inst.datab[5]
datab[5] => SELEC_ALU:inst6.B[5]
datab[5] => LPM_AND:inst48.data[1][5]
datab[5] => DIV_b:inst4.denom[5]
datab[5] => MUL_b:inst3.datab[5]
datab[5] => LPM_OR:inst25.data[1][5]
datab[5] => LPM_XOR:inst14.data[1][5]
datab[6] => ADDSUB_b:inst.datab[6]
datab[6] => SELEC_ALU:inst6.B[6]
datab[6] => LPM_AND:inst48.data[1][6]
datab[6] => DIV_b:inst4.denom[6]
datab[6] => MUL_b:inst3.datab[6]
datab[6] => LPM_OR:inst25.data[1][6]
datab[6] => LPM_XOR:inst14.data[1][6]
datab[7] => ADDSUB_b:inst.datab[7]
datab[7] => SELEC_ALU:inst6.B[7]
datab[7] => LPM_AND:inst48.data[1][7]
datab[7] => DIV_b:inst4.denom[7]
datab[7] => MUL_b:inst3.datab[7]
datab[7] => LPM_OR:inst25.data[1][7]
datab[7] => LPM_XOR:inst14.data[1][7]
datab[8] => ADDSUB_b:inst.datab[8]
datab[8] => SELEC_ALU:inst6.B[8]
datab[8] => LPM_AND:inst48.data[1][8]
datab[8] => DIV_b:inst4.denom[8]
datab[8] => MUL_b:inst3.datab[8]
datab[8] => LPM_OR:inst25.data[1][8]
datab[8] => LPM_XOR:inst14.data[1][8]
datab[9] => ADDSUB_b:inst.datab[9]
datab[9] => SELEC_ALU:inst6.B[9]
datab[9] => LPM_AND:inst48.data[1][9]
datab[9] => DIV_b:inst4.denom[9]
datab[9] => MUL_b:inst3.datab[9]
datab[9] => LPM_OR:inst25.data[1][9]
datab[9] => LPM_XOR:inst14.data[1][9]
datab[10] => ADDSUB_b:inst.datab[10]
datab[10] => SELEC_ALU:inst6.B[10]
datab[10] => LPM_AND:inst48.data[1][10]
datab[10] => DIV_b:inst4.denom[10]
datab[10] => MUL_b:inst3.datab[10]
datab[10] => LPM_OR:inst25.data[1][10]
datab[10] => LPM_XOR:inst14.data[1][10]
datab[11] => ADDSUB_b:inst.datab[11]
datab[11] => SELEC_ALU:inst6.B[11]
datab[11] => LPM_AND:inst48.data[1][11]
datab[11] => DIV_b:inst4.denom[11]
datab[11] => MUL_b:inst3.datab[11]
datab[11] => LPM_OR:inst25.data[1][11]
datab[11] => LPM_XOR:inst14.data[1][11]
datab[12] => ADDSUB_b:inst.datab[12]
datab[12] => SELEC_ALU:inst6.B[12]
datab[12] => LPM_AND:inst48.data[1][12]
datab[12] => DIV_b:inst4.denom[12]
datab[12] => MUL_b:inst3.datab[12]
datab[12] => LPM_OR:inst25.data[1][12]
datab[12] => LPM_XOR:inst14.data[1][12]
datab[13] => ADDSUB_b:inst.datab[13]
datab[13] => SELEC_ALU:inst6.B[13]
datab[13] => LPM_AND:inst48.data[1][13]
datab[13] => DIV_b:inst4.denom[13]
datab[13] => MUL_b:inst3.datab[13]
datab[13] => LPM_OR:inst25.data[1][13]
datab[13] => LPM_XOR:inst14.data[1][13]
datab[14] => ADDSUB_b:inst.datab[14]
datab[14] => SELEC_ALU:inst6.B[14]
datab[14] => LPM_AND:inst48.data[1][14]
datab[14] => DIV_b:inst4.denom[14]
datab[14] => MUL_b:inst3.datab[14]
datab[14] => LPM_OR:inst25.data[1][14]
datab[14] => LPM_XOR:inst14.data[1][14]
datab[15] => ADDSUB_b:inst.datab[15]
datab[15] => SELEC_ALU:inst6.B[15]
datab[15] => LPM_AND:inst48.data[1][15]
datab[15] => DIV_b:inst4.denom[15]
datab[15] => MUL_b:inst3.datab[15]
datab[15] => LPM_OR:inst25.data[1][15]
datab[15] => LPM_XOR:inst14.data[1][15]
op[0] => SELEC_ALU:inst6.op[0]
op[1] => SELEC_ALU:inst6.op[1]
op[2] => SELEC_ALU:inst6.op[2]
op[3] => SELEC_ALU:inst6.op[3]


|CPU|ALU:inst6|SELEC_ALU:inst6
op[0] => Decoder0.IN3
op[0] => Mux0.IN8
op[0] => Mux1.IN8
op[0] => Mux2.IN8
op[0] => Mux3.IN8
op[0] => Mux4.IN8
op[0] => Mux5.IN8
op[0] => Mux6.IN8
op[0] => Mux7.IN8
op[0] => Mux8.IN8
op[0] => Mux9.IN8
op[0] => Mux10.IN8
op[0] => Mux11.IN8
op[0] => Mux12.IN8
op[0] => Mux13.IN8
op[0] => Mux14.IN8
op[0] => Mux15.IN8
op[0] => Mux16.IN19
op[1] => Decoder0.IN2
op[1] => Mux0.IN7
op[1] => Mux1.IN7
op[1] => Mux2.IN7
op[1] => Mux3.IN7
op[1] => Mux4.IN7
op[1] => Mux5.IN7
op[1] => Mux6.IN7
op[1] => Mux7.IN7
op[1] => Mux8.IN7
op[1] => Mux9.IN7
op[1] => Mux10.IN7
op[1] => Mux11.IN7
op[1] => Mux12.IN7
op[1] => Mux13.IN7
op[1] => Mux14.IN7
op[1] => Mux15.IN7
op[1] => Mux16.IN18
op[2] => Decoder0.IN1
op[2] => Mux0.IN6
op[2] => Mux1.IN6
op[2] => Mux2.IN6
op[2] => Mux3.IN6
op[2] => Mux4.IN6
op[2] => Mux5.IN6
op[2] => Mux6.IN6
op[2] => Mux7.IN6
op[2] => Mux8.IN6
op[2] => Mux9.IN6
op[2] => Mux10.IN6
op[2] => Mux11.IN6
op[2] => Mux12.IN6
op[2] => Mux13.IN6
op[2] => Mux14.IN6
op[2] => Mux15.IN6
op[2] => Mux16.IN17
op[3] => Decoder0.IN0
op[3] => Mux0.IN5
op[3] => Mux1.IN5
op[3] => Mux2.IN5
op[3] => Mux3.IN5
op[3] => Mux4.IN5
op[3] => Mux5.IN5
op[3] => Mux6.IN5
op[3] => Mux7.IN5
op[3] => Mux8.IN5
op[3] => Mux9.IN5
op[3] => Mux10.IN5
op[3] => Mux11.IN5
op[3] => Mux12.IN5
op[3] => Mux13.IN5
op[3] => Mux14.IN5
op[3] => Mux15.IN5
op[3] => Mux16.IN16
A[0] => Mux0.IN9
A[1] => Mux1.IN9
A[2] => Mux2.IN9
A[3] => Mux3.IN9
A[4] => Mux4.IN9
A[5] => Mux5.IN9
A[6] => Mux6.IN9
A[7] => Mux7.IN9
A[8] => Mux8.IN9
A[9] => Mux9.IN9
A[10] => Mux10.IN9
A[11] => Mux11.IN9
A[12] => Mux12.IN9
A[13] => Mux13.IN9
A[14] => Mux14.IN9
A[15] => Mux15.IN9
B[0] => Mux0.IN10
B[1] => Mux1.IN10
B[2] => Mux2.IN10
B[3] => Mux3.IN10
B[4] => Mux4.IN10
B[5] => Mux5.IN10
B[6] => Mux6.IN10
B[7] => Mux7.IN10
B[8] => Mux8.IN10
B[9] => Mux9.IN10
B[10] => Mux10.IN10
B[11] => Mux11.IN10
B[12] => Mux12.IN10
B[13] => Mux13.IN10
B[14] => Mux14.IN10
B[15] => Mux15.IN10
RES_ADD_SUB[0] => Mux0.IN11
RES_ADD_SUB[0] => Mux0.IN12
RES_ADD_SUB[1] => Mux1.IN11
RES_ADD_SUB[1] => Mux1.IN12
RES_ADD_SUB[2] => Mux2.IN11
RES_ADD_SUB[2] => Mux2.IN12
RES_ADD_SUB[3] => Mux3.IN11
RES_ADD_SUB[3] => Mux3.IN12
RES_ADD_SUB[4] => Mux4.IN11
RES_ADD_SUB[4] => Mux4.IN12
RES_ADD_SUB[5] => Mux5.IN11
RES_ADD_SUB[5] => Mux5.IN12
RES_ADD_SUB[6] => Mux6.IN11
RES_ADD_SUB[6] => Mux6.IN12
RES_ADD_SUB[7] => Mux7.IN11
RES_ADD_SUB[7] => Mux7.IN12
RES_ADD_SUB[8] => Mux8.IN11
RES_ADD_SUB[8] => Mux8.IN12
RES_ADD_SUB[9] => Mux9.IN11
RES_ADD_SUB[9] => Mux9.IN12
RES_ADD_SUB[10] => Mux10.IN11
RES_ADD_SUB[10] => Mux10.IN12
RES_ADD_SUB[11] => Mux11.IN11
RES_ADD_SUB[11] => Mux11.IN12
RES_ADD_SUB[12] => Mux12.IN11
RES_ADD_SUB[12] => Mux12.IN12
RES_ADD_SUB[13] => Mux13.IN11
RES_ADD_SUB[13] => Mux13.IN12
RES_ADD_SUB[14] => Mux14.IN11
RES_ADD_SUB[14] => Mux14.IN12
RES_ADD_SUB[15] => Mux15.IN11
RES_ADD_SUB[15] => Mux15.IN12
RES_AND[0] => Mux0.IN13
RES_AND[1] => Mux1.IN13
RES_AND[2] => Mux2.IN13
RES_AND[3] => Mux3.IN13
RES_AND[4] => Mux4.IN13
RES_AND[5] => Mux5.IN13
RES_AND[6] => Mux6.IN13
RES_AND[7] => Mux7.IN13
RES_AND[8] => Mux8.IN13
RES_AND[9] => Mux9.IN13
RES_AND[10] => Mux10.IN13
RES_AND[11] => Mux11.IN13
RES_AND[12] => Mux12.IN13
RES_AND[13] => Mux13.IN13
RES_AND[14] => Mux14.IN13
RES_AND[15] => Mux15.IN13
RES_OR[0] => Mux0.IN14
RES_OR[1] => Mux1.IN14
RES_OR[2] => Mux2.IN14
RES_OR[3] => Mux3.IN14
RES_OR[4] => Mux4.IN14
RES_OR[5] => Mux5.IN14
RES_OR[6] => Mux6.IN14
RES_OR[7] => Mux7.IN14
RES_OR[8] => Mux8.IN14
RES_OR[9] => Mux9.IN14
RES_OR[10] => Mux10.IN14
RES_OR[11] => Mux11.IN14
RES_OR[12] => Mux12.IN14
RES_OR[13] => Mux13.IN14
RES_OR[14] => Mux14.IN14
RES_OR[15] => Mux15.IN14
RES_NOT_A[0] => Mux0.IN15
RES_NOT_A[1] => Mux1.IN15
RES_NOT_A[2] => Mux2.IN15
RES_NOT_A[3] => Mux3.IN15
RES_NOT_A[4] => Mux4.IN15
RES_NOT_A[5] => Mux5.IN15
RES_NOT_A[6] => Mux6.IN15
RES_NOT_A[7] => Mux7.IN15
RES_NOT_A[8] => Mux8.IN15
RES_NOT_A[9] => Mux9.IN15
RES_NOT_A[10] => Mux10.IN15
RES_NOT_A[11] => Mux11.IN15
RES_NOT_A[12] => Mux12.IN15
RES_NOT_A[13] => Mux13.IN15
RES_NOT_A[14] => Mux14.IN15
RES_NOT_A[15] => Mux15.IN15
RES_DIV[0] => Mux0.IN16
RES_DIV[1] => Mux1.IN16
RES_DIV[2] => Mux2.IN16
RES_DIV[3] => Mux3.IN16
RES_DIV[4] => Mux4.IN16
RES_DIV[5] => Mux5.IN16
RES_DIV[6] => Mux6.IN16
RES_DIV[7] => Mux7.IN16
RES_DIV[8] => Mux8.IN16
RES_DIV[9] => Mux9.IN16
RES_DIV[10] => Mux10.IN16
RES_DIV[11] => Mux11.IN16
RES_DIV[12] => Mux12.IN16
RES_DIV[13] => Mux13.IN16
RES_DIV[14] => Mux14.IN16
RES_DIV[15] => Mux15.IN16
RES_MOD[0] => Mux0.IN17
RES_MOD[1] => Mux1.IN17
RES_MOD[2] => Mux2.IN17
RES_MOD[3] => Mux3.IN17
RES_MOD[4] => Mux4.IN17
RES_MOD[5] => Mux5.IN17
RES_MOD[6] => Mux6.IN17
RES_MOD[7] => Mux7.IN17
RES_MOD[8] => Mux8.IN17
RES_MOD[9] => Mux9.IN17
RES_MOD[10] => Mux10.IN17
RES_MOD[11] => Mux11.IN17
RES_MOD[12] => Mux12.IN17
RES_MOD[13] => Mux13.IN17
RES_MOD[14] => Mux14.IN17
RES_MOD[15] => Mux15.IN17
RES_XOR[0] => Mux0.IN18
RES_XOR[1] => Mux1.IN18
RES_XOR[2] => Mux2.IN18
RES_XOR[3] => Mux3.IN18
RES_XOR[4] => Mux4.IN18
RES_XOR[5] => Mux5.IN18
RES_XOR[6] => Mux6.IN18
RES_XOR[7] => Mux7.IN18
RES_XOR[8] => Mux8.IN18
RES_XOR[9] => Mux9.IN18
RES_XOR[10] => Mux10.IN18
RES_XOR[11] => Mux11.IN18
RES_XOR[12] => Mux12.IN18
RES_XOR[13] => Mux13.IN18
RES_XOR[14] => Mux14.IN18
RES_XOR[15] => Mux15.IN18
RES_MULT[0] => Mux0.IN19
RES_MULT[1] => Mux1.IN19
RES_MULT[2] => Mux2.IN19
RES_MULT[3] => Mux3.IN19
RES_MULT[4] => Mux4.IN19
RES_MULT[5] => Mux5.IN19
RES_MULT[6] => Mux6.IN19
RES_MULT[7] => Mux7.IN19
RES_MULT[8] => Mux8.IN19
RES_MULT[9] => Mux9.IN19
RES_MULT[10] => Mux10.IN19
RES_MULT[11] => Mux11.IN19
RES_MULT[12] => Mux12.IN19
RES_MULT[13] => Mux13.IN19
RES_MULT[14] => Mux14.IN19
RES_MULT[15] => Mux15.IN19
RES_MULT[16] => ~NO_FANOUT~
RES_MULT[17] => ~NO_FANOUT~
RES_MULT[18] => ~NO_FANOUT~
RES_MULT[19] => ~NO_FANOUT~
RES_MULT[20] => ~NO_FANOUT~
RES_MULT[21] => ~NO_FANOUT~
RES_MULT[22] => ~NO_FANOUT~
RES_MULT[23] => ~NO_FANOUT~
RES_MULT[24] => ~NO_FANOUT~
RES_MULT[25] => ~NO_FANOUT~
RES_MULT[26] => ~NO_FANOUT~
RES_MULT[27] => ~NO_FANOUT~
RES_MULT[28] => ~NO_FANOUT~
RES_MULT[29] => ~NO_FANOUT~
RES_MULT[30] => ~NO_FANOUT~
RES_MULT[31] => ~NO_FANOUT~
RES_SETC => Selector0.IN4
RES_CLRC => ~NO_FANOUT~
OVERFLOW => CCR.DATAB
CIN => Selector0.IN5
C[0] <= C[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADD_SUB <= ADD_SUB$latch.DB_MAX_OUTPUT_PORT_TYPE
CCR[0] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
CCR[1] <= CCR.DB_MAX_OUTPUT_PORT_TYPE
CCR[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CCR[3] <= CCR.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|CONST_b:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result


|CPU|ALU:inst6|CONST_b:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>


|CPU|ALU:inst6|ADDSUB_b:inst
add_sub => add_sub.IN1
cin => cin.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result


|CPU|ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_i7i:auto_generated.dataa[0]
dataa[1] => add_sub_i7i:auto_generated.dataa[1]
dataa[2] => add_sub_i7i:auto_generated.dataa[2]
dataa[3] => add_sub_i7i:auto_generated.dataa[3]
dataa[4] => add_sub_i7i:auto_generated.dataa[4]
dataa[5] => add_sub_i7i:auto_generated.dataa[5]
dataa[6] => add_sub_i7i:auto_generated.dataa[6]
dataa[7] => add_sub_i7i:auto_generated.dataa[7]
dataa[8] => add_sub_i7i:auto_generated.dataa[8]
dataa[9] => add_sub_i7i:auto_generated.dataa[9]
dataa[10] => add_sub_i7i:auto_generated.dataa[10]
dataa[11] => add_sub_i7i:auto_generated.dataa[11]
dataa[12] => add_sub_i7i:auto_generated.dataa[12]
dataa[13] => add_sub_i7i:auto_generated.dataa[13]
dataa[14] => add_sub_i7i:auto_generated.dataa[14]
dataa[15] => add_sub_i7i:auto_generated.dataa[15]
datab[0] => add_sub_i7i:auto_generated.datab[0]
datab[1] => add_sub_i7i:auto_generated.datab[1]
datab[2] => add_sub_i7i:auto_generated.datab[2]
datab[3] => add_sub_i7i:auto_generated.datab[3]
datab[4] => add_sub_i7i:auto_generated.datab[4]
datab[5] => add_sub_i7i:auto_generated.datab[5]
datab[6] => add_sub_i7i:auto_generated.datab[6]
datab[7] => add_sub_i7i:auto_generated.datab[7]
datab[8] => add_sub_i7i:auto_generated.datab[8]
datab[9] => add_sub_i7i:auto_generated.datab[9]
datab[10] => add_sub_i7i:auto_generated.datab[10]
datab[11] => add_sub_i7i:auto_generated.datab[11]
datab[12] => add_sub_i7i:auto_generated.datab[12]
datab[13] => add_sub_i7i:auto_generated.datab[13]
datab[14] => add_sub_i7i:auto_generated.datab[14]
datab[15] => add_sub_i7i:auto_generated.datab[15]
cin => add_sub_i7i:auto_generated.cin
add_sub => add_sub_i7i:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i7i:auto_generated.result[0]
result[1] <= add_sub_i7i:auto_generated.result[1]
result[2] <= add_sub_i7i:auto_generated.result[2]
result[3] <= add_sub_i7i:auto_generated.result[3]
result[4] <= add_sub_i7i:auto_generated.result[4]
result[5] <= add_sub_i7i:auto_generated.result[5]
result[6] <= add_sub_i7i:auto_generated.result[6]
result[7] <= add_sub_i7i:auto_generated.result[7]
result[8] <= add_sub_i7i:auto_generated.result[8]
result[9] <= add_sub_i7i:auto_generated.result[9]
result[10] <= add_sub_i7i:auto_generated.result[10]
result[11] <= add_sub_i7i:auto_generated.result[11]
result[12] <= add_sub_i7i:auto_generated.result[12]
result[13] <= add_sub_i7i:auto_generated.result[13]
result[14] <= add_sub_i7i:auto_generated.result[14]
result[15] <= add_sub_i7i:auto_generated.result[15]
cout <= add_sub_i7i:auto_generated.cout
overflow <= add_sub_i7i:auto_generated.overflow


|CPU|ALU:inst6|ADDSUB_b:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_i7i:auto_generated
add_sub => _.IN0
add_sub => _.IN0
cin => op_1.IN34
cin => op_1.IN35
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|LPM_AND:inst48
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[0][8] => and_node[8][1].IN1
data[0][9] => and_node[9][1].IN1
data[0][10] => and_node[10][1].IN1
data[0][11] => and_node[11][1].IN1
data[0][12] => and_node[12][1].IN1
data[0][13] => and_node[13][1].IN1
data[0][14] => and_node[14][1].IN1
data[0][15] => and_node[15][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
data[1][8] => and_node[8][1].IN0
data[1][9] => and_node[9][1].IN0
data[1][10] => and_node[10][1].IN0
data[1][11] => and_node[11][1].IN0
data[1][12] => and_node[12][1].IN0
data[1][13] => and_node[13][1].IN0
data[1][14] => and_node[14][1].IN0
data[1][15] => and_node[15][1].IN0
result[0] <= and_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= and_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= and_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= and_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= and_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= and_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= and_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= and_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= and_node[15][1].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|DIV_b:inst4
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
denom[9] => denom[9].IN1
denom[10] => denom[10].IN1
denom[11] => denom[11].IN1
denom[12] => denom[12].IN1
denom[13] => denom[13].IN1
denom[14] => denom[14].IN1
denom[15] => denom[15].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain
remain[14] <= lpm_divide:LPM_DIVIDE_component.remain
remain[15] <= lpm_divide:LPM_DIVIDE_component.remain


|CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_5ds:auto_generated.numer[0]
numer[1] => lpm_divide_5ds:auto_generated.numer[1]
numer[2] => lpm_divide_5ds:auto_generated.numer[2]
numer[3] => lpm_divide_5ds:auto_generated.numer[3]
numer[4] => lpm_divide_5ds:auto_generated.numer[4]
numer[5] => lpm_divide_5ds:auto_generated.numer[5]
numer[6] => lpm_divide_5ds:auto_generated.numer[6]
numer[7] => lpm_divide_5ds:auto_generated.numer[7]
numer[8] => lpm_divide_5ds:auto_generated.numer[8]
numer[9] => lpm_divide_5ds:auto_generated.numer[9]
numer[10] => lpm_divide_5ds:auto_generated.numer[10]
numer[11] => lpm_divide_5ds:auto_generated.numer[11]
numer[12] => lpm_divide_5ds:auto_generated.numer[12]
numer[13] => lpm_divide_5ds:auto_generated.numer[13]
numer[14] => lpm_divide_5ds:auto_generated.numer[14]
numer[15] => lpm_divide_5ds:auto_generated.numer[15]
denom[0] => lpm_divide_5ds:auto_generated.denom[0]
denom[1] => lpm_divide_5ds:auto_generated.denom[1]
denom[2] => lpm_divide_5ds:auto_generated.denom[2]
denom[3] => lpm_divide_5ds:auto_generated.denom[3]
denom[4] => lpm_divide_5ds:auto_generated.denom[4]
denom[5] => lpm_divide_5ds:auto_generated.denom[5]
denom[6] => lpm_divide_5ds:auto_generated.denom[6]
denom[7] => lpm_divide_5ds:auto_generated.denom[7]
denom[8] => lpm_divide_5ds:auto_generated.denom[8]
denom[9] => lpm_divide_5ds:auto_generated.denom[9]
denom[10] => lpm_divide_5ds:auto_generated.denom[10]
denom[11] => lpm_divide_5ds:auto_generated.denom[11]
denom[12] => lpm_divide_5ds:auto_generated.denom[12]
denom[13] => lpm_divide_5ds:auto_generated.denom[13]
denom[14] => lpm_divide_5ds:auto_generated.denom[14]
denom[15] => lpm_divide_5ds:auto_generated.denom[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_5ds:auto_generated.quotient[0]
quotient[1] <= lpm_divide_5ds:auto_generated.quotient[1]
quotient[2] <= lpm_divide_5ds:auto_generated.quotient[2]
quotient[3] <= lpm_divide_5ds:auto_generated.quotient[3]
quotient[4] <= lpm_divide_5ds:auto_generated.quotient[4]
quotient[5] <= lpm_divide_5ds:auto_generated.quotient[5]
quotient[6] <= lpm_divide_5ds:auto_generated.quotient[6]
quotient[7] <= lpm_divide_5ds:auto_generated.quotient[7]
quotient[8] <= lpm_divide_5ds:auto_generated.quotient[8]
quotient[9] <= lpm_divide_5ds:auto_generated.quotient[9]
quotient[10] <= lpm_divide_5ds:auto_generated.quotient[10]
quotient[11] <= lpm_divide_5ds:auto_generated.quotient[11]
quotient[12] <= lpm_divide_5ds:auto_generated.quotient[12]
quotient[13] <= lpm_divide_5ds:auto_generated.quotient[13]
quotient[14] <= lpm_divide_5ds:auto_generated.quotient[14]
quotient[15] <= lpm_divide_5ds:auto_generated.quotient[15]
remain[0] <= lpm_divide_5ds:auto_generated.remain[0]
remain[1] <= lpm_divide_5ds:auto_generated.remain[1]
remain[2] <= lpm_divide_5ds:auto_generated.remain[2]
remain[3] <= lpm_divide_5ds:auto_generated.remain[3]
remain[4] <= lpm_divide_5ds:auto_generated.remain[4]
remain[5] <= lpm_divide_5ds:auto_generated.remain[5]
remain[6] <= lpm_divide_5ds:auto_generated.remain[6]
remain[7] <= lpm_divide_5ds:auto_generated.remain[7]
remain[8] <= lpm_divide_5ds:auto_generated.remain[8]
remain[9] <= lpm_divide_5ds:auto_generated.remain[9]
remain[10] <= lpm_divide_5ds:auto_generated.remain[10]
remain[11] <= lpm_divide_5ds:auto_generated.remain[11]
remain[12] <= lpm_divide_5ds:auto_generated.remain[12]
remain[13] <= lpm_divide_5ds:auto_generated.remain[13]
remain[14] <= lpm_divide_5ds:auto_generated.remain[14]
remain[15] <= lpm_divide_5ds:auto_generated.remain[15]


|CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => abs_divider_8dg:divider.denominator[0]
denom[1] => abs_divider_8dg:divider.denominator[1]
denom[2] => abs_divider_8dg:divider.denominator[2]
denom[3] => abs_divider_8dg:divider.denominator[3]
denom[4] => abs_divider_8dg:divider.denominator[4]
denom[5] => abs_divider_8dg:divider.denominator[5]
denom[6] => abs_divider_8dg:divider.denominator[6]
denom[7] => abs_divider_8dg:divider.denominator[7]
denom[8] => abs_divider_8dg:divider.denominator[8]
denom[9] => abs_divider_8dg:divider.denominator[9]
denom[10] => abs_divider_8dg:divider.denominator[10]
denom[11] => abs_divider_8dg:divider.denominator[11]
denom[12] => abs_divider_8dg:divider.denominator[12]
denom[13] => abs_divider_8dg:divider.denominator[13]
denom[14] => abs_divider_8dg:divider.denominator[14]
denom[15] => abs_divider_8dg:divider.denominator[15]
numer[0] => abs_divider_8dg:divider.numerator[0]
numer[1] => abs_divider_8dg:divider.numerator[1]
numer[2] => abs_divider_8dg:divider.numerator[2]
numer[3] => abs_divider_8dg:divider.numerator[3]
numer[4] => abs_divider_8dg:divider.numerator[4]
numer[5] => abs_divider_8dg:divider.numerator[5]
numer[6] => abs_divider_8dg:divider.numerator[6]
numer[7] => abs_divider_8dg:divider.numerator[7]
numer[8] => abs_divider_8dg:divider.numerator[8]
numer[9] => abs_divider_8dg:divider.numerator[9]
numer[10] => abs_divider_8dg:divider.numerator[10]
numer[11] => abs_divider_8dg:divider.numerator[11]
numer[12] => abs_divider_8dg:divider.numerator[12]
numer[13] => abs_divider_8dg:divider.numerator[13]
numer[14] => abs_divider_8dg:divider.numerator[14]
numer[15] => abs_divider_8dg:divider.numerator[15]
quotient[0] <= abs_divider_8dg:divider.quotient[0]
quotient[1] <= abs_divider_8dg:divider.quotient[1]
quotient[2] <= abs_divider_8dg:divider.quotient[2]
quotient[3] <= abs_divider_8dg:divider.quotient[3]
quotient[4] <= abs_divider_8dg:divider.quotient[4]
quotient[5] <= abs_divider_8dg:divider.quotient[5]
quotient[6] <= abs_divider_8dg:divider.quotient[6]
quotient[7] <= abs_divider_8dg:divider.quotient[7]
quotient[8] <= abs_divider_8dg:divider.quotient[8]
quotient[9] <= abs_divider_8dg:divider.quotient[9]
quotient[10] <= abs_divider_8dg:divider.quotient[10]
quotient[11] <= abs_divider_8dg:divider.quotient[11]
quotient[12] <= abs_divider_8dg:divider.quotient[12]
quotient[13] <= abs_divider_8dg:divider.quotient[13]
quotient[14] <= abs_divider_8dg:divider.quotient[14]
quotient[15] <= abs_divider_8dg:divider.quotient[15]
remain[0] <= abs_divider_8dg:divider.remainder[0]
remain[1] <= abs_divider_8dg:divider.remainder[1]
remain[2] <= abs_divider_8dg:divider.remainder[2]
remain[3] <= abs_divider_8dg:divider.remainder[3]
remain[4] <= abs_divider_8dg:divider.remainder[4]
remain[5] <= abs_divider_8dg:divider.remainder[5]
remain[6] <= abs_divider_8dg:divider.remainder[6]
remain[7] <= abs_divider_8dg:divider.remainder[7]
remain[8] <= abs_divider_8dg:divider.remainder[8]
remain[9] <= abs_divider_8dg:divider.remainder[9]
remain[10] <= abs_divider_8dg:divider.remainder[10]
remain[11] <= abs_divider_8dg:divider.remainder[11]
remain[12] <= abs_divider_8dg:divider.remainder[12]
remain[13] <= abs_divider_8dg:divider.remainder[13]
remain[14] <= abs_divider_8dg:divider.remainder[14]
remain[15] <= abs_divider_8dg:divider.remainder[15]


|CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider
denominator[0] => lpm_abs_k0a:my_abs_den.data[0]
denominator[1] => lpm_abs_k0a:my_abs_den.data[1]
denominator[2] => lpm_abs_k0a:my_abs_den.data[2]
denominator[3] => lpm_abs_k0a:my_abs_den.data[3]
denominator[4] => lpm_abs_k0a:my_abs_den.data[4]
denominator[5] => lpm_abs_k0a:my_abs_den.data[5]
denominator[6] => lpm_abs_k0a:my_abs_den.data[6]
denominator[7] => lpm_abs_k0a:my_abs_den.data[7]
denominator[8] => lpm_abs_k0a:my_abs_den.data[8]
denominator[9] => lpm_abs_k0a:my_abs_den.data[9]
denominator[10] => lpm_abs_k0a:my_abs_den.data[10]
denominator[11] => lpm_abs_k0a:my_abs_den.data[11]
denominator[12] => lpm_abs_k0a:my_abs_den.data[12]
denominator[13] => lpm_abs_k0a:my_abs_den.data[13]
denominator[14] => lpm_abs_k0a:my_abs_den.data[14]
denominator[15] => lpm_abs_k0a:my_abs_den.data[15]
denominator[15] => diff_signs.IN1
numerator[0] => lpm_abs_k0a:my_abs_num.data[0]
numerator[1] => lpm_abs_k0a:my_abs_num.data[1]
numerator[2] => lpm_abs_k0a:my_abs_num.data[2]
numerator[3] => lpm_abs_k0a:my_abs_num.data[3]
numerator[4] => lpm_abs_k0a:my_abs_num.data[4]
numerator[5] => lpm_abs_k0a:my_abs_num.data[5]
numerator[6] => lpm_abs_k0a:my_abs_num.data[6]
numerator[7] => lpm_abs_k0a:my_abs_num.data[7]
numerator[8] => lpm_abs_k0a:my_abs_num.data[8]
numerator[9] => lpm_abs_k0a:my_abs_num.data[9]
numerator[10] => lpm_abs_k0a:my_abs_num.data[10]
numerator[11] => lpm_abs_k0a:my_abs_num.data[11]
numerator[12] => lpm_abs_k0a:my_abs_num.data[12]
numerator[13] => lpm_abs_k0a:my_abs_num.data[13]
numerator[14] => lpm_abs_k0a:my_abs_num.data[14]
numerator[15] => lpm_abs_k0a:my_abs_num.data[15]
numerator[15] => diff_signs.IN0
numerator[15] => _.IN0
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
numerator[15] => _.IN1
quotient[0] <= quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= remainder[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider
denominator[0] => add_sub_7pc:add_sub_0.datab[0]
denominator[0] => add_sub_8pc:add_sub_1.datab[0]
denominator[0] => op_7.IN8
denominator[0] => op_8.IN10
denominator[0] => op_9.IN12
denominator[0] => op_10.IN14
denominator[0] => op_11.IN16
denominator[0] => op_12.IN18
denominator[0] => op_13.IN20
denominator[0] => op_14.IN22
denominator[0] => op_1.IN24
denominator[0] => op_2.IN26
denominator[0] => op_3.IN28
denominator[0] => op_4.IN30
denominator[0] => op_5.IN32
denominator[0] => op_6.IN34
denominator[1] => sel[0].IN1
denominator[1] => add_sub_8pc:add_sub_1.datab[1]
denominator[1] => sel[16].IN1
denominator[1] => sel[32].IN1
denominator[1] => op_7.IN6
denominator[1] => sel[48].IN1
denominator[1] => op_8.IN8
denominator[1] => sel[64].IN1
denominator[1] => op_9.IN10
denominator[1] => sel[80].IN1
denominator[1] => op_10.IN12
denominator[1] => sel[96].IN1
denominator[1] => op_11.IN14
denominator[1] => sel[112].IN1
denominator[1] => op_12.IN16
denominator[1] => sel[128].IN1
denominator[1] => op_13.IN18
denominator[1] => sel[144].IN1
denominator[1] => op_14.IN20
denominator[1] => sel[160].IN1
denominator[1] => op_1.IN22
denominator[1] => sel[176].IN1
denominator[1] => op_2.IN24
denominator[1] => sel[192].IN1
denominator[1] => op_3.IN26
denominator[1] => sel[208].IN1
denominator[1] => op_4.IN28
denominator[1] => sel[224].IN1
denominator[1] => op_5.IN30
denominator[1] => sel[240].IN1
denominator[1] => op_6.IN32
denominator[1] => sel[256].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[17].IN1
denominator[2] => sel[33].IN1
denominator[2] => op_7.IN4
denominator[2] => sel[49].IN1
denominator[2] => op_8.IN6
denominator[2] => sel[65].IN1
denominator[2] => op_9.IN8
denominator[2] => sel[81].IN1
denominator[2] => op_10.IN10
denominator[2] => sel[97].IN1
denominator[2] => op_11.IN12
denominator[2] => sel[113].IN1
denominator[2] => op_12.IN14
denominator[2] => sel[129].IN1
denominator[2] => op_13.IN16
denominator[2] => sel[145].IN1
denominator[2] => op_14.IN18
denominator[2] => sel[161].IN1
denominator[2] => op_1.IN20
denominator[2] => sel[177].IN1
denominator[2] => op_2.IN22
denominator[2] => sel[193].IN1
denominator[2] => op_3.IN24
denominator[2] => sel[209].IN1
denominator[2] => op_4.IN26
denominator[2] => sel[225].IN1
denominator[2] => op_5.IN28
denominator[2] => sel[241].IN1
denominator[2] => op_6.IN30
denominator[2] => sel[257].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[50].IN1
denominator[3] => op_8.IN4
denominator[3] => sel[66].IN1
denominator[3] => op_9.IN6
denominator[3] => sel[82].IN1
denominator[3] => op_10.IN8
denominator[3] => sel[98].IN1
denominator[3] => op_11.IN10
denominator[3] => sel[114].IN1
denominator[3] => op_12.IN12
denominator[3] => sel[130].IN1
denominator[3] => op_13.IN14
denominator[3] => sel[146].IN1
denominator[3] => op_14.IN16
denominator[3] => sel[162].IN1
denominator[3] => op_1.IN18
denominator[3] => sel[178].IN1
denominator[3] => op_2.IN20
denominator[3] => sel[194].IN1
denominator[3] => op_3.IN22
denominator[3] => sel[210].IN1
denominator[3] => op_4.IN24
denominator[3] => sel[226].IN1
denominator[3] => op_5.IN26
denominator[3] => sel[242].IN1
denominator[3] => op_6.IN28
denominator[3] => sel[258].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[51].IN1
denominator[4] => sel[67].IN1
denominator[4] => op_9.IN4
denominator[4] => sel[83].IN1
denominator[4] => op_10.IN6
denominator[4] => sel[99].IN1
denominator[4] => op_11.IN8
denominator[4] => sel[115].IN1
denominator[4] => op_12.IN10
denominator[4] => sel[131].IN1
denominator[4] => op_13.IN12
denominator[4] => sel[147].IN1
denominator[4] => op_14.IN14
denominator[4] => sel[163].IN1
denominator[4] => op_1.IN16
denominator[4] => sel[179].IN1
denominator[4] => op_2.IN18
denominator[4] => sel[195].IN1
denominator[4] => op_3.IN20
denominator[4] => sel[211].IN1
denominator[4] => op_4.IN22
denominator[4] => sel[227].IN1
denominator[4] => op_5.IN24
denominator[4] => sel[243].IN1
denominator[4] => op_6.IN26
denominator[4] => sel[259].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[52].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[84].IN1
denominator[5] => op_10.IN4
denominator[5] => sel[100].IN1
denominator[5] => op_11.IN6
denominator[5] => sel[116].IN1
denominator[5] => op_12.IN8
denominator[5] => sel[132].IN1
denominator[5] => op_13.IN10
denominator[5] => sel[148].IN1
denominator[5] => op_14.IN12
denominator[5] => sel[164].IN1
denominator[5] => op_1.IN14
denominator[5] => sel[180].IN1
denominator[5] => op_2.IN16
denominator[5] => sel[196].IN1
denominator[5] => op_3.IN18
denominator[5] => sel[212].IN1
denominator[5] => op_4.IN20
denominator[5] => sel[228].IN1
denominator[5] => op_5.IN22
denominator[5] => sel[244].IN1
denominator[5] => op_6.IN24
denominator[5] => sel[260].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[53].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[85].IN1
denominator[6] => sel[101].IN1
denominator[6] => op_11.IN4
denominator[6] => sel[117].IN1
denominator[6] => op_12.IN6
denominator[6] => sel[133].IN1
denominator[6] => op_13.IN8
denominator[6] => sel[149].IN1
denominator[6] => op_14.IN10
denominator[6] => sel[165].IN1
denominator[6] => op_1.IN12
denominator[6] => sel[181].IN1
denominator[6] => op_2.IN14
denominator[6] => sel[197].IN1
denominator[6] => op_3.IN16
denominator[6] => sel[213].IN1
denominator[6] => op_4.IN18
denominator[6] => sel[229].IN1
denominator[6] => op_5.IN20
denominator[6] => sel[245].IN1
denominator[6] => op_6.IN22
denominator[6] => sel[261].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[86].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[118].IN1
denominator[7] => op_12.IN4
denominator[7] => sel[134].IN1
denominator[7] => op_13.IN6
denominator[7] => sel[150].IN1
denominator[7] => op_14.IN8
denominator[7] => sel[166].IN1
denominator[7] => op_1.IN10
denominator[7] => sel[182].IN1
denominator[7] => op_2.IN12
denominator[7] => sel[198].IN1
denominator[7] => op_3.IN14
denominator[7] => sel[214].IN1
denominator[7] => op_4.IN16
denominator[7] => sel[230].IN1
denominator[7] => op_5.IN18
denominator[7] => sel[246].IN1
denominator[7] => op_6.IN20
denominator[7] => sel[262].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[23].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[55].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[87].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[119].IN1
denominator[8] => sel[135].IN1
denominator[8] => op_13.IN4
denominator[8] => sel[151].IN1
denominator[8] => op_14.IN6
denominator[8] => sel[167].IN1
denominator[8] => op_1.IN8
denominator[8] => sel[183].IN1
denominator[8] => op_2.IN10
denominator[8] => sel[199].IN1
denominator[8] => op_3.IN12
denominator[8] => sel[215].IN1
denominator[8] => op_4.IN14
denominator[8] => sel[231].IN1
denominator[8] => op_5.IN16
denominator[8] => sel[247].IN1
denominator[8] => op_6.IN18
denominator[8] => sel[263].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[24].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[56].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[88].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[120].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[152].IN1
denominator[9] => op_14.IN4
denominator[9] => sel[168].IN1
denominator[9] => op_1.IN6
denominator[9] => sel[184].IN1
denominator[9] => op_2.IN8
denominator[9] => sel[200].IN1
denominator[9] => op_3.IN10
denominator[9] => sel[216].IN1
denominator[9] => op_4.IN12
denominator[9] => sel[232].IN1
denominator[9] => op_5.IN14
denominator[9] => sel[248].IN1
denominator[9] => op_6.IN16
denominator[9] => sel[264].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[25].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[57].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[89].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[121].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[153].IN1
denominator[10] => sel[169].IN1
denominator[10] => op_1.IN4
denominator[10] => sel[185].IN1
denominator[10] => op_2.IN6
denominator[10] => sel[201].IN1
denominator[10] => op_3.IN8
denominator[10] => sel[217].IN1
denominator[10] => op_4.IN10
denominator[10] => sel[233].IN1
denominator[10] => op_5.IN12
denominator[10] => sel[249].IN1
denominator[10] => op_6.IN14
denominator[10] => sel[265].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[26].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[58].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[90].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[122].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[154].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[186].IN1
denominator[11] => op_2.IN4
denominator[11] => sel[202].IN1
denominator[11] => op_3.IN6
denominator[11] => sel[218].IN1
denominator[11] => op_4.IN8
denominator[11] => sel[234].IN1
denominator[11] => op_5.IN10
denominator[11] => sel[250].IN1
denominator[11] => op_6.IN12
denominator[11] => sel[266].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[27].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[59].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[91].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[123].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[155].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[187].IN1
denominator[12] => sel[203].IN1
denominator[12] => op_3.IN4
denominator[12] => sel[219].IN1
denominator[12] => op_4.IN6
denominator[12] => sel[235].IN1
denominator[12] => op_5.IN8
denominator[12] => sel[251].IN1
denominator[12] => op_6.IN10
denominator[12] => sel[267].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[28].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[60].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[92].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[124].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[156].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[188].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[220].IN1
denominator[13] => op_4.IN4
denominator[13] => sel[236].IN1
denominator[13] => op_5.IN6
denominator[13] => sel[252].IN1
denominator[13] => op_6.IN8
denominator[13] => sel[268].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[29].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[61].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[93].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[125].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[157].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[189].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[221].IN1
denominator[14] => sel[237].IN1
denominator[14] => op_5.IN4
denominator[14] => sel[253].IN1
denominator[14] => op_6.IN6
denominator[14] => sel[269].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[30].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[62].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[94].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[126].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[158].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[190].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[222].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[254].IN1
denominator[15] => op_6.IN4
denominator[15] => sel[270].IN1
numerator[0] => StageOut[240].IN0
numerator[0] => op_6.IN33
numerator[1] => StageOut[224].IN0
numerator[1] => op_5.IN31
numerator[2] => StageOut[208].IN0
numerator[2] => op_4.IN29
numerator[3] => StageOut[192].IN0
numerator[3] => op_3.IN27
numerator[4] => StageOut[176].IN0
numerator[4] => op_2.IN25
numerator[5] => StageOut[160].IN0
numerator[5] => op_1.IN23
numerator[6] => StageOut[144].IN0
numerator[6] => op_14.IN21
numerator[7] => StageOut[128].IN0
numerator[7] => op_13.IN19
numerator[8] => StageOut[112].IN0
numerator[8] => op_12.IN17
numerator[9] => StageOut[96].IN0
numerator[9] => op_11.IN15
numerator[10] => StageOut[80].IN0
numerator[10] => op_10.IN13
numerator[11] => StageOut[64].IN0
numerator[11] => op_9.IN11
numerator[12] => StageOut[48].IN0
numerator[12] => op_8.IN9
numerator[13] => StageOut[32].IN0
numerator[13] => op_7.IN7
numerator[14] => add_sub_8pc:add_sub_1.dataa[0]
numerator[14] => StageOut[16].IN0
numerator[15] => add_sub_7pc:add_sub_0.dataa[0]
numerator[15] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[240].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[241].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[242].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[243].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[244].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[245].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[246].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[247].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[248].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[249].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[250].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[251].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[252].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[253].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[254].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[255].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider|add_sub_7pc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider|add_sub_8pc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|lpm_abs_k0a:my_abs_den
data[0] => _.IN0
data[0] => cs1a[0].SUM_IN
data[0] => result[0].DATAIN
data[1] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => cs1a[0].IN1
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => overflow.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= cs1a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= cs1a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= cs1a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= cs1a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= cs1a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= cs1a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= cs1a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= cs1a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= cs1a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= cs1a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= cs1a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= cs1a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= cs1a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= cs1a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= cs1a[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|DIV_b:inst4|lpm_divide:LPM_DIVIDE_component|lpm_divide_5ds:auto_generated|abs_divider_8dg:divider|lpm_abs_k0a:my_abs_num
data[0] => _.IN0
data[0] => cs1a[0].SUM_IN
data[0] => result[0].DATAIN
data[1] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => cs1a[0].IN1
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => overflow.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= cs1a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= cs1a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= cs1a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= cs1a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= cs1a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= cs1a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= cs1a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= cs1a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= cs1a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= cs1a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= cs1a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= cs1a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= cs1a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= cs1a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= cs1a[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|MUL_b:inst3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|CPU|ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]


|CPU|ALU:inst6|MUL_b:inst3|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|CPU|ALU:inst6|LPM_INV:inst10
data[0] => result[0].IN0
data[1] => result[1].IN0
data[2] => result[2].IN0
data[3] => result[3].IN0
data[4] => result[4].IN0
data[5] => result[5].IN0
data[6] => result[6].IN0
data[7] => result[7].IN0
data[8] => result[8].IN0
data[9] => result[9].IN0
data[10] => result[10].IN0
data[11] => result[11].IN0
data[12] => result[12].IN0
data[13] => result[13].IN0
data[14] => result[14].IN0
data[15] => result[15].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|LPM_OR:inst25
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[0][4] => or_node[4][1].IN1
data[0][5] => or_node[5][1].IN1
data[0][6] => or_node[6][1].IN1
data[0][7] => or_node[7][1].IN1
data[0][8] => or_node[8][1].IN1
data[0][9] => or_node[9][1].IN1
data[0][10] => or_node[10][1].IN1
data[0][11] => or_node[11][1].IN1
data[0][12] => or_node[12][1].IN1
data[0][13] => or_node[13][1].IN1
data[0][14] => or_node[14][1].IN1
data[0][15] => or_node[15][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
data[1][4] => or_node[4][1].IN0
data[1][5] => or_node[5][1].IN0
data[1][6] => or_node[6][1].IN0
data[1][7] => or_node[7][1].IN0
data[1][8] => or_node[8][1].IN0
data[1][9] => or_node[9][1].IN0
data[1][10] => or_node[10][1].IN0
data[1][11] => or_node[11][1].IN0
data[1][12] => or_node[12][1].IN0
data[1][13] => or_node[13][1].IN0
data[1][14] => or_node[14][1].IN0
data[1][15] => or_node[15][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= or_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= or_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= or_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= or_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= or_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= or_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= or_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= or_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= or_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= or_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= or_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= or_node[15][1].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst6|LPM_XOR:inst14
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[0][8] => xor_cascade[8][1].IN1
data[0][9] => xor_cascade[9][1].IN1
data[0][10] => xor_cascade[10][1].IN1
data[0][11] => xor_cascade[11][1].IN1
data[0][12] => xor_cascade[12][1].IN1
data[0][13] => xor_cascade[13][1].IN1
data[0][14] => xor_cascade[14][1].IN1
data[0][15] => xor_cascade[15][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
data[1][8] => xor_cascade[8][1].IN0
data[1][9] => xor_cascade[9][1].IN0
data[1][10] => xor_cascade[10][1].IN0
data[1][11] => xor_cascade[11][1].IN0
data[1][12] => xor_cascade[12][1].IN0
data[1][13] => xor_cascade[13][1].IN0
data[1][14] => xor_cascade[14][1].IN0
data[1][15] => xor_cascade[15][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor_cascade[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor_cascade[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor_cascade[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor_cascade[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor_cascade[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor_cascade[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor_cascade[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor_cascade[15][1].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ELATCH_v:inst4
en => always0.IN0
en_ => always0.IN1
D[0] => Q[0]$latch.DATAIN
D[1] => Q[1]$latch.DATAIN
D[2] => Q[2]$latch.DATAIN
D[3] => Q[3]$latch.DATAIN
D[4] => Q[4]$latch.DATAIN
D[5] => Q[5]$latch.DATAIN
D[6] => Q[6]$latch.DATAIN
D[7] => Q[7]$latch.DATAIN
D[8] => Q[8]$latch.DATAIN
D[9] => Q[9]$latch.DATAIN
D[10] => Q[10]$latch.DATAIN
D[11] => Q[11]$latch.DATAIN
D[12] => Q[12]$latch.DATAIN
D[13] => Q[13]$latch.DATAIN
D[14] => Q[14]$latch.DATAIN
D[15] => Q[15]$latch.DATAIN
Q[0] <= Q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU|MUX_v:inst21
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
D0[0] => Q.DATAA
D0[1] => Q.DATAA
D0[2] => Q.DATAA
D0[3] => Q.DATAA
D0[4] => Q.DATAA
D0[5] => Q.DATAA
D0[6] => Q.DATAA
D0[7] => Q.DATAA
D0[8] => Q.DATAA
D0[9] => Q.DATAA
D0[10] => Q.DATAA
D0[11] => Q.DATAA
D0[12] => Q.DATAA
D0[13] => Q.DATAA
D0[14] => Q.DATAA
D0[15] => Q.DATAA
D1[0] => Q.DATAB
D1[1] => Q.DATAB
D1[2] => Q.DATAB
D1[3] => Q.DATAB
D1[4] => Q.DATAB
D1[5] => Q.DATAB
D1[6] => Q.DATAB
D1[7] => Q.DATAB
D1[8] => Q.DATAB
D1[9] => Q.DATAB
D1[10] => Q.DATAB
D1[11] => Q.DATAB
D1[12] => Q.DATAB
D1[13] => Q.DATAB
D1[14] => Q.DATAB
D1[15] => Q.DATAB
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RB_v:inst3
clk => R.we_a.CLK
clk => R.waddr_a[5].CLK
clk => R.waddr_a[4].CLK
clk => R.waddr_a[3].CLK
clk => R.waddr_a[2].CLK
clk => R.waddr_a[1].CLK
clk => R.waddr_a[0].CLK
clk => R.data_a[15].CLK
clk => R.data_a[14].CLK
clk => R.data_a[13].CLK
clk => R.data_a[12].CLK
clk => R.data_a[11].CLK
clk => R.data_a[10].CLK
clk => R.data_a[9].CLK
clk => R.data_a[8].CLK
clk => R.data_a[7].CLK
clk => R.data_a[6].CLK
clk => R.data_a[5].CLK
clk => R.data_a[4].CLK
clk => R.data_a[3].CLK
clk => R.data_a[2].CLK
clk => R.data_a[1].CLK
clk => R.data_a[0].CLK
clk => R.CLK0
WC[0] => R.waddr_a[0].DATAIN
WC[0] => R.WADDR
WC[1] => R.waddr_a[1].DATAIN
WC[1] => R.WADDR1
WC[2] => R.waddr_a[2].DATAIN
WC[2] => R.WADDR2
WC[3] => R.waddr_a[3].DATAIN
WC[3] => R.WADDR3
WC[4] => R.waddr_a[4].DATAIN
WC[4] => R.WADDR4
WC[5] => R.waddr_a[5].DATAIN
WC[5] => R.WADDR5
RA[0] => R.RADDR
RA[1] => R.RADDR1
RA[2] => R.RADDR2
RA[3] => R.RADDR3
RA[4] => R.RADDR4
RA[5] => R.RADDR5
RB[0] => R.PORTBRADDR
RB[1] => R.PORTBRADDR1
RB[2] => R.PORTBRADDR2
RB[3] => R.PORTBRADDR3
RB[4] => R.PORTBRADDR4
C[0] => R.data_a[0].DATAIN
C[0] => R.DATAIN
C[1] => R.data_a[1].DATAIN
C[1] => R.DATAIN1
C[2] => R.data_a[2].DATAIN
C[2] => R.DATAIN2
C[3] => R.data_a[3].DATAIN
C[3] => R.DATAIN3
C[4] => R.data_a[4].DATAIN
C[4] => R.DATAIN4
C[5] => R.data_a[5].DATAIN
C[5] => R.DATAIN5
C[6] => R.data_a[6].DATAIN
C[6] => R.DATAIN6
C[7] => R.data_a[7].DATAIN
C[7] => R.DATAIN7
C[8] => R.data_a[8].DATAIN
C[8] => R.DATAIN8
C[9] => R.data_a[9].DATAIN
C[9] => R.DATAIN9
C[10] => R.data_a[10].DATAIN
C[10] => R.DATAIN10
C[11] => R.data_a[11].DATAIN
C[11] => R.DATAIN11
C[12] => R.data_a[12].DATAIN
C[12] => R.DATAIN12
C[13] => R.data_a[13].DATAIN
C[13] => R.DATAIN13
C[14] => R.data_a[14].DATAIN
C[14] => R.DATAIN14
C[15] => R.data_a[15].DATAIN
C[15] => R.DATAIN15
A[0] <= R.DATAOUT
A[1] <= R.DATAOUT1
A[2] <= R.DATAOUT2
A[3] <= R.DATAOUT3
A[4] <= R.DATAOUT4
A[5] <= R.DATAOUT5
A[6] <= R.DATAOUT6
A[7] <= R.DATAOUT7
A[8] <= R.DATAOUT8
A[9] <= R.DATAOUT9
A[10] <= R.DATAOUT10
A[11] <= R.DATAOUT11
A[12] <= R.DATAOUT12
A[13] <= R.DATAOUT13
A[14] <= R.DATAOUT14
A[15] <= R.DATAOUT15
B[0] <= R.PORTBDATAOUT
B[1] <= R.PORTBDATAOUT1
B[2] <= R.PORTBDATAOUT2
B[3] <= R.PORTBDATAOUT3
B[4] <= R.PORTBDATAOUT4
B[5] <= R.PORTBDATAOUT5
B[6] <= R.PORTBDATAOUT6
B[7] <= R.PORTBDATAOUT7
B[8] <= R.PORTBDATAOUT8
B[9] <= R.PORTBDATAOUT9
B[10] <= R.PORTBDATAOUT10
B[11] <= R.PORTBDATAOUT11
B[12] <= R.PORTBDATAOUT12
B[13] <= R.PORTBDATAOUT13
B[14] <= R.PORTBDATAOUT14
B[15] <= R.PORTBDATAOUT15


|CPU|LATCH_v:inst
en => Q[0]$latch.LATCH_ENABLE
en => Q[1]$latch.LATCH_ENABLE
en => Q[2]$latch.LATCH_ENABLE
en => Q[3]$latch.LATCH_ENABLE
en => Q[4]$latch.LATCH_ENABLE
en => Q[5]$latch.LATCH_ENABLE
en => Q[6]$latch.LATCH_ENABLE
en => Q[7]$latch.LATCH_ENABLE
en => Q[8]$latch.LATCH_ENABLE
en => Q[9]$latch.LATCH_ENABLE
en => Q[10]$latch.LATCH_ENABLE
en => Q[11]$latch.LATCH_ENABLE
en => Q[12]$latch.LATCH_ENABLE
en => Q[13]$latch.LATCH_ENABLE
en => Q[14]$latch.LATCH_ENABLE
en => Q[15]$latch.LATCH_ENABLE
D[0] => Q[0]$latch.DATAIN
D[1] => Q[1]$latch.DATAIN
D[2] => Q[2]$latch.DATAIN
D[3] => Q[3]$latch.DATAIN
D[4] => Q[4]$latch.DATAIN
D[5] => Q[5]$latch.DATAIN
D[6] => Q[6]$latch.DATAIN
D[7] => Q[7]$latch.DATAIN
D[8] => Q[8]$latch.DATAIN
D[9] => Q[9]$latch.DATAIN
D[10] => Q[10]$latch.DATAIN
D[11] => Q[11]$latch.DATAIN
D[12] => Q[12]$latch.DATAIN
D[13] => Q[13]$latch.DATAIN
D[14] => Q[14]$latch.DATAIN
D[15] => Q[15]$latch.DATAIN
Q[0] <= Q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU|SH_v:inst1
op[0] => Mux0.IN2
op[0] => Mux1.IN1
op[0] => Mux2.IN1
op[0] => Mux3.IN1
op[0] => Mux4.IN1
op[0] => Mux5.IN1
op[0] => Mux6.IN1
op[0] => Mux7.IN1
op[0] => Mux8.IN1
op[0] => Mux9.IN1
op[0] => Mux10.IN1
op[0] => Mux11.IN1
op[0] => Mux12.IN1
op[0] => Mux13.IN1
op[0] => Mux14.IN1
op[0] => Mux15.IN2
op[1] => Mux0.IN1
op[1] => Mux1.IN0
op[1] => Mux2.IN0
op[1] => Mux3.IN0
op[1] => Mux4.IN0
op[1] => Mux5.IN0
op[1] => Mux6.IN0
op[1] => Mux7.IN0
op[1] => Mux8.IN0
op[1] => Mux9.IN0
op[1] => Mux10.IN0
op[1] => Mux11.IN0
op[1] => Mux12.IN0
op[1] => Mux13.IN0
op[1] => Mux14.IN0
op[1] => Mux15.IN1
C[0] => Mux14.IN5
C[0] => Mux15.IN4
C[0] => Mux15.IN5
C[1] => Mux13.IN5
C[1] => Mux14.IN3
C[1] => Mux14.IN4
C[1] => Mux15.IN3
C[2] => Mux12.IN5
C[2] => Mux13.IN3
C[2] => Mux13.IN4
C[2] => Mux14.IN2
C[3] => Mux11.IN5
C[3] => Mux12.IN3
C[3] => Mux12.IN4
C[3] => Mux13.IN2
C[4] => Mux10.IN5
C[4] => Mux11.IN3
C[4] => Mux11.IN4
C[4] => Mux12.IN2
C[5] => Mux9.IN5
C[5] => Mux10.IN3
C[5] => Mux10.IN4
C[5] => Mux11.IN2
C[6] => Mux8.IN5
C[6] => Mux9.IN3
C[6] => Mux9.IN4
C[6] => Mux10.IN2
C[7] => Mux7.IN5
C[7] => Mux8.IN3
C[7] => Mux8.IN4
C[7] => Mux9.IN2
C[8] => Mux6.IN5
C[8] => Mux7.IN3
C[8] => Mux7.IN4
C[8] => Mux8.IN2
C[9] => Mux5.IN5
C[9] => Mux6.IN3
C[9] => Mux6.IN4
C[9] => Mux7.IN2
C[10] => Mux4.IN5
C[10] => Mux5.IN3
C[10] => Mux5.IN4
C[10] => Mux6.IN2
C[11] => Mux3.IN5
C[11] => Mux4.IN3
C[11] => Mux4.IN4
C[11] => Mux5.IN2
C[12] => Mux2.IN5
C[12] => Mux3.IN3
C[12] => Mux3.IN4
C[12] => Mux4.IN2
C[13] => Mux1.IN5
C[13] => Mux2.IN3
C[13] => Mux2.IN4
C[13] => Mux3.IN2
C[14] => Mux0.IN5
C[14] => Mux1.IN3
C[14] => Mux1.IN4
C[14] => Mux2.IN2
C[15] => Mux0.IN3
C[15] => Mux0.IN4
C[15] => Mux1.IN2
C_[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
C_[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
C_[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
C_[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
C_[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
C_[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
C_[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
C_[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
C_[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
C_[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
C_[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
C_[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
C_[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
C_[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
C_[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
C_[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA:inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|DATA:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_p1h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p1h1:auto_generated.data_a[0]
data_a[1] => altsyncram_p1h1:auto_generated.data_a[1]
data_a[2] => altsyncram_p1h1:auto_generated.data_a[2]
data_a[3] => altsyncram_p1h1:auto_generated.data_a[3]
data_a[4] => altsyncram_p1h1:auto_generated.data_a[4]
data_a[5] => altsyncram_p1h1:auto_generated.data_a[5]
data_a[6] => altsyncram_p1h1:auto_generated.data_a[6]
data_a[7] => altsyncram_p1h1:auto_generated.data_a[7]
data_a[8] => altsyncram_p1h1:auto_generated.data_a[8]
data_a[9] => altsyncram_p1h1:auto_generated.data_a[9]
data_a[10] => altsyncram_p1h1:auto_generated.data_a[10]
data_a[11] => altsyncram_p1h1:auto_generated.data_a[11]
data_a[12] => altsyncram_p1h1:auto_generated.data_a[12]
data_a[13] => altsyncram_p1h1:auto_generated.data_a[13]
data_a[14] => altsyncram_p1h1:auto_generated.data_a[14]
data_a[15] => altsyncram_p1h1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p1h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p1h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p1h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p1h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p1h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p1h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p1h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p1h1:auto_generated.address_a[7]
address_a[8] => altsyncram_p1h1:auto_generated.address_a[8]
address_a[9] => altsyncram_p1h1:auto_generated.address_a[9]
address_a[10] => altsyncram_p1h1:auto_generated.address_a[10]
address_a[11] => altsyncram_p1h1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p1h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p1h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p1h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p1h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p1h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p1h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p1h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p1h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p1h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_p1h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_p1h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_p1h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_p1h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_p1h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_p1h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_p1h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_p1h1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|DATA:inst2|altsyncram:altsyncram_component|altsyncram_p1h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|CPU|EFF16_v:inst14
en => Q[0]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[15]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ELATCH_v:inst5
en => always0.IN0
en_ => always0.IN1
D[0] => Q[0]$latch.DATAIN
D[1] => Q[1]$latch.DATAIN
D[2] => Q[2]$latch.DATAIN
D[3] => Q[3]$latch.DATAIN
D[4] => Q[4]$latch.DATAIN
D[5] => Q[5]$latch.DATAIN
D[6] => Q[6]$latch.DATAIN
D[7] => Q[7]$latch.DATAIN
D[8] => Q[8]$latch.DATAIN
D[9] => Q[9]$latch.DATAIN
D[10] => Q[10]$latch.DATAIN
D[11] => Q[11]$latch.DATAIN
D[12] => Q[12]$latch.DATAIN
D[13] => Q[13]$latch.DATAIN
D[14] => Q[14]$latch.DATAIN
D[15] => Q[15]$latch.DATAIN
Q[0] <= Q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|CPU|MUXK_v:inst20
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
sel => Q.OUTPUTSELECT
D0[0] => Q.DATAA
D0[1] => Q.DATAA
D0[2] => Q.DATAA
D0[3] => Q.DATAA
D0[4] => Q.DATAA
D0[5] => Q.DATAA
D0[6] => Q.DATAA
D0[7] => Q.DATAA
D0[8] => Q.DATAA
D0[9] => Q.DATAA
D0[10] => Q.DATAA
D0[11] => Q.DATAA
D0[12] => Q.DATAA
D0[13] => Q.DATAA
D0[14] => Q.DATAA
D0[15] => Q.DATAA
K[0] => Q.DATAB
K[1] => Q.DATAB
K[2] => Q.DATAB
K[3] => Q.DATAB
K[4] => Q.DATAB
K[5] => Q.DATAB
K[6] => Q.DATAB
K[7] => Q.DATAB
K[8] => Q.DATAB
K[9] => ~NO_FANOUT~
K[10] => ~NO_FANOUT~
K[11] => ~NO_FANOUT~
K[12] => ~NO_FANOUT~
K[13] => ~NO_FANOUT~
K[14] => ~NO_FANOUT~
K[15] => ~NO_FANOUT~
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE


