%TF.GenerationSoftware,KiCad,Pcbnew,8.0.8*%
%TF.CreationDate,2025-03-04T17:08:20-05:00*%
%TF.ProjectId,board_AB,626f6172-645f-4414-922e-6b696361645f,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.8) date 2025-03-04 17:08:20*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.250000X0.475000X-0.250000X0.475000X0.250000X-0.475000X0.250000X-0.475000X-0.250000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.800000X1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,1.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.250000X0.262500X0.450000X-0.262500X0.450000X-0.262500X-0.450000X0.262500X-0.450000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.250000X0.250000X0.475000X-0.250000X0.475000X-0.250000X-0.475000X0.250000X-0.475000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17O,2.200000X3.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18R,1.500000X2.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,1.500000X2.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20R,1.778000X1.778000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,1.778000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22C,2.184400*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23C,2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.050000X-0.375000X-0.050000X0.375000X-0.050000X0.375000X0.050000X-0.375000X0.050000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25RoundRect,0.050000X-0.050000X-0.375000X0.050000X-0.375000X0.050000X0.375000X-0.050000X0.375000X0*%
%TD*%
%TA.AperFunction,HeatsinkPad*%
%ADD26R,1.650000X1.650000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD27C,1.676400*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.150000X-0.587500X-0.150000X0.587500X-0.150000X0.587500X0.150000X-0.587500X0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29RoundRect,0.250000X-0.262500X-0.450000X0.262500X-0.450000X0.262500X0.450000X-0.262500X0.450000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD30C,1.524000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31RoundRect,0.250000X-0.475000X0.250000X-0.475000X-0.250000X0.475000X-0.250000X0.475000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32RoundRect,0.250000X-0.250000X-0.475000X0.250000X-0.475000X0.250000X0.475000X-0.250000X0.475000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD33RoundRect,0.250000X-0.600000X-0.725000X0.600000X-0.725000X0.600000X0.725000X-0.600000X0.725000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD34O,1.700000X1.950000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD35R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD36C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD37R,1.300000X1.300000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD38C,1.300000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD39C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD40C,0.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD41C,1.000000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD42C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J2,1,Pin_1*%
%TO.N,/Cradle/I2S_OUT1*%
X148880000Y-104540000D03*
D11*
%TO.P,J2,2,Pin_2*%
%TO.N,Net-(J2-Pin_2)*%
X148880000Y-102000000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/Cradle/I2S_IN_L*%
X151420000Y-104540000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/Cradle/SDA*%
X151420000Y-102000000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/Cradle/SCL*%
X153960000Y-104540000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,/Cradle/MCLK1*%
X153960000Y-102000000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,/BCLK*%
X156500000Y-104540000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,/LRCLK*%
X156500000Y-102000000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,/GND*%
X159040000Y-104540000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,/3V3*%
X159040000Y-102000000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,/Cradle/5V_CRD*%
X161580000Y-104540000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,/GND*%
X161580000Y-102000000D03*
%TD*%
D12*
%TO.P,FB1,1*%
%TO.N,Net-(U6-VDDA)*%
X143500000Y-86450000D03*
%TO.P,FB1,2*%
%TO.N,/3V3*%
X143500000Y-84550000D03*
%TD*%
D13*
%TO.P,D1,1,K*%
%TO.N,Net-(D1-K)*%
X182775000Y-66000000D03*
D14*
%TO.P,D1,2,A*%
%TO.N,Net-(D1-A)*%
X180235000Y-66000000D03*
%TD*%
D15*
%TO.P,R6,1*%
%TO.N,Net-(U3-PLAY{slash}PAUSE)*%
X166412500Y-45000000D03*
%TO.P,R6,2*%
%TO.N,/Processor/PLAYPAUSE*%
X164587500Y-45000000D03*
%TD*%
D12*
%TO.P,C6,1*%
%TO.N,/GND*%
X143500000Y-90450000D03*
%TO.P,C6,2*%
%TO.N,Net-(U6-VAG)*%
X143500000Y-88550000D03*
%TD*%
D15*
%TO.P,R5,1*%
%TO.N,/Processor/BAT_SENSE*%
X138412500Y-53000000D03*
%TO.P,R5,2*%
%TO.N,/Processor/GND_MCU*%
X136587500Y-53000000D03*
%TD*%
D16*
%TO.P,C1,1*%
%TO.N,/3V3*%
X147000000Y-77500000D03*
%TO.P,C1,2*%
%TO.N,/GND*%
X145100000Y-77500000D03*
%TD*%
D17*
%TO.P,SW1,*%
%TO.N,*%
X136400000Y-66500000D03*
X144600000Y-66500000D03*
D18*
%TO.P,SW1,1,A*%
%TO.N,Net-(SW1-A)*%
X138500000Y-66500000D03*
D19*
%TO.P,SW1,2,B*%
%TO.N,/Processor/GND_MCU*%
X140500000Y-66500000D03*
%TO.P,SW1,3*%
%TO.N,N/C*%
X142500000Y-66500000D03*
%TD*%
D16*
%TO.P,C5,1*%
%TO.N,/GND*%
X152950000Y-79500000D03*
%TO.P,C5,2*%
%TO.N,/Cradle/1V8*%
X151050000Y-79500000D03*
%TD*%
D15*
%TO.P,R7,1*%
%TO.N,Net-(U3-REWIND)*%
X166412500Y-43000000D03*
%TO.P,R7,2*%
%TO.N,/Processor/REWIND*%
X164587500Y-43000000D03*
%TD*%
D20*
%TO.P,U4,1,VDD*%
%TO.N,/Cradle/5V_CRD*%
X131000000Y-75000000D03*
D21*
%TO.P,U4,2,GND*%
%TO.N,/GND*%
X128460000Y-75000000D03*
%TO.P,U4,3,SHDN*%
%TO.N,unconnected-(U4-SHDN-Pad3)*%
X125920000Y-75000000D03*
%TO.P,U4,4,R-*%
%TO.N,/GND*%
X123380000Y-75000000D03*
%TO.P,U4,5,R+*%
%TO.N,/Cradle/Lineout_R*%
X120840000Y-75000000D03*
%TO.P,U4,6,L+*%
%TO.N,/Cradle/Lineout_L*%
X118300000Y-75000000D03*
%TO.P,U4,7,L-*%
%TO.N,/GND*%
X115760000Y-75000000D03*
%TO.P,U4,8,SCL*%
%TO.N,/Cradle/SCL*%
X113220000Y-75000000D03*
%TO.P,U4,9,SDA*%
%TO.N,/Cradle/SDA*%
X110680000Y-75000000D03*
%TO.P,U4,10,I2C_VCC*%
%TO.N,/3V3*%
X108140000Y-75000000D03*
D22*
%TO.P,U4,11,ROut+*%
%TO.N,/Cradle/ROut+*%
X125180000Y-91510000D03*
%TO.P,U4,12,ROut-*%
%TO.N,/Cradle/ROut-*%
X121680000Y-91510000D03*
%TO.P,U4,13,LOut-*%
%TO.N,/Cradle/LOut-*%
X117560000Y-91510000D03*
%TO.P,U4,14,LOut+*%
%TO.N,/Cradle/LOut+*%
X114060000Y-91510000D03*
%TD*%
D23*
%TO.P,SW4,1,1*%
%TO.N,/Processor/GND_MCU*%
X106500000Y-62000000D03*
X113000000Y-62000000D03*
%TO.P,SW4,2,2*%
%TO.N,/Processor/BTN_3*%
X106500000Y-66500000D03*
X113000000Y-66500000D03*
%TD*%
D24*
%TO.P,U6,1,HP_R*%
%TO.N,unconnected-(U6-HP_R-Pad1)*%
X145850000Y-86750000D03*
%TO.P,U6,2,HP_VGND*%
%TO.N,unconnected-(U6-HP_VGND-Pad2)*%
X145850000Y-87150000D03*
%TO.P,U6,3,VDDA*%
%TO.N,Net-(U6-VDDA)*%
X145850000Y-87550000D03*
%TO.P,U6,4,HP_L*%
%TO.N,unconnected-(U6-HP_L-Pad4)*%
X145850000Y-87950000D03*
%TO.P,U6,5,VAG*%
%TO.N,Net-(U6-VAG)*%
X145850000Y-88350000D03*
D25*
%TO.P,U6,6,LINEOUT_R*%
%TO.N,Net-(U6-LINEOUT_R)*%
X146500000Y-89000000D03*
%TO.P,U6,7,LINEOUT_L*%
%TO.N,Net-(U6-LINEOUT_L)*%
X146900000Y-89000000D03*
%TO.P,U6,8,LINEIN_R*%
%TO.N,unconnected-(U6-LINEIN_R-Pad8)*%
X147300000Y-89000000D03*
%TO.P,U6,9,LINEIN_L*%
%TO.N,unconnected-(U6-LINEIN_L-Pad9)*%
X147700000Y-89000000D03*
%TO.P,U6,10,MIC*%
%TO.N,unconnected-(U6-MIC-Pad10)*%
X148100000Y-89000000D03*
D24*
%TO.P,U6,11,MIC_BIAS*%
%TO.N,unconnected-(U6-MIC_BIAS-Pad11)*%
X148750000Y-88350000D03*
%TO.P,U6,12,VDDIO*%
%TO.N,/3V3*%
X148750000Y-87950000D03*
%TO.P,U6,13,MCLK*%
%TO.N,Net-(U6-MCLK)*%
X148750000Y-87550000D03*
%TO.P,U6,14,LRCLK*%
%TO.N,/LRCLK*%
X148750000Y-87150000D03*
%TO.P,U6,15,BCLK*%
%TO.N,/BCLK*%
X148750000Y-86750000D03*
D25*
%TO.P,U6,16,DOUT*%
%TO.N,unconnected-(U6-DOUT-Pad16)*%
X148100000Y-86100000D03*
%TO.P,U6,17,DIN*%
%TO.N,/Cradle/I2S_OUT1*%
X147700000Y-86100000D03*
%TO.P,U6,18,SDA*%
%TO.N,/Cradle/SDA*%
X147300000Y-86100000D03*
%TO.P,U6,19,SCL*%
%TO.N,/Cradle/SCL*%
X146900000Y-86100000D03*
%TO.P,U6,20,VDD*%
%TO.N,/Cradle/1V8*%
X146500000Y-86100000D03*
D26*
%TO.P,U6,21,GND*%
%TO.N,/GND*%
X147300000Y-87550000D03*
%TD*%
D12*
%TO.P,C2,1*%
%TO.N,/Cradle/1V8*%
X143000000Y-81450000D03*
%TO.P,C2,2*%
%TO.N,/GND*%
X143000000Y-79550000D03*
%TD*%
D15*
%TO.P,R8,1*%
%TO.N,Net-(U3-FORWARD)*%
X166500000Y-41000000D03*
%TO.P,R8,2*%
%TO.N,/Processor/FORWARD*%
X164675000Y-41000000D03*
%TD*%
D27*
%TO.P,U7,1,SEL*%
%TO.N,/3V3*%
X190690000Y-89015000D03*
%TO.P,U7,2,LRCLK*%
%TO.N,/LRCLK*%
X190690000Y-91555000D03*
%TO.P,U7,3,DOUT*%
%TO.N,/Cradle/I2S_IN_L*%
X190690000Y-94095000D03*
%TO.P,U7,4,BCLK*%
%TO.N,/BCLK*%
X190690000Y-96635000D03*
%TO.P,U7,5,GND*%
%TO.N,/GND*%
X190690000Y-99175000D03*
%TO.P,U7,6,3V*%
%TO.N,/3V3*%
X190690000Y-101715000D03*
%TD*%
D28*
%TO.P,U5,1,GND*%
%TO.N,/GND*%
X145125000Y-79550000D03*
%TO.P,U5,2,VO*%
%TO.N,/Cradle/1V8*%
X145125000Y-81450000D03*
%TO.P,U5,3,VI*%
%TO.N,/3V3*%
X147000000Y-80500000D03*
%TD*%
D23*
%TO.P,SW3,1,1*%
%TO.N,/Processor/GND_MCU*%
X106500000Y-53750000D03*
X113000000Y-53750000D03*
%TO.P,SW3,2,2*%
%TO.N,/Processor/BTN_2*%
X106500000Y-58250000D03*
X113000000Y-58250000D03*
%TD*%
D29*
%TO.P,R9,1*%
%TO.N,Net-(U3-LED-)*%
X179087500Y-61500000D03*
%TO.P,R9,2*%
%TO.N,Net-(D1-A)*%
X180912500Y-61500000D03*
%TD*%
D30*
%TO.P,U3,1,Linein_AN*%
%TO.N,unconnected-(U3-Linein_AN-Pad1)*%
X190500000Y-46000000D03*
%TO.P,U3,2,Linein_AP*%
%TO.N,unconnected-(U3-Linein_AP-Pad2)*%
X190500000Y-44000000D03*
%TO.P,U3,3,Linein_BP*%
%TO.N,unconnected-(U3-Linein_BP-Pad3)*%
X190500000Y-42000000D03*
%TO.P,U3,4,Linein_BN*%
%TO.N,unconnected-(U3-Linein_BN-Pad4)*%
X190500000Y-40000000D03*
%TO.P,U3,5,AUX_DET*%
%TO.N,unconnected-(U3-AUX_DET-Pad5)*%
X190500000Y-38000000D03*
%TO.P,U3,6,GND*%
%TO.N,/Processor/GND_MCU*%
X190500000Y-36000000D03*
%TO.P,U3,7,GND*%
X190500000Y-34000000D03*
%TO.P,U3,8,I2S_BCK*%
%TO.N,/Processor/I2S_BCLK*%
X190500000Y-32000000D03*
%TO.P,U3,9,I2S_SDOUT*%
%TO.N,/Processor/BT_AUDIO_OUT*%
X190500000Y-30000000D03*
%TO.P,U3,10,I2S_LRCLK*%
%TO.N,/Processor/I2S_LRCLK*%
X190500000Y-28000000D03*
%TO.P,U3,11,VIN*%
%TO.N,/Processor/5V_MCU*%
X169500000Y-28000000D03*
%TO.P,U3,12,MIC_BIAS*%
%TO.N,unconnected-(U3-MIC_BIAS-Pad12)*%
X169500000Y-30000000D03*
%TO.P,U3,13,LED+*%
%TO.N,Net-(D1-K)*%
X169500000Y-32000000D03*
%TO.P,U3,14,LED-*%
%TO.N,Net-(U3-LED-)*%
X169500000Y-34000000D03*
%TO.P,U3,15,+3.3V*%
%TO.N,Net-(U3-+3.3V)*%
X169500000Y-36000000D03*
%TO.P,U3,16,GND*%
%TO.N,/Processor/GND_MCU*%
X169500000Y-38000000D03*
%TO.P,U3,17,FORWARD*%
%TO.N,Net-(U3-FORWARD)*%
X169500000Y-40000000D03*
%TO.P,U3,18,REWIND*%
%TO.N,Net-(U3-REWIND)*%
X169500000Y-42000000D03*
%TO.P,U3,19,PLAY/PAUSE*%
%TO.N,Net-(U3-PLAY{slash}PAUSE)*%
X169500000Y-44000000D03*
%TO.P,U3,20,MUTE*%
%TO.N,unconnected-(U3-MUTE-Pad20)*%
X169500000Y-46000000D03*
%TD*%
D31*
%TO.P,C7,1*%
%TO.N,Net-(U6-LINEOUT_R)*%
X146500000Y-92050000D03*
%TO.P,C7,2*%
%TO.N,/Cradle/Lineout_R*%
X146500000Y-93950000D03*
%TD*%
D15*
%TO.P,R2,1*%
%TO.N,/3V3*%
X152912500Y-81500000D03*
%TO.P,R2,2*%
%TO.N,/Cradle/SCL*%
X151087500Y-81500000D03*
%TD*%
D32*
%TO.P,C4,1*%
%TO.N,/GND*%
X139600000Y-85000000D03*
%TO.P,C4,2*%
%TO.N,/3V3*%
X141500000Y-85000000D03*
%TD*%
%TO.P,C3,1*%
%TO.N,/GND*%
X139600000Y-87500000D03*
%TO.P,C3,2*%
%TO.N,Net-(U6-VDDA)*%
X141500000Y-87500000D03*
%TD*%
D15*
%TO.P,R1,1*%
%TO.N,/3V3*%
X152912500Y-83500000D03*
%TO.P,R1,2*%
%TO.N,/Cradle/SDA*%
X151087500Y-83500000D03*
%TD*%
%TO.P,R10,1*%
%TO.N,Net-(U3-+3.3V)*%
X160500000Y-41000000D03*
%TO.P,R10,2*%
%TO.N,/Processor/BT_SENSE*%
X158675000Y-41000000D03*
%TD*%
D33*
%TO.P,J3,1,Pin_1*%
%TO.N,/3V3*%
X145000000Y-111980000D03*
D34*
%TO.P,J3,2,Pin_2*%
%TO.N,/GND*%
X147500000Y-111980000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/Cradle/LOut-*%
X150000000Y-111980000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,/Cradle/LOut+*%
X152500000Y-111980000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,/LRCLK*%
X155000000Y-111980000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,/Cradle/I2S_IN_L*%
X157500000Y-111980000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,/BCLK*%
X160000000Y-111980000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,/GND*%
X162500000Y-111980000D03*
%TD*%
D31*
%TO.P,C8,1*%
%TO.N,Net-(U6-LINEOUT_L)*%
X149000000Y-92050000D03*
%TO.P,C8,2*%
%TO.N,/Cradle/Lineout_L*%
X149000000Y-93950000D03*
%TD*%
D21*
%TO.P,U2,1,VIN*%
%TO.N,unconnected-(U2-VIN-Pad1)*%
X131885000Y-63540000D03*
%TO.P,U2,2,VU*%
%TO.N,/Processor/V_USB*%
X131885000Y-61000000D03*
%TO.P,U2,3,D-*%
%TO.N,/Processor/USB_D-*%
X131885000Y-58460000D03*
%TO.P,U2,4,D+*%
%TO.N,/Processor/USB_D+*%
X131885000Y-55920000D03*
%TO.P,U2,5,G*%
%TO.N,/Processor/GND_MCU*%
X131885000Y-53380000D03*
%TO.P,U2,6,BAT*%
%TO.N,Net-(U2-BAT)*%
X131885000Y-50840000D03*
%TO.P,U2,7,5V*%
%TO.N,/Processor/5V_MCU*%
X131885000Y-48300000D03*
%TO.P,U2,8,EN*%
%TO.N,Net-(SW1-A)*%
X131885000Y-45760000D03*
%TD*%
D33*
%TO.P,J4,1,Pin_1*%
%TO.N,/3V3*%
X171000000Y-112000000D03*
D34*
%TO.P,J4,2,Pin_2*%
%TO.N,/GND*%
X173500000Y-112000000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/Cradle/ROut-*%
X176000000Y-112000000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/Cradle/ROut+*%
X178500000Y-112000000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/LRCLK*%
X181000000Y-112000000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,Net-(J2-Pin_2)*%
X183500000Y-112000000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/BCLK*%
X186000000Y-112000000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/GND*%
X188500000Y-112000000D03*
%TD*%
D23*
%TO.P,SW2,1,1*%
%TO.N,/Processor/GND_MCU*%
X106500000Y-45500000D03*
X113000000Y-45500000D03*
%TO.P,SW2,2,2*%
%TO.N,/Processor/BTN_1*%
X106500000Y-50000000D03*
X113000000Y-50000000D03*
%TD*%
D29*
%TO.P,R4,1*%
%TO.N,Net-(U2-BAT)*%
X136587500Y-51000000D03*
%TO.P,R4,2*%
%TO.N,/Processor/BAT_SENSE*%
X138412500Y-51000000D03*
%TD*%
D35*
%TO.P,U1,1,GND*%
%TO.N,/Processor/GND_MCU*%
X106530000Y-37801600D03*
D36*
%TO.P,U1,2,0_RX1_CRX2_CS1*%
%TO.N,unconnected-(U1-0_RX1_CRX2_CS1-Pad2)*%
X109070000Y-37801600D03*
%TO.P,U1,3,1_TX1_CTX2_MISO1*%
%TO.N,unconnected-(U1-1_TX1_CTX2_MISO1-Pad3)*%
X111610000Y-37801600D03*
%TO.P,U1,4,2_OUT2*%
%TO.N,unconnected-(U1-2_OUT2-Pad4)*%
X114150000Y-37801600D03*
%TO.P,U1,5,3_LRCLK2*%
%TO.N,unconnected-(U1-3_LRCLK2-Pad5)*%
X116690000Y-37801600D03*
%TO.P,U1,6,4_BCLK2*%
%TO.N,unconnected-(U1-4_BCLK2-Pad6)*%
X119230000Y-37801600D03*
%TO.P,U1,7,5_IN2*%
%TO.N,unconnected-(U1-5_IN2-Pad7)*%
X121770000Y-37801600D03*
%TO.P,U1,8,6_OUT1D*%
%TO.N,/Processor/I2S_IN_R*%
X124310000Y-37801600D03*
%TO.P,U1,9,7_RX2_OUT1A*%
%TO.N,/Processor/I2S_OUT*%
X126850000Y-37801600D03*
%TO.P,U1,10,8_TX2_IN1*%
%TO.N,/Processor/I2S_IN_L*%
X129390000Y-37801600D03*
%TO.P,U1,11,9_OUT1C*%
%TO.N,/Processor/BT_AUDIO_OUT*%
X131930000Y-37801600D03*
%TO.P,U1,12,10_CS_MQSR*%
%TO.N,unconnected-(U1-10_CS_MQSR-Pad12)*%
X134470000Y-37801600D03*
%TO.P,U1,13,11_MOSI_CTX1*%
%TO.N,unconnected-(U1-11_MOSI_CTX1-Pad13)*%
X137010000Y-37801600D03*
%TO.P,U1,14,12_MISO_MQSL*%
%TO.N,unconnected-(U1-12_MISO_MQSL-Pad14)*%
X139550000Y-37801600D03*
%TO.P,U1,15,3V3*%
%TO.N,unconnected-(U1-3V3-Pad15)*%
X142090000Y-37801600D03*
%TO.P,U1,16,24_A10_TX6_SCL2*%
%TO.N,/Processor/BTN_1*%
X144630000Y-37801600D03*
%TO.P,U1,17,25_A11_RX6_SDA2*%
%TO.N,/Processor/BTN_2*%
X147170000Y-37801600D03*
%TO.P,U1,18,26_A12_MOSI1*%
%TO.N,/Processor/BTN_3*%
X149710000Y-37801600D03*
%TO.P,U1,19,27_A13_SCK1*%
%TO.N,unconnected-(U1-27_A13_SCK1-Pad19)*%
X152250000Y-37801600D03*
%TO.P,U1,20,28_RX7*%
%TO.N,unconnected-(U1-28_RX7-Pad20)*%
X154790000Y-37801600D03*
%TO.P,U1,21,29_TX7*%
%TO.N,unconnected-(U1-29_TX7-Pad21)*%
X157330000Y-37801600D03*
%TO.P,U1,22,30_CRX3*%
%TO.N,unconnected-(U1-30_CRX3-Pad22)*%
X159870000Y-37801600D03*
%TO.P,U1,23,31_CTX3*%
%TO.N,unconnected-(U1-31_CTX3-Pad23)*%
X162410000Y-37801600D03*
%TO.P,U1,24,32_OUT1B*%
%TO.N,unconnected-(U1-32_OUT1B-Pad24)*%
X164950000Y-37801600D03*
%TO.P,U1,25,33_MCLK2*%
%TO.N,unconnected-(U1-33_MCLK2-Pad25)*%
X164950000Y-22561600D03*
%TO.P,U1,26,34_RX8*%
%TO.N,/Processor/FORWARD*%
X162410000Y-22561600D03*
%TO.P,U1,27,35_TX8*%
%TO.N,/Processor/REWIND*%
X159870000Y-22561600D03*
%TO.P,U1,28,36_CS*%
%TO.N,/Processor/PLAYPAUSE*%
X157330000Y-22561600D03*
%TO.P,U1,29,37_CS*%
%TO.N,unconnected-(U1-37_CS-Pad29)*%
X154790000Y-22561600D03*
%TO.P,U1,30,38_CS1_IN1*%
%TO.N,unconnected-(U1-38_CS1_IN1-Pad30)*%
X152250000Y-22561600D03*
%TO.P,U1,31,39_MISO1_OUT1A*%
%TO.N,unconnected-(U1-39_MISO1_OUT1A-Pad31)*%
X149710000Y-22561600D03*
%TO.P,U1,32,40_A16*%
%TO.N,unconnected-(U1-40_A16-Pad32)*%
X147170000Y-22561600D03*
%TO.P,U1,33,41_A17*%
%TO.N,unconnected-(U1-41_A17-Pad33)*%
X144630000Y-22561600D03*
%TO.P,U1,34,GND*%
%TO.N,/Processor/GND_MCU*%
X142090000Y-22561600D03*
%TO.P,U1,35,13_SCK_LED*%
%TO.N,unconnected-(U1-13_SCK_LED-Pad35)*%
X139550000Y-22561600D03*
%TO.P,U1,36,14_A0_TX3_SPDIF_OUT*%
%TO.N,/Processor/BAT_SENSE*%
X137010000Y-22561600D03*
%TO.P,U1,37,15_A1_RX3_SPDIF_IN*%
%TO.N,/Processor/BT_SENSE*%
X134470000Y-22561600D03*
%TO.P,U1,38,16_A2_RX4_SCL1*%
%TO.N,unconnected-(U1-16_A2_RX4_SCL1-Pad38)*%
X131930000Y-22561600D03*
%TO.P,U1,39,17_A3_TX4_SDA1*%
%TO.N,unconnected-(U1-17_A3_TX4_SDA1-Pad39)*%
X129390000Y-22561600D03*
%TO.P,U1,40,18_A4_SDA*%
%TO.N,/Processor/SDA*%
X126850000Y-22561600D03*
%TO.P,U1,41,19_A5_SCL*%
%TO.N,/Processor/SCL*%
X124310000Y-22561600D03*
%TO.P,U1,42,20_A6_TX5_LRCLK1*%
%TO.N,/Processor/I2S_LRCLK*%
X121770000Y-22561600D03*
%TO.P,U1,43,21_A7_RX5_BCLK1*%
%TO.N,/Processor/I2S_BCLK*%
X119230000Y-22561600D03*
%TO.P,U1,44,22_A8_CTX1*%
%TO.N,unconnected-(U1-22_A8_CTX1-Pad44)*%
X116690000Y-22561600D03*
%TO.P,U1,45,23_A9_CRX1_MCLK1*%
%TO.N,/Processor/MCLK*%
X114150000Y-22561600D03*
%TO.P,U1,46,3V3*%
%TO.N,/Processor/3V3*%
X111610000Y-22561600D03*
%TO.P,U1,47,GND*%
%TO.N,/Processor/GND_MCU*%
X109070000Y-22561600D03*
%TO.P,U1,48,VIN*%
%TO.N,/Processor/5V_MCU*%
X106530000Y-22561600D03*
%TO.P,U1,49,VUSB*%
%TO.N,/Processor/V_USB*%
X109070000Y-25101600D03*
%TO.P,U1,50,VBAT*%
%TO.N,unconnected-(U1-VBAT-Pad50)*%
X152250000Y-35261600D03*
%TO.P,U1,51,3V3*%
%TO.N,unconnected-(U1-3V3-Pad51)*%
X152250000Y-32721600D03*
%TO.P,U1,52,GND*%
%TO.N,/Processor/GND_MCU*%
X152250000Y-30181600D03*
%TO.P,U1,53,PROGRAM*%
%TO.N,unconnected-(U1-PROGRAM-Pad53)*%
X152250000Y-27641600D03*
%TO.P,U1,54,ON_OFF*%
%TO.N,unconnected-(U1-ON_OFF-Pad54)*%
X152250000Y-25101600D03*
D35*
%TO.P,U1,55,5V*%
%TO.N,unconnected-(U1-5V-Pad55)*%
X112829200Y-34750800D03*
D36*
%TO.P,U1,56,D-*%
%TO.N,unconnected-(U1-D--Pad56)*%
X115369200Y-34750800D03*
%TO.P,U1,57,D+*%
%TO.N,unconnected-(U1-D+-Pad57)*%
X117909200Y-34750800D03*
%TO.P,U1,58,GND*%
%TO.N,unconnected-(U1-GND-Pad58)*%
X120449200Y-34750800D03*
%TO.P,U1,59,GND*%
%TO.N,unconnected-(U1-GND-Pad59)*%
X122989200Y-34750800D03*
D37*
%TO.P,U1,60,R+*%
%TO.N,unconnected-(U1-R+-Pad60)*%
X119500000Y-25000000D03*
D38*
%TO.P,U1,61,LED*%
%TO.N,unconnected-(U1-LED-Pad61)*%
X119500000Y-27000000D03*
%TO.P,U1,62,T-*%
%TO.N,unconnected-(U1-T--Pad62)*%
X119500000Y-29000000D03*
%TO.P,U1,63,T+*%
%TO.N,unconnected-(U1-T+-Pad63)*%
X121500000Y-29000000D03*
%TO.P,U1,64,GND*%
%TO.N,unconnected-(U1-GND-Pad64)*%
X121500000Y-27000000D03*
%TO.P,U1,65,R-*%
%TO.N,unconnected-(U1-R--Pad65)*%
X121500000Y-25000000D03*
%TO.P,U1,66,D-*%
%TO.N,/Processor/USB_D-*%
X107260000Y-28911600D03*
%TO.P,U1,67,D+*%
%TO.N,/Processor/USB_D+*%
X107260000Y-31451600D03*
%TD*%
D10*
%TO.P,J1,1,Pin_1*%
%TO.N,/Processor/I2S_OUT*%
X148880000Y-52540000D03*
D11*
%TO.P,J1,2,Pin_2*%
%TO.N,/Processor/I2S_IN_R*%
X148880000Y-50000000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,/Processor/I2S_IN_L*%
X151420000Y-52540000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/Processor/SDA*%
X151420000Y-50000000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/Processor/SCL*%
X153960000Y-52540000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,/Processor/MCLK*%
X153960000Y-50000000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,/Processor/I2S_BCLK*%
X156500000Y-52540000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,/Processor/I2S_LRCLK*%
X156500000Y-50000000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,/Processor/GND_MCU*%
X159040000Y-52540000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,/Processor/3V3*%
X159040000Y-50000000D03*
%TO.P,J1,11,Pin_11*%
%TO.N,/Processor/5V_MCU*%
X161580000Y-52540000D03*
%TO.P,J1,12,Pin_12*%
%TO.N,/Processor/GND_MCU*%
X161580000Y-50000000D03*
%TD*%
D29*
%TO.P,R3,1*%
%TO.N,Net-(U6-MCLK)*%
X151587500Y-89000000D03*
%TO.P,R3,2*%
%TO.N,/Cradle/MCLK1*%
X153412500Y-89000000D03*
%TD*%
D39*
%TO.N,/GND*%
X153000000Y-78000000D03*
X147300000Y-87550000D03*
X143500000Y-91500000D03*
X145000000Y-76000000D03*
X138500000Y-85000000D03*
X138500000Y-87500000D03*
X141500000Y-79500000D03*
%TO.N,/3V3*%
X147000000Y-79000000D03*
X143500000Y-83500000D03*
X150000000Y-89000000D03*
X154500000Y-83500000D03*
%TO.N,/Processor/BT_AUDIO_OUT*%
X163550000Y-31700000D03*
%TO.N,/Processor/BAT_SENSE*%
X123000000Y-46500000D03*
X132000000Y-36000000D03*
%TO.N,/Processor/BTN_3*%
X129000000Y-46500000D03*
X129000000Y-50000000D03*
%TO.N,/Processor/BTN_2*%
X127000000Y-46500000D03*
X127000000Y-50000000D03*
%TO.N,/Processor/BTN_1*%
X125000000Y-50000000D03*
X125000000Y-46500000D03*
%TO.N,/Processor/BT_SENSE*%
X149500000Y-40000000D03*
X141750000Y-25250000D03*
X157000000Y-40000000D03*
%TO.N,Net-(D1-K)*%
X176000000Y-41000000D03*
%TO.N,Net-(U3-LED-)*%
X177500000Y-61500000D03*
X175000000Y-41500000D03*
%TD*%
D40*
%TO.N,/GND*%
X145100000Y-77500000D02*
X145100000Y-79525000D01*
X141500000Y-79500000D02*
X142950000Y-79500000D01*
X139600000Y-85000000D02*
X139600000Y-87500000D01*
X138500000Y-87500000D02*
X139600000Y-87500000D01*
X145000000Y-77400000D02*
X145100000Y-77500000D01*
X139600000Y-87500000D02*
X139600000Y-88600000D01*
X142950000Y-79500000D02*
X143000000Y-79550000D01*
X139600000Y-88600000D02*
X141450000Y-90450000D01*
X153000000Y-78000000D02*
X153000000Y-79450000D01*
X143000000Y-79550000D02*
X139600000Y-82950000D01*
X153000000Y-79450000D02*
X152950000Y-79500000D01*
X139600000Y-82950000D02*
X139600000Y-85000000D01*
X145125000Y-79550000D02*
X145100000Y-79525000D01*
X143500000Y-91500000D02*
X143500000Y-90450000D01*
X141450000Y-90450000D02*
X143500000Y-90450000D01*
X143000000Y-79550000D02*
X145125000Y-79550000D01*
X145000000Y-76000000D02*
X145000000Y-77400000D01*
X138500000Y-85000000D02*
X139600000Y-85000000D01*
D41*
%TO.N,/3V3*%
X143500000Y-84550000D02*
X141950000Y-84550000D01*
D42*
X149271360Y-87950000D02*
X150000000Y-88678640D01*
D40*
X147000000Y-80500000D02*
X147000000Y-79000000D01*
D42*
X150000000Y-88678640D02*
X150000000Y-89000000D01*
D41*
X141950000Y-84550000D02*
X141500000Y-85000000D01*
D40*
X147000000Y-79000000D02*
X147000000Y-77500000D01*
D42*
X148750000Y-87950000D02*
X149271360Y-87950000D01*
D41*
X152912500Y-84000000D02*
X152912500Y-82000000D01*
X154500000Y-83500000D02*
X152912500Y-83500000D01*
X143500000Y-83500000D02*
X143500000Y-84550000D01*
D42*
%TO.N,/Cradle/1V8*%
X149050000Y-81450000D02*
X145125000Y-81450000D01*
X151050000Y-80000000D02*
X150500000Y-80000000D01*
X146500000Y-82825000D02*
X146500000Y-86100000D01*
X150500000Y-80000000D02*
X149050000Y-81450000D01*
X145125000Y-81450000D02*
X146500000Y-82825000D01*
D40*
X143000000Y-81450000D02*
X145125000Y-81450000D01*
D42*
%TO.N,Net-(U6-VDDA)*%
X145850000Y-87550000D02*
X144600000Y-87550000D01*
X144600000Y-87550000D02*
X143500000Y-86450000D01*
D40*
X142450000Y-87500000D02*
X143500000Y-86450000D01*
X141500000Y-87500000D02*
X142450000Y-87500000D01*
D42*
%TO.N,Net-(U6-VAG)*%
X143700000Y-88350000D02*
X143500000Y-88550000D01*
X145850000Y-88350000D02*
X143700000Y-88350000D01*
%TO.N,Net-(U6-LINEOUT_R)*%
X146500000Y-92050000D02*
X146500000Y-89000000D01*
%TO.N,/Cradle/Lineout_R*%
X120880000Y-75380000D02*
X139500000Y-94000000D01*
X120880000Y-75000000D02*
X120880000Y-75380000D01*
X146450000Y-94000000D02*
X146500000Y-93950000D01*
X139500000Y-94000000D02*
X146450000Y-94000000D01*
%TO.N,Net-(U6-LINEOUT_L)*%
X149000000Y-92050000D02*
X146900000Y-89950000D01*
X146900000Y-89950000D02*
X146900000Y-89000000D01*
%TO.N,/Cradle/Lineout_L*%
X147350000Y-95600000D02*
X149000000Y-93950000D01*
X137900000Y-95600000D02*
X147350000Y-95600000D01*
X118340000Y-75000000D02*
X118340000Y-76040000D01*
X118340000Y-76040000D02*
X137900000Y-95600000D01*
%TO.N,/Cradle/SDA*%
X151340000Y-102000000D02*
X148140000Y-98800000D01*
X155500000Y-84500000D02*
X154500000Y-85500000D01*
X148600000Y-72600000D02*
X155500000Y-79500000D01*
X113120000Y-72600000D02*
X148600000Y-72600000D01*
X155500000Y-79500000D02*
X155500000Y-84500000D01*
X151087500Y-84587500D02*
X151087500Y-83500000D01*
X152000000Y-85500000D02*
X151087500Y-84587500D01*
X148140000Y-98800000D02*
X134900000Y-98800000D01*
X111100000Y-75000000D02*
X110720000Y-75000000D01*
X110720000Y-75000000D02*
X113120000Y-72600000D01*
X149212954Y-83500000D02*
X147300000Y-85412954D01*
X151087500Y-83500000D02*
X149212954Y-83500000D01*
X154500000Y-85500000D02*
X152000000Y-85500000D01*
X134900000Y-98800000D02*
X111100000Y-75000000D01*
X147300000Y-85412954D02*
X147300000Y-86100000D01*
%TO.N,/Cradle/SCL*%
X148422815Y-97200000D02*
X136300000Y-97200000D01*
X150087500Y-82500000D02*
X148500000Y-82500000D01*
X148000000Y-73500000D02*
X152000000Y-77500000D01*
X146900000Y-84100000D02*
X146900000Y-86100000D01*
X113680000Y-74580000D02*
X114760000Y-73500000D01*
X152000000Y-77500000D02*
X152000000Y-80587500D01*
X148500000Y-82500000D02*
X146900000Y-84100000D01*
X115289000Y-76189000D02*
X115267500Y-76189000D01*
X114760000Y-73500000D02*
X148000000Y-73500000D01*
X153880000Y-104540000D02*
X152676738Y-103336738D01*
X151087500Y-81500000D02*
X150087500Y-82500000D01*
X136300000Y-97200000D02*
X115289000Y-76189000D01*
X152000000Y-80587500D02*
X151087500Y-81500000D01*
X113680000Y-74601500D02*
X113680000Y-74580000D01*
X152676738Y-101453923D02*
X148422815Y-97200000D01*
X152676738Y-103336738D02*
X152676738Y-101453923D01*
X115267500Y-76189000D02*
X113680000Y-74601500D01*
%TO.N,/Cradle/MCLK1*%
X153700000Y-101820000D02*
X153880000Y-102000000D01*
X153700000Y-89287500D02*
X153700000Y-101820000D01*
X153412500Y-89000000D02*
X153700000Y-89287500D01*
%TO.N,Net-(U6-MCLK)*%
X150137500Y-87550000D02*
X148750000Y-87550000D01*
X151587500Y-89000000D02*
X150137500Y-87550000D01*
%TO.N,/Processor/FORWARD*%
X159802756Y-42000000D02*
X163675000Y-42000000D01*
X161310000Y-38690000D02*
X159487500Y-40512500D01*
X162410000Y-22561600D02*
X161310000Y-23661600D01*
X163675000Y-42000000D02*
X164675000Y-41000000D01*
X161310000Y-23661600D02*
X161310000Y-38690000D01*
X159487500Y-40512500D02*
X159487500Y-41684744D01*
X159487500Y-41684744D02*
X159802756Y-42000000D01*
%TO.N,/Processor/I2S_BCLK*%
X168810000Y-53690000D02*
X157650000Y-53690000D01*
X146500000Y-56000000D02*
X153040000Y-56000000D01*
X118130000Y-38257235D02*
X123872765Y-44000000D01*
X118000000Y-33285965D02*
X119009200Y-34295165D01*
X157650000Y-53690000D02*
X156500000Y-52540000D01*
X118000000Y-23791600D02*
X118000000Y-33285965D01*
X119009200Y-34295165D02*
X119009200Y-35750801D01*
X190500000Y-32000000D02*
X168810000Y-53690000D01*
X118130000Y-36630001D02*
X118130000Y-38257235D01*
X153040000Y-56000000D02*
X156500000Y-52540000D01*
X119230000Y-22561600D02*
X118000000Y-23791600D01*
X137000000Y-44000000D02*
X145000000Y-52000000D01*
X145000000Y-52000000D02*
X145000000Y-54500000D01*
X119009200Y-35750801D02*
X118130000Y-36630001D01*
X123872765Y-44000000D02*
X137000000Y-44000000D01*
X145000000Y-54500000D02*
X146500000Y-56000000D01*
%TO.N,/Processor/I2S_IN_R*%
X139440000Y-41000000D02*
X148440000Y-50000000D01*
X148440000Y-50000000D02*
X148880000Y-50000000D01*
X127508400Y-41000000D02*
X139440000Y-41000000D01*
X124310000Y-37801600D02*
X127508400Y-41000000D01*
%TO.N,/Processor/BT_AUDIO_OUT*%
X163550000Y-31700000D02*
X163550000Y-30950000D01*
X192000000Y-28500000D02*
X190500000Y-30000000D01*
X170500000Y-26600000D02*
X172100000Y-28200000D01*
X191100000Y-26400000D02*
X192000000Y-27300000D01*
X163550000Y-30950000D02*
X167900000Y-26600000D01*
X188100000Y-28200000D02*
X189900000Y-26400000D01*
X189900000Y-26400000D02*
X191100000Y-26400000D01*
X172100000Y-28200000D02*
X188100000Y-28200000D01*
X192000000Y-27300000D02*
X192000000Y-28500000D01*
X167900000Y-26600000D02*
X170500000Y-26600000D01*
D41*
%TO.N,/Processor/GND_MCU*%
X136587500Y-53000000D02*
X132265000Y-53000000D01*
X132265000Y-53000000D02*
X131885000Y-53380000D01*
X106530000Y-37801600D02*
X105300000Y-39031600D01*
X105300000Y-44300000D02*
X106500000Y-45500000D01*
X105300000Y-39031600D02*
X105300000Y-44300000D01*
D42*
%TO.N,/Processor/BAT_SENSE*%
X125529000Y-52029000D02*
X128471000Y-52029000D01*
X137010000Y-30990000D02*
X137010000Y-22561600D01*
D41*
X138412500Y-51000000D02*
X138412500Y-53000000D01*
D42*
X132000000Y-36000000D02*
X137010000Y-30990000D01*
X128471000Y-52029000D02*
X130849000Y-49651000D01*
X130849000Y-49651000D02*
X137063500Y-49651000D01*
X123000000Y-46500000D02*
X123000000Y-49500000D01*
X123000000Y-49500000D02*
X125529000Y-52029000D01*
X137063500Y-49651000D02*
X138412500Y-51000000D01*
D41*
%TO.N,/Processor/BTN_3*%
X106500000Y-66500000D02*
X113000000Y-66500000D01*
D42*
X129000000Y-46500000D02*
X129000000Y-50000000D01*
%TO.N,/Processor/MCLK*%
X151000000Y-46500000D02*
X151000000Y-22295965D01*
X153960000Y-50000000D02*
X153960000Y-49460000D01*
X116111600Y-20600000D02*
X114150000Y-22561600D01*
X153960000Y-49460000D02*
X151000000Y-46500000D01*
X151000000Y-22295965D02*
X149304035Y-20600000D01*
X149304035Y-20600000D02*
X116111600Y-20600000D01*
%TO.N,/Processor/SDA*%
X151420000Y-50000000D02*
X151420000Y-49854314D01*
X131572765Y-39000000D02*
X130500000Y-37927235D01*
X140565686Y-39000000D02*
X131572765Y-39000000D01*
X130500000Y-37927235D02*
X130500000Y-26211600D01*
X130500000Y-26211600D02*
X126850000Y-22561600D01*
X151420000Y-49854314D02*
X140565686Y-39000000D01*
%TO.N,/Processor/USB_D+*%
X112800000Y-41300000D02*
X112800000Y-36991600D01*
X131885000Y-55920000D02*
X127420000Y-55920000D01*
X127420000Y-55920000D02*
X112800000Y-41300000D01*
X112800000Y-36991600D02*
X107260000Y-31451600D01*
D41*
%TO.N,/Processor/BTN_2*%
X106500000Y-58000000D02*
X113000000Y-58000000D01*
D42*
X127000000Y-50000000D02*
X127000000Y-46500000D01*
%TO.N,/Processor/PLAYPAUSE*%
X153500000Y-37500000D02*
X155000000Y-36000000D01*
X163587500Y-44000000D02*
X157000000Y-44000000D01*
X153500000Y-40500000D02*
X153500000Y-37500000D01*
X164587500Y-45000000D02*
X163587500Y-44000000D01*
X155000000Y-24891600D02*
X157330000Y-22561600D01*
X155000000Y-36000000D02*
X155000000Y-24891600D01*
X157000000Y-44000000D02*
X153500000Y-40500000D01*
D40*
%TO.N,/Processor/V_USB*%
X105450000Y-34350000D02*
X105450000Y-28721600D01*
X126449390Y-61000000D02*
X107800000Y-42350610D01*
X107800000Y-36700000D02*
X105450000Y-34350000D01*
X131885000Y-61000000D02*
X126449390Y-61000000D01*
X107800000Y-42350610D02*
X107800000Y-36700000D01*
X105450000Y-28721600D02*
X109070000Y-25101600D01*
D42*
%TO.N,/Processor/I2S_IN_L*%
X123854365Y-36701600D02*
X128290000Y-36701600D01*
X138500000Y-42000000D02*
X126952765Y-42000000D01*
X123210000Y-37345965D02*
X123854365Y-36701600D01*
X147000000Y-53315735D02*
X147000000Y-50500000D01*
X151420000Y-52540000D02*
X149960000Y-54000000D01*
X126952765Y-42000000D02*
X123210000Y-38257235D01*
X147000000Y-50500000D02*
X138500000Y-42000000D01*
X128290000Y-36701600D02*
X129390000Y-37801600D01*
X147684265Y-54000000D02*
X147000000Y-53315735D01*
X149960000Y-54000000D02*
X147684265Y-54000000D01*
X123210000Y-38257235D02*
X123210000Y-37345965D01*
%TO.N,/Processor/REWIND*%
X164587500Y-43000000D02*
X157407329Y-43000000D01*
X157407329Y-43000000D02*
X156000000Y-41592671D01*
X156000000Y-41592671D02*
X156000000Y-37575965D01*
X157000000Y-36575965D02*
X157000000Y-25431600D01*
X157000000Y-25431600D02*
X159870000Y-22561600D01*
X156000000Y-37575965D02*
X157000000Y-36575965D01*
%TO.N,/Processor/I2S_OUT*%
X150030000Y-51390000D02*
X148880000Y-52540000D01*
X129048400Y-40000000D02*
X140000000Y-40000000D01*
X150030000Y-49523654D02*
X150030000Y-51390000D01*
X126850000Y-37801600D02*
X129048400Y-40000000D01*
X140000000Y-40000000D02*
X148850000Y-48850000D01*
X148850000Y-48850000D02*
X149356346Y-48850000D01*
X149356346Y-48850000D02*
X150030000Y-49523654D01*
%TO.N,/Processor/USB_D-*%
X110300000Y-40800000D02*
X110300000Y-36800000D01*
X127960000Y-58460000D02*
X110300000Y-40800000D01*
X106300000Y-32800000D02*
X106300000Y-29871600D01*
X106300000Y-29871600D02*
X107260000Y-28911600D01*
X110300000Y-36800000D02*
X106300000Y-32800000D01*
X131885000Y-58460000D02*
X127960000Y-58460000D01*
%TO.N,/Processor/I2S_LRCLK*%
X140650000Y-37917235D02*
X140650000Y-21650000D01*
X155350000Y-51150000D02*
X153243654Y-51150000D01*
X190060105Y-28938000D02*
X189438000Y-29560105D01*
X189438000Y-29562000D02*
X167610000Y-51390000D01*
X190500000Y-28000000D02*
X190500000Y-28500000D01*
X123331600Y-21000000D02*
X121770000Y-22561600D01*
X189438000Y-29560105D02*
X189438000Y-29562000D01*
X153243654Y-51150000D02*
X152570000Y-50476346D01*
X140000000Y-21000000D02*
X123331600Y-21000000D01*
X142000000Y-38901600D02*
X141634365Y-38901600D01*
X157890000Y-51390000D02*
X156500000Y-50000000D01*
X140650000Y-21650000D02*
X140000000Y-21000000D01*
X152570000Y-49471600D02*
X142000000Y-38901600D01*
X156500000Y-50000000D02*
X155350000Y-51150000D01*
X152570000Y-50476346D02*
X152570000Y-49471600D01*
X190500000Y-28500000D02*
X190062000Y-28938000D01*
X167610000Y-51390000D02*
X157890000Y-51390000D01*
X190062000Y-28938000D02*
X190060105Y-28938000D01*
X141634365Y-38901600D02*
X140650000Y-37917235D01*
%TO.N,/Processor/BTN_1*%
X125000000Y-46500000D02*
X125000000Y-50000000D01*
D41*
X106500000Y-50000000D02*
X113000000Y-50000000D01*
D42*
%TO.N,/Processor/SCL*%
X121889200Y-29954303D02*
X124310000Y-27533503D01*
X120670000Y-38257235D02*
X120670000Y-37345965D01*
X147000000Y-55000000D02*
X146000000Y-54000000D01*
X121889200Y-36126765D02*
X121889200Y-29954303D01*
X151500000Y-55000000D02*
X147000000Y-55000000D01*
X146000000Y-54000000D02*
X146000000Y-51000000D01*
X146000000Y-51000000D02*
X138000000Y-43000000D01*
X120670000Y-37345965D02*
X121889200Y-36126765D01*
X153960000Y-52540000D02*
X151500000Y-55000000D01*
X125412765Y-43000000D02*
X120670000Y-38257235D01*
X138000000Y-43000000D02*
X125412765Y-43000000D01*
X124310000Y-27533503D02*
X124310000Y-22561600D01*
%TO.N,/Processor/BT_SENSE*%
X141750000Y-25250000D02*
X148270000Y-31770000D01*
X158000000Y-41000000D02*
X157000000Y-40000000D01*
X148270000Y-38770000D02*
X149500000Y-40000000D01*
X158675000Y-41000000D02*
X158000000Y-41000000D01*
X148270000Y-31770000D02*
X148270000Y-38770000D01*
%TO.N,/Cradle/I2S_OUT1*%
X160317791Y-90217791D02*
X160317791Y-105182209D01*
X156100000Y-86000000D02*
X160317791Y-90217791D01*
X151934314Y-86000000D02*
X156100000Y-86000000D01*
X147700000Y-85578640D02*
X148078640Y-85200000D01*
X160317791Y-105182209D02*
X158700000Y-106800000D01*
X147700000Y-86100000D02*
X147700000Y-85578640D01*
X151060000Y-106800000D02*
X148800000Y-104540000D01*
X148078640Y-85200000D02*
X151134314Y-85200000D01*
X158700000Y-106800000D02*
X151060000Y-106800000D01*
X151134314Y-85200000D02*
X151934314Y-86000000D01*
%TO.N,/BCLK*%
X182600000Y-108600000D02*
X186000000Y-112000000D01*
X157700000Y-103260000D02*
X156420000Y-104540000D01*
X190690000Y-96635000D02*
X186000000Y-101325000D01*
X162900000Y-108600000D02*
X182600000Y-108600000D01*
X149250000Y-86750000D02*
X149500000Y-86500000D01*
X149500000Y-86500000D02*
X155200000Y-86500000D01*
X160000000Y-111980000D02*
X160000000Y-111500000D01*
X148750000Y-86750000D02*
X149250000Y-86750000D01*
X157700000Y-89000000D02*
X157700000Y-103260000D01*
X160000000Y-111500000D02*
X162900000Y-108600000D01*
X186000000Y-101325000D02*
X186000000Y-112000000D01*
X155200000Y-86500000D02*
X157700000Y-89000000D01*
%TO.N,/LRCLK*%
X189100000Y-113800000D02*
X182800000Y-113800000D01*
X182800000Y-113800000D02*
X181000000Y-112000000D01*
X155000000Y-111980000D02*
X158480000Y-108500000D01*
X190690000Y-91555000D02*
X192100000Y-92965000D01*
X155700000Y-101280000D02*
X156420000Y-102000000D01*
X176191346Y-91555000D02*
X190690000Y-91555000D01*
X159246346Y-108500000D02*
X176191346Y-91555000D01*
X154650000Y-87150000D02*
X155700000Y-88200000D01*
X155700000Y-88200000D02*
X155700000Y-101280000D01*
X192100000Y-110800000D02*
X189100000Y-113800000D01*
X192100000Y-92965000D02*
X192100000Y-110800000D01*
X158480000Y-108500000D02*
X159246346Y-108500000D01*
X148750000Y-87150000D02*
X154650000Y-87150000D01*
D41*
%TO.N,Net-(D1-A)*%
X180912500Y-65322500D02*
X180912500Y-61500000D01*
X180235000Y-66000000D02*
X180912500Y-65322500D01*
D42*
%TO.N,Net-(D1-K)*%
X176000000Y-38500000D02*
X169500000Y-32000000D01*
X176000000Y-41000000D02*
X176000000Y-38500000D01*
%TO.N,Net-(J2-Pin_2)*%
X148800000Y-102000000D02*
X147650000Y-103150000D01*
X166500000Y-114000000D02*
X170300000Y-110200000D01*
X151350000Y-109390000D02*
X151350000Y-112581346D01*
X147650000Y-105690000D02*
X151350000Y-109390000D01*
X151350000Y-112581346D02*
X152768654Y-114000000D01*
X170300000Y-110200000D02*
X181700000Y-110200000D01*
X152768654Y-114000000D02*
X166500000Y-114000000D01*
X147650000Y-103150000D02*
X147650000Y-105690000D01*
X181700000Y-110200000D02*
X183500000Y-112000000D01*
%TO.N,/Cradle/I2S_IN_L*%
X190690000Y-94095000D02*
X175913579Y-94095000D01*
X175913579Y-94095000D02*
X158028579Y-111980000D01*
X158028579Y-111980000D02*
X157500000Y-111980000D01*
D40*
%TO.N,/Cradle/LOut-*%
X117560000Y-91510000D02*
X139850000Y-113800000D01*
X148180000Y-113800000D02*
X150000000Y-111980000D01*
X139850000Y-113800000D02*
X148180000Y-113800000D01*
%TO.N,/Cradle/ROut+*%
X173100000Y-117400000D02*
X136900000Y-117400000D01*
X111900000Y-90000000D02*
X114100000Y-87800000D01*
X111900000Y-92400000D02*
X111900000Y-90000000D01*
X178500000Y-112000000D02*
X173100000Y-117400000D01*
X136900000Y-117400000D02*
X111900000Y-92400000D01*
X121470000Y-87800000D02*
X125180000Y-91510000D01*
X114100000Y-87800000D02*
X121470000Y-87800000D01*
%TO.N,/Cradle/ROut-*%
X115700000Y-90200000D02*
X115700000Y-93000000D01*
X116700000Y-89200000D02*
X115700000Y-90200000D01*
X121680000Y-91510000D02*
X119370000Y-89200000D01*
X115700000Y-93000000D02*
X138300000Y-115600000D01*
X172400000Y-115600000D02*
X176000000Y-112000000D01*
X119370000Y-89200000D02*
X116700000Y-89200000D01*
X138300000Y-115600000D02*
X172400000Y-115600000D01*
D41*
%TO.N,Net-(U2-BAT)*%
X132045000Y-51000000D02*
X131885000Y-50840000D01*
X136587500Y-51000000D02*
X132045000Y-51000000D01*
D40*
%TO.N,Net-(U3-PLAY{slash}PAUSE)*%
X166412500Y-45000000D02*
X168500000Y-45000000D01*
X168500000Y-45000000D02*
X169500000Y-44000000D01*
%TO.N,Net-(U3-REWIND)*%
X166412500Y-43000000D02*
X168500000Y-43000000D01*
X168500000Y-43000000D02*
X169500000Y-42000000D01*
%TO.N,Net-(U3-FORWARD)*%
X168500000Y-41000000D02*
X169500000Y-40000000D01*
X166500000Y-41000000D02*
X168500000Y-41000000D01*
D42*
%TO.N,Net-(U3-LED-)*%
X169500000Y-34000000D02*
X175000000Y-39500000D01*
X175000000Y-39500000D02*
X175000000Y-40500000D01*
X177500000Y-61500000D02*
X179087500Y-61500000D01*
X175000000Y-40500000D02*
X175000000Y-41500000D01*
%TO.N,Net-(U3-+3.3V)*%
X169500000Y-36000000D02*
X166000000Y-39500000D01*
X162000000Y-39500000D02*
X160500000Y-41000000D01*
X166000000Y-39500000D02*
X162000000Y-39500000D01*
D40*
%TO.N,Net-(SW1-A)*%
X138500000Y-56500000D02*
X140500000Y-54500000D01*
X136760000Y-45760000D02*
X131885000Y-45760000D01*
X140500000Y-49500000D02*
X136760000Y-45760000D01*
X138500000Y-66500000D02*
X138500000Y-56500000D01*
X140500000Y-54500000D02*
X140500000Y-49500000D01*
%TD*%
M02*
