#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 10 01:20:17 2022
# Process ID: 5885
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.xpr
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0.xci' referenced by design 'nn' could not be found.
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1.xci' referenced by design 'nn' could not be found.
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_pc_0_1/nn_auto_pc_0.xci' referenced by design 'nn' could not be found.
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_pc_4_1/nn_auto_pc_4.xci' referenced by design 'nn' could not be found.
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_pc_1_1/nn_auto_pc_1.xci' referenced by design 'nn' could not be found.
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_pc_2_1/nn_auto_pc_2.xci' referenced by design 'nn' could not be found.
WARNING: [BD 41-2576] File '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ip/nn_auto_pc_3_1/nn_auto_pc_3.xci' referenced by design 'nn' could not be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
Reading block design file </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: nn_auto_us_0 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
INFO: [BD 41-434] Could not find an IP with XCI file by name: nn_auto_us_1 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: nn_auto_pc_0 
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: nn_auto_pc_4 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:fcc_combined:1.0 - fcc_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_x
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_y
Adding component instance block -- xilinx.com:hls:conv_combined:1.0 - conv_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_y
Successfully read diagram <nn> from block design file </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8618.004 ; gain = 1068.285 ; free physical = 20213 ; free virtual = 29171
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'fcc_dy'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'fcc_y'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'conv_dy'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'conv_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'conv_y'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'conv_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_dy: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'fcc_dy'. Value '1' is out of the range (2,1048576)
Customization errors found on 'fcc_dy'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_y: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'fcc_y'. Value '1' is out of the range (2,1048576)
Customization errors found on 'fcc_y'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /conv_dy: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'conv_dy'. Value '1' is out of the range (2,1048576)
Customization errors found on 'conv_dy'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /conv_y: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'conv_y'. Value '1' is out of the range (2,1048576)
Customization errors found on 'conv_y'. Restoring to previous valid configuration.

validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9002.016 ; gain = 0.000 ; free physical = 20219 ; free virtual = 29159
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Write_Rate {50} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9002.016 ; gain = 0.000 ; free physical = 20123 ; free virtual = 29054
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/fcc_combined/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/conv_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {nn_conv_combined_0_1 nn_fcc_combined_0_0}] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd'
INFO: [IP_Flow 19-3422] Upgraded nn_conv_combined_0_1 (Conv_combined 1.0) from revision 2112496204 to revision 2112498207
WARNING: [IP_Flow 19-4706] Upgraded port 'dx_Din_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'dx_Dout_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'dx_WEN_A' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'dy_Din_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'dy_Dout_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'dy_WEN_A' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'x_Din_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'x_Dout_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'x_WEN_A' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'y_Din_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'y_Dout_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'y_WEN_A' width 2 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'nn_conv_combined_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded nn_fcc_combined_0_0 (Fcc_combined 1.0) from revision 2112496212 to revision 2112498205
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'dy_PORTB' (xilinx.com:interface:bram:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'nn_fcc_combined_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 'dx_Din_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'dx_Dout_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'dx_WEN_A' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'dy_Din_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'dy_Dout_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'dy_WEN_A' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'x_Din_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'x_Dout_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'x_WEN_A' width 2 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 'y_Din_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'y_Dout_A' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'y_WEN_A' width 2 differs from original width 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Addr_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Clk_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Din_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Dout_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_EN_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_Rst_B'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dy_WEN_B'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'nn_fcc_combined_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'nn_conv_combined_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'nn_fcc_combined_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {nn_conv_combined_0_1 nn_fcc_combined_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_dx'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_dx'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_x'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_x'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_dx: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_dx'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_dx'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_x: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_x'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_x'. Restoring to previous valid configuration.

CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd 
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9150.910 ; gain = 0.000 ; free physical = 17973 ; free virtual = 27165
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0
endgroup
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/fcc_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:fcc_combined:1.0 [get_ips  nn_fcc_combined_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd'
INFO: [IP_Flow 19-3422] Upgraded nn_fcc_combined_0_0 (Fcc_combined 1.0) from revision 2112498205 to revision 2112498214
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'dy_PORTB'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'nn_fcc_combined_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dy_Addr_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dy_Clk_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dy_Din_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dy_Dout_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dy_EN_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dy_Rst_B'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'dy_WEN_B'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'nn_fcc_combined_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'nn_fcc_combined_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/nn_v2/nn_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips nn_fcc_combined_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/relu_combined_0/ap_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dy" }  [get_bd_intf_pins relu_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins relu_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_combined_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
Slave segment '/relu_combined_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_y" }  [get_bd_intf_pins relu_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins relu_combined_0/y_PORTA]
endgroup
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_dx'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_dx'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_x'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_x'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'conv_dy'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'conv_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'conv_y'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'conv_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_combined_0_bram'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_combined_0_bram'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_combined_0_bram_0'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_combined_0_bram_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_combined_0_bram> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_combined_0_bram_0> to default.
ERROR: [BD 41-241] Message from IP propagation TCL of /relu_combined_0_bram: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_combined_0_bram'. Value '16' is out of the range (32,1024)
Customization errors found on 'relu_combined_0_bram'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_dx: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_dx'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_dx'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_x: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_x'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_x'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /conv_dy: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'conv_dy'. Value '16' is out of the range (32,1024)
Customization errors found on 'conv_dy'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /conv_y: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'conv_y'. Value '16' is out of the range (32,1024)
Customization errors found on 'conv_y'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_combined_0_bram_0: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_combined_0_bram_0'. Value '16' is out of the range (32,1024)
Customization errors found on 'relu_combined_0_bram_0'. Restoring to previous valid configuration.

CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9227.105 ; gain = 0.000 ; free physical = 17903 ; free virtual = 27108
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells relu_combined_0_bram]
endgroup
set_property name relu_dy [get_bd_cells relu_combined_0_bram]
set_property name relu_y [get_bd_cells relu_combined_0_bram_0]
report_ip_status -name ip_status 
validate_bd_design
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_dx'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_dx'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_x'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'fcc_x'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_dy'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_y'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dy: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_dy'. Value '16' is out of the range (32,1024)
Customization errors found on 'relu_dy'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_dx: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_dx'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_dx'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /fcc_x: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'fcc_x'. Value '16' is out of the range (32,1024)
Customization errors found on 'fcc_x'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_y: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_y'. Value '16' is out of the range (32,1024)
Customization errors found on 'relu_y'. Restoring to previous valid configuration.

CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9227.105 ; gain = 0.000 ; free physical = 17888 ; free virtual = 27082
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_cells axi_bram_ctrl_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_x]
endgroup
validate_bd_design
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_dy'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 46
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_y'. Value '16' is out of the range (32,1024)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dy: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_dy'. Value '16' is out of the range (32,1024)
Customization errors found on 'relu_dy'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_y: set_property error: Validation failed for parameter 'Write Width A(Write_Width_A)' for BD Cell 'relu_y'. Value '16' is out of the range (32,1024)
Customization errors found on 'relu_y'. Restoring to previous valid configuration.

CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9241.375 ; gain = 0.000 ; free physical = 17807 ; free virtual = 27011
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9241.375 ; gain = 0.000 ; free physical = 17802 ; free virtual = 27007
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
make_wrapper -files [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -top
INFO: [BD 41-1662] The design 'nn.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(11) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(11) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(11) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(11) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(11) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(11) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(11) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(11) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(11) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(11) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(11) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(11) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/sim/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hdl/nn_wrapper.v
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 9241.375 ; gain = 0.000 ; free physical = 17723 ; free virtual = 26927
add_files -norecurse /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hdl/nn_wrapper.v
reset_run nn_xbar_0_synth_1
reset_run nn_processing_system7_0_0_synth_1
reset_run nn_xbar_1_synth_1
reset_run nn_rst_ps7_0_100M_0_synth_1
launch_runs impl_1 -jobs 10
INFO: [BD 41-1662] The design 'nn.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(11) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(11) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(11) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(11) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(11) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(11) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_bid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_rid'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_awid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to pin: '/ps7_0_axi_periph/s00_couplers/M_AXI_arid'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(11) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(11) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(11) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(11) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(11) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(11) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/sim/nn.v
VHDL Output written to : /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hdl/nn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_combined_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_0_1/nn_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_us_1_1/nn_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_0_1/nn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_4_1/nn_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_1_1/nn_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_2_1/nn_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_auto_pc_3_1/nn_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_y .
Exporting to file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/hw_handoff/nn_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/synth/nn.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_conv_combined_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_conv_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_conv_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_fcc_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_fcc_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_fcc_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_fcc_combined_0_bram_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_fcc_combined_0_bram_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_relu_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_relu_combined_0_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_relu_combined_0_bram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP nn_xbar_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP nn_rst_ps7_0_100M_0, cache-ID = 981f6ca5d8193852; cache size = 18.622 MB.
[Tue May 10 01:44:44 2022] Launched nn_xbar_0_synth_1, nn_processing_system7_0_0_synth_1, nn_xbar_1_synth_1, nn_relu_combined_0_bram_0_synth_1, nn_relu_combined_0_bram_0_0_synth_1, nn_auto_us_1_synth_1, nn_auto_us_0_synth_1, nn_auto_pc_0_synth_1, nn_fcc_combined_0_0_synth_1, nn_fcc_combined_0_bram_0_synth_1, nn_fcc_combined_0_bram_0_0_synth_1, nn_fcc_combined_0_bram_1_0_synth_1, nn_fcc_combined_0_bram_2_0_synth_1, nn_conv_combined_0_1_synth_1, nn_conv_combined_0_bram_0_synth_1, nn_conv_combined_0_bram_0_0_synth_1, nn_relu_combined_0_0_synth_1, nn_auto_pc_4_synth_1, nn_auto_pc_3_synth_1, nn_auto_pc_1_synth_1, nn_auto_pc_2_synth_1, synth_1...
Run output will be captured here:
nn_xbar_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_xbar_0_synth_1/runme.log
nn_processing_system7_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_processing_system7_0_0_synth_1/runme.log
nn_xbar_1_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_xbar_1_synth_1/runme.log
nn_relu_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_relu_combined_0_bram_0_synth_1/runme.log
nn_relu_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_relu_combined_0_bram_0_0_synth_1/runme.log
nn_auto_us_1_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_us_1_synth_1/runme.log
nn_auto_us_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_us_0_synth_1/runme.log
nn_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_pc_0_synth_1/runme.log
nn_fcc_combined_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_0_synth_1/runme.log
nn_fcc_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_bram_0_synth_1/runme.log
nn_fcc_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_bram_0_0_synth_1/runme.log
nn_fcc_combined_0_bram_1_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_bram_1_0_synth_1/runme.log
nn_fcc_combined_0_bram_2_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_fcc_combined_0_bram_2_0_synth_1/runme.log
nn_conv_combined_0_1_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_conv_combined_0_1_synth_1/runme.log
nn_conv_combined_0_bram_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_conv_combined_0_bram_0_synth_1/runme.log
nn_conv_combined_0_bram_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_conv_combined_0_bram_0_0_synth_1/runme.log
nn_relu_combined_0_0_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_relu_combined_0_0_synth_1/runme.log
nn_auto_pc_4_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_pc_4_synth_1/runme.log
nn_auto_pc_3_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_pc_3_synth_1/runme.log
nn_auto_pc_1_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_pc_1_synth_1/runme.log
nn_auto_pc_2_synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/nn_auto_pc_2_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/synth_1/runme.log
[Tue May 10 01:44:45 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 9523.387 ; gain = 247.922 ; free physical = 17592 ; free virtual = 26832
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells fcc_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells fcc_x]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
set_property location {1 155 184} [get_bd_cells axi_dwidth_converter_0]
delete_bd_objs [get_bd_intf_nets fcc_combined_0_dx_PORTA]
