# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do part3_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {part3.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity part3
# -- Compiling architecture structure of part3
# 
vsim +altera -do part3_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/part3/simulation/modelsim/part3_vhd.sdo work.part3
# vsim +altera -do part3_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/part3/simulation/modelsim/part3_vhd.sdo work.part3 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.part3(structure)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading instances from C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/part3/simulation/modelsim/part3_vhd.sdo
# Loading timing data from C:/Users/damia/OneDrive/Documentos/vhdl/DE2_lab/part3/simulation/modelsim/part3_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /part3 File: part3.vho
# do part3_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {part3.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity part3
# -- Compiling architecture structure of part3
# 
add wave  \
sim:/part3/SW \
sim:/part3/LEDR \
sim:/part3/LEDG
