<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<meta http-equiv="Content-Language" content="en-us">
<link rel="stylesheet" href="style.css"> 
<title>Advance Program for the 2004 International Symposium on Code Generation and Optimization</title>
</head>


<body>

<h2>CGO-2004 Advance Program</h2>

<!--

<a href="CGO2004-program.pdf" target="_top">Printable version [PDF]</a>
-->

<h3>Monday, March 22, 2004</h3>

<h4>Welcome and Keynote I</h4>

<p>9:00am-10:00am, Monday March 22</p>

<h4>Welcome</h4>

<p>9:00am-9:05am</p>

<ul>
        <li>Carole Dulong, General Chair</li>
        <li>Mike Smith, Program Chair</li>
</ul>


<h4>Keynote I</h4>

<p>9:05am-10:00am</p>

<ul>    
        <li>Amitabh Srivastava<br>
       <a href="keynote/srivastava.html"> Is Performance Research Done? </a><BR>
      Microsoft</li>
</ul>

<h4>Break</h4>
<p>10:00am-10:30am</p>


<h4>Session 1: Optimizing Memory Performance</h4>
CJ Newburn (Intel Corporation), session chair</h4>
<p>10:30am-12:00noon</p>

<ul>
  <li><a href="papers/01_82_luk_ck.pdf">Ispike: A Post-link Optimizer for the Intel Itanium Architecture  </a><br>
  Chi-Keung Luk, Robert Muth, Harish Patil, Robert Cohn, Geoff Lowney (Intel)</li>
  <li><a href="papers/02_80_Kim_D_REVISED.pdf"> Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors</a><br>
    Dongkeun Kim (Intel), Steve Shih-wei Liao (Intel), Perry Wang (Intel), Juan del Cuvillo (Intel), Xinmin Tian (Intel), Xiang Zou (Intel), Hong Wang (Intel), Donald Yeung (U. of Maryland College Park), Milind Gikar (Intel), John Shen (Intel)</li>
  <li><a href="papers/03_68_zhai_a.pdf"> Compiler Optimization of Memory-Resident Value Communication Between Speculative Threads</a><br>
    Antonia Zhai, Christopher B. Colohan (CMU), J. Gregory Steffan (U. of Toronto), Todd C. Mowry (CMU)</li>
</ul>

<h4>Lunch</h4>
<p>12:00-1:30pm</p>

<h4>Session 2: New Frameworks</h4>
Chandra Krintz (UCSB), session chair</h4>
<p>1:30-3:00pm</p>

<ul>
  <li><a href="papers/04_39_drach_n.pdf">VHC: Quickly Building an Optimizer for Complex Embedded Architectures</a><br>
    Michael Dupre, Nathalie Drach, Olivier Temam (U. of Paris South)</li>
  <li><a href="papers/05_77_moon_s.pdf">SYZYGY - A Framework for Scalable Cross-Module IPO</a><br>
    Sungdo Moon, Xinliang Li, Robert Hundt, Dhruva Chakrabarti, Luis Lozano, Uma Srinivasan, Shin-Ming Liu (Hewlett-Packard)</li>
  <li><a href="papers/06_76_lattner_c.pdf">LLVM: A Compilation Framework for Lifelong Program Analysis &amp; Transformation</a><br>
    Chris Lattner, Vikram Adve (U. of Illinois at Urbana-Champaign)<br>
  </li>
</ul>

<h4>Break</h4>
<p>3:00-3:30pm</p>

<h4>Session 3: More Memory Performance</h4>
Calin Cascaval (IBM), session chair</h4>
<p>3:30-5:00pm</p>

<ul>
<li><a href="papers/07_6_hazelwood_k.pdf">Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems</a><br>
  Kim Hazelwood (Harvard), James E. Smith (U. of Wisconsin Madison)</li>
<li><a href="papers/08_55_Stichnoth_J.pdf">Improving 64-Bit Java IPF Performance by Compressing Heap References</a><br>
  Ali-Reza Adl-Tabatabai, Jay Bharadwaj, Marsha Eng, Jesse Fang, Brian T. Lewis, Brian R. Murphy, James Stichnoth (Intel), Michal Cierniak (Microsoft) </li>
<li><a href="papers/09_cgo04.pdf">A Dynamically Tuned Sorting Library</a><br>
  Xiaoming Li, Maria Jesus Garzaran, David Padua (U. of Illinois at Urbana-Champaign)<br>
</li>
</ul>

<h4>Break</h4>
<p>5:00-5:30pm</p>

<h4>Session 4: Optimizing for Energy Efficiency </h4>
Mary Lou Soffa (University of Pittsburgh), session chair</h4>
<p>5:30-6:30pm</p>

<ul>
<li><a href="papers/10_40_canal_R.pdf">Software-Controlled Operand-Gating</a><br>
  Ramon Canal (Universitat Politecnica de Catalunya), Antonio Gonzalez (Universitat Politecnica de Catalunya and Intel Labs),
 James E. Smith  (U. of Wisconsin Madison)
</li>
<li><a href="papers/11_57_ROSNER_RONI.pdf">Specialized Dynamic Optimizations for High-Performance Energy-Efficient Microarchitecture</a><br>
  Yoav Almog, Roni Rosner, Naftali Schwartz, Ari Schmorak (Intel Labs)<br>
</li>
</ul>

<h4>Dinner (On your own)</h4>

<h4>Spontaneous BOF and Dessets - Special interest working groups</h4>
<p>7:30-9:00pm</p>

<h3>Tuesday, March 23, 2004</h3>


<h4>Session 5: Loop Scheduling </h4>
Stefan Freudenberger (STMicroelectronics), session chair</h4>
<p>9:00-10:30am</p>

<ul>
<li><a href="papers/12_70_Smelyanskiy_M.pdf">Probabilistic Predicate-Aware Modulo Scheduling</a><br>
  Mikhail Smelyanskiy, Scott Mahlke, Edward Davidson (U. of Michigan)</li>
<li><a href="papers/13_86_rong_h.pdf">Single-Dimension Software Pipelining for Multi-Dimensional Loops</a><br>
  Hongbo Rong (U. of Delaware), Zhizhong Tang (Tsinghua University), R. Govindarajan (U. of Delaware), Alban Douillet (U. of Delaware), Guang Gao (U. of Delaware)</li>
<li><a href="papers/14_90-rong-h.pdf">Code Generation for Single-Dimension Software Pipelining of Multi-Dimensional Loops</a><br>
  Hongbo Rong, Alban Douillet, R. Govindarajan, Guang Gao (U. of Delaware)<br>
</li>
</ul>

<h4>Break</h4>
<p>10:30-11:00am</p>


<h4>Keynote II</h4>

<p>11:00am-12:00noon</p>

<ul>
        <li>Keith Cooper<br>
       <a href="keynote/cooper.html"> Evolving the Next Generation of Compilers</a><BR>
      Rice University</li>
</ul>

<h4>Lunch (On your own)</h4>
<p>12:00-2:00pm</p>

<h4>Session 6: Instruction Scheduling </h4>
Jim Dehnert (Transmeta), session chair</h4>
<p>2:00-3:30pm</p>

<ul>
<li><a href="papers/15_29_winkel_s.pdf">Exploring the Performance Potential of Itanium Processors with ILP-based Scheduling</a><br>
  Sebastian Winkel (Saarland University)</li>
<li><a href="papers/16_54_kudlur_manjunath_v.pdf">FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths</a><br>
  Manjunath Kudlur, Kevin Fan, Michael Chu, Rajiv Ravindran, Nathan Clark, Scott Mahlke (U. of Michigan)</li>
<li><a href="papers/17_61_HU_S.pdf">Using Dynamic Binary Translation to Fuse Dependent Instructions</a><br>
  Shiliang Hu, James E. Smith (U. of Wisconsin Madison)</li>
</ul>

<h4>Break h4>
<p>3:30-4:00pm</p>

<h4>Session 7: Code Profiling </h4>
Cliff Young (DE Shaw), session chair</h4>
<p>4:00-5:30pm</p>

<ul>
<li><a href="papers/18_31_wu_y_new.pdf">The Accuracy of Initial Prediction in Two-Phase Dynamic Binary Translators</a><br>
  Youfeng Wu (Intel Labs), Mauricio Breternitz (Intel Labs), Justin Quek (U. of Illinois at Urbana-Champaign), Oma Etzion (Intel Labs), Jesse Fang (Intel Labs)</li>
<li><a href="papers/19_32_zilles_c.pdf">Targeted Path Profiling: Lower Overhead Path Profiling for Staged Dynamic Optimization Systems</a><br>
  Rahul Joshi (U. of Illinois at Urbana-Champaign), Michael Bond (U. of Texas at Austin), Craig Zilles (U. of Illinois at Urbana-Champaign)</li>
<li><a href="papers/20_50_tallam_s.pdf">Extending Path Profiling across Loop Backedges and Procedure Boundaries</a><br>
  Sriraman Tallam, Xiangyu Zhang, Rajiv Gupta (U. of Arizona)<br>
</li>
</ul>

<h4>Conference Dinner</h4>
<p>6:00-8:00pm</p>

<h4>Business meeting</h4>
<p>9:00pm</p>


<h3>Wedneday, March 24, 2004</h3>

<h4>Session 8: Compile-time Optimization </h4>
Roy Ju (Intel), session chair</h4>
<p>9:00-10:00am</p>

<ul>
<li><a href="papers/21_14_rastello_f_revised.pdf">Optimizing translation out of SSA using renaming constraints</a><br>
  Fabrice Rastello (ENS Lyon), Francois de Ferriere, Christophe Guillon (STMicroelectronics)</li>
<li><a href="papers/22_45_ding_y.pdf">A Compiler Scheme for Reusing Intermediate Computation Results</a><br>
  Yonghua Ding, Zhiyuan Li (Purdue University)<br>
</li>
</ul>

<h4>Break</h4>
<p>10:00-10:30am</p>

<h4>Session 9: Memory Profiling and Data Layout </h4>
Scott Mahlke (University of Michigan), session chair</h4>
<p>10:30-12:00noon</p>

<ul>
<li><a href="papers/23_91_So_B.pdf">Custom Data Layout for Memory Parallelism</a><br>
  Byoungro So (IBM T.J.Watson), Mary Hall (USC-ISI), Heidi Ziegler (USC-ISI)</li>
<li><a href="papers/24_38_panait_v_new.pdf">Static Identification of Delinquent Loads</a><br>
  Vlad-Mihai Panait (Politehnica University of Bucharest), Amit Sasturkar (Stony Brook University), Weng-Fai Wong (National University of Singapore)</li>
<li><a href="papers/25_36_wu_q_new_new.pdf">Exposing Memory Access Regularities Using Object-Relative Memory Profiling</a><br>
  Qiang Wu, Artem Pyatakov, Alexey N. Spiridonov, Easwaran Raman, Douglas W. Clark, David I. August (Princeton University)<br>
  <br>
  <br>
</li>
</ul>

<h4>Closing ceremonies</h4>
<p>12:00-12:30pm</p>

<p>&nbsp;</p>

</body>

</html>
