# Tiny Tapeout project information (Wokwi project)
project:
  wokwi_id:     0       # Set this to the ID of your Wokwi project (the number from the project's URL)
  title:        "DDMTD"      # Project title
  author:       "Arthur Finkelmann"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "test"      # One line description of what your project does
  language:     "VHDL" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  top_module: "tt_um_arthfink_ddmtd"
  source_files:
    - "tt_um_arthfink_ddmtd.v"
    - "ddmtd_core.v"
    - "loop_filter.v"
    - "nco.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "CLK_REF_IN (reference clock-like input)"
  ui[1]: "CLK_FB_IN (remote/feedback clock-like input)"
  ui[2]: "SEL_CLOSE (0=use ui[1], 1=use internal helper for bring-up)"
  ui[3]: "KP_SEL[0] (P gain select)"
  ui[4]: "KP_SEL[1]"
  ui[5]: "KI_SEL[0] (I gain select)"
  ui[6]: "KI_SEL[1]"
  ui[7]: ""

  # Outputs
  uo[0]: "PHASE_VALID (new beat-domain phase error available)"
  uo[1]: "PHASE_ERR_SIGN (1=negative)"
  uo[2]: "PHASE_ERR[6] (beat-domain, selected bits)"
  uo[3]: "PHASE_ERR[7]"
  uo[4]: "PHASE_ERR[8]"
  uo[5]: "PHASE_ERR[9]"
  uo[6]: "PHASE_ERR[10]"
  uo[7]: "PHASE_ERR[11]"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""



# Do not change!
yaml_version: 6
