module alu (
input [3:00]a,
input [3:00]b,
input [1:00]control,
output [3:00]result
);
always @(*)begin
case(control)
2b'00: result = a+b;
2b'01: result = a-b;
2b'10: result = a&b;
2b'11: result = a|b;
endcase
end

endmodule
