#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  8 16:11:07 2019
# Process ID: 7336
# Current directory: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1236 C:\Users\SET253-04U.HCCMAIN\Documents\GitHub\Jordan-s-ENES246\11IP\2_Square_Root_IP\SquareRootIP.xpr
# Log file: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/vivado.log
# Journal file: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP'
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/ENES246/11IP/2_Square_Root_IP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 953.773 ; gain = 386.051
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: SquareRoot
WARNING: [Synth 8-976] L has already been declared [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:135]
WARNING: [Synth 8-2654] second declaration of L ignored [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:135]
INFO: [Synth 8-994] L is declared here [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:126]
WARNING: [Synth 8-976] L has already been declared [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:145]
WARNING: [Synth 8-2654] second declaration of L ignored [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:145]
INFO: [Synth 8-994] L is declared here [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 953.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SquareRoot' [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/.Xil/Vivado-7336-SET253-04C/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (1#1) [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/.Xil/Vivado-7336-SET253-04C/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Eight7SegDisplay' [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:2]
WARNING: [Synth 8-87] always_comb on 'abc_reg' did not result in combinational logic [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:128]
WARNING: [Synth 8-87] always_comb on 'abc1_reg' did not result in combinational logic [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:137]
WARNING: [Synth 8-87] always_comb on 'abc2_reg' did not result in combinational logic [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:147]
WARNING: [Synth 8-3848] Net display_o in module/entity Eight7SegDisplay does not have driver. [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Eight7SegDisplay' (2#1) [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/imports/6_7SegDoubleBlanking/7SegDisplaySplit.sv:2]
WARNING: [Synth 8-689] width (1) of port connection 'display_o' does not match port width (16) of module 'Eight7SegDisplay' [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'SquareRoot' (3#1) [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/new/SquareRoot.sv:3]
WARNING: [Synth 8-3917] design SquareRoot has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design SquareRoot has port LED[14] driven by constant 0
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[15]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[14]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[13]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[12]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[11]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[10]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[9]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[8]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[7]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[6]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[5]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[4]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[3]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[2]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[1]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port display_o[0]
WARNING: [Synth 8-3331] design Eight7SegDisplay has unconnected port bankSwitch
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 953.773 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 953.773 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 953.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'instan1'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 15 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_i[14]'. [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'data_i[15]'. [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:31]
Finished Parsing XDC File [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SquareRoot_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1241.957 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1265.516 ; gain = 311.742
18 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1265.516 ; gain = 311.742
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Apr  8 16:17:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Apr  8 16:19:07 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Apr  8 16:20:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B159A
set_property PROGRAM.FILE {C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/SquareRoot.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-04U.HCCMAIN/Documents/GitHub/Jordan-s-ENES246/11IP/2_Square_Root_IP/SquareRootIP.runs/impl_1/SquareRoot.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 16:48:08 2019...
