INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Sat Jun 08 22:03:40 +0300 2024
INFO: [HLS 200-10] In directory 'D:/gam3a/zzzzzzzzzz/bram/m5'
Sourcing Tcl script 'D:/gam3a/zzzzzzzzzz/bram/m5/m5/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project m5 
INFO: [HLS 200-10] Opening project 'D:/gam3a/zzzzzzzzzz/bram/m5/m5'.
INFO: [HLS 200-1510] Running: set_top BRAM_filter 
INFO: [HLS 200-1510] Running: add_files ../src/tomatrix.hpp 
INFO: [HLS 200-10] Adding design file '../src/tomatrix.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/tomatrix.cpp 
INFO: [HLS 200-10] Adding design file '../src/tomatrix.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/RAM.h 
INFO: [HLS 200-10] Adding design file '../src/RAM.h' to the project
INFO: [HLS 200-1510] Running: add_files ../src/BRAM_img.hpp 
INFO: [HLS 200-10] Adding design file '../src/BRAM_img.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/BRAM_img.cpp 
INFO: [HLS 200-10] Adding design file '../src/BRAM_img.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/BRAM_flt.hpp 
INFO: [HLS 200-10] Adding design file '../src/BRAM_flt.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/BRAM_flt.cpp 
INFO: [HLS 200-10] Adding design file '../src/BRAM_flt.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../tb/tb.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../tb/tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'D:/gam3a/zzzzzzzzzz/bram/m5/m5/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name BRAM_filter BRAM_filter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/BRAM_flt.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/BRAM_img.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/tomatrix.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.639 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'bram_flt::flt_load(ap_int<8>*, ap_int<9>)' (../src/./BRAM_flt.hpp:24:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'bram_flt::flt_load(ap_int<8>*, ap_int<9>)' (../src/./BRAM_flt.hpp:24:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'bram_flt::flt_read(ap_int<9>)' (../src/./BRAM_flt.hpp:30:21)
INFO: [HLS 214-178] Inlining function 'bram_flt::flt_load(ap_int<8>*, ap_int<9>)' into 'BRAM_filter(ap_int<8>*, ap_int<8>*, bool)' (../src/BRAM_flt.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'bram_flt::flt_read(ap_int<9>)' into 'BRAM_filter(ap_int<8>*, ap_int<8>*, bool)' (../src/BRAM_flt.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable 'out' with compact=bit mode in 8-bits (../src/BRAM_flt.cpp:5:0)
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits (../src/BRAM_flt.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.mems.V' (../src/./BRAM_flt.hpp:24:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_r' (../src/BRAM_flt.cpp:29:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BRAM_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BRAM_filter_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BRAM_filter_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BRAM_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BRAM_filter_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BRAM_filter_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BRAM_filter_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BRAM_filter_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BRAM_filter_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'BRAM_filter_Pipeline_VITIS_LOOP_20_1/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BRAM_filter_Pipeline_VITIS_LOOP_20_1/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BRAM_filter_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BRAM_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'BRAM_filter/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BRAM_filter/out_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BRAM_filter/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BRAM_filter' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'BRAM_filter/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BRAM_filter/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BRAM_filter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'BRAM_filter_x_mems_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for BRAM_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for BRAM_filter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.881 seconds; peak allocated memory: 1.173 GB.
