# Linear-Search-Verilog
In this project, a 5-stage MIPS processor (IF, ID, EX, MEM, WB) was implemented in Verilog, along with a Python instruction decoder responsible for translating MIPS assembly code into binary format to load the instruction memory (instructions.mem).
