# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor.srcs/sources_1/new/D_FF.vhd" \
"../../../../../Multiplexer_8_to_1/sources/Decoder_2_to_4.vhd" \
"../../../../../Multiplexer_8_to_1/sources/Decoder_3_to_8.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Mux_2_Way_4_bit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Program_counter.vhd" \
"../../../../../Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Reg_bank.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/MicroProcessor_1.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Adder_3_bit.vhd" \
"../../../../../Ripple Carry Adder/sources/FA.vhd" \
"../../../../../Ripple Carry Adder/sources/HA.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Instruction_decoder.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Mux_2_Way_3_bit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Mux_8_Way_4_bit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Rom.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/MicroProcessor.vhd" \
"../../../../../Ripple Carry Adder/sources/RCA_4.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/Add_Sub_4_bit_Sim.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/Ins_Dec_Sim.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/MicroProcessor_1_Sim.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/MicroProcessor_sim.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/Mux_8_Way_4_bit_sim.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/Program_counter_sim.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/Reg_bank_sim.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/new/Slow_Clk_Sim.vhd" \

# Do not sort compile order
nosort
