<root><simulation><result_generated_time />2023-05-17 20:02:26<layer><layer_spec />{'B': 1, 'K': 546, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55910400<total_data_size_element />{'W': 559104, 'I': 102400, 'O': 54600}<total_data_reuse />{'W': 100, 'I': 546.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [160, 1, 1], 'O': [20, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 10)]], [[('C', 16), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('OY', 10)]], [], []]<O />[[[('C', 16)], []], [[('K', 2)], [('OY', 10)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 7), ('C', 4), ('OX', 2), ('OX', 5)], [('K', 39), ('C', 4), ('C', 4)], []]<I />[[('K', 7), ('C', 4), ('OX', 2), ('OX', 5), ('K', 39)], [('C', 4), ('C', 4)], []]<O />[[('K', 7), ('C', 4), ('OX', 2)], [('OX', 5), ('K', 39), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [10.0, 10, 1, 1], 'I': [2.0, 273.0, 1.0, 1.0], 'O': [16.0, 4, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [224, 4472832, 4472832], 'I': [320, 819200, 819200], 'O': [112, 436800, 436800], 'O_partial': [112, 436800, 0], 'O_final': [0, 0, 436800]}<actual_mem_utilization_individual />{'W': [0.44, 0.13, 0.0], 'I': [0.62, 0.02, 0.0], 'O': [0.22, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.44, 0.17, 0.0], 'I': [0.62, 0.17, 0.0], 'O': [0.22, 0.17, 0.0]}<effective_mem_size_bit />{'W': [224, 114688, 4472832], 'I': [320, 204800, 819200], 'O': [56, 436800, 436800], 'O_partial': [56, 436800, 0], 'O_final': [0, 0, 436800]}<total_unit_count />{'W': [320, 32, 1, 1], 'I': [320, 160, 1, 1], 'O': [320, 20, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [160, 160, 1, 1], 'O': [20, 20, 1, 1]}<duplicate_unit_count />{'W': [10.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5591040, 559104], [559104, 559104], [559104, 0]]<I />[[3993600, 102400], [102400, 102400], [102400, 0]]<O />[[(3439800, 3494400), (873600, 819000)], [(819000, 873600), (54600, 0)], [(0, 54600), (0, 0)]]<O_partial />[[(3439800, 3494400), (873600, 819000)], [(819000, 873600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (54600, 0)], [(0, 54600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[698880, 69888], [8736, 8736], [2184, 0]]<I />[[499200, 12800], [1600, 1600], [400, 0]]<O />[[(429975, 436800), (109200, 102375)], [(12797, 13650), (853, 0)], [(0, 213), (0, 0)]]<O_partial />[([429975, 436800], [109200, 102375]), ([12797, 13650], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [853, 0]), ([0, 213], [0, 0])]</mem_access_count_word><mac_count><active />55910400<idle />123002880</mac_count></basic_info><energy><total_energy />128379568.1<mem_energy_breakdown><W />[260.3, 1731.4, 2908.8]<I />[172.4, 317.1, 532.7]<O />[377.7, 2705.3, 284.1]</mem_energy_breakdown><MAC_energy><active_MAC />122220134.4<idle_MAC />6150144.0<total />128370278.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.295<utilization_without_data_loading />0.3125<utilization_spatial />0.3125<utilization_temporal_with_data_loading />0.9441<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />185070<latency_cycle_without_data_loading />174720<ideal_computing_cycle />174720<data_loading><load_cycle_total />10350<load_cycle_individual />{'W': [14, 8736, 0], 'I': [100, 1600, 0]}<load_cycle_combined />{'W': 8736, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-174719], [-171948, -165718], [-174720, -174720]], 'I': [[-174719], [-4125, -2700], [-174720, -174720]], 'O': [[-174720], [-168480, -162240], [-173867, -174507]]}<mem_stall_cycle_shared />{'W': [[-174719], [-171948, 0], [0, 0]], 'I': [[-174719], [-4125, 0], [0, 0]], 'O': [[-174720], [-168480, -162240], [-173867, -174507]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [224, 4472832, 4472832], 'I': [320, 819200, 819200], 'O': [112, 436800, 436800], 'O_partial': [112, 436800, 0], 'O_final': [0, 0, 436800]}<data_size_each_level_total />{'W': [7168, 4472832, 4472832], 'I': [51200, 819200, 819200], 'O': [2240, 436800, 436800]}<loop_cycles_each_level />{'W': [280, 174720, 174720], 'I': [10920, 174720, 174720], 'O': [56, 174720, 174720]}<top_ir_loop_size />{'W': [10, 1, 1], 'I': [39, 1, 1], 'O': [1, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.8], [25.6, 25.6], [25.6, 25.6]], 'I': [[8.0, 0.0], [4.7, 4.7], [4.7, 4.7]], 'O': [[8.0, 2.0], [40.0, 2.5], [2.5, 2.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 25.6], [25.6, 25.6]], 'I': [[8.0, 1.1], [182.9, 4.7], [4.7, 4.7]], 'O': [[8.0, 2.0], [40.0, 40.0], [40.0, 2.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.8], [25.6, 25.6], [25.6, 0]], 'I': [[8.0, 1.1], [182.9, 4.7], [4.7, 0]], 'O': [[8.0, 2.0], [40.0, 2.5], [2.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.8], [251.0, 70.3], [30.3, 2.5]], 'I': [[8.0, 1.1], [251.0, 70.3], [30.3, 2.5]], 'O': [[8.0, 2.0], [251.0, 70.3], [30.3, 2.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 174720], [280, 280, 624], [174720, 174720, 1]], 'I': [[1, 1, 174720], [280, 10920, 16], [174720, 174720, 1]], 'O': [[1, 1, 174720], [56, 56, 3120], [174720, 174720, 1]]}<trans_time_real />{'W': [[0, 1, 174720], [[4, 280, 624], [14, 280, 624]], [[8736, 174720, 1], [2184, 174720, 1]]], 'I': [[0, 1, 174720], [[5, 10920, 16], [100, 10920, 16]], [[1600, 174720, 1], [400, 174720, 1]]], 'O': [[0, 1, 174720], [[2, 56, 3120], [4, 56, 3120]], [[853, 174720, 1], [213, 174720, 1]]]}<single_stall_cycle />{'W': [[-1], [-276, -266], [-165984, -172536]], 'I': [[-1], [-275, -180], [-173120, -174320]], 'O': [[-1], [-54, -52], [-173867, -174507]]}<single_stall_count />{'W': [174719, 623, 0], 'I': [174719, 15, 0], 'O': [174720, 3120, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [853, 0]}, 1: {'W': [8722, 0], 'I': [1500, 0], 'O': [12480, 853]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-174720, -174720], [-173867, -174720]], 1: [[-152018, -174720], [-162240, -173867]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />1.17</simulation></root>