$date
	Mon Oct 30 14:44:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module l10q1_tb $end
$var wire 3 ! A [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 3 $ A [2:0] $end
$scope module stg0 $end
$var wire 1 % J $end
$var wire 1 & K $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ' Q $end
$upscope $end
$scope module stg1 $end
$var wire 1 ( J $end
$var wire 1 ) K $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 * Q $end
$upscope $end
$scope module stg2 $end
$var wire 1 + J $end
$var wire 1 , K $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
1+
0*
1)
0(
0'
0&
0%
b0 $
1#
0"
b0 !
$end
#10
1"
#20
0"
0#
#30
1(
b1 !
b1 $
1-
1"
#40
0"
#50
0+
0(
1%
0-
b10 !
b10 $
1*
1"
#60
0"
#70
0)
1+
0%
1'
b100 !
b100 $
0*
1"
#80
0"
#90
1)
1(
b101 !
b101 $
1-
1"
#100
0"
#110
0)
1%
0(
1*
b110 !
b110 $
0-
1"
#120
0"
