Fitter Status : Successful - Fri Oct 24 17:45:36 2008
Quartus II Version : 8.0 Build 231 07/10/2008 SP 1 SJ Full Version
Revision Name : clk_card
Top-level Entity Name : clk_card
Family : Stratix
Device : EP1S30F780C5
Timing Models : Final
Total logic elements : 14,526 / 32,470 ( 45 % )
Total pins : 254 / 598 ( 42 % )
Total virtual pins : 0
Total memory bits : 812,544 / 3,317,184 ( 24 % )
DSP block 9-bit elements : 8 / 96 ( 8 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
