`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: Aman Sharma
// 
// Create Date: 26.01.2026 23:55:26
// Design Name: 
// Module Name: logic_gates_datalevel
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module logic_gates_datalevel(
input a,
input b,
output and_out,
output or_out,
output not_out,
output nand_out,
output nor_out,
output xor_out,
output xnor_out
);
assign and_out = a & b;
assign or_out = a | b;
assign not_out = ~a;
assign nand_out = ~(a & b);
assign nor_out = ~(a | b);
assign xor_out = a ^ b;
assign xnor_out = ~(a ^ b);
endmodule 
