#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcf1de06d60 .scope module, "alu_tb_2" "alu_tb_2" 2 1;
 .timescale 0 0;
v0x7fcf1de1b8b0_0 .var "a", 31 0;
v0x7fcf1de1b960_0 .var "b", 31 0;
v0x7fcf1de1ba00_0 .var "clk", 0 0;
v0x7fcf1de1ba90_0 .var "errors", 31 0;
v0x7fcf1de1bb30_0 .var "f", 3 0;
v0x7fcf1de1bc10 .array "testvectors", 0 6, 103 0;
v0x7fcf1de1bcb0_0 .var "vectornum", 31 0;
v0x7fcf1de1bd60_0 .net "y", 31 0, L_0x7fcf1de1c070;  1 drivers
v0x7fcf1de1be40_0 .var "y_expected", 31 0;
v0x7fcf1de1bf50_0 .net "zero", 0 0, L_0x7fcf1de1c580;  1 drivers
v0x7fcf1de1bfe0_0 .var "zero_expected", 0 0;
E_0x7fcf1de06ec0 .event negedge, v0x7fcf1de1ba00_0;
E_0x7fcf1de05710 .event posedge, v0x7fcf1de1ba00_0;
S_0x7fcf1de09a90 .scope module, "dut" "alu" 2 12, 3 4 0, S_0x7fcf1de06d60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fcf1de1af60_0 .net "A", 31 0, v0x7fcf1de1b8b0_0;  1 drivers
v0x7fcf1de1b050_0 .net "B", 31 0, v0x7fcf1de1b960_0;  1 drivers
v0x7fcf1de1b120_0 .net *"_s10", 1 0, L_0x7fcf1de1c3e0;  1 drivers
L_0x109aa7008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf1de1b1b0_0 .net/2u *"_s2", 31 0, L_0x109aa7008;  1 drivers
v0x7fcf1de1b240_0 .net *"_s4", 0 0, L_0x7fcf1de1c2a0;  1 drivers
L_0x109aa7050 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fcf1de1b320_0 .net/2s *"_s6", 1 0, L_0x109aa7050;  1 drivers
L_0x109aa7098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcf1de1b3d0_0 .net/2s *"_s8", 1 0, L_0x109aa7098;  1 drivers
v0x7fcf1de1b480_0 .net "opcode", 3 0, v0x7fcf1de1bb30_0;  1 drivers
v0x7fcf1de1b560_0 .net "outArithmetic", 31 0, v0x7fcf1de1a170_0;  1 drivers
v0x7fcf1de1b670_0 .net "outLogic", 31 0, v0x7fcf1de1a920_0;  1 drivers
v0x7fcf1de1b740_0 .net "result", 31 0, L_0x7fcf1de1c070;  alias, 1 drivers
v0x7fcf1de1b7d0_0 .net "zero", 0 0, L_0x7fcf1de1c580;  alias, 1 drivers
L_0x7fcf1de1c110 .part v0x7fcf1de1bb30_0, 2, 1;
L_0x7fcf1de1c2a0 .cmp/eq 32, L_0x7fcf1de1c070, L_0x109aa7008;
L_0x7fcf1de1c3e0 .functor MUXZ 2, L_0x109aa7098, L_0x109aa7050, L_0x7fcf1de1c2a0, C4<>;
L_0x7fcf1de1c580 .part L_0x7fcf1de1c3e0, 0, 1;
S_0x7fcf1de09bf0 .scope module, "ari" "arithmetic" 3 12, 4 1 0, S_0x7fcf1de09a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 32 "out"
P_0x7fcf1de09d50 .param/l "add" 0 4 7, C4<0000>;
P_0x7fcf1de09d90 .param/l "slt" 0 4 7, C4<1010>;
P_0x7fcf1de09dd0 .param/l "sub" 0 4 7, C4<0010>;
v0x7fcf1de09f40_0 .net "A", 31 0, v0x7fcf1de1b8b0_0;  alias, 1 drivers
v0x7fcf1de1a000_0 .net "B", 31 0, v0x7fcf1de1b960_0;  alias, 1 drivers
v0x7fcf1de1a0b0_0 .net "opcode", 3 0, v0x7fcf1de1bb30_0;  alias, 1 drivers
v0x7fcf1de1a170_0 .var "out", 31 0;
E_0x7fcf1de09ef0 .event edge, v0x7fcf1de1a0b0_0, v0x7fcf1de1a000_0, v0x7fcf1de09f40_0;
S_0x7fcf1de1a280 .scope module, "log" "logicUnit" 3 11, 5 1 0, S_0x7fcf1de09a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "opcode"
    .port_info 3 /OUTPUT 32 "out"
P_0x7fcf1de1a440 .param/l "and_" 0 5 7, C4<0100>;
P_0x7fcf1de1a480 .param/l "nor_" 0 5 7, C4<0111>;
P_0x7fcf1de1a4c0 .param/l "or_" 0 5 7, C4<0101>;
P_0x7fcf1de1a500 .param/l "xor_" 0 5 7, C4<0110>;
v0x7fcf1de1a6e0_0 .net "A", 31 0, v0x7fcf1de1b8b0_0;  alias, 1 drivers
v0x7fcf1de1a7a0_0 .net "B", 31 0, v0x7fcf1de1b960_0;  alias, 1 drivers
v0x7fcf1de1a850_0 .net "opcode", 3 0, v0x7fcf1de1bb30_0;  alias, 1 drivers
v0x7fcf1de1a920_0 .var "out", 31 0;
S_0x7fcf1de1aa10 .scope module, "mux" "mux2_1" 3 13, 6 1 0, S_0x7fcf1de09a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "logicU"
    .port_info 1 /INPUT 32 "arithU"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
v0x7fcf1de1ac40_0 .net "arithU", 31 0, v0x7fcf1de1a170_0;  alias, 1 drivers
v0x7fcf1de1ad00_0 .net "logicU", 31 0, v0x7fcf1de1a920_0;  alias, 1 drivers
v0x7fcf1de1adb0_0 .net "out", 31 0, L_0x7fcf1de1c070;  alias, 1 drivers
v0x7fcf1de1ae60_0 .net "sel", 0 0, L_0x7fcf1de1c110;  1 drivers
L_0x7fcf1de1c070 .functor MUXZ 32, v0x7fcf1de1a170_0, v0x7fcf1de1a920_0, L_0x7fcf1de1c110, C4<>;
    .scope S_0x7fcf1de1a280;
T_0 ;
    %wait E_0x7fcf1de09ef0;
    %load/vec4 v0x7fcf1de1a850_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcf1de1a920_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x7fcf1de1a6e0_0;
    %load/vec4 v0x7fcf1de1a7a0_0;
    %and;
    %store/vec4 v0x7fcf1de1a920_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x7fcf1de1a6e0_0;
    %load/vec4 v0x7fcf1de1a7a0_0;
    %or;
    %store/vec4 v0x7fcf1de1a920_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7fcf1de1a6e0_0;
    %load/vec4 v0x7fcf1de1a7a0_0;
    %xor;
    %store/vec4 v0x7fcf1de1a920_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7fcf1de1a6e0_0;
    %load/vec4 v0x7fcf1de1a7a0_0;
    %or;
    %inv;
    %store/vec4 v0x7fcf1de1a920_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fcf1de09bf0;
T_1 ;
    %wait E_0x7fcf1de09ef0;
    %load/vec4 v0x7fcf1de1a0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcf1de1a170_0, 0, 32;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7fcf1de09f40_0;
    %load/vec4 v0x7fcf1de1a000_0;
    %add;
    %store/vec4 v0x7fcf1de1a170_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7fcf1de09f40_0;
    %load/vec4 v0x7fcf1de1a000_0;
    %sub;
    %store/vec4 v0x7fcf1de1a170_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fcf1de09f40_0;
    %load/vec4 v0x7fcf1de1a000_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v0x7fcf1de1a170_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fcf1de06d60;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcf1de1ba00_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf1de1ba00_0, 0, 1;
    %delay 50, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fcf1de06d60;
T_3 ;
    %vpi_call 2 24 "$readmemh", "alu.tv", v0x7fcf1de1bc10 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcf1de1bcb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcf1de1ba90_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fcf1de06d60;
T_4 ;
    %wait E_0x7fcf1de05710;
    %delay 1, 0;
    %ix/getv 4, v0x7fcf1de1bcb0_0;
    %load/vec4a v0x7fcf1de1bc10, 4;
    %parti/s 3, 100, 8;
    %pad/u 4;
    %store/vec4 v0x7fcf1de1bb30_0, 0, 4;
    %ix/getv 4, v0x7fcf1de1bcb0_0;
    %load/vec4a v0x7fcf1de1bc10, 4;
    %parti/s 32, 68, 8;
    %store/vec4 v0x7fcf1de1b8b0_0, 0, 32;
    %ix/getv 4, v0x7fcf1de1bcb0_0;
    %load/vec4a v0x7fcf1de1bc10, 4;
    %parti/s 32, 36, 7;
    %store/vec4 v0x7fcf1de1b960_0, 0, 32;
    %ix/getv 4, v0x7fcf1de1bcb0_0;
    %load/vec4a v0x7fcf1de1bc10, 4;
    %parti/s 32, 4, 4;
    %store/vec4 v0x7fcf1de1be40_0, 0, 32;
    %ix/getv 4, v0x7fcf1de1bcb0_0;
    %load/vec4a v0x7fcf1de1bc10, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fcf1de1bfe0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fcf1de06d60;
T_5 ;
    %wait E_0x7fcf1de06ec0;
    %load/vec4 v0x7fcf1de1be40_0;
    %load/vec4 v0x7fcf1de1bd60_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0x7fcf1de1bf50_0;
    %load/vec4 v0x7fcf1de1bfe0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 43 "$display", "Error in vector %d", v0x7fcf1de1bcb0_0 {0 0 0};
    %vpi_call 2 44 "$display", "Input: a = %h, b = %h, f = %b", v0x7fcf1de1b8b0_0, v0x7fcf1de1b960_0, v0x7fcf1de1bb30_0 {0 0 0};
    %vpi_call 2 45 "$display", "Outputs: y = %h (%h expected), zero = %h (%h expected)", v0x7fcf1de1bd60_0, v0x7fcf1de1be40_0, v0x7fcf1de1bf50_0, v0x7fcf1de1bfe0_0 {0 0 0};
T_5.0 ;
    %load/vec4 v0x7fcf1de1bcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcf1de1bcb0_0, 0, 32;
    %ix/getv 4, v0x7fcf1de1bcb0_0;
    %load/vec4a v0x7fcf1de1bc10, 4;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 50 "$display", "%d tests completed with %d errors", v0x7fcf1de1bcb0_0, v0x7fcf1de1ba90_0 {0 0 0};
T_5.2 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "sem.v";
    "alu.v";
    "./arithmetic.v";
    "./logic.v";
    "./mux.v";
