; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_11(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %8 = shl i32 %7, 7, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 127, !dbg !12
  %11 = or disjoint i32 %8, %10, !dbg !13
  %12 = icmp slt i32 %11, 768, !dbg !14
  %.frozen1 = freeze i32 %11, !dbg !15
  %13 = sdiv i32 %.frozen1, 16, !dbg !15
  %14 = srem i32 %13, 3, !dbg !16
  %.frozen = freeze i32 %11, !dbg !17
  %15 = sdiv i32 %.frozen, 4, !dbg !17
  %16 = srem i32 %15, 4, !dbg !18
  %17 = sdiv i32 %11, 48, !dbg !19
  %18 = mul i32 %15, 4, !dbg !20
  %.decomposed = sub i32 %.frozen, %18, !dbg !20
  %19 = mul i32 %13, 16, !dbg !21
  %.decomposed2 = sub i32 %.frozen1, %19, !dbg !21
  %20 = icmp slt i32 %14, 1, !dbg !22
  %21 = shl nsw i32 %17, 4, !dbg !23
  %22 = add nsw i32 %16, %21, !dbg !24
  %23 = sext i32 %22 to i64, !dbg !25
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !25
  %25 = and i1 %12, %20, !dbg !26
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %24, i1 %25, i32 0, i1 %25) #1, !dbg !27
  %27 = bitcast i32 %26 to float, !dbg !27
  %28 = add nsw i32 %.decomposed, 4, !dbg !28
  %29 = add nsw i32 %28, %21, !dbg !29
  %30 = sext i32 %29 to i64, !dbg !30
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !30
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %31, i1 %25, i32 0, i1 %25) #1, !dbg !31
  %33 = bitcast i32 %32 to float, !dbg !31
  %34 = fmul float %27, %33, !dbg !32
  %35 = icmp eq i32 %14, 1, !dbg !33
  %36 = and i1 %12, %35, !dbg !34
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %24, i1 %36, i32 0, i1 %36) #1, !dbg !35
  %38 = bitcast i32 %37 to float, !dbg !35
  %39 = sext i32 %.decomposed2 to i64, !dbg !36
  %40 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !36
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %40, i1 %36, i32 0, i1 %36) #1, !dbg !37
  %42 = bitcast i32 %41 to float, !dbg !37
  %43 = fmul float %38, %42, !dbg !38
  %44 = icmp sgt i32 %14, 1, !dbg !39
  %45 = and i1 %12, %44, !dbg !40
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %31, i1 %45, i32 0, i1 %45) #1, !dbg !41
  %47 = bitcast i32 %46 to float, !dbg !41
  %48 = add nsw i32 %16, 16, !dbg !42
  %49 = shl nsw i32 %.decomposed, 2, !dbg !43
  %50 = add nsw i32 %48, %49, !dbg !44
  %51 = zext nneg i32 %50 to i64, !dbg !45
  %52 = getelementptr float, ptr addrspace(1) %1, i64 %51, !dbg !45
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %52, i1 %45, i32 0, i1 %45) #1, !dbg !46
  %54 = bitcast i32 %53 to float, !dbg !46
  %55 = fmul float %47, %54, !dbg !47
  %56 = select i1 %44, float %55, float 0.000000e+00, !dbg !48
  %57 = select i1 %35, float %43, float %56, !dbg !49
  %58 = select i1 %20, float %34, float %57, !dbg !49
  %59 = getelementptr float, ptr addrspace(1) %2, i64 %23, !dbg !50
  %60 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %59, i1 %25, i32 0, i1 %25) #1, !dbg !51
  %61 = bitcast i32 %60 to float, !dbg !51
  %62 = getelementptr float, ptr addrspace(1) %2, i64 %30, !dbg !52
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %62, i1 %25, i32 0, i1 %25) #1, !dbg !53
  %64 = bitcast i32 %63 to float, !dbg !53
  %65 = fmul float %61, %64, !dbg !54
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %59, i1 %36, i32 0, i1 %36) #1, !dbg !55
  %67 = bitcast i32 %66 to float, !dbg !55
  %68 = fmul float %42, %67, !dbg !56
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %62, i1 %45, i32 0, i1 %45) #1, !dbg !57
  %70 = bitcast i32 %69 to float, !dbg !57
  %71 = fmul float %54, %70, !dbg !58
  %72 = select i1 %44, float %71, float 0.000000e+00, !dbg !59
  %73 = select i1 %35, float %68, float %72, !dbg !49
  %74 = select i1 %20, float %65, float %73, !dbg !49
  %75 = sext i32 %11 to i64, !dbg !60
  %76 = getelementptr float, ptr addrspace(1) %3, i64 %75, !dbg !60
  %77 = bitcast float %58 to i32, !dbg !61
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %77, ptr addrspace(1) %76, i1 %12) #1, !dbg !61
  %78 = getelementptr float, ptr addrspace(1) %4, i64 %75, !dbg !62
  %79 = bitcast float %74 to i32, !dbg !63
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %79, ptr addrspace(1) %78, i1 %12) #1, !dbg !63
  ret void, !dbg !64
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "clokmomnqycr7a2u6rridssl6tvcxjcswrkckypw54ddwc5qfpsu.py", directory: "inductor_cache/lo")
!4 = !{ptr @triton_poi_fused_cat_11, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_11, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_11", linkageName: "triton_poi_fused_cat_11", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 27, scope: !7)
!17 = !DILocation(line: 25, column: 21, scope: !7)
!18 = !DILocation(line: 25, column: 26, scope: !7)
!19 = !DILocation(line: 26, column: 19, scope: !7)
!20 = !DILocation(line: 27, column: 19, scope: !7)
!21 = !DILocation(line: 28, column: 19, scope: !7)
!22 = !DILocation(line: 34, column: 18, scope: !7)
!23 = !DILocation(line: 35, column: 38, scope: !7)
!24 = !DILocation(line: 35, column: 35, scope: !7)
!25 = !DILocation(line: 35, column: 30, scope: !7)
!26 = !DILocation(line: 35, column: 50, scope: !7)
!27 = !DILocation(line: 35, column: 43, scope: !7)
!28 = !DILocation(line: 36, column: 34, scope: !7)
!29 = !DILocation(line: 36, column: 39, scope: !7)
!30 = !DILocation(line: 36, column: 30, scope: !7)
!31 = !DILocation(line: 36, column: 47, scope: !7)
!32 = !DILocation(line: 37, column: 18, scope: !7)
!33 = !DILocation(line: 43, column: 20, scope: !7)
!34 = !DILocation(line: 44, column: 52, scope: !7)
!35 = !DILocation(line: 44, column: 44, scope: !7)
!36 = !DILocation(line: 45, column: 31, scope: !7)
!37 = !DILocation(line: 45, column: 36, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 49, column: 20, scope: !7)
!40 = !DILocation(line: 52, column: 56, scope: !7)
!41 = !DILocation(line: 52, column: 48, scope: !7)
!42 = !DILocation(line: 53, column: 36, scope: !7)
!43 = !DILocation(line: 53, column: 43, scope: !7)
!44 = !DILocation(line: 53, column: 41, scope: !7)
!45 = !DILocation(line: 53, column: 31, scope: !7)
!46 = !DILocation(line: 53, column: 48, scope: !7)
!47 = !DILocation(line: 54, column: 20, scope: !7)
!48 = !DILocation(line: 56, column: 35, scope: !7)
!49 = !DILocation(line: 0, scope: !7)
!50 = !DILocation(line: 59, column: 31, scope: !7)
!51 = !DILocation(line: 59, column: 44, scope: !7)
!52 = !DILocation(line: 60, column: 31, scope: !7)
!53 = !DILocation(line: 60, column: 48, scope: !7)
!54 = !DILocation(line: 61, column: 20, scope: !7)
!55 = !DILocation(line: 64, column: 44, scope: !7)
!56 = !DILocation(line: 65, column: 20, scope: !7)
!57 = !DILocation(line: 68, column: 48, scope: !7)
!58 = !DILocation(line: 69, column: 20, scope: !7)
!59 = !DILocation(line: 71, column: 35, scope: !7)
!60 = !DILocation(line: 74, column: 25, scope: !7)
!61 = !DILocation(line: 74, column: 37, scope: !7)
!62 = !DILocation(line: 75, column: 25, scope: !7)
!63 = !DILocation(line: 75, column: 37, scope: !7)
!64 = !DILocation(line: 75, column: 4, scope: !7)
