Analysis & Synthesis report for main_module
Tue Nov 19 13:22:20 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |main_module|automaton:automaton|game_current_process
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: automaton:automaton
 15. Parameter Settings for User Entity Instance: start_vga_control_module:start_vga_control_module
 16. Parameter Settings for User Entity Instance: over_vga_control_module:over_vga_control_module
 17. Parameter Settings for User Entity Instance: loading_happen:loading_happen
 18. Parameter Settings for User Entity Instance: display_border:display_border
 19. Parameter Settings for User Entity Instance: show_score:show_score
 20. Port Connectivity Checks: "square_gen:square_gen"
 21. Port Connectivity Checks: "over_vga_control_module:over_vga_control_module"
 22. Port Connectivity Checks: "start_vga_control_module:start_vga_control_module"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 19 13:22:19 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; main_module                                ;
; Top-level Entity Name              ; main_module                                ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 8,981                                      ;
;     Total combinational functions  ; 8,966                                      ;
;     Dedicated logic registers      ; 1,276                                      ;
; Total registers                    ; 1276                                       ;
; Total pins                         ; 38                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; main_module        ; main_module        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+
; main_module.v                    ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/main_module.v              ;         ;
; automaton.v                      ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/automaton.v                ;         ;
; debouncer.v                      ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/debouncer.v                ;         ;
; display_border.v                 ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/display_border.v           ;         ;
; display_little_square.v          ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/display_little_square.v    ;         ;
; display_moving_square.v          ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/display_moving_square.v    ;         ;
; display_next_square.v            ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/display_next_square.v      ;         ;
; display_score.v                  ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/display_score.v            ;         ;
; div_clk.v                        ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/div_clk.v                  ;         ;
; game_display.v                   ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/game_display.v             ;         ;
; game_sync_module.v               ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/game_sync_module.v         ;         ;
; loading_happen.v                 ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/loading_happen.v           ;         ;
; over_sync_module.v               ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/over_sync_module.v         ;         ;
; over_vga_control_module.v        ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/over_vga_control_module.v  ;         ;
; show_next.v                      ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/show_next.v                ;         ;
; show_score.v                     ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/show_score.v               ;         ;
; square_gen.v                     ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/square_gen.v               ;         ;
; start_sync_module.v              ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/start_sync_module.v        ;         ;
; start_vga_control_module.v       ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/start_vga_control_module.v ;         ;
; v_speed_debouncer.v              ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/v_speed_debouncer.v        ;         ;
; vga_select_module.v              ; yes             ; User Verilog HDL File  ; C:/Users/enlee/OneDrive/Documents/Tetris/vga_select_module.v        ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 38               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; rst_n~input      ;
; Maximum fan-out          ; 1280             ;
; Total fan-out            ; 36915            ;
; Average fan-out          ; 3.58             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------+--------------+
; |main_module                                         ; 8966 (2)          ; 1276 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 38   ; 0            ; |main_module                                                 ; work         ;
;    |automaton:automaton|                             ; 51 (51)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|automaton:automaton                             ; work         ;
;    |debouncer:m_left|                                ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|debouncer:m_left                                ; work         ;
;    |debouncer:m_right|                               ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|debouncer:m_right                               ; work         ;
;    |debouncer:m_rotateR|                             ; 29 (29)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|debouncer:m_rotateR                             ; work         ;
;    |display_border:display_border|                   ; 19 (19)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|display_border:display_border                   ; work         ;
;    |display_little_square:display_little_square|     ; 635 (635)         ; 401 (401)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|display_little_square:display_little_square     ; work         ;
;    |display_moving_square:display_moving_square|     ; 190 (190)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|display_moving_square:display_moving_square     ; work         ;
;    |display_next_square:display_next_square|         ; 50 (50)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|display_next_square:display_next_square         ; work         ;
;    |display_score:display_score|                     ; 20 (20)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|display_score:display_score                     ; work         ;
;    |div_clk:div_clk|                                 ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|div_clk:div_clk                                 ; work         ;
;    |game_display:game_display|                       ; 14 (14)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|game_display:game_display                       ; work         ;
;    |game_sync_module:game_sync_module|               ; 72 (72)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|game_sync_module:game_sync_module               ; work         ;
;    |loading_happen:loading_happen|                   ; 7625 (7625)       ; 584 (584)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|loading_happen:loading_happen                   ; work         ;
;    |over_sync_module:over_sync_module|               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|over_sync_module:over_sync_module               ; work         ;
;    |over_vga_control_module:over_vga_control_module| ; 88 (88)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|over_vga_control_module:over_vga_control_module ; work         ;
;    |show_next:show_next|                             ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|show_next:show_next                             ; work         ;
;    |show_score:show_score|                           ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|show_score:show_score                           ; work         ;
;    |square_gen:square_gen|                           ; 71 (71)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|square_gen:square_gen                           ; work         ;
;    |start_sync_module:start_sync_module|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|start_sync_module:start_sync_module             ; work         ;
;    |v_speed_debouncer:v_speed_debouncer|             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|v_speed_debouncer:v_speed_debouncer             ; work         ;
;    |vga_select_module:vga_select_module|             ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |main_module|vga_select_module:vga_select_module             ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main_module|automaton:automaton|game_current_process                                                    ;
+--------------------------------+--------------------------------+---------------------------+----------------------------+
; Name                           ; game_current_process.game_over ; game_current_process.game ; game_current_process.ready ;
+--------------------------------+--------------------------------+---------------------------+----------------------------+
; game_current_process.ready     ; 0                              ; 0                         ; 0                          ;
; game_current_process.game      ; 0                              ; 1                         ; 1                          ;
; game_current_process.game_over ; 1                              ; 0                         ; 1                          ;
+--------------------------------+--------------------------------+---------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                         ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal                                                      ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; display_next_square:display_next_square|enable_display_r[2,3,7,11,12,14,15]      ; Stuck at GND due to stuck port data_in                                  ;
; display_next_square:display_next_square|enable_next_display_h[2,3,7,11,12,14,15] ; Stuck at GND due to stuck port clock_enable                             ;
; display_next_square:display_next_square|enable_next_display_v[2,3,7,11,12,14,15] ; Stuck at GND due to stuck port clock_enable                             ;
; display_next_square:display_next_square|enable_next_display_r[2,3,7,11,12,14,15] ; Stuck at GND due to stuck port data_in                                  ;
; loading_happen:loading_happen|ish[0,1]                                           ; Stuck at GND due to stuck port data_in                                  ;
; loading_happen:loading_happen|isv[1]                                             ; Stuck at GND due to stuck port data_in                                  ;
; loading_happen:loading_happen|isv[0]                                             ; Stuck at VCC due to stuck port data_in                                  ;
; start_vga_control_module:start_vga_control_module|hcnt[0..30]                    ; Lost fanout                                                             ;
; start_vga_control_module:start_vga_control_module|righth[0..10]                  ; Lost fanout                                                             ;
; start_vga_control_module:start_vga_control_module|lefth[0..10]                   ; Lost fanout                                                             ;
; start_sync_module:start_sync_module|isready                                      ; Lost fanout                                                             ;
; display_next_square:display_next_square|enable_display_r[0]                      ; Merged with display_next_square:display_next_square|enable_display_r[5] ;
; over_sync_module:over_sync_module|cnt_v[5]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[5]                  ;
; start_sync_module:start_sync_module|cnt_v[5]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[5]                  ;
; over_sync_module:over_sync_module|cnt_v[6]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[6]                  ;
; start_sync_module:start_sync_module|cnt_v[6]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[6]                  ;
; over_sync_module:over_sync_module|cnt_v[7]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[7]                  ;
; start_sync_module:start_sync_module|cnt_v[7]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[7]                  ;
; over_sync_module:over_sync_module|cnt_v[8]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[8]                  ;
; start_sync_module:start_sync_module|cnt_v[8]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[8]                  ;
; over_sync_module:over_sync_module|cnt_v[9]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[9]                  ;
; start_sync_module:start_sync_module|cnt_v[9]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[9]                  ;
; over_sync_module:over_sync_module|cnt_v[10]                                      ; Merged with game_sync_module:game_sync_module|cnt_v[10]                 ;
; start_sync_module:start_sync_module|cnt_v[10]                                    ; Merged with game_sync_module:game_sync_module|cnt_v[10]                 ;
; over_sync_module:over_sync_module|isready                                        ; Merged with game_sync_module:game_sync_module|isready                   ;
; over_sync_module:over_sync_module|cnt_v[4]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[4]                  ;
; start_sync_module:start_sync_module|cnt_v[4]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[4]                  ;
; over_sync_module:over_sync_module|cnt_v[3]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[3]                  ;
; start_sync_module:start_sync_module|cnt_v[3]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[3]                  ;
; over_sync_module:over_sync_module|cnt_v[2]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[2]                  ;
; start_sync_module:start_sync_module|cnt_v[2]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[2]                  ;
; over_sync_module:over_sync_module|cnt_v[1]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[1]                  ;
; start_sync_module:start_sync_module|cnt_v[1]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[1]                  ;
; over_sync_module:over_sync_module|cnt_v[0]                                       ; Merged with game_sync_module:game_sync_module|cnt_v[0]                  ;
; start_sync_module:start_sync_module|cnt_v[0]                                     ; Merged with game_sync_module:game_sync_module|cnt_v[0]                  ;
; over_sync_module:over_sync_module|cnt_h[10]                                      ; Merged with game_sync_module:game_sync_module|cnt_h[10]                 ;
; start_sync_module:start_sync_module|cnt_h[10]                                    ; Merged with game_sync_module:game_sync_module|cnt_h[10]                 ;
; over_sync_module:over_sync_module|cnt_h[9]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[9]                  ;
; start_sync_module:start_sync_module|cnt_h[9]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[9]                  ;
; over_sync_module:over_sync_module|cnt_h[8]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[8]                  ;
; start_sync_module:start_sync_module|cnt_h[8]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[8]                  ;
; over_sync_module:over_sync_module|cnt_h[7]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[7]                  ;
; start_sync_module:start_sync_module|cnt_h[7]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[7]                  ;
; over_sync_module:over_sync_module|cnt_h[6]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[6]                  ;
; start_sync_module:start_sync_module|cnt_h[6]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[6]                  ;
; over_sync_module:over_sync_module|cnt_h[5]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[5]                  ;
; start_sync_module:start_sync_module|cnt_h[5]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[5]                  ;
; over_sync_module:over_sync_module|cnt_h[4]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[4]                  ;
; start_sync_module:start_sync_module|cnt_h[4]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[4]                  ;
; over_sync_module:over_sync_module|cnt_h[3]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[3]                  ;
; start_sync_module:start_sync_module|cnt_h[3]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[3]                  ;
; over_sync_module:over_sync_module|cnt_h[2]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[2]                  ;
; start_sync_module:start_sync_module|cnt_h[2]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[2]                  ;
; over_sync_module:over_sync_module|cnt_h[1]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[1]                  ;
; start_sync_module:start_sync_module|cnt_h[1]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[1]                  ;
; over_sync_module:over_sync_module|cnt_h[0]                                       ; Merged with game_sync_module:game_sync_module|cnt_h[0]                  ;
; start_sync_module:start_sync_module|cnt_h[0]                                     ; Merged with game_sync_module:game_sync_module|cnt_h[0]                  ;
; square_gen:square_gen|rand_num[2]                                                ; Merged with loading_happen:loading_happen|rand_num[2]                   ;
; square_gen:square_gen|rand_num[1]                                                ; Merged with loading_happen:loading_happen|rand_num[1]                   ;
; square_gen:square_gen|rand_num[0]                                                ; Merged with loading_happen:loading_happen|rand_num[0]                   ;
; square_gen:square_gen|rand_num[7]                                                ; Merged with loading_happen:loading_happen|rand_num[7]                   ;
; square_gen:square_gen|rand_num[3]                                                ; Merged with loading_happen:loading_happen|rand_num[3]                   ;
; square_gen:square_gen|rand_num[6]                                                ; Merged with loading_happen:loading_happen|rand_num[6]                   ;
; square_gen:square_gen|rand_num[5]                                                ; Merged with loading_happen:loading_happen|rand_num[5]                   ;
; square_gen:square_gen|rand_num[4]                                                ; Merged with loading_happen:loading_happen|rand_num[4]                   ;
; loading_happen:loading_happen|ish[2]                                             ; Merged with loading_happen:loading_happen|little_square_num_r[0]        ;
; loading_happen:loading_happen|ish[3]                                             ; Merged with loading_happen:loading_happen|little_square_num_r[1]        ;
; display_score:display_score|r4[0..3]                                             ; Lost fanout                                                             ;
; display_score:display_score|r3[0..3]                                             ; Lost fanout                                                             ;
; display_score:display_score|r2[0..3]                                             ; Lost fanout                                                             ;
; display_score:display_score|r1[0..3]                                             ; Lost fanout                                                             ;
; Total Number of Removed Registers = 158                                          ;                                                                         ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+--------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                             ;
+--------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+
; display_next_square:display_next_square|enable_display_r[15] ; Stuck at GND              ; display_next_square:display_next_square|enable_next_display_h[15], ;
;                                                              ; due to stuck port data_in ; display_next_square:display_next_square|enable_next_display_v[15], ;
;                                                              ;                           ; display_next_square:display_next_square|enable_next_display_r[15]  ;
; display_next_square:display_next_square|enable_display_r[14] ; Stuck at GND              ; display_next_square:display_next_square|enable_next_display_h[14], ;
;                                                              ; due to stuck port data_in ; display_next_square:display_next_square|enable_next_display_v[14], ;
;                                                              ;                           ; display_next_square:display_next_square|enable_next_display_r[14]  ;
; display_next_square:display_next_square|enable_display_r[12] ; Stuck at GND              ; display_next_square:display_next_square|enable_next_display_h[12], ;
;                                                              ; due to stuck port data_in ; display_next_square:display_next_square|enable_next_display_v[12], ;
;                                                              ;                           ; display_next_square:display_next_square|enable_next_display_r[12]  ;
; display_next_square:display_next_square|enable_display_r[11] ; Stuck at GND              ; display_next_square:display_next_square|enable_next_display_h[11], ;
;                                                              ; due to stuck port data_in ; display_next_square:display_next_square|enable_next_display_v[11], ;
;                                                              ;                           ; display_next_square:display_next_square|enable_next_display_r[11]  ;
; display_next_square:display_next_square|enable_display_r[7]  ; Stuck at GND              ; display_next_square:display_next_square|enable_next_display_h[7],  ;
;                                                              ; due to stuck port data_in ; display_next_square:display_next_square|enable_next_display_v[7],  ;
;                                                              ;                           ; display_next_square:display_next_square|enable_next_display_r[7]   ;
; display_next_square:display_next_square|enable_display_r[3]  ; Stuck at GND              ; display_next_square:display_next_square|enable_next_display_h[3],  ;
;                                                              ; due to stuck port data_in ; display_next_square:display_next_square|enable_next_display_v[3],  ;
;                                                              ;                           ; display_next_square:display_next_square|enable_next_display_r[3]   ;
; display_next_square:display_next_square|enable_display_r[2]  ; Stuck at GND              ; display_next_square:display_next_square|enable_next_display_h[2],  ;
;                                                              ; due to stuck port data_in ; display_next_square:display_next_square|enable_next_display_v[2],  ;
;                                                              ;                           ; display_next_square:display_next_square|enable_next_display_r[2]   ;
; start_vga_control_module:start_vga_control_module|hcnt[30]   ; Lost Fanouts              ; start_sync_module:start_sync_module|isready                        ;
+--------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1276  ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 196   ;
; Number of registers using Asynchronous Clear ; 1273  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 358   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; loading_happen:loading_happen|isv[3]                 ; 6       ;
; loading_happen:loading_happen|isv[5]                 ; 7       ;
; debouncer:m_left|count_debouncer[10]                 ; 3       ;
; debouncer:m_left|count_debouncer[13]                 ; 3       ;
; debouncer:m_left|count_debouncer[7]                  ; 2       ;
; debouncer:m_left|count_debouncer[12]                 ; 2       ;
; debouncer:m_left|count_debouncer[14]                 ; 2       ;
; debouncer:m_left|count_debouncer[15]                 ; 2       ;
; debouncer:m_left|count_debouncer[16]                 ; 2       ;
; debouncer:m_left|count_debouncer[17]                 ; 2       ;
; debouncer:m_left|count_debouncer[5]                  ; 3       ;
; debouncer:m_left|count_debouncer[8]                  ; 3       ;
; debouncer:m_left|count_debouncer[9]                  ; 3       ;
; debouncer:m_right|count_debouncer[10]                ; 3       ;
; debouncer:m_right|count_debouncer[13]                ; 3       ;
; debouncer:m_right|count_debouncer[7]                 ; 2       ;
; debouncer:m_right|count_debouncer[12]                ; 2       ;
; debouncer:m_right|count_debouncer[14]                ; 2       ;
; debouncer:m_right|count_debouncer[15]                ; 2       ;
; debouncer:m_right|count_debouncer[16]                ; 2       ;
; debouncer:m_right|count_debouncer[17]                ; 2       ;
; debouncer:m_right|count_debouncer[5]                 ; 3       ;
; debouncer:m_right|count_debouncer[8]                 ; 3       ;
; debouncer:m_right|count_debouncer[9]                 ; 3       ;
; debouncer:m_rotateR|count_debouncer[10]              ; 3       ;
; debouncer:m_rotateR|count_debouncer[13]              ; 3       ;
; debouncer:m_rotateR|count_debouncer[7]               ; 2       ;
; debouncer:m_rotateR|count_debouncer[12]              ; 2       ;
; debouncer:m_rotateR|count_debouncer[14]              ; 2       ;
; debouncer:m_rotateR|count_debouncer[15]              ; 2       ;
; debouncer:m_rotateR|count_debouncer[16]              ; 2       ;
; debouncer:m_rotateR|count_debouncer[17]              ; 2       ;
; debouncer:m_rotateR|count_debouncer[5]               ; 3       ;
; debouncer:m_rotateR|count_debouncer[8]               ; 3       ;
; debouncer:m_rotateR|count_debouncer[9]               ; 3       ;
; display_score:display_score|data                     ; 1       ;
; loading_happen:loading_happen|little_square_num_r[1] ; 785     ;
; loading_happen:loading_happen|enable_little_r[395]   ; 3       ;
; loading_happen:loading_happen|enable_little_r[140]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[139]   ; 3       ;
; loading_happen:loading_happen|enable_little_r[396]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[397]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[142]   ; 10      ;
; loading_happen:loading_happen|enable_little_r[141]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[398]   ; 10      ;
; loading_happen:loading_happen|enable_little_r[264]   ; 8       ;
; loading_happen:loading_happen|enable_little_r[263]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[136]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[135]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[138]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[137]   ; 5       ;
; loading_happen:loading_happen|enable_little_r[275]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[19]    ; 7       ;
; loading_happen:loading_happen|enable_little_r[276]   ; 10      ;
; loading_happen:loading_happen|enable_little_r[20]    ; 10      ;
; loading_happen:loading_happen|enable_little_r[277]   ; 8       ;
; loading_happen:loading_happen|enable_little_r[21]    ; 8       ;
; loading_happen:loading_happen|enable_little_r[278]   ; 12      ;
; loading_happen:loading_happen|enable_little_r[22]    ; 12      ;
; loading_happen:loading_happen|enable_little_r[403]   ; 3       ;
; loading_happen:loading_happen|enable_little_r[404]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[405]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[406]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[15]    ; 4       ;
; loading_happen:loading_happen|enable_little_r[16]    ; 8       ;
; loading_happen:loading_happen|enable_little_r[17]    ; 8       ;
; loading_happen:loading_happen|enable_little_r[18]    ; 8       ;
; loading_happen:loading_happen|enable_little_r[399]   ; 3       ;
; loading_happen:loading_happen|enable_little_r[144]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[143]   ; 3       ;
; loading_happen:loading_happen|enable_little_r[400]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[401]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[402]   ; 7       ;
; loading_happen:loading_happen|little_square_num_r[3] ; 946     ;
; loading_happen:loading_happen|enable_little_r[495]   ; 6       ;
; loading_happen:loading_happen|enable_little_r[240]   ; 10      ;
; loading_happen:loading_happen|enable_little_r[239]   ; 6       ;
; loading_happen:loading_happen|enable_little_r[496]   ; 10      ;
; loading_happen:loading_happen|enable_little_r[497]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[242]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[241]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[498]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[491]   ; 6       ;
; loading_happen:loading_happen|enable_little_r[236]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[235]   ; 6       ;
; loading_happen:loading_happen|enable_little_r[492]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[363]   ; 6       ;
; loading_happen:loading_happen|enable_little_r[364]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[493]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[238]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[237]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[494]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[487]   ; 6       ;
; loading_happen:loading_happen|enable_little_r[488]   ; 10      ;
; loading_happen:loading_happen|enable_little_r[361]   ; 7       ;
; loading_happen:loading_happen|enable_little_r[362]   ; 9       ;
; loading_happen:loading_happen|enable_little_r[359]   ; 6       ;
; loading_happen:loading_happen|enable_little_r[104]   ; 10      ;
; loading_happen:loading_happen|enable_little_r[103]   ; 6       ;
; loading_happen:loading_happen|enable_little_r[360]   ; 10      ;
; Total number of inverted registers = 365*            ;         ;
+------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |main_module|loading_happen:loading_happen|count_down[10]                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |main_module|game_sync_module:game_sync_module|cnt_v[7]                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |main_module|over_vga_control_module:over_vga_control_module|nowv[8]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |main_module|square_gen:square_gen|enable_moving_r[14]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main_module|square_gen:square_gen|enable_moving_r[13]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |main_module|loading_happen:loading_happen|isv[10]                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[65]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[7]   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[366] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[347] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[208] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[209] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[110] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[391] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[72]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[333] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_h[154] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[30]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[46]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[74]  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |main_module|display_next_square:display_next_square|enable_next_display_v[6]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[106] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[134] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[151] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[173] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[190] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[213] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[234] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[253] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[273] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[293] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[312] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[332] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[349] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[371] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|display_little_square:display_little_square|enable_blue_little_v[390] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main_module|display_next_square:display_next_square|enable_next_display_h[8]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main_module|display_next_square:display_next_square|enable_next_display_h[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main_module|display_next_square:display_next_square|enable_next_display_h[10]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main_module|v_speed_debouncer:v_speed_debouncer|counter[2]                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |main_module|debouncer:m_left|count_debouncer[2]                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |main_module|debouncer:m_right|count_debouncer[2]                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |main_module|square_gen:square_gen|enable_moving_rotate[15]                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |main_module|debouncer:m_rotateR|count_debouncer[0]                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |main_module|square_gen:square_gen|enable_moving_r[6]                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main_module|loading_happen:loading_happen|little_square_num_r[4]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main_module|loading_happen:loading_happen|isv[3]                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |main_module|debouncer:m_left|count_debouncer[16]                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |main_module|debouncer:m_right|count_debouncer[10]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main_module|square_gen:square_gen|enable_moving_rotate[10]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |main_module|debouncer:m_rotateR|count_debouncer[10]                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |main_module|square_gen:square_gen|enable_moving_r[8]                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |main_module|loading_happen:loading_happen|ish[8]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux10                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux0                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux24                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux26                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux27                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux25                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux10                                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux25                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux4                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux1                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux24                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux17                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux0                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux26                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux10                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux25                                   ;
; 4:1                ; 80 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux25                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux13                                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux1                                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux0                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux17                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux10                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux9                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main_module|square_gen:square_gen|Mux0                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |main_module|square_gen:square_gen|Mux4                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main_module|square_gen:square_gen|Mux8                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux16                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux26                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux14                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux10                                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |main_module|square_gen:square_gen|Mux14                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux25                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main_module|square_gen:square_gen|Mux3                                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main_module|square_gen:square_gen|Mux9                                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux15                                   ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux9                                    ;
; 21:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |main_module|square_gen:square_gen|Mux13                                           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux19                                   ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |main_module|loading_happen:loading_happen|Mux11                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: automaton:automaton  ;
+----------------+--------------------------------+-----------------+
; Parameter Name ; Value                          ; Type            ;
+----------------+--------------------------------+-----------------+
; ready          ; 001                            ; Unsigned Binary ;
; game           ; 010                            ; Unsigned Binary ;
; game_over      ; 100                            ; Unsigned Binary ;
; T5S            ; 000111011100110101100101000000 ; Unsigned Binary ;
+----------------+--------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_vga_control_module:start_vga_control_module ;
+----------------+--------------------------------+----------------------------------------------+
; Parameter Name ; Value                          ; Type                                         ;
+----------------+--------------------------------+----------------------------------------------+
; flush          ; 000000000000111101000010010000 ; Unsigned Binary                              ;
+----------------+--------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: over_vga_control_module:over_vga_control_module ;
+----------------+--------------------------------+--------------------------------------------+
; Parameter Name ; Value                          ; Type                                       ;
+----------------+--------------------------------+--------------------------------------------+
; flush          ; 000000000001111010000100100000 ; Unsigned Binary                            ;
+----------------+--------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loading_happen:loading_happen ;
+----------------+----------------------------+------------------------------+
; Parameter Name ; Value                      ; Type                         ;
+----------------+----------------------------+------------------------------+
; T1S            ; 01011111010111100001000000 ; Unsigned Binary              ;
; speedup        ; 00100110001001011010000000 ; Unsigned Binary              ;
; one_per_four   ; 00001011011100011011000000 ; Unsigned Binary              ;
; T1_frame       ; 01001010111111111111       ; Unsigned Binary              ;
+----------------+----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_border:display_border ;
+----------------+-------------+---------------------------------------------+
; Parameter Name ; Value       ; Type                                        ;
+----------------+-------------+---------------------------------------------+
; h_start        ; 00110000111 ; Unsigned Binary                             ;
; v_start        ; 00000011111 ; Unsigned Binary                             ;
; border_width   ; 00000001010 ; Unsigned Binary                             ;
+----------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: show_score:show_score ;
+----------------+----------------------------+----------------------+
; Parameter Name ; Value                      ; Type                 ;
+----------------+----------------------------+----------------------+
; bling          ; 00101111101011110000100000 ; Unsigned Binary      ;
+----------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------+
; Port Connectivity Checks: "square_gen:square_gen" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; rotate_l ; Input ; Info     ; Stuck at VCC        ;
+----------+-------+----------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "over_vga_control_module:over_vga_control_module"                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; over_rom_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "start_vga_control_module:start_vga_control_module"                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; tetris_rom_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Nov 19 13:18:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10238): Verilog Module Declaration warning at main_module.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "main_module"
Info (12021): Found 1 design units, including 1 entities, in source file main_module.v
    Info (12023): Found entity 1: main_module
Info (12021): Found 1 design units, including 1 entities, in source file automaton.v
    Info (12023): Found entity 1: automaton
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file display_border.v
    Info (12023): Found entity 1: display_border
Info (12021): Found 1 design units, including 1 entities, in source file display_little_square.v
    Info (12023): Found entity 1: display_little_square
Info (12021): Found 1 design units, including 1 entities, in source file display_moving_square.v
    Info (12023): Found entity 1: display_moving_square
Info (12021): Found 1 design units, including 1 entities, in source file display_next_square.v
    Info (12023): Found entity 1: display_next_square
Info (12021): Found 1 design units, including 1 entities, in source file display_score.v
    Info (12023): Found entity 1: display_score
Info (12021): Found 1 design units, including 1 entities, in source file div_clk.v
    Info (12023): Found entity 1: div_clk
Info (12021): Found 1 design units, including 1 entities, in source file game_display.v
    Info (12023): Found entity 1: game_display
Info (12021): Found 1 design units, including 1 entities, in source file game_sync_module.v
    Info (12023): Found entity 1: game_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file loading_happen.v
    Info (12023): Found entity 1: loading_happen
Info (12021): Found 1 design units, including 1 entities, in source file over_sync_module.v
    Info (12023): Found entity 1: over_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file over_vga_control_module.v
    Info (12023): Found entity 1: over_vga_control_module
Info (12021): Found 1 design units, including 1 entities, in source file show_next.v
    Info (12023): Found entity 1: show_next
Info (12021): Found 1 design units, including 1 entities, in source file show_score.v
    Info (12023): Found entity 1: show_score
Info (12021): Found 1 design units, including 1 entities, in source file square_gen.v
    Info (12023): Found entity 1: square_gen
Info (12021): Found 1 design units, including 1 entities, in source file start_sync_module.v
    Info (12023): Found entity 1: start_sync_module
Info (12021): Found 1 design units, including 1 entities, in source file start_vga_control_module.v
    Info (12023): Found entity 1: start_vga_control_module
Info (12021): Found 1 design units, including 1 entities, in source file v_speed_debouncer.v
    Info (12023): Found entity 1: v_speed_debouncer
Info (12021): Found 1 design units, including 1 entities, in source file vga_select_module.v
    Info (12023): Found entity 1: vga_select_module
Warning (10236): Verilog HDL Implicit Net warning at main_module.v(279): created implicit net for "w_rotateL"
Warning (10236): Verilog HDL Implicit Net warning at loading_happen.v(53): created implicit net for "levelup"
Warning (10236): Verilog HDL Implicit Net warning at start_vga_control_module.v(78): created implicit net for "show_block"
Info (12127): Elaborating entity "main_module" for the top level hierarchy
Info (12128): Elaborating entity "div_clk" for hierarchy "div_clk:div_clk"
Warning (10230): Verilog HDL assignment warning at div_clk.v(26): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at div_clk.v(31): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at div_clk.v(36): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at div_clk.v(41): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:m_right"
Info (12128): Elaborating entity "v_speed_debouncer" for hierarchy "v_speed_debouncer:v_speed_debouncer"
Info (12128): Elaborating entity "automaton" for hierarchy "automaton:automaton"
Info (12128): Elaborating entity "start_sync_module" for hierarchy "start_sync_module:start_sync_module"
Info (12128): Elaborating entity "start_vga_control_module" for hierarchy "start_vga_control_module:start_vga_control_module"
Warning (10036): Verilog HDL or VHDL warning at start_vga_control_module.v(67): object "n" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at start_vga_control_module.v(49): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at start_vga_control_module.v(50): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at start_vga_control_module.v(53): truncated value with size 32 to match size of target (31)
Warning (10230): Verilog HDL assignment warning at start_vga_control_module.v(62): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "over_sync_module" for hierarchy "over_sync_module:over_sync_module"
Info (12128): Elaborating entity "over_vga_control_module" for hierarchy "over_vga_control_module:over_vga_control_module"
Warning (10230): Verilog HDL assignment warning at over_vga_control_module.v(34): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at over_vga_control_module.v(53): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at over_vga_control_module.v(56): truncated value with size 32 to match size of target (31)
Warning (10230): Verilog HDL assignment warning at over_vga_control_module.v(64): truncated value with size 22 to match size of target (19)
Info (12128): Elaborating entity "game_sync_module" for hierarchy "game_sync_module:game_sync_module"
Info (12128): Elaborating entity "loading_happen" for hierarchy "loading_happen:loading_happen"
Warning (10036): Verilog HDL or VHDL warning at loading_happen.v(52): object "flag4" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at loading_happen.v(98): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at loading_happen.v(122): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "display_border" for hierarchy "display_border:display_border"
Info (12128): Elaborating entity "display_moving_square" for hierarchy "display_moving_square:display_moving_square"
Info (12128): Elaborating entity "display_little_square" for hierarchy "display_little_square:display_little_square"
Info (12128): Elaborating entity "square_gen" for hierarchy "square_gen:square_gen"
Info (12128): Elaborating entity "display_score" for hierarchy "display_score:display_score"
Warning (10036): Verilog HDL or VHDL warning at display_score.v(19): object "addra" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at display_score.v(63): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at display_score.v(68): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at display_score.v(73): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at display_score.v(78): truncated value with size 32 to match size of target (12)
Warning (10030): Net "data_n[9..0]" at display_score.v(20) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "display_next_square" for hierarchy "display_next_square:display_next_square"
Info (12128): Elaborating entity "show_score" for hierarchy "show_score:show_score"
Warning (10036): Verilog HDL or VHDL warning at show_score.v(20): object "addra" assigned a value but never read
Warning (10858): Verilog HDL warning at show_score.v(21): object next used but never assigned
Warning (10858): Verilog HDL warning at show_score.v(22): object next_sp used but never assigned
Warning (10230): Verilog HDL assignment warning at show_score.v(55): truncated value with size 32 to match size of target (15)
Warning (10030): Net "next" at show_score.v(21) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "next_sp" at show_score.v(22) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "game_display" for hierarchy "game_display:game_display"
Info (12128): Elaborating entity "show_next" for hierarchy "show_next:show_next"
Warning (10036): Verilog HDL or VHDL warning at show_next.v(11): object "addra" assigned a value but never read
Warning (10858): Verilog HDL warning at show_next.v(12): object next used but never assigned
Warning (10230): Verilog HDL assignment warning at show_next.v(25): truncated value with size 32 to match size of target (13)
Warning (10030): Net "next" at show_next.v(12) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "vga_select_module" for hierarchy "vga_select_module:vga_select_module"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "vga_select_module:vga_select_module|vsync_out_r" is converted into an equivalent circuit using register "vga_select_module:vga_select_module|vsync_out_r~_emulated" and latch "vga_select_module:vga_select_module|vsync_out_r~1"
    Warning (13310): Register "vga_select_module:vga_select_module|hsync_out_r" is converted into an equivalent circuit using register "vga_select_module:vga_select_module|hsync_out_r~_emulated" and latch "vga_select_module:vga_select_module|hsync_out_r~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_PSVAE_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 70 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_DATA"
    Warning (15610): No output dependent on input pin "KEY_CLK"
Info (21057): Implemented 9022 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 8984 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4753 megabytes
    Info: Processing ended: Tue Nov 19 13:22:20 2024
    Info: Elapsed time: 00:03:25
    Info: Total CPU time (on all processors): 00:02:12


