Analysis & Synthesis report for cpu_001
Sat Jul 17 09:56:47 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CPU_top|bufferedUART:acia|txState
 11. State Machine - |CPU_top|bufferedUART:acia|rxState
 12. State Machine - |CPU_top|ANSIDisplayVGA:vdu|dispState
 13. State Machine - |CPU_top|ANSIDisplayVGA:vdu|escState
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for cpu_001:CPU
 22. Source assignments for cpu_001:CPU|Shifter:Shifter
 23. Source assignments for cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dft3:auto_generated
 24. Source assignments for cpu_001:CPU|ALU_Unit:ALU_Unit
 25. Source assignments for ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_grt3:auto_generated
 26. Source assignments for ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
 27. Source assignments for BaudRate6850:BaudRateGen
 28. Source assignments for bufferedUART:acia|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 29. Source assignments for cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated
 30. Parameter Settings for User Entity Instance: cpu_001:CPU
 31. Parameter Settings for User Entity Instance: cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo
 32. Parameter Settings for User Entity Instance: cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: ANSIDisplayVGA:vdu
 34. Parameter Settings for User Entity Instance: ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: BaudRate6850:BaudRateGen
 37. Parameter Settings for Inferred Entity Instance: bufferedUART:acia|altsyncram:rxBuffer_rtl_0
 38. Parameter Settings for Inferred Entity Instance: cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0
 39. Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:vdu|lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:vdu|lpm_divide:Mod1
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "SlowClock:slowClock"
 43. Port Connectivity Checks: "gpio:gpio"
 44. Port Connectivity Checks: "bufferedUART:acia"
 45. Port Connectivity Checks: "ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 46. Port Connectivity Checks: "ANSIDisplayVGA:vdu"
 47. Port Connectivity Checks: "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 17 09:56:47 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; cpu_001                                     ;
; Top-level Entity Name              ; CPU_top                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,831                                       ;
;     Total combinational functions  ; 1,667                                       ;
;     Dedicated logic registers      ; 542                                         ;
; Total registers                    ; 542                                         ;
; Total pins                         ; 133                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 33,040                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; CPU_top            ; cpu_001            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+----------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                ; Library ;
+----------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd ;         ;
; Peripherals/UART/bufferedUART.vhd                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/UART/bufferedUART.vhd                              ;         ;
; Peripherals/UART/BaudRate6850.vhd                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/UART/BaudRate6850.vhd                              ;         ;
; Peripherals/SlowClock.vhd                                      ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SlowClock.vhd                                      ;         ;
; Peripherals/IOP16_Timer_Unit/TimerUnit.vhd                     ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/IOP16_Timer_Unit/TimerUnit.vhd                     ;         ;
; Peripherals/ANSIDisplay/SansBoldRomReduced.vhd                 ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRomReduced.vhd                 ;         ;
; Peripherals/ANSIDisplay/SansBoldRom.vhd                        ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRom.vhd                        ;         ;
; Peripherals/ANSIDisplay/DisplayRam2K.vhd                       ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam2K.vhd                       ;         ;
; Peripherals/ANSIDisplay/DisplayRam1K.vhd                       ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam1K.vhd                       ;         ;
; Peripherals/ANSIDisplay/CGABoldRomReduced.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/CGABoldRomReduced.vhd                  ;         ;
; Peripherals/ANSIDisplay/CGABoldRom.vhd                         ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/CGABoldRom.vhd                         ;         ;
; Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd                     ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd                     ;         ;
; Peripherals/GPIO/gpio.vhd                                      ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/GPIO/gpio.vhd                                      ;         ;
; Debounce.vhd                                                   ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Debounce.vhd                                                   ;         ;
; lifo.vhd                                                       ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd                                                       ;         ;
; cpu_001.vhd                                                    ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd                                                    ;         ;
; ProgramCounter.vhd                                             ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd                                             ;         ;
; RegisterFile.vhd                                               ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd                                               ;         ;
; GreyCode.vhd                                                   ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd                                                   ;         ;
; ALU.vhd                                                        ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd                                                        ;         ;
; CPU_top.vhd                                                    ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd                                                    ;         ;
; Shifter.vhd                                                    ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd                                                    ;         ;
; IOP_ROM.vhd                                                    ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/IOP_ROM.vhd                                                    ;         ;
; cpu_001_Pkg.vhd                                                ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001_Pkg.vhd                                                ;         ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;         ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;         ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;         ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;         ;
; aglobal201.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                       ;         ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;         ;
; altrom.inc                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                           ;         ;
; altram.inc                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                           ;         ;
; altdpram.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;         ;
; db/altsyncram_dft3.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_dft3.tdf                                         ;         ;
; cpu_code/part9-1_test1.mif                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_code/part9-1_test1.mif                                     ;         ;
; db/altsyncram_grt3.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_grt3.tdf                                         ;         ;
; peripherals/ansidisplay/sansfontboldreduced.hex                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/peripherals/ansidisplay/sansfontboldreduced.hex                ;         ;
; db/altsyncram_ldr3.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ldr3.tdf                                         ;         ;
; db/altsyncram_3ce1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_3ce1.tdf                                         ;         ;
; db/altsyncram_2pd1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_2pd1.tdf                                         ;         ;
; lpm_divide.tdf                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                       ;         ;
; abs_divider.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                      ;         ;
; sign_div_unsign.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                  ;         ;
; db/lpm_divide_icm.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/lpm_divide_icm.tdf                                          ;         ;
; db/sign_div_unsign_7nh.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/sign_div_unsign_7nh.tdf                                     ;         ;
; db/alt_u_div_2af.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/alt_u_div_2af.tdf                                           ;         ;
; db/add_sub_7pc.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/add_sub_7pc.tdf                                             ;         ;
; db/add_sub_8pc.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/add_sub_8pc.tdf                                             ;         ;
+----------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,831         ;
;                                             ;               ;
; Total combinational functions               ; 1667          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 760           ;
;     -- 3 input functions                    ; 397           ;
;     -- <=2 input functions                  ; 510           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1306          ;
;     -- arithmetic mode                      ; 361           ;
;                                             ;               ;
; Total registers                             ; 542           ;
;     -- Dedicated logic registers            ; 542           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 133           ;
; Total memory bits                           ; 33040         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; i_clock~input ;
; Maximum fan-out                             ; 551           ;
; Total fan-out                               ; 7828          ;
; Average fan-out                             ; 3.04          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name         ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |CPU_top                                               ; 1667 (37)           ; 542 (29)                  ; 33040       ; 0            ; 0       ; 0         ; 133  ; 0            ; |CPU_top                                                                                                                                  ; CPU_top             ; work         ;
;    |ANSIDisplayVGA:vdu|                                ; 957 (779)           ; 203 (203)                 ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu                                                                                                               ; ANSIDisplayVGA      ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                           ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                           ; altsyncram          ; work         ;
;             |altsyncram_ldr3:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated            ; altsyncram_ldr3     ; work         ;
;       |SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom                                                                ; SansBoldRomReduced  ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;             |altsyncram_grt3:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_grt3:auto_generated ; altsyncram_grt3     ; work         ;
;       |lpm_divide:Mod0|                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|lpm_divide:Mod0                                                                                               ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                 ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|              ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                     ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|                 ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider               ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod1|                                ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|lpm_divide:Mod1                                                                                               ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|               ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                 ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|              ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                     ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|                 ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|ANSIDisplayVGA:vdu|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider               ; alt_u_div_2af       ; work         ;
;    |BaudRate6850:BaudRateGen|                          ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|BaudRate6850:BaudRateGen                                                                                                         ; BaudRate6850        ; work         ;
;    |Debouncer:debounceReset|                           ; 28 (28)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|Debouncer:debounceReset                                                                                                          ; Debouncer           ; work         ;
;    |Loadable_7SD_3LED:sevSeg|                          ; 43 (43)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|Loadable_7SD_3LED:sevSeg                                                                                                         ; Loadable_7SD_3LED   ; work         ;
;    |TimerUnit:timerUnit|                               ; 81 (81)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|TimerUnit:timerUnit                                                                                                              ; TimerUnit           ; work         ;
;    |bufferedUART:acia|                                 ; 128 (128)           ; 93 (93)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|bufferedUART:acia                                                                                                                ; bufferedUART        ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|bufferedUART:acia|altsyncram:rxBuffer_rtl_0                                                                                      ; altsyncram          ; work         ;
;          |altsyncram_3ce1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|bufferedUART:acia|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                       ; altsyncram_3ce1     ; work         ;
;    |cpu_001:CPU|                                       ; 357 (155)           ; 80 (0)                    ; 8336        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU                                                                                                                      ; cpu_001             ; work         ;
;       |ALU_Unit:ALU_Unit|                              ; 77 (77)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit                                                                                                    ; ALU_Unit            ; work         ;
;       |GreyCode:GreyCodeCounter|                       ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|GreyCode:GreyCodeCounter                                                                                             ; GreyCode            ; work         ;
;       |IOP_ROM:\GEN_512W_INST_ROM:IopRom|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom                                                                                    ; IOP_ROM             ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component                                                    ; altsyncram          ; work         ;
;             |altsyncram_dft3:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dft3:auto_generated                     ; altsyncram_dft3     ; work         ;
;       |ProgramCounter:progCtr|                         ; 28 (28)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|ProgramCounter:progCtr                                                                                               ; ProgramCounter      ; work         ;
;       |RegisterFile:RegFile|                           ; 59 (59)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|RegisterFile:RegFile                                                                                                 ; RegisterFile        ; work         ;
;       |Shifter:Shifter|                                ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|Shifter:Shifter                                                                                                      ; Shifter             ; work         ;
;       |lifo:\GEN_STACK_DEEPER:lifo|                    ; 13 (13)             ; 4 (4)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo                                                                                          ; lifo                ; work         ;
;          |altsyncram:r_mem_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0                                                                   ; altsyncram          ; work         ;
;             |altsyncram_2pd1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated                                    ; altsyncram_2pd1     ; work         ;
;    |gpio:gpio|                                         ; 22 (22)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_top|gpio:gpio                                                                                                                        ; gpio                ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; Name                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+
; ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                              ;
; ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_grt3:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; ./Peripherals/ANSIDisplay/SansFontBoldReduced.HEX ;
; bufferedUART:acia|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                              ;
; cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dft3:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192  ; ../CPU_Code/Part9-1_Test1.mif                     ;
; cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192   ; None                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |CPU_top|cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom ; IOP_ROM.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |CPU_top|bufferedUART:acia|txState                 ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |CPU_top|bufferedUART:acia|rxState                 ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_top|ANSIDisplayVGA:vdu|dispState                                                                                                                                                                                                                                                                                  ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_top|ANSIDisplayVGA:vdu|escState                                                                                                ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; BaudRate6850:BaudRateGen|o_serialEn      ; yes                                                              ; yes                                        ;
; Total number of protected registers is 1 ;                                                                  ;                                            ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; Loadable_7SD_3LED:sevSeg|w_LED_BCD[0]              ; Loadable_7SD_3LED:sevSeg|Mux12 ; yes                    ;
; Loadable_7SD_3LED:sevSeg|w_LED_BCD[1]              ; Loadable_7SD_3LED:sevSeg|Mux12 ; yes                    ;
; Loadable_7SD_3LED:sevSeg|w_LED_BCD[2]              ; Loadable_7SD_3LED:sevSeg|Mux12 ; yes                    ;
; Loadable_7SD_3LED:sevSeg|w_LED_BCD[3]              ; Loadable_7SD_3LED:sevSeg|Mux12 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+-----------------------------------------------------+-------------------------------------------------------+
; Register name                                       ; Reason for Removal                                    ;
+-----------------------------------------------------+-------------------------------------------------------+
; ANSIDisplayVGA:vdu|dataOut[0,2..6]                  ; Stuck at GND due to stuck port data_in                ;
; ANSIDisplayVGA:vdu|startAddr[1..3]                  ; Merged with ANSIDisplayVGA:vdu|startAddr[0]           ;
; Debouncer:debounceReset|w_dig_counter[0]            ; Merged with BaudRate6850:BaudRateGen|w_serialCount[4] ;
; ANSIDisplayVGA:vdu|pixelClockCount[1..3]            ; Stuck at GND due to stuck port data_in                ;
; ANSIDisplayVGA:vdu|escState.none                    ; Lost fanout                                           ;
; ANSIDisplayVGA:vdu|escState.processingParams        ; Lost fanout                                           ;
; ANSIDisplayVGA:vdu|startAddr[0]                     ; Stuck at GND due to stuck port data_in                ;
; cpu_001:CPU|ProgramCounter:progCtr|w_progCtr[9..11] ; Lost fanout                                           ;
; Total Number of Removed Registers = 19              ;                                                       ;
+-----------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 542   ;
; Number of registers using Synchronous Clear  ; 163   ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 379   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Debouncer:debounceReset|o_PinOut       ; 111     ;
; ANSIDisplayVGA:vdu|cursorOn            ; 1       ;
; ANSIDisplayVGA:vdu|dispAttWRData[3]    ; 13      ;
; ANSIDisplayVGA:vdu|dispAttWRData[0]    ; 5       ;
; ANSIDisplayVGA:vdu|dispAttWRData[2]    ; 5       ;
; ANSIDisplayVGA:vdu|dispAttWRData[1]    ; 5       ;
; ANSIDisplayVGA:vdu|attBold             ; 5       ;
; bufferedUART:acia|rxdFiltered          ; 5       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                       ;
+-------------------------------------------------------+-----------------------------------------------------+------+
; Register Name                                         ; Megafunction                                        ; Type ;
+-------------------------------------------------------+-----------------------------------------------------+------+
; cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|o_data[0..11] ; cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0 ; RAM  ;
+-------------------------------------------------------+-----------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|charVert[1]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|param4[2]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|charHoriz[4]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|pixelCount[1]                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CPU_top|bufferedUART:acia|dataOut[3]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CPU_top|bufferedUART:acia|dataOut[1]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|pixelClockCount[3]                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|param1[2]                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|param2[1]                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|param3[6]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPU_top|cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|charScanLine[0]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CPU_top|TimerUnit:timerUnit|w_countSecs[7]                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CPU_top|bufferedUART:acia|rxClockCount[0]                     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |CPU_top|cpu_001:CPU|ProgramCounter:progCtr|w_progCtr[4]       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |CPU_top|TimerUnit:timerUnit|w_countmSecs[2]                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |CPU_top|TimerUnit:timerUnit|w_countuSecs[0]                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |CPU_top|TimerUnit:timerUnit|prescalerUSec[1]                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPU_top|bufferedUART:acia|rxBitCount[1]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CPU_top|bufferedUART:acia|txBitCount[2]                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |CPU_top|bufferedUART:acia|txBuffer[3]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|dispCharWRData[5]                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |CPU_top|bufferedUART:acia|txClockCount[0]                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|videoB1                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|startAddr[10]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|videoG0                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|paramCount[0]                      ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|cursorHorizRestore[0]              ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|cursorVertRestore[4]               ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|cursorHoriz[4]                     ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |CPU_top|ANSIDisplayVGA:vdu|cursorVert[2]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU_top|Loadable_7SD_3LED:sevSeg|Mux14                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |CPU_top|ANSIDisplayVGA:vdu|paramCount                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CPU_top|ANSIDisplayVGA:vdu|dispState                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |CPU_top|cpu_001:CPU|Shifter:Shifter|o_DataOut                 ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CPU_top|cpu_001:CPU|RegisterFile:RegFile|o_RegFData[1]        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit|o_ALU_Out               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |CPU_top|ANSIDisplayVGA:vdu|escState.waitForLeftBracket        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CPU_top|ANSIDisplayVGA:vdu|escState.none                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CPU_top|bufferedUART:acia|txState.idle                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CPU_top|bufferedUART:acia|rxState.dataBit                     ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |CPU_top|ANSIDisplayVGA:vdu|dispState                          ;
; 20:1               ; 3 bits    ; 39 LEs        ; 27 LEs               ; 12 LEs                 ; No         ; |CPU_top|cpu_001:CPU|w_regFIn[6]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for cpu_001:CPU                          ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; OP_IOR        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; OP_IOR        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[0]  ;
+------------------------------+-------+------+---------------+


+--------------------------------------------------------------------+
; Source assignments for cpu_001:CPU|Shifter:Shifter                 ;
+------------------------------+-------+------+----------------------+
; Assignment                   ; Value ; From ; To                   ;
+------------------------------+-------+------+----------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_SRI~buf0        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_SRI~buf0        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_Shift0Rot1~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_Shift0Rot1~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ShiftL0R1~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ShiftL0R1~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ShiftCount[2]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ShiftCount[2]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ShiftCount[1]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ShiftCount[1]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ShiftCount[0]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ShiftCount[0]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[7]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[7]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[6]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[6]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[5]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[5]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[4]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[4]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[3]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[3]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[2]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[2]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[1]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[1]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[0]~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[0]~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[7]~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[7]~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[6]~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[6]~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[5]~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[5]~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[4]~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[4]~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[3]~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[3]~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[2]~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[2]~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[1]~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[1]~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[0]~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[0]~buf0    ;
+------------------------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dft3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for cpu_001:CPU|ALU_Unit:ALU_Unit             ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[7]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[7]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[6]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[6]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[5]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[5]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[4]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[4]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[3]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[3]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[2]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[2]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[1]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[1]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[0]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[0]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[7]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[7]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[6]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[6]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[5]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[5]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[4]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[4]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[3]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[3]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[2]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[2]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[1]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[1]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[0]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[0]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_ADI~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_ADI~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_CMP~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_CMP~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_ARI~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_ARI~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_ORI~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_ORI~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_XRI~buf0      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_XRI~buf0      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_Zero             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_Zero             ;
+------------------------------+-------+------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_grt3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for BaudRate6850:BaudRateGen    ;
+-------------------+-------+------+-----------------+
; Assignment        ; Value ; From ; To              ;
+-------------------+-------+------+-----------------+
; PRESERVE_REGISTER ; on    ; -    ; o_serialEn~reg0 ;
+-------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:acia|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_001:CPU ;
+--------------------+-------+-----------------------------+
; Parameter Name     ; Value ; Type                        ;
+--------------------+-------+-----------------------------+
; inst_rom_size_pass ; 512   ; Signed Integer              ;
; stack_depth_pass   ; 4     ; Signed Integer              ;
+--------------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_index_width  ; 4     ; Signed Integer                                              ;
; g_data_width   ; 12    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                  ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                               ;
; WIDTH_A                            ; 16                            ; Signed Integer                                        ;
; WIDTHAD_A                          ; 9                             ; Signed Integer                                        ;
; NUMWORDS_A                         ; 512                           ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                               ;
; WIDTH_B                            ; 1                             ; Signed Integer                                        ;
; WIDTHAD_B                          ; 1                             ; Signed Integer                                        ;
; NUMWORDS_B                         ; 0                             ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                               ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                               ;
; INIT_FILE                          ; ../CPU_Code/Part9-1_Test1.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                             ; Signed Integer                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_dft3               ; Untyped                                               ;
+------------------------------------+-------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:vdu ;
+----------------------+----------+-------------------------------+
; Parameter Name       ; Value    ; Type                          ;
+----------------------+----------+-------------------------------+
; extended_charset     ; 0        ; Signed Integer                ;
; colour_atts_enabled  ; 0        ; Signed Integer                ;
; vert_chars           ; 25       ; Signed Integer                ;
; horiz_chars          ; 80       ; Signed Integer                ;
; clocks_per_scanline  ; 1600     ; Signed Integer                ;
; display_top_scanline ; 75       ; Signed Integer                ;
; display_left_clock   ; 288      ; Signed Integer                ;
; vert_scanlines       ; 525      ; Signed Integer                ;
; vsync_scanlines      ; 2        ; Signed Integer                ;
; hsync_clocks         ; 192      ; Signed Integer                ;
; vert_pixel_scanlines ; 2        ; Signed Integer                ;
; clocks_per_pixel     ; 2        ; Signed Integer                ;
; h_sync_active        ; '0'      ; Enumerated                    ;
; v_sync_active        ; '0'      ; Enumerated                    ;
; default_att          ; 00001111 ; Unsigned Binary               ;
; ansi_default_att     ; 00000111 ; Unsigned Binary               ;
; sans_serif_font      ; 1        ; Signed Integer                ;
+----------------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                                  ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                                               ;
; WIDTH_A                            ; 8                                                 ; Signed Integer                                        ;
; WIDTHAD_A                          ; 10                                                ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1024                                              ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                               ;
; WIDTH_B                            ; 1                                                 ; Signed Integer                                        ;
; WIDTHAD_B                          ; 1                                                 ; Signed Integer                                        ;
; NUMWORDS_B                         ; 0                                                 ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                 ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                               ;
; INIT_FILE                          ; ./Peripherals/ANSIDisplay/SansFontBoldReduced.HEX ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                            ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                            ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Signed Integer                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_grt3                                   ; Untyped                                               ;
+------------------------------------+---------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                  ;
+------------------------------------+------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                               ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                               ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_ldr3        ; Untyped                                                               ;
+------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BaudRate6850:BaudRateGen ;
+----------------+--------+---------------------------------------------+
; Parameter Name ; Value  ; Type                                        ;
+----------------+--------+---------------------------------------------+
; baud_rate      ; 115200 ; Signed Integer                              ;
+----------------+--------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:acia|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 12                   ; Untyped                                             ;
; WIDTHAD_A                          ; 4                    ; Untyped                                             ;
; NUMWORDS_A                         ; 16                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 12                   ; Untyped                                             ;
; WIDTHAD_B                          ; 4                    ; Untyped                                             ;
; NUMWORDS_B                         ; 16                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_2pd1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:vdu|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                   ;
; LPM_WIDTHD             ; 13             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ANSIDisplayVGA:vdu|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                   ;
; LPM_WIDTHD             ; 13             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                 ;
; Entity Instance                           ; cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                ;
;     -- NUMWORDS_A                         ; 512                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 2048                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 2048                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; bufferedUART:acia|altsyncram:rxBuffer_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 16                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 12                                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 12                                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SlowClock:slowClock"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_slowclock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio:gpio"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hold      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dat0_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dat0_oe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dat2_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dat2_oe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:acia"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam"                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ANSIDisplayVGA:vdu"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; n_int     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_hactive ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo"                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 133                         ;
; cycloneiii_ff         ; 542                         ;
;     CLR               ; 43                          ;
;     ENA               ; 217                         ;
;     ENA CLR           ; 37                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 80                          ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 3                           ;
;     SCLR              ; 41                          ;
;     SLD               ; 8                           ;
;     plain             ; 71                          ;
; cycloneiii_io_obuf    ; 52                          ;
; cycloneiii_lcell_comb ; 1670                        ;
;     arith             ; 361                         ;
;         2 data inputs ; 224                         ;
;         3 data inputs ; 137                         ;
;     normal            ; 1309                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 78                          ;
;         2 data inputs ; 194                         ;
;         3 data inputs ; 260                         ;
;         4 data inputs ; 760                         ;
; cycloneiii_ram_block  ; 49                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 5.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 17 09:56:24 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_001 -c cpu_001
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/sevensegs/seven_seg_3_digits/loadable_7sd_3led.vhd
    Info (12022): Found design unit 1: Loadable_7SD_3LED-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 25
    Info (12023): Found entity 1: Loadable_7SD_3LED File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/UART/bufferedUART.vhd Line: 61
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/UART/bufferedUART.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/uart/baudrate6850.vhd
    Info (12022): Found design unit 1: BaudRate6850-BaudRate6850_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/UART/BaudRate6850.vhd Line: 33
    Info (12023): Found entity 1: BaudRate6850 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/UART/BaudRate6850.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/slowclock.vhd
    Info (12022): Found design unit 1: SlowClock-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SlowClock.vhd Line: 17
    Info (12023): Found entity 1: SlowClock File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SlowClock.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/iop16_timer_unit/timerunit.vhd
    Info (12022): Found design unit 1: TimerUnit-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/IOP16_Timer_Unit/TimerUnit.vhd Line: 35
    Info (12023): Found entity 1: TimerUnit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/IOP16_Timer_Unit/TimerUnit.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/ansidisplay/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRomReduced.vhd Line: 53
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRomReduced.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/ansidisplay/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRom.vhd Line: 53
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/ansidisplay/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/ansidisplay/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/ansidisplay/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/CGABoldRomReduced.vhd Line: 53
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/CGABoldRomReduced.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/ansidisplay/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/CGABoldRom.vhd Line: 53
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/CGABoldRom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/ansidisplay/ansidisplayvga.vhd
    Info (12022): Found design unit 1: ANSIDisplayVGA-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 92
    Info (12023): Found entity 1: ANSIDisplayVGA File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file peripherals/gpio/gpio.vhd
    Info (12022): Found design unit 1: gpio-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/GPIO/gpio.vhd Line: 88
    Info (12023): Found entity 1: gpio File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/GPIO/gpio.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Debounce.vhd Line: 21
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Debounce.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file lifo.vhd
    Info (12022): Found design unit 1: lifo-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd Line: 49
    Info (12023): Found entity 1: lifo File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file cpu_001.vhd
    Info (12022): Found design unit 1: cpu_001-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 40
    Info (12023): Found entity 1: cpu_001 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd Line: 25
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd Line: 19
    Info (12023): Found entity 1: RegisterFile File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file greycode.vhd
    Info (12022): Found design unit 1: GreyCode-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd Line: 17
    Info (12023): Found entity 1: GreyCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU_Unit-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 27
    Info (12023): Found entity 1: ALU_Unit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file cpu_top.vhd
    Info (12022): Found design unit 1: CPU_top-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 80
    Info (12023): Found entity 1: CPU_top File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: Shifter-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 30
    Info (12023): Found entity 1: Shifter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file iop_rom.vhd
    Info (12022): Found design unit 1: iop_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/IOP_ROM.vhd Line: 53
    Info (12023): Found entity 1: IOP_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/IOP_ROM.vhd Line: 43
Info (12021): Found 1 design units, including 0 entities, in source file cpu_001_pkg.vhd
    Info (12022): Found design unit 1: cpu_001_Pkg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001_Pkg.vhd Line: 5
Info (12127): Elaborating entity "CPU_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(49): used explicit default value for signal "DRAM_CS_N" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 49
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(50): used explicit default value for signal "DRAM_CLK" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 50
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(51): used explicit default value for signal "DRAM_CKE" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(52): used explicit default value for signal "DRAM_CAS_N" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(53): used explicit default value for signal "DRAM_RAS_N" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(54): used explicit default value for signal "DRAM_WE_N" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(55): used explicit default value for signal "DRAM_UDQM" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(56): used explicit default value for signal "DRAM_LDQM" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(57): used explicit default value for signal "DRAM_BA" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(58): used explicit default value for signal "DRAM_ADDR" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(69): used explicit default value for signal "e_mdc" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(70): used explicit default value for signal "e_gtxc" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(71): used explicit default value for signal "e_reset" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 71
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(72): used explicit default value for signal "e_txen" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(73): used explicit default value for signal "e_txer" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at CPU_top.vhd(74): used explicit default value for signal "e_txd" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
Warning (10541): VHDL Signal Declaration warning at CPU_top.vhd(120): used implicit default value for signal "w_dat0_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at CPU_top.vhd(121): object "w_dat0_o" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at CPU_top.vhd(122): object "w_n_dat0_oe" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 122
Warning (10541): VHDL Signal Declaration warning at CPU_top.vhd(123): used implicit default value for signal "w_dat2_i" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at CPU_top.vhd(124): object "w_dat2_o" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at CPU_top.vhd(125): object "w_n_dat2_oe" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at CPU_top.vhd(129): object "w_slowPulse" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 129
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:debounceReset" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 141
Info (12128): Elaborating entity "cpu_001" for hierarchy "cpu_001:CPU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 151
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "cpu_001:CPU|ProgramCounter:progCtr" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 145
Info (12128): Elaborating entity "lifo" for hierarchy "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 185
Info (12128): Elaborating entity "RegisterFile" for hierarchy "cpu_001:CPU|RegisterFile:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 208
Info (12128): Elaborating entity "Shifter" for hierarchy "cpu_001:CPU|Shifter:Shifter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 234
Info (12128): Elaborating entity "IOP_ROM" for hierarchy "cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 263
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/IOP_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/IOP_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/IOP_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CPU_Code/Part9-1_Test1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dft3.tdf
    Info (12023): Found entity 1: altsyncram_dft3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_dft3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dft3" for hierarchy "cpu_001:CPU|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dft3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "GreyCode" for hierarchy "cpu_001:CPU|GreyCode:GreyCodeCounter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 308
Info (12128): Elaborating entity "ALU_Unit" for hierarchy "cpu_001:CPU|ALU_Unit:ALU_Unit" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 317
Info (12128): Elaborating entity "Loadable_7SD_3LED" for hierarchy "Loadable_7SD_3LED:sevSeg" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 208
Warning (10631): VHDL Process Statement warning at Loadable_7SD_3LED.vhd(69): inferring latch(es) for signal or variable "w_LED_BCD", which holds its previous value in one or more paths through the process File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
Info (10041): Inferred latch for "w_LED_BCD[0]" at Loadable_7SD_3LED.vhd(69) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
Info (10041): Inferred latch for "w_LED_BCD[1]" at Loadable_7SD_3LED.vhd(69) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
Info (10041): Inferred latch for "w_LED_BCD[2]" at Loadable_7SD_3LED.vhd(69) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
Info (10041): Inferred latch for "w_LED_BCD[3]" at Loadable_7SD_3LED.vhd(69) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
Info (12128): Elaborating entity "ANSIDisplayVGA" for hierarchy "ANSIDisplayVGA:vdu" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 232
Warning (10036): Verilog HDL or VHDL warning at ANSIDisplayVGA.vhd(112): object "func_reset" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 112
Warning (10541): VHDL Signal Declaration warning at ANSIDisplayVGA.vhd(158): used implicit default value for signal "dispAttRDData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 158
Info (12128): Elaborating entity "SansBoldRomReduced" for hierarchy "ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRomReduced.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRomReduced.vhd Line: 60
Info (12133): Instantiated megafunction "ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/SansBoldRomReduced.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./Peripherals/ANSIDisplay/SansFontBoldReduced.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_grt3.tdf
    Info (12023): Found entity 1: altsyncram_grt3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_grt3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_grt3" for hierarchy "ANSIDisplayVGA:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_grt3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam2K.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam2K.vhd Line: 67
Info (12133): Instantiated megafunction "ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/DisplayRam2K.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldr3.tdf
    Info (12023): Found entity 1: altsyncram_ldr3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ldr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ldr3" for hierarchy "ANSIDisplayVGA:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:acia" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 267
Info (12128): Elaborating entity "BaudRate6850" for hierarchy "BaudRate6850:BaudRateGen" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 284
Info (12128): Elaborating entity "TimerUnit" for hierarchy "TimerUnit:timerUnit" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 296
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:gpio" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 313
Info (12128): Elaborating entity "SlowClock" for hierarchy "SlowClock:slowClock" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 367
Warning (276027): Inferred dual-clock RAM node "bufferedUART:acia|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:acia|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ANSIDisplayVGA:vdu|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 329
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ANSIDisplayVGA:vdu|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 330
Info (12130): Elaborated megafunction instantiation "bufferedUART:acia|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:acia|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_3ce1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2pd1.tdf
    Info (12023): Found entity 1: altsyncram_2pd1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_2pd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ANSIDisplayVGA:vdu|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 329
Info (12133): Instantiated megafunction "ANSIDisplayVGA:vdu|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 329
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/add_sub_8pc.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "cpu_001:CPU|w_ProgCtr[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
        Warning (14320): Synthesized away node "cpu_001:CPU|w_ProgCtr[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
        Warning (14320): Synthesized away node "cpu_001:CPU|w_ProgCtr[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a9" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_2pd1.tdf Line: 310
        Warning (14320): Synthesized away node "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a10" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_2pd1.tdf Line: 340
        Warning (14320): Synthesized away node "cpu_001:CPU|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a11" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_2pd1.tdf Line: 370
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "o_LED" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 27
    Warning (13035): Inserted always-enabled tri-state buffer between "io_J12[3]" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13035): Inserted always-enabled tri-state buffer between "io_J12[4]" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13035): Inserted always-enabled tri-state buffer between "io_J12[5]" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13035): Inserted always-enabled tri-state buffer between "io_J12[6]" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13035): Inserted always-enabled tri-state buffer between "io_J12[7]" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13035): Inserted always-enabled tri-state buffer between "io_J12[8]" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13035): Inserted always-enabled tri-state buffer between "io_J12[9]" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13035): Inserted always-enabled tri-state buffer between "io_J12[10]" and its non-tri-state driver. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "io_J12[29]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[30]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[31]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[32]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[33]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[34]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[35]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[36]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[11]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[12]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[13]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[14]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[15]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[16]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[17]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[18]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[19]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[20]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[21]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[22]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[23]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[24]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[25]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[26]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[27]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "io_J12[28]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 41
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 59
    Warning (13040): bidirectional pin "e_mdio" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 75
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "o_LED" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 27
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "io_J12[3]" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "io_J12[4]" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "io_J12[5]" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "io_J12[6]" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "io_J12[7]" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "io_J12[8]" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "io_J12[9]" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "io_J12[10]" is moved to its source File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
Warning (13012): Latch Loadable_7SD_3LED:sevSeg|w_LED_BCD[0] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Loadable_7SD_3LED:sevSeg|w_refresh_counter[19] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 61
Warning (13012): Latch Loadable_7SD_3LED:sevSeg|w_LED_BCD[1] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Loadable_7SD_3LED:sevSeg|w_refresh_counter[19] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 61
Warning (13012): Latch Loadable_7SD_3LED:sevSeg|w_LED_BCD[2] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Loadable_7SD_3LED:sevSeg|w_refresh_counter[19] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 61
Warning (13012): Latch Loadable_7SD_3LED:sevSeg|w_LED_BCD[3] has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 69
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Loadable_7SD_3LED:sevSeg|w_refresh_counter[19] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/SevenSegs/Seven_Seg_3_Digits/Loadable_7SD_3LED.vhd Line: 61
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Peripherals/ANSIDisplay/ANSIDisplayVGA.vhd Line: 540
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "o_LED~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 27
    Warning (13010): Node "io_J12[3]~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13010): Node "io_J12[4]~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13010): Node "io_J12[5]~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13010): Node "io_J12[6]~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13010): Node "io_J12[7]~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13010): Node "io_J12[8]~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13010): Node "io_J12[9]~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
    Warning (13010): Node "io_J12[10]~synth" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 191
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_SMG_Data[7]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 30
    Warning (13410): Pin "DRAM_CS_N" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 49
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 50
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 51
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 52
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 53
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 54
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 55
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 56
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 57
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 57
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 58
    Warning (13410): Pin "e_mdc" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 69
    Warning (13410): Pin "e_gtxc" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 70
    Warning (13410): Pin "e_reset" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 71
    Warning (13410): Pin "e_txen" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 72
    Warning (13410): Pin "e_txer" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 73
    Warning (13410): Pin "e_txd[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
    Warning (13410): Pin "e_txd[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
    Warning (13410): Pin "e_txd[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
    Warning (13410): Pin "e_txd[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
    Warning (13410): Pin "e_txd[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
    Warning (13410): Pin "e_txd[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
    Warning (13410): Pin "e_txd[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
    Warning (13410): Pin "e_txd[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 74
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "cpu_001:CPU|w_romData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|w_romData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 60
    Info (17048): Logic cell "cpu_001:CPU|ALU_Unit:ALU_Unit|i_ALU_B_In[4]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "cpu_001:CPU|ALU_Unit:ALU_Unit|i_ALU_B_In[3]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "cpu_001:CPU|ALU_Unit:ALU_Unit|i_ALU_B_In[2]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "cpu_001:CPU|ALU_Unit:ALU_Unit|i_ALU_B_In[1]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "cpu_001:CPU|ALU_Unit:ALU_Unit|i_ALU_B_In[0]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "cpu_001:CPU|Shifter:Shifter|i_ShiftL0R1~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 22
    Info (17048): Logic cell "cpu_001:CPU|Shifter:Shifter|i_ShiftCount[0]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 23
    Info (17048): Logic cell "cpu_001:CPU|Shifter:Shifter|i_ShiftCount[2]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 23
    Info (17048): Logic cell "cpu_001:CPU|Shifter:Shifter|i_ShiftCount[1]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 23
    Info (17048): Logic cell "cpu_001:CPU|w_ProgCtr[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Info (17048): Logic cell "cpu_001:CPU|w_ProgCtr[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Info (17048): Logic cell "cpu_001:CPU|w_ProgCtr[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Info (17048): Logic cell "cpu_001:CPU|w_ProgCtr[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Info (17048): Logic cell "cpu_001:CPU|w_ProgCtr[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Info (17048): Logic cell "cpu_001:CPU|w_ProgCtr[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Info (17048): Logic cell "cpu_001:CPU|w_ProgCtr[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Info (17048): Logic cell "cpu_001:CPU|w_ProgCtr[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 45
    Info (17048): Logic cell "cpu_001:CPU|Shifter:Shifter|i_Shift0Rot1~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 21
    Info (17048): Logic cell "cpu_001:CPU|ALU_Unit:ALU_Unit|i_ALU_B_In[5]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "cpu_001:CPU|ALU_Unit:ALU_Unit|i_ALU_B_In[6]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "cpu_001:CPU|ALU_Unit:ALU_Unit|i_ALU_B_In[7]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "e_rxc" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 63
    Warning (15610): No output dependent on input pin "e_rxdv" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 64
    Warning (15610): No output dependent on input pin "e_rxer" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 65
    Warning (15610): No output dependent on input pin "e_rxd[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 66
    Warning (15610): No output dependent on input pin "e_rxd[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 66
    Warning (15610): No output dependent on input pin "e_rxd[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 66
    Warning (15610): No output dependent on input pin "e_rxd[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 66
    Warning (15610): No output dependent on input pin "e_rxd[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 66
    Warning (15610): No output dependent on input pin "e_rxd[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 66
    Warning (15610): No output dependent on input pin "e_rxd[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 66
    Warning (15610): No output dependent on input pin "e_rxd[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 66
    Warning (15610): No output dependent on input pin "e_txc" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd Line: 67
Info (21057): Implemented 2035 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 1853 logic cells
    Info (21064): Implemented 49 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Sat Jul 17 09:56:47 2021
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:44


