{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522901955356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522901955378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 04 23:19:14 2018 " "Processing started: Wed Apr 04 23:19:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522901955378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522901955378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522901955378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522901957269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522901957269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "Sources/SignExtend.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/SignExtend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902005651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902005651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "Sources/ShiftLeft2.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ShiftLeft2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902005698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902005698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Sources/RegisterFile.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/RegisterFile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902005750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902005750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Sources/Register.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "Sources/PC_Register.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/muxregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/muxregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "Sources/MUXRegisterFile.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MUXRegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "Sources/Multiplexer2to1.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Multiplexer2to1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "Sources/MIPS_Processor_TB.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file sources/definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/decoderregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/decoderregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegisterFile " "Found entity 1: DecoderRegisterFile" {  } { { "Sources/DecoderRegisterFile.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/DecoderRegisterFile.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Sources/DataMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/DataMemory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "Sources/ANDGate.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ANDGate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "Sources/ALUControl.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/adder32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/adder32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32bits " "Found entity 1: Adder32bits" {  } { { "Sources/Adder32bits.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Adder32bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522902006489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902006489 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg Control.v(68) " "Verilog HDL Implicit Net warning at Control.v(68): created implicit net for \"MemtoReg\"" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Control.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902006491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522902006731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "Sources/MIPS_Processor.v" "ControlUnit" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902006889 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemtoReg Control.v(68) " "Verilog HDL or VHDL warning at Control.v(68): object \"MemtoReg\" assigned a value but never read" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Control.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522902006890 "|MIPS_Processor|Control:ControlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemToReg Control.v(22) " "Output port \"MemToReg\" at Control.v(22) has no driver" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/Control.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522902006893 "|MIPS_Processor|Control:ControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:ProgramCounter " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:ProgramCounter\"" {  } { { "Sources/MIPS_Processor.v" "ProgramCounter" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:ROMProgramMemory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:ROMProgramMemory\"" {  } { { "Sources/MIPS_Processor.v" "ROMProgramMemory" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007083 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 31 ProgramMemory.v(34) " "Verilog HDL warning at ProgramMemory.v(34): number of words (1) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1522902007091 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramMemory.v(30) " "Net \"rom.data_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522902007133 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramMemory.v(30) " "Net \"rom.waddr_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522902007134 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramMemory.v(30) " "Net \"rom.we_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/ProgramMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522902007134 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32bits Adder32bits:PC_Puls_4 " "Elaborating entity \"Adder32bits\" for hierarchy \"Adder32bits:PC_Puls_4\"" {  } { { "Sources/MIPS_Processor.v" "PC_Puls_4" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForRTypeAndIType " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForRTypeAndIType\"" {  } { { "Sources/MIPS_Processor.v" "MUX_ForRTypeAndIType" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "Sources/MIPS_Processor.v" "Register_File" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderRegisterFile RegisterFile:Register_File\|DecoderRegisterFile:Decoder " "Elaborating entity \"DecoderRegisterFile\" for hierarchy \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\"" {  } { { "Sources/RegisterFile.v" "Decoder" { Text "C:/MIPS/MIPS_UniCiclo/Sources/RegisterFile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_Zero " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_Zero\"" {  } { { "Sources/RegisterFile.v" "Register_Zero" { Text "C:/MIPS/MIPS_UniCiclo/Sources/RegisterFile.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1\"" {  } { { "Sources/RegisterFile.v" "MUXRegister1" { Text "C:/MIPS/MIPS_UniCiclo/Sources/RegisterFile.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtendForConstants " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtendForConstants\"" {  } { { "Sources/MIPS_Processor.v" "SignExtendForConstants" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForReadDataAndInmediate " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForReadDataAndInmediate\"" {  } { { "Sources/MIPS_Processor.v" "MUX_ForReadDataAndInmediate" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ArithmeticLogicUnitControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ArithmeticLogicUnitControl\"" {  } { { "Sources/MIPS_Processor.v" "ArithmeticLogicUnitControl" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "Sources/MIPS_Processor.v" "ArithmeticLogicUnit" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902007977 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(61) " "Verilog HDL Always Construct warning at ALU.v(61): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522902007979 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(63) " "Verilog HDL Always Construct warning at ALU.v(63): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1522902007980 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 ALU.v(65) " "Verilog HDL assignment warning at ALU.v(65): truncated value with size 48 to match size of target (32)" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522902007980 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(71) " "Verilog HDL Case Statement warning at ALU.v(71): case item expression covers a value already covered by a previous case item" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/ALU.v" 71 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1522902007981 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMemoryUnit " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMemoryUnit\"" {  } { { "Sources/MIPS_Processor.v" "DataMemoryUnit" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902008106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "realAddress DataMemory.v(31) " "Verilog HDL or VHDL warning at DataMemory.v(31): object \"realAddress\" assigned a value but never read" {  } { { "Sources/DataMemory.v" "" { Text "C:/MIPS/MIPS_UniCiclo/Sources/DataMemory.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522902008109 "|MIPS_Processor|DataMemory:DataMemoryUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:ShifLeftSignExtend " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:ShifLeftSignExtend\"" {  } { { "Sources/MIPS_Processor.v" "ShifLeftSignExtend" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522902008119 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "BranchAdder Adder32Bits " "Node instance \"BranchAdder\" instantiates undefined entity \"Adder32Bits\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Sources/MIPS_Processor.v" "BranchAdder" { Text "C:/MIPS/MIPS_UniCiclo/Sources/MIPS_Processor.v" 259 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1522902008274 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522902008926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 04 23:20:08 2018 " "Processing ended: Wed Apr 04 23:20:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522902008926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522902008926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522902008926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522902008926 ""}
