
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011608  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000b038  080116c8  080116c8  000126c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c700  0801c700  0001e260  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801c700  0801c700  0001d700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c708  0801c708  0001e260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c708  0801c708  0001d708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c70c  0801c70c  0001d70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000260  20000000  0801c710  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          000013e4  20000260  0801c970  0001e260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001644  0801c970  0001e644  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001e260  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cb9c  00000000  00000000  0001e288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c80  00000000  00000000  0003ae24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a70  00000000  00000000  0003eaa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000156a  00000000  00000000  00040518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000205a3  00000000  00000000  00041a82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020bc3  00000000  00000000  00062025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbf3b  00000000  00000000  00082be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014eb23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000798c  00000000  00000000  0014eb68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  001564f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000260 	.word	0x20000260
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0801169c 	.word	0x0801169c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000264 	.word	0x20000264
 8000104:	0801169c 	.word	0x0801169c

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f002 fa09 	bl	8002868 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f002 f94d 	bl	8002700 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 f9fb 	bl	8002868 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 f9f1 	bl	8002868 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f977 	bl	8002788 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f002 f96d 	bl	8002788 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fd6b 	bl	8000fa0 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fcf3 	bl	8000ec0 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fd5d 	bl	8000fa0 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fd53 	bl	8000fa0 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fd01 	bl	8000f10 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fcf7 	bl	8000f10 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	0008      	movs	r0, r1
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	@ (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	@ (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f8da 	bl	8000718 <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			@ (mov r8, r8)

08000570 <__aeabi_lmul>:
 8000570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000572:	46ce      	mov	lr, r9
 8000574:	4699      	mov	r9, r3
 8000576:	0c03      	lsrs	r3, r0, #16
 8000578:	469c      	mov	ip, r3
 800057a:	0413      	lsls	r3, r2, #16
 800057c:	4647      	mov	r7, r8
 800057e:	0c1b      	lsrs	r3, r3, #16
 8000580:	001d      	movs	r5, r3
 8000582:	000e      	movs	r6, r1
 8000584:	4661      	mov	r1, ip
 8000586:	0404      	lsls	r4, r0, #16
 8000588:	0c24      	lsrs	r4, r4, #16
 800058a:	b580      	push	{r7, lr}
 800058c:	0007      	movs	r7, r0
 800058e:	0c10      	lsrs	r0, r2, #16
 8000590:	434b      	muls	r3, r1
 8000592:	4365      	muls	r5, r4
 8000594:	4341      	muls	r1, r0
 8000596:	4360      	muls	r0, r4
 8000598:	0c2c      	lsrs	r4, r5, #16
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	1824      	adds	r4, r4, r0
 800059e:	468c      	mov	ip, r1
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d903      	bls.n	80005ac <__aeabi_lmul+0x3c>
 80005a4:	2380      	movs	r3, #128	@ 0x80
 80005a6:	025b      	lsls	r3, r3, #9
 80005a8:	4698      	mov	r8, r3
 80005aa:	44c4      	add	ip, r8
 80005ac:	4649      	mov	r1, r9
 80005ae:	4379      	muls	r1, r7
 80005b0:	4356      	muls	r6, r2
 80005b2:	0c23      	lsrs	r3, r4, #16
 80005b4:	042d      	lsls	r5, r5, #16
 80005b6:	0c2d      	lsrs	r5, r5, #16
 80005b8:	1989      	adds	r1, r1, r6
 80005ba:	4463      	add	r3, ip
 80005bc:	0424      	lsls	r4, r4, #16
 80005be:	1960      	adds	r0, r4, r5
 80005c0:	18c9      	adds	r1, r1, r3
 80005c2:	bcc0      	pop	{r6, r7}
 80005c4:	46b9      	mov	r9, r7
 80005c6:	46b0      	mov	r8, r6
 80005c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ca:	46c0      	nop			@ (mov r8, r8)

080005cc <__aeabi_f2uiz>:
 80005cc:	219e      	movs	r1, #158	@ 0x9e
 80005ce:	b510      	push	{r4, lr}
 80005d0:	05c9      	lsls	r1, r1, #23
 80005d2:	1c04      	adds	r4, r0, #0
 80005d4:	f7ff ffa2 	bl	800051c <__aeabi_fcmpge>
 80005d8:	2800      	cmp	r0, #0
 80005da:	d103      	bne.n	80005e4 <__aeabi_f2uiz+0x18>
 80005dc:	1c20      	adds	r0, r4, #0
 80005de:	f001 f8fb 	bl	80017d8 <__aeabi_f2iz>
 80005e2:	bd10      	pop	{r4, pc}
 80005e4:	219e      	movs	r1, #158	@ 0x9e
 80005e6:	1c20      	adds	r0, r4, #0
 80005e8:	05c9      	lsls	r1, r1, #23
 80005ea:	f000 fe7b 	bl	80012e4 <__aeabi_fsub>
 80005ee:	f001 f8f3 	bl	80017d8 <__aeabi_f2iz>
 80005f2:	2380      	movs	r3, #128	@ 0x80
 80005f4:	061b      	lsls	r3, r3, #24
 80005f6:	469c      	mov	ip, r3
 80005f8:	4460      	add	r0, ip
 80005fa:	e7f2      	b.n	80005e2 <__aeabi_f2uiz+0x16>

080005fc <__aeabi_d2uiz>:
 80005fc:	b570      	push	{r4, r5, r6, lr}
 80005fe:	2200      	movs	r2, #0
 8000600:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <__aeabi_d2uiz+0x38>)
 8000602:	0004      	movs	r4, r0
 8000604:	000d      	movs	r5, r1
 8000606:	f7ff ff4f 	bl	80004a8 <__aeabi_dcmpge>
 800060a:	2800      	cmp	r0, #0
 800060c:	d104      	bne.n	8000618 <__aeabi_d2uiz+0x1c>
 800060e:	0020      	movs	r0, r4
 8000610:	0029      	movs	r1, r5
 8000612:	f003 f8a9 	bl	8003768 <__aeabi_d2iz>
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <__aeabi_d2uiz+0x38>)
 800061a:	2200      	movs	r2, #0
 800061c:	0020      	movs	r0, r4
 800061e:	0029      	movs	r1, r5
 8000620:	f002 fc76 	bl	8002f10 <__aeabi_dsub>
 8000624:	f003 f8a0 	bl	8003768 <__aeabi_d2iz>
 8000628:	2380      	movs	r3, #128	@ 0x80
 800062a:	061b      	lsls	r3, r3, #24
 800062c:	469c      	mov	ip, r3
 800062e:	4460      	add	r0, ip
 8000630:	e7f1      	b.n	8000616 <__aeabi_d2uiz+0x1a>
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	41e00000 	.word	0x41e00000

08000638 <__aeabi_d2lz>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	2200      	movs	r2, #0
 800063c:	2300      	movs	r3, #0
 800063e:	0004      	movs	r4, r0
 8000640:	000d      	movs	r5, r1
 8000642:	f7ff ff13 	bl	800046c <__aeabi_dcmplt>
 8000646:	2800      	cmp	r0, #0
 8000648:	d108      	bne.n	800065c <__aeabi_d2lz+0x24>
 800064a:	0020      	movs	r0, r4
 800064c:	0029      	movs	r1, r5
 800064e:	f000 f82f 	bl	80006b0 <__aeabi_d2ulz>
 8000652:	0002      	movs	r2, r0
 8000654:	000b      	movs	r3, r1
 8000656:	0010      	movs	r0, r2
 8000658:	0019      	movs	r1, r3
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	061b      	lsls	r3, r3, #24
 8000660:	18e9      	adds	r1, r5, r3
 8000662:	0020      	movs	r0, r4
 8000664:	f000 f824 	bl	80006b0 <__aeabi_d2ulz>
 8000668:	2300      	movs	r3, #0
 800066a:	4242      	negs	r2, r0
 800066c:	418b      	sbcs	r3, r1
 800066e:	e7f2      	b.n	8000656 <__aeabi_d2lz+0x1e>

08000670 <__aeabi_f2ulz>:
 8000670:	b570      	push	{r4, r5, r6, lr}
 8000672:	f003 f907 	bl	8003884 <__aeabi_f2d>
 8000676:	2200      	movs	r2, #0
 8000678:	4b0b      	ldr	r3, [pc, #44]	@ (80006a8 <__aeabi_f2ulz+0x38>)
 800067a:	000d      	movs	r5, r1
 800067c:	0004      	movs	r4, r0
 800067e:	f002 f961 	bl	8002944 <__aeabi_dmul>
 8000682:	f7ff ffbb 	bl	80005fc <__aeabi_d2uiz>
 8000686:	0006      	movs	r6, r0
 8000688:	f003 f8d8 	bl	800383c <__aeabi_ui2d>
 800068c:	2200      	movs	r2, #0
 800068e:	4b07      	ldr	r3, [pc, #28]	@ (80006ac <__aeabi_f2ulz+0x3c>)
 8000690:	f002 f958 	bl	8002944 <__aeabi_dmul>
 8000694:	0002      	movs	r2, r0
 8000696:	000b      	movs	r3, r1
 8000698:	0020      	movs	r0, r4
 800069a:	0029      	movs	r1, r5
 800069c:	f002 fc38 	bl	8002f10 <__aeabi_dsub>
 80006a0:	f7ff ffac 	bl	80005fc <__aeabi_d2uiz>
 80006a4:	0031      	movs	r1, r6
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	3df00000 	.word	0x3df00000
 80006ac:	41f00000 	.word	0x41f00000

080006b0 <__aeabi_d2ulz>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	2200      	movs	r2, #0
 80006b4:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <__aeabi_d2ulz+0x34>)
 80006b6:	000d      	movs	r5, r1
 80006b8:	0004      	movs	r4, r0
 80006ba:	f002 f943 	bl	8002944 <__aeabi_dmul>
 80006be:	f7ff ff9d 	bl	80005fc <__aeabi_d2uiz>
 80006c2:	0006      	movs	r6, r0
 80006c4:	f003 f8ba 	bl	800383c <__aeabi_ui2d>
 80006c8:	2200      	movs	r2, #0
 80006ca:	4b07      	ldr	r3, [pc, #28]	@ (80006e8 <__aeabi_d2ulz+0x38>)
 80006cc:	f002 f93a 	bl	8002944 <__aeabi_dmul>
 80006d0:	0002      	movs	r2, r0
 80006d2:	000b      	movs	r3, r1
 80006d4:	0020      	movs	r0, r4
 80006d6:	0029      	movs	r1, r5
 80006d8:	f002 fc1a 	bl	8002f10 <__aeabi_dsub>
 80006dc:	f7ff ff8e 	bl	80005fc <__aeabi_d2uiz>
 80006e0:	0031      	movs	r1, r6
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	3df00000 	.word	0x3df00000
 80006e8:	41f00000 	.word	0x41f00000

080006ec <__aeabi_l2d>:
 80006ec:	b570      	push	{r4, r5, r6, lr}
 80006ee:	0006      	movs	r6, r0
 80006f0:	0008      	movs	r0, r1
 80006f2:	f003 f875 	bl	80037e0 <__aeabi_i2d>
 80006f6:	2200      	movs	r2, #0
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <__aeabi_l2d+0x28>)
 80006fa:	f002 f923 	bl	8002944 <__aeabi_dmul>
 80006fe:	000d      	movs	r5, r1
 8000700:	0004      	movs	r4, r0
 8000702:	0030      	movs	r0, r6
 8000704:	f003 f89a 	bl	800383c <__aeabi_ui2d>
 8000708:	002b      	movs	r3, r5
 800070a:	0022      	movs	r2, r4
 800070c:	f001 f91a 	bl	8001944 <__aeabi_dadd>
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	41f00000 	.word	0x41f00000

08000718 <__udivmoddi4>:
 8000718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800071a:	4657      	mov	r7, sl
 800071c:	464e      	mov	r6, r9
 800071e:	4645      	mov	r5, r8
 8000720:	46de      	mov	lr, fp
 8000722:	b5e0      	push	{r5, r6, r7, lr}
 8000724:	0004      	movs	r4, r0
 8000726:	000d      	movs	r5, r1
 8000728:	4692      	mov	sl, r2
 800072a:	4699      	mov	r9, r3
 800072c:	b083      	sub	sp, #12
 800072e:	428b      	cmp	r3, r1
 8000730:	d830      	bhi.n	8000794 <__udivmoddi4+0x7c>
 8000732:	d02d      	beq.n	8000790 <__udivmoddi4+0x78>
 8000734:	4649      	mov	r1, r9
 8000736:	4650      	mov	r0, sl
 8000738:	f003 f98c 	bl	8003a54 <__clzdi2>
 800073c:	0029      	movs	r1, r5
 800073e:	0006      	movs	r6, r0
 8000740:	0020      	movs	r0, r4
 8000742:	f003 f987 	bl	8003a54 <__clzdi2>
 8000746:	1a33      	subs	r3, r6, r0
 8000748:	4698      	mov	r8, r3
 800074a:	3b20      	subs	r3, #32
 800074c:	d434      	bmi.n	80007b8 <__udivmoddi4+0xa0>
 800074e:	469b      	mov	fp, r3
 8000750:	4653      	mov	r3, sl
 8000752:	465a      	mov	r2, fp
 8000754:	4093      	lsls	r3, r2
 8000756:	4642      	mov	r2, r8
 8000758:	001f      	movs	r7, r3
 800075a:	4653      	mov	r3, sl
 800075c:	4093      	lsls	r3, r2
 800075e:	001e      	movs	r6, r3
 8000760:	42af      	cmp	r7, r5
 8000762:	d83b      	bhi.n	80007dc <__udivmoddi4+0xc4>
 8000764:	42af      	cmp	r7, r5
 8000766:	d100      	bne.n	800076a <__udivmoddi4+0x52>
 8000768:	e079      	b.n	800085e <__udivmoddi4+0x146>
 800076a:	465b      	mov	r3, fp
 800076c:	1ba4      	subs	r4, r4, r6
 800076e:	41bd      	sbcs	r5, r7
 8000770:	2b00      	cmp	r3, #0
 8000772:	da00      	bge.n	8000776 <__udivmoddi4+0x5e>
 8000774:	e076      	b.n	8000864 <__udivmoddi4+0x14c>
 8000776:	2200      	movs	r2, #0
 8000778:	2300      	movs	r3, #0
 800077a:	9200      	str	r2, [sp, #0]
 800077c:	9301      	str	r3, [sp, #4]
 800077e:	2301      	movs	r3, #1
 8000780:	465a      	mov	r2, fp
 8000782:	4093      	lsls	r3, r2
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	2301      	movs	r3, #1
 8000788:	4642      	mov	r2, r8
 800078a:	4093      	lsls	r3, r2
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	e029      	b.n	80007e4 <__udivmoddi4+0xcc>
 8000790:	4282      	cmp	r2, r0
 8000792:	d9cf      	bls.n	8000734 <__udivmoddi4+0x1c>
 8000794:	2200      	movs	r2, #0
 8000796:	2300      	movs	r3, #0
 8000798:	9200      	str	r2, [sp, #0]
 800079a:	9301      	str	r3, [sp, #4]
 800079c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <__udivmoddi4+0x8e>
 80007a2:	601c      	str	r4, [r3, #0]
 80007a4:	605d      	str	r5, [r3, #4]
 80007a6:	9800      	ldr	r0, [sp, #0]
 80007a8:	9901      	ldr	r1, [sp, #4]
 80007aa:	b003      	add	sp, #12
 80007ac:	bcf0      	pop	{r4, r5, r6, r7}
 80007ae:	46bb      	mov	fp, r7
 80007b0:	46b2      	mov	sl, r6
 80007b2:	46a9      	mov	r9, r5
 80007b4:	46a0      	mov	r8, r4
 80007b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007b8:	4642      	mov	r2, r8
 80007ba:	469b      	mov	fp, r3
 80007bc:	2320      	movs	r3, #32
 80007be:	1a9b      	subs	r3, r3, r2
 80007c0:	4652      	mov	r2, sl
 80007c2:	40da      	lsrs	r2, r3
 80007c4:	4641      	mov	r1, r8
 80007c6:	0013      	movs	r3, r2
 80007c8:	464a      	mov	r2, r9
 80007ca:	408a      	lsls	r2, r1
 80007cc:	0017      	movs	r7, r2
 80007ce:	4642      	mov	r2, r8
 80007d0:	431f      	orrs	r7, r3
 80007d2:	4653      	mov	r3, sl
 80007d4:	4093      	lsls	r3, r2
 80007d6:	001e      	movs	r6, r3
 80007d8:	42af      	cmp	r7, r5
 80007da:	d9c3      	bls.n	8000764 <__udivmoddi4+0x4c>
 80007dc:	2200      	movs	r2, #0
 80007de:	2300      	movs	r3, #0
 80007e0:	9200      	str	r2, [sp, #0]
 80007e2:	9301      	str	r3, [sp, #4]
 80007e4:	4643      	mov	r3, r8
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0d8      	beq.n	800079c <__udivmoddi4+0x84>
 80007ea:	07fb      	lsls	r3, r7, #31
 80007ec:	0872      	lsrs	r2, r6, #1
 80007ee:	431a      	orrs	r2, r3
 80007f0:	4646      	mov	r6, r8
 80007f2:	087b      	lsrs	r3, r7, #1
 80007f4:	e00e      	b.n	8000814 <__udivmoddi4+0xfc>
 80007f6:	42ab      	cmp	r3, r5
 80007f8:	d101      	bne.n	80007fe <__udivmoddi4+0xe6>
 80007fa:	42a2      	cmp	r2, r4
 80007fc:	d80c      	bhi.n	8000818 <__udivmoddi4+0x100>
 80007fe:	1aa4      	subs	r4, r4, r2
 8000800:	419d      	sbcs	r5, r3
 8000802:	2001      	movs	r0, #1
 8000804:	1924      	adds	r4, r4, r4
 8000806:	416d      	adcs	r5, r5
 8000808:	2100      	movs	r1, #0
 800080a:	3e01      	subs	r6, #1
 800080c:	1824      	adds	r4, r4, r0
 800080e:	414d      	adcs	r5, r1
 8000810:	2e00      	cmp	r6, #0
 8000812:	d006      	beq.n	8000822 <__udivmoddi4+0x10a>
 8000814:	42ab      	cmp	r3, r5
 8000816:	d9ee      	bls.n	80007f6 <__udivmoddi4+0xde>
 8000818:	3e01      	subs	r6, #1
 800081a:	1924      	adds	r4, r4, r4
 800081c:	416d      	adcs	r5, r5
 800081e:	2e00      	cmp	r6, #0
 8000820:	d1f8      	bne.n	8000814 <__udivmoddi4+0xfc>
 8000822:	9800      	ldr	r0, [sp, #0]
 8000824:	9901      	ldr	r1, [sp, #4]
 8000826:	465b      	mov	r3, fp
 8000828:	1900      	adds	r0, r0, r4
 800082a:	4169      	adcs	r1, r5
 800082c:	2b00      	cmp	r3, #0
 800082e:	db24      	blt.n	800087a <__udivmoddi4+0x162>
 8000830:	002b      	movs	r3, r5
 8000832:	465a      	mov	r2, fp
 8000834:	4644      	mov	r4, r8
 8000836:	40d3      	lsrs	r3, r2
 8000838:	002a      	movs	r2, r5
 800083a:	40e2      	lsrs	r2, r4
 800083c:	001c      	movs	r4, r3
 800083e:	465b      	mov	r3, fp
 8000840:	0015      	movs	r5, r2
 8000842:	2b00      	cmp	r3, #0
 8000844:	db2a      	blt.n	800089c <__udivmoddi4+0x184>
 8000846:	0026      	movs	r6, r4
 8000848:	409e      	lsls	r6, r3
 800084a:	0033      	movs	r3, r6
 800084c:	0026      	movs	r6, r4
 800084e:	4647      	mov	r7, r8
 8000850:	40be      	lsls	r6, r7
 8000852:	0032      	movs	r2, r6
 8000854:	1a80      	subs	r0, r0, r2
 8000856:	4199      	sbcs	r1, r3
 8000858:	9000      	str	r0, [sp, #0]
 800085a:	9101      	str	r1, [sp, #4]
 800085c:	e79e      	b.n	800079c <__udivmoddi4+0x84>
 800085e:	42a3      	cmp	r3, r4
 8000860:	d8bc      	bhi.n	80007dc <__udivmoddi4+0xc4>
 8000862:	e782      	b.n	800076a <__udivmoddi4+0x52>
 8000864:	4642      	mov	r2, r8
 8000866:	2320      	movs	r3, #32
 8000868:	2100      	movs	r1, #0
 800086a:	1a9b      	subs	r3, r3, r2
 800086c:	2200      	movs	r2, #0
 800086e:	9100      	str	r1, [sp, #0]
 8000870:	9201      	str	r2, [sp, #4]
 8000872:	2201      	movs	r2, #1
 8000874:	40da      	lsrs	r2, r3
 8000876:	9201      	str	r2, [sp, #4]
 8000878:	e785      	b.n	8000786 <__udivmoddi4+0x6e>
 800087a:	4642      	mov	r2, r8
 800087c:	2320      	movs	r3, #32
 800087e:	1a9b      	subs	r3, r3, r2
 8000880:	002a      	movs	r2, r5
 8000882:	4646      	mov	r6, r8
 8000884:	409a      	lsls	r2, r3
 8000886:	0023      	movs	r3, r4
 8000888:	40f3      	lsrs	r3, r6
 800088a:	4644      	mov	r4, r8
 800088c:	4313      	orrs	r3, r2
 800088e:	002a      	movs	r2, r5
 8000890:	40e2      	lsrs	r2, r4
 8000892:	001c      	movs	r4, r3
 8000894:	465b      	mov	r3, fp
 8000896:	0015      	movs	r5, r2
 8000898:	2b00      	cmp	r3, #0
 800089a:	dad4      	bge.n	8000846 <__udivmoddi4+0x12e>
 800089c:	4642      	mov	r2, r8
 800089e:	002f      	movs	r7, r5
 80008a0:	2320      	movs	r3, #32
 80008a2:	0026      	movs	r6, r4
 80008a4:	4097      	lsls	r7, r2
 80008a6:	1a9b      	subs	r3, r3, r2
 80008a8:	40de      	lsrs	r6, r3
 80008aa:	003b      	movs	r3, r7
 80008ac:	4333      	orrs	r3, r6
 80008ae:	e7cd      	b.n	800084c <__udivmoddi4+0x134>

080008b0 <__aeabi_fadd>:
 80008b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008b2:	024b      	lsls	r3, r1, #9
 80008b4:	0a5a      	lsrs	r2, r3, #9
 80008b6:	4694      	mov	ip, r2
 80008b8:	004a      	lsls	r2, r1, #1
 80008ba:	0fc9      	lsrs	r1, r1, #31
 80008bc:	46ce      	mov	lr, r9
 80008be:	4647      	mov	r7, r8
 80008c0:	4689      	mov	r9, r1
 80008c2:	0045      	lsls	r5, r0, #1
 80008c4:	0246      	lsls	r6, r0, #9
 80008c6:	0e2d      	lsrs	r5, r5, #24
 80008c8:	0e12      	lsrs	r2, r2, #24
 80008ca:	b580      	push	{r7, lr}
 80008cc:	0999      	lsrs	r1, r3, #6
 80008ce:	0a77      	lsrs	r7, r6, #9
 80008d0:	0fc4      	lsrs	r4, r0, #31
 80008d2:	09b6      	lsrs	r6, r6, #6
 80008d4:	1aab      	subs	r3, r5, r2
 80008d6:	454c      	cmp	r4, r9
 80008d8:	d020      	beq.n	800091c <__aeabi_fadd+0x6c>
 80008da:	2b00      	cmp	r3, #0
 80008dc:	dd0c      	ble.n	80008f8 <__aeabi_fadd+0x48>
 80008de:	2a00      	cmp	r2, #0
 80008e0:	d134      	bne.n	800094c <__aeabi_fadd+0x9c>
 80008e2:	2900      	cmp	r1, #0
 80008e4:	d02a      	beq.n	800093c <__aeabi_fadd+0x8c>
 80008e6:	1e5a      	subs	r2, r3, #1
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d100      	bne.n	80008ee <__aeabi_fadd+0x3e>
 80008ec:	e08f      	b.n	8000a0e <__aeabi_fadd+0x15e>
 80008ee:	2bff      	cmp	r3, #255	@ 0xff
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fadd+0x44>
 80008f2:	e0cd      	b.n	8000a90 <__aeabi_fadd+0x1e0>
 80008f4:	0013      	movs	r3, r2
 80008f6:	e02f      	b.n	8000958 <__aeabi_fadd+0xa8>
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d060      	beq.n	80009be <__aeabi_fadd+0x10e>
 80008fc:	1b53      	subs	r3, r2, r5
 80008fe:	2d00      	cmp	r5, #0
 8000900:	d000      	beq.n	8000904 <__aeabi_fadd+0x54>
 8000902:	e0ee      	b.n	8000ae2 <__aeabi_fadd+0x232>
 8000904:	2e00      	cmp	r6, #0
 8000906:	d100      	bne.n	800090a <__aeabi_fadd+0x5a>
 8000908:	e13e      	b.n	8000b88 <__aeabi_fadd+0x2d8>
 800090a:	1e5c      	subs	r4, r3, #1
 800090c:	2b01      	cmp	r3, #1
 800090e:	d100      	bne.n	8000912 <__aeabi_fadd+0x62>
 8000910:	e16b      	b.n	8000bea <__aeabi_fadd+0x33a>
 8000912:	2bff      	cmp	r3, #255	@ 0xff
 8000914:	d100      	bne.n	8000918 <__aeabi_fadd+0x68>
 8000916:	e0b9      	b.n	8000a8c <__aeabi_fadd+0x1dc>
 8000918:	0023      	movs	r3, r4
 800091a:	e0e7      	b.n	8000aec <__aeabi_fadd+0x23c>
 800091c:	2b00      	cmp	r3, #0
 800091e:	dc00      	bgt.n	8000922 <__aeabi_fadd+0x72>
 8000920:	e0a4      	b.n	8000a6c <__aeabi_fadd+0x1bc>
 8000922:	2a00      	cmp	r2, #0
 8000924:	d069      	beq.n	80009fa <__aeabi_fadd+0x14a>
 8000926:	2dff      	cmp	r5, #255	@ 0xff
 8000928:	d100      	bne.n	800092c <__aeabi_fadd+0x7c>
 800092a:	e0b1      	b.n	8000a90 <__aeabi_fadd+0x1e0>
 800092c:	2280      	movs	r2, #128	@ 0x80
 800092e:	04d2      	lsls	r2, r2, #19
 8000930:	4311      	orrs	r1, r2
 8000932:	2b1b      	cmp	r3, #27
 8000934:	dc00      	bgt.n	8000938 <__aeabi_fadd+0x88>
 8000936:	e0e9      	b.n	8000b0c <__aeabi_fadd+0x25c>
 8000938:	002b      	movs	r3, r5
 800093a:	3605      	adds	r6, #5
 800093c:	08f7      	lsrs	r7, r6, #3
 800093e:	2bff      	cmp	r3, #255	@ 0xff
 8000940:	d100      	bne.n	8000944 <__aeabi_fadd+0x94>
 8000942:	e0a5      	b.n	8000a90 <__aeabi_fadd+0x1e0>
 8000944:	027a      	lsls	r2, r7, #9
 8000946:	0a52      	lsrs	r2, r2, #9
 8000948:	b2d8      	uxtb	r0, r3
 800094a:	e030      	b.n	80009ae <__aeabi_fadd+0xfe>
 800094c:	2dff      	cmp	r5, #255	@ 0xff
 800094e:	d100      	bne.n	8000952 <__aeabi_fadd+0xa2>
 8000950:	e09e      	b.n	8000a90 <__aeabi_fadd+0x1e0>
 8000952:	2280      	movs	r2, #128	@ 0x80
 8000954:	04d2      	lsls	r2, r2, #19
 8000956:	4311      	orrs	r1, r2
 8000958:	2001      	movs	r0, #1
 800095a:	2b1b      	cmp	r3, #27
 800095c:	dc08      	bgt.n	8000970 <__aeabi_fadd+0xc0>
 800095e:	0008      	movs	r0, r1
 8000960:	2220      	movs	r2, #32
 8000962:	40d8      	lsrs	r0, r3
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	4099      	lsls	r1, r3
 8000968:	000b      	movs	r3, r1
 800096a:	1e5a      	subs	r2, r3, #1
 800096c:	4193      	sbcs	r3, r2
 800096e:	4318      	orrs	r0, r3
 8000970:	1a36      	subs	r6, r6, r0
 8000972:	0173      	lsls	r3, r6, #5
 8000974:	d400      	bmi.n	8000978 <__aeabi_fadd+0xc8>
 8000976:	e071      	b.n	8000a5c <__aeabi_fadd+0x1ac>
 8000978:	01b6      	lsls	r6, r6, #6
 800097a:	09b7      	lsrs	r7, r6, #6
 800097c:	0038      	movs	r0, r7
 800097e:	f003 f84b 	bl	8003a18 <__clzsi2>
 8000982:	003b      	movs	r3, r7
 8000984:	3805      	subs	r0, #5
 8000986:	4083      	lsls	r3, r0
 8000988:	4285      	cmp	r5, r0
 800098a:	dd4d      	ble.n	8000a28 <__aeabi_fadd+0x178>
 800098c:	4eb4      	ldr	r6, [pc, #720]	@ (8000c60 <__aeabi_fadd+0x3b0>)
 800098e:	1a2d      	subs	r5, r5, r0
 8000990:	401e      	ands	r6, r3
 8000992:	075a      	lsls	r2, r3, #29
 8000994:	d068      	beq.n	8000a68 <__aeabi_fadd+0x1b8>
 8000996:	220f      	movs	r2, #15
 8000998:	4013      	ands	r3, r2
 800099a:	2b04      	cmp	r3, #4
 800099c:	d064      	beq.n	8000a68 <__aeabi_fadd+0x1b8>
 800099e:	3604      	adds	r6, #4
 80009a0:	0173      	lsls	r3, r6, #5
 80009a2:	d561      	bpl.n	8000a68 <__aeabi_fadd+0x1b8>
 80009a4:	1c68      	adds	r0, r5, #1
 80009a6:	2dfe      	cmp	r5, #254	@ 0xfe
 80009a8:	d154      	bne.n	8000a54 <__aeabi_fadd+0x1a4>
 80009aa:	20ff      	movs	r0, #255	@ 0xff
 80009ac:	2200      	movs	r2, #0
 80009ae:	05c0      	lsls	r0, r0, #23
 80009b0:	4310      	orrs	r0, r2
 80009b2:	07e4      	lsls	r4, r4, #31
 80009b4:	4320      	orrs	r0, r4
 80009b6:	bcc0      	pop	{r6, r7}
 80009b8:	46b9      	mov	r9, r7
 80009ba:	46b0      	mov	r8, r6
 80009bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009be:	22fe      	movs	r2, #254	@ 0xfe
 80009c0:	4690      	mov	r8, r2
 80009c2:	1c68      	adds	r0, r5, #1
 80009c4:	0002      	movs	r2, r0
 80009c6:	4640      	mov	r0, r8
 80009c8:	4210      	tst	r0, r2
 80009ca:	d16b      	bne.n	8000aa4 <__aeabi_fadd+0x1f4>
 80009cc:	2d00      	cmp	r5, #0
 80009ce:	d000      	beq.n	80009d2 <__aeabi_fadd+0x122>
 80009d0:	e0dd      	b.n	8000b8e <__aeabi_fadd+0x2de>
 80009d2:	2e00      	cmp	r6, #0
 80009d4:	d100      	bne.n	80009d8 <__aeabi_fadd+0x128>
 80009d6:	e102      	b.n	8000bde <__aeabi_fadd+0x32e>
 80009d8:	2900      	cmp	r1, #0
 80009da:	d0b3      	beq.n	8000944 <__aeabi_fadd+0x94>
 80009dc:	2280      	movs	r2, #128	@ 0x80
 80009de:	1a77      	subs	r7, r6, r1
 80009e0:	04d2      	lsls	r2, r2, #19
 80009e2:	4217      	tst	r7, r2
 80009e4:	d100      	bne.n	80009e8 <__aeabi_fadd+0x138>
 80009e6:	e136      	b.n	8000c56 <__aeabi_fadd+0x3a6>
 80009e8:	464c      	mov	r4, r9
 80009ea:	1b8e      	subs	r6, r1, r6
 80009ec:	d061      	beq.n	8000ab2 <__aeabi_fadd+0x202>
 80009ee:	2001      	movs	r0, #1
 80009f0:	4216      	tst	r6, r2
 80009f2:	d130      	bne.n	8000a56 <__aeabi_fadd+0x1a6>
 80009f4:	2300      	movs	r3, #0
 80009f6:	08f7      	lsrs	r7, r6, #3
 80009f8:	e7a4      	b.n	8000944 <__aeabi_fadd+0x94>
 80009fa:	2900      	cmp	r1, #0
 80009fc:	d09e      	beq.n	800093c <__aeabi_fadd+0x8c>
 80009fe:	1e5a      	subs	r2, r3, #1
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d100      	bne.n	8000a06 <__aeabi_fadd+0x156>
 8000a04:	e0ca      	b.n	8000b9c <__aeabi_fadd+0x2ec>
 8000a06:	2bff      	cmp	r3, #255	@ 0xff
 8000a08:	d042      	beq.n	8000a90 <__aeabi_fadd+0x1e0>
 8000a0a:	0013      	movs	r3, r2
 8000a0c:	e791      	b.n	8000932 <__aeabi_fadd+0x82>
 8000a0e:	1a71      	subs	r1, r6, r1
 8000a10:	014b      	lsls	r3, r1, #5
 8000a12:	d400      	bmi.n	8000a16 <__aeabi_fadd+0x166>
 8000a14:	e0d1      	b.n	8000bba <__aeabi_fadd+0x30a>
 8000a16:	018f      	lsls	r7, r1, #6
 8000a18:	09bf      	lsrs	r7, r7, #6
 8000a1a:	0038      	movs	r0, r7
 8000a1c:	f002 fffc 	bl	8003a18 <__clzsi2>
 8000a20:	003b      	movs	r3, r7
 8000a22:	3805      	subs	r0, #5
 8000a24:	4083      	lsls	r3, r0
 8000a26:	2501      	movs	r5, #1
 8000a28:	2220      	movs	r2, #32
 8000a2a:	1b40      	subs	r0, r0, r5
 8000a2c:	3001      	adds	r0, #1
 8000a2e:	1a12      	subs	r2, r2, r0
 8000a30:	001e      	movs	r6, r3
 8000a32:	4093      	lsls	r3, r2
 8000a34:	40c6      	lsrs	r6, r0
 8000a36:	1e5a      	subs	r2, r3, #1
 8000a38:	4193      	sbcs	r3, r2
 8000a3a:	431e      	orrs	r6, r3
 8000a3c:	d039      	beq.n	8000ab2 <__aeabi_fadd+0x202>
 8000a3e:	0773      	lsls	r3, r6, #29
 8000a40:	d100      	bne.n	8000a44 <__aeabi_fadd+0x194>
 8000a42:	e11b      	b.n	8000c7c <__aeabi_fadd+0x3cc>
 8000a44:	230f      	movs	r3, #15
 8000a46:	2500      	movs	r5, #0
 8000a48:	4033      	ands	r3, r6
 8000a4a:	2b04      	cmp	r3, #4
 8000a4c:	d1a7      	bne.n	800099e <__aeabi_fadd+0xee>
 8000a4e:	2001      	movs	r0, #1
 8000a50:	0172      	lsls	r2, r6, #5
 8000a52:	d57c      	bpl.n	8000b4e <__aeabi_fadd+0x29e>
 8000a54:	b2c0      	uxtb	r0, r0
 8000a56:	01b2      	lsls	r2, r6, #6
 8000a58:	0a52      	lsrs	r2, r2, #9
 8000a5a:	e7a8      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000a5c:	0773      	lsls	r3, r6, #29
 8000a5e:	d003      	beq.n	8000a68 <__aeabi_fadd+0x1b8>
 8000a60:	230f      	movs	r3, #15
 8000a62:	4033      	ands	r3, r6
 8000a64:	2b04      	cmp	r3, #4
 8000a66:	d19a      	bne.n	800099e <__aeabi_fadd+0xee>
 8000a68:	002b      	movs	r3, r5
 8000a6a:	e767      	b.n	800093c <__aeabi_fadd+0x8c>
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d023      	beq.n	8000ab8 <__aeabi_fadd+0x208>
 8000a70:	1b53      	subs	r3, r2, r5
 8000a72:	2d00      	cmp	r5, #0
 8000a74:	d17b      	bne.n	8000b6e <__aeabi_fadd+0x2be>
 8000a76:	2e00      	cmp	r6, #0
 8000a78:	d100      	bne.n	8000a7c <__aeabi_fadd+0x1cc>
 8000a7a:	e086      	b.n	8000b8a <__aeabi_fadd+0x2da>
 8000a7c:	1e5d      	subs	r5, r3, #1
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d100      	bne.n	8000a84 <__aeabi_fadd+0x1d4>
 8000a82:	e08b      	b.n	8000b9c <__aeabi_fadd+0x2ec>
 8000a84:	2bff      	cmp	r3, #255	@ 0xff
 8000a86:	d002      	beq.n	8000a8e <__aeabi_fadd+0x1de>
 8000a88:	002b      	movs	r3, r5
 8000a8a:	e075      	b.n	8000b78 <__aeabi_fadd+0x2c8>
 8000a8c:	464c      	mov	r4, r9
 8000a8e:	4667      	mov	r7, ip
 8000a90:	2f00      	cmp	r7, #0
 8000a92:	d100      	bne.n	8000a96 <__aeabi_fadd+0x1e6>
 8000a94:	e789      	b.n	80009aa <__aeabi_fadd+0xfa>
 8000a96:	2280      	movs	r2, #128	@ 0x80
 8000a98:	03d2      	lsls	r2, r2, #15
 8000a9a:	433a      	orrs	r2, r7
 8000a9c:	0252      	lsls	r2, r2, #9
 8000a9e:	20ff      	movs	r0, #255	@ 0xff
 8000aa0:	0a52      	lsrs	r2, r2, #9
 8000aa2:	e784      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000aa4:	1a77      	subs	r7, r6, r1
 8000aa6:	017b      	lsls	r3, r7, #5
 8000aa8:	d46b      	bmi.n	8000b82 <__aeabi_fadd+0x2d2>
 8000aaa:	2f00      	cmp	r7, #0
 8000aac:	d000      	beq.n	8000ab0 <__aeabi_fadd+0x200>
 8000aae:	e765      	b.n	800097c <__aeabi_fadd+0xcc>
 8000ab0:	2400      	movs	r4, #0
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	e77a      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000ab8:	22fe      	movs	r2, #254	@ 0xfe
 8000aba:	1c6b      	adds	r3, r5, #1
 8000abc:	421a      	tst	r2, r3
 8000abe:	d149      	bne.n	8000b54 <__aeabi_fadd+0x2a4>
 8000ac0:	2d00      	cmp	r5, #0
 8000ac2:	d000      	beq.n	8000ac6 <__aeabi_fadd+0x216>
 8000ac4:	e09f      	b.n	8000c06 <__aeabi_fadd+0x356>
 8000ac6:	2e00      	cmp	r6, #0
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fadd+0x21c>
 8000aca:	e0ba      	b.n	8000c42 <__aeabi_fadd+0x392>
 8000acc:	2900      	cmp	r1, #0
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_fadd+0x222>
 8000ad0:	e0cf      	b.n	8000c72 <__aeabi_fadd+0x3c2>
 8000ad2:	1872      	adds	r2, r6, r1
 8000ad4:	0153      	lsls	r3, r2, #5
 8000ad6:	d400      	bmi.n	8000ada <__aeabi_fadd+0x22a>
 8000ad8:	e0cd      	b.n	8000c76 <__aeabi_fadd+0x3c6>
 8000ada:	0192      	lsls	r2, r2, #6
 8000adc:	2001      	movs	r0, #1
 8000ade:	0a52      	lsrs	r2, r2, #9
 8000ae0:	e765      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000ae2:	2aff      	cmp	r2, #255	@ 0xff
 8000ae4:	d0d2      	beq.n	8000a8c <__aeabi_fadd+0x1dc>
 8000ae6:	2080      	movs	r0, #128	@ 0x80
 8000ae8:	04c0      	lsls	r0, r0, #19
 8000aea:	4306      	orrs	r6, r0
 8000aec:	2001      	movs	r0, #1
 8000aee:	2b1b      	cmp	r3, #27
 8000af0:	dc08      	bgt.n	8000b04 <__aeabi_fadd+0x254>
 8000af2:	0030      	movs	r0, r6
 8000af4:	2420      	movs	r4, #32
 8000af6:	40d8      	lsrs	r0, r3
 8000af8:	1ae3      	subs	r3, r4, r3
 8000afa:	409e      	lsls	r6, r3
 8000afc:	0033      	movs	r3, r6
 8000afe:	1e5c      	subs	r4, r3, #1
 8000b00:	41a3      	sbcs	r3, r4
 8000b02:	4318      	orrs	r0, r3
 8000b04:	464c      	mov	r4, r9
 8000b06:	0015      	movs	r5, r2
 8000b08:	1a0e      	subs	r6, r1, r0
 8000b0a:	e732      	b.n	8000972 <__aeabi_fadd+0xc2>
 8000b0c:	0008      	movs	r0, r1
 8000b0e:	2220      	movs	r2, #32
 8000b10:	40d8      	lsrs	r0, r3
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	4099      	lsls	r1, r3
 8000b16:	000b      	movs	r3, r1
 8000b18:	1e5a      	subs	r2, r3, #1
 8000b1a:	4193      	sbcs	r3, r2
 8000b1c:	4303      	orrs	r3, r0
 8000b1e:	18f6      	adds	r6, r6, r3
 8000b20:	0173      	lsls	r3, r6, #5
 8000b22:	d59b      	bpl.n	8000a5c <__aeabi_fadd+0x1ac>
 8000b24:	3501      	adds	r5, #1
 8000b26:	2dff      	cmp	r5, #255	@ 0xff
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fadd+0x27c>
 8000b2a:	e73e      	b.n	80009aa <__aeabi_fadd+0xfa>
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	494d      	ldr	r1, [pc, #308]	@ (8000c64 <__aeabi_fadd+0x3b4>)
 8000b30:	0872      	lsrs	r2, r6, #1
 8000b32:	4033      	ands	r3, r6
 8000b34:	400a      	ands	r2, r1
 8000b36:	431a      	orrs	r2, r3
 8000b38:	0016      	movs	r6, r2
 8000b3a:	0753      	lsls	r3, r2, #29
 8000b3c:	d004      	beq.n	8000b48 <__aeabi_fadd+0x298>
 8000b3e:	230f      	movs	r3, #15
 8000b40:	4013      	ands	r3, r2
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	d000      	beq.n	8000b48 <__aeabi_fadd+0x298>
 8000b46:	e72a      	b.n	800099e <__aeabi_fadd+0xee>
 8000b48:	0173      	lsls	r3, r6, #5
 8000b4a:	d500      	bpl.n	8000b4e <__aeabi_fadd+0x29e>
 8000b4c:	e72a      	b.n	80009a4 <__aeabi_fadd+0xf4>
 8000b4e:	002b      	movs	r3, r5
 8000b50:	08f7      	lsrs	r7, r6, #3
 8000b52:	e6f7      	b.n	8000944 <__aeabi_fadd+0x94>
 8000b54:	2bff      	cmp	r3, #255	@ 0xff
 8000b56:	d100      	bne.n	8000b5a <__aeabi_fadd+0x2aa>
 8000b58:	e727      	b.n	80009aa <__aeabi_fadd+0xfa>
 8000b5a:	1871      	adds	r1, r6, r1
 8000b5c:	0849      	lsrs	r1, r1, #1
 8000b5e:	074a      	lsls	r2, r1, #29
 8000b60:	d02f      	beq.n	8000bc2 <__aeabi_fadd+0x312>
 8000b62:	220f      	movs	r2, #15
 8000b64:	400a      	ands	r2, r1
 8000b66:	2a04      	cmp	r2, #4
 8000b68:	d02b      	beq.n	8000bc2 <__aeabi_fadd+0x312>
 8000b6a:	1d0e      	adds	r6, r1, #4
 8000b6c:	e6e6      	b.n	800093c <__aeabi_fadd+0x8c>
 8000b6e:	2aff      	cmp	r2, #255	@ 0xff
 8000b70:	d08d      	beq.n	8000a8e <__aeabi_fadd+0x1de>
 8000b72:	2080      	movs	r0, #128	@ 0x80
 8000b74:	04c0      	lsls	r0, r0, #19
 8000b76:	4306      	orrs	r6, r0
 8000b78:	2b1b      	cmp	r3, #27
 8000b7a:	dd24      	ble.n	8000bc6 <__aeabi_fadd+0x316>
 8000b7c:	0013      	movs	r3, r2
 8000b7e:	1d4e      	adds	r6, r1, #5
 8000b80:	e6dc      	b.n	800093c <__aeabi_fadd+0x8c>
 8000b82:	464c      	mov	r4, r9
 8000b84:	1b8f      	subs	r7, r1, r6
 8000b86:	e6f9      	b.n	800097c <__aeabi_fadd+0xcc>
 8000b88:	464c      	mov	r4, r9
 8000b8a:	000e      	movs	r6, r1
 8000b8c:	e6d6      	b.n	800093c <__aeabi_fadd+0x8c>
 8000b8e:	2e00      	cmp	r6, #0
 8000b90:	d149      	bne.n	8000c26 <__aeabi_fadd+0x376>
 8000b92:	2900      	cmp	r1, #0
 8000b94:	d068      	beq.n	8000c68 <__aeabi_fadd+0x3b8>
 8000b96:	4667      	mov	r7, ip
 8000b98:	464c      	mov	r4, r9
 8000b9a:	e77c      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000b9c:	1870      	adds	r0, r6, r1
 8000b9e:	0143      	lsls	r3, r0, #5
 8000ba0:	d574      	bpl.n	8000c8c <__aeabi_fadd+0x3dc>
 8000ba2:	4930      	ldr	r1, [pc, #192]	@ (8000c64 <__aeabi_fadd+0x3b4>)
 8000ba4:	0840      	lsrs	r0, r0, #1
 8000ba6:	4001      	ands	r1, r0
 8000ba8:	0743      	lsls	r3, r0, #29
 8000baa:	d009      	beq.n	8000bc0 <__aeabi_fadd+0x310>
 8000bac:	230f      	movs	r3, #15
 8000bae:	4003      	ands	r3, r0
 8000bb0:	2b04      	cmp	r3, #4
 8000bb2:	d005      	beq.n	8000bc0 <__aeabi_fadd+0x310>
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	1d0e      	adds	r6, r1, #4
 8000bb8:	e6c0      	b.n	800093c <__aeabi_fadd+0x8c>
 8000bba:	2301      	movs	r3, #1
 8000bbc:	08cf      	lsrs	r7, r1, #3
 8000bbe:	e6c1      	b.n	8000944 <__aeabi_fadd+0x94>
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	08cf      	lsrs	r7, r1, #3
 8000bc4:	e6be      	b.n	8000944 <__aeabi_fadd+0x94>
 8000bc6:	2520      	movs	r5, #32
 8000bc8:	0030      	movs	r0, r6
 8000bca:	40d8      	lsrs	r0, r3
 8000bcc:	1aeb      	subs	r3, r5, r3
 8000bce:	409e      	lsls	r6, r3
 8000bd0:	0033      	movs	r3, r6
 8000bd2:	1e5d      	subs	r5, r3, #1
 8000bd4:	41ab      	sbcs	r3, r5
 8000bd6:	4303      	orrs	r3, r0
 8000bd8:	0015      	movs	r5, r2
 8000bda:	185e      	adds	r6, r3, r1
 8000bdc:	e7a0      	b.n	8000b20 <__aeabi_fadd+0x270>
 8000bde:	2900      	cmp	r1, #0
 8000be0:	d100      	bne.n	8000be4 <__aeabi_fadd+0x334>
 8000be2:	e765      	b.n	8000ab0 <__aeabi_fadd+0x200>
 8000be4:	464c      	mov	r4, r9
 8000be6:	4667      	mov	r7, ip
 8000be8:	e6ac      	b.n	8000944 <__aeabi_fadd+0x94>
 8000bea:	1b8f      	subs	r7, r1, r6
 8000bec:	017b      	lsls	r3, r7, #5
 8000bee:	d52e      	bpl.n	8000c4e <__aeabi_fadd+0x39e>
 8000bf0:	01bf      	lsls	r7, r7, #6
 8000bf2:	09bf      	lsrs	r7, r7, #6
 8000bf4:	0038      	movs	r0, r7
 8000bf6:	f002 ff0f 	bl	8003a18 <__clzsi2>
 8000bfa:	003b      	movs	r3, r7
 8000bfc:	3805      	subs	r0, #5
 8000bfe:	4083      	lsls	r3, r0
 8000c00:	464c      	mov	r4, r9
 8000c02:	3501      	adds	r5, #1
 8000c04:	e710      	b.n	8000a28 <__aeabi_fadd+0x178>
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d100      	bne.n	8000c0c <__aeabi_fadd+0x35c>
 8000c0a:	e740      	b.n	8000a8e <__aeabi_fadd+0x1de>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	d100      	bne.n	8000c12 <__aeabi_fadd+0x362>
 8000c10:	e741      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c12:	2380      	movs	r3, #128	@ 0x80
 8000c14:	03db      	lsls	r3, r3, #15
 8000c16:	429f      	cmp	r7, r3
 8000c18:	d200      	bcs.n	8000c1c <__aeabi_fadd+0x36c>
 8000c1a:	e73c      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c1c:	459c      	cmp	ip, r3
 8000c1e:	d300      	bcc.n	8000c22 <__aeabi_fadd+0x372>
 8000c20:	e739      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c22:	4667      	mov	r7, ip
 8000c24:	e737      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c26:	2900      	cmp	r1, #0
 8000c28:	d100      	bne.n	8000c2c <__aeabi_fadd+0x37c>
 8000c2a:	e734      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c2c:	2380      	movs	r3, #128	@ 0x80
 8000c2e:	03db      	lsls	r3, r3, #15
 8000c30:	429f      	cmp	r7, r3
 8000c32:	d200      	bcs.n	8000c36 <__aeabi_fadd+0x386>
 8000c34:	e72f      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c36:	459c      	cmp	ip, r3
 8000c38:	d300      	bcc.n	8000c3c <__aeabi_fadd+0x38c>
 8000c3a:	e72c      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c3c:	464c      	mov	r4, r9
 8000c3e:	4667      	mov	r7, ip
 8000c40:	e729      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d100      	bne.n	8000c48 <__aeabi_fadd+0x398>
 8000c46:	e734      	b.n	8000ab2 <__aeabi_fadd+0x202>
 8000c48:	2300      	movs	r3, #0
 8000c4a:	08cf      	lsrs	r7, r1, #3
 8000c4c:	e67a      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c4e:	464c      	mov	r4, r9
 8000c50:	2301      	movs	r3, #1
 8000c52:	08ff      	lsrs	r7, r7, #3
 8000c54:	e676      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c56:	2f00      	cmp	r7, #0
 8000c58:	d100      	bne.n	8000c5c <__aeabi_fadd+0x3ac>
 8000c5a:	e729      	b.n	8000ab0 <__aeabi_fadd+0x200>
 8000c5c:	08ff      	lsrs	r7, r7, #3
 8000c5e:	e671      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c60:	fbffffff 	.word	0xfbffffff
 8000c64:	7dffffff 	.word	0x7dffffff
 8000c68:	2280      	movs	r2, #128	@ 0x80
 8000c6a:	2400      	movs	r4, #0
 8000c6c:	20ff      	movs	r0, #255	@ 0xff
 8000c6e:	03d2      	lsls	r2, r2, #15
 8000c70:	e69d      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000c72:	2300      	movs	r3, #0
 8000c74:	e666      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c76:	2300      	movs	r3, #0
 8000c78:	08d7      	lsrs	r7, r2, #3
 8000c7a:	e663      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	0172      	lsls	r2, r6, #5
 8000c80:	d500      	bpl.n	8000c84 <__aeabi_fadd+0x3d4>
 8000c82:	e6e7      	b.n	8000a54 <__aeabi_fadd+0x1a4>
 8000c84:	0031      	movs	r1, r6
 8000c86:	2300      	movs	r3, #0
 8000c88:	08cf      	lsrs	r7, r1, #3
 8000c8a:	e65b      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	08c7      	lsrs	r7, r0, #3
 8000c90:	e658      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c92:	46c0      	nop			@ (mov r8, r8)

08000c94 <__aeabi_fdiv>:
 8000c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c96:	4646      	mov	r6, r8
 8000c98:	464f      	mov	r7, r9
 8000c9a:	46d6      	mov	lr, sl
 8000c9c:	0245      	lsls	r5, r0, #9
 8000c9e:	b5c0      	push	{r6, r7, lr}
 8000ca0:	0fc3      	lsrs	r3, r0, #31
 8000ca2:	0047      	lsls	r7, r0, #1
 8000ca4:	4698      	mov	r8, r3
 8000ca6:	1c0e      	adds	r6, r1, #0
 8000ca8:	0a6d      	lsrs	r5, r5, #9
 8000caa:	0e3f      	lsrs	r7, r7, #24
 8000cac:	d05b      	beq.n	8000d66 <__aeabi_fdiv+0xd2>
 8000cae:	2fff      	cmp	r7, #255	@ 0xff
 8000cb0:	d021      	beq.n	8000cf6 <__aeabi_fdiv+0x62>
 8000cb2:	2380      	movs	r3, #128	@ 0x80
 8000cb4:	00ed      	lsls	r5, r5, #3
 8000cb6:	04db      	lsls	r3, r3, #19
 8000cb8:	431d      	orrs	r5, r3
 8000cba:	2300      	movs	r3, #0
 8000cbc:	4699      	mov	r9, r3
 8000cbe:	469a      	mov	sl, r3
 8000cc0:	3f7f      	subs	r7, #127	@ 0x7f
 8000cc2:	0274      	lsls	r4, r6, #9
 8000cc4:	0073      	lsls	r3, r6, #1
 8000cc6:	0a64      	lsrs	r4, r4, #9
 8000cc8:	0e1b      	lsrs	r3, r3, #24
 8000cca:	0ff6      	lsrs	r6, r6, #31
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d020      	beq.n	8000d12 <__aeabi_fdiv+0x7e>
 8000cd0:	2bff      	cmp	r3, #255	@ 0xff
 8000cd2:	d043      	beq.n	8000d5c <__aeabi_fdiv+0xc8>
 8000cd4:	2280      	movs	r2, #128	@ 0x80
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	00e4      	lsls	r4, r4, #3
 8000cda:	04d2      	lsls	r2, r2, #19
 8000cdc:	4314      	orrs	r4, r2
 8000cde:	3b7f      	subs	r3, #127	@ 0x7f
 8000ce0:	4642      	mov	r2, r8
 8000ce2:	1aff      	subs	r7, r7, r3
 8000ce4:	464b      	mov	r3, r9
 8000ce6:	4072      	eors	r2, r6
 8000ce8:	2b0f      	cmp	r3, #15
 8000cea:	d900      	bls.n	8000cee <__aeabi_fdiv+0x5a>
 8000cec:	e09d      	b.n	8000e2a <__aeabi_fdiv+0x196>
 8000cee:	4971      	ldr	r1, [pc, #452]	@ (8000eb4 <__aeabi_fdiv+0x220>)
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	58cb      	ldr	r3, [r1, r3]
 8000cf4:	469f      	mov	pc, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d15a      	bne.n	8000db0 <__aeabi_fdiv+0x11c>
 8000cfa:	2308      	movs	r3, #8
 8000cfc:	4699      	mov	r9, r3
 8000cfe:	3b06      	subs	r3, #6
 8000d00:	0274      	lsls	r4, r6, #9
 8000d02:	469a      	mov	sl, r3
 8000d04:	0073      	lsls	r3, r6, #1
 8000d06:	27ff      	movs	r7, #255	@ 0xff
 8000d08:	0a64      	lsrs	r4, r4, #9
 8000d0a:	0e1b      	lsrs	r3, r3, #24
 8000d0c:	0ff6      	lsrs	r6, r6, #31
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1de      	bne.n	8000cd0 <__aeabi_fdiv+0x3c>
 8000d12:	2c00      	cmp	r4, #0
 8000d14:	d13b      	bne.n	8000d8e <__aeabi_fdiv+0xfa>
 8000d16:	2301      	movs	r3, #1
 8000d18:	4642      	mov	r2, r8
 8000d1a:	4649      	mov	r1, r9
 8000d1c:	4072      	eors	r2, r6
 8000d1e:	4319      	orrs	r1, r3
 8000d20:	290e      	cmp	r1, #14
 8000d22:	d818      	bhi.n	8000d56 <__aeabi_fdiv+0xc2>
 8000d24:	4864      	ldr	r0, [pc, #400]	@ (8000eb8 <__aeabi_fdiv+0x224>)
 8000d26:	0089      	lsls	r1, r1, #2
 8000d28:	5841      	ldr	r1, [r0, r1]
 8000d2a:	468f      	mov	pc, r1
 8000d2c:	4653      	mov	r3, sl
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d100      	bne.n	8000d34 <__aeabi_fdiv+0xa0>
 8000d32:	e0b8      	b.n	8000ea6 <__aeabi_fdiv+0x212>
 8000d34:	2b03      	cmp	r3, #3
 8000d36:	d06e      	beq.n	8000e16 <__aeabi_fdiv+0x182>
 8000d38:	4642      	mov	r2, r8
 8000d3a:	002c      	movs	r4, r5
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d140      	bne.n	8000dc2 <__aeabi_fdiv+0x12e>
 8000d40:	2000      	movs	r0, #0
 8000d42:	2400      	movs	r4, #0
 8000d44:	05c0      	lsls	r0, r0, #23
 8000d46:	4320      	orrs	r0, r4
 8000d48:	07d2      	lsls	r2, r2, #31
 8000d4a:	4310      	orrs	r0, r2
 8000d4c:	bce0      	pop	{r5, r6, r7}
 8000d4e:	46ba      	mov	sl, r7
 8000d50:	46b1      	mov	r9, r6
 8000d52:	46a8      	mov	r8, r5
 8000d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d56:	20ff      	movs	r0, #255	@ 0xff
 8000d58:	2400      	movs	r4, #0
 8000d5a:	e7f3      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000d5c:	2c00      	cmp	r4, #0
 8000d5e:	d120      	bne.n	8000da2 <__aeabi_fdiv+0x10e>
 8000d60:	2302      	movs	r3, #2
 8000d62:	3fff      	subs	r7, #255	@ 0xff
 8000d64:	e7d8      	b.n	8000d18 <__aeabi_fdiv+0x84>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d105      	bne.n	8000d76 <__aeabi_fdiv+0xe2>
 8000d6a:	2304      	movs	r3, #4
 8000d6c:	4699      	mov	r9, r3
 8000d6e:	3b03      	subs	r3, #3
 8000d70:	2700      	movs	r7, #0
 8000d72:	469a      	mov	sl, r3
 8000d74:	e7a5      	b.n	8000cc2 <__aeabi_fdiv+0x2e>
 8000d76:	0028      	movs	r0, r5
 8000d78:	f002 fe4e 	bl	8003a18 <__clzsi2>
 8000d7c:	2776      	movs	r7, #118	@ 0x76
 8000d7e:	1f43      	subs	r3, r0, #5
 8000d80:	409d      	lsls	r5, r3
 8000d82:	2300      	movs	r3, #0
 8000d84:	427f      	negs	r7, r7
 8000d86:	4699      	mov	r9, r3
 8000d88:	469a      	mov	sl, r3
 8000d8a:	1a3f      	subs	r7, r7, r0
 8000d8c:	e799      	b.n	8000cc2 <__aeabi_fdiv+0x2e>
 8000d8e:	0020      	movs	r0, r4
 8000d90:	f002 fe42 	bl	8003a18 <__clzsi2>
 8000d94:	1f43      	subs	r3, r0, #5
 8000d96:	409c      	lsls	r4, r3
 8000d98:	2376      	movs	r3, #118	@ 0x76
 8000d9a:	425b      	negs	r3, r3
 8000d9c:	1a1b      	subs	r3, r3, r0
 8000d9e:	2000      	movs	r0, #0
 8000da0:	e79e      	b.n	8000ce0 <__aeabi_fdiv+0x4c>
 8000da2:	2303      	movs	r3, #3
 8000da4:	464a      	mov	r2, r9
 8000da6:	431a      	orrs	r2, r3
 8000da8:	4691      	mov	r9, r2
 8000daa:	2003      	movs	r0, #3
 8000dac:	33fc      	adds	r3, #252	@ 0xfc
 8000dae:	e797      	b.n	8000ce0 <__aeabi_fdiv+0x4c>
 8000db0:	230c      	movs	r3, #12
 8000db2:	4699      	mov	r9, r3
 8000db4:	3b09      	subs	r3, #9
 8000db6:	27ff      	movs	r7, #255	@ 0xff
 8000db8:	469a      	mov	sl, r3
 8000dba:	e782      	b.n	8000cc2 <__aeabi_fdiv+0x2e>
 8000dbc:	2803      	cmp	r0, #3
 8000dbe:	d02c      	beq.n	8000e1a <__aeabi_fdiv+0x186>
 8000dc0:	0032      	movs	r2, r6
 8000dc2:	0038      	movs	r0, r7
 8000dc4:	307f      	adds	r0, #127	@ 0x7f
 8000dc6:	2800      	cmp	r0, #0
 8000dc8:	dd47      	ble.n	8000e5a <__aeabi_fdiv+0x1c6>
 8000dca:	0763      	lsls	r3, r4, #29
 8000dcc:	d004      	beq.n	8000dd8 <__aeabi_fdiv+0x144>
 8000dce:	230f      	movs	r3, #15
 8000dd0:	4023      	ands	r3, r4
 8000dd2:	2b04      	cmp	r3, #4
 8000dd4:	d000      	beq.n	8000dd8 <__aeabi_fdiv+0x144>
 8000dd6:	3404      	adds	r4, #4
 8000dd8:	0123      	lsls	r3, r4, #4
 8000dda:	d503      	bpl.n	8000de4 <__aeabi_fdiv+0x150>
 8000ddc:	0038      	movs	r0, r7
 8000dde:	4b37      	ldr	r3, [pc, #220]	@ (8000ebc <__aeabi_fdiv+0x228>)
 8000de0:	3080      	adds	r0, #128	@ 0x80
 8000de2:	401c      	ands	r4, r3
 8000de4:	28fe      	cmp	r0, #254	@ 0xfe
 8000de6:	dcb6      	bgt.n	8000d56 <__aeabi_fdiv+0xc2>
 8000de8:	01a4      	lsls	r4, r4, #6
 8000dea:	0a64      	lsrs	r4, r4, #9
 8000dec:	b2c0      	uxtb	r0, r0
 8000dee:	e7a9      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000df0:	2480      	movs	r4, #128	@ 0x80
 8000df2:	2200      	movs	r2, #0
 8000df4:	20ff      	movs	r0, #255	@ 0xff
 8000df6:	03e4      	lsls	r4, r4, #15
 8000df8:	e7a4      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000dfa:	2380      	movs	r3, #128	@ 0x80
 8000dfc:	03db      	lsls	r3, r3, #15
 8000dfe:	421d      	tst	r5, r3
 8000e00:	d001      	beq.n	8000e06 <__aeabi_fdiv+0x172>
 8000e02:	421c      	tst	r4, r3
 8000e04:	d00b      	beq.n	8000e1e <__aeabi_fdiv+0x18a>
 8000e06:	2480      	movs	r4, #128	@ 0x80
 8000e08:	03e4      	lsls	r4, r4, #15
 8000e0a:	432c      	orrs	r4, r5
 8000e0c:	0264      	lsls	r4, r4, #9
 8000e0e:	4642      	mov	r2, r8
 8000e10:	20ff      	movs	r0, #255	@ 0xff
 8000e12:	0a64      	lsrs	r4, r4, #9
 8000e14:	e796      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000e16:	4646      	mov	r6, r8
 8000e18:	002c      	movs	r4, r5
 8000e1a:	2380      	movs	r3, #128	@ 0x80
 8000e1c:	03db      	lsls	r3, r3, #15
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	0264      	lsls	r4, r4, #9
 8000e22:	0032      	movs	r2, r6
 8000e24:	20ff      	movs	r0, #255	@ 0xff
 8000e26:	0a64      	lsrs	r4, r4, #9
 8000e28:	e78c      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000e2a:	016d      	lsls	r5, r5, #5
 8000e2c:	0160      	lsls	r0, r4, #5
 8000e2e:	4285      	cmp	r5, r0
 8000e30:	d22d      	bcs.n	8000e8e <__aeabi_fdiv+0x1fa>
 8000e32:	231b      	movs	r3, #27
 8000e34:	2400      	movs	r4, #0
 8000e36:	3f01      	subs	r7, #1
 8000e38:	2601      	movs	r6, #1
 8000e3a:	0029      	movs	r1, r5
 8000e3c:	0064      	lsls	r4, r4, #1
 8000e3e:	006d      	lsls	r5, r5, #1
 8000e40:	2900      	cmp	r1, #0
 8000e42:	db01      	blt.n	8000e48 <__aeabi_fdiv+0x1b4>
 8000e44:	4285      	cmp	r5, r0
 8000e46:	d301      	bcc.n	8000e4c <__aeabi_fdiv+0x1b8>
 8000e48:	1a2d      	subs	r5, r5, r0
 8000e4a:	4334      	orrs	r4, r6
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1f3      	bne.n	8000e3a <__aeabi_fdiv+0x1a6>
 8000e52:	1e6b      	subs	r3, r5, #1
 8000e54:	419d      	sbcs	r5, r3
 8000e56:	432c      	orrs	r4, r5
 8000e58:	e7b3      	b.n	8000dc2 <__aeabi_fdiv+0x12e>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	1a1b      	subs	r3, r3, r0
 8000e5e:	2b1b      	cmp	r3, #27
 8000e60:	dd00      	ble.n	8000e64 <__aeabi_fdiv+0x1d0>
 8000e62:	e76d      	b.n	8000d40 <__aeabi_fdiv+0xac>
 8000e64:	0021      	movs	r1, r4
 8000e66:	379e      	adds	r7, #158	@ 0x9e
 8000e68:	40d9      	lsrs	r1, r3
 8000e6a:	40bc      	lsls	r4, r7
 8000e6c:	000b      	movs	r3, r1
 8000e6e:	1e61      	subs	r1, r4, #1
 8000e70:	418c      	sbcs	r4, r1
 8000e72:	4323      	orrs	r3, r4
 8000e74:	0759      	lsls	r1, r3, #29
 8000e76:	d004      	beq.n	8000e82 <__aeabi_fdiv+0x1ee>
 8000e78:	210f      	movs	r1, #15
 8000e7a:	4019      	ands	r1, r3
 8000e7c:	2904      	cmp	r1, #4
 8000e7e:	d000      	beq.n	8000e82 <__aeabi_fdiv+0x1ee>
 8000e80:	3304      	adds	r3, #4
 8000e82:	0159      	lsls	r1, r3, #5
 8000e84:	d413      	bmi.n	8000eae <__aeabi_fdiv+0x21a>
 8000e86:	019b      	lsls	r3, r3, #6
 8000e88:	2000      	movs	r0, #0
 8000e8a:	0a5c      	lsrs	r4, r3, #9
 8000e8c:	e75a      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000e8e:	231a      	movs	r3, #26
 8000e90:	2401      	movs	r4, #1
 8000e92:	1a2d      	subs	r5, r5, r0
 8000e94:	e7d0      	b.n	8000e38 <__aeabi_fdiv+0x1a4>
 8000e96:	1e98      	subs	r0, r3, #2
 8000e98:	4243      	negs	r3, r0
 8000e9a:	4158      	adcs	r0, r3
 8000e9c:	4240      	negs	r0, r0
 8000e9e:	0032      	movs	r2, r6
 8000ea0:	2400      	movs	r4, #0
 8000ea2:	b2c0      	uxtb	r0, r0
 8000ea4:	e74e      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000ea6:	4642      	mov	r2, r8
 8000ea8:	20ff      	movs	r0, #255	@ 0xff
 8000eaa:	2400      	movs	r4, #0
 8000eac:	e74a      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000eae:	2001      	movs	r0, #1
 8000eb0:	2400      	movs	r4, #0
 8000eb2:	e747      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000eb4:	080119a0 	.word	0x080119a0
 8000eb8:	080119e0 	.word	0x080119e0
 8000ebc:	f7ffffff 	.word	0xf7ffffff

08000ec0 <__eqsf2>:
 8000ec0:	b570      	push	{r4, r5, r6, lr}
 8000ec2:	0042      	lsls	r2, r0, #1
 8000ec4:	024e      	lsls	r6, r1, #9
 8000ec6:	004c      	lsls	r4, r1, #1
 8000ec8:	0245      	lsls	r5, r0, #9
 8000eca:	0a6d      	lsrs	r5, r5, #9
 8000ecc:	0e12      	lsrs	r2, r2, #24
 8000ece:	0fc3      	lsrs	r3, r0, #31
 8000ed0:	0a76      	lsrs	r6, r6, #9
 8000ed2:	0e24      	lsrs	r4, r4, #24
 8000ed4:	0fc9      	lsrs	r1, r1, #31
 8000ed6:	2aff      	cmp	r2, #255	@ 0xff
 8000ed8:	d010      	beq.n	8000efc <__eqsf2+0x3c>
 8000eda:	2cff      	cmp	r4, #255	@ 0xff
 8000edc:	d00c      	beq.n	8000ef8 <__eqsf2+0x38>
 8000ede:	2001      	movs	r0, #1
 8000ee0:	42a2      	cmp	r2, r4
 8000ee2:	d10a      	bne.n	8000efa <__eqsf2+0x3a>
 8000ee4:	42b5      	cmp	r5, r6
 8000ee6:	d108      	bne.n	8000efa <__eqsf2+0x3a>
 8000ee8:	428b      	cmp	r3, r1
 8000eea:	d00f      	beq.n	8000f0c <__eqsf2+0x4c>
 8000eec:	2a00      	cmp	r2, #0
 8000eee:	d104      	bne.n	8000efa <__eqsf2+0x3a>
 8000ef0:	0028      	movs	r0, r5
 8000ef2:	1e43      	subs	r3, r0, #1
 8000ef4:	4198      	sbcs	r0, r3
 8000ef6:	e000      	b.n	8000efa <__eqsf2+0x3a>
 8000ef8:	2001      	movs	r0, #1
 8000efa:	bd70      	pop	{r4, r5, r6, pc}
 8000efc:	2001      	movs	r0, #1
 8000efe:	2cff      	cmp	r4, #255	@ 0xff
 8000f00:	d1fb      	bne.n	8000efa <__eqsf2+0x3a>
 8000f02:	4335      	orrs	r5, r6
 8000f04:	d1f9      	bne.n	8000efa <__eqsf2+0x3a>
 8000f06:	404b      	eors	r3, r1
 8000f08:	0018      	movs	r0, r3
 8000f0a:	e7f6      	b.n	8000efa <__eqsf2+0x3a>
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	e7f4      	b.n	8000efa <__eqsf2+0x3a>

08000f10 <__gesf2>:
 8000f10:	b530      	push	{r4, r5, lr}
 8000f12:	0042      	lsls	r2, r0, #1
 8000f14:	0244      	lsls	r4, r0, #9
 8000f16:	024d      	lsls	r5, r1, #9
 8000f18:	0fc3      	lsrs	r3, r0, #31
 8000f1a:	0048      	lsls	r0, r1, #1
 8000f1c:	0a64      	lsrs	r4, r4, #9
 8000f1e:	0e12      	lsrs	r2, r2, #24
 8000f20:	0a6d      	lsrs	r5, r5, #9
 8000f22:	0e00      	lsrs	r0, r0, #24
 8000f24:	0fc9      	lsrs	r1, r1, #31
 8000f26:	2aff      	cmp	r2, #255	@ 0xff
 8000f28:	d018      	beq.n	8000f5c <__gesf2+0x4c>
 8000f2a:	28ff      	cmp	r0, #255	@ 0xff
 8000f2c:	d00a      	beq.n	8000f44 <__gesf2+0x34>
 8000f2e:	2a00      	cmp	r2, #0
 8000f30:	d11e      	bne.n	8000f70 <__gesf2+0x60>
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d10a      	bne.n	8000f4c <__gesf2+0x3c>
 8000f36:	2d00      	cmp	r5, #0
 8000f38:	d029      	beq.n	8000f8e <__gesf2+0x7e>
 8000f3a:	2c00      	cmp	r4, #0
 8000f3c:	d12d      	bne.n	8000f9a <__gesf2+0x8a>
 8000f3e:	0048      	lsls	r0, r1, #1
 8000f40:	3801      	subs	r0, #1
 8000f42:	bd30      	pop	{r4, r5, pc}
 8000f44:	2d00      	cmp	r5, #0
 8000f46:	d125      	bne.n	8000f94 <__gesf2+0x84>
 8000f48:	2a00      	cmp	r2, #0
 8000f4a:	d101      	bne.n	8000f50 <__gesf2+0x40>
 8000f4c:	2c00      	cmp	r4, #0
 8000f4e:	d0f6      	beq.n	8000f3e <__gesf2+0x2e>
 8000f50:	428b      	cmp	r3, r1
 8000f52:	d019      	beq.n	8000f88 <__gesf2+0x78>
 8000f54:	2001      	movs	r0, #1
 8000f56:	425b      	negs	r3, r3
 8000f58:	4318      	orrs	r0, r3
 8000f5a:	e7f2      	b.n	8000f42 <__gesf2+0x32>
 8000f5c:	2c00      	cmp	r4, #0
 8000f5e:	d119      	bne.n	8000f94 <__gesf2+0x84>
 8000f60:	28ff      	cmp	r0, #255	@ 0xff
 8000f62:	d1f7      	bne.n	8000f54 <__gesf2+0x44>
 8000f64:	2d00      	cmp	r5, #0
 8000f66:	d115      	bne.n	8000f94 <__gesf2+0x84>
 8000f68:	2000      	movs	r0, #0
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d1f2      	bne.n	8000f54 <__gesf2+0x44>
 8000f6e:	e7e8      	b.n	8000f42 <__gesf2+0x32>
 8000f70:	2800      	cmp	r0, #0
 8000f72:	d0ef      	beq.n	8000f54 <__gesf2+0x44>
 8000f74:	428b      	cmp	r3, r1
 8000f76:	d1ed      	bne.n	8000f54 <__gesf2+0x44>
 8000f78:	4282      	cmp	r2, r0
 8000f7a:	dceb      	bgt.n	8000f54 <__gesf2+0x44>
 8000f7c:	db04      	blt.n	8000f88 <__gesf2+0x78>
 8000f7e:	42ac      	cmp	r4, r5
 8000f80:	d8e8      	bhi.n	8000f54 <__gesf2+0x44>
 8000f82:	2000      	movs	r0, #0
 8000f84:	42ac      	cmp	r4, r5
 8000f86:	d2dc      	bcs.n	8000f42 <__gesf2+0x32>
 8000f88:	0058      	lsls	r0, r3, #1
 8000f8a:	3801      	subs	r0, #1
 8000f8c:	e7d9      	b.n	8000f42 <__gesf2+0x32>
 8000f8e:	2c00      	cmp	r4, #0
 8000f90:	d0d7      	beq.n	8000f42 <__gesf2+0x32>
 8000f92:	e7df      	b.n	8000f54 <__gesf2+0x44>
 8000f94:	2002      	movs	r0, #2
 8000f96:	4240      	negs	r0, r0
 8000f98:	e7d3      	b.n	8000f42 <__gesf2+0x32>
 8000f9a:	428b      	cmp	r3, r1
 8000f9c:	d1da      	bne.n	8000f54 <__gesf2+0x44>
 8000f9e:	e7ee      	b.n	8000f7e <__gesf2+0x6e>

08000fa0 <__lesf2>:
 8000fa0:	b530      	push	{r4, r5, lr}
 8000fa2:	0042      	lsls	r2, r0, #1
 8000fa4:	0244      	lsls	r4, r0, #9
 8000fa6:	024d      	lsls	r5, r1, #9
 8000fa8:	0fc3      	lsrs	r3, r0, #31
 8000faa:	0048      	lsls	r0, r1, #1
 8000fac:	0a64      	lsrs	r4, r4, #9
 8000fae:	0e12      	lsrs	r2, r2, #24
 8000fb0:	0a6d      	lsrs	r5, r5, #9
 8000fb2:	0e00      	lsrs	r0, r0, #24
 8000fb4:	0fc9      	lsrs	r1, r1, #31
 8000fb6:	2aff      	cmp	r2, #255	@ 0xff
 8000fb8:	d017      	beq.n	8000fea <__lesf2+0x4a>
 8000fba:	28ff      	cmp	r0, #255	@ 0xff
 8000fbc:	d00a      	beq.n	8000fd4 <__lesf2+0x34>
 8000fbe:	2a00      	cmp	r2, #0
 8000fc0:	d11b      	bne.n	8000ffa <__lesf2+0x5a>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	d10a      	bne.n	8000fdc <__lesf2+0x3c>
 8000fc6:	2d00      	cmp	r5, #0
 8000fc8:	d01d      	beq.n	8001006 <__lesf2+0x66>
 8000fca:	2c00      	cmp	r4, #0
 8000fcc:	d12d      	bne.n	800102a <__lesf2+0x8a>
 8000fce:	0048      	lsls	r0, r1, #1
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e011      	b.n	8000ff8 <__lesf2+0x58>
 8000fd4:	2d00      	cmp	r5, #0
 8000fd6:	d10e      	bne.n	8000ff6 <__lesf2+0x56>
 8000fd8:	2a00      	cmp	r2, #0
 8000fda:	d101      	bne.n	8000fe0 <__lesf2+0x40>
 8000fdc:	2c00      	cmp	r4, #0
 8000fde:	d0f6      	beq.n	8000fce <__lesf2+0x2e>
 8000fe0:	428b      	cmp	r3, r1
 8000fe2:	d10c      	bne.n	8000ffe <__lesf2+0x5e>
 8000fe4:	0058      	lsls	r0, r3, #1
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e006      	b.n	8000ff8 <__lesf2+0x58>
 8000fea:	2c00      	cmp	r4, #0
 8000fec:	d103      	bne.n	8000ff6 <__lesf2+0x56>
 8000fee:	28ff      	cmp	r0, #255	@ 0xff
 8000ff0:	d105      	bne.n	8000ffe <__lesf2+0x5e>
 8000ff2:	2d00      	cmp	r5, #0
 8000ff4:	d015      	beq.n	8001022 <__lesf2+0x82>
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	bd30      	pop	{r4, r5, pc}
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	d106      	bne.n	800100c <__lesf2+0x6c>
 8000ffe:	2001      	movs	r0, #1
 8001000:	425b      	negs	r3, r3
 8001002:	4318      	orrs	r0, r3
 8001004:	e7f8      	b.n	8000ff8 <__lesf2+0x58>
 8001006:	2c00      	cmp	r4, #0
 8001008:	d0f6      	beq.n	8000ff8 <__lesf2+0x58>
 800100a:	e7f8      	b.n	8000ffe <__lesf2+0x5e>
 800100c:	428b      	cmp	r3, r1
 800100e:	d1f6      	bne.n	8000ffe <__lesf2+0x5e>
 8001010:	4282      	cmp	r2, r0
 8001012:	dcf4      	bgt.n	8000ffe <__lesf2+0x5e>
 8001014:	dbe6      	blt.n	8000fe4 <__lesf2+0x44>
 8001016:	42ac      	cmp	r4, r5
 8001018:	d8f1      	bhi.n	8000ffe <__lesf2+0x5e>
 800101a:	2000      	movs	r0, #0
 800101c:	42ac      	cmp	r4, r5
 800101e:	d2eb      	bcs.n	8000ff8 <__lesf2+0x58>
 8001020:	e7e0      	b.n	8000fe4 <__lesf2+0x44>
 8001022:	2000      	movs	r0, #0
 8001024:	428b      	cmp	r3, r1
 8001026:	d1ea      	bne.n	8000ffe <__lesf2+0x5e>
 8001028:	e7e6      	b.n	8000ff8 <__lesf2+0x58>
 800102a:	428b      	cmp	r3, r1
 800102c:	d1e7      	bne.n	8000ffe <__lesf2+0x5e>
 800102e:	e7f2      	b.n	8001016 <__lesf2+0x76>

08001030 <__aeabi_fmul>:
 8001030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001032:	464f      	mov	r7, r9
 8001034:	4646      	mov	r6, r8
 8001036:	46d6      	mov	lr, sl
 8001038:	0044      	lsls	r4, r0, #1
 800103a:	b5c0      	push	{r6, r7, lr}
 800103c:	0246      	lsls	r6, r0, #9
 800103e:	1c0f      	adds	r7, r1, #0
 8001040:	0a76      	lsrs	r6, r6, #9
 8001042:	0e24      	lsrs	r4, r4, #24
 8001044:	0fc5      	lsrs	r5, r0, #31
 8001046:	2c00      	cmp	r4, #0
 8001048:	d100      	bne.n	800104c <__aeabi_fmul+0x1c>
 800104a:	e0da      	b.n	8001202 <__aeabi_fmul+0x1d2>
 800104c:	2cff      	cmp	r4, #255	@ 0xff
 800104e:	d074      	beq.n	800113a <__aeabi_fmul+0x10a>
 8001050:	2380      	movs	r3, #128	@ 0x80
 8001052:	00f6      	lsls	r6, r6, #3
 8001054:	04db      	lsls	r3, r3, #19
 8001056:	431e      	orrs	r6, r3
 8001058:	2300      	movs	r3, #0
 800105a:	4699      	mov	r9, r3
 800105c:	469a      	mov	sl, r3
 800105e:	3c7f      	subs	r4, #127	@ 0x7f
 8001060:	027b      	lsls	r3, r7, #9
 8001062:	0a5b      	lsrs	r3, r3, #9
 8001064:	4698      	mov	r8, r3
 8001066:	007b      	lsls	r3, r7, #1
 8001068:	0e1b      	lsrs	r3, r3, #24
 800106a:	0fff      	lsrs	r7, r7, #31
 800106c:	2b00      	cmp	r3, #0
 800106e:	d074      	beq.n	800115a <__aeabi_fmul+0x12a>
 8001070:	2bff      	cmp	r3, #255	@ 0xff
 8001072:	d100      	bne.n	8001076 <__aeabi_fmul+0x46>
 8001074:	e08e      	b.n	8001194 <__aeabi_fmul+0x164>
 8001076:	4642      	mov	r2, r8
 8001078:	2180      	movs	r1, #128	@ 0x80
 800107a:	00d2      	lsls	r2, r2, #3
 800107c:	04c9      	lsls	r1, r1, #19
 800107e:	4311      	orrs	r1, r2
 8001080:	3b7f      	subs	r3, #127	@ 0x7f
 8001082:	002a      	movs	r2, r5
 8001084:	18e4      	adds	r4, r4, r3
 8001086:	464b      	mov	r3, r9
 8001088:	407a      	eors	r2, r7
 800108a:	4688      	mov	r8, r1
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	2b0a      	cmp	r3, #10
 8001090:	dc75      	bgt.n	800117e <__aeabi_fmul+0x14e>
 8001092:	464b      	mov	r3, r9
 8001094:	2000      	movs	r0, #0
 8001096:	2b02      	cmp	r3, #2
 8001098:	dd0f      	ble.n	80010ba <__aeabi_fmul+0x8a>
 800109a:	4649      	mov	r1, r9
 800109c:	2301      	movs	r3, #1
 800109e:	408b      	lsls	r3, r1
 80010a0:	21a6      	movs	r1, #166	@ 0xa6
 80010a2:	00c9      	lsls	r1, r1, #3
 80010a4:	420b      	tst	r3, r1
 80010a6:	d169      	bne.n	800117c <__aeabi_fmul+0x14c>
 80010a8:	2190      	movs	r1, #144	@ 0x90
 80010aa:	0089      	lsls	r1, r1, #2
 80010ac:	420b      	tst	r3, r1
 80010ae:	d000      	beq.n	80010b2 <__aeabi_fmul+0x82>
 80010b0:	e100      	b.n	80012b4 <__aeabi_fmul+0x284>
 80010b2:	2188      	movs	r1, #136	@ 0x88
 80010b4:	4219      	tst	r1, r3
 80010b6:	d000      	beq.n	80010ba <__aeabi_fmul+0x8a>
 80010b8:	e0f5      	b.n	80012a6 <__aeabi_fmul+0x276>
 80010ba:	4641      	mov	r1, r8
 80010bc:	0409      	lsls	r1, r1, #16
 80010be:	0c09      	lsrs	r1, r1, #16
 80010c0:	4643      	mov	r3, r8
 80010c2:	0008      	movs	r0, r1
 80010c4:	0c35      	lsrs	r5, r6, #16
 80010c6:	0436      	lsls	r6, r6, #16
 80010c8:	0c1b      	lsrs	r3, r3, #16
 80010ca:	0c36      	lsrs	r6, r6, #16
 80010cc:	4370      	muls	r0, r6
 80010ce:	4369      	muls	r1, r5
 80010d0:	435e      	muls	r6, r3
 80010d2:	435d      	muls	r5, r3
 80010d4:	1876      	adds	r6, r6, r1
 80010d6:	0c03      	lsrs	r3, r0, #16
 80010d8:	199b      	adds	r3, r3, r6
 80010da:	4299      	cmp	r1, r3
 80010dc:	d903      	bls.n	80010e6 <__aeabi_fmul+0xb6>
 80010de:	2180      	movs	r1, #128	@ 0x80
 80010e0:	0249      	lsls	r1, r1, #9
 80010e2:	468c      	mov	ip, r1
 80010e4:	4465      	add	r5, ip
 80010e6:	0400      	lsls	r0, r0, #16
 80010e8:	0419      	lsls	r1, r3, #16
 80010ea:	0c00      	lsrs	r0, r0, #16
 80010ec:	1809      	adds	r1, r1, r0
 80010ee:	018e      	lsls	r6, r1, #6
 80010f0:	1e70      	subs	r0, r6, #1
 80010f2:	4186      	sbcs	r6, r0
 80010f4:	0c1b      	lsrs	r3, r3, #16
 80010f6:	0e89      	lsrs	r1, r1, #26
 80010f8:	195b      	adds	r3, r3, r5
 80010fa:	430e      	orrs	r6, r1
 80010fc:	019b      	lsls	r3, r3, #6
 80010fe:	431e      	orrs	r6, r3
 8001100:	011b      	lsls	r3, r3, #4
 8001102:	d46c      	bmi.n	80011de <__aeabi_fmul+0x1ae>
 8001104:	0023      	movs	r3, r4
 8001106:	337f      	adds	r3, #127	@ 0x7f
 8001108:	2b00      	cmp	r3, #0
 800110a:	dc00      	bgt.n	800110e <__aeabi_fmul+0xde>
 800110c:	e0b1      	b.n	8001272 <__aeabi_fmul+0x242>
 800110e:	0015      	movs	r5, r2
 8001110:	0771      	lsls	r1, r6, #29
 8001112:	d00b      	beq.n	800112c <__aeabi_fmul+0xfc>
 8001114:	200f      	movs	r0, #15
 8001116:	0021      	movs	r1, r4
 8001118:	4030      	ands	r0, r6
 800111a:	2804      	cmp	r0, #4
 800111c:	d006      	beq.n	800112c <__aeabi_fmul+0xfc>
 800111e:	3604      	adds	r6, #4
 8001120:	0132      	lsls	r2, r6, #4
 8001122:	d503      	bpl.n	800112c <__aeabi_fmul+0xfc>
 8001124:	4b6e      	ldr	r3, [pc, #440]	@ (80012e0 <__aeabi_fmul+0x2b0>)
 8001126:	401e      	ands	r6, r3
 8001128:	000b      	movs	r3, r1
 800112a:	3380      	adds	r3, #128	@ 0x80
 800112c:	2bfe      	cmp	r3, #254	@ 0xfe
 800112e:	dd00      	ble.n	8001132 <__aeabi_fmul+0x102>
 8001130:	e0bd      	b.n	80012ae <__aeabi_fmul+0x27e>
 8001132:	01b2      	lsls	r2, r6, #6
 8001134:	0a52      	lsrs	r2, r2, #9
 8001136:	b2db      	uxtb	r3, r3
 8001138:	e048      	b.n	80011cc <__aeabi_fmul+0x19c>
 800113a:	2e00      	cmp	r6, #0
 800113c:	d000      	beq.n	8001140 <__aeabi_fmul+0x110>
 800113e:	e092      	b.n	8001266 <__aeabi_fmul+0x236>
 8001140:	2308      	movs	r3, #8
 8001142:	4699      	mov	r9, r3
 8001144:	3b06      	subs	r3, #6
 8001146:	469a      	mov	sl, r3
 8001148:	027b      	lsls	r3, r7, #9
 800114a:	0a5b      	lsrs	r3, r3, #9
 800114c:	4698      	mov	r8, r3
 800114e:	007b      	lsls	r3, r7, #1
 8001150:	24ff      	movs	r4, #255	@ 0xff
 8001152:	0e1b      	lsrs	r3, r3, #24
 8001154:	0fff      	lsrs	r7, r7, #31
 8001156:	2b00      	cmp	r3, #0
 8001158:	d18a      	bne.n	8001070 <__aeabi_fmul+0x40>
 800115a:	4642      	mov	r2, r8
 800115c:	2a00      	cmp	r2, #0
 800115e:	d164      	bne.n	800122a <__aeabi_fmul+0x1fa>
 8001160:	4649      	mov	r1, r9
 8001162:	3201      	adds	r2, #1
 8001164:	4311      	orrs	r1, r2
 8001166:	4689      	mov	r9, r1
 8001168:	290a      	cmp	r1, #10
 800116a:	dc08      	bgt.n	800117e <__aeabi_fmul+0x14e>
 800116c:	407d      	eors	r5, r7
 800116e:	2001      	movs	r0, #1
 8001170:	b2ea      	uxtb	r2, r5
 8001172:	2902      	cmp	r1, #2
 8001174:	dc91      	bgt.n	800109a <__aeabi_fmul+0x6a>
 8001176:	0015      	movs	r5, r2
 8001178:	2200      	movs	r2, #0
 800117a:	e027      	b.n	80011cc <__aeabi_fmul+0x19c>
 800117c:	0015      	movs	r5, r2
 800117e:	4653      	mov	r3, sl
 8001180:	2b02      	cmp	r3, #2
 8001182:	d100      	bne.n	8001186 <__aeabi_fmul+0x156>
 8001184:	e093      	b.n	80012ae <__aeabi_fmul+0x27e>
 8001186:	2b03      	cmp	r3, #3
 8001188:	d01a      	beq.n	80011c0 <__aeabi_fmul+0x190>
 800118a:	2b01      	cmp	r3, #1
 800118c:	d12c      	bne.n	80011e8 <__aeabi_fmul+0x1b8>
 800118e:	2300      	movs	r3, #0
 8001190:	2200      	movs	r2, #0
 8001192:	e01b      	b.n	80011cc <__aeabi_fmul+0x19c>
 8001194:	4643      	mov	r3, r8
 8001196:	34ff      	adds	r4, #255	@ 0xff
 8001198:	2b00      	cmp	r3, #0
 800119a:	d055      	beq.n	8001248 <__aeabi_fmul+0x218>
 800119c:	2103      	movs	r1, #3
 800119e:	464b      	mov	r3, r9
 80011a0:	430b      	orrs	r3, r1
 80011a2:	0019      	movs	r1, r3
 80011a4:	2b0a      	cmp	r3, #10
 80011a6:	dc00      	bgt.n	80011aa <__aeabi_fmul+0x17a>
 80011a8:	e092      	b.n	80012d0 <__aeabi_fmul+0x2a0>
 80011aa:	2b0f      	cmp	r3, #15
 80011ac:	d000      	beq.n	80011b0 <__aeabi_fmul+0x180>
 80011ae:	e08c      	b.n	80012ca <__aeabi_fmul+0x29a>
 80011b0:	2280      	movs	r2, #128	@ 0x80
 80011b2:	03d2      	lsls	r2, r2, #15
 80011b4:	4216      	tst	r6, r2
 80011b6:	d003      	beq.n	80011c0 <__aeabi_fmul+0x190>
 80011b8:	4643      	mov	r3, r8
 80011ba:	4213      	tst	r3, r2
 80011bc:	d100      	bne.n	80011c0 <__aeabi_fmul+0x190>
 80011be:	e07d      	b.n	80012bc <__aeabi_fmul+0x28c>
 80011c0:	2280      	movs	r2, #128	@ 0x80
 80011c2:	03d2      	lsls	r2, r2, #15
 80011c4:	4332      	orrs	r2, r6
 80011c6:	0252      	lsls	r2, r2, #9
 80011c8:	0a52      	lsrs	r2, r2, #9
 80011ca:	23ff      	movs	r3, #255	@ 0xff
 80011cc:	05d8      	lsls	r0, r3, #23
 80011ce:	07ed      	lsls	r5, r5, #31
 80011d0:	4310      	orrs	r0, r2
 80011d2:	4328      	orrs	r0, r5
 80011d4:	bce0      	pop	{r5, r6, r7}
 80011d6:	46ba      	mov	sl, r7
 80011d8:	46b1      	mov	r9, r6
 80011da:	46a8      	mov	r8, r5
 80011dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011de:	2301      	movs	r3, #1
 80011e0:	0015      	movs	r5, r2
 80011e2:	0871      	lsrs	r1, r6, #1
 80011e4:	401e      	ands	r6, r3
 80011e6:	430e      	orrs	r6, r1
 80011e8:	0023      	movs	r3, r4
 80011ea:	3380      	adds	r3, #128	@ 0x80
 80011ec:	1c61      	adds	r1, r4, #1
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	dd41      	ble.n	8001276 <__aeabi_fmul+0x246>
 80011f2:	0772      	lsls	r2, r6, #29
 80011f4:	d094      	beq.n	8001120 <__aeabi_fmul+0xf0>
 80011f6:	220f      	movs	r2, #15
 80011f8:	4032      	ands	r2, r6
 80011fa:	2a04      	cmp	r2, #4
 80011fc:	d000      	beq.n	8001200 <__aeabi_fmul+0x1d0>
 80011fe:	e78e      	b.n	800111e <__aeabi_fmul+0xee>
 8001200:	e78e      	b.n	8001120 <__aeabi_fmul+0xf0>
 8001202:	2e00      	cmp	r6, #0
 8001204:	d105      	bne.n	8001212 <__aeabi_fmul+0x1e2>
 8001206:	2304      	movs	r3, #4
 8001208:	4699      	mov	r9, r3
 800120a:	3b03      	subs	r3, #3
 800120c:	2400      	movs	r4, #0
 800120e:	469a      	mov	sl, r3
 8001210:	e726      	b.n	8001060 <__aeabi_fmul+0x30>
 8001212:	0030      	movs	r0, r6
 8001214:	f002 fc00 	bl	8003a18 <__clzsi2>
 8001218:	2476      	movs	r4, #118	@ 0x76
 800121a:	1f43      	subs	r3, r0, #5
 800121c:	409e      	lsls	r6, r3
 800121e:	2300      	movs	r3, #0
 8001220:	4264      	negs	r4, r4
 8001222:	4699      	mov	r9, r3
 8001224:	469a      	mov	sl, r3
 8001226:	1a24      	subs	r4, r4, r0
 8001228:	e71a      	b.n	8001060 <__aeabi_fmul+0x30>
 800122a:	4640      	mov	r0, r8
 800122c:	f002 fbf4 	bl	8003a18 <__clzsi2>
 8001230:	464b      	mov	r3, r9
 8001232:	1a24      	subs	r4, r4, r0
 8001234:	3c76      	subs	r4, #118	@ 0x76
 8001236:	2b0a      	cmp	r3, #10
 8001238:	dca1      	bgt.n	800117e <__aeabi_fmul+0x14e>
 800123a:	4643      	mov	r3, r8
 800123c:	3805      	subs	r0, #5
 800123e:	4083      	lsls	r3, r0
 8001240:	407d      	eors	r5, r7
 8001242:	4698      	mov	r8, r3
 8001244:	b2ea      	uxtb	r2, r5
 8001246:	e724      	b.n	8001092 <__aeabi_fmul+0x62>
 8001248:	464a      	mov	r2, r9
 800124a:	3302      	adds	r3, #2
 800124c:	4313      	orrs	r3, r2
 800124e:	002a      	movs	r2, r5
 8001250:	407a      	eors	r2, r7
 8001252:	b2d2      	uxtb	r2, r2
 8001254:	2b0a      	cmp	r3, #10
 8001256:	dc92      	bgt.n	800117e <__aeabi_fmul+0x14e>
 8001258:	4649      	mov	r1, r9
 800125a:	0015      	movs	r5, r2
 800125c:	2900      	cmp	r1, #0
 800125e:	d026      	beq.n	80012ae <__aeabi_fmul+0x27e>
 8001260:	4699      	mov	r9, r3
 8001262:	2002      	movs	r0, #2
 8001264:	e719      	b.n	800109a <__aeabi_fmul+0x6a>
 8001266:	230c      	movs	r3, #12
 8001268:	4699      	mov	r9, r3
 800126a:	3b09      	subs	r3, #9
 800126c:	24ff      	movs	r4, #255	@ 0xff
 800126e:	469a      	mov	sl, r3
 8001270:	e6f6      	b.n	8001060 <__aeabi_fmul+0x30>
 8001272:	0015      	movs	r5, r2
 8001274:	0021      	movs	r1, r4
 8001276:	2201      	movs	r2, #1
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b1b      	cmp	r3, #27
 800127c:	dd00      	ble.n	8001280 <__aeabi_fmul+0x250>
 800127e:	e786      	b.n	800118e <__aeabi_fmul+0x15e>
 8001280:	319e      	adds	r1, #158	@ 0x9e
 8001282:	0032      	movs	r2, r6
 8001284:	408e      	lsls	r6, r1
 8001286:	40da      	lsrs	r2, r3
 8001288:	1e73      	subs	r3, r6, #1
 800128a:	419e      	sbcs	r6, r3
 800128c:	4332      	orrs	r2, r6
 800128e:	0753      	lsls	r3, r2, #29
 8001290:	d004      	beq.n	800129c <__aeabi_fmul+0x26c>
 8001292:	230f      	movs	r3, #15
 8001294:	4013      	ands	r3, r2
 8001296:	2b04      	cmp	r3, #4
 8001298:	d000      	beq.n	800129c <__aeabi_fmul+0x26c>
 800129a:	3204      	adds	r2, #4
 800129c:	0153      	lsls	r3, r2, #5
 800129e:	d510      	bpl.n	80012c2 <__aeabi_fmul+0x292>
 80012a0:	2301      	movs	r3, #1
 80012a2:	2200      	movs	r2, #0
 80012a4:	e792      	b.n	80011cc <__aeabi_fmul+0x19c>
 80012a6:	003d      	movs	r5, r7
 80012a8:	4646      	mov	r6, r8
 80012aa:	4682      	mov	sl, r0
 80012ac:	e767      	b.n	800117e <__aeabi_fmul+0x14e>
 80012ae:	23ff      	movs	r3, #255	@ 0xff
 80012b0:	2200      	movs	r2, #0
 80012b2:	e78b      	b.n	80011cc <__aeabi_fmul+0x19c>
 80012b4:	2280      	movs	r2, #128	@ 0x80
 80012b6:	2500      	movs	r5, #0
 80012b8:	03d2      	lsls	r2, r2, #15
 80012ba:	e786      	b.n	80011ca <__aeabi_fmul+0x19a>
 80012bc:	003d      	movs	r5, r7
 80012be:	431a      	orrs	r2, r3
 80012c0:	e783      	b.n	80011ca <__aeabi_fmul+0x19a>
 80012c2:	0192      	lsls	r2, r2, #6
 80012c4:	2300      	movs	r3, #0
 80012c6:	0a52      	lsrs	r2, r2, #9
 80012c8:	e780      	b.n	80011cc <__aeabi_fmul+0x19c>
 80012ca:	003d      	movs	r5, r7
 80012cc:	4646      	mov	r6, r8
 80012ce:	e777      	b.n	80011c0 <__aeabi_fmul+0x190>
 80012d0:	002a      	movs	r2, r5
 80012d2:	2301      	movs	r3, #1
 80012d4:	407a      	eors	r2, r7
 80012d6:	408b      	lsls	r3, r1
 80012d8:	2003      	movs	r0, #3
 80012da:	b2d2      	uxtb	r2, r2
 80012dc:	e6e9      	b.n	80010b2 <__aeabi_fmul+0x82>
 80012de:	46c0      	nop			@ (mov r8, r8)
 80012e0:	f7ffffff 	.word	0xf7ffffff

080012e4 <__aeabi_fsub>:
 80012e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012e6:	4647      	mov	r7, r8
 80012e8:	46ce      	mov	lr, r9
 80012ea:	0243      	lsls	r3, r0, #9
 80012ec:	b580      	push	{r7, lr}
 80012ee:	0a5f      	lsrs	r7, r3, #9
 80012f0:	099b      	lsrs	r3, r3, #6
 80012f2:	0045      	lsls	r5, r0, #1
 80012f4:	004a      	lsls	r2, r1, #1
 80012f6:	469c      	mov	ip, r3
 80012f8:	024b      	lsls	r3, r1, #9
 80012fa:	0fc4      	lsrs	r4, r0, #31
 80012fc:	0fce      	lsrs	r6, r1, #31
 80012fe:	0e2d      	lsrs	r5, r5, #24
 8001300:	0a58      	lsrs	r0, r3, #9
 8001302:	0e12      	lsrs	r2, r2, #24
 8001304:	0999      	lsrs	r1, r3, #6
 8001306:	2aff      	cmp	r2, #255	@ 0xff
 8001308:	d06b      	beq.n	80013e2 <__aeabi_fsub+0xfe>
 800130a:	2301      	movs	r3, #1
 800130c:	405e      	eors	r6, r3
 800130e:	1aab      	subs	r3, r5, r2
 8001310:	42b4      	cmp	r4, r6
 8001312:	d04b      	beq.n	80013ac <__aeabi_fsub+0xc8>
 8001314:	2b00      	cmp	r3, #0
 8001316:	dc00      	bgt.n	800131a <__aeabi_fsub+0x36>
 8001318:	e0ff      	b.n	800151a <__aeabi_fsub+0x236>
 800131a:	2a00      	cmp	r2, #0
 800131c:	d100      	bne.n	8001320 <__aeabi_fsub+0x3c>
 800131e:	e088      	b.n	8001432 <__aeabi_fsub+0x14e>
 8001320:	2dff      	cmp	r5, #255	@ 0xff
 8001322:	d100      	bne.n	8001326 <__aeabi_fsub+0x42>
 8001324:	e0ef      	b.n	8001506 <__aeabi_fsub+0x222>
 8001326:	2280      	movs	r2, #128	@ 0x80
 8001328:	04d2      	lsls	r2, r2, #19
 800132a:	4311      	orrs	r1, r2
 800132c:	2001      	movs	r0, #1
 800132e:	2b1b      	cmp	r3, #27
 8001330:	dc08      	bgt.n	8001344 <__aeabi_fsub+0x60>
 8001332:	0008      	movs	r0, r1
 8001334:	2220      	movs	r2, #32
 8001336:	40d8      	lsrs	r0, r3
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	4099      	lsls	r1, r3
 800133c:	000b      	movs	r3, r1
 800133e:	1e5a      	subs	r2, r3, #1
 8001340:	4193      	sbcs	r3, r2
 8001342:	4318      	orrs	r0, r3
 8001344:	4663      	mov	r3, ip
 8001346:	1a1b      	subs	r3, r3, r0
 8001348:	469c      	mov	ip, r3
 800134a:	4663      	mov	r3, ip
 800134c:	015b      	lsls	r3, r3, #5
 800134e:	d400      	bmi.n	8001352 <__aeabi_fsub+0x6e>
 8001350:	e0cd      	b.n	80014ee <__aeabi_fsub+0x20a>
 8001352:	4663      	mov	r3, ip
 8001354:	019f      	lsls	r7, r3, #6
 8001356:	09bf      	lsrs	r7, r7, #6
 8001358:	0038      	movs	r0, r7
 800135a:	f002 fb5d 	bl	8003a18 <__clzsi2>
 800135e:	003b      	movs	r3, r7
 8001360:	3805      	subs	r0, #5
 8001362:	4083      	lsls	r3, r0
 8001364:	4285      	cmp	r5, r0
 8001366:	dc00      	bgt.n	800136a <__aeabi_fsub+0x86>
 8001368:	e0a2      	b.n	80014b0 <__aeabi_fsub+0x1cc>
 800136a:	4ab7      	ldr	r2, [pc, #732]	@ (8001648 <__aeabi_fsub+0x364>)
 800136c:	1a2d      	subs	r5, r5, r0
 800136e:	401a      	ands	r2, r3
 8001370:	4694      	mov	ip, r2
 8001372:	075a      	lsls	r2, r3, #29
 8001374:	d100      	bne.n	8001378 <__aeabi_fsub+0x94>
 8001376:	e0c3      	b.n	8001500 <__aeabi_fsub+0x21c>
 8001378:	220f      	movs	r2, #15
 800137a:	4013      	ands	r3, r2
 800137c:	2b04      	cmp	r3, #4
 800137e:	d100      	bne.n	8001382 <__aeabi_fsub+0x9e>
 8001380:	e0be      	b.n	8001500 <__aeabi_fsub+0x21c>
 8001382:	2304      	movs	r3, #4
 8001384:	4698      	mov	r8, r3
 8001386:	44c4      	add	ip, r8
 8001388:	4663      	mov	r3, ip
 800138a:	015b      	lsls	r3, r3, #5
 800138c:	d400      	bmi.n	8001390 <__aeabi_fsub+0xac>
 800138e:	e0b7      	b.n	8001500 <__aeabi_fsub+0x21c>
 8001390:	1c68      	adds	r0, r5, #1
 8001392:	2dfe      	cmp	r5, #254	@ 0xfe
 8001394:	d000      	beq.n	8001398 <__aeabi_fsub+0xb4>
 8001396:	e0a5      	b.n	80014e4 <__aeabi_fsub+0x200>
 8001398:	20ff      	movs	r0, #255	@ 0xff
 800139a:	2200      	movs	r2, #0
 800139c:	05c0      	lsls	r0, r0, #23
 800139e:	4310      	orrs	r0, r2
 80013a0:	07e4      	lsls	r4, r4, #31
 80013a2:	4320      	orrs	r0, r4
 80013a4:	bcc0      	pop	{r6, r7}
 80013a6:	46b9      	mov	r9, r7
 80013a8:	46b0      	mov	r8, r6
 80013aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	dc00      	bgt.n	80013b2 <__aeabi_fsub+0xce>
 80013b0:	e1eb      	b.n	800178a <__aeabi_fsub+0x4a6>
 80013b2:	2a00      	cmp	r2, #0
 80013b4:	d046      	beq.n	8001444 <__aeabi_fsub+0x160>
 80013b6:	2dff      	cmp	r5, #255	@ 0xff
 80013b8:	d100      	bne.n	80013bc <__aeabi_fsub+0xd8>
 80013ba:	e0a4      	b.n	8001506 <__aeabi_fsub+0x222>
 80013bc:	2280      	movs	r2, #128	@ 0x80
 80013be:	04d2      	lsls	r2, r2, #19
 80013c0:	4311      	orrs	r1, r2
 80013c2:	2b1b      	cmp	r3, #27
 80013c4:	dc00      	bgt.n	80013c8 <__aeabi_fsub+0xe4>
 80013c6:	e0fb      	b.n	80015c0 <__aeabi_fsub+0x2dc>
 80013c8:	2305      	movs	r3, #5
 80013ca:	4698      	mov	r8, r3
 80013cc:	002b      	movs	r3, r5
 80013ce:	44c4      	add	ip, r8
 80013d0:	4662      	mov	r2, ip
 80013d2:	08d7      	lsrs	r7, r2, #3
 80013d4:	2bff      	cmp	r3, #255	@ 0xff
 80013d6:	d100      	bne.n	80013da <__aeabi_fsub+0xf6>
 80013d8:	e095      	b.n	8001506 <__aeabi_fsub+0x222>
 80013da:	027a      	lsls	r2, r7, #9
 80013dc:	0a52      	lsrs	r2, r2, #9
 80013de:	b2d8      	uxtb	r0, r3
 80013e0:	e7dc      	b.n	800139c <__aeabi_fsub+0xb8>
 80013e2:	002b      	movs	r3, r5
 80013e4:	3bff      	subs	r3, #255	@ 0xff
 80013e6:	4699      	mov	r9, r3
 80013e8:	2900      	cmp	r1, #0
 80013ea:	d118      	bne.n	800141e <__aeabi_fsub+0x13a>
 80013ec:	2301      	movs	r3, #1
 80013ee:	405e      	eors	r6, r3
 80013f0:	42b4      	cmp	r4, r6
 80013f2:	d100      	bne.n	80013f6 <__aeabi_fsub+0x112>
 80013f4:	e0ca      	b.n	800158c <__aeabi_fsub+0x2a8>
 80013f6:	464b      	mov	r3, r9
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d02d      	beq.n	8001458 <__aeabi_fsub+0x174>
 80013fc:	2d00      	cmp	r5, #0
 80013fe:	d000      	beq.n	8001402 <__aeabi_fsub+0x11e>
 8001400:	e13c      	b.n	800167c <__aeabi_fsub+0x398>
 8001402:	23ff      	movs	r3, #255	@ 0xff
 8001404:	4664      	mov	r4, ip
 8001406:	2c00      	cmp	r4, #0
 8001408:	d100      	bne.n	800140c <__aeabi_fsub+0x128>
 800140a:	e15f      	b.n	80016cc <__aeabi_fsub+0x3e8>
 800140c:	1e5d      	subs	r5, r3, #1
 800140e:	2b01      	cmp	r3, #1
 8001410:	d100      	bne.n	8001414 <__aeabi_fsub+0x130>
 8001412:	e174      	b.n	80016fe <__aeabi_fsub+0x41a>
 8001414:	0034      	movs	r4, r6
 8001416:	2bff      	cmp	r3, #255	@ 0xff
 8001418:	d074      	beq.n	8001504 <__aeabi_fsub+0x220>
 800141a:	002b      	movs	r3, r5
 800141c:	e103      	b.n	8001626 <__aeabi_fsub+0x342>
 800141e:	42b4      	cmp	r4, r6
 8001420:	d100      	bne.n	8001424 <__aeabi_fsub+0x140>
 8001422:	e09c      	b.n	800155e <__aeabi_fsub+0x27a>
 8001424:	2b00      	cmp	r3, #0
 8001426:	d017      	beq.n	8001458 <__aeabi_fsub+0x174>
 8001428:	2d00      	cmp	r5, #0
 800142a:	d0ea      	beq.n	8001402 <__aeabi_fsub+0x11e>
 800142c:	0007      	movs	r7, r0
 800142e:	0034      	movs	r4, r6
 8001430:	e06c      	b.n	800150c <__aeabi_fsub+0x228>
 8001432:	2900      	cmp	r1, #0
 8001434:	d0cc      	beq.n	80013d0 <__aeabi_fsub+0xec>
 8001436:	1e5a      	subs	r2, r3, #1
 8001438:	2b01      	cmp	r3, #1
 800143a:	d02b      	beq.n	8001494 <__aeabi_fsub+0x1b0>
 800143c:	2bff      	cmp	r3, #255	@ 0xff
 800143e:	d062      	beq.n	8001506 <__aeabi_fsub+0x222>
 8001440:	0013      	movs	r3, r2
 8001442:	e773      	b.n	800132c <__aeabi_fsub+0x48>
 8001444:	2900      	cmp	r1, #0
 8001446:	d0c3      	beq.n	80013d0 <__aeabi_fsub+0xec>
 8001448:	1e5a      	subs	r2, r3, #1
 800144a:	2b01      	cmp	r3, #1
 800144c:	d100      	bne.n	8001450 <__aeabi_fsub+0x16c>
 800144e:	e11e      	b.n	800168e <__aeabi_fsub+0x3aa>
 8001450:	2bff      	cmp	r3, #255	@ 0xff
 8001452:	d058      	beq.n	8001506 <__aeabi_fsub+0x222>
 8001454:	0013      	movs	r3, r2
 8001456:	e7b4      	b.n	80013c2 <__aeabi_fsub+0xde>
 8001458:	22fe      	movs	r2, #254	@ 0xfe
 800145a:	1c6b      	adds	r3, r5, #1
 800145c:	421a      	tst	r2, r3
 800145e:	d10d      	bne.n	800147c <__aeabi_fsub+0x198>
 8001460:	2d00      	cmp	r5, #0
 8001462:	d060      	beq.n	8001526 <__aeabi_fsub+0x242>
 8001464:	4663      	mov	r3, ip
 8001466:	2b00      	cmp	r3, #0
 8001468:	d000      	beq.n	800146c <__aeabi_fsub+0x188>
 800146a:	e120      	b.n	80016ae <__aeabi_fsub+0x3ca>
 800146c:	2900      	cmp	r1, #0
 800146e:	d000      	beq.n	8001472 <__aeabi_fsub+0x18e>
 8001470:	e128      	b.n	80016c4 <__aeabi_fsub+0x3e0>
 8001472:	2280      	movs	r2, #128	@ 0x80
 8001474:	2400      	movs	r4, #0
 8001476:	20ff      	movs	r0, #255	@ 0xff
 8001478:	03d2      	lsls	r2, r2, #15
 800147a:	e78f      	b.n	800139c <__aeabi_fsub+0xb8>
 800147c:	4663      	mov	r3, ip
 800147e:	1a5f      	subs	r7, r3, r1
 8001480:	017b      	lsls	r3, r7, #5
 8001482:	d500      	bpl.n	8001486 <__aeabi_fsub+0x1a2>
 8001484:	e0fe      	b.n	8001684 <__aeabi_fsub+0x3a0>
 8001486:	2f00      	cmp	r7, #0
 8001488:	d000      	beq.n	800148c <__aeabi_fsub+0x1a8>
 800148a:	e765      	b.n	8001358 <__aeabi_fsub+0x74>
 800148c:	2400      	movs	r4, #0
 800148e:	2000      	movs	r0, #0
 8001490:	2200      	movs	r2, #0
 8001492:	e783      	b.n	800139c <__aeabi_fsub+0xb8>
 8001494:	4663      	mov	r3, ip
 8001496:	1a59      	subs	r1, r3, r1
 8001498:	014b      	lsls	r3, r1, #5
 800149a:	d400      	bmi.n	800149e <__aeabi_fsub+0x1ba>
 800149c:	e119      	b.n	80016d2 <__aeabi_fsub+0x3ee>
 800149e:	018f      	lsls	r7, r1, #6
 80014a0:	09bf      	lsrs	r7, r7, #6
 80014a2:	0038      	movs	r0, r7
 80014a4:	f002 fab8 	bl	8003a18 <__clzsi2>
 80014a8:	003b      	movs	r3, r7
 80014aa:	3805      	subs	r0, #5
 80014ac:	4083      	lsls	r3, r0
 80014ae:	2501      	movs	r5, #1
 80014b0:	2220      	movs	r2, #32
 80014b2:	1b40      	subs	r0, r0, r5
 80014b4:	3001      	adds	r0, #1
 80014b6:	1a12      	subs	r2, r2, r0
 80014b8:	0019      	movs	r1, r3
 80014ba:	4093      	lsls	r3, r2
 80014bc:	40c1      	lsrs	r1, r0
 80014be:	1e5a      	subs	r2, r3, #1
 80014c0:	4193      	sbcs	r3, r2
 80014c2:	4319      	orrs	r1, r3
 80014c4:	468c      	mov	ip, r1
 80014c6:	1e0b      	subs	r3, r1, #0
 80014c8:	d0e1      	beq.n	800148e <__aeabi_fsub+0x1aa>
 80014ca:	075b      	lsls	r3, r3, #29
 80014cc:	d100      	bne.n	80014d0 <__aeabi_fsub+0x1ec>
 80014ce:	e152      	b.n	8001776 <__aeabi_fsub+0x492>
 80014d0:	230f      	movs	r3, #15
 80014d2:	2500      	movs	r5, #0
 80014d4:	400b      	ands	r3, r1
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	d000      	beq.n	80014dc <__aeabi_fsub+0x1f8>
 80014da:	e752      	b.n	8001382 <__aeabi_fsub+0x9e>
 80014dc:	2001      	movs	r0, #1
 80014de:	014a      	lsls	r2, r1, #5
 80014e0:	d400      	bmi.n	80014e4 <__aeabi_fsub+0x200>
 80014e2:	e092      	b.n	800160a <__aeabi_fsub+0x326>
 80014e4:	b2c0      	uxtb	r0, r0
 80014e6:	4663      	mov	r3, ip
 80014e8:	019a      	lsls	r2, r3, #6
 80014ea:	0a52      	lsrs	r2, r2, #9
 80014ec:	e756      	b.n	800139c <__aeabi_fsub+0xb8>
 80014ee:	4663      	mov	r3, ip
 80014f0:	075b      	lsls	r3, r3, #29
 80014f2:	d005      	beq.n	8001500 <__aeabi_fsub+0x21c>
 80014f4:	230f      	movs	r3, #15
 80014f6:	4662      	mov	r2, ip
 80014f8:	4013      	ands	r3, r2
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	d000      	beq.n	8001500 <__aeabi_fsub+0x21c>
 80014fe:	e740      	b.n	8001382 <__aeabi_fsub+0x9e>
 8001500:	002b      	movs	r3, r5
 8001502:	e765      	b.n	80013d0 <__aeabi_fsub+0xec>
 8001504:	0007      	movs	r7, r0
 8001506:	2f00      	cmp	r7, #0
 8001508:	d100      	bne.n	800150c <__aeabi_fsub+0x228>
 800150a:	e745      	b.n	8001398 <__aeabi_fsub+0xb4>
 800150c:	2280      	movs	r2, #128	@ 0x80
 800150e:	03d2      	lsls	r2, r2, #15
 8001510:	433a      	orrs	r2, r7
 8001512:	0252      	lsls	r2, r2, #9
 8001514:	20ff      	movs	r0, #255	@ 0xff
 8001516:	0a52      	lsrs	r2, r2, #9
 8001518:	e740      	b.n	800139c <__aeabi_fsub+0xb8>
 800151a:	2b00      	cmp	r3, #0
 800151c:	d179      	bne.n	8001612 <__aeabi_fsub+0x32e>
 800151e:	22fe      	movs	r2, #254	@ 0xfe
 8001520:	1c6b      	adds	r3, r5, #1
 8001522:	421a      	tst	r2, r3
 8001524:	d1aa      	bne.n	800147c <__aeabi_fsub+0x198>
 8001526:	4663      	mov	r3, ip
 8001528:	2b00      	cmp	r3, #0
 800152a:	d100      	bne.n	800152e <__aeabi_fsub+0x24a>
 800152c:	e0f5      	b.n	800171a <__aeabi_fsub+0x436>
 800152e:	2900      	cmp	r1, #0
 8001530:	d100      	bne.n	8001534 <__aeabi_fsub+0x250>
 8001532:	e0d1      	b.n	80016d8 <__aeabi_fsub+0x3f4>
 8001534:	1a5f      	subs	r7, r3, r1
 8001536:	2380      	movs	r3, #128	@ 0x80
 8001538:	04db      	lsls	r3, r3, #19
 800153a:	421f      	tst	r7, r3
 800153c:	d100      	bne.n	8001540 <__aeabi_fsub+0x25c>
 800153e:	e10e      	b.n	800175e <__aeabi_fsub+0x47a>
 8001540:	4662      	mov	r2, ip
 8001542:	2401      	movs	r4, #1
 8001544:	1a8a      	subs	r2, r1, r2
 8001546:	4694      	mov	ip, r2
 8001548:	2000      	movs	r0, #0
 800154a:	4034      	ands	r4, r6
 800154c:	2a00      	cmp	r2, #0
 800154e:	d100      	bne.n	8001552 <__aeabi_fsub+0x26e>
 8001550:	e724      	b.n	800139c <__aeabi_fsub+0xb8>
 8001552:	2001      	movs	r0, #1
 8001554:	421a      	tst	r2, r3
 8001556:	d1c6      	bne.n	80014e6 <__aeabi_fsub+0x202>
 8001558:	2300      	movs	r3, #0
 800155a:	08d7      	lsrs	r7, r2, #3
 800155c:	e73d      	b.n	80013da <__aeabi_fsub+0xf6>
 800155e:	2b00      	cmp	r3, #0
 8001560:	d017      	beq.n	8001592 <__aeabi_fsub+0x2ae>
 8001562:	2d00      	cmp	r5, #0
 8001564:	d000      	beq.n	8001568 <__aeabi_fsub+0x284>
 8001566:	e0af      	b.n	80016c8 <__aeabi_fsub+0x3e4>
 8001568:	23ff      	movs	r3, #255	@ 0xff
 800156a:	4665      	mov	r5, ip
 800156c:	2d00      	cmp	r5, #0
 800156e:	d100      	bne.n	8001572 <__aeabi_fsub+0x28e>
 8001570:	e0ad      	b.n	80016ce <__aeabi_fsub+0x3ea>
 8001572:	1e5e      	subs	r6, r3, #1
 8001574:	2b01      	cmp	r3, #1
 8001576:	d100      	bne.n	800157a <__aeabi_fsub+0x296>
 8001578:	e089      	b.n	800168e <__aeabi_fsub+0x3aa>
 800157a:	2bff      	cmp	r3, #255	@ 0xff
 800157c:	d0c2      	beq.n	8001504 <__aeabi_fsub+0x220>
 800157e:	2e1b      	cmp	r6, #27
 8001580:	dc00      	bgt.n	8001584 <__aeabi_fsub+0x2a0>
 8001582:	e0ab      	b.n	80016dc <__aeabi_fsub+0x3f8>
 8001584:	1d4b      	adds	r3, r1, #5
 8001586:	469c      	mov	ip, r3
 8001588:	0013      	movs	r3, r2
 800158a:	e721      	b.n	80013d0 <__aeabi_fsub+0xec>
 800158c:	464b      	mov	r3, r9
 800158e:	2b00      	cmp	r3, #0
 8001590:	d170      	bne.n	8001674 <__aeabi_fsub+0x390>
 8001592:	22fe      	movs	r2, #254	@ 0xfe
 8001594:	1c6b      	adds	r3, r5, #1
 8001596:	421a      	tst	r2, r3
 8001598:	d15e      	bne.n	8001658 <__aeabi_fsub+0x374>
 800159a:	2d00      	cmp	r5, #0
 800159c:	d000      	beq.n	80015a0 <__aeabi_fsub+0x2bc>
 800159e:	e0c3      	b.n	8001728 <__aeabi_fsub+0x444>
 80015a0:	4663      	mov	r3, ip
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d100      	bne.n	80015a8 <__aeabi_fsub+0x2c4>
 80015a6:	e0d0      	b.n	800174a <__aeabi_fsub+0x466>
 80015a8:	2900      	cmp	r1, #0
 80015aa:	d100      	bne.n	80015ae <__aeabi_fsub+0x2ca>
 80015ac:	e094      	b.n	80016d8 <__aeabi_fsub+0x3f4>
 80015ae:	000a      	movs	r2, r1
 80015b0:	4462      	add	r2, ip
 80015b2:	0153      	lsls	r3, r2, #5
 80015b4:	d400      	bmi.n	80015b8 <__aeabi_fsub+0x2d4>
 80015b6:	e0d8      	b.n	800176a <__aeabi_fsub+0x486>
 80015b8:	0192      	lsls	r2, r2, #6
 80015ba:	2001      	movs	r0, #1
 80015bc:	0a52      	lsrs	r2, r2, #9
 80015be:	e6ed      	b.n	800139c <__aeabi_fsub+0xb8>
 80015c0:	0008      	movs	r0, r1
 80015c2:	2220      	movs	r2, #32
 80015c4:	40d8      	lsrs	r0, r3
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	4099      	lsls	r1, r3
 80015ca:	000b      	movs	r3, r1
 80015cc:	1e5a      	subs	r2, r3, #1
 80015ce:	4193      	sbcs	r3, r2
 80015d0:	4303      	orrs	r3, r0
 80015d2:	449c      	add	ip, r3
 80015d4:	4663      	mov	r3, ip
 80015d6:	015b      	lsls	r3, r3, #5
 80015d8:	d589      	bpl.n	80014ee <__aeabi_fsub+0x20a>
 80015da:	3501      	adds	r5, #1
 80015dc:	2dff      	cmp	r5, #255	@ 0xff
 80015de:	d100      	bne.n	80015e2 <__aeabi_fsub+0x2fe>
 80015e0:	e6da      	b.n	8001398 <__aeabi_fsub+0xb4>
 80015e2:	4662      	mov	r2, ip
 80015e4:	2301      	movs	r3, #1
 80015e6:	4919      	ldr	r1, [pc, #100]	@ (800164c <__aeabi_fsub+0x368>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	0852      	lsrs	r2, r2, #1
 80015ec:	400a      	ands	r2, r1
 80015ee:	431a      	orrs	r2, r3
 80015f0:	0013      	movs	r3, r2
 80015f2:	4694      	mov	ip, r2
 80015f4:	075b      	lsls	r3, r3, #29
 80015f6:	d004      	beq.n	8001602 <__aeabi_fsub+0x31e>
 80015f8:	230f      	movs	r3, #15
 80015fa:	4013      	ands	r3, r2
 80015fc:	2b04      	cmp	r3, #4
 80015fe:	d000      	beq.n	8001602 <__aeabi_fsub+0x31e>
 8001600:	e6bf      	b.n	8001382 <__aeabi_fsub+0x9e>
 8001602:	4663      	mov	r3, ip
 8001604:	015b      	lsls	r3, r3, #5
 8001606:	d500      	bpl.n	800160a <__aeabi_fsub+0x326>
 8001608:	e6c2      	b.n	8001390 <__aeabi_fsub+0xac>
 800160a:	4663      	mov	r3, ip
 800160c:	08df      	lsrs	r7, r3, #3
 800160e:	002b      	movs	r3, r5
 8001610:	e6e3      	b.n	80013da <__aeabi_fsub+0xf6>
 8001612:	1b53      	subs	r3, r2, r5
 8001614:	2d00      	cmp	r5, #0
 8001616:	d100      	bne.n	800161a <__aeabi_fsub+0x336>
 8001618:	e6f4      	b.n	8001404 <__aeabi_fsub+0x120>
 800161a:	2080      	movs	r0, #128	@ 0x80
 800161c:	4664      	mov	r4, ip
 800161e:	04c0      	lsls	r0, r0, #19
 8001620:	4304      	orrs	r4, r0
 8001622:	46a4      	mov	ip, r4
 8001624:	0034      	movs	r4, r6
 8001626:	2001      	movs	r0, #1
 8001628:	2b1b      	cmp	r3, #27
 800162a:	dc09      	bgt.n	8001640 <__aeabi_fsub+0x35c>
 800162c:	2520      	movs	r5, #32
 800162e:	4660      	mov	r0, ip
 8001630:	40d8      	lsrs	r0, r3
 8001632:	1aeb      	subs	r3, r5, r3
 8001634:	4665      	mov	r5, ip
 8001636:	409d      	lsls	r5, r3
 8001638:	002b      	movs	r3, r5
 800163a:	1e5d      	subs	r5, r3, #1
 800163c:	41ab      	sbcs	r3, r5
 800163e:	4318      	orrs	r0, r3
 8001640:	1a0b      	subs	r3, r1, r0
 8001642:	469c      	mov	ip, r3
 8001644:	0015      	movs	r5, r2
 8001646:	e680      	b.n	800134a <__aeabi_fsub+0x66>
 8001648:	fbffffff 	.word	0xfbffffff
 800164c:	7dffffff 	.word	0x7dffffff
 8001650:	22fe      	movs	r2, #254	@ 0xfe
 8001652:	1c6b      	adds	r3, r5, #1
 8001654:	4213      	tst	r3, r2
 8001656:	d0a3      	beq.n	80015a0 <__aeabi_fsub+0x2bc>
 8001658:	2bff      	cmp	r3, #255	@ 0xff
 800165a:	d100      	bne.n	800165e <__aeabi_fsub+0x37a>
 800165c:	e69c      	b.n	8001398 <__aeabi_fsub+0xb4>
 800165e:	4461      	add	r1, ip
 8001660:	0849      	lsrs	r1, r1, #1
 8001662:	074a      	lsls	r2, r1, #29
 8001664:	d049      	beq.n	80016fa <__aeabi_fsub+0x416>
 8001666:	220f      	movs	r2, #15
 8001668:	400a      	ands	r2, r1
 800166a:	2a04      	cmp	r2, #4
 800166c:	d045      	beq.n	80016fa <__aeabi_fsub+0x416>
 800166e:	1d0a      	adds	r2, r1, #4
 8001670:	4694      	mov	ip, r2
 8001672:	e6ad      	b.n	80013d0 <__aeabi_fsub+0xec>
 8001674:	2d00      	cmp	r5, #0
 8001676:	d100      	bne.n	800167a <__aeabi_fsub+0x396>
 8001678:	e776      	b.n	8001568 <__aeabi_fsub+0x284>
 800167a:	e68d      	b.n	8001398 <__aeabi_fsub+0xb4>
 800167c:	0034      	movs	r4, r6
 800167e:	20ff      	movs	r0, #255	@ 0xff
 8001680:	2200      	movs	r2, #0
 8001682:	e68b      	b.n	800139c <__aeabi_fsub+0xb8>
 8001684:	4663      	mov	r3, ip
 8001686:	2401      	movs	r4, #1
 8001688:	1acf      	subs	r7, r1, r3
 800168a:	4034      	ands	r4, r6
 800168c:	e664      	b.n	8001358 <__aeabi_fsub+0x74>
 800168e:	4461      	add	r1, ip
 8001690:	014b      	lsls	r3, r1, #5
 8001692:	d56d      	bpl.n	8001770 <__aeabi_fsub+0x48c>
 8001694:	0848      	lsrs	r0, r1, #1
 8001696:	4944      	ldr	r1, [pc, #272]	@ (80017a8 <__aeabi_fsub+0x4c4>)
 8001698:	4001      	ands	r1, r0
 800169a:	0743      	lsls	r3, r0, #29
 800169c:	d02c      	beq.n	80016f8 <__aeabi_fsub+0x414>
 800169e:	230f      	movs	r3, #15
 80016a0:	4003      	ands	r3, r0
 80016a2:	2b04      	cmp	r3, #4
 80016a4:	d028      	beq.n	80016f8 <__aeabi_fsub+0x414>
 80016a6:	1d0b      	adds	r3, r1, #4
 80016a8:	469c      	mov	ip, r3
 80016aa:	2302      	movs	r3, #2
 80016ac:	e690      	b.n	80013d0 <__aeabi_fsub+0xec>
 80016ae:	2900      	cmp	r1, #0
 80016b0:	d100      	bne.n	80016b4 <__aeabi_fsub+0x3d0>
 80016b2:	e72b      	b.n	800150c <__aeabi_fsub+0x228>
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	03db      	lsls	r3, r3, #15
 80016b8:	429f      	cmp	r7, r3
 80016ba:	d200      	bcs.n	80016be <__aeabi_fsub+0x3da>
 80016bc:	e726      	b.n	800150c <__aeabi_fsub+0x228>
 80016be:	4298      	cmp	r0, r3
 80016c0:	d300      	bcc.n	80016c4 <__aeabi_fsub+0x3e0>
 80016c2:	e723      	b.n	800150c <__aeabi_fsub+0x228>
 80016c4:	2401      	movs	r4, #1
 80016c6:	4034      	ands	r4, r6
 80016c8:	0007      	movs	r7, r0
 80016ca:	e71f      	b.n	800150c <__aeabi_fsub+0x228>
 80016cc:	0034      	movs	r4, r6
 80016ce:	468c      	mov	ip, r1
 80016d0:	e67e      	b.n	80013d0 <__aeabi_fsub+0xec>
 80016d2:	2301      	movs	r3, #1
 80016d4:	08cf      	lsrs	r7, r1, #3
 80016d6:	e680      	b.n	80013da <__aeabi_fsub+0xf6>
 80016d8:	2300      	movs	r3, #0
 80016da:	e67e      	b.n	80013da <__aeabi_fsub+0xf6>
 80016dc:	2020      	movs	r0, #32
 80016de:	4665      	mov	r5, ip
 80016e0:	1b80      	subs	r0, r0, r6
 80016e2:	4085      	lsls	r5, r0
 80016e4:	4663      	mov	r3, ip
 80016e6:	0028      	movs	r0, r5
 80016e8:	40f3      	lsrs	r3, r6
 80016ea:	1e45      	subs	r5, r0, #1
 80016ec:	41a8      	sbcs	r0, r5
 80016ee:	4303      	orrs	r3, r0
 80016f0:	469c      	mov	ip, r3
 80016f2:	0015      	movs	r5, r2
 80016f4:	448c      	add	ip, r1
 80016f6:	e76d      	b.n	80015d4 <__aeabi_fsub+0x2f0>
 80016f8:	2302      	movs	r3, #2
 80016fa:	08cf      	lsrs	r7, r1, #3
 80016fc:	e66d      	b.n	80013da <__aeabi_fsub+0xf6>
 80016fe:	1b0f      	subs	r7, r1, r4
 8001700:	017b      	lsls	r3, r7, #5
 8001702:	d528      	bpl.n	8001756 <__aeabi_fsub+0x472>
 8001704:	01bf      	lsls	r7, r7, #6
 8001706:	09bf      	lsrs	r7, r7, #6
 8001708:	0038      	movs	r0, r7
 800170a:	f002 f985 	bl	8003a18 <__clzsi2>
 800170e:	003b      	movs	r3, r7
 8001710:	3805      	subs	r0, #5
 8001712:	4083      	lsls	r3, r0
 8001714:	0034      	movs	r4, r6
 8001716:	2501      	movs	r5, #1
 8001718:	e6ca      	b.n	80014b0 <__aeabi_fsub+0x1cc>
 800171a:	2900      	cmp	r1, #0
 800171c:	d100      	bne.n	8001720 <__aeabi_fsub+0x43c>
 800171e:	e6b5      	b.n	800148c <__aeabi_fsub+0x1a8>
 8001720:	2401      	movs	r4, #1
 8001722:	0007      	movs	r7, r0
 8001724:	4034      	ands	r4, r6
 8001726:	e658      	b.n	80013da <__aeabi_fsub+0xf6>
 8001728:	4663      	mov	r3, ip
 800172a:	2b00      	cmp	r3, #0
 800172c:	d100      	bne.n	8001730 <__aeabi_fsub+0x44c>
 800172e:	e6e9      	b.n	8001504 <__aeabi_fsub+0x220>
 8001730:	2900      	cmp	r1, #0
 8001732:	d100      	bne.n	8001736 <__aeabi_fsub+0x452>
 8001734:	e6ea      	b.n	800150c <__aeabi_fsub+0x228>
 8001736:	2380      	movs	r3, #128	@ 0x80
 8001738:	03db      	lsls	r3, r3, #15
 800173a:	429f      	cmp	r7, r3
 800173c:	d200      	bcs.n	8001740 <__aeabi_fsub+0x45c>
 800173e:	e6e5      	b.n	800150c <__aeabi_fsub+0x228>
 8001740:	4298      	cmp	r0, r3
 8001742:	d300      	bcc.n	8001746 <__aeabi_fsub+0x462>
 8001744:	e6e2      	b.n	800150c <__aeabi_fsub+0x228>
 8001746:	0007      	movs	r7, r0
 8001748:	e6e0      	b.n	800150c <__aeabi_fsub+0x228>
 800174a:	2900      	cmp	r1, #0
 800174c:	d100      	bne.n	8001750 <__aeabi_fsub+0x46c>
 800174e:	e69e      	b.n	800148e <__aeabi_fsub+0x1aa>
 8001750:	2300      	movs	r3, #0
 8001752:	08cf      	lsrs	r7, r1, #3
 8001754:	e641      	b.n	80013da <__aeabi_fsub+0xf6>
 8001756:	0034      	movs	r4, r6
 8001758:	2301      	movs	r3, #1
 800175a:	08ff      	lsrs	r7, r7, #3
 800175c:	e63d      	b.n	80013da <__aeabi_fsub+0xf6>
 800175e:	2f00      	cmp	r7, #0
 8001760:	d100      	bne.n	8001764 <__aeabi_fsub+0x480>
 8001762:	e693      	b.n	800148c <__aeabi_fsub+0x1a8>
 8001764:	2300      	movs	r3, #0
 8001766:	08ff      	lsrs	r7, r7, #3
 8001768:	e637      	b.n	80013da <__aeabi_fsub+0xf6>
 800176a:	2300      	movs	r3, #0
 800176c:	08d7      	lsrs	r7, r2, #3
 800176e:	e634      	b.n	80013da <__aeabi_fsub+0xf6>
 8001770:	2301      	movs	r3, #1
 8001772:	08cf      	lsrs	r7, r1, #3
 8001774:	e631      	b.n	80013da <__aeabi_fsub+0xf6>
 8001776:	2280      	movs	r2, #128	@ 0x80
 8001778:	000b      	movs	r3, r1
 800177a:	04d2      	lsls	r2, r2, #19
 800177c:	2001      	movs	r0, #1
 800177e:	4013      	ands	r3, r2
 8001780:	4211      	tst	r1, r2
 8001782:	d000      	beq.n	8001786 <__aeabi_fsub+0x4a2>
 8001784:	e6ae      	b.n	80014e4 <__aeabi_fsub+0x200>
 8001786:	08cf      	lsrs	r7, r1, #3
 8001788:	e627      	b.n	80013da <__aeabi_fsub+0xf6>
 800178a:	2b00      	cmp	r3, #0
 800178c:	d100      	bne.n	8001790 <__aeabi_fsub+0x4ac>
 800178e:	e75f      	b.n	8001650 <__aeabi_fsub+0x36c>
 8001790:	1b56      	subs	r6, r2, r5
 8001792:	2d00      	cmp	r5, #0
 8001794:	d101      	bne.n	800179a <__aeabi_fsub+0x4b6>
 8001796:	0033      	movs	r3, r6
 8001798:	e6e7      	b.n	800156a <__aeabi_fsub+0x286>
 800179a:	2380      	movs	r3, #128	@ 0x80
 800179c:	4660      	mov	r0, ip
 800179e:	04db      	lsls	r3, r3, #19
 80017a0:	4318      	orrs	r0, r3
 80017a2:	4684      	mov	ip, r0
 80017a4:	e6eb      	b.n	800157e <__aeabi_fsub+0x29a>
 80017a6:	46c0      	nop			@ (mov r8, r8)
 80017a8:	7dffffff 	.word	0x7dffffff

080017ac <__aeabi_fcmpun>:
 80017ac:	0243      	lsls	r3, r0, #9
 80017ae:	024a      	lsls	r2, r1, #9
 80017b0:	0040      	lsls	r0, r0, #1
 80017b2:	0049      	lsls	r1, r1, #1
 80017b4:	0a5b      	lsrs	r3, r3, #9
 80017b6:	0a52      	lsrs	r2, r2, #9
 80017b8:	0e09      	lsrs	r1, r1, #24
 80017ba:	0e00      	lsrs	r0, r0, #24
 80017bc:	28ff      	cmp	r0, #255	@ 0xff
 80017be:	d006      	beq.n	80017ce <__aeabi_fcmpun+0x22>
 80017c0:	2000      	movs	r0, #0
 80017c2:	29ff      	cmp	r1, #255	@ 0xff
 80017c4:	d102      	bne.n	80017cc <__aeabi_fcmpun+0x20>
 80017c6:	1e53      	subs	r3, r2, #1
 80017c8:	419a      	sbcs	r2, r3
 80017ca:	0010      	movs	r0, r2
 80017cc:	4770      	bx	lr
 80017ce:	38fe      	subs	r0, #254	@ 0xfe
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d1fb      	bne.n	80017cc <__aeabi_fcmpun+0x20>
 80017d4:	e7f4      	b.n	80017c0 <__aeabi_fcmpun+0x14>
 80017d6:	46c0      	nop			@ (mov r8, r8)

080017d8 <__aeabi_f2iz>:
 80017d8:	0241      	lsls	r1, r0, #9
 80017da:	0042      	lsls	r2, r0, #1
 80017dc:	0fc3      	lsrs	r3, r0, #31
 80017de:	0a49      	lsrs	r1, r1, #9
 80017e0:	2000      	movs	r0, #0
 80017e2:	0e12      	lsrs	r2, r2, #24
 80017e4:	2a7e      	cmp	r2, #126	@ 0x7e
 80017e6:	dd03      	ble.n	80017f0 <__aeabi_f2iz+0x18>
 80017e8:	2a9d      	cmp	r2, #157	@ 0x9d
 80017ea:	dd02      	ble.n	80017f2 <__aeabi_f2iz+0x1a>
 80017ec:	4a09      	ldr	r2, [pc, #36]	@ (8001814 <__aeabi_f2iz+0x3c>)
 80017ee:	1898      	adds	r0, r3, r2
 80017f0:	4770      	bx	lr
 80017f2:	2080      	movs	r0, #128	@ 0x80
 80017f4:	0400      	lsls	r0, r0, #16
 80017f6:	4301      	orrs	r1, r0
 80017f8:	2a95      	cmp	r2, #149	@ 0x95
 80017fa:	dc07      	bgt.n	800180c <__aeabi_f2iz+0x34>
 80017fc:	2096      	movs	r0, #150	@ 0x96
 80017fe:	1a82      	subs	r2, r0, r2
 8001800:	40d1      	lsrs	r1, r2
 8001802:	4248      	negs	r0, r1
 8001804:	2b00      	cmp	r3, #0
 8001806:	d1f3      	bne.n	80017f0 <__aeabi_f2iz+0x18>
 8001808:	0008      	movs	r0, r1
 800180a:	e7f1      	b.n	80017f0 <__aeabi_f2iz+0x18>
 800180c:	3a96      	subs	r2, #150	@ 0x96
 800180e:	4091      	lsls	r1, r2
 8001810:	e7f7      	b.n	8001802 <__aeabi_f2iz+0x2a>
 8001812:	46c0      	nop			@ (mov r8, r8)
 8001814:	7fffffff 	.word	0x7fffffff

08001818 <__aeabi_i2f>:
 8001818:	b570      	push	{r4, r5, r6, lr}
 800181a:	2800      	cmp	r0, #0
 800181c:	d012      	beq.n	8001844 <__aeabi_i2f+0x2c>
 800181e:	17c3      	asrs	r3, r0, #31
 8001820:	18c5      	adds	r5, r0, r3
 8001822:	405d      	eors	r5, r3
 8001824:	0fc4      	lsrs	r4, r0, #31
 8001826:	0028      	movs	r0, r5
 8001828:	f002 f8f6 	bl	8003a18 <__clzsi2>
 800182c:	239e      	movs	r3, #158	@ 0x9e
 800182e:	1a1b      	subs	r3, r3, r0
 8001830:	2b96      	cmp	r3, #150	@ 0x96
 8001832:	dc0f      	bgt.n	8001854 <__aeabi_i2f+0x3c>
 8001834:	2808      	cmp	r0, #8
 8001836:	d038      	beq.n	80018aa <__aeabi_i2f+0x92>
 8001838:	3808      	subs	r0, #8
 800183a:	4085      	lsls	r5, r0
 800183c:	026d      	lsls	r5, r5, #9
 800183e:	0a6d      	lsrs	r5, r5, #9
 8001840:	b2d8      	uxtb	r0, r3
 8001842:	e002      	b.n	800184a <__aeabi_i2f+0x32>
 8001844:	2400      	movs	r4, #0
 8001846:	2000      	movs	r0, #0
 8001848:	2500      	movs	r5, #0
 800184a:	05c0      	lsls	r0, r0, #23
 800184c:	4328      	orrs	r0, r5
 800184e:	07e4      	lsls	r4, r4, #31
 8001850:	4320      	orrs	r0, r4
 8001852:	bd70      	pop	{r4, r5, r6, pc}
 8001854:	2b99      	cmp	r3, #153	@ 0x99
 8001856:	dc14      	bgt.n	8001882 <__aeabi_i2f+0x6a>
 8001858:	1f42      	subs	r2, r0, #5
 800185a:	4095      	lsls	r5, r2
 800185c:	002a      	movs	r2, r5
 800185e:	4915      	ldr	r1, [pc, #84]	@ (80018b4 <__aeabi_i2f+0x9c>)
 8001860:	4011      	ands	r1, r2
 8001862:	0755      	lsls	r5, r2, #29
 8001864:	d01c      	beq.n	80018a0 <__aeabi_i2f+0x88>
 8001866:	250f      	movs	r5, #15
 8001868:	402a      	ands	r2, r5
 800186a:	2a04      	cmp	r2, #4
 800186c:	d018      	beq.n	80018a0 <__aeabi_i2f+0x88>
 800186e:	3104      	adds	r1, #4
 8001870:	08ca      	lsrs	r2, r1, #3
 8001872:	0149      	lsls	r1, r1, #5
 8001874:	d515      	bpl.n	80018a2 <__aeabi_i2f+0x8a>
 8001876:	239f      	movs	r3, #159	@ 0x9f
 8001878:	0252      	lsls	r2, r2, #9
 800187a:	1a18      	subs	r0, r3, r0
 800187c:	0a55      	lsrs	r5, r2, #9
 800187e:	b2c0      	uxtb	r0, r0
 8001880:	e7e3      	b.n	800184a <__aeabi_i2f+0x32>
 8001882:	2205      	movs	r2, #5
 8001884:	0029      	movs	r1, r5
 8001886:	1a12      	subs	r2, r2, r0
 8001888:	40d1      	lsrs	r1, r2
 800188a:	0002      	movs	r2, r0
 800188c:	321b      	adds	r2, #27
 800188e:	4095      	lsls	r5, r2
 8001890:	002a      	movs	r2, r5
 8001892:	1e55      	subs	r5, r2, #1
 8001894:	41aa      	sbcs	r2, r5
 8001896:	430a      	orrs	r2, r1
 8001898:	4906      	ldr	r1, [pc, #24]	@ (80018b4 <__aeabi_i2f+0x9c>)
 800189a:	4011      	ands	r1, r2
 800189c:	0755      	lsls	r5, r2, #29
 800189e:	d1e2      	bne.n	8001866 <__aeabi_i2f+0x4e>
 80018a0:	08ca      	lsrs	r2, r1, #3
 80018a2:	0252      	lsls	r2, r2, #9
 80018a4:	0a55      	lsrs	r5, r2, #9
 80018a6:	b2d8      	uxtb	r0, r3
 80018a8:	e7cf      	b.n	800184a <__aeabi_i2f+0x32>
 80018aa:	026d      	lsls	r5, r5, #9
 80018ac:	0a6d      	lsrs	r5, r5, #9
 80018ae:	308e      	adds	r0, #142	@ 0x8e
 80018b0:	e7cb      	b.n	800184a <__aeabi_i2f+0x32>
 80018b2:	46c0      	nop			@ (mov r8, r8)
 80018b4:	fbffffff 	.word	0xfbffffff

080018b8 <__aeabi_ui2f>:
 80018b8:	b510      	push	{r4, lr}
 80018ba:	1e04      	subs	r4, r0, #0
 80018bc:	d00d      	beq.n	80018da <__aeabi_ui2f+0x22>
 80018be:	f002 f8ab 	bl	8003a18 <__clzsi2>
 80018c2:	239e      	movs	r3, #158	@ 0x9e
 80018c4:	1a1b      	subs	r3, r3, r0
 80018c6:	2b96      	cmp	r3, #150	@ 0x96
 80018c8:	dc0c      	bgt.n	80018e4 <__aeabi_ui2f+0x2c>
 80018ca:	2808      	cmp	r0, #8
 80018cc:	d034      	beq.n	8001938 <__aeabi_ui2f+0x80>
 80018ce:	3808      	subs	r0, #8
 80018d0:	4084      	lsls	r4, r0
 80018d2:	0264      	lsls	r4, r4, #9
 80018d4:	0a64      	lsrs	r4, r4, #9
 80018d6:	b2d8      	uxtb	r0, r3
 80018d8:	e001      	b.n	80018de <__aeabi_ui2f+0x26>
 80018da:	2000      	movs	r0, #0
 80018dc:	2400      	movs	r4, #0
 80018de:	05c0      	lsls	r0, r0, #23
 80018e0:	4320      	orrs	r0, r4
 80018e2:	bd10      	pop	{r4, pc}
 80018e4:	2b99      	cmp	r3, #153	@ 0x99
 80018e6:	dc13      	bgt.n	8001910 <__aeabi_ui2f+0x58>
 80018e8:	1f42      	subs	r2, r0, #5
 80018ea:	4094      	lsls	r4, r2
 80018ec:	4a14      	ldr	r2, [pc, #80]	@ (8001940 <__aeabi_ui2f+0x88>)
 80018ee:	4022      	ands	r2, r4
 80018f0:	0761      	lsls	r1, r4, #29
 80018f2:	d01c      	beq.n	800192e <__aeabi_ui2f+0x76>
 80018f4:	210f      	movs	r1, #15
 80018f6:	4021      	ands	r1, r4
 80018f8:	2904      	cmp	r1, #4
 80018fa:	d018      	beq.n	800192e <__aeabi_ui2f+0x76>
 80018fc:	3204      	adds	r2, #4
 80018fe:	08d4      	lsrs	r4, r2, #3
 8001900:	0152      	lsls	r2, r2, #5
 8001902:	d515      	bpl.n	8001930 <__aeabi_ui2f+0x78>
 8001904:	239f      	movs	r3, #159	@ 0x9f
 8001906:	0264      	lsls	r4, r4, #9
 8001908:	1a18      	subs	r0, r3, r0
 800190a:	0a64      	lsrs	r4, r4, #9
 800190c:	b2c0      	uxtb	r0, r0
 800190e:	e7e6      	b.n	80018de <__aeabi_ui2f+0x26>
 8001910:	0002      	movs	r2, r0
 8001912:	0021      	movs	r1, r4
 8001914:	321b      	adds	r2, #27
 8001916:	4091      	lsls	r1, r2
 8001918:	000a      	movs	r2, r1
 800191a:	1e51      	subs	r1, r2, #1
 800191c:	418a      	sbcs	r2, r1
 800191e:	2105      	movs	r1, #5
 8001920:	1a09      	subs	r1, r1, r0
 8001922:	40cc      	lsrs	r4, r1
 8001924:	4314      	orrs	r4, r2
 8001926:	4a06      	ldr	r2, [pc, #24]	@ (8001940 <__aeabi_ui2f+0x88>)
 8001928:	4022      	ands	r2, r4
 800192a:	0761      	lsls	r1, r4, #29
 800192c:	d1e2      	bne.n	80018f4 <__aeabi_ui2f+0x3c>
 800192e:	08d4      	lsrs	r4, r2, #3
 8001930:	0264      	lsls	r4, r4, #9
 8001932:	0a64      	lsrs	r4, r4, #9
 8001934:	b2d8      	uxtb	r0, r3
 8001936:	e7d2      	b.n	80018de <__aeabi_ui2f+0x26>
 8001938:	0264      	lsls	r4, r4, #9
 800193a:	0a64      	lsrs	r4, r4, #9
 800193c:	308e      	adds	r0, #142	@ 0x8e
 800193e:	e7ce      	b.n	80018de <__aeabi_ui2f+0x26>
 8001940:	fbffffff 	.word	0xfbffffff

08001944 <__aeabi_dadd>:
 8001944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001946:	464f      	mov	r7, r9
 8001948:	4646      	mov	r6, r8
 800194a:	46d6      	mov	lr, sl
 800194c:	b5c0      	push	{r6, r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	9000      	str	r0, [sp, #0]
 8001952:	9101      	str	r1, [sp, #4]
 8001954:	030e      	lsls	r6, r1, #12
 8001956:	004c      	lsls	r4, r1, #1
 8001958:	0fcd      	lsrs	r5, r1, #31
 800195a:	0a71      	lsrs	r1, r6, #9
 800195c:	9e00      	ldr	r6, [sp, #0]
 800195e:	005f      	lsls	r7, r3, #1
 8001960:	0f76      	lsrs	r6, r6, #29
 8001962:	430e      	orrs	r6, r1
 8001964:	9900      	ldr	r1, [sp, #0]
 8001966:	9200      	str	r2, [sp, #0]
 8001968:	9301      	str	r3, [sp, #4]
 800196a:	00c9      	lsls	r1, r1, #3
 800196c:	4689      	mov	r9, r1
 800196e:	0319      	lsls	r1, r3, #12
 8001970:	0d7b      	lsrs	r3, r7, #21
 8001972:	4698      	mov	r8, r3
 8001974:	9b01      	ldr	r3, [sp, #4]
 8001976:	0a49      	lsrs	r1, r1, #9
 8001978:	0fdb      	lsrs	r3, r3, #31
 800197a:	469c      	mov	ip, r3
 800197c:	9b00      	ldr	r3, [sp, #0]
 800197e:	9a00      	ldr	r2, [sp, #0]
 8001980:	0f5b      	lsrs	r3, r3, #29
 8001982:	430b      	orrs	r3, r1
 8001984:	4641      	mov	r1, r8
 8001986:	0d64      	lsrs	r4, r4, #21
 8001988:	00d2      	lsls	r2, r2, #3
 800198a:	1a61      	subs	r1, r4, r1
 800198c:	4565      	cmp	r5, ip
 800198e:	d100      	bne.n	8001992 <__aeabi_dadd+0x4e>
 8001990:	e0a6      	b.n	8001ae0 <__aeabi_dadd+0x19c>
 8001992:	2900      	cmp	r1, #0
 8001994:	dd72      	ble.n	8001a7c <__aeabi_dadd+0x138>
 8001996:	4647      	mov	r7, r8
 8001998:	2f00      	cmp	r7, #0
 800199a:	d100      	bne.n	800199e <__aeabi_dadd+0x5a>
 800199c:	e0dd      	b.n	8001b5a <__aeabi_dadd+0x216>
 800199e:	4fcc      	ldr	r7, [pc, #816]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 80019a0:	42bc      	cmp	r4, r7
 80019a2:	d100      	bne.n	80019a6 <__aeabi_dadd+0x62>
 80019a4:	e19a      	b.n	8001cdc <__aeabi_dadd+0x398>
 80019a6:	2701      	movs	r7, #1
 80019a8:	2938      	cmp	r1, #56	@ 0x38
 80019aa:	dc17      	bgt.n	80019dc <__aeabi_dadd+0x98>
 80019ac:	2780      	movs	r7, #128	@ 0x80
 80019ae:	043f      	lsls	r7, r7, #16
 80019b0:	433b      	orrs	r3, r7
 80019b2:	291f      	cmp	r1, #31
 80019b4:	dd00      	ble.n	80019b8 <__aeabi_dadd+0x74>
 80019b6:	e1dd      	b.n	8001d74 <__aeabi_dadd+0x430>
 80019b8:	2720      	movs	r7, #32
 80019ba:	1a78      	subs	r0, r7, r1
 80019bc:	001f      	movs	r7, r3
 80019be:	4087      	lsls	r7, r0
 80019c0:	46ba      	mov	sl, r7
 80019c2:	0017      	movs	r7, r2
 80019c4:	40cf      	lsrs	r7, r1
 80019c6:	4684      	mov	ip, r0
 80019c8:	0038      	movs	r0, r7
 80019ca:	4657      	mov	r7, sl
 80019cc:	4307      	orrs	r7, r0
 80019ce:	4660      	mov	r0, ip
 80019d0:	4082      	lsls	r2, r0
 80019d2:	40cb      	lsrs	r3, r1
 80019d4:	1e50      	subs	r0, r2, #1
 80019d6:	4182      	sbcs	r2, r0
 80019d8:	1af6      	subs	r6, r6, r3
 80019da:	4317      	orrs	r7, r2
 80019dc:	464b      	mov	r3, r9
 80019de:	1bdf      	subs	r7, r3, r7
 80019e0:	45b9      	cmp	r9, r7
 80019e2:	4180      	sbcs	r0, r0
 80019e4:	4240      	negs	r0, r0
 80019e6:	1a36      	subs	r6, r6, r0
 80019e8:	0233      	lsls	r3, r6, #8
 80019ea:	d400      	bmi.n	80019ee <__aeabi_dadd+0xaa>
 80019ec:	e0ff      	b.n	8001bee <__aeabi_dadd+0x2aa>
 80019ee:	0276      	lsls	r6, r6, #9
 80019f0:	0a76      	lsrs	r6, r6, #9
 80019f2:	2e00      	cmp	r6, #0
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dadd+0xb4>
 80019f6:	e13c      	b.n	8001c72 <__aeabi_dadd+0x32e>
 80019f8:	0030      	movs	r0, r6
 80019fa:	f002 f80d 	bl	8003a18 <__clzsi2>
 80019fe:	0003      	movs	r3, r0
 8001a00:	3b08      	subs	r3, #8
 8001a02:	2120      	movs	r1, #32
 8001a04:	0038      	movs	r0, r7
 8001a06:	1aca      	subs	r2, r1, r3
 8001a08:	40d0      	lsrs	r0, r2
 8001a0a:	409e      	lsls	r6, r3
 8001a0c:	0002      	movs	r2, r0
 8001a0e:	409f      	lsls	r7, r3
 8001a10:	4332      	orrs	r2, r6
 8001a12:	429c      	cmp	r4, r3
 8001a14:	dd00      	ble.n	8001a18 <__aeabi_dadd+0xd4>
 8001a16:	e1a6      	b.n	8001d66 <__aeabi_dadd+0x422>
 8001a18:	1b18      	subs	r0, r3, r4
 8001a1a:	3001      	adds	r0, #1
 8001a1c:	1a09      	subs	r1, r1, r0
 8001a1e:	003e      	movs	r6, r7
 8001a20:	408f      	lsls	r7, r1
 8001a22:	40c6      	lsrs	r6, r0
 8001a24:	1e7b      	subs	r3, r7, #1
 8001a26:	419f      	sbcs	r7, r3
 8001a28:	0013      	movs	r3, r2
 8001a2a:	408b      	lsls	r3, r1
 8001a2c:	4337      	orrs	r7, r6
 8001a2e:	431f      	orrs	r7, r3
 8001a30:	40c2      	lsrs	r2, r0
 8001a32:	003b      	movs	r3, r7
 8001a34:	0016      	movs	r6, r2
 8001a36:	2400      	movs	r4, #0
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	d100      	bne.n	8001a3e <__aeabi_dadd+0xfa>
 8001a3c:	e1df      	b.n	8001dfe <__aeabi_dadd+0x4ba>
 8001a3e:	077b      	lsls	r3, r7, #29
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dadd+0x100>
 8001a42:	e332      	b.n	80020aa <__aeabi_dadd+0x766>
 8001a44:	230f      	movs	r3, #15
 8001a46:	003a      	movs	r2, r7
 8001a48:	403b      	ands	r3, r7
 8001a4a:	2b04      	cmp	r3, #4
 8001a4c:	d004      	beq.n	8001a58 <__aeabi_dadd+0x114>
 8001a4e:	1d3a      	adds	r2, r7, #4
 8001a50:	42ba      	cmp	r2, r7
 8001a52:	41bf      	sbcs	r7, r7
 8001a54:	427f      	negs	r7, r7
 8001a56:	19f6      	adds	r6, r6, r7
 8001a58:	0233      	lsls	r3, r6, #8
 8001a5a:	d400      	bmi.n	8001a5e <__aeabi_dadd+0x11a>
 8001a5c:	e323      	b.n	80020a6 <__aeabi_dadd+0x762>
 8001a5e:	4b9c      	ldr	r3, [pc, #624]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001a60:	3401      	adds	r4, #1
 8001a62:	429c      	cmp	r4, r3
 8001a64:	d100      	bne.n	8001a68 <__aeabi_dadd+0x124>
 8001a66:	e0b4      	b.n	8001bd2 <__aeabi_dadd+0x28e>
 8001a68:	4b9a      	ldr	r3, [pc, #616]	@ (8001cd4 <__aeabi_dadd+0x390>)
 8001a6a:	0564      	lsls	r4, r4, #21
 8001a6c:	401e      	ands	r6, r3
 8001a6e:	0d64      	lsrs	r4, r4, #21
 8001a70:	0777      	lsls	r7, r6, #29
 8001a72:	08d2      	lsrs	r2, r2, #3
 8001a74:	0276      	lsls	r6, r6, #9
 8001a76:	4317      	orrs	r7, r2
 8001a78:	0b36      	lsrs	r6, r6, #12
 8001a7a:	e0ac      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001a7c:	2900      	cmp	r1, #0
 8001a7e:	d100      	bne.n	8001a82 <__aeabi_dadd+0x13e>
 8001a80:	e07e      	b.n	8001b80 <__aeabi_dadd+0x23c>
 8001a82:	4641      	mov	r1, r8
 8001a84:	1b09      	subs	r1, r1, r4
 8001a86:	2c00      	cmp	r4, #0
 8001a88:	d000      	beq.n	8001a8c <__aeabi_dadd+0x148>
 8001a8a:	e160      	b.n	8001d4e <__aeabi_dadd+0x40a>
 8001a8c:	0034      	movs	r4, r6
 8001a8e:	4648      	mov	r0, r9
 8001a90:	4304      	orrs	r4, r0
 8001a92:	d100      	bne.n	8001a96 <__aeabi_dadd+0x152>
 8001a94:	e1c9      	b.n	8001e2a <__aeabi_dadd+0x4e6>
 8001a96:	1e4c      	subs	r4, r1, #1
 8001a98:	2901      	cmp	r1, #1
 8001a9a:	d100      	bne.n	8001a9e <__aeabi_dadd+0x15a>
 8001a9c:	e22e      	b.n	8001efc <__aeabi_dadd+0x5b8>
 8001a9e:	4d8c      	ldr	r5, [pc, #560]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001aa0:	42a9      	cmp	r1, r5
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_dadd+0x162>
 8001aa4:	e224      	b.n	8001ef0 <__aeabi_dadd+0x5ac>
 8001aa6:	2701      	movs	r7, #1
 8001aa8:	2c38      	cmp	r4, #56	@ 0x38
 8001aaa:	dc11      	bgt.n	8001ad0 <__aeabi_dadd+0x18c>
 8001aac:	0021      	movs	r1, r4
 8001aae:	291f      	cmp	r1, #31
 8001ab0:	dd00      	ble.n	8001ab4 <__aeabi_dadd+0x170>
 8001ab2:	e20b      	b.n	8001ecc <__aeabi_dadd+0x588>
 8001ab4:	2420      	movs	r4, #32
 8001ab6:	0037      	movs	r7, r6
 8001ab8:	4648      	mov	r0, r9
 8001aba:	1a64      	subs	r4, r4, r1
 8001abc:	40a7      	lsls	r7, r4
 8001abe:	40c8      	lsrs	r0, r1
 8001ac0:	4307      	orrs	r7, r0
 8001ac2:	4648      	mov	r0, r9
 8001ac4:	40a0      	lsls	r0, r4
 8001ac6:	40ce      	lsrs	r6, r1
 8001ac8:	1e44      	subs	r4, r0, #1
 8001aca:	41a0      	sbcs	r0, r4
 8001acc:	1b9b      	subs	r3, r3, r6
 8001ace:	4307      	orrs	r7, r0
 8001ad0:	1bd7      	subs	r7, r2, r7
 8001ad2:	42ba      	cmp	r2, r7
 8001ad4:	4192      	sbcs	r2, r2
 8001ad6:	4252      	negs	r2, r2
 8001ad8:	4665      	mov	r5, ip
 8001ada:	4644      	mov	r4, r8
 8001adc:	1a9e      	subs	r6, r3, r2
 8001ade:	e783      	b.n	80019e8 <__aeabi_dadd+0xa4>
 8001ae0:	2900      	cmp	r1, #0
 8001ae2:	dc00      	bgt.n	8001ae6 <__aeabi_dadd+0x1a2>
 8001ae4:	e09c      	b.n	8001c20 <__aeabi_dadd+0x2dc>
 8001ae6:	4647      	mov	r7, r8
 8001ae8:	2f00      	cmp	r7, #0
 8001aea:	d167      	bne.n	8001bbc <__aeabi_dadd+0x278>
 8001aec:	001f      	movs	r7, r3
 8001aee:	4317      	orrs	r7, r2
 8001af0:	d100      	bne.n	8001af4 <__aeabi_dadd+0x1b0>
 8001af2:	e0e4      	b.n	8001cbe <__aeabi_dadd+0x37a>
 8001af4:	1e48      	subs	r0, r1, #1
 8001af6:	2901      	cmp	r1, #1
 8001af8:	d100      	bne.n	8001afc <__aeabi_dadd+0x1b8>
 8001afa:	e19b      	b.n	8001e34 <__aeabi_dadd+0x4f0>
 8001afc:	4f74      	ldr	r7, [pc, #464]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001afe:	42b9      	cmp	r1, r7
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dadd+0x1c0>
 8001b02:	e0eb      	b.n	8001cdc <__aeabi_dadd+0x398>
 8001b04:	2701      	movs	r7, #1
 8001b06:	0001      	movs	r1, r0
 8001b08:	2838      	cmp	r0, #56	@ 0x38
 8001b0a:	dc11      	bgt.n	8001b30 <__aeabi_dadd+0x1ec>
 8001b0c:	291f      	cmp	r1, #31
 8001b0e:	dd00      	ble.n	8001b12 <__aeabi_dadd+0x1ce>
 8001b10:	e1c7      	b.n	8001ea2 <__aeabi_dadd+0x55e>
 8001b12:	2720      	movs	r7, #32
 8001b14:	1a78      	subs	r0, r7, r1
 8001b16:	001f      	movs	r7, r3
 8001b18:	4684      	mov	ip, r0
 8001b1a:	4087      	lsls	r7, r0
 8001b1c:	0010      	movs	r0, r2
 8001b1e:	40c8      	lsrs	r0, r1
 8001b20:	4307      	orrs	r7, r0
 8001b22:	4660      	mov	r0, ip
 8001b24:	4082      	lsls	r2, r0
 8001b26:	40cb      	lsrs	r3, r1
 8001b28:	1e50      	subs	r0, r2, #1
 8001b2a:	4182      	sbcs	r2, r0
 8001b2c:	18f6      	adds	r6, r6, r3
 8001b2e:	4317      	orrs	r7, r2
 8001b30:	444f      	add	r7, r9
 8001b32:	454f      	cmp	r7, r9
 8001b34:	4180      	sbcs	r0, r0
 8001b36:	4240      	negs	r0, r0
 8001b38:	1836      	adds	r6, r6, r0
 8001b3a:	0233      	lsls	r3, r6, #8
 8001b3c:	d557      	bpl.n	8001bee <__aeabi_dadd+0x2aa>
 8001b3e:	4b64      	ldr	r3, [pc, #400]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001b40:	3401      	adds	r4, #1
 8001b42:	429c      	cmp	r4, r3
 8001b44:	d045      	beq.n	8001bd2 <__aeabi_dadd+0x28e>
 8001b46:	2101      	movs	r1, #1
 8001b48:	4b62      	ldr	r3, [pc, #392]	@ (8001cd4 <__aeabi_dadd+0x390>)
 8001b4a:	087a      	lsrs	r2, r7, #1
 8001b4c:	401e      	ands	r6, r3
 8001b4e:	4039      	ands	r1, r7
 8001b50:	430a      	orrs	r2, r1
 8001b52:	07f7      	lsls	r7, r6, #31
 8001b54:	4317      	orrs	r7, r2
 8001b56:	0876      	lsrs	r6, r6, #1
 8001b58:	e771      	b.n	8001a3e <__aeabi_dadd+0xfa>
 8001b5a:	001f      	movs	r7, r3
 8001b5c:	4317      	orrs	r7, r2
 8001b5e:	d100      	bne.n	8001b62 <__aeabi_dadd+0x21e>
 8001b60:	e0ad      	b.n	8001cbe <__aeabi_dadd+0x37a>
 8001b62:	1e4f      	subs	r7, r1, #1
 8001b64:	46bc      	mov	ip, r7
 8001b66:	2901      	cmp	r1, #1
 8001b68:	d100      	bne.n	8001b6c <__aeabi_dadd+0x228>
 8001b6a:	e182      	b.n	8001e72 <__aeabi_dadd+0x52e>
 8001b6c:	4f58      	ldr	r7, [pc, #352]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001b6e:	42b9      	cmp	r1, r7
 8001b70:	d100      	bne.n	8001b74 <__aeabi_dadd+0x230>
 8001b72:	e190      	b.n	8001e96 <__aeabi_dadd+0x552>
 8001b74:	4661      	mov	r1, ip
 8001b76:	2701      	movs	r7, #1
 8001b78:	2938      	cmp	r1, #56	@ 0x38
 8001b7a:	dd00      	ble.n	8001b7e <__aeabi_dadd+0x23a>
 8001b7c:	e72e      	b.n	80019dc <__aeabi_dadd+0x98>
 8001b7e:	e718      	b.n	80019b2 <__aeabi_dadd+0x6e>
 8001b80:	4f55      	ldr	r7, [pc, #340]	@ (8001cd8 <__aeabi_dadd+0x394>)
 8001b82:	1c61      	adds	r1, r4, #1
 8001b84:	4239      	tst	r1, r7
 8001b86:	d000      	beq.n	8001b8a <__aeabi_dadd+0x246>
 8001b88:	e0d0      	b.n	8001d2c <__aeabi_dadd+0x3e8>
 8001b8a:	0031      	movs	r1, r6
 8001b8c:	4648      	mov	r0, r9
 8001b8e:	001f      	movs	r7, r3
 8001b90:	4301      	orrs	r1, r0
 8001b92:	4317      	orrs	r7, r2
 8001b94:	2c00      	cmp	r4, #0
 8001b96:	d000      	beq.n	8001b9a <__aeabi_dadd+0x256>
 8001b98:	e13d      	b.n	8001e16 <__aeabi_dadd+0x4d2>
 8001b9a:	2900      	cmp	r1, #0
 8001b9c:	d100      	bne.n	8001ba0 <__aeabi_dadd+0x25c>
 8001b9e:	e1bc      	b.n	8001f1a <__aeabi_dadd+0x5d6>
 8001ba0:	2f00      	cmp	r7, #0
 8001ba2:	d000      	beq.n	8001ba6 <__aeabi_dadd+0x262>
 8001ba4:	e1bf      	b.n	8001f26 <__aeabi_dadd+0x5e2>
 8001ba6:	464b      	mov	r3, r9
 8001ba8:	2100      	movs	r1, #0
 8001baa:	08d8      	lsrs	r0, r3, #3
 8001bac:	0777      	lsls	r7, r6, #29
 8001bae:	4307      	orrs	r7, r0
 8001bb0:	08f0      	lsrs	r0, r6, #3
 8001bb2:	0306      	lsls	r6, r0, #12
 8001bb4:	054c      	lsls	r4, r1, #21
 8001bb6:	0b36      	lsrs	r6, r6, #12
 8001bb8:	0d64      	lsrs	r4, r4, #21
 8001bba:	e00c      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001bbc:	4f44      	ldr	r7, [pc, #272]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001bbe:	42bc      	cmp	r4, r7
 8001bc0:	d100      	bne.n	8001bc4 <__aeabi_dadd+0x280>
 8001bc2:	e08b      	b.n	8001cdc <__aeabi_dadd+0x398>
 8001bc4:	2701      	movs	r7, #1
 8001bc6:	2938      	cmp	r1, #56	@ 0x38
 8001bc8:	dcb2      	bgt.n	8001b30 <__aeabi_dadd+0x1ec>
 8001bca:	2780      	movs	r7, #128	@ 0x80
 8001bcc:	043f      	lsls	r7, r7, #16
 8001bce:	433b      	orrs	r3, r7
 8001bd0:	e79c      	b.n	8001b0c <__aeabi_dadd+0x1c8>
 8001bd2:	2600      	movs	r6, #0
 8001bd4:	2700      	movs	r7, #0
 8001bd6:	0524      	lsls	r4, r4, #20
 8001bd8:	4334      	orrs	r4, r6
 8001bda:	07ed      	lsls	r5, r5, #31
 8001bdc:	432c      	orrs	r4, r5
 8001bde:	0038      	movs	r0, r7
 8001be0:	0021      	movs	r1, r4
 8001be2:	b002      	add	sp, #8
 8001be4:	bce0      	pop	{r5, r6, r7}
 8001be6:	46ba      	mov	sl, r7
 8001be8:	46b1      	mov	r9, r6
 8001bea:	46a8      	mov	r8, r5
 8001bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bee:	077b      	lsls	r3, r7, #29
 8001bf0:	d004      	beq.n	8001bfc <__aeabi_dadd+0x2b8>
 8001bf2:	230f      	movs	r3, #15
 8001bf4:	403b      	ands	r3, r7
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	d000      	beq.n	8001bfc <__aeabi_dadd+0x2b8>
 8001bfa:	e728      	b.n	8001a4e <__aeabi_dadd+0x10a>
 8001bfc:	08f8      	lsrs	r0, r7, #3
 8001bfe:	4b34      	ldr	r3, [pc, #208]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001c00:	0777      	lsls	r7, r6, #29
 8001c02:	4307      	orrs	r7, r0
 8001c04:	08f0      	lsrs	r0, r6, #3
 8001c06:	429c      	cmp	r4, r3
 8001c08:	d000      	beq.n	8001c0c <__aeabi_dadd+0x2c8>
 8001c0a:	e24a      	b.n	80020a2 <__aeabi_dadd+0x75e>
 8001c0c:	003b      	movs	r3, r7
 8001c0e:	4303      	orrs	r3, r0
 8001c10:	d059      	beq.n	8001cc6 <__aeabi_dadd+0x382>
 8001c12:	2680      	movs	r6, #128	@ 0x80
 8001c14:	0336      	lsls	r6, r6, #12
 8001c16:	4306      	orrs	r6, r0
 8001c18:	0336      	lsls	r6, r6, #12
 8001c1a:	4c2d      	ldr	r4, [pc, #180]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001c1c:	0b36      	lsrs	r6, r6, #12
 8001c1e:	e7da      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001c20:	2900      	cmp	r1, #0
 8001c22:	d061      	beq.n	8001ce8 <__aeabi_dadd+0x3a4>
 8001c24:	4641      	mov	r1, r8
 8001c26:	1b09      	subs	r1, r1, r4
 8001c28:	2c00      	cmp	r4, #0
 8001c2a:	d100      	bne.n	8001c2e <__aeabi_dadd+0x2ea>
 8001c2c:	e0b9      	b.n	8001da2 <__aeabi_dadd+0x45e>
 8001c2e:	4c28      	ldr	r4, [pc, #160]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001c30:	45a0      	cmp	r8, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dadd+0x2f2>
 8001c34:	e1a5      	b.n	8001f82 <__aeabi_dadd+0x63e>
 8001c36:	2701      	movs	r7, #1
 8001c38:	2938      	cmp	r1, #56	@ 0x38
 8001c3a:	dc13      	bgt.n	8001c64 <__aeabi_dadd+0x320>
 8001c3c:	2480      	movs	r4, #128	@ 0x80
 8001c3e:	0424      	lsls	r4, r4, #16
 8001c40:	4326      	orrs	r6, r4
 8001c42:	291f      	cmp	r1, #31
 8001c44:	dd00      	ble.n	8001c48 <__aeabi_dadd+0x304>
 8001c46:	e1c8      	b.n	8001fda <__aeabi_dadd+0x696>
 8001c48:	2420      	movs	r4, #32
 8001c4a:	0037      	movs	r7, r6
 8001c4c:	4648      	mov	r0, r9
 8001c4e:	1a64      	subs	r4, r4, r1
 8001c50:	40a7      	lsls	r7, r4
 8001c52:	40c8      	lsrs	r0, r1
 8001c54:	4307      	orrs	r7, r0
 8001c56:	4648      	mov	r0, r9
 8001c58:	40a0      	lsls	r0, r4
 8001c5a:	40ce      	lsrs	r6, r1
 8001c5c:	1e44      	subs	r4, r0, #1
 8001c5e:	41a0      	sbcs	r0, r4
 8001c60:	199b      	adds	r3, r3, r6
 8001c62:	4307      	orrs	r7, r0
 8001c64:	18bf      	adds	r7, r7, r2
 8001c66:	4297      	cmp	r7, r2
 8001c68:	4192      	sbcs	r2, r2
 8001c6a:	4252      	negs	r2, r2
 8001c6c:	4644      	mov	r4, r8
 8001c6e:	18d6      	adds	r6, r2, r3
 8001c70:	e763      	b.n	8001b3a <__aeabi_dadd+0x1f6>
 8001c72:	0038      	movs	r0, r7
 8001c74:	f001 fed0 	bl	8003a18 <__clzsi2>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	3318      	adds	r3, #24
 8001c7c:	2b1f      	cmp	r3, #31
 8001c7e:	dc00      	bgt.n	8001c82 <__aeabi_dadd+0x33e>
 8001c80:	e6bf      	b.n	8001a02 <__aeabi_dadd+0xbe>
 8001c82:	003a      	movs	r2, r7
 8001c84:	3808      	subs	r0, #8
 8001c86:	4082      	lsls	r2, r0
 8001c88:	429c      	cmp	r4, r3
 8001c8a:	dd00      	ble.n	8001c8e <__aeabi_dadd+0x34a>
 8001c8c:	e083      	b.n	8001d96 <__aeabi_dadd+0x452>
 8001c8e:	1b1b      	subs	r3, r3, r4
 8001c90:	1c58      	adds	r0, r3, #1
 8001c92:	281f      	cmp	r0, #31
 8001c94:	dc00      	bgt.n	8001c98 <__aeabi_dadd+0x354>
 8001c96:	e1b4      	b.n	8002002 <__aeabi_dadd+0x6be>
 8001c98:	0017      	movs	r7, r2
 8001c9a:	3b1f      	subs	r3, #31
 8001c9c:	40df      	lsrs	r7, r3
 8001c9e:	2820      	cmp	r0, #32
 8001ca0:	d005      	beq.n	8001cae <__aeabi_dadd+0x36a>
 8001ca2:	2340      	movs	r3, #64	@ 0x40
 8001ca4:	1a1b      	subs	r3, r3, r0
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	1e53      	subs	r3, r2, #1
 8001caa:	419a      	sbcs	r2, r3
 8001cac:	4317      	orrs	r7, r2
 8001cae:	2400      	movs	r4, #0
 8001cb0:	2f00      	cmp	r7, #0
 8001cb2:	d00a      	beq.n	8001cca <__aeabi_dadd+0x386>
 8001cb4:	077b      	lsls	r3, r7, #29
 8001cb6:	d000      	beq.n	8001cba <__aeabi_dadd+0x376>
 8001cb8:	e6c4      	b.n	8001a44 <__aeabi_dadd+0x100>
 8001cba:	0026      	movs	r6, r4
 8001cbc:	e79e      	b.n	8001bfc <__aeabi_dadd+0x2b8>
 8001cbe:	464b      	mov	r3, r9
 8001cc0:	000c      	movs	r4, r1
 8001cc2:	08d8      	lsrs	r0, r3, #3
 8001cc4:	e79b      	b.n	8001bfe <__aeabi_dadd+0x2ba>
 8001cc6:	2700      	movs	r7, #0
 8001cc8:	4c01      	ldr	r4, [pc, #4]	@ (8001cd0 <__aeabi_dadd+0x38c>)
 8001cca:	2600      	movs	r6, #0
 8001ccc:	e783      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001cce:	46c0      	nop			@ (mov r8, r8)
 8001cd0:	000007ff 	.word	0x000007ff
 8001cd4:	ff7fffff 	.word	0xff7fffff
 8001cd8:	000007fe 	.word	0x000007fe
 8001cdc:	464b      	mov	r3, r9
 8001cde:	0777      	lsls	r7, r6, #29
 8001ce0:	08d8      	lsrs	r0, r3, #3
 8001ce2:	4307      	orrs	r7, r0
 8001ce4:	08f0      	lsrs	r0, r6, #3
 8001ce6:	e791      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8001ce8:	4fcd      	ldr	r7, [pc, #820]	@ (8002020 <__aeabi_dadd+0x6dc>)
 8001cea:	1c61      	adds	r1, r4, #1
 8001cec:	4239      	tst	r1, r7
 8001cee:	d16b      	bne.n	8001dc8 <__aeabi_dadd+0x484>
 8001cf0:	0031      	movs	r1, r6
 8001cf2:	4648      	mov	r0, r9
 8001cf4:	4301      	orrs	r1, r0
 8001cf6:	2c00      	cmp	r4, #0
 8001cf8:	d000      	beq.n	8001cfc <__aeabi_dadd+0x3b8>
 8001cfa:	e14b      	b.n	8001f94 <__aeabi_dadd+0x650>
 8001cfc:	001f      	movs	r7, r3
 8001cfe:	4317      	orrs	r7, r2
 8001d00:	2900      	cmp	r1, #0
 8001d02:	d100      	bne.n	8001d06 <__aeabi_dadd+0x3c2>
 8001d04:	e181      	b.n	800200a <__aeabi_dadd+0x6c6>
 8001d06:	2f00      	cmp	r7, #0
 8001d08:	d100      	bne.n	8001d0c <__aeabi_dadd+0x3c8>
 8001d0a:	e74c      	b.n	8001ba6 <__aeabi_dadd+0x262>
 8001d0c:	444a      	add	r2, r9
 8001d0e:	454a      	cmp	r2, r9
 8001d10:	4180      	sbcs	r0, r0
 8001d12:	18f6      	adds	r6, r6, r3
 8001d14:	4240      	negs	r0, r0
 8001d16:	1836      	adds	r6, r6, r0
 8001d18:	0233      	lsls	r3, r6, #8
 8001d1a:	d500      	bpl.n	8001d1e <__aeabi_dadd+0x3da>
 8001d1c:	e1b0      	b.n	8002080 <__aeabi_dadd+0x73c>
 8001d1e:	0017      	movs	r7, r2
 8001d20:	4691      	mov	r9, r2
 8001d22:	4337      	orrs	r7, r6
 8001d24:	d000      	beq.n	8001d28 <__aeabi_dadd+0x3e4>
 8001d26:	e73e      	b.n	8001ba6 <__aeabi_dadd+0x262>
 8001d28:	2600      	movs	r6, #0
 8001d2a:	e754      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001d2c:	4649      	mov	r1, r9
 8001d2e:	1a89      	subs	r1, r1, r2
 8001d30:	4688      	mov	r8, r1
 8001d32:	45c1      	cmp	r9, r8
 8001d34:	41bf      	sbcs	r7, r7
 8001d36:	1af1      	subs	r1, r6, r3
 8001d38:	427f      	negs	r7, r7
 8001d3a:	1bc9      	subs	r1, r1, r7
 8001d3c:	020f      	lsls	r7, r1, #8
 8001d3e:	d461      	bmi.n	8001e04 <__aeabi_dadd+0x4c0>
 8001d40:	4647      	mov	r7, r8
 8001d42:	430f      	orrs	r7, r1
 8001d44:	d100      	bne.n	8001d48 <__aeabi_dadd+0x404>
 8001d46:	e0bd      	b.n	8001ec4 <__aeabi_dadd+0x580>
 8001d48:	000e      	movs	r6, r1
 8001d4a:	4647      	mov	r7, r8
 8001d4c:	e651      	b.n	80019f2 <__aeabi_dadd+0xae>
 8001d4e:	4cb5      	ldr	r4, [pc, #724]	@ (8002024 <__aeabi_dadd+0x6e0>)
 8001d50:	45a0      	cmp	r8, r4
 8001d52:	d100      	bne.n	8001d56 <__aeabi_dadd+0x412>
 8001d54:	e100      	b.n	8001f58 <__aeabi_dadd+0x614>
 8001d56:	2701      	movs	r7, #1
 8001d58:	2938      	cmp	r1, #56	@ 0x38
 8001d5a:	dd00      	ble.n	8001d5e <__aeabi_dadd+0x41a>
 8001d5c:	e6b8      	b.n	8001ad0 <__aeabi_dadd+0x18c>
 8001d5e:	2480      	movs	r4, #128	@ 0x80
 8001d60:	0424      	lsls	r4, r4, #16
 8001d62:	4326      	orrs	r6, r4
 8001d64:	e6a3      	b.n	8001aae <__aeabi_dadd+0x16a>
 8001d66:	4eb0      	ldr	r6, [pc, #704]	@ (8002028 <__aeabi_dadd+0x6e4>)
 8001d68:	1ae4      	subs	r4, r4, r3
 8001d6a:	4016      	ands	r6, r2
 8001d6c:	077b      	lsls	r3, r7, #29
 8001d6e:	d000      	beq.n	8001d72 <__aeabi_dadd+0x42e>
 8001d70:	e73f      	b.n	8001bf2 <__aeabi_dadd+0x2ae>
 8001d72:	e743      	b.n	8001bfc <__aeabi_dadd+0x2b8>
 8001d74:	000f      	movs	r7, r1
 8001d76:	0018      	movs	r0, r3
 8001d78:	3f20      	subs	r7, #32
 8001d7a:	40f8      	lsrs	r0, r7
 8001d7c:	4684      	mov	ip, r0
 8001d7e:	2920      	cmp	r1, #32
 8001d80:	d003      	beq.n	8001d8a <__aeabi_dadd+0x446>
 8001d82:	2740      	movs	r7, #64	@ 0x40
 8001d84:	1a79      	subs	r1, r7, r1
 8001d86:	408b      	lsls	r3, r1
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	1e53      	subs	r3, r2, #1
 8001d8c:	419a      	sbcs	r2, r3
 8001d8e:	4663      	mov	r3, ip
 8001d90:	0017      	movs	r7, r2
 8001d92:	431f      	orrs	r7, r3
 8001d94:	e622      	b.n	80019dc <__aeabi_dadd+0x98>
 8001d96:	48a4      	ldr	r0, [pc, #656]	@ (8002028 <__aeabi_dadd+0x6e4>)
 8001d98:	1ae1      	subs	r1, r4, r3
 8001d9a:	4010      	ands	r0, r2
 8001d9c:	0747      	lsls	r7, r0, #29
 8001d9e:	08c0      	lsrs	r0, r0, #3
 8001da0:	e707      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 8001da2:	0034      	movs	r4, r6
 8001da4:	4648      	mov	r0, r9
 8001da6:	4304      	orrs	r4, r0
 8001da8:	d100      	bne.n	8001dac <__aeabi_dadd+0x468>
 8001daa:	e0fa      	b.n	8001fa2 <__aeabi_dadd+0x65e>
 8001dac:	1e4c      	subs	r4, r1, #1
 8001dae:	2901      	cmp	r1, #1
 8001db0:	d100      	bne.n	8001db4 <__aeabi_dadd+0x470>
 8001db2:	e0d7      	b.n	8001f64 <__aeabi_dadd+0x620>
 8001db4:	4f9b      	ldr	r7, [pc, #620]	@ (8002024 <__aeabi_dadd+0x6e0>)
 8001db6:	42b9      	cmp	r1, r7
 8001db8:	d100      	bne.n	8001dbc <__aeabi_dadd+0x478>
 8001dba:	e0e2      	b.n	8001f82 <__aeabi_dadd+0x63e>
 8001dbc:	2701      	movs	r7, #1
 8001dbe:	2c38      	cmp	r4, #56	@ 0x38
 8001dc0:	dd00      	ble.n	8001dc4 <__aeabi_dadd+0x480>
 8001dc2:	e74f      	b.n	8001c64 <__aeabi_dadd+0x320>
 8001dc4:	0021      	movs	r1, r4
 8001dc6:	e73c      	b.n	8001c42 <__aeabi_dadd+0x2fe>
 8001dc8:	4c96      	ldr	r4, [pc, #600]	@ (8002024 <__aeabi_dadd+0x6e0>)
 8001dca:	42a1      	cmp	r1, r4
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_dadd+0x48c>
 8001dce:	e0dd      	b.n	8001f8c <__aeabi_dadd+0x648>
 8001dd0:	444a      	add	r2, r9
 8001dd2:	454a      	cmp	r2, r9
 8001dd4:	4180      	sbcs	r0, r0
 8001dd6:	18f3      	adds	r3, r6, r3
 8001dd8:	4240      	negs	r0, r0
 8001dda:	1818      	adds	r0, r3, r0
 8001ddc:	07c7      	lsls	r7, r0, #31
 8001dde:	0852      	lsrs	r2, r2, #1
 8001de0:	4317      	orrs	r7, r2
 8001de2:	0846      	lsrs	r6, r0, #1
 8001de4:	0752      	lsls	r2, r2, #29
 8001de6:	d005      	beq.n	8001df4 <__aeabi_dadd+0x4b0>
 8001de8:	220f      	movs	r2, #15
 8001dea:	000c      	movs	r4, r1
 8001dec:	403a      	ands	r2, r7
 8001dee:	2a04      	cmp	r2, #4
 8001df0:	d000      	beq.n	8001df4 <__aeabi_dadd+0x4b0>
 8001df2:	e62c      	b.n	8001a4e <__aeabi_dadd+0x10a>
 8001df4:	0776      	lsls	r6, r6, #29
 8001df6:	08ff      	lsrs	r7, r7, #3
 8001df8:	4337      	orrs	r7, r6
 8001dfa:	0900      	lsrs	r0, r0, #4
 8001dfc:	e6d9      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 8001dfe:	2700      	movs	r7, #0
 8001e00:	2600      	movs	r6, #0
 8001e02:	e6e8      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001e04:	4649      	mov	r1, r9
 8001e06:	1a57      	subs	r7, r2, r1
 8001e08:	42ba      	cmp	r2, r7
 8001e0a:	4192      	sbcs	r2, r2
 8001e0c:	1b9e      	subs	r6, r3, r6
 8001e0e:	4252      	negs	r2, r2
 8001e10:	4665      	mov	r5, ip
 8001e12:	1ab6      	subs	r6, r6, r2
 8001e14:	e5ed      	b.n	80019f2 <__aeabi_dadd+0xae>
 8001e16:	2900      	cmp	r1, #0
 8001e18:	d000      	beq.n	8001e1c <__aeabi_dadd+0x4d8>
 8001e1a:	e0c6      	b.n	8001faa <__aeabi_dadd+0x666>
 8001e1c:	2f00      	cmp	r7, #0
 8001e1e:	d167      	bne.n	8001ef0 <__aeabi_dadd+0x5ac>
 8001e20:	2680      	movs	r6, #128	@ 0x80
 8001e22:	2500      	movs	r5, #0
 8001e24:	4c7f      	ldr	r4, [pc, #508]	@ (8002024 <__aeabi_dadd+0x6e0>)
 8001e26:	0336      	lsls	r6, r6, #12
 8001e28:	e6d5      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001e2a:	4665      	mov	r5, ip
 8001e2c:	000c      	movs	r4, r1
 8001e2e:	001e      	movs	r6, r3
 8001e30:	08d0      	lsrs	r0, r2, #3
 8001e32:	e6e4      	b.n	8001bfe <__aeabi_dadd+0x2ba>
 8001e34:	444a      	add	r2, r9
 8001e36:	454a      	cmp	r2, r9
 8001e38:	4180      	sbcs	r0, r0
 8001e3a:	18f3      	adds	r3, r6, r3
 8001e3c:	4240      	negs	r0, r0
 8001e3e:	1818      	adds	r0, r3, r0
 8001e40:	0011      	movs	r1, r2
 8001e42:	0203      	lsls	r3, r0, #8
 8001e44:	d400      	bmi.n	8001e48 <__aeabi_dadd+0x504>
 8001e46:	e096      	b.n	8001f76 <__aeabi_dadd+0x632>
 8001e48:	4b77      	ldr	r3, [pc, #476]	@ (8002028 <__aeabi_dadd+0x6e4>)
 8001e4a:	0849      	lsrs	r1, r1, #1
 8001e4c:	4018      	ands	r0, r3
 8001e4e:	07c3      	lsls	r3, r0, #31
 8001e50:	430b      	orrs	r3, r1
 8001e52:	0844      	lsrs	r4, r0, #1
 8001e54:	0749      	lsls	r1, r1, #29
 8001e56:	d100      	bne.n	8001e5a <__aeabi_dadd+0x516>
 8001e58:	e129      	b.n	80020ae <__aeabi_dadd+0x76a>
 8001e5a:	220f      	movs	r2, #15
 8001e5c:	401a      	ands	r2, r3
 8001e5e:	2a04      	cmp	r2, #4
 8001e60:	d100      	bne.n	8001e64 <__aeabi_dadd+0x520>
 8001e62:	e0ea      	b.n	800203a <__aeabi_dadd+0x6f6>
 8001e64:	1d1f      	adds	r7, r3, #4
 8001e66:	429f      	cmp	r7, r3
 8001e68:	41b6      	sbcs	r6, r6
 8001e6a:	4276      	negs	r6, r6
 8001e6c:	1936      	adds	r6, r6, r4
 8001e6e:	2402      	movs	r4, #2
 8001e70:	e6c4      	b.n	8001bfc <__aeabi_dadd+0x2b8>
 8001e72:	4649      	mov	r1, r9
 8001e74:	1a8f      	subs	r7, r1, r2
 8001e76:	45b9      	cmp	r9, r7
 8001e78:	4180      	sbcs	r0, r0
 8001e7a:	1af6      	subs	r6, r6, r3
 8001e7c:	4240      	negs	r0, r0
 8001e7e:	1a36      	subs	r6, r6, r0
 8001e80:	0233      	lsls	r3, r6, #8
 8001e82:	d406      	bmi.n	8001e92 <__aeabi_dadd+0x54e>
 8001e84:	0773      	lsls	r3, r6, #29
 8001e86:	08ff      	lsrs	r7, r7, #3
 8001e88:	2101      	movs	r1, #1
 8001e8a:	431f      	orrs	r7, r3
 8001e8c:	08f0      	lsrs	r0, r6, #3
 8001e8e:	e690      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 8001e90:	4665      	mov	r5, ip
 8001e92:	2401      	movs	r4, #1
 8001e94:	e5ab      	b.n	80019ee <__aeabi_dadd+0xaa>
 8001e96:	464b      	mov	r3, r9
 8001e98:	0777      	lsls	r7, r6, #29
 8001e9a:	08d8      	lsrs	r0, r3, #3
 8001e9c:	4307      	orrs	r7, r0
 8001e9e:	08f0      	lsrs	r0, r6, #3
 8001ea0:	e6b4      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8001ea2:	000f      	movs	r7, r1
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	3f20      	subs	r7, #32
 8001ea8:	40f8      	lsrs	r0, r7
 8001eaa:	4684      	mov	ip, r0
 8001eac:	2920      	cmp	r1, #32
 8001eae:	d003      	beq.n	8001eb8 <__aeabi_dadd+0x574>
 8001eb0:	2740      	movs	r7, #64	@ 0x40
 8001eb2:	1a79      	subs	r1, r7, r1
 8001eb4:	408b      	lsls	r3, r1
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	1e53      	subs	r3, r2, #1
 8001eba:	419a      	sbcs	r2, r3
 8001ebc:	4663      	mov	r3, ip
 8001ebe:	0017      	movs	r7, r2
 8001ec0:	431f      	orrs	r7, r3
 8001ec2:	e635      	b.n	8001b30 <__aeabi_dadd+0x1ec>
 8001ec4:	2500      	movs	r5, #0
 8001ec6:	2400      	movs	r4, #0
 8001ec8:	2600      	movs	r6, #0
 8001eca:	e684      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001ecc:	000c      	movs	r4, r1
 8001ece:	0035      	movs	r5, r6
 8001ed0:	3c20      	subs	r4, #32
 8001ed2:	40e5      	lsrs	r5, r4
 8001ed4:	2920      	cmp	r1, #32
 8001ed6:	d005      	beq.n	8001ee4 <__aeabi_dadd+0x5a0>
 8001ed8:	2440      	movs	r4, #64	@ 0x40
 8001eda:	1a61      	subs	r1, r4, r1
 8001edc:	408e      	lsls	r6, r1
 8001ede:	4649      	mov	r1, r9
 8001ee0:	4331      	orrs	r1, r6
 8001ee2:	4689      	mov	r9, r1
 8001ee4:	4648      	mov	r0, r9
 8001ee6:	1e41      	subs	r1, r0, #1
 8001ee8:	4188      	sbcs	r0, r1
 8001eea:	0007      	movs	r7, r0
 8001eec:	432f      	orrs	r7, r5
 8001eee:	e5ef      	b.n	8001ad0 <__aeabi_dadd+0x18c>
 8001ef0:	08d2      	lsrs	r2, r2, #3
 8001ef2:	075f      	lsls	r7, r3, #29
 8001ef4:	4665      	mov	r5, ip
 8001ef6:	4317      	orrs	r7, r2
 8001ef8:	08d8      	lsrs	r0, r3, #3
 8001efa:	e687      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8001efc:	1a17      	subs	r7, r2, r0
 8001efe:	42ba      	cmp	r2, r7
 8001f00:	4192      	sbcs	r2, r2
 8001f02:	1b9e      	subs	r6, r3, r6
 8001f04:	4252      	negs	r2, r2
 8001f06:	1ab6      	subs	r6, r6, r2
 8001f08:	0233      	lsls	r3, r6, #8
 8001f0a:	d4c1      	bmi.n	8001e90 <__aeabi_dadd+0x54c>
 8001f0c:	0773      	lsls	r3, r6, #29
 8001f0e:	08ff      	lsrs	r7, r7, #3
 8001f10:	4665      	mov	r5, ip
 8001f12:	2101      	movs	r1, #1
 8001f14:	431f      	orrs	r7, r3
 8001f16:	08f0      	lsrs	r0, r6, #3
 8001f18:	e64b      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 8001f1a:	2f00      	cmp	r7, #0
 8001f1c:	d07b      	beq.n	8002016 <__aeabi_dadd+0x6d2>
 8001f1e:	4665      	mov	r5, ip
 8001f20:	001e      	movs	r6, r3
 8001f22:	4691      	mov	r9, r2
 8001f24:	e63f      	b.n	8001ba6 <__aeabi_dadd+0x262>
 8001f26:	1a81      	subs	r1, r0, r2
 8001f28:	4688      	mov	r8, r1
 8001f2a:	45c1      	cmp	r9, r8
 8001f2c:	41a4      	sbcs	r4, r4
 8001f2e:	1af1      	subs	r1, r6, r3
 8001f30:	4264      	negs	r4, r4
 8001f32:	1b09      	subs	r1, r1, r4
 8001f34:	2480      	movs	r4, #128	@ 0x80
 8001f36:	0424      	lsls	r4, r4, #16
 8001f38:	4221      	tst	r1, r4
 8001f3a:	d077      	beq.n	800202c <__aeabi_dadd+0x6e8>
 8001f3c:	1a10      	subs	r0, r2, r0
 8001f3e:	4282      	cmp	r2, r0
 8001f40:	4192      	sbcs	r2, r2
 8001f42:	0007      	movs	r7, r0
 8001f44:	1b9e      	subs	r6, r3, r6
 8001f46:	4252      	negs	r2, r2
 8001f48:	1ab6      	subs	r6, r6, r2
 8001f4a:	4337      	orrs	r7, r6
 8001f4c:	d000      	beq.n	8001f50 <__aeabi_dadd+0x60c>
 8001f4e:	e0a0      	b.n	8002092 <__aeabi_dadd+0x74e>
 8001f50:	4665      	mov	r5, ip
 8001f52:	2400      	movs	r4, #0
 8001f54:	2600      	movs	r6, #0
 8001f56:	e63e      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001f58:	075f      	lsls	r7, r3, #29
 8001f5a:	08d2      	lsrs	r2, r2, #3
 8001f5c:	4665      	mov	r5, ip
 8001f5e:	4317      	orrs	r7, r2
 8001f60:	08d8      	lsrs	r0, r3, #3
 8001f62:	e653      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8001f64:	1881      	adds	r1, r0, r2
 8001f66:	4291      	cmp	r1, r2
 8001f68:	4192      	sbcs	r2, r2
 8001f6a:	18f0      	adds	r0, r6, r3
 8001f6c:	4252      	negs	r2, r2
 8001f6e:	1880      	adds	r0, r0, r2
 8001f70:	0203      	lsls	r3, r0, #8
 8001f72:	d500      	bpl.n	8001f76 <__aeabi_dadd+0x632>
 8001f74:	e768      	b.n	8001e48 <__aeabi_dadd+0x504>
 8001f76:	0747      	lsls	r7, r0, #29
 8001f78:	08c9      	lsrs	r1, r1, #3
 8001f7a:	430f      	orrs	r7, r1
 8001f7c:	08c0      	lsrs	r0, r0, #3
 8001f7e:	2101      	movs	r1, #1
 8001f80:	e617      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 8001f82:	08d2      	lsrs	r2, r2, #3
 8001f84:	075f      	lsls	r7, r3, #29
 8001f86:	4317      	orrs	r7, r2
 8001f88:	08d8      	lsrs	r0, r3, #3
 8001f8a:	e63f      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8001f8c:	000c      	movs	r4, r1
 8001f8e:	2600      	movs	r6, #0
 8001f90:	2700      	movs	r7, #0
 8001f92:	e620      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8001f94:	2900      	cmp	r1, #0
 8001f96:	d156      	bne.n	8002046 <__aeabi_dadd+0x702>
 8001f98:	075f      	lsls	r7, r3, #29
 8001f9a:	08d2      	lsrs	r2, r2, #3
 8001f9c:	4317      	orrs	r7, r2
 8001f9e:	08d8      	lsrs	r0, r3, #3
 8001fa0:	e634      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8001fa2:	000c      	movs	r4, r1
 8001fa4:	001e      	movs	r6, r3
 8001fa6:	08d0      	lsrs	r0, r2, #3
 8001fa8:	e629      	b.n	8001bfe <__aeabi_dadd+0x2ba>
 8001faa:	08c1      	lsrs	r1, r0, #3
 8001fac:	0770      	lsls	r0, r6, #29
 8001fae:	4301      	orrs	r1, r0
 8001fb0:	08f0      	lsrs	r0, r6, #3
 8001fb2:	2f00      	cmp	r7, #0
 8001fb4:	d062      	beq.n	800207c <__aeabi_dadd+0x738>
 8001fb6:	2480      	movs	r4, #128	@ 0x80
 8001fb8:	0324      	lsls	r4, r4, #12
 8001fba:	4220      	tst	r0, r4
 8001fbc:	d007      	beq.n	8001fce <__aeabi_dadd+0x68a>
 8001fbe:	08de      	lsrs	r6, r3, #3
 8001fc0:	4226      	tst	r6, r4
 8001fc2:	d104      	bne.n	8001fce <__aeabi_dadd+0x68a>
 8001fc4:	4665      	mov	r5, ip
 8001fc6:	0030      	movs	r0, r6
 8001fc8:	08d1      	lsrs	r1, r2, #3
 8001fca:	075b      	lsls	r3, r3, #29
 8001fcc:	4319      	orrs	r1, r3
 8001fce:	0f4f      	lsrs	r7, r1, #29
 8001fd0:	00c9      	lsls	r1, r1, #3
 8001fd2:	08c9      	lsrs	r1, r1, #3
 8001fd4:	077f      	lsls	r7, r7, #29
 8001fd6:	430f      	orrs	r7, r1
 8001fd8:	e618      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8001fda:	000c      	movs	r4, r1
 8001fdc:	0030      	movs	r0, r6
 8001fde:	3c20      	subs	r4, #32
 8001fe0:	40e0      	lsrs	r0, r4
 8001fe2:	4684      	mov	ip, r0
 8001fe4:	2920      	cmp	r1, #32
 8001fe6:	d005      	beq.n	8001ff4 <__aeabi_dadd+0x6b0>
 8001fe8:	2440      	movs	r4, #64	@ 0x40
 8001fea:	1a61      	subs	r1, r4, r1
 8001fec:	408e      	lsls	r6, r1
 8001fee:	4649      	mov	r1, r9
 8001ff0:	4331      	orrs	r1, r6
 8001ff2:	4689      	mov	r9, r1
 8001ff4:	4648      	mov	r0, r9
 8001ff6:	1e41      	subs	r1, r0, #1
 8001ff8:	4188      	sbcs	r0, r1
 8001ffa:	4661      	mov	r1, ip
 8001ffc:	0007      	movs	r7, r0
 8001ffe:	430f      	orrs	r7, r1
 8002000:	e630      	b.n	8001c64 <__aeabi_dadd+0x320>
 8002002:	2120      	movs	r1, #32
 8002004:	2700      	movs	r7, #0
 8002006:	1a09      	subs	r1, r1, r0
 8002008:	e50e      	b.n	8001a28 <__aeabi_dadd+0xe4>
 800200a:	001e      	movs	r6, r3
 800200c:	2f00      	cmp	r7, #0
 800200e:	d000      	beq.n	8002012 <__aeabi_dadd+0x6ce>
 8002010:	e522      	b.n	8001a58 <__aeabi_dadd+0x114>
 8002012:	2400      	movs	r4, #0
 8002014:	e758      	b.n	8001ec8 <__aeabi_dadd+0x584>
 8002016:	2500      	movs	r5, #0
 8002018:	2400      	movs	r4, #0
 800201a:	2600      	movs	r6, #0
 800201c:	e5db      	b.n	8001bd6 <__aeabi_dadd+0x292>
 800201e:	46c0      	nop			@ (mov r8, r8)
 8002020:	000007fe 	.word	0x000007fe
 8002024:	000007ff 	.word	0x000007ff
 8002028:	ff7fffff 	.word	0xff7fffff
 800202c:	4647      	mov	r7, r8
 800202e:	430f      	orrs	r7, r1
 8002030:	d100      	bne.n	8002034 <__aeabi_dadd+0x6f0>
 8002032:	e747      	b.n	8001ec4 <__aeabi_dadd+0x580>
 8002034:	000e      	movs	r6, r1
 8002036:	46c1      	mov	r9, r8
 8002038:	e5b5      	b.n	8001ba6 <__aeabi_dadd+0x262>
 800203a:	08df      	lsrs	r7, r3, #3
 800203c:	0764      	lsls	r4, r4, #29
 800203e:	2102      	movs	r1, #2
 8002040:	4327      	orrs	r7, r4
 8002042:	0900      	lsrs	r0, r0, #4
 8002044:	e5b5      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 8002046:	0019      	movs	r1, r3
 8002048:	08c0      	lsrs	r0, r0, #3
 800204a:	0777      	lsls	r7, r6, #29
 800204c:	4307      	orrs	r7, r0
 800204e:	4311      	orrs	r1, r2
 8002050:	08f0      	lsrs	r0, r6, #3
 8002052:	2900      	cmp	r1, #0
 8002054:	d100      	bne.n	8002058 <__aeabi_dadd+0x714>
 8002056:	e5d9      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8002058:	2180      	movs	r1, #128	@ 0x80
 800205a:	0309      	lsls	r1, r1, #12
 800205c:	4208      	tst	r0, r1
 800205e:	d007      	beq.n	8002070 <__aeabi_dadd+0x72c>
 8002060:	08dc      	lsrs	r4, r3, #3
 8002062:	420c      	tst	r4, r1
 8002064:	d104      	bne.n	8002070 <__aeabi_dadd+0x72c>
 8002066:	08d2      	lsrs	r2, r2, #3
 8002068:	075b      	lsls	r3, r3, #29
 800206a:	431a      	orrs	r2, r3
 800206c:	0017      	movs	r7, r2
 800206e:	0020      	movs	r0, r4
 8002070:	0f7b      	lsrs	r3, r7, #29
 8002072:	00ff      	lsls	r7, r7, #3
 8002074:	08ff      	lsrs	r7, r7, #3
 8002076:	075b      	lsls	r3, r3, #29
 8002078:	431f      	orrs	r7, r3
 800207a:	e5c7      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 800207c:	000f      	movs	r7, r1
 800207e:	e5c5      	b.n	8001c0c <__aeabi_dadd+0x2c8>
 8002080:	4b12      	ldr	r3, [pc, #72]	@ (80020cc <__aeabi_dadd+0x788>)
 8002082:	08d2      	lsrs	r2, r2, #3
 8002084:	4033      	ands	r3, r6
 8002086:	075f      	lsls	r7, r3, #29
 8002088:	025b      	lsls	r3, r3, #9
 800208a:	2401      	movs	r4, #1
 800208c:	4317      	orrs	r7, r2
 800208e:	0b1e      	lsrs	r6, r3, #12
 8002090:	e5a1      	b.n	8001bd6 <__aeabi_dadd+0x292>
 8002092:	4226      	tst	r6, r4
 8002094:	d012      	beq.n	80020bc <__aeabi_dadd+0x778>
 8002096:	4b0d      	ldr	r3, [pc, #52]	@ (80020cc <__aeabi_dadd+0x788>)
 8002098:	4665      	mov	r5, ip
 800209a:	0002      	movs	r2, r0
 800209c:	2401      	movs	r4, #1
 800209e:	401e      	ands	r6, r3
 80020a0:	e4e6      	b.n	8001a70 <__aeabi_dadd+0x12c>
 80020a2:	0021      	movs	r1, r4
 80020a4:	e585      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 80020a6:	0017      	movs	r7, r2
 80020a8:	e5a8      	b.n	8001bfc <__aeabi_dadd+0x2b8>
 80020aa:	003a      	movs	r2, r7
 80020ac:	e4d4      	b.n	8001a58 <__aeabi_dadd+0x114>
 80020ae:	08db      	lsrs	r3, r3, #3
 80020b0:	0764      	lsls	r4, r4, #29
 80020b2:	431c      	orrs	r4, r3
 80020b4:	0027      	movs	r7, r4
 80020b6:	2102      	movs	r1, #2
 80020b8:	0900      	lsrs	r0, r0, #4
 80020ba:	e57a      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 80020bc:	08c0      	lsrs	r0, r0, #3
 80020be:	0777      	lsls	r7, r6, #29
 80020c0:	4307      	orrs	r7, r0
 80020c2:	4665      	mov	r5, ip
 80020c4:	2100      	movs	r1, #0
 80020c6:	08f0      	lsrs	r0, r6, #3
 80020c8:	e573      	b.n	8001bb2 <__aeabi_dadd+0x26e>
 80020ca:	46c0      	nop			@ (mov r8, r8)
 80020cc:	ff7fffff 	.word	0xff7fffff

080020d0 <__aeabi_ddiv>:
 80020d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020d2:	46de      	mov	lr, fp
 80020d4:	4645      	mov	r5, r8
 80020d6:	4657      	mov	r7, sl
 80020d8:	464e      	mov	r6, r9
 80020da:	b5e0      	push	{r5, r6, r7, lr}
 80020dc:	b087      	sub	sp, #28
 80020de:	9200      	str	r2, [sp, #0]
 80020e0:	9301      	str	r3, [sp, #4]
 80020e2:	030b      	lsls	r3, r1, #12
 80020e4:	0b1b      	lsrs	r3, r3, #12
 80020e6:	469b      	mov	fp, r3
 80020e8:	0fca      	lsrs	r2, r1, #31
 80020ea:	004b      	lsls	r3, r1, #1
 80020ec:	0004      	movs	r4, r0
 80020ee:	4680      	mov	r8, r0
 80020f0:	0d5b      	lsrs	r3, r3, #21
 80020f2:	9202      	str	r2, [sp, #8]
 80020f4:	d100      	bne.n	80020f8 <__aeabi_ddiv+0x28>
 80020f6:	e098      	b.n	800222a <__aeabi_ddiv+0x15a>
 80020f8:	4a7c      	ldr	r2, [pc, #496]	@ (80022ec <__aeabi_ddiv+0x21c>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d037      	beq.n	800216e <__aeabi_ddiv+0x9e>
 80020fe:	4659      	mov	r1, fp
 8002100:	0f42      	lsrs	r2, r0, #29
 8002102:	00c9      	lsls	r1, r1, #3
 8002104:	430a      	orrs	r2, r1
 8002106:	2180      	movs	r1, #128	@ 0x80
 8002108:	0409      	lsls	r1, r1, #16
 800210a:	4311      	orrs	r1, r2
 800210c:	00c2      	lsls	r2, r0, #3
 800210e:	4690      	mov	r8, r2
 8002110:	4a77      	ldr	r2, [pc, #476]	@ (80022f0 <__aeabi_ddiv+0x220>)
 8002112:	4689      	mov	r9, r1
 8002114:	4692      	mov	sl, r2
 8002116:	449a      	add	sl, r3
 8002118:	2300      	movs	r3, #0
 800211a:	2400      	movs	r4, #0
 800211c:	9303      	str	r3, [sp, #12]
 800211e:	9e00      	ldr	r6, [sp, #0]
 8002120:	9f01      	ldr	r7, [sp, #4]
 8002122:	033b      	lsls	r3, r7, #12
 8002124:	0b1b      	lsrs	r3, r3, #12
 8002126:	469b      	mov	fp, r3
 8002128:	007b      	lsls	r3, r7, #1
 800212a:	0030      	movs	r0, r6
 800212c:	0d5b      	lsrs	r3, r3, #21
 800212e:	0ffd      	lsrs	r5, r7, #31
 8002130:	2b00      	cmp	r3, #0
 8002132:	d059      	beq.n	80021e8 <__aeabi_ddiv+0x118>
 8002134:	4a6d      	ldr	r2, [pc, #436]	@ (80022ec <__aeabi_ddiv+0x21c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d048      	beq.n	80021cc <__aeabi_ddiv+0xfc>
 800213a:	4659      	mov	r1, fp
 800213c:	0f72      	lsrs	r2, r6, #29
 800213e:	00c9      	lsls	r1, r1, #3
 8002140:	430a      	orrs	r2, r1
 8002142:	2180      	movs	r1, #128	@ 0x80
 8002144:	0409      	lsls	r1, r1, #16
 8002146:	4311      	orrs	r1, r2
 8002148:	468b      	mov	fp, r1
 800214a:	4969      	ldr	r1, [pc, #420]	@ (80022f0 <__aeabi_ddiv+0x220>)
 800214c:	00f2      	lsls	r2, r6, #3
 800214e:	468c      	mov	ip, r1
 8002150:	4651      	mov	r1, sl
 8002152:	4463      	add	r3, ip
 8002154:	1acb      	subs	r3, r1, r3
 8002156:	469a      	mov	sl, r3
 8002158:	2100      	movs	r1, #0
 800215a:	9e02      	ldr	r6, [sp, #8]
 800215c:	406e      	eors	r6, r5
 800215e:	b2f6      	uxtb	r6, r6
 8002160:	2c0f      	cmp	r4, #15
 8002162:	d900      	bls.n	8002166 <__aeabi_ddiv+0x96>
 8002164:	e0ce      	b.n	8002304 <__aeabi_ddiv+0x234>
 8002166:	4b63      	ldr	r3, [pc, #396]	@ (80022f4 <__aeabi_ddiv+0x224>)
 8002168:	00a4      	lsls	r4, r4, #2
 800216a:	591b      	ldr	r3, [r3, r4]
 800216c:	469f      	mov	pc, r3
 800216e:	465a      	mov	r2, fp
 8002170:	4302      	orrs	r2, r0
 8002172:	4691      	mov	r9, r2
 8002174:	d000      	beq.n	8002178 <__aeabi_ddiv+0xa8>
 8002176:	e090      	b.n	800229a <__aeabi_ddiv+0x1ca>
 8002178:	469a      	mov	sl, r3
 800217a:	2302      	movs	r3, #2
 800217c:	4690      	mov	r8, r2
 800217e:	2408      	movs	r4, #8
 8002180:	9303      	str	r3, [sp, #12]
 8002182:	e7cc      	b.n	800211e <__aeabi_ddiv+0x4e>
 8002184:	46cb      	mov	fp, r9
 8002186:	4642      	mov	r2, r8
 8002188:	9d02      	ldr	r5, [sp, #8]
 800218a:	9903      	ldr	r1, [sp, #12]
 800218c:	2902      	cmp	r1, #2
 800218e:	d100      	bne.n	8002192 <__aeabi_ddiv+0xc2>
 8002190:	e1de      	b.n	8002550 <__aeabi_ddiv+0x480>
 8002192:	2903      	cmp	r1, #3
 8002194:	d100      	bne.n	8002198 <__aeabi_ddiv+0xc8>
 8002196:	e08d      	b.n	80022b4 <__aeabi_ddiv+0x1e4>
 8002198:	2901      	cmp	r1, #1
 800219a:	d000      	beq.n	800219e <__aeabi_ddiv+0xce>
 800219c:	e179      	b.n	8002492 <__aeabi_ddiv+0x3c2>
 800219e:	002e      	movs	r6, r5
 80021a0:	2200      	movs	r2, #0
 80021a2:	2300      	movs	r3, #0
 80021a4:	2400      	movs	r4, #0
 80021a6:	4690      	mov	r8, r2
 80021a8:	051b      	lsls	r3, r3, #20
 80021aa:	4323      	orrs	r3, r4
 80021ac:	07f6      	lsls	r6, r6, #31
 80021ae:	4333      	orrs	r3, r6
 80021b0:	4640      	mov	r0, r8
 80021b2:	0019      	movs	r1, r3
 80021b4:	b007      	add	sp, #28
 80021b6:	bcf0      	pop	{r4, r5, r6, r7}
 80021b8:	46bb      	mov	fp, r7
 80021ba:	46b2      	mov	sl, r6
 80021bc:	46a9      	mov	r9, r5
 80021be:	46a0      	mov	r8, r4
 80021c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021c2:	2200      	movs	r2, #0
 80021c4:	2400      	movs	r4, #0
 80021c6:	4690      	mov	r8, r2
 80021c8:	4b48      	ldr	r3, [pc, #288]	@ (80022ec <__aeabi_ddiv+0x21c>)
 80021ca:	e7ed      	b.n	80021a8 <__aeabi_ddiv+0xd8>
 80021cc:	465a      	mov	r2, fp
 80021ce:	9b00      	ldr	r3, [sp, #0]
 80021d0:	431a      	orrs	r2, r3
 80021d2:	4b49      	ldr	r3, [pc, #292]	@ (80022f8 <__aeabi_ddiv+0x228>)
 80021d4:	469c      	mov	ip, r3
 80021d6:	44e2      	add	sl, ip
 80021d8:	2a00      	cmp	r2, #0
 80021da:	d159      	bne.n	8002290 <__aeabi_ddiv+0x1c0>
 80021dc:	2302      	movs	r3, #2
 80021de:	431c      	orrs	r4, r3
 80021e0:	2300      	movs	r3, #0
 80021e2:	2102      	movs	r1, #2
 80021e4:	469b      	mov	fp, r3
 80021e6:	e7b8      	b.n	800215a <__aeabi_ddiv+0x8a>
 80021e8:	465a      	mov	r2, fp
 80021ea:	9b00      	ldr	r3, [sp, #0]
 80021ec:	431a      	orrs	r2, r3
 80021ee:	d049      	beq.n	8002284 <__aeabi_ddiv+0x1b4>
 80021f0:	465b      	mov	r3, fp
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_ddiv+0x128>
 80021f6:	e19c      	b.n	8002532 <__aeabi_ddiv+0x462>
 80021f8:	4658      	mov	r0, fp
 80021fa:	f001 fc0d 	bl	8003a18 <__clzsi2>
 80021fe:	0002      	movs	r2, r0
 8002200:	0003      	movs	r3, r0
 8002202:	3a0b      	subs	r2, #11
 8002204:	271d      	movs	r7, #29
 8002206:	9e00      	ldr	r6, [sp, #0]
 8002208:	1aba      	subs	r2, r7, r2
 800220a:	0019      	movs	r1, r3
 800220c:	4658      	mov	r0, fp
 800220e:	40d6      	lsrs	r6, r2
 8002210:	3908      	subs	r1, #8
 8002212:	4088      	lsls	r0, r1
 8002214:	0032      	movs	r2, r6
 8002216:	4302      	orrs	r2, r0
 8002218:	4693      	mov	fp, r2
 800221a:	9a00      	ldr	r2, [sp, #0]
 800221c:	408a      	lsls	r2, r1
 800221e:	4937      	ldr	r1, [pc, #220]	@ (80022fc <__aeabi_ddiv+0x22c>)
 8002220:	4453      	add	r3, sl
 8002222:	468a      	mov	sl, r1
 8002224:	2100      	movs	r1, #0
 8002226:	449a      	add	sl, r3
 8002228:	e797      	b.n	800215a <__aeabi_ddiv+0x8a>
 800222a:	465b      	mov	r3, fp
 800222c:	4303      	orrs	r3, r0
 800222e:	4699      	mov	r9, r3
 8002230:	d021      	beq.n	8002276 <__aeabi_ddiv+0x1a6>
 8002232:	465b      	mov	r3, fp
 8002234:	2b00      	cmp	r3, #0
 8002236:	d100      	bne.n	800223a <__aeabi_ddiv+0x16a>
 8002238:	e169      	b.n	800250e <__aeabi_ddiv+0x43e>
 800223a:	4658      	mov	r0, fp
 800223c:	f001 fbec 	bl	8003a18 <__clzsi2>
 8002240:	230b      	movs	r3, #11
 8002242:	425b      	negs	r3, r3
 8002244:	469c      	mov	ip, r3
 8002246:	0002      	movs	r2, r0
 8002248:	4484      	add	ip, r0
 800224a:	4666      	mov	r6, ip
 800224c:	231d      	movs	r3, #29
 800224e:	1b9b      	subs	r3, r3, r6
 8002250:	0026      	movs	r6, r4
 8002252:	0011      	movs	r1, r2
 8002254:	4658      	mov	r0, fp
 8002256:	40de      	lsrs	r6, r3
 8002258:	3908      	subs	r1, #8
 800225a:	4088      	lsls	r0, r1
 800225c:	0033      	movs	r3, r6
 800225e:	4303      	orrs	r3, r0
 8002260:	4699      	mov	r9, r3
 8002262:	0023      	movs	r3, r4
 8002264:	408b      	lsls	r3, r1
 8002266:	4698      	mov	r8, r3
 8002268:	4b25      	ldr	r3, [pc, #148]	@ (8002300 <__aeabi_ddiv+0x230>)
 800226a:	2400      	movs	r4, #0
 800226c:	1a9b      	subs	r3, r3, r2
 800226e:	469a      	mov	sl, r3
 8002270:	2300      	movs	r3, #0
 8002272:	9303      	str	r3, [sp, #12]
 8002274:	e753      	b.n	800211e <__aeabi_ddiv+0x4e>
 8002276:	2300      	movs	r3, #0
 8002278:	4698      	mov	r8, r3
 800227a:	469a      	mov	sl, r3
 800227c:	3301      	adds	r3, #1
 800227e:	2404      	movs	r4, #4
 8002280:	9303      	str	r3, [sp, #12]
 8002282:	e74c      	b.n	800211e <__aeabi_ddiv+0x4e>
 8002284:	2301      	movs	r3, #1
 8002286:	431c      	orrs	r4, r3
 8002288:	2300      	movs	r3, #0
 800228a:	2101      	movs	r1, #1
 800228c:	469b      	mov	fp, r3
 800228e:	e764      	b.n	800215a <__aeabi_ddiv+0x8a>
 8002290:	2303      	movs	r3, #3
 8002292:	0032      	movs	r2, r6
 8002294:	2103      	movs	r1, #3
 8002296:	431c      	orrs	r4, r3
 8002298:	e75f      	b.n	800215a <__aeabi_ddiv+0x8a>
 800229a:	469a      	mov	sl, r3
 800229c:	2303      	movs	r3, #3
 800229e:	46d9      	mov	r9, fp
 80022a0:	240c      	movs	r4, #12
 80022a2:	9303      	str	r3, [sp, #12]
 80022a4:	e73b      	b.n	800211e <__aeabi_ddiv+0x4e>
 80022a6:	2300      	movs	r3, #0
 80022a8:	2480      	movs	r4, #128	@ 0x80
 80022aa:	4698      	mov	r8, r3
 80022ac:	2600      	movs	r6, #0
 80022ae:	4b0f      	ldr	r3, [pc, #60]	@ (80022ec <__aeabi_ddiv+0x21c>)
 80022b0:	0324      	lsls	r4, r4, #12
 80022b2:	e779      	b.n	80021a8 <__aeabi_ddiv+0xd8>
 80022b4:	2480      	movs	r4, #128	@ 0x80
 80022b6:	465b      	mov	r3, fp
 80022b8:	0324      	lsls	r4, r4, #12
 80022ba:	431c      	orrs	r4, r3
 80022bc:	0324      	lsls	r4, r4, #12
 80022be:	002e      	movs	r6, r5
 80022c0:	4690      	mov	r8, r2
 80022c2:	4b0a      	ldr	r3, [pc, #40]	@ (80022ec <__aeabi_ddiv+0x21c>)
 80022c4:	0b24      	lsrs	r4, r4, #12
 80022c6:	e76f      	b.n	80021a8 <__aeabi_ddiv+0xd8>
 80022c8:	2480      	movs	r4, #128	@ 0x80
 80022ca:	464b      	mov	r3, r9
 80022cc:	0324      	lsls	r4, r4, #12
 80022ce:	4223      	tst	r3, r4
 80022d0:	d002      	beq.n	80022d8 <__aeabi_ddiv+0x208>
 80022d2:	465b      	mov	r3, fp
 80022d4:	4223      	tst	r3, r4
 80022d6:	d0f0      	beq.n	80022ba <__aeabi_ddiv+0x1ea>
 80022d8:	2480      	movs	r4, #128	@ 0x80
 80022da:	464b      	mov	r3, r9
 80022dc:	0324      	lsls	r4, r4, #12
 80022de:	431c      	orrs	r4, r3
 80022e0:	0324      	lsls	r4, r4, #12
 80022e2:	9e02      	ldr	r6, [sp, #8]
 80022e4:	4b01      	ldr	r3, [pc, #4]	@ (80022ec <__aeabi_ddiv+0x21c>)
 80022e6:	0b24      	lsrs	r4, r4, #12
 80022e8:	e75e      	b.n	80021a8 <__aeabi_ddiv+0xd8>
 80022ea:	46c0      	nop			@ (mov r8, r8)
 80022ec:	000007ff 	.word	0x000007ff
 80022f0:	fffffc01 	.word	0xfffffc01
 80022f4:	08011a1c 	.word	0x08011a1c
 80022f8:	fffff801 	.word	0xfffff801
 80022fc:	000003f3 	.word	0x000003f3
 8002300:	fffffc0d 	.word	0xfffffc0d
 8002304:	45cb      	cmp	fp, r9
 8002306:	d200      	bcs.n	800230a <__aeabi_ddiv+0x23a>
 8002308:	e0f8      	b.n	80024fc <__aeabi_ddiv+0x42c>
 800230a:	d100      	bne.n	800230e <__aeabi_ddiv+0x23e>
 800230c:	e0f3      	b.n	80024f6 <__aeabi_ddiv+0x426>
 800230e:	2301      	movs	r3, #1
 8002310:	425b      	negs	r3, r3
 8002312:	469c      	mov	ip, r3
 8002314:	4644      	mov	r4, r8
 8002316:	4648      	mov	r0, r9
 8002318:	2500      	movs	r5, #0
 800231a:	44e2      	add	sl, ip
 800231c:	465b      	mov	r3, fp
 800231e:	0e17      	lsrs	r7, r2, #24
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	431f      	orrs	r7, r3
 8002324:	0c19      	lsrs	r1, r3, #16
 8002326:	043b      	lsls	r3, r7, #16
 8002328:	0212      	lsls	r2, r2, #8
 800232a:	9700      	str	r7, [sp, #0]
 800232c:	0c1f      	lsrs	r7, r3, #16
 800232e:	4691      	mov	r9, r2
 8002330:	9102      	str	r1, [sp, #8]
 8002332:	9703      	str	r7, [sp, #12]
 8002334:	f7fd ff94 	bl	8000260 <__aeabi_uidivmod>
 8002338:	0002      	movs	r2, r0
 800233a:	437a      	muls	r2, r7
 800233c:	040b      	lsls	r3, r1, #16
 800233e:	0c21      	lsrs	r1, r4, #16
 8002340:	4680      	mov	r8, r0
 8002342:	4319      	orrs	r1, r3
 8002344:	428a      	cmp	r2, r1
 8002346:	d909      	bls.n	800235c <__aeabi_ddiv+0x28c>
 8002348:	9f00      	ldr	r7, [sp, #0]
 800234a:	2301      	movs	r3, #1
 800234c:	46bc      	mov	ip, r7
 800234e:	425b      	negs	r3, r3
 8002350:	4461      	add	r1, ip
 8002352:	469c      	mov	ip, r3
 8002354:	44e0      	add	r8, ip
 8002356:	428f      	cmp	r7, r1
 8002358:	d800      	bhi.n	800235c <__aeabi_ddiv+0x28c>
 800235a:	e15c      	b.n	8002616 <__aeabi_ddiv+0x546>
 800235c:	1a88      	subs	r0, r1, r2
 800235e:	9902      	ldr	r1, [sp, #8]
 8002360:	f7fd ff7e 	bl	8000260 <__aeabi_uidivmod>
 8002364:	9a03      	ldr	r2, [sp, #12]
 8002366:	0424      	lsls	r4, r4, #16
 8002368:	4342      	muls	r2, r0
 800236a:	0409      	lsls	r1, r1, #16
 800236c:	0c24      	lsrs	r4, r4, #16
 800236e:	0003      	movs	r3, r0
 8002370:	430c      	orrs	r4, r1
 8002372:	42a2      	cmp	r2, r4
 8002374:	d906      	bls.n	8002384 <__aeabi_ddiv+0x2b4>
 8002376:	9900      	ldr	r1, [sp, #0]
 8002378:	3b01      	subs	r3, #1
 800237a:	468c      	mov	ip, r1
 800237c:	4464      	add	r4, ip
 800237e:	42a1      	cmp	r1, r4
 8002380:	d800      	bhi.n	8002384 <__aeabi_ddiv+0x2b4>
 8002382:	e142      	b.n	800260a <__aeabi_ddiv+0x53a>
 8002384:	1aa0      	subs	r0, r4, r2
 8002386:	4642      	mov	r2, r8
 8002388:	0412      	lsls	r2, r2, #16
 800238a:	431a      	orrs	r2, r3
 800238c:	4693      	mov	fp, r2
 800238e:	464b      	mov	r3, r9
 8002390:	4659      	mov	r1, fp
 8002392:	0c1b      	lsrs	r3, r3, #16
 8002394:	001f      	movs	r7, r3
 8002396:	9304      	str	r3, [sp, #16]
 8002398:	040b      	lsls	r3, r1, #16
 800239a:	4649      	mov	r1, r9
 800239c:	0409      	lsls	r1, r1, #16
 800239e:	0c09      	lsrs	r1, r1, #16
 80023a0:	000c      	movs	r4, r1
 80023a2:	0c1b      	lsrs	r3, r3, #16
 80023a4:	435c      	muls	r4, r3
 80023a6:	0c12      	lsrs	r2, r2, #16
 80023a8:	437b      	muls	r3, r7
 80023aa:	4688      	mov	r8, r1
 80023ac:	4351      	muls	r1, r2
 80023ae:	437a      	muls	r2, r7
 80023b0:	0c27      	lsrs	r7, r4, #16
 80023b2:	46bc      	mov	ip, r7
 80023b4:	185b      	adds	r3, r3, r1
 80023b6:	4463      	add	r3, ip
 80023b8:	4299      	cmp	r1, r3
 80023ba:	d903      	bls.n	80023c4 <__aeabi_ddiv+0x2f4>
 80023bc:	2180      	movs	r1, #128	@ 0x80
 80023be:	0249      	lsls	r1, r1, #9
 80023c0:	468c      	mov	ip, r1
 80023c2:	4462      	add	r2, ip
 80023c4:	0c19      	lsrs	r1, r3, #16
 80023c6:	0424      	lsls	r4, r4, #16
 80023c8:	041b      	lsls	r3, r3, #16
 80023ca:	0c24      	lsrs	r4, r4, #16
 80023cc:	188a      	adds	r2, r1, r2
 80023ce:	191c      	adds	r4, r3, r4
 80023d0:	4290      	cmp	r0, r2
 80023d2:	d302      	bcc.n	80023da <__aeabi_ddiv+0x30a>
 80023d4:	d116      	bne.n	8002404 <__aeabi_ddiv+0x334>
 80023d6:	42a5      	cmp	r5, r4
 80023d8:	d214      	bcs.n	8002404 <__aeabi_ddiv+0x334>
 80023da:	465b      	mov	r3, fp
 80023dc:	9f00      	ldr	r7, [sp, #0]
 80023de:	3b01      	subs	r3, #1
 80023e0:	444d      	add	r5, r9
 80023e2:	9305      	str	r3, [sp, #20]
 80023e4:	454d      	cmp	r5, r9
 80023e6:	419b      	sbcs	r3, r3
 80023e8:	46bc      	mov	ip, r7
 80023ea:	425b      	negs	r3, r3
 80023ec:	4463      	add	r3, ip
 80023ee:	18c0      	adds	r0, r0, r3
 80023f0:	4287      	cmp	r7, r0
 80023f2:	d300      	bcc.n	80023f6 <__aeabi_ddiv+0x326>
 80023f4:	e102      	b.n	80025fc <__aeabi_ddiv+0x52c>
 80023f6:	4282      	cmp	r2, r0
 80023f8:	d900      	bls.n	80023fc <__aeabi_ddiv+0x32c>
 80023fa:	e129      	b.n	8002650 <__aeabi_ddiv+0x580>
 80023fc:	d100      	bne.n	8002400 <__aeabi_ddiv+0x330>
 80023fe:	e124      	b.n	800264a <__aeabi_ddiv+0x57a>
 8002400:	9b05      	ldr	r3, [sp, #20]
 8002402:	469b      	mov	fp, r3
 8002404:	1b2c      	subs	r4, r5, r4
 8002406:	42a5      	cmp	r5, r4
 8002408:	41ad      	sbcs	r5, r5
 800240a:	9b00      	ldr	r3, [sp, #0]
 800240c:	1a80      	subs	r0, r0, r2
 800240e:	426d      	negs	r5, r5
 8002410:	1b40      	subs	r0, r0, r5
 8002412:	4283      	cmp	r3, r0
 8002414:	d100      	bne.n	8002418 <__aeabi_ddiv+0x348>
 8002416:	e10f      	b.n	8002638 <__aeabi_ddiv+0x568>
 8002418:	9902      	ldr	r1, [sp, #8]
 800241a:	f7fd ff21 	bl	8000260 <__aeabi_uidivmod>
 800241e:	9a03      	ldr	r2, [sp, #12]
 8002420:	040b      	lsls	r3, r1, #16
 8002422:	4342      	muls	r2, r0
 8002424:	0c21      	lsrs	r1, r4, #16
 8002426:	0005      	movs	r5, r0
 8002428:	4319      	orrs	r1, r3
 800242a:	428a      	cmp	r2, r1
 800242c:	d900      	bls.n	8002430 <__aeabi_ddiv+0x360>
 800242e:	e0cb      	b.n	80025c8 <__aeabi_ddiv+0x4f8>
 8002430:	1a88      	subs	r0, r1, r2
 8002432:	9902      	ldr	r1, [sp, #8]
 8002434:	f7fd ff14 	bl	8000260 <__aeabi_uidivmod>
 8002438:	9a03      	ldr	r2, [sp, #12]
 800243a:	0424      	lsls	r4, r4, #16
 800243c:	4342      	muls	r2, r0
 800243e:	0409      	lsls	r1, r1, #16
 8002440:	0c24      	lsrs	r4, r4, #16
 8002442:	0003      	movs	r3, r0
 8002444:	430c      	orrs	r4, r1
 8002446:	42a2      	cmp	r2, r4
 8002448:	d900      	bls.n	800244c <__aeabi_ddiv+0x37c>
 800244a:	e0ca      	b.n	80025e2 <__aeabi_ddiv+0x512>
 800244c:	4641      	mov	r1, r8
 800244e:	1aa4      	subs	r4, r4, r2
 8002450:	042a      	lsls	r2, r5, #16
 8002452:	431a      	orrs	r2, r3
 8002454:	9f04      	ldr	r7, [sp, #16]
 8002456:	0413      	lsls	r3, r2, #16
 8002458:	0c1b      	lsrs	r3, r3, #16
 800245a:	4359      	muls	r1, r3
 800245c:	4640      	mov	r0, r8
 800245e:	437b      	muls	r3, r7
 8002460:	469c      	mov	ip, r3
 8002462:	0c15      	lsrs	r5, r2, #16
 8002464:	4368      	muls	r0, r5
 8002466:	0c0b      	lsrs	r3, r1, #16
 8002468:	4484      	add	ip, r0
 800246a:	4463      	add	r3, ip
 800246c:	437d      	muls	r5, r7
 800246e:	4298      	cmp	r0, r3
 8002470:	d903      	bls.n	800247a <__aeabi_ddiv+0x3aa>
 8002472:	2080      	movs	r0, #128	@ 0x80
 8002474:	0240      	lsls	r0, r0, #9
 8002476:	4684      	mov	ip, r0
 8002478:	4465      	add	r5, ip
 800247a:	0c18      	lsrs	r0, r3, #16
 800247c:	0409      	lsls	r1, r1, #16
 800247e:	041b      	lsls	r3, r3, #16
 8002480:	0c09      	lsrs	r1, r1, #16
 8002482:	1940      	adds	r0, r0, r5
 8002484:	185b      	adds	r3, r3, r1
 8002486:	4284      	cmp	r4, r0
 8002488:	d327      	bcc.n	80024da <__aeabi_ddiv+0x40a>
 800248a:	d023      	beq.n	80024d4 <__aeabi_ddiv+0x404>
 800248c:	2301      	movs	r3, #1
 800248e:	0035      	movs	r5, r6
 8002490:	431a      	orrs	r2, r3
 8002492:	4b94      	ldr	r3, [pc, #592]	@ (80026e4 <__aeabi_ddiv+0x614>)
 8002494:	4453      	add	r3, sl
 8002496:	2b00      	cmp	r3, #0
 8002498:	dd60      	ble.n	800255c <__aeabi_ddiv+0x48c>
 800249a:	0751      	lsls	r1, r2, #29
 800249c:	d000      	beq.n	80024a0 <__aeabi_ddiv+0x3d0>
 800249e:	e086      	b.n	80025ae <__aeabi_ddiv+0x4de>
 80024a0:	002e      	movs	r6, r5
 80024a2:	08d1      	lsrs	r1, r2, #3
 80024a4:	465a      	mov	r2, fp
 80024a6:	01d2      	lsls	r2, r2, #7
 80024a8:	d506      	bpl.n	80024b8 <__aeabi_ddiv+0x3e8>
 80024aa:	465a      	mov	r2, fp
 80024ac:	4b8e      	ldr	r3, [pc, #568]	@ (80026e8 <__aeabi_ddiv+0x618>)
 80024ae:	401a      	ands	r2, r3
 80024b0:	2380      	movs	r3, #128	@ 0x80
 80024b2:	4693      	mov	fp, r2
 80024b4:	00db      	lsls	r3, r3, #3
 80024b6:	4453      	add	r3, sl
 80024b8:	4a8c      	ldr	r2, [pc, #560]	@ (80026ec <__aeabi_ddiv+0x61c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	dd00      	ble.n	80024c0 <__aeabi_ddiv+0x3f0>
 80024be:	e680      	b.n	80021c2 <__aeabi_ddiv+0xf2>
 80024c0:	465a      	mov	r2, fp
 80024c2:	0752      	lsls	r2, r2, #29
 80024c4:	430a      	orrs	r2, r1
 80024c6:	4690      	mov	r8, r2
 80024c8:	465a      	mov	r2, fp
 80024ca:	055b      	lsls	r3, r3, #21
 80024cc:	0254      	lsls	r4, r2, #9
 80024ce:	0b24      	lsrs	r4, r4, #12
 80024d0:	0d5b      	lsrs	r3, r3, #21
 80024d2:	e669      	b.n	80021a8 <__aeabi_ddiv+0xd8>
 80024d4:	0035      	movs	r5, r6
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0db      	beq.n	8002492 <__aeabi_ddiv+0x3c2>
 80024da:	9d00      	ldr	r5, [sp, #0]
 80024dc:	1e51      	subs	r1, r2, #1
 80024de:	46ac      	mov	ip, r5
 80024e0:	4464      	add	r4, ip
 80024e2:	42ac      	cmp	r4, r5
 80024e4:	d200      	bcs.n	80024e8 <__aeabi_ddiv+0x418>
 80024e6:	e09e      	b.n	8002626 <__aeabi_ddiv+0x556>
 80024e8:	4284      	cmp	r4, r0
 80024ea:	d200      	bcs.n	80024ee <__aeabi_ddiv+0x41e>
 80024ec:	e0e1      	b.n	80026b2 <__aeabi_ddiv+0x5e2>
 80024ee:	d100      	bne.n	80024f2 <__aeabi_ddiv+0x422>
 80024f0:	e0ee      	b.n	80026d0 <__aeabi_ddiv+0x600>
 80024f2:	000a      	movs	r2, r1
 80024f4:	e7ca      	b.n	800248c <__aeabi_ddiv+0x3bc>
 80024f6:	4542      	cmp	r2, r8
 80024f8:	d900      	bls.n	80024fc <__aeabi_ddiv+0x42c>
 80024fa:	e708      	b.n	800230e <__aeabi_ddiv+0x23e>
 80024fc:	464b      	mov	r3, r9
 80024fe:	07dc      	lsls	r4, r3, #31
 8002500:	0858      	lsrs	r0, r3, #1
 8002502:	4643      	mov	r3, r8
 8002504:	085b      	lsrs	r3, r3, #1
 8002506:	431c      	orrs	r4, r3
 8002508:	4643      	mov	r3, r8
 800250a:	07dd      	lsls	r5, r3, #31
 800250c:	e706      	b.n	800231c <__aeabi_ddiv+0x24c>
 800250e:	f001 fa83 	bl	8003a18 <__clzsi2>
 8002512:	2315      	movs	r3, #21
 8002514:	469c      	mov	ip, r3
 8002516:	4484      	add	ip, r0
 8002518:	0002      	movs	r2, r0
 800251a:	4663      	mov	r3, ip
 800251c:	3220      	adds	r2, #32
 800251e:	2b1c      	cmp	r3, #28
 8002520:	dc00      	bgt.n	8002524 <__aeabi_ddiv+0x454>
 8002522:	e692      	b.n	800224a <__aeabi_ddiv+0x17a>
 8002524:	0023      	movs	r3, r4
 8002526:	3808      	subs	r0, #8
 8002528:	4083      	lsls	r3, r0
 800252a:	4699      	mov	r9, r3
 800252c:	2300      	movs	r3, #0
 800252e:	4698      	mov	r8, r3
 8002530:	e69a      	b.n	8002268 <__aeabi_ddiv+0x198>
 8002532:	f001 fa71 	bl	8003a18 <__clzsi2>
 8002536:	0002      	movs	r2, r0
 8002538:	0003      	movs	r3, r0
 800253a:	3215      	adds	r2, #21
 800253c:	3320      	adds	r3, #32
 800253e:	2a1c      	cmp	r2, #28
 8002540:	dc00      	bgt.n	8002544 <__aeabi_ddiv+0x474>
 8002542:	e65f      	b.n	8002204 <__aeabi_ddiv+0x134>
 8002544:	9900      	ldr	r1, [sp, #0]
 8002546:	3808      	subs	r0, #8
 8002548:	4081      	lsls	r1, r0
 800254a:	2200      	movs	r2, #0
 800254c:	468b      	mov	fp, r1
 800254e:	e666      	b.n	800221e <__aeabi_ddiv+0x14e>
 8002550:	2200      	movs	r2, #0
 8002552:	002e      	movs	r6, r5
 8002554:	2400      	movs	r4, #0
 8002556:	4690      	mov	r8, r2
 8002558:	4b65      	ldr	r3, [pc, #404]	@ (80026f0 <__aeabi_ddiv+0x620>)
 800255a:	e625      	b.n	80021a8 <__aeabi_ddiv+0xd8>
 800255c:	002e      	movs	r6, r5
 800255e:	2101      	movs	r1, #1
 8002560:	1ac9      	subs	r1, r1, r3
 8002562:	2938      	cmp	r1, #56	@ 0x38
 8002564:	dd00      	ble.n	8002568 <__aeabi_ddiv+0x498>
 8002566:	e61b      	b.n	80021a0 <__aeabi_ddiv+0xd0>
 8002568:	291f      	cmp	r1, #31
 800256a:	dc7e      	bgt.n	800266a <__aeabi_ddiv+0x59a>
 800256c:	4861      	ldr	r0, [pc, #388]	@ (80026f4 <__aeabi_ddiv+0x624>)
 800256e:	0014      	movs	r4, r2
 8002570:	4450      	add	r0, sl
 8002572:	465b      	mov	r3, fp
 8002574:	4082      	lsls	r2, r0
 8002576:	4083      	lsls	r3, r0
 8002578:	40cc      	lsrs	r4, r1
 800257a:	1e50      	subs	r0, r2, #1
 800257c:	4182      	sbcs	r2, r0
 800257e:	4323      	orrs	r3, r4
 8002580:	431a      	orrs	r2, r3
 8002582:	465b      	mov	r3, fp
 8002584:	40cb      	lsrs	r3, r1
 8002586:	0751      	lsls	r1, r2, #29
 8002588:	d009      	beq.n	800259e <__aeabi_ddiv+0x4ce>
 800258a:	210f      	movs	r1, #15
 800258c:	4011      	ands	r1, r2
 800258e:	2904      	cmp	r1, #4
 8002590:	d005      	beq.n	800259e <__aeabi_ddiv+0x4ce>
 8002592:	1d11      	adds	r1, r2, #4
 8002594:	4291      	cmp	r1, r2
 8002596:	4192      	sbcs	r2, r2
 8002598:	4252      	negs	r2, r2
 800259a:	189b      	adds	r3, r3, r2
 800259c:	000a      	movs	r2, r1
 800259e:	0219      	lsls	r1, r3, #8
 80025a0:	d400      	bmi.n	80025a4 <__aeabi_ddiv+0x4d4>
 80025a2:	e09b      	b.n	80026dc <__aeabi_ddiv+0x60c>
 80025a4:	2200      	movs	r2, #0
 80025a6:	2301      	movs	r3, #1
 80025a8:	2400      	movs	r4, #0
 80025aa:	4690      	mov	r8, r2
 80025ac:	e5fc      	b.n	80021a8 <__aeabi_ddiv+0xd8>
 80025ae:	210f      	movs	r1, #15
 80025b0:	4011      	ands	r1, r2
 80025b2:	2904      	cmp	r1, #4
 80025b4:	d100      	bne.n	80025b8 <__aeabi_ddiv+0x4e8>
 80025b6:	e773      	b.n	80024a0 <__aeabi_ddiv+0x3d0>
 80025b8:	1d11      	adds	r1, r2, #4
 80025ba:	4291      	cmp	r1, r2
 80025bc:	4192      	sbcs	r2, r2
 80025be:	4252      	negs	r2, r2
 80025c0:	002e      	movs	r6, r5
 80025c2:	08c9      	lsrs	r1, r1, #3
 80025c4:	4493      	add	fp, r2
 80025c6:	e76d      	b.n	80024a4 <__aeabi_ddiv+0x3d4>
 80025c8:	9b00      	ldr	r3, [sp, #0]
 80025ca:	3d01      	subs	r5, #1
 80025cc:	469c      	mov	ip, r3
 80025ce:	4461      	add	r1, ip
 80025d0:	428b      	cmp	r3, r1
 80025d2:	d900      	bls.n	80025d6 <__aeabi_ddiv+0x506>
 80025d4:	e72c      	b.n	8002430 <__aeabi_ddiv+0x360>
 80025d6:	428a      	cmp	r2, r1
 80025d8:	d800      	bhi.n	80025dc <__aeabi_ddiv+0x50c>
 80025da:	e729      	b.n	8002430 <__aeabi_ddiv+0x360>
 80025dc:	1e85      	subs	r5, r0, #2
 80025de:	4461      	add	r1, ip
 80025e0:	e726      	b.n	8002430 <__aeabi_ddiv+0x360>
 80025e2:	9900      	ldr	r1, [sp, #0]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	468c      	mov	ip, r1
 80025e8:	4464      	add	r4, ip
 80025ea:	42a1      	cmp	r1, r4
 80025ec:	d900      	bls.n	80025f0 <__aeabi_ddiv+0x520>
 80025ee:	e72d      	b.n	800244c <__aeabi_ddiv+0x37c>
 80025f0:	42a2      	cmp	r2, r4
 80025f2:	d800      	bhi.n	80025f6 <__aeabi_ddiv+0x526>
 80025f4:	e72a      	b.n	800244c <__aeabi_ddiv+0x37c>
 80025f6:	1e83      	subs	r3, r0, #2
 80025f8:	4464      	add	r4, ip
 80025fa:	e727      	b.n	800244c <__aeabi_ddiv+0x37c>
 80025fc:	4287      	cmp	r7, r0
 80025fe:	d000      	beq.n	8002602 <__aeabi_ddiv+0x532>
 8002600:	e6fe      	b.n	8002400 <__aeabi_ddiv+0x330>
 8002602:	45a9      	cmp	r9, r5
 8002604:	d900      	bls.n	8002608 <__aeabi_ddiv+0x538>
 8002606:	e6fb      	b.n	8002400 <__aeabi_ddiv+0x330>
 8002608:	e6f5      	b.n	80023f6 <__aeabi_ddiv+0x326>
 800260a:	42a2      	cmp	r2, r4
 800260c:	d800      	bhi.n	8002610 <__aeabi_ddiv+0x540>
 800260e:	e6b9      	b.n	8002384 <__aeabi_ddiv+0x2b4>
 8002610:	1e83      	subs	r3, r0, #2
 8002612:	4464      	add	r4, ip
 8002614:	e6b6      	b.n	8002384 <__aeabi_ddiv+0x2b4>
 8002616:	428a      	cmp	r2, r1
 8002618:	d800      	bhi.n	800261c <__aeabi_ddiv+0x54c>
 800261a:	e69f      	b.n	800235c <__aeabi_ddiv+0x28c>
 800261c:	46bc      	mov	ip, r7
 800261e:	1e83      	subs	r3, r0, #2
 8002620:	4698      	mov	r8, r3
 8002622:	4461      	add	r1, ip
 8002624:	e69a      	b.n	800235c <__aeabi_ddiv+0x28c>
 8002626:	000a      	movs	r2, r1
 8002628:	4284      	cmp	r4, r0
 800262a:	d000      	beq.n	800262e <__aeabi_ddiv+0x55e>
 800262c:	e72e      	b.n	800248c <__aeabi_ddiv+0x3bc>
 800262e:	454b      	cmp	r3, r9
 8002630:	d000      	beq.n	8002634 <__aeabi_ddiv+0x564>
 8002632:	e72b      	b.n	800248c <__aeabi_ddiv+0x3bc>
 8002634:	0035      	movs	r5, r6
 8002636:	e72c      	b.n	8002492 <__aeabi_ddiv+0x3c2>
 8002638:	4b2a      	ldr	r3, [pc, #168]	@ (80026e4 <__aeabi_ddiv+0x614>)
 800263a:	4a2f      	ldr	r2, [pc, #188]	@ (80026f8 <__aeabi_ddiv+0x628>)
 800263c:	4453      	add	r3, sl
 800263e:	4592      	cmp	sl, r2
 8002640:	db43      	blt.n	80026ca <__aeabi_ddiv+0x5fa>
 8002642:	2201      	movs	r2, #1
 8002644:	2100      	movs	r1, #0
 8002646:	4493      	add	fp, r2
 8002648:	e72c      	b.n	80024a4 <__aeabi_ddiv+0x3d4>
 800264a:	42ac      	cmp	r4, r5
 800264c:	d800      	bhi.n	8002650 <__aeabi_ddiv+0x580>
 800264e:	e6d7      	b.n	8002400 <__aeabi_ddiv+0x330>
 8002650:	2302      	movs	r3, #2
 8002652:	425b      	negs	r3, r3
 8002654:	469c      	mov	ip, r3
 8002656:	9900      	ldr	r1, [sp, #0]
 8002658:	444d      	add	r5, r9
 800265a:	454d      	cmp	r5, r9
 800265c:	419b      	sbcs	r3, r3
 800265e:	44e3      	add	fp, ip
 8002660:	468c      	mov	ip, r1
 8002662:	425b      	negs	r3, r3
 8002664:	4463      	add	r3, ip
 8002666:	18c0      	adds	r0, r0, r3
 8002668:	e6cc      	b.n	8002404 <__aeabi_ddiv+0x334>
 800266a:	201f      	movs	r0, #31
 800266c:	4240      	negs	r0, r0
 800266e:	1ac3      	subs	r3, r0, r3
 8002670:	4658      	mov	r0, fp
 8002672:	40d8      	lsrs	r0, r3
 8002674:	2920      	cmp	r1, #32
 8002676:	d004      	beq.n	8002682 <__aeabi_ddiv+0x5b2>
 8002678:	4659      	mov	r1, fp
 800267a:	4b20      	ldr	r3, [pc, #128]	@ (80026fc <__aeabi_ddiv+0x62c>)
 800267c:	4453      	add	r3, sl
 800267e:	4099      	lsls	r1, r3
 8002680:	430a      	orrs	r2, r1
 8002682:	1e53      	subs	r3, r2, #1
 8002684:	419a      	sbcs	r2, r3
 8002686:	2307      	movs	r3, #7
 8002688:	0019      	movs	r1, r3
 800268a:	4302      	orrs	r2, r0
 800268c:	2400      	movs	r4, #0
 800268e:	4011      	ands	r1, r2
 8002690:	4213      	tst	r3, r2
 8002692:	d009      	beq.n	80026a8 <__aeabi_ddiv+0x5d8>
 8002694:	3308      	adds	r3, #8
 8002696:	4013      	ands	r3, r2
 8002698:	2b04      	cmp	r3, #4
 800269a:	d01d      	beq.n	80026d8 <__aeabi_ddiv+0x608>
 800269c:	1d13      	adds	r3, r2, #4
 800269e:	4293      	cmp	r3, r2
 80026a0:	4189      	sbcs	r1, r1
 80026a2:	001a      	movs	r2, r3
 80026a4:	4249      	negs	r1, r1
 80026a6:	0749      	lsls	r1, r1, #29
 80026a8:	08d2      	lsrs	r2, r2, #3
 80026aa:	430a      	orrs	r2, r1
 80026ac:	4690      	mov	r8, r2
 80026ae:	2300      	movs	r3, #0
 80026b0:	e57a      	b.n	80021a8 <__aeabi_ddiv+0xd8>
 80026b2:	4649      	mov	r1, r9
 80026b4:	9f00      	ldr	r7, [sp, #0]
 80026b6:	004d      	lsls	r5, r1, #1
 80026b8:	454d      	cmp	r5, r9
 80026ba:	4189      	sbcs	r1, r1
 80026bc:	46bc      	mov	ip, r7
 80026be:	4249      	negs	r1, r1
 80026c0:	4461      	add	r1, ip
 80026c2:	46a9      	mov	r9, r5
 80026c4:	3a02      	subs	r2, #2
 80026c6:	1864      	adds	r4, r4, r1
 80026c8:	e7ae      	b.n	8002628 <__aeabi_ddiv+0x558>
 80026ca:	2201      	movs	r2, #1
 80026cc:	4252      	negs	r2, r2
 80026ce:	e746      	b.n	800255e <__aeabi_ddiv+0x48e>
 80026d0:	4599      	cmp	r9, r3
 80026d2:	d3ee      	bcc.n	80026b2 <__aeabi_ddiv+0x5e2>
 80026d4:	000a      	movs	r2, r1
 80026d6:	e7aa      	b.n	800262e <__aeabi_ddiv+0x55e>
 80026d8:	2100      	movs	r1, #0
 80026da:	e7e5      	b.n	80026a8 <__aeabi_ddiv+0x5d8>
 80026dc:	0759      	lsls	r1, r3, #29
 80026de:	025b      	lsls	r3, r3, #9
 80026e0:	0b1c      	lsrs	r4, r3, #12
 80026e2:	e7e1      	b.n	80026a8 <__aeabi_ddiv+0x5d8>
 80026e4:	000003ff 	.word	0x000003ff
 80026e8:	feffffff 	.word	0xfeffffff
 80026ec:	000007fe 	.word	0x000007fe
 80026f0:	000007ff 	.word	0x000007ff
 80026f4:	0000041e 	.word	0x0000041e
 80026f8:	fffffc02 	.word	0xfffffc02
 80026fc:	0000043e 	.word	0x0000043e

08002700 <__eqdf2>:
 8002700:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002702:	4657      	mov	r7, sl
 8002704:	46de      	mov	lr, fp
 8002706:	464e      	mov	r6, r9
 8002708:	4645      	mov	r5, r8
 800270a:	b5e0      	push	{r5, r6, r7, lr}
 800270c:	000d      	movs	r5, r1
 800270e:	0004      	movs	r4, r0
 8002710:	0fe8      	lsrs	r0, r5, #31
 8002712:	4683      	mov	fp, r0
 8002714:	0309      	lsls	r1, r1, #12
 8002716:	0fd8      	lsrs	r0, r3, #31
 8002718:	0b09      	lsrs	r1, r1, #12
 800271a:	4682      	mov	sl, r0
 800271c:	4819      	ldr	r0, [pc, #100]	@ (8002784 <__eqdf2+0x84>)
 800271e:	468c      	mov	ip, r1
 8002720:	031f      	lsls	r7, r3, #12
 8002722:	0069      	lsls	r1, r5, #1
 8002724:	005e      	lsls	r6, r3, #1
 8002726:	0d49      	lsrs	r1, r1, #21
 8002728:	0b3f      	lsrs	r7, r7, #12
 800272a:	0d76      	lsrs	r6, r6, #21
 800272c:	4281      	cmp	r1, r0
 800272e:	d018      	beq.n	8002762 <__eqdf2+0x62>
 8002730:	4286      	cmp	r6, r0
 8002732:	d00f      	beq.n	8002754 <__eqdf2+0x54>
 8002734:	2001      	movs	r0, #1
 8002736:	42b1      	cmp	r1, r6
 8002738:	d10d      	bne.n	8002756 <__eqdf2+0x56>
 800273a:	45bc      	cmp	ip, r7
 800273c:	d10b      	bne.n	8002756 <__eqdf2+0x56>
 800273e:	4294      	cmp	r4, r2
 8002740:	d109      	bne.n	8002756 <__eqdf2+0x56>
 8002742:	45d3      	cmp	fp, sl
 8002744:	d01c      	beq.n	8002780 <__eqdf2+0x80>
 8002746:	2900      	cmp	r1, #0
 8002748:	d105      	bne.n	8002756 <__eqdf2+0x56>
 800274a:	4660      	mov	r0, ip
 800274c:	4320      	orrs	r0, r4
 800274e:	1e43      	subs	r3, r0, #1
 8002750:	4198      	sbcs	r0, r3
 8002752:	e000      	b.n	8002756 <__eqdf2+0x56>
 8002754:	2001      	movs	r0, #1
 8002756:	bcf0      	pop	{r4, r5, r6, r7}
 8002758:	46bb      	mov	fp, r7
 800275a:	46b2      	mov	sl, r6
 800275c:	46a9      	mov	r9, r5
 800275e:	46a0      	mov	r8, r4
 8002760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002762:	2001      	movs	r0, #1
 8002764:	428e      	cmp	r6, r1
 8002766:	d1f6      	bne.n	8002756 <__eqdf2+0x56>
 8002768:	4661      	mov	r1, ip
 800276a:	4339      	orrs	r1, r7
 800276c:	000f      	movs	r7, r1
 800276e:	4317      	orrs	r7, r2
 8002770:	4327      	orrs	r7, r4
 8002772:	d1f0      	bne.n	8002756 <__eqdf2+0x56>
 8002774:	465b      	mov	r3, fp
 8002776:	4652      	mov	r2, sl
 8002778:	1a98      	subs	r0, r3, r2
 800277a:	1e43      	subs	r3, r0, #1
 800277c:	4198      	sbcs	r0, r3
 800277e:	e7ea      	b.n	8002756 <__eqdf2+0x56>
 8002780:	2000      	movs	r0, #0
 8002782:	e7e8      	b.n	8002756 <__eqdf2+0x56>
 8002784:	000007ff 	.word	0x000007ff

08002788 <__gedf2>:
 8002788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800278a:	4657      	mov	r7, sl
 800278c:	464e      	mov	r6, r9
 800278e:	4645      	mov	r5, r8
 8002790:	46de      	mov	lr, fp
 8002792:	b5e0      	push	{r5, r6, r7, lr}
 8002794:	000d      	movs	r5, r1
 8002796:	030e      	lsls	r6, r1, #12
 8002798:	0049      	lsls	r1, r1, #1
 800279a:	0d49      	lsrs	r1, r1, #21
 800279c:	468a      	mov	sl, r1
 800279e:	0fdf      	lsrs	r7, r3, #31
 80027a0:	0fe9      	lsrs	r1, r5, #31
 80027a2:	46bc      	mov	ip, r7
 80027a4:	b083      	sub	sp, #12
 80027a6:	4f2f      	ldr	r7, [pc, #188]	@ (8002864 <__gedf2+0xdc>)
 80027a8:	0004      	movs	r4, r0
 80027aa:	4680      	mov	r8, r0
 80027ac:	9101      	str	r1, [sp, #4]
 80027ae:	0058      	lsls	r0, r3, #1
 80027b0:	0319      	lsls	r1, r3, #12
 80027b2:	4691      	mov	r9, r2
 80027b4:	0b36      	lsrs	r6, r6, #12
 80027b6:	0b09      	lsrs	r1, r1, #12
 80027b8:	0d40      	lsrs	r0, r0, #21
 80027ba:	45ba      	cmp	sl, r7
 80027bc:	d01d      	beq.n	80027fa <__gedf2+0x72>
 80027be:	42b8      	cmp	r0, r7
 80027c0:	d00d      	beq.n	80027de <__gedf2+0x56>
 80027c2:	4657      	mov	r7, sl
 80027c4:	2f00      	cmp	r7, #0
 80027c6:	d12a      	bne.n	800281e <__gedf2+0x96>
 80027c8:	4334      	orrs	r4, r6
 80027ca:	2800      	cmp	r0, #0
 80027cc:	d124      	bne.n	8002818 <__gedf2+0x90>
 80027ce:	430a      	orrs	r2, r1
 80027d0:	d036      	beq.n	8002840 <__gedf2+0xb8>
 80027d2:	2c00      	cmp	r4, #0
 80027d4:	d141      	bne.n	800285a <__gedf2+0xd2>
 80027d6:	4663      	mov	r3, ip
 80027d8:	0058      	lsls	r0, r3, #1
 80027da:	3801      	subs	r0, #1
 80027dc:	e015      	b.n	800280a <__gedf2+0x82>
 80027de:	4311      	orrs	r1, r2
 80027e0:	d138      	bne.n	8002854 <__gedf2+0xcc>
 80027e2:	4653      	mov	r3, sl
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <__gedf2+0x64>
 80027e8:	4326      	orrs	r6, r4
 80027ea:	d0f4      	beq.n	80027d6 <__gedf2+0x4e>
 80027ec:	9b01      	ldr	r3, [sp, #4]
 80027ee:	4563      	cmp	r3, ip
 80027f0:	d107      	bne.n	8002802 <__gedf2+0x7a>
 80027f2:	9b01      	ldr	r3, [sp, #4]
 80027f4:	0058      	lsls	r0, r3, #1
 80027f6:	3801      	subs	r0, #1
 80027f8:	e007      	b.n	800280a <__gedf2+0x82>
 80027fa:	4326      	orrs	r6, r4
 80027fc:	d12a      	bne.n	8002854 <__gedf2+0xcc>
 80027fe:	4550      	cmp	r0, sl
 8002800:	d021      	beq.n	8002846 <__gedf2+0xbe>
 8002802:	2001      	movs	r0, #1
 8002804:	9b01      	ldr	r3, [sp, #4]
 8002806:	425f      	negs	r7, r3
 8002808:	4338      	orrs	r0, r7
 800280a:	b003      	add	sp, #12
 800280c:	bcf0      	pop	{r4, r5, r6, r7}
 800280e:	46bb      	mov	fp, r7
 8002810:	46b2      	mov	sl, r6
 8002812:	46a9      	mov	r9, r5
 8002814:	46a0      	mov	r8, r4
 8002816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002818:	2c00      	cmp	r4, #0
 800281a:	d0dc      	beq.n	80027d6 <__gedf2+0x4e>
 800281c:	e7e6      	b.n	80027ec <__gedf2+0x64>
 800281e:	2800      	cmp	r0, #0
 8002820:	d0ef      	beq.n	8002802 <__gedf2+0x7a>
 8002822:	9b01      	ldr	r3, [sp, #4]
 8002824:	4563      	cmp	r3, ip
 8002826:	d1ec      	bne.n	8002802 <__gedf2+0x7a>
 8002828:	4582      	cmp	sl, r0
 800282a:	dcea      	bgt.n	8002802 <__gedf2+0x7a>
 800282c:	dbe1      	blt.n	80027f2 <__gedf2+0x6a>
 800282e:	428e      	cmp	r6, r1
 8002830:	d8e7      	bhi.n	8002802 <__gedf2+0x7a>
 8002832:	d1de      	bne.n	80027f2 <__gedf2+0x6a>
 8002834:	45c8      	cmp	r8, r9
 8002836:	d8e4      	bhi.n	8002802 <__gedf2+0x7a>
 8002838:	2000      	movs	r0, #0
 800283a:	45c8      	cmp	r8, r9
 800283c:	d2e5      	bcs.n	800280a <__gedf2+0x82>
 800283e:	e7d8      	b.n	80027f2 <__gedf2+0x6a>
 8002840:	2c00      	cmp	r4, #0
 8002842:	d0e2      	beq.n	800280a <__gedf2+0x82>
 8002844:	e7dd      	b.n	8002802 <__gedf2+0x7a>
 8002846:	4311      	orrs	r1, r2
 8002848:	d104      	bne.n	8002854 <__gedf2+0xcc>
 800284a:	9b01      	ldr	r3, [sp, #4]
 800284c:	4563      	cmp	r3, ip
 800284e:	d1d8      	bne.n	8002802 <__gedf2+0x7a>
 8002850:	2000      	movs	r0, #0
 8002852:	e7da      	b.n	800280a <__gedf2+0x82>
 8002854:	2002      	movs	r0, #2
 8002856:	4240      	negs	r0, r0
 8002858:	e7d7      	b.n	800280a <__gedf2+0x82>
 800285a:	9b01      	ldr	r3, [sp, #4]
 800285c:	4563      	cmp	r3, ip
 800285e:	d0e6      	beq.n	800282e <__gedf2+0xa6>
 8002860:	e7cf      	b.n	8002802 <__gedf2+0x7a>
 8002862:	46c0      	nop			@ (mov r8, r8)
 8002864:	000007ff 	.word	0x000007ff

08002868 <__ledf2>:
 8002868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800286a:	4657      	mov	r7, sl
 800286c:	464e      	mov	r6, r9
 800286e:	4645      	mov	r5, r8
 8002870:	46de      	mov	lr, fp
 8002872:	b5e0      	push	{r5, r6, r7, lr}
 8002874:	000d      	movs	r5, r1
 8002876:	030e      	lsls	r6, r1, #12
 8002878:	0049      	lsls	r1, r1, #1
 800287a:	0d49      	lsrs	r1, r1, #21
 800287c:	468a      	mov	sl, r1
 800287e:	0fdf      	lsrs	r7, r3, #31
 8002880:	0fe9      	lsrs	r1, r5, #31
 8002882:	46bc      	mov	ip, r7
 8002884:	b083      	sub	sp, #12
 8002886:	4f2e      	ldr	r7, [pc, #184]	@ (8002940 <__ledf2+0xd8>)
 8002888:	0004      	movs	r4, r0
 800288a:	4680      	mov	r8, r0
 800288c:	9101      	str	r1, [sp, #4]
 800288e:	0058      	lsls	r0, r3, #1
 8002890:	0319      	lsls	r1, r3, #12
 8002892:	4691      	mov	r9, r2
 8002894:	0b36      	lsrs	r6, r6, #12
 8002896:	0b09      	lsrs	r1, r1, #12
 8002898:	0d40      	lsrs	r0, r0, #21
 800289a:	45ba      	cmp	sl, r7
 800289c:	d01e      	beq.n	80028dc <__ledf2+0x74>
 800289e:	42b8      	cmp	r0, r7
 80028a0:	d00d      	beq.n	80028be <__ledf2+0x56>
 80028a2:	4657      	mov	r7, sl
 80028a4:	2f00      	cmp	r7, #0
 80028a6:	d127      	bne.n	80028f8 <__ledf2+0x90>
 80028a8:	4334      	orrs	r4, r6
 80028aa:	2800      	cmp	r0, #0
 80028ac:	d133      	bne.n	8002916 <__ledf2+0xae>
 80028ae:	430a      	orrs	r2, r1
 80028b0:	d034      	beq.n	800291c <__ledf2+0xb4>
 80028b2:	2c00      	cmp	r4, #0
 80028b4:	d140      	bne.n	8002938 <__ledf2+0xd0>
 80028b6:	4663      	mov	r3, ip
 80028b8:	0058      	lsls	r0, r3, #1
 80028ba:	3801      	subs	r0, #1
 80028bc:	e015      	b.n	80028ea <__ledf2+0x82>
 80028be:	4311      	orrs	r1, r2
 80028c0:	d112      	bne.n	80028e8 <__ledf2+0x80>
 80028c2:	4653      	mov	r3, sl
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <__ledf2+0x64>
 80028c8:	4326      	orrs	r6, r4
 80028ca:	d0f4      	beq.n	80028b6 <__ledf2+0x4e>
 80028cc:	9b01      	ldr	r3, [sp, #4]
 80028ce:	4563      	cmp	r3, ip
 80028d0:	d01d      	beq.n	800290e <__ledf2+0xa6>
 80028d2:	2001      	movs	r0, #1
 80028d4:	9b01      	ldr	r3, [sp, #4]
 80028d6:	425f      	negs	r7, r3
 80028d8:	4338      	orrs	r0, r7
 80028da:	e006      	b.n	80028ea <__ledf2+0x82>
 80028dc:	4326      	orrs	r6, r4
 80028de:	d103      	bne.n	80028e8 <__ledf2+0x80>
 80028e0:	4550      	cmp	r0, sl
 80028e2:	d1f6      	bne.n	80028d2 <__ledf2+0x6a>
 80028e4:	4311      	orrs	r1, r2
 80028e6:	d01c      	beq.n	8002922 <__ledf2+0xba>
 80028e8:	2002      	movs	r0, #2
 80028ea:	b003      	add	sp, #12
 80028ec:	bcf0      	pop	{r4, r5, r6, r7}
 80028ee:	46bb      	mov	fp, r7
 80028f0:	46b2      	mov	sl, r6
 80028f2:	46a9      	mov	r9, r5
 80028f4:	46a0      	mov	r8, r4
 80028f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028f8:	2800      	cmp	r0, #0
 80028fa:	d0ea      	beq.n	80028d2 <__ledf2+0x6a>
 80028fc:	9b01      	ldr	r3, [sp, #4]
 80028fe:	4563      	cmp	r3, ip
 8002900:	d1e7      	bne.n	80028d2 <__ledf2+0x6a>
 8002902:	4582      	cmp	sl, r0
 8002904:	dce5      	bgt.n	80028d2 <__ledf2+0x6a>
 8002906:	db02      	blt.n	800290e <__ledf2+0xa6>
 8002908:	428e      	cmp	r6, r1
 800290a:	d8e2      	bhi.n	80028d2 <__ledf2+0x6a>
 800290c:	d00e      	beq.n	800292c <__ledf2+0xc4>
 800290e:	9b01      	ldr	r3, [sp, #4]
 8002910:	0058      	lsls	r0, r3, #1
 8002912:	3801      	subs	r0, #1
 8002914:	e7e9      	b.n	80028ea <__ledf2+0x82>
 8002916:	2c00      	cmp	r4, #0
 8002918:	d0cd      	beq.n	80028b6 <__ledf2+0x4e>
 800291a:	e7d7      	b.n	80028cc <__ledf2+0x64>
 800291c:	2c00      	cmp	r4, #0
 800291e:	d0e4      	beq.n	80028ea <__ledf2+0x82>
 8002920:	e7d7      	b.n	80028d2 <__ledf2+0x6a>
 8002922:	9b01      	ldr	r3, [sp, #4]
 8002924:	2000      	movs	r0, #0
 8002926:	4563      	cmp	r3, ip
 8002928:	d0df      	beq.n	80028ea <__ledf2+0x82>
 800292a:	e7d2      	b.n	80028d2 <__ledf2+0x6a>
 800292c:	45c8      	cmp	r8, r9
 800292e:	d8d0      	bhi.n	80028d2 <__ledf2+0x6a>
 8002930:	2000      	movs	r0, #0
 8002932:	45c8      	cmp	r8, r9
 8002934:	d2d9      	bcs.n	80028ea <__ledf2+0x82>
 8002936:	e7ea      	b.n	800290e <__ledf2+0xa6>
 8002938:	9b01      	ldr	r3, [sp, #4]
 800293a:	4563      	cmp	r3, ip
 800293c:	d0e4      	beq.n	8002908 <__ledf2+0xa0>
 800293e:	e7c8      	b.n	80028d2 <__ledf2+0x6a>
 8002940:	000007ff 	.word	0x000007ff

08002944 <__aeabi_dmul>:
 8002944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002946:	4657      	mov	r7, sl
 8002948:	464e      	mov	r6, r9
 800294a:	46de      	mov	lr, fp
 800294c:	4645      	mov	r5, r8
 800294e:	b5e0      	push	{r5, r6, r7, lr}
 8002950:	001f      	movs	r7, r3
 8002952:	030b      	lsls	r3, r1, #12
 8002954:	0b1b      	lsrs	r3, r3, #12
 8002956:	0016      	movs	r6, r2
 8002958:	469a      	mov	sl, r3
 800295a:	0fca      	lsrs	r2, r1, #31
 800295c:	004b      	lsls	r3, r1, #1
 800295e:	0004      	movs	r4, r0
 8002960:	4691      	mov	r9, r2
 8002962:	b085      	sub	sp, #20
 8002964:	0d5b      	lsrs	r3, r3, #21
 8002966:	d100      	bne.n	800296a <__aeabi_dmul+0x26>
 8002968:	e1cf      	b.n	8002d0a <__aeabi_dmul+0x3c6>
 800296a:	4acd      	ldr	r2, [pc, #820]	@ (8002ca0 <__aeabi_dmul+0x35c>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d055      	beq.n	8002a1c <__aeabi_dmul+0xd8>
 8002970:	4651      	mov	r1, sl
 8002972:	0f42      	lsrs	r2, r0, #29
 8002974:	00c9      	lsls	r1, r1, #3
 8002976:	430a      	orrs	r2, r1
 8002978:	2180      	movs	r1, #128	@ 0x80
 800297a:	0409      	lsls	r1, r1, #16
 800297c:	4311      	orrs	r1, r2
 800297e:	00c2      	lsls	r2, r0, #3
 8002980:	4690      	mov	r8, r2
 8002982:	4ac8      	ldr	r2, [pc, #800]	@ (8002ca4 <__aeabi_dmul+0x360>)
 8002984:	468a      	mov	sl, r1
 8002986:	4693      	mov	fp, r2
 8002988:	449b      	add	fp, r3
 800298a:	2300      	movs	r3, #0
 800298c:	2500      	movs	r5, #0
 800298e:	9302      	str	r3, [sp, #8]
 8002990:	033c      	lsls	r4, r7, #12
 8002992:	007b      	lsls	r3, r7, #1
 8002994:	0ffa      	lsrs	r2, r7, #31
 8002996:	9601      	str	r6, [sp, #4]
 8002998:	0b24      	lsrs	r4, r4, #12
 800299a:	0d5b      	lsrs	r3, r3, #21
 800299c:	9200      	str	r2, [sp, #0]
 800299e:	d100      	bne.n	80029a2 <__aeabi_dmul+0x5e>
 80029a0:	e188      	b.n	8002cb4 <__aeabi_dmul+0x370>
 80029a2:	4abf      	ldr	r2, [pc, #764]	@ (8002ca0 <__aeabi_dmul+0x35c>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d100      	bne.n	80029aa <__aeabi_dmul+0x66>
 80029a8:	e092      	b.n	8002ad0 <__aeabi_dmul+0x18c>
 80029aa:	4abe      	ldr	r2, [pc, #760]	@ (8002ca4 <__aeabi_dmul+0x360>)
 80029ac:	4694      	mov	ip, r2
 80029ae:	4463      	add	r3, ip
 80029b0:	449b      	add	fp, r3
 80029b2:	2d0a      	cmp	r5, #10
 80029b4:	dc42      	bgt.n	8002a3c <__aeabi_dmul+0xf8>
 80029b6:	00e4      	lsls	r4, r4, #3
 80029b8:	0f73      	lsrs	r3, r6, #29
 80029ba:	4323      	orrs	r3, r4
 80029bc:	2480      	movs	r4, #128	@ 0x80
 80029be:	4649      	mov	r1, r9
 80029c0:	0424      	lsls	r4, r4, #16
 80029c2:	431c      	orrs	r4, r3
 80029c4:	00f3      	lsls	r3, r6, #3
 80029c6:	9301      	str	r3, [sp, #4]
 80029c8:	9b00      	ldr	r3, [sp, #0]
 80029ca:	2000      	movs	r0, #0
 80029cc:	4059      	eors	r1, r3
 80029ce:	b2cb      	uxtb	r3, r1
 80029d0:	9303      	str	r3, [sp, #12]
 80029d2:	2d02      	cmp	r5, #2
 80029d4:	dc00      	bgt.n	80029d8 <__aeabi_dmul+0x94>
 80029d6:	e094      	b.n	8002b02 <__aeabi_dmul+0x1be>
 80029d8:	2301      	movs	r3, #1
 80029da:	40ab      	lsls	r3, r5
 80029dc:	001d      	movs	r5, r3
 80029de:	23a6      	movs	r3, #166	@ 0xa6
 80029e0:	002a      	movs	r2, r5
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	401a      	ands	r2, r3
 80029e6:	421d      	tst	r5, r3
 80029e8:	d000      	beq.n	80029ec <__aeabi_dmul+0xa8>
 80029ea:	e229      	b.n	8002e40 <__aeabi_dmul+0x4fc>
 80029ec:	2390      	movs	r3, #144	@ 0x90
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	421d      	tst	r5, r3
 80029f2:	d100      	bne.n	80029f6 <__aeabi_dmul+0xb2>
 80029f4:	e24d      	b.n	8002e92 <__aeabi_dmul+0x54e>
 80029f6:	2300      	movs	r3, #0
 80029f8:	2480      	movs	r4, #128	@ 0x80
 80029fa:	4699      	mov	r9, r3
 80029fc:	0324      	lsls	r4, r4, #12
 80029fe:	4ba8      	ldr	r3, [pc, #672]	@ (8002ca0 <__aeabi_dmul+0x35c>)
 8002a00:	0010      	movs	r0, r2
 8002a02:	464a      	mov	r2, r9
 8002a04:	051b      	lsls	r3, r3, #20
 8002a06:	4323      	orrs	r3, r4
 8002a08:	07d2      	lsls	r2, r2, #31
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	0019      	movs	r1, r3
 8002a0e:	b005      	add	sp, #20
 8002a10:	bcf0      	pop	{r4, r5, r6, r7}
 8002a12:	46bb      	mov	fp, r7
 8002a14:	46b2      	mov	sl, r6
 8002a16:	46a9      	mov	r9, r5
 8002a18:	46a0      	mov	r8, r4
 8002a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a1c:	4652      	mov	r2, sl
 8002a1e:	4302      	orrs	r2, r0
 8002a20:	4690      	mov	r8, r2
 8002a22:	d000      	beq.n	8002a26 <__aeabi_dmul+0xe2>
 8002a24:	e1ac      	b.n	8002d80 <__aeabi_dmul+0x43c>
 8002a26:	469b      	mov	fp, r3
 8002a28:	2302      	movs	r3, #2
 8002a2a:	4692      	mov	sl, r2
 8002a2c:	2508      	movs	r5, #8
 8002a2e:	9302      	str	r3, [sp, #8]
 8002a30:	e7ae      	b.n	8002990 <__aeabi_dmul+0x4c>
 8002a32:	9b00      	ldr	r3, [sp, #0]
 8002a34:	46a2      	mov	sl, r4
 8002a36:	4699      	mov	r9, r3
 8002a38:	9b01      	ldr	r3, [sp, #4]
 8002a3a:	4698      	mov	r8, r3
 8002a3c:	9b02      	ldr	r3, [sp, #8]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d100      	bne.n	8002a44 <__aeabi_dmul+0x100>
 8002a42:	e1ca      	b.n	8002dda <__aeabi_dmul+0x496>
 8002a44:	2b03      	cmp	r3, #3
 8002a46:	d100      	bne.n	8002a4a <__aeabi_dmul+0x106>
 8002a48:	e192      	b.n	8002d70 <__aeabi_dmul+0x42c>
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d110      	bne.n	8002a70 <__aeabi_dmul+0x12c>
 8002a4e:	2300      	movs	r3, #0
 8002a50:	2400      	movs	r4, #0
 8002a52:	2200      	movs	r2, #0
 8002a54:	e7d4      	b.n	8002a00 <__aeabi_dmul+0xbc>
 8002a56:	2201      	movs	r2, #1
 8002a58:	087b      	lsrs	r3, r7, #1
 8002a5a:	403a      	ands	r2, r7
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	4652      	mov	r2, sl
 8002a60:	07d2      	lsls	r2, r2, #31
 8002a62:	4313      	orrs	r3, r2
 8002a64:	4698      	mov	r8, r3
 8002a66:	4653      	mov	r3, sl
 8002a68:	085b      	lsrs	r3, r3, #1
 8002a6a:	469a      	mov	sl, r3
 8002a6c:	9b03      	ldr	r3, [sp, #12]
 8002a6e:	4699      	mov	r9, r3
 8002a70:	465b      	mov	r3, fp
 8002a72:	1c58      	adds	r0, r3, #1
 8002a74:	2380      	movs	r3, #128	@ 0x80
 8002a76:	00db      	lsls	r3, r3, #3
 8002a78:	445b      	add	r3, fp
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	dc00      	bgt.n	8002a80 <__aeabi_dmul+0x13c>
 8002a7e:	e1b1      	b.n	8002de4 <__aeabi_dmul+0x4a0>
 8002a80:	4642      	mov	r2, r8
 8002a82:	0752      	lsls	r2, r2, #29
 8002a84:	d00b      	beq.n	8002a9e <__aeabi_dmul+0x15a>
 8002a86:	220f      	movs	r2, #15
 8002a88:	4641      	mov	r1, r8
 8002a8a:	400a      	ands	r2, r1
 8002a8c:	2a04      	cmp	r2, #4
 8002a8e:	d006      	beq.n	8002a9e <__aeabi_dmul+0x15a>
 8002a90:	4642      	mov	r2, r8
 8002a92:	1d11      	adds	r1, r2, #4
 8002a94:	4541      	cmp	r1, r8
 8002a96:	4192      	sbcs	r2, r2
 8002a98:	4688      	mov	r8, r1
 8002a9a:	4252      	negs	r2, r2
 8002a9c:	4492      	add	sl, r2
 8002a9e:	4652      	mov	r2, sl
 8002aa0:	01d2      	lsls	r2, r2, #7
 8002aa2:	d506      	bpl.n	8002ab2 <__aeabi_dmul+0x16e>
 8002aa4:	4652      	mov	r2, sl
 8002aa6:	4b80      	ldr	r3, [pc, #512]	@ (8002ca8 <__aeabi_dmul+0x364>)
 8002aa8:	401a      	ands	r2, r3
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	4692      	mov	sl, r2
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	18c3      	adds	r3, r0, r3
 8002ab2:	4a7e      	ldr	r2, [pc, #504]	@ (8002cac <__aeabi_dmul+0x368>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	dd00      	ble.n	8002aba <__aeabi_dmul+0x176>
 8002ab8:	e18f      	b.n	8002dda <__aeabi_dmul+0x496>
 8002aba:	4642      	mov	r2, r8
 8002abc:	08d1      	lsrs	r1, r2, #3
 8002abe:	4652      	mov	r2, sl
 8002ac0:	0752      	lsls	r2, r2, #29
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	4651      	mov	r1, sl
 8002ac6:	055b      	lsls	r3, r3, #21
 8002ac8:	024c      	lsls	r4, r1, #9
 8002aca:	0b24      	lsrs	r4, r4, #12
 8002acc:	0d5b      	lsrs	r3, r3, #21
 8002ace:	e797      	b.n	8002a00 <__aeabi_dmul+0xbc>
 8002ad0:	4b73      	ldr	r3, [pc, #460]	@ (8002ca0 <__aeabi_dmul+0x35c>)
 8002ad2:	4326      	orrs	r6, r4
 8002ad4:	469c      	mov	ip, r3
 8002ad6:	44e3      	add	fp, ip
 8002ad8:	2e00      	cmp	r6, #0
 8002ada:	d100      	bne.n	8002ade <__aeabi_dmul+0x19a>
 8002adc:	e16f      	b.n	8002dbe <__aeabi_dmul+0x47a>
 8002ade:	2303      	movs	r3, #3
 8002ae0:	4649      	mov	r1, r9
 8002ae2:	431d      	orrs	r5, r3
 8002ae4:	9b00      	ldr	r3, [sp, #0]
 8002ae6:	4059      	eors	r1, r3
 8002ae8:	b2cb      	uxtb	r3, r1
 8002aea:	9303      	str	r3, [sp, #12]
 8002aec:	2d0a      	cmp	r5, #10
 8002aee:	dd00      	ble.n	8002af2 <__aeabi_dmul+0x1ae>
 8002af0:	e133      	b.n	8002d5a <__aeabi_dmul+0x416>
 8002af2:	2301      	movs	r3, #1
 8002af4:	40ab      	lsls	r3, r5
 8002af6:	001d      	movs	r5, r3
 8002af8:	2303      	movs	r3, #3
 8002afa:	9302      	str	r3, [sp, #8]
 8002afc:	2288      	movs	r2, #136	@ 0x88
 8002afe:	422a      	tst	r2, r5
 8002b00:	d197      	bne.n	8002a32 <__aeabi_dmul+0xee>
 8002b02:	4642      	mov	r2, r8
 8002b04:	4643      	mov	r3, r8
 8002b06:	0412      	lsls	r2, r2, #16
 8002b08:	0c12      	lsrs	r2, r2, #16
 8002b0a:	0016      	movs	r6, r2
 8002b0c:	9801      	ldr	r0, [sp, #4]
 8002b0e:	0c1d      	lsrs	r5, r3, #16
 8002b10:	0c03      	lsrs	r3, r0, #16
 8002b12:	0400      	lsls	r0, r0, #16
 8002b14:	0c00      	lsrs	r0, r0, #16
 8002b16:	4346      	muls	r6, r0
 8002b18:	46b4      	mov	ip, r6
 8002b1a:	001e      	movs	r6, r3
 8002b1c:	436e      	muls	r6, r5
 8002b1e:	9600      	str	r6, [sp, #0]
 8002b20:	0016      	movs	r6, r2
 8002b22:	0007      	movs	r7, r0
 8002b24:	435e      	muls	r6, r3
 8002b26:	4661      	mov	r1, ip
 8002b28:	46b0      	mov	r8, r6
 8002b2a:	436f      	muls	r7, r5
 8002b2c:	0c0e      	lsrs	r6, r1, #16
 8002b2e:	44b8      	add	r8, r7
 8002b30:	4446      	add	r6, r8
 8002b32:	42b7      	cmp	r7, r6
 8002b34:	d905      	bls.n	8002b42 <__aeabi_dmul+0x1fe>
 8002b36:	2180      	movs	r1, #128	@ 0x80
 8002b38:	0249      	lsls	r1, r1, #9
 8002b3a:	4688      	mov	r8, r1
 8002b3c:	9f00      	ldr	r7, [sp, #0]
 8002b3e:	4447      	add	r7, r8
 8002b40:	9700      	str	r7, [sp, #0]
 8002b42:	4661      	mov	r1, ip
 8002b44:	0409      	lsls	r1, r1, #16
 8002b46:	0c09      	lsrs	r1, r1, #16
 8002b48:	0c37      	lsrs	r7, r6, #16
 8002b4a:	0436      	lsls	r6, r6, #16
 8002b4c:	468c      	mov	ip, r1
 8002b4e:	0031      	movs	r1, r6
 8002b50:	4461      	add	r1, ip
 8002b52:	9101      	str	r1, [sp, #4]
 8002b54:	0011      	movs	r1, r2
 8002b56:	0c26      	lsrs	r6, r4, #16
 8002b58:	0424      	lsls	r4, r4, #16
 8002b5a:	0c24      	lsrs	r4, r4, #16
 8002b5c:	4361      	muls	r1, r4
 8002b5e:	468c      	mov	ip, r1
 8002b60:	0021      	movs	r1, r4
 8002b62:	4369      	muls	r1, r5
 8002b64:	4689      	mov	r9, r1
 8002b66:	4661      	mov	r1, ip
 8002b68:	0c09      	lsrs	r1, r1, #16
 8002b6a:	4688      	mov	r8, r1
 8002b6c:	4372      	muls	r2, r6
 8002b6e:	444a      	add	r2, r9
 8002b70:	4442      	add	r2, r8
 8002b72:	4375      	muls	r5, r6
 8002b74:	4591      	cmp	r9, r2
 8002b76:	d903      	bls.n	8002b80 <__aeabi_dmul+0x23c>
 8002b78:	2180      	movs	r1, #128	@ 0x80
 8002b7a:	0249      	lsls	r1, r1, #9
 8002b7c:	4688      	mov	r8, r1
 8002b7e:	4445      	add	r5, r8
 8002b80:	0c11      	lsrs	r1, r2, #16
 8002b82:	4688      	mov	r8, r1
 8002b84:	4661      	mov	r1, ip
 8002b86:	0409      	lsls	r1, r1, #16
 8002b88:	0c09      	lsrs	r1, r1, #16
 8002b8a:	468c      	mov	ip, r1
 8002b8c:	0412      	lsls	r2, r2, #16
 8002b8e:	4462      	add	r2, ip
 8002b90:	18b9      	adds	r1, r7, r2
 8002b92:	9102      	str	r1, [sp, #8]
 8002b94:	4651      	mov	r1, sl
 8002b96:	0c09      	lsrs	r1, r1, #16
 8002b98:	468c      	mov	ip, r1
 8002b9a:	4651      	mov	r1, sl
 8002b9c:	040f      	lsls	r7, r1, #16
 8002b9e:	0c3f      	lsrs	r7, r7, #16
 8002ba0:	0039      	movs	r1, r7
 8002ba2:	4341      	muls	r1, r0
 8002ba4:	4445      	add	r5, r8
 8002ba6:	4688      	mov	r8, r1
 8002ba8:	4661      	mov	r1, ip
 8002baa:	4341      	muls	r1, r0
 8002bac:	468a      	mov	sl, r1
 8002bae:	4641      	mov	r1, r8
 8002bb0:	4660      	mov	r0, ip
 8002bb2:	0c09      	lsrs	r1, r1, #16
 8002bb4:	4689      	mov	r9, r1
 8002bb6:	4358      	muls	r0, r3
 8002bb8:	437b      	muls	r3, r7
 8002bba:	4453      	add	r3, sl
 8002bbc:	444b      	add	r3, r9
 8002bbe:	459a      	cmp	sl, r3
 8002bc0:	d903      	bls.n	8002bca <__aeabi_dmul+0x286>
 8002bc2:	2180      	movs	r1, #128	@ 0x80
 8002bc4:	0249      	lsls	r1, r1, #9
 8002bc6:	4689      	mov	r9, r1
 8002bc8:	4448      	add	r0, r9
 8002bca:	0c19      	lsrs	r1, r3, #16
 8002bcc:	4689      	mov	r9, r1
 8002bce:	4641      	mov	r1, r8
 8002bd0:	0409      	lsls	r1, r1, #16
 8002bd2:	0c09      	lsrs	r1, r1, #16
 8002bd4:	4688      	mov	r8, r1
 8002bd6:	0039      	movs	r1, r7
 8002bd8:	4361      	muls	r1, r4
 8002bda:	041b      	lsls	r3, r3, #16
 8002bdc:	4443      	add	r3, r8
 8002bde:	4688      	mov	r8, r1
 8002be0:	4661      	mov	r1, ip
 8002be2:	434c      	muls	r4, r1
 8002be4:	4371      	muls	r1, r6
 8002be6:	468c      	mov	ip, r1
 8002be8:	4641      	mov	r1, r8
 8002bea:	4377      	muls	r7, r6
 8002bec:	0c0e      	lsrs	r6, r1, #16
 8002bee:	193f      	adds	r7, r7, r4
 8002bf0:	19f6      	adds	r6, r6, r7
 8002bf2:	4448      	add	r0, r9
 8002bf4:	42b4      	cmp	r4, r6
 8002bf6:	d903      	bls.n	8002c00 <__aeabi_dmul+0x2bc>
 8002bf8:	2180      	movs	r1, #128	@ 0x80
 8002bfa:	0249      	lsls	r1, r1, #9
 8002bfc:	4689      	mov	r9, r1
 8002bfe:	44cc      	add	ip, r9
 8002c00:	9902      	ldr	r1, [sp, #8]
 8002c02:	9f00      	ldr	r7, [sp, #0]
 8002c04:	4689      	mov	r9, r1
 8002c06:	0431      	lsls	r1, r6, #16
 8002c08:	444f      	add	r7, r9
 8002c0a:	4689      	mov	r9, r1
 8002c0c:	4641      	mov	r1, r8
 8002c0e:	4297      	cmp	r7, r2
 8002c10:	4192      	sbcs	r2, r2
 8002c12:	040c      	lsls	r4, r1, #16
 8002c14:	0c24      	lsrs	r4, r4, #16
 8002c16:	444c      	add	r4, r9
 8002c18:	18ff      	adds	r7, r7, r3
 8002c1a:	4252      	negs	r2, r2
 8002c1c:	1964      	adds	r4, r4, r5
 8002c1e:	18a1      	adds	r1, r4, r2
 8002c20:	429f      	cmp	r7, r3
 8002c22:	419b      	sbcs	r3, r3
 8002c24:	4688      	mov	r8, r1
 8002c26:	4682      	mov	sl, r0
 8002c28:	425b      	negs	r3, r3
 8002c2a:	4699      	mov	r9, r3
 8002c2c:	4590      	cmp	r8, r2
 8002c2e:	4192      	sbcs	r2, r2
 8002c30:	42ac      	cmp	r4, r5
 8002c32:	41a4      	sbcs	r4, r4
 8002c34:	44c2      	add	sl, r8
 8002c36:	44d1      	add	r9, sl
 8002c38:	4252      	negs	r2, r2
 8002c3a:	4264      	negs	r4, r4
 8002c3c:	4314      	orrs	r4, r2
 8002c3e:	4599      	cmp	r9, r3
 8002c40:	419b      	sbcs	r3, r3
 8002c42:	4582      	cmp	sl, r0
 8002c44:	4192      	sbcs	r2, r2
 8002c46:	425b      	negs	r3, r3
 8002c48:	4252      	negs	r2, r2
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	464a      	mov	r2, r9
 8002c4e:	0c36      	lsrs	r6, r6, #16
 8002c50:	19a4      	adds	r4, r4, r6
 8002c52:	18e3      	adds	r3, r4, r3
 8002c54:	4463      	add	r3, ip
 8002c56:	025b      	lsls	r3, r3, #9
 8002c58:	0dd2      	lsrs	r2, r2, #23
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	9901      	ldr	r1, [sp, #4]
 8002c5e:	4692      	mov	sl, r2
 8002c60:	027a      	lsls	r2, r7, #9
 8002c62:	430a      	orrs	r2, r1
 8002c64:	1e50      	subs	r0, r2, #1
 8002c66:	4182      	sbcs	r2, r0
 8002c68:	0dff      	lsrs	r7, r7, #23
 8002c6a:	4317      	orrs	r7, r2
 8002c6c:	464a      	mov	r2, r9
 8002c6e:	0252      	lsls	r2, r2, #9
 8002c70:	4317      	orrs	r7, r2
 8002c72:	46b8      	mov	r8, r7
 8002c74:	01db      	lsls	r3, r3, #7
 8002c76:	d500      	bpl.n	8002c7a <__aeabi_dmul+0x336>
 8002c78:	e6ed      	b.n	8002a56 <__aeabi_dmul+0x112>
 8002c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb0 <__aeabi_dmul+0x36c>)
 8002c7c:	9a03      	ldr	r2, [sp, #12]
 8002c7e:	445b      	add	r3, fp
 8002c80:	4691      	mov	r9, r2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	dc00      	bgt.n	8002c88 <__aeabi_dmul+0x344>
 8002c86:	e0ac      	b.n	8002de2 <__aeabi_dmul+0x49e>
 8002c88:	003a      	movs	r2, r7
 8002c8a:	0752      	lsls	r2, r2, #29
 8002c8c:	d100      	bne.n	8002c90 <__aeabi_dmul+0x34c>
 8002c8e:	e710      	b.n	8002ab2 <__aeabi_dmul+0x16e>
 8002c90:	220f      	movs	r2, #15
 8002c92:	4658      	mov	r0, fp
 8002c94:	403a      	ands	r2, r7
 8002c96:	2a04      	cmp	r2, #4
 8002c98:	d000      	beq.n	8002c9c <__aeabi_dmul+0x358>
 8002c9a:	e6f9      	b.n	8002a90 <__aeabi_dmul+0x14c>
 8002c9c:	e709      	b.n	8002ab2 <__aeabi_dmul+0x16e>
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	000007ff 	.word	0x000007ff
 8002ca4:	fffffc01 	.word	0xfffffc01
 8002ca8:	feffffff 	.word	0xfeffffff
 8002cac:	000007fe 	.word	0x000007fe
 8002cb0:	000003ff 	.word	0x000003ff
 8002cb4:	0022      	movs	r2, r4
 8002cb6:	4332      	orrs	r2, r6
 8002cb8:	d06f      	beq.n	8002d9a <__aeabi_dmul+0x456>
 8002cba:	2c00      	cmp	r4, #0
 8002cbc:	d100      	bne.n	8002cc0 <__aeabi_dmul+0x37c>
 8002cbe:	e0c2      	b.n	8002e46 <__aeabi_dmul+0x502>
 8002cc0:	0020      	movs	r0, r4
 8002cc2:	f000 fea9 	bl	8003a18 <__clzsi2>
 8002cc6:	0002      	movs	r2, r0
 8002cc8:	0003      	movs	r3, r0
 8002cca:	3a0b      	subs	r2, #11
 8002ccc:	201d      	movs	r0, #29
 8002cce:	1a82      	subs	r2, r0, r2
 8002cd0:	0030      	movs	r0, r6
 8002cd2:	0019      	movs	r1, r3
 8002cd4:	40d0      	lsrs	r0, r2
 8002cd6:	3908      	subs	r1, #8
 8002cd8:	408c      	lsls	r4, r1
 8002cda:	0002      	movs	r2, r0
 8002cdc:	4322      	orrs	r2, r4
 8002cde:	0034      	movs	r4, r6
 8002ce0:	408c      	lsls	r4, r1
 8002ce2:	4659      	mov	r1, fp
 8002ce4:	1acb      	subs	r3, r1, r3
 8002ce6:	4986      	ldr	r1, [pc, #536]	@ (8002f00 <__aeabi_dmul+0x5bc>)
 8002ce8:	468b      	mov	fp, r1
 8002cea:	449b      	add	fp, r3
 8002cec:	2d0a      	cmp	r5, #10
 8002cee:	dd00      	ble.n	8002cf2 <__aeabi_dmul+0x3ae>
 8002cf0:	e6a4      	b.n	8002a3c <__aeabi_dmul+0xf8>
 8002cf2:	4649      	mov	r1, r9
 8002cf4:	9b00      	ldr	r3, [sp, #0]
 8002cf6:	9401      	str	r4, [sp, #4]
 8002cf8:	4059      	eors	r1, r3
 8002cfa:	b2cb      	uxtb	r3, r1
 8002cfc:	0014      	movs	r4, r2
 8002cfe:	2000      	movs	r0, #0
 8002d00:	9303      	str	r3, [sp, #12]
 8002d02:	2d02      	cmp	r5, #2
 8002d04:	dd00      	ble.n	8002d08 <__aeabi_dmul+0x3c4>
 8002d06:	e667      	b.n	80029d8 <__aeabi_dmul+0x94>
 8002d08:	e6fb      	b.n	8002b02 <__aeabi_dmul+0x1be>
 8002d0a:	4653      	mov	r3, sl
 8002d0c:	4303      	orrs	r3, r0
 8002d0e:	4698      	mov	r8, r3
 8002d10:	d03c      	beq.n	8002d8c <__aeabi_dmul+0x448>
 8002d12:	4653      	mov	r3, sl
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d100      	bne.n	8002d1a <__aeabi_dmul+0x3d6>
 8002d18:	e0a3      	b.n	8002e62 <__aeabi_dmul+0x51e>
 8002d1a:	4650      	mov	r0, sl
 8002d1c:	f000 fe7c 	bl	8003a18 <__clzsi2>
 8002d20:	230b      	movs	r3, #11
 8002d22:	425b      	negs	r3, r3
 8002d24:	469c      	mov	ip, r3
 8002d26:	0002      	movs	r2, r0
 8002d28:	4484      	add	ip, r0
 8002d2a:	0011      	movs	r1, r2
 8002d2c:	4650      	mov	r0, sl
 8002d2e:	3908      	subs	r1, #8
 8002d30:	4088      	lsls	r0, r1
 8002d32:	231d      	movs	r3, #29
 8002d34:	4680      	mov	r8, r0
 8002d36:	4660      	mov	r0, ip
 8002d38:	1a1b      	subs	r3, r3, r0
 8002d3a:	0020      	movs	r0, r4
 8002d3c:	40d8      	lsrs	r0, r3
 8002d3e:	0003      	movs	r3, r0
 8002d40:	4640      	mov	r0, r8
 8002d42:	4303      	orrs	r3, r0
 8002d44:	469a      	mov	sl, r3
 8002d46:	0023      	movs	r3, r4
 8002d48:	408b      	lsls	r3, r1
 8002d4a:	4698      	mov	r8, r3
 8002d4c:	4b6c      	ldr	r3, [pc, #432]	@ (8002f00 <__aeabi_dmul+0x5bc>)
 8002d4e:	2500      	movs	r5, #0
 8002d50:	1a9b      	subs	r3, r3, r2
 8002d52:	469b      	mov	fp, r3
 8002d54:	2300      	movs	r3, #0
 8002d56:	9302      	str	r3, [sp, #8]
 8002d58:	e61a      	b.n	8002990 <__aeabi_dmul+0x4c>
 8002d5a:	2d0f      	cmp	r5, #15
 8002d5c:	d000      	beq.n	8002d60 <__aeabi_dmul+0x41c>
 8002d5e:	e0c9      	b.n	8002ef4 <__aeabi_dmul+0x5b0>
 8002d60:	2380      	movs	r3, #128	@ 0x80
 8002d62:	4652      	mov	r2, sl
 8002d64:	031b      	lsls	r3, r3, #12
 8002d66:	421a      	tst	r2, r3
 8002d68:	d002      	beq.n	8002d70 <__aeabi_dmul+0x42c>
 8002d6a:	421c      	tst	r4, r3
 8002d6c:	d100      	bne.n	8002d70 <__aeabi_dmul+0x42c>
 8002d6e:	e092      	b.n	8002e96 <__aeabi_dmul+0x552>
 8002d70:	2480      	movs	r4, #128	@ 0x80
 8002d72:	4653      	mov	r3, sl
 8002d74:	0324      	lsls	r4, r4, #12
 8002d76:	431c      	orrs	r4, r3
 8002d78:	0324      	lsls	r4, r4, #12
 8002d7a:	4642      	mov	r2, r8
 8002d7c:	0b24      	lsrs	r4, r4, #12
 8002d7e:	e63e      	b.n	80029fe <__aeabi_dmul+0xba>
 8002d80:	469b      	mov	fp, r3
 8002d82:	2303      	movs	r3, #3
 8002d84:	4680      	mov	r8, r0
 8002d86:	250c      	movs	r5, #12
 8002d88:	9302      	str	r3, [sp, #8]
 8002d8a:	e601      	b.n	8002990 <__aeabi_dmul+0x4c>
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	469a      	mov	sl, r3
 8002d90:	469b      	mov	fp, r3
 8002d92:	3301      	adds	r3, #1
 8002d94:	2504      	movs	r5, #4
 8002d96:	9302      	str	r3, [sp, #8]
 8002d98:	e5fa      	b.n	8002990 <__aeabi_dmul+0x4c>
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	430d      	orrs	r5, r1
 8002d9e:	2d0a      	cmp	r5, #10
 8002da0:	dd00      	ble.n	8002da4 <__aeabi_dmul+0x460>
 8002da2:	e64b      	b.n	8002a3c <__aeabi_dmul+0xf8>
 8002da4:	4649      	mov	r1, r9
 8002da6:	9800      	ldr	r0, [sp, #0]
 8002da8:	4041      	eors	r1, r0
 8002daa:	b2c9      	uxtb	r1, r1
 8002dac:	9103      	str	r1, [sp, #12]
 8002dae:	2d02      	cmp	r5, #2
 8002db0:	dc00      	bgt.n	8002db4 <__aeabi_dmul+0x470>
 8002db2:	e096      	b.n	8002ee2 <__aeabi_dmul+0x59e>
 8002db4:	2300      	movs	r3, #0
 8002db6:	2400      	movs	r4, #0
 8002db8:	2001      	movs	r0, #1
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	e60c      	b.n	80029d8 <__aeabi_dmul+0x94>
 8002dbe:	4649      	mov	r1, r9
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	9a00      	ldr	r2, [sp, #0]
 8002dc4:	432b      	orrs	r3, r5
 8002dc6:	4051      	eors	r1, r2
 8002dc8:	b2ca      	uxtb	r2, r1
 8002dca:	9203      	str	r2, [sp, #12]
 8002dcc:	2b0a      	cmp	r3, #10
 8002dce:	dd00      	ble.n	8002dd2 <__aeabi_dmul+0x48e>
 8002dd0:	e634      	b.n	8002a3c <__aeabi_dmul+0xf8>
 8002dd2:	2d00      	cmp	r5, #0
 8002dd4:	d157      	bne.n	8002e86 <__aeabi_dmul+0x542>
 8002dd6:	9b03      	ldr	r3, [sp, #12]
 8002dd8:	4699      	mov	r9, r3
 8002dda:	2400      	movs	r4, #0
 8002ddc:	2200      	movs	r2, #0
 8002dde:	4b49      	ldr	r3, [pc, #292]	@ (8002f04 <__aeabi_dmul+0x5c0>)
 8002de0:	e60e      	b.n	8002a00 <__aeabi_dmul+0xbc>
 8002de2:	4658      	mov	r0, fp
 8002de4:	2101      	movs	r1, #1
 8002de6:	1ac9      	subs	r1, r1, r3
 8002de8:	2938      	cmp	r1, #56	@ 0x38
 8002dea:	dd00      	ble.n	8002dee <__aeabi_dmul+0x4aa>
 8002dec:	e62f      	b.n	8002a4e <__aeabi_dmul+0x10a>
 8002dee:	291f      	cmp	r1, #31
 8002df0:	dd56      	ble.n	8002ea0 <__aeabi_dmul+0x55c>
 8002df2:	221f      	movs	r2, #31
 8002df4:	4654      	mov	r4, sl
 8002df6:	4252      	negs	r2, r2
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	40dc      	lsrs	r4, r3
 8002dfc:	2920      	cmp	r1, #32
 8002dfe:	d007      	beq.n	8002e10 <__aeabi_dmul+0x4cc>
 8002e00:	4b41      	ldr	r3, [pc, #260]	@ (8002f08 <__aeabi_dmul+0x5c4>)
 8002e02:	4642      	mov	r2, r8
 8002e04:	469c      	mov	ip, r3
 8002e06:	4653      	mov	r3, sl
 8002e08:	4460      	add	r0, ip
 8002e0a:	4083      	lsls	r3, r0
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	4690      	mov	r8, r2
 8002e10:	4642      	mov	r2, r8
 8002e12:	2107      	movs	r1, #7
 8002e14:	1e53      	subs	r3, r2, #1
 8002e16:	419a      	sbcs	r2, r3
 8002e18:	000b      	movs	r3, r1
 8002e1a:	4322      	orrs	r2, r4
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	2400      	movs	r4, #0
 8002e20:	4211      	tst	r1, r2
 8002e22:	d009      	beq.n	8002e38 <__aeabi_dmul+0x4f4>
 8002e24:	230f      	movs	r3, #15
 8002e26:	4013      	ands	r3, r2
 8002e28:	2b04      	cmp	r3, #4
 8002e2a:	d05d      	beq.n	8002ee8 <__aeabi_dmul+0x5a4>
 8002e2c:	1d11      	adds	r1, r2, #4
 8002e2e:	4291      	cmp	r1, r2
 8002e30:	419b      	sbcs	r3, r3
 8002e32:	000a      	movs	r2, r1
 8002e34:	425b      	negs	r3, r3
 8002e36:	075b      	lsls	r3, r3, #29
 8002e38:	08d2      	lsrs	r2, r2, #3
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	e5df      	b.n	8002a00 <__aeabi_dmul+0xbc>
 8002e40:	9b03      	ldr	r3, [sp, #12]
 8002e42:	4699      	mov	r9, r3
 8002e44:	e5fa      	b.n	8002a3c <__aeabi_dmul+0xf8>
 8002e46:	9801      	ldr	r0, [sp, #4]
 8002e48:	f000 fde6 	bl	8003a18 <__clzsi2>
 8002e4c:	0002      	movs	r2, r0
 8002e4e:	0003      	movs	r3, r0
 8002e50:	3215      	adds	r2, #21
 8002e52:	3320      	adds	r3, #32
 8002e54:	2a1c      	cmp	r2, #28
 8002e56:	dc00      	bgt.n	8002e5a <__aeabi_dmul+0x516>
 8002e58:	e738      	b.n	8002ccc <__aeabi_dmul+0x388>
 8002e5a:	9a01      	ldr	r2, [sp, #4]
 8002e5c:	3808      	subs	r0, #8
 8002e5e:	4082      	lsls	r2, r0
 8002e60:	e73f      	b.n	8002ce2 <__aeabi_dmul+0x39e>
 8002e62:	f000 fdd9 	bl	8003a18 <__clzsi2>
 8002e66:	2315      	movs	r3, #21
 8002e68:	469c      	mov	ip, r3
 8002e6a:	4484      	add	ip, r0
 8002e6c:	0002      	movs	r2, r0
 8002e6e:	4663      	mov	r3, ip
 8002e70:	3220      	adds	r2, #32
 8002e72:	2b1c      	cmp	r3, #28
 8002e74:	dc00      	bgt.n	8002e78 <__aeabi_dmul+0x534>
 8002e76:	e758      	b.n	8002d2a <__aeabi_dmul+0x3e6>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	4698      	mov	r8, r3
 8002e7c:	0023      	movs	r3, r4
 8002e7e:	3808      	subs	r0, #8
 8002e80:	4083      	lsls	r3, r0
 8002e82:	469a      	mov	sl, r3
 8002e84:	e762      	b.n	8002d4c <__aeabi_dmul+0x408>
 8002e86:	001d      	movs	r5, r3
 8002e88:	2300      	movs	r3, #0
 8002e8a:	2400      	movs	r4, #0
 8002e8c:	2002      	movs	r0, #2
 8002e8e:	9301      	str	r3, [sp, #4]
 8002e90:	e5a2      	b.n	80029d8 <__aeabi_dmul+0x94>
 8002e92:	9002      	str	r0, [sp, #8]
 8002e94:	e632      	b.n	8002afc <__aeabi_dmul+0x1b8>
 8002e96:	431c      	orrs	r4, r3
 8002e98:	9b00      	ldr	r3, [sp, #0]
 8002e9a:	9a01      	ldr	r2, [sp, #4]
 8002e9c:	4699      	mov	r9, r3
 8002e9e:	e5ae      	b.n	80029fe <__aeabi_dmul+0xba>
 8002ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8002f0c <__aeabi_dmul+0x5c8>)
 8002ea2:	4652      	mov	r2, sl
 8002ea4:	18c3      	adds	r3, r0, r3
 8002ea6:	4640      	mov	r0, r8
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	40c8      	lsrs	r0, r1
 8002eac:	4302      	orrs	r2, r0
 8002eae:	4640      	mov	r0, r8
 8002eb0:	4098      	lsls	r0, r3
 8002eb2:	0003      	movs	r3, r0
 8002eb4:	1e58      	subs	r0, r3, #1
 8002eb6:	4183      	sbcs	r3, r0
 8002eb8:	4654      	mov	r4, sl
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	40cc      	lsrs	r4, r1
 8002ebe:	0753      	lsls	r3, r2, #29
 8002ec0:	d009      	beq.n	8002ed6 <__aeabi_dmul+0x592>
 8002ec2:	230f      	movs	r3, #15
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b04      	cmp	r3, #4
 8002ec8:	d005      	beq.n	8002ed6 <__aeabi_dmul+0x592>
 8002eca:	1d13      	adds	r3, r2, #4
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	4192      	sbcs	r2, r2
 8002ed0:	4252      	negs	r2, r2
 8002ed2:	18a4      	adds	r4, r4, r2
 8002ed4:	001a      	movs	r2, r3
 8002ed6:	0223      	lsls	r3, r4, #8
 8002ed8:	d508      	bpl.n	8002eec <__aeabi_dmul+0x5a8>
 8002eda:	2301      	movs	r3, #1
 8002edc:	2400      	movs	r4, #0
 8002ede:	2200      	movs	r2, #0
 8002ee0:	e58e      	b.n	8002a00 <__aeabi_dmul+0xbc>
 8002ee2:	4689      	mov	r9, r1
 8002ee4:	2400      	movs	r4, #0
 8002ee6:	e58b      	b.n	8002a00 <__aeabi_dmul+0xbc>
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e7a5      	b.n	8002e38 <__aeabi_dmul+0x4f4>
 8002eec:	0763      	lsls	r3, r4, #29
 8002eee:	0264      	lsls	r4, r4, #9
 8002ef0:	0b24      	lsrs	r4, r4, #12
 8002ef2:	e7a1      	b.n	8002e38 <__aeabi_dmul+0x4f4>
 8002ef4:	9b00      	ldr	r3, [sp, #0]
 8002ef6:	46a2      	mov	sl, r4
 8002ef8:	4699      	mov	r9, r3
 8002efa:	9b01      	ldr	r3, [sp, #4]
 8002efc:	4698      	mov	r8, r3
 8002efe:	e737      	b.n	8002d70 <__aeabi_dmul+0x42c>
 8002f00:	fffffc0d 	.word	0xfffffc0d
 8002f04:	000007ff 	.word	0x000007ff
 8002f08:	0000043e 	.word	0x0000043e
 8002f0c:	0000041e 	.word	0x0000041e

08002f10 <__aeabi_dsub>:
 8002f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f12:	4657      	mov	r7, sl
 8002f14:	464e      	mov	r6, r9
 8002f16:	4645      	mov	r5, r8
 8002f18:	46de      	mov	lr, fp
 8002f1a:	b5e0      	push	{r5, r6, r7, lr}
 8002f1c:	b083      	sub	sp, #12
 8002f1e:	9000      	str	r0, [sp, #0]
 8002f20:	9101      	str	r1, [sp, #4]
 8002f22:	030c      	lsls	r4, r1, #12
 8002f24:	004d      	lsls	r5, r1, #1
 8002f26:	0fce      	lsrs	r6, r1, #31
 8002f28:	0a61      	lsrs	r1, r4, #9
 8002f2a:	9c00      	ldr	r4, [sp, #0]
 8002f2c:	005f      	lsls	r7, r3, #1
 8002f2e:	0f64      	lsrs	r4, r4, #29
 8002f30:	430c      	orrs	r4, r1
 8002f32:	9900      	ldr	r1, [sp, #0]
 8002f34:	9200      	str	r2, [sp, #0]
 8002f36:	9301      	str	r3, [sp, #4]
 8002f38:	00c8      	lsls	r0, r1, #3
 8002f3a:	0319      	lsls	r1, r3, #12
 8002f3c:	0d7b      	lsrs	r3, r7, #21
 8002f3e:	4699      	mov	r9, r3
 8002f40:	9b01      	ldr	r3, [sp, #4]
 8002f42:	4fcc      	ldr	r7, [pc, #816]	@ (8003274 <__aeabi_dsub+0x364>)
 8002f44:	0fdb      	lsrs	r3, r3, #31
 8002f46:	469c      	mov	ip, r3
 8002f48:	0a4b      	lsrs	r3, r1, #9
 8002f4a:	9900      	ldr	r1, [sp, #0]
 8002f4c:	4680      	mov	r8, r0
 8002f4e:	0f49      	lsrs	r1, r1, #29
 8002f50:	4319      	orrs	r1, r3
 8002f52:	9b00      	ldr	r3, [sp, #0]
 8002f54:	468b      	mov	fp, r1
 8002f56:	00da      	lsls	r2, r3, #3
 8002f58:	4692      	mov	sl, r2
 8002f5a:	0d6d      	lsrs	r5, r5, #21
 8002f5c:	45b9      	cmp	r9, r7
 8002f5e:	d100      	bne.n	8002f62 <__aeabi_dsub+0x52>
 8002f60:	e0bf      	b.n	80030e2 <__aeabi_dsub+0x1d2>
 8002f62:	2301      	movs	r3, #1
 8002f64:	4661      	mov	r1, ip
 8002f66:	4059      	eors	r1, r3
 8002f68:	464b      	mov	r3, r9
 8002f6a:	468c      	mov	ip, r1
 8002f6c:	1aeb      	subs	r3, r5, r3
 8002f6e:	428e      	cmp	r6, r1
 8002f70:	d075      	beq.n	800305e <__aeabi_dsub+0x14e>
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	dc00      	bgt.n	8002f78 <__aeabi_dsub+0x68>
 8002f76:	e2a3      	b.n	80034c0 <__aeabi_dsub+0x5b0>
 8002f78:	4649      	mov	r1, r9
 8002f7a:	2900      	cmp	r1, #0
 8002f7c:	d100      	bne.n	8002f80 <__aeabi_dsub+0x70>
 8002f7e:	e0ce      	b.n	800311e <__aeabi_dsub+0x20e>
 8002f80:	42bd      	cmp	r5, r7
 8002f82:	d100      	bne.n	8002f86 <__aeabi_dsub+0x76>
 8002f84:	e200      	b.n	8003388 <__aeabi_dsub+0x478>
 8002f86:	2701      	movs	r7, #1
 8002f88:	2b38      	cmp	r3, #56	@ 0x38
 8002f8a:	dc19      	bgt.n	8002fc0 <__aeabi_dsub+0xb0>
 8002f8c:	2780      	movs	r7, #128	@ 0x80
 8002f8e:	4659      	mov	r1, fp
 8002f90:	043f      	lsls	r7, r7, #16
 8002f92:	4339      	orrs	r1, r7
 8002f94:	468b      	mov	fp, r1
 8002f96:	2b1f      	cmp	r3, #31
 8002f98:	dd00      	ble.n	8002f9c <__aeabi_dsub+0x8c>
 8002f9a:	e1fa      	b.n	8003392 <__aeabi_dsub+0x482>
 8002f9c:	2720      	movs	r7, #32
 8002f9e:	1af9      	subs	r1, r7, r3
 8002fa0:	468c      	mov	ip, r1
 8002fa2:	4659      	mov	r1, fp
 8002fa4:	4667      	mov	r7, ip
 8002fa6:	40b9      	lsls	r1, r7
 8002fa8:	000f      	movs	r7, r1
 8002faa:	0011      	movs	r1, r2
 8002fac:	40d9      	lsrs	r1, r3
 8002fae:	430f      	orrs	r7, r1
 8002fb0:	4661      	mov	r1, ip
 8002fb2:	408a      	lsls	r2, r1
 8002fb4:	1e51      	subs	r1, r2, #1
 8002fb6:	418a      	sbcs	r2, r1
 8002fb8:	4659      	mov	r1, fp
 8002fba:	40d9      	lsrs	r1, r3
 8002fbc:	4317      	orrs	r7, r2
 8002fbe:	1a64      	subs	r4, r4, r1
 8002fc0:	1bc7      	subs	r7, r0, r7
 8002fc2:	42b8      	cmp	r0, r7
 8002fc4:	4180      	sbcs	r0, r0
 8002fc6:	4240      	negs	r0, r0
 8002fc8:	1a24      	subs	r4, r4, r0
 8002fca:	0223      	lsls	r3, r4, #8
 8002fcc:	d400      	bmi.n	8002fd0 <__aeabi_dsub+0xc0>
 8002fce:	e140      	b.n	8003252 <__aeabi_dsub+0x342>
 8002fd0:	0264      	lsls	r4, r4, #9
 8002fd2:	0a64      	lsrs	r4, r4, #9
 8002fd4:	2c00      	cmp	r4, #0
 8002fd6:	d100      	bne.n	8002fda <__aeabi_dsub+0xca>
 8002fd8:	e154      	b.n	8003284 <__aeabi_dsub+0x374>
 8002fda:	0020      	movs	r0, r4
 8002fdc:	f000 fd1c 	bl	8003a18 <__clzsi2>
 8002fe0:	0003      	movs	r3, r0
 8002fe2:	3b08      	subs	r3, #8
 8002fe4:	2120      	movs	r1, #32
 8002fe6:	0038      	movs	r0, r7
 8002fe8:	1aca      	subs	r2, r1, r3
 8002fea:	40d0      	lsrs	r0, r2
 8002fec:	409c      	lsls	r4, r3
 8002fee:	0002      	movs	r2, r0
 8002ff0:	409f      	lsls	r7, r3
 8002ff2:	4322      	orrs	r2, r4
 8002ff4:	429d      	cmp	r5, r3
 8002ff6:	dd00      	ble.n	8002ffa <__aeabi_dsub+0xea>
 8002ff8:	e1a6      	b.n	8003348 <__aeabi_dsub+0x438>
 8002ffa:	1b58      	subs	r0, r3, r5
 8002ffc:	3001      	adds	r0, #1
 8002ffe:	1a09      	subs	r1, r1, r0
 8003000:	003c      	movs	r4, r7
 8003002:	408f      	lsls	r7, r1
 8003004:	40c4      	lsrs	r4, r0
 8003006:	1e7b      	subs	r3, r7, #1
 8003008:	419f      	sbcs	r7, r3
 800300a:	0013      	movs	r3, r2
 800300c:	408b      	lsls	r3, r1
 800300e:	4327      	orrs	r7, r4
 8003010:	431f      	orrs	r7, r3
 8003012:	40c2      	lsrs	r2, r0
 8003014:	003b      	movs	r3, r7
 8003016:	0014      	movs	r4, r2
 8003018:	2500      	movs	r5, #0
 800301a:	4313      	orrs	r3, r2
 800301c:	d100      	bne.n	8003020 <__aeabi_dsub+0x110>
 800301e:	e1f7      	b.n	8003410 <__aeabi_dsub+0x500>
 8003020:	077b      	lsls	r3, r7, #29
 8003022:	d100      	bne.n	8003026 <__aeabi_dsub+0x116>
 8003024:	e377      	b.n	8003716 <__aeabi_dsub+0x806>
 8003026:	230f      	movs	r3, #15
 8003028:	0038      	movs	r0, r7
 800302a:	403b      	ands	r3, r7
 800302c:	2b04      	cmp	r3, #4
 800302e:	d004      	beq.n	800303a <__aeabi_dsub+0x12a>
 8003030:	1d38      	adds	r0, r7, #4
 8003032:	42b8      	cmp	r0, r7
 8003034:	41bf      	sbcs	r7, r7
 8003036:	427f      	negs	r7, r7
 8003038:	19e4      	adds	r4, r4, r7
 800303a:	0223      	lsls	r3, r4, #8
 800303c:	d400      	bmi.n	8003040 <__aeabi_dsub+0x130>
 800303e:	e368      	b.n	8003712 <__aeabi_dsub+0x802>
 8003040:	4b8c      	ldr	r3, [pc, #560]	@ (8003274 <__aeabi_dsub+0x364>)
 8003042:	3501      	adds	r5, #1
 8003044:	429d      	cmp	r5, r3
 8003046:	d100      	bne.n	800304a <__aeabi_dsub+0x13a>
 8003048:	e0f4      	b.n	8003234 <__aeabi_dsub+0x324>
 800304a:	4b8b      	ldr	r3, [pc, #556]	@ (8003278 <__aeabi_dsub+0x368>)
 800304c:	056d      	lsls	r5, r5, #21
 800304e:	401c      	ands	r4, r3
 8003050:	0d6d      	lsrs	r5, r5, #21
 8003052:	0767      	lsls	r7, r4, #29
 8003054:	08c0      	lsrs	r0, r0, #3
 8003056:	0264      	lsls	r4, r4, #9
 8003058:	4307      	orrs	r7, r0
 800305a:	0b24      	lsrs	r4, r4, #12
 800305c:	e0ec      	b.n	8003238 <__aeabi_dsub+0x328>
 800305e:	2b00      	cmp	r3, #0
 8003060:	dc00      	bgt.n	8003064 <__aeabi_dsub+0x154>
 8003062:	e329      	b.n	80036b8 <__aeabi_dsub+0x7a8>
 8003064:	4649      	mov	r1, r9
 8003066:	2900      	cmp	r1, #0
 8003068:	d000      	beq.n	800306c <__aeabi_dsub+0x15c>
 800306a:	e0d6      	b.n	800321a <__aeabi_dsub+0x30a>
 800306c:	4659      	mov	r1, fp
 800306e:	4311      	orrs	r1, r2
 8003070:	d100      	bne.n	8003074 <__aeabi_dsub+0x164>
 8003072:	e12e      	b.n	80032d2 <__aeabi_dsub+0x3c2>
 8003074:	1e59      	subs	r1, r3, #1
 8003076:	2b01      	cmp	r3, #1
 8003078:	d100      	bne.n	800307c <__aeabi_dsub+0x16c>
 800307a:	e1e6      	b.n	800344a <__aeabi_dsub+0x53a>
 800307c:	42bb      	cmp	r3, r7
 800307e:	d100      	bne.n	8003082 <__aeabi_dsub+0x172>
 8003080:	e182      	b.n	8003388 <__aeabi_dsub+0x478>
 8003082:	2701      	movs	r7, #1
 8003084:	000b      	movs	r3, r1
 8003086:	2938      	cmp	r1, #56	@ 0x38
 8003088:	dc14      	bgt.n	80030b4 <__aeabi_dsub+0x1a4>
 800308a:	2b1f      	cmp	r3, #31
 800308c:	dd00      	ble.n	8003090 <__aeabi_dsub+0x180>
 800308e:	e23c      	b.n	800350a <__aeabi_dsub+0x5fa>
 8003090:	2720      	movs	r7, #32
 8003092:	1af9      	subs	r1, r7, r3
 8003094:	468c      	mov	ip, r1
 8003096:	4659      	mov	r1, fp
 8003098:	4667      	mov	r7, ip
 800309a:	40b9      	lsls	r1, r7
 800309c:	000f      	movs	r7, r1
 800309e:	0011      	movs	r1, r2
 80030a0:	40d9      	lsrs	r1, r3
 80030a2:	430f      	orrs	r7, r1
 80030a4:	4661      	mov	r1, ip
 80030a6:	408a      	lsls	r2, r1
 80030a8:	1e51      	subs	r1, r2, #1
 80030aa:	418a      	sbcs	r2, r1
 80030ac:	4659      	mov	r1, fp
 80030ae:	40d9      	lsrs	r1, r3
 80030b0:	4317      	orrs	r7, r2
 80030b2:	1864      	adds	r4, r4, r1
 80030b4:	183f      	adds	r7, r7, r0
 80030b6:	4287      	cmp	r7, r0
 80030b8:	4180      	sbcs	r0, r0
 80030ba:	4240      	negs	r0, r0
 80030bc:	1824      	adds	r4, r4, r0
 80030be:	0223      	lsls	r3, r4, #8
 80030c0:	d400      	bmi.n	80030c4 <__aeabi_dsub+0x1b4>
 80030c2:	e0c6      	b.n	8003252 <__aeabi_dsub+0x342>
 80030c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003274 <__aeabi_dsub+0x364>)
 80030c6:	3501      	adds	r5, #1
 80030c8:	429d      	cmp	r5, r3
 80030ca:	d100      	bne.n	80030ce <__aeabi_dsub+0x1be>
 80030cc:	e0b2      	b.n	8003234 <__aeabi_dsub+0x324>
 80030ce:	2101      	movs	r1, #1
 80030d0:	4b69      	ldr	r3, [pc, #420]	@ (8003278 <__aeabi_dsub+0x368>)
 80030d2:	087a      	lsrs	r2, r7, #1
 80030d4:	401c      	ands	r4, r3
 80030d6:	4039      	ands	r1, r7
 80030d8:	430a      	orrs	r2, r1
 80030da:	07e7      	lsls	r7, r4, #31
 80030dc:	4317      	orrs	r7, r2
 80030de:	0864      	lsrs	r4, r4, #1
 80030e0:	e79e      	b.n	8003020 <__aeabi_dsub+0x110>
 80030e2:	4b66      	ldr	r3, [pc, #408]	@ (800327c <__aeabi_dsub+0x36c>)
 80030e4:	4311      	orrs	r1, r2
 80030e6:	468a      	mov	sl, r1
 80030e8:	18eb      	adds	r3, r5, r3
 80030ea:	2900      	cmp	r1, #0
 80030ec:	d028      	beq.n	8003140 <__aeabi_dsub+0x230>
 80030ee:	4566      	cmp	r6, ip
 80030f0:	d02c      	beq.n	800314c <__aeabi_dsub+0x23c>
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d05b      	beq.n	80031ae <__aeabi_dsub+0x29e>
 80030f6:	2d00      	cmp	r5, #0
 80030f8:	d100      	bne.n	80030fc <__aeabi_dsub+0x1ec>
 80030fa:	e12c      	b.n	8003356 <__aeabi_dsub+0x446>
 80030fc:	465b      	mov	r3, fp
 80030fe:	4666      	mov	r6, ip
 8003100:	075f      	lsls	r7, r3, #29
 8003102:	08d2      	lsrs	r2, r2, #3
 8003104:	4317      	orrs	r7, r2
 8003106:	08dd      	lsrs	r5, r3, #3
 8003108:	003b      	movs	r3, r7
 800310a:	432b      	orrs	r3, r5
 800310c:	d100      	bne.n	8003110 <__aeabi_dsub+0x200>
 800310e:	e0e2      	b.n	80032d6 <__aeabi_dsub+0x3c6>
 8003110:	2480      	movs	r4, #128	@ 0x80
 8003112:	0324      	lsls	r4, r4, #12
 8003114:	432c      	orrs	r4, r5
 8003116:	0324      	lsls	r4, r4, #12
 8003118:	4d56      	ldr	r5, [pc, #344]	@ (8003274 <__aeabi_dsub+0x364>)
 800311a:	0b24      	lsrs	r4, r4, #12
 800311c:	e08c      	b.n	8003238 <__aeabi_dsub+0x328>
 800311e:	4659      	mov	r1, fp
 8003120:	4311      	orrs	r1, r2
 8003122:	d100      	bne.n	8003126 <__aeabi_dsub+0x216>
 8003124:	e0d5      	b.n	80032d2 <__aeabi_dsub+0x3c2>
 8003126:	1e59      	subs	r1, r3, #1
 8003128:	2b01      	cmp	r3, #1
 800312a:	d100      	bne.n	800312e <__aeabi_dsub+0x21e>
 800312c:	e1b9      	b.n	80034a2 <__aeabi_dsub+0x592>
 800312e:	42bb      	cmp	r3, r7
 8003130:	d100      	bne.n	8003134 <__aeabi_dsub+0x224>
 8003132:	e1b1      	b.n	8003498 <__aeabi_dsub+0x588>
 8003134:	2701      	movs	r7, #1
 8003136:	000b      	movs	r3, r1
 8003138:	2938      	cmp	r1, #56	@ 0x38
 800313a:	dd00      	ble.n	800313e <__aeabi_dsub+0x22e>
 800313c:	e740      	b.n	8002fc0 <__aeabi_dsub+0xb0>
 800313e:	e72a      	b.n	8002f96 <__aeabi_dsub+0x86>
 8003140:	4661      	mov	r1, ip
 8003142:	2701      	movs	r7, #1
 8003144:	4079      	eors	r1, r7
 8003146:	468c      	mov	ip, r1
 8003148:	4566      	cmp	r6, ip
 800314a:	d1d2      	bne.n	80030f2 <__aeabi_dsub+0x1e2>
 800314c:	2b00      	cmp	r3, #0
 800314e:	d100      	bne.n	8003152 <__aeabi_dsub+0x242>
 8003150:	e0c5      	b.n	80032de <__aeabi_dsub+0x3ce>
 8003152:	2d00      	cmp	r5, #0
 8003154:	d000      	beq.n	8003158 <__aeabi_dsub+0x248>
 8003156:	e155      	b.n	8003404 <__aeabi_dsub+0x4f4>
 8003158:	464b      	mov	r3, r9
 800315a:	0025      	movs	r5, r4
 800315c:	4305      	orrs	r5, r0
 800315e:	d100      	bne.n	8003162 <__aeabi_dsub+0x252>
 8003160:	e212      	b.n	8003588 <__aeabi_dsub+0x678>
 8003162:	1e59      	subs	r1, r3, #1
 8003164:	468c      	mov	ip, r1
 8003166:	2b01      	cmp	r3, #1
 8003168:	d100      	bne.n	800316c <__aeabi_dsub+0x25c>
 800316a:	e249      	b.n	8003600 <__aeabi_dsub+0x6f0>
 800316c:	4d41      	ldr	r5, [pc, #260]	@ (8003274 <__aeabi_dsub+0x364>)
 800316e:	42ab      	cmp	r3, r5
 8003170:	d100      	bne.n	8003174 <__aeabi_dsub+0x264>
 8003172:	e28f      	b.n	8003694 <__aeabi_dsub+0x784>
 8003174:	2701      	movs	r7, #1
 8003176:	2938      	cmp	r1, #56	@ 0x38
 8003178:	dc11      	bgt.n	800319e <__aeabi_dsub+0x28e>
 800317a:	4663      	mov	r3, ip
 800317c:	2b1f      	cmp	r3, #31
 800317e:	dd00      	ble.n	8003182 <__aeabi_dsub+0x272>
 8003180:	e25b      	b.n	800363a <__aeabi_dsub+0x72a>
 8003182:	4661      	mov	r1, ip
 8003184:	2320      	movs	r3, #32
 8003186:	0027      	movs	r7, r4
 8003188:	1a5b      	subs	r3, r3, r1
 800318a:	0005      	movs	r5, r0
 800318c:	4098      	lsls	r0, r3
 800318e:	409f      	lsls	r7, r3
 8003190:	40cd      	lsrs	r5, r1
 8003192:	1e43      	subs	r3, r0, #1
 8003194:	4198      	sbcs	r0, r3
 8003196:	40cc      	lsrs	r4, r1
 8003198:	432f      	orrs	r7, r5
 800319a:	4307      	orrs	r7, r0
 800319c:	44a3      	add	fp, r4
 800319e:	18bf      	adds	r7, r7, r2
 80031a0:	4297      	cmp	r7, r2
 80031a2:	4192      	sbcs	r2, r2
 80031a4:	4252      	negs	r2, r2
 80031a6:	445a      	add	r2, fp
 80031a8:	0014      	movs	r4, r2
 80031aa:	464d      	mov	r5, r9
 80031ac:	e787      	b.n	80030be <__aeabi_dsub+0x1ae>
 80031ae:	4f34      	ldr	r7, [pc, #208]	@ (8003280 <__aeabi_dsub+0x370>)
 80031b0:	1c6b      	adds	r3, r5, #1
 80031b2:	423b      	tst	r3, r7
 80031b4:	d000      	beq.n	80031b8 <__aeabi_dsub+0x2a8>
 80031b6:	e0b6      	b.n	8003326 <__aeabi_dsub+0x416>
 80031b8:	4659      	mov	r1, fp
 80031ba:	0023      	movs	r3, r4
 80031bc:	4311      	orrs	r1, r2
 80031be:	000f      	movs	r7, r1
 80031c0:	4303      	orrs	r3, r0
 80031c2:	2d00      	cmp	r5, #0
 80031c4:	d000      	beq.n	80031c8 <__aeabi_dsub+0x2b8>
 80031c6:	e126      	b.n	8003416 <__aeabi_dsub+0x506>
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d100      	bne.n	80031ce <__aeabi_dsub+0x2be>
 80031cc:	e1c0      	b.n	8003550 <__aeabi_dsub+0x640>
 80031ce:	2900      	cmp	r1, #0
 80031d0:	d100      	bne.n	80031d4 <__aeabi_dsub+0x2c4>
 80031d2:	e0a1      	b.n	8003318 <__aeabi_dsub+0x408>
 80031d4:	1a83      	subs	r3, r0, r2
 80031d6:	4698      	mov	r8, r3
 80031d8:	465b      	mov	r3, fp
 80031da:	4540      	cmp	r0, r8
 80031dc:	41ad      	sbcs	r5, r5
 80031de:	1ae3      	subs	r3, r4, r3
 80031e0:	426d      	negs	r5, r5
 80031e2:	1b5b      	subs	r3, r3, r5
 80031e4:	2580      	movs	r5, #128	@ 0x80
 80031e6:	042d      	lsls	r5, r5, #16
 80031e8:	422b      	tst	r3, r5
 80031ea:	d100      	bne.n	80031ee <__aeabi_dsub+0x2de>
 80031ec:	e14b      	b.n	8003486 <__aeabi_dsub+0x576>
 80031ee:	465b      	mov	r3, fp
 80031f0:	1a10      	subs	r0, r2, r0
 80031f2:	4282      	cmp	r2, r0
 80031f4:	4192      	sbcs	r2, r2
 80031f6:	1b1c      	subs	r4, r3, r4
 80031f8:	0007      	movs	r7, r0
 80031fa:	2601      	movs	r6, #1
 80031fc:	4663      	mov	r3, ip
 80031fe:	4252      	negs	r2, r2
 8003200:	1aa4      	subs	r4, r4, r2
 8003202:	4327      	orrs	r7, r4
 8003204:	401e      	ands	r6, r3
 8003206:	2f00      	cmp	r7, #0
 8003208:	d100      	bne.n	800320c <__aeabi_dsub+0x2fc>
 800320a:	e142      	b.n	8003492 <__aeabi_dsub+0x582>
 800320c:	422c      	tst	r4, r5
 800320e:	d100      	bne.n	8003212 <__aeabi_dsub+0x302>
 8003210:	e26d      	b.n	80036ee <__aeabi_dsub+0x7de>
 8003212:	4b19      	ldr	r3, [pc, #100]	@ (8003278 <__aeabi_dsub+0x368>)
 8003214:	2501      	movs	r5, #1
 8003216:	401c      	ands	r4, r3
 8003218:	e71b      	b.n	8003052 <__aeabi_dsub+0x142>
 800321a:	42bd      	cmp	r5, r7
 800321c:	d100      	bne.n	8003220 <__aeabi_dsub+0x310>
 800321e:	e13b      	b.n	8003498 <__aeabi_dsub+0x588>
 8003220:	2701      	movs	r7, #1
 8003222:	2b38      	cmp	r3, #56	@ 0x38
 8003224:	dd00      	ble.n	8003228 <__aeabi_dsub+0x318>
 8003226:	e745      	b.n	80030b4 <__aeabi_dsub+0x1a4>
 8003228:	2780      	movs	r7, #128	@ 0x80
 800322a:	4659      	mov	r1, fp
 800322c:	043f      	lsls	r7, r7, #16
 800322e:	4339      	orrs	r1, r7
 8003230:	468b      	mov	fp, r1
 8003232:	e72a      	b.n	800308a <__aeabi_dsub+0x17a>
 8003234:	2400      	movs	r4, #0
 8003236:	2700      	movs	r7, #0
 8003238:	052d      	lsls	r5, r5, #20
 800323a:	4325      	orrs	r5, r4
 800323c:	07f6      	lsls	r6, r6, #31
 800323e:	4335      	orrs	r5, r6
 8003240:	0038      	movs	r0, r7
 8003242:	0029      	movs	r1, r5
 8003244:	b003      	add	sp, #12
 8003246:	bcf0      	pop	{r4, r5, r6, r7}
 8003248:	46bb      	mov	fp, r7
 800324a:	46b2      	mov	sl, r6
 800324c:	46a9      	mov	r9, r5
 800324e:	46a0      	mov	r8, r4
 8003250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003252:	077b      	lsls	r3, r7, #29
 8003254:	d004      	beq.n	8003260 <__aeabi_dsub+0x350>
 8003256:	230f      	movs	r3, #15
 8003258:	403b      	ands	r3, r7
 800325a:	2b04      	cmp	r3, #4
 800325c:	d000      	beq.n	8003260 <__aeabi_dsub+0x350>
 800325e:	e6e7      	b.n	8003030 <__aeabi_dsub+0x120>
 8003260:	002b      	movs	r3, r5
 8003262:	08f8      	lsrs	r0, r7, #3
 8003264:	4a03      	ldr	r2, [pc, #12]	@ (8003274 <__aeabi_dsub+0x364>)
 8003266:	0767      	lsls	r7, r4, #29
 8003268:	4307      	orrs	r7, r0
 800326a:	08e5      	lsrs	r5, r4, #3
 800326c:	4293      	cmp	r3, r2
 800326e:	d100      	bne.n	8003272 <__aeabi_dsub+0x362>
 8003270:	e74a      	b.n	8003108 <__aeabi_dsub+0x1f8>
 8003272:	e0a5      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 8003274:	000007ff 	.word	0x000007ff
 8003278:	ff7fffff 	.word	0xff7fffff
 800327c:	fffff801 	.word	0xfffff801
 8003280:	000007fe 	.word	0x000007fe
 8003284:	0038      	movs	r0, r7
 8003286:	f000 fbc7 	bl	8003a18 <__clzsi2>
 800328a:	0003      	movs	r3, r0
 800328c:	3318      	adds	r3, #24
 800328e:	2b1f      	cmp	r3, #31
 8003290:	dc00      	bgt.n	8003294 <__aeabi_dsub+0x384>
 8003292:	e6a7      	b.n	8002fe4 <__aeabi_dsub+0xd4>
 8003294:	003a      	movs	r2, r7
 8003296:	3808      	subs	r0, #8
 8003298:	4082      	lsls	r2, r0
 800329a:	429d      	cmp	r5, r3
 800329c:	dd00      	ble.n	80032a0 <__aeabi_dsub+0x390>
 800329e:	e08a      	b.n	80033b6 <__aeabi_dsub+0x4a6>
 80032a0:	1b5b      	subs	r3, r3, r5
 80032a2:	1c58      	adds	r0, r3, #1
 80032a4:	281f      	cmp	r0, #31
 80032a6:	dc00      	bgt.n	80032aa <__aeabi_dsub+0x39a>
 80032a8:	e1d8      	b.n	800365c <__aeabi_dsub+0x74c>
 80032aa:	0017      	movs	r7, r2
 80032ac:	3b1f      	subs	r3, #31
 80032ae:	40df      	lsrs	r7, r3
 80032b0:	2820      	cmp	r0, #32
 80032b2:	d005      	beq.n	80032c0 <__aeabi_dsub+0x3b0>
 80032b4:	2340      	movs	r3, #64	@ 0x40
 80032b6:	1a1b      	subs	r3, r3, r0
 80032b8:	409a      	lsls	r2, r3
 80032ba:	1e53      	subs	r3, r2, #1
 80032bc:	419a      	sbcs	r2, r3
 80032be:	4317      	orrs	r7, r2
 80032c0:	2500      	movs	r5, #0
 80032c2:	2f00      	cmp	r7, #0
 80032c4:	d100      	bne.n	80032c8 <__aeabi_dsub+0x3b8>
 80032c6:	e0e5      	b.n	8003494 <__aeabi_dsub+0x584>
 80032c8:	077b      	lsls	r3, r7, #29
 80032ca:	d000      	beq.n	80032ce <__aeabi_dsub+0x3be>
 80032cc:	e6ab      	b.n	8003026 <__aeabi_dsub+0x116>
 80032ce:	002c      	movs	r4, r5
 80032d0:	e7c6      	b.n	8003260 <__aeabi_dsub+0x350>
 80032d2:	08c0      	lsrs	r0, r0, #3
 80032d4:	e7c6      	b.n	8003264 <__aeabi_dsub+0x354>
 80032d6:	2700      	movs	r7, #0
 80032d8:	2400      	movs	r4, #0
 80032da:	4dd1      	ldr	r5, [pc, #836]	@ (8003620 <__aeabi_dsub+0x710>)
 80032dc:	e7ac      	b.n	8003238 <__aeabi_dsub+0x328>
 80032de:	4fd1      	ldr	r7, [pc, #836]	@ (8003624 <__aeabi_dsub+0x714>)
 80032e0:	1c6b      	adds	r3, r5, #1
 80032e2:	423b      	tst	r3, r7
 80032e4:	d171      	bne.n	80033ca <__aeabi_dsub+0x4ba>
 80032e6:	0023      	movs	r3, r4
 80032e8:	4303      	orrs	r3, r0
 80032ea:	2d00      	cmp	r5, #0
 80032ec:	d000      	beq.n	80032f0 <__aeabi_dsub+0x3e0>
 80032ee:	e14e      	b.n	800358e <__aeabi_dsub+0x67e>
 80032f0:	4657      	mov	r7, sl
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d100      	bne.n	80032f8 <__aeabi_dsub+0x3e8>
 80032f6:	e1b5      	b.n	8003664 <__aeabi_dsub+0x754>
 80032f8:	2f00      	cmp	r7, #0
 80032fa:	d00d      	beq.n	8003318 <__aeabi_dsub+0x408>
 80032fc:	1883      	adds	r3, r0, r2
 80032fe:	4283      	cmp	r3, r0
 8003300:	4180      	sbcs	r0, r0
 8003302:	445c      	add	r4, fp
 8003304:	4240      	negs	r0, r0
 8003306:	1824      	adds	r4, r4, r0
 8003308:	0222      	lsls	r2, r4, #8
 800330a:	d500      	bpl.n	800330e <__aeabi_dsub+0x3fe>
 800330c:	e1c8      	b.n	80036a0 <__aeabi_dsub+0x790>
 800330e:	001f      	movs	r7, r3
 8003310:	4698      	mov	r8, r3
 8003312:	4327      	orrs	r7, r4
 8003314:	d100      	bne.n	8003318 <__aeabi_dsub+0x408>
 8003316:	e0bc      	b.n	8003492 <__aeabi_dsub+0x582>
 8003318:	4643      	mov	r3, r8
 800331a:	0767      	lsls	r7, r4, #29
 800331c:	08db      	lsrs	r3, r3, #3
 800331e:	431f      	orrs	r7, r3
 8003320:	08e5      	lsrs	r5, r4, #3
 8003322:	2300      	movs	r3, #0
 8003324:	e04c      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 8003326:	1a83      	subs	r3, r0, r2
 8003328:	4698      	mov	r8, r3
 800332a:	465b      	mov	r3, fp
 800332c:	4540      	cmp	r0, r8
 800332e:	41bf      	sbcs	r7, r7
 8003330:	1ae3      	subs	r3, r4, r3
 8003332:	427f      	negs	r7, r7
 8003334:	1bdb      	subs	r3, r3, r7
 8003336:	021f      	lsls	r7, r3, #8
 8003338:	d47c      	bmi.n	8003434 <__aeabi_dsub+0x524>
 800333a:	4647      	mov	r7, r8
 800333c:	431f      	orrs	r7, r3
 800333e:	d100      	bne.n	8003342 <__aeabi_dsub+0x432>
 8003340:	e0a6      	b.n	8003490 <__aeabi_dsub+0x580>
 8003342:	001c      	movs	r4, r3
 8003344:	4647      	mov	r7, r8
 8003346:	e645      	b.n	8002fd4 <__aeabi_dsub+0xc4>
 8003348:	4cb7      	ldr	r4, [pc, #732]	@ (8003628 <__aeabi_dsub+0x718>)
 800334a:	1aed      	subs	r5, r5, r3
 800334c:	4014      	ands	r4, r2
 800334e:	077b      	lsls	r3, r7, #29
 8003350:	d000      	beq.n	8003354 <__aeabi_dsub+0x444>
 8003352:	e780      	b.n	8003256 <__aeabi_dsub+0x346>
 8003354:	e784      	b.n	8003260 <__aeabi_dsub+0x350>
 8003356:	464b      	mov	r3, r9
 8003358:	0025      	movs	r5, r4
 800335a:	4305      	orrs	r5, r0
 800335c:	d066      	beq.n	800342c <__aeabi_dsub+0x51c>
 800335e:	1e5f      	subs	r7, r3, #1
 8003360:	2b01      	cmp	r3, #1
 8003362:	d100      	bne.n	8003366 <__aeabi_dsub+0x456>
 8003364:	e0fc      	b.n	8003560 <__aeabi_dsub+0x650>
 8003366:	4dae      	ldr	r5, [pc, #696]	@ (8003620 <__aeabi_dsub+0x710>)
 8003368:	42ab      	cmp	r3, r5
 800336a:	d100      	bne.n	800336e <__aeabi_dsub+0x45e>
 800336c:	e15e      	b.n	800362c <__aeabi_dsub+0x71c>
 800336e:	4666      	mov	r6, ip
 8003370:	2f38      	cmp	r7, #56	@ 0x38
 8003372:	dc00      	bgt.n	8003376 <__aeabi_dsub+0x466>
 8003374:	e0b4      	b.n	80034e0 <__aeabi_dsub+0x5d0>
 8003376:	2001      	movs	r0, #1
 8003378:	1a17      	subs	r7, r2, r0
 800337a:	42ba      	cmp	r2, r7
 800337c:	4192      	sbcs	r2, r2
 800337e:	465b      	mov	r3, fp
 8003380:	4252      	negs	r2, r2
 8003382:	464d      	mov	r5, r9
 8003384:	1a9c      	subs	r4, r3, r2
 8003386:	e620      	b.n	8002fca <__aeabi_dsub+0xba>
 8003388:	0767      	lsls	r7, r4, #29
 800338a:	08c0      	lsrs	r0, r0, #3
 800338c:	4307      	orrs	r7, r0
 800338e:	08e5      	lsrs	r5, r4, #3
 8003390:	e6ba      	b.n	8003108 <__aeabi_dsub+0x1f8>
 8003392:	001f      	movs	r7, r3
 8003394:	4659      	mov	r1, fp
 8003396:	3f20      	subs	r7, #32
 8003398:	40f9      	lsrs	r1, r7
 800339a:	000f      	movs	r7, r1
 800339c:	2b20      	cmp	r3, #32
 800339e:	d005      	beq.n	80033ac <__aeabi_dsub+0x49c>
 80033a0:	2140      	movs	r1, #64	@ 0x40
 80033a2:	1acb      	subs	r3, r1, r3
 80033a4:	4659      	mov	r1, fp
 80033a6:	4099      	lsls	r1, r3
 80033a8:	430a      	orrs	r2, r1
 80033aa:	4692      	mov	sl, r2
 80033ac:	4653      	mov	r3, sl
 80033ae:	1e5a      	subs	r2, r3, #1
 80033b0:	4193      	sbcs	r3, r2
 80033b2:	431f      	orrs	r7, r3
 80033b4:	e604      	b.n	8002fc0 <__aeabi_dsub+0xb0>
 80033b6:	1aeb      	subs	r3, r5, r3
 80033b8:	4d9b      	ldr	r5, [pc, #620]	@ (8003628 <__aeabi_dsub+0x718>)
 80033ba:	4015      	ands	r5, r2
 80033bc:	076f      	lsls	r7, r5, #29
 80033be:	08ed      	lsrs	r5, r5, #3
 80033c0:	032c      	lsls	r4, r5, #12
 80033c2:	055d      	lsls	r5, r3, #21
 80033c4:	0b24      	lsrs	r4, r4, #12
 80033c6:	0d6d      	lsrs	r5, r5, #21
 80033c8:	e736      	b.n	8003238 <__aeabi_dsub+0x328>
 80033ca:	4d95      	ldr	r5, [pc, #596]	@ (8003620 <__aeabi_dsub+0x710>)
 80033cc:	42ab      	cmp	r3, r5
 80033ce:	d100      	bne.n	80033d2 <__aeabi_dsub+0x4c2>
 80033d0:	e0d6      	b.n	8003580 <__aeabi_dsub+0x670>
 80033d2:	1882      	adds	r2, r0, r2
 80033d4:	0021      	movs	r1, r4
 80033d6:	4282      	cmp	r2, r0
 80033d8:	4180      	sbcs	r0, r0
 80033da:	4459      	add	r1, fp
 80033dc:	4240      	negs	r0, r0
 80033de:	1808      	adds	r0, r1, r0
 80033e0:	07c7      	lsls	r7, r0, #31
 80033e2:	0852      	lsrs	r2, r2, #1
 80033e4:	4317      	orrs	r7, r2
 80033e6:	0844      	lsrs	r4, r0, #1
 80033e8:	0752      	lsls	r2, r2, #29
 80033ea:	d400      	bmi.n	80033ee <__aeabi_dsub+0x4de>
 80033ec:	e185      	b.n	80036fa <__aeabi_dsub+0x7ea>
 80033ee:	220f      	movs	r2, #15
 80033f0:	001d      	movs	r5, r3
 80033f2:	403a      	ands	r2, r7
 80033f4:	2a04      	cmp	r2, #4
 80033f6:	d000      	beq.n	80033fa <__aeabi_dsub+0x4ea>
 80033f8:	e61a      	b.n	8003030 <__aeabi_dsub+0x120>
 80033fa:	08ff      	lsrs	r7, r7, #3
 80033fc:	0764      	lsls	r4, r4, #29
 80033fe:	4327      	orrs	r7, r4
 8003400:	0905      	lsrs	r5, r0, #4
 8003402:	e7dd      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 8003404:	465b      	mov	r3, fp
 8003406:	08d2      	lsrs	r2, r2, #3
 8003408:	075f      	lsls	r7, r3, #29
 800340a:	4317      	orrs	r7, r2
 800340c:	08dd      	lsrs	r5, r3, #3
 800340e:	e67b      	b.n	8003108 <__aeabi_dsub+0x1f8>
 8003410:	2700      	movs	r7, #0
 8003412:	2400      	movs	r4, #0
 8003414:	e710      	b.n	8003238 <__aeabi_dsub+0x328>
 8003416:	2b00      	cmp	r3, #0
 8003418:	d000      	beq.n	800341c <__aeabi_dsub+0x50c>
 800341a:	e0d6      	b.n	80035ca <__aeabi_dsub+0x6ba>
 800341c:	2900      	cmp	r1, #0
 800341e:	d000      	beq.n	8003422 <__aeabi_dsub+0x512>
 8003420:	e12f      	b.n	8003682 <__aeabi_dsub+0x772>
 8003422:	2480      	movs	r4, #128	@ 0x80
 8003424:	2600      	movs	r6, #0
 8003426:	4d7e      	ldr	r5, [pc, #504]	@ (8003620 <__aeabi_dsub+0x710>)
 8003428:	0324      	lsls	r4, r4, #12
 800342a:	e705      	b.n	8003238 <__aeabi_dsub+0x328>
 800342c:	4666      	mov	r6, ip
 800342e:	465c      	mov	r4, fp
 8003430:	08d0      	lsrs	r0, r2, #3
 8003432:	e717      	b.n	8003264 <__aeabi_dsub+0x354>
 8003434:	465b      	mov	r3, fp
 8003436:	1a17      	subs	r7, r2, r0
 8003438:	42ba      	cmp	r2, r7
 800343a:	4192      	sbcs	r2, r2
 800343c:	1b1c      	subs	r4, r3, r4
 800343e:	2601      	movs	r6, #1
 8003440:	4663      	mov	r3, ip
 8003442:	4252      	negs	r2, r2
 8003444:	1aa4      	subs	r4, r4, r2
 8003446:	401e      	ands	r6, r3
 8003448:	e5c4      	b.n	8002fd4 <__aeabi_dsub+0xc4>
 800344a:	1883      	adds	r3, r0, r2
 800344c:	4283      	cmp	r3, r0
 800344e:	4180      	sbcs	r0, r0
 8003450:	445c      	add	r4, fp
 8003452:	4240      	negs	r0, r0
 8003454:	1825      	adds	r5, r4, r0
 8003456:	022a      	lsls	r2, r5, #8
 8003458:	d400      	bmi.n	800345c <__aeabi_dsub+0x54c>
 800345a:	e0da      	b.n	8003612 <__aeabi_dsub+0x702>
 800345c:	4a72      	ldr	r2, [pc, #456]	@ (8003628 <__aeabi_dsub+0x718>)
 800345e:	085b      	lsrs	r3, r3, #1
 8003460:	4015      	ands	r5, r2
 8003462:	07ea      	lsls	r2, r5, #31
 8003464:	431a      	orrs	r2, r3
 8003466:	0869      	lsrs	r1, r5, #1
 8003468:	075b      	lsls	r3, r3, #29
 800346a:	d400      	bmi.n	800346e <__aeabi_dsub+0x55e>
 800346c:	e14a      	b.n	8003704 <__aeabi_dsub+0x7f4>
 800346e:	230f      	movs	r3, #15
 8003470:	4013      	ands	r3, r2
 8003472:	2b04      	cmp	r3, #4
 8003474:	d100      	bne.n	8003478 <__aeabi_dsub+0x568>
 8003476:	e0fc      	b.n	8003672 <__aeabi_dsub+0x762>
 8003478:	1d17      	adds	r7, r2, #4
 800347a:	4297      	cmp	r7, r2
 800347c:	41a4      	sbcs	r4, r4
 800347e:	4264      	negs	r4, r4
 8003480:	2502      	movs	r5, #2
 8003482:	1864      	adds	r4, r4, r1
 8003484:	e6ec      	b.n	8003260 <__aeabi_dsub+0x350>
 8003486:	4647      	mov	r7, r8
 8003488:	001c      	movs	r4, r3
 800348a:	431f      	orrs	r7, r3
 800348c:	d000      	beq.n	8003490 <__aeabi_dsub+0x580>
 800348e:	e743      	b.n	8003318 <__aeabi_dsub+0x408>
 8003490:	2600      	movs	r6, #0
 8003492:	2500      	movs	r5, #0
 8003494:	2400      	movs	r4, #0
 8003496:	e6cf      	b.n	8003238 <__aeabi_dsub+0x328>
 8003498:	08c0      	lsrs	r0, r0, #3
 800349a:	0767      	lsls	r7, r4, #29
 800349c:	4307      	orrs	r7, r0
 800349e:	08e5      	lsrs	r5, r4, #3
 80034a0:	e632      	b.n	8003108 <__aeabi_dsub+0x1f8>
 80034a2:	1a87      	subs	r7, r0, r2
 80034a4:	465b      	mov	r3, fp
 80034a6:	42b8      	cmp	r0, r7
 80034a8:	4180      	sbcs	r0, r0
 80034aa:	1ae4      	subs	r4, r4, r3
 80034ac:	4240      	negs	r0, r0
 80034ae:	1a24      	subs	r4, r4, r0
 80034b0:	0223      	lsls	r3, r4, #8
 80034b2:	d428      	bmi.n	8003506 <__aeabi_dsub+0x5f6>
 80034b4:	0763      	lsls	r3, r4, #29
 80034b6:	08ff      	lsrs	r7, r7, #3
 80034b8:	431f      	orrs	r7, r3
 80034ba:	08e5      	lsrs	r5, r4, #3
 80034bc:	2301      	movs	r3, #1
 80034be:	e77f      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d100      	bne.n	80034c6 <__aeabi_dsub+0x5b6>
 80034c4:	e673      	b.n	80031ae <__aeabi_dsub+0x29e>
 80034c6:	464b      	mov	r3, r9
 80034c8:	1b5f      	subs	r7, r3, r5
 80034ca:	003b      	movs	r3, r7
 80034cc:	2d00      	cmp	r5, #0
 80034ce:	d100      	bne.n	80034d2 <__aeabi_dsub+0x5c2>
 80034d0:	e742      	b.n	8003358 <__aeabi_dsub+0x448>
 80034d2:	2f38      	cmp	r7, #56	@ 0x38
 80034d4:	dd00      	ble.n	80034d8 <__aeabi_dsub+0x5c8>
 80034d6:	e0ec      	b.n	80036b2 <__aeabi_dsub+0x7a2>
 80034d8:	2380      	movs	r3, #128	@ 0x80
 80034da:	000e      	movs	r6, r1
 80034dc:	041b      	lsls	r3, r3, #16
 80034de:	431c      	orrs	r4, r3
 80034e0:	2f1f      	cmp	r7, #31
 80034e2:	dc25      	bgt.n	8003530 <__aeabi_dsub+0x620>
 80034e4:	2520      	movs	r5, #32
 80034e6:	0023      	movs	r3, r4
 80034e8:	1bed      	subs	r5, r5, r7
 80034ea:	0001      	movs	r1, r0
 80034ec:	40a8      	lsls	r0, r5
 80034ee:	40ab      	lsls	r3, r5
 80034f0:	40f9      	lsrs	r1, r7
 80034f2:	1e45      	subs	r5, r0, #1
 80034f4:	41a8      	sbcs	r0, r5
 80034f6:	430b      	orrs	r3, r1
 80034f8:	40fc      	lsrs	r4, r7
 80034fa:	4318      	orrs	r0, r3
 80034fc:	465b      	mov	r3, fp
 80034fe:	1b1b      	subs	r3, r3, r4
 8003500:	469b      	mov	fp, r3
 8003502:	e739      	b.n	8003378 <__aeabi_dsub+0x468>
 8003504:	4666      	mov	r6, ip
 8003506:	2501      	movs	r5, #1
 8003508:	e562      	b.n	8002fd0 <__aeabi_dsub+0xc0>
 800350a:	001f      	movs	r7, r3
 800350c:	4659      	mov	r1, fp
 800350e:	3f20      	subs	r7, #32
 8003510:	40f9      	lsrs	r1, r7
 8003512:	468c      	mov	ip, r1
 8003514:	2b20      	cmp	r3, #32
 8003516:	d005      	beq.n	8003524 <__aeabi_dsub+0x614>
 8003518:	2740      	movs	r7, #64	@ 0x40
 800351a:	4659      	mov	r1, fp
 800351c:	1afb      	subs	r3, r7, r3
 800351e:	4099      	lsls	r1, r3
 8003520:	430a      	orrs	r2, r1
 8003522:	4692      	mov	sl, r2
 8003524:	4657      	mov	r7, sl
 8003526:	1e7b      	subs	r3, r7, #1
 8003528:	419f      	sbcs	r7, r3
 800352a:	4663      	mov	r3, ip
 800352c:	431f      	orrs	r7, r3
 800352e:	e5c1      	b.n	80030b4 <__aeabi_dsub+0x1a4>
 8003530:	003b      	movs	r3, r7
 8003532:	0025      	movs	r5, r4
 8003534:	3b20      	subs	r3, #32
 8003536:	40dd      	lsrs	r5, r3
 8003538:	2f20      	cmp	r7, #32
 800353a:	d004      	beq.n	8003546 <__aeabi_dsub+0x636>
 800353c:	2340      	movs	r3, #64	@ 0x40
 800353e:	1bdb      	subs	r3, r3, r7
 8003540:	409c      	lsls	r4, r3
 8003542:	4320      	orrs	r0, r4
 8003544:	4680      	mov	r8, r0
 8003546:	4640      	mov	r0, r8
 8003548:	1e43      	subs	r3, r0, #1
 800354a:	4198      	sbcs	r0, r3
 800354c:	4328      	orrs	r0, r5
 800354e:	e713      	b.n	8003378 <__aeabi_dsub+0x468>
 8003550:	2900      	cmp	r1, #0
 8003552:	d09d      	beq.n	8003490 <__aeabi_dsub+0x580>
 8003554:	2601      	movs	r6, #1
 8003556:	4663      	mov	r3, ip
 8003558:	465c      	mov	r4, fp
 800355a:	4690      	mov	r8, r2
 800355c:	401e      	ands	r6, r3
 800355e:	e6db      	b.n	8003318 <__aeabi_dsub+0x408>
 8003560:	1a17      	subs	r7, r2, r0
 8003562:	465b      	mov	r3, fp
 8003564:	42ba      	cmp	r2, r7
 8003566:	4192      	sbcs	r2, r2
 8003568:	1b1c      	subs	r4, r3, r4
 800356a:	4252      	negs	r2, r2
 800356c:	1aa4      	subs	r4, r4, r2
 800356e:	0223      	lsls	r3, r4, #8
 8003570:	d4c8      	bmi.n	8003504 <__aeabi_dsub+0x5f4>
 8003572:	0763      	lsls	r3, r4, #29
 8003574:	08ff      	lsrs	r7, r7, #3
 8003576:	431f      	orrs	r7, r3
 8003578:	4666      	mov	r6, ip
 800357a:	2301      	movs	r3, #1
 800357c:	08e5      	lsrs	r5, r4, #3
 800357e:	e71f      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 8003580:	001d      	movs	r5, r3
 8003582:	2400      	movs	r4, #0
 8003584:	2700      	movs	r7, #0
 8003586:	e657      	b.n	8003238 <__aeabi_dsub+0x328>
 8003588:	465c      	mov	r4, fp
 800358a:	08d0      	lsrs	r0, r2, #3
 800358c:	e66a      	b.n	8003264 <__aeabi_dsub+0x354>
 800358e:	2b00      	cmp	r3, #0
 8003590:	d100      	bne.n	8003594 <__aeabi_dsub+0x684>
 8003592:	e737      	b.n	8003404 <__aeabi_dsub+0x4f4>
 8003594:	4653      	mov	r3, sl
 8003596:	08c0      	lsrs	r0, r0, #3
 8003598:	0767      	lsls	r7, r4, #29
 800359a:	4307      	orrs	r7, r0
 800359c:	08e5      	lsrs	r5, r4, #3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d100      	bne.n	80035a4 <__aeabi_dsub+0x694>
 80035a2:	e5b1      	b.n	8003108 <__aeabi_dsub+0x1f8>
 80035a4:	2380      	movs	r3, #128	@ 0x80
 80035a6:	031b      	lsls	r3, r3, #12
 80035a8:	421d      	tst	r5, r3
 80035aa:	d008      	beq.n	80035be <__aeabi_dsub+0x6ae>
 80035ac:	4659      	mov	r1, fp
 80035ae:	08c8      	lsrs	r0, r1, #3
 80035b0:	4218      	tst	r0, r3
 80035b2:	d104      	bne.n	80035be <__aeabi_dsub+0x6ae>
 80035b4:	08d2      	lsrs	r2, r2, #3
 80035b6:	0749      	lsls	r1, r1, #29
 80035b8:	430a      	orrs	r2, r1
 80035ba:	0017      	movs	r7, r2
 80035bc:	0005      	movs	r5, r0
 80035be:	0f7b      	lsrs	r3, r7, #29
 80035c0:	00ff      	lsls	r7, r7, #3
 80035c2:	08ff      	lsrs	r7, r7, #3
 80035c4:	075b      	lsls	r3, r3, #29
 80035c6:	431f      	orrs	r7, r3
 80035c8:	e59e      	b.n	8003108 <__aeabi_dsub+0x1f8>
 80035ca:	08c0      	lsrs	r0, r0, #3
 80035cc:	0763      	lsls	r3, r4, #29
 80035ce:	4318      	orrs	r0, r3
 80035d0:	08e5      	lsrs	r5, r4, #3
 80035d2:	2900      	cmp	r1, #0
 80035d4:	d053      	beq.n	800367e <__aeabi_dsub+0x76e>
 80035d6:	2380      	movs	r3, #128	@ 0x80
 80035d8:	031b      	lsls	r3, r3, #12
 80035da:	421d      	tst	r5, r3
 80035dc:	d00a      	beq.n	80035f4 <__aeabi_dsub+0x6e4>
 80035de:	4659      	mov	r1, fp
 80035e0:	08cc      	lsrs	r4, r1, #3
 80035e2:	421c      	tst	r4, r3
 80035e4:	d106      	bne.n	80035f4 <__aeabi_dsub+0x6e4>
 80035e6:	2601      	movs	r6, #1
 80035e8:	4663      	mov	r3, ip
 80035ea:	0025      	movs	r5, r4
 80035ec:	08d0      	lsrs	r0, r2, #3
 80035ee:	0749      	lsls	r1, r1, #29
 80035f0:	4308      	orrs	r0, r1
 80035f2:	401e      	ands	r6, r3
 80035f4:	0f47      	lsrs	r7, r0, #29
 80035f6:	00c0      	lsls	r0, r0, #3
 80035f8:	08c0      	lsrs	r0, r0, #3
 80035fa:	077f      	lsls	r7, r7, #29
 80035fc:	4307      	orrs	r7, r0
 80035fe:	e583      	b.n	8003108 <__aeabi_dsub+0x1f8>
 8003600:	1883      	adds	r3, r0, r2
 8003602:	4293      	cmp	r3, r2
 8003604:	4192      	sbcs	r2, r2
 8003606:	445c      	add	r4, fp
 8003608:	4252      	negs	r2, r2
 800360a:	18a5      	adds	r5, r4, r2
 800360c:	022a      	lsls	r2, r5, #8
 800360e:	d500      	bpl.n	8003612 <__aeabi_dsub+0x702>
 8003610:	e724      	b.n	800345c <__aeabi_dsub+0x54c>
 8003612:	076f      	lsls	r7, r5, #29
 8003614:	08db      	lsrs	r3, r3, #3
 8003616:	431f      	orrs	r7, r3
 8003618:	08ed      	lsrs	r5, r5, #3
 800361a:	2301      	movs	r3, #1
 800361c:	e6d0      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 800361e:	46c0      	nop			@ (mov r8, r8)
 8003620:	000007ff 	.word	0x000007ff
 8003624:	000007fe 	.word	0x000007fe
 8003628:	ff7fffff 	.word	0xff7fffff
 800362c:	465b      	mov	r3, fp
 800362e:	08d2      	lsrs	r2, r2, #3
 8003630:	075f      	lsls	r7, r3, #29
 8003632:	4666      	mov	r6, ip
 8003634:	4317      	orrs	r7, r2
 8003636:	08dd      	lsrs	r5, r3, #3
 8003638:	e566      	b.n	8003108 <__aeabi_dsub+0x1f8>
 800363a:	0025      	movs	r5, r4
 800363c:	3b20      	subs	r3, #32
 800363e:	40dd      	lsrs	r5, r3
 8003640:	4663      	mov	r3, ip
 8003642:	2b20      	cmp	r3, #32
 8003644:	d005      	beq.n	8003652 <__aeabi_dsub+0x742>
 8003646:	2340      	movs	r3, #64	@ 0x40
 8003648:	4661      	mov	r1, ip
 800364a:	1a5b      	subs	r3, r3, r1
 800364c:	409c      	lsls	r4, r3
 800364e:	4320      	orrs	r0, r4
 8003650:	4680      	mov	r8, r0
 8003652:	4647      	mov	r7, r8
 8003654:	1e7b      	subs	r3, r7, #1
 8003656:	419f      	sbcs	r7, r3
 8003658:	432f      	orrs	r7, r5
 800365a:	e5a0      	b.n	800319e <__aeabi_dsub+0x28e>
 800365c:	2120      	movs	r1, #32
 800365e:	2700      	movs	r7, #0
 8003660:	1a09      	subs	r1, r1, r0
 8003662:	e4d2      	b.n	800300a <__aeabi_dsub+0xfa>
 8003664:	2f00      	cmp	r7, #0
 8003666:	d100      	bne.n	800366a <__aeabi_dsub+0x75a>
 8003668:	e713      	b.n	8003492 <__aeabi_dsub+0x582>
 800366a:	465c      	mov	r4, fp
 800366c:	0017      	movs	r7, r2
 800366e:	2500      	movs	r5, #0
 8003670:	e5f6      	b.n	8003260 <__aeabi_dsub+0x350>
 8003672:	08d7      	lsrs	r7, r2, #3
 8003674:	0749      	lsls	r1, r1, #29
 8003676:	2302      	movs	r3, #2
 8003678:	430f      	orrs	r7, r1
 800367a:	092d      	lsrs	r5, r5, #4
 800367c:	e6a0      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 800367e:	0007      	movs	r7, r0
 8003680:	e542      	b.n	8003108 <__aeabi_dsub+0x1f8>
 8003682:	465b      	mov	r3, fp
 8003684:	2601      	movs	r6, #1
 8003686:	075f      	lsls	r7, r3, #29
 8003688:	08dd      	lsrs	r5, r3, #3
 800368a:	4663      	mov	r3, ip
 800368c:	08d2      	lsrs	r2, r2, #3
 800368e:	4317      	orrs	r7, r2
 8003690:	401e      	ands	r6, r3
 8003692:	e539      	b.n	8003108 <__aeabi_dsub+0x1f8>
 8003694:	465b      	mov	r3, fp
 8003696:	08d2      	lsrs	r2, r2, #3
 8003698:	075f      	lsls	r7, r3, #29
 800369a:	4317      	orrs	r7, r2
 800369c:	08dd      	lsrs	r5, r3, #3
 800369e:	e533      	b.n	8003108 <__aeabi_dsub+0x1f8>
 80036a0:	4a1e      	ldr	r2, [pc, #120]	@ (800371c <__aeabi_dsub+0x80c>)
 80036a2:	08db      	lsrs	r3, r3, #3
 80036a4:	4022      	ands	r2, r4
 80036a6:	0757      	lsls	r7, r2, #29
 80036a8:	0252      	lsls	r2, r2, #9
 80036aa:	2501      	movs	r5, #1
 80036ac:	431f      	orrs	r7, r3
 80036ae:	0b14      	lsrs	r4, r2, #12
 80036b0:	e5c2      	b.n	8003238 <__aeabi_dsub+0x328>
 80036b2:	000e      	movs	r6, r1
 80036b4:	2001      	movs	r0, #1
 80036b6:	e65f      	b.n	8003378 <__aeabi_dsub+0x468>
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00d      	beq.n	80036d8 <__aeabi_dsub+0x7c8>
 80036bc:	464b      	mov	r3, r9
 80036be:	1b5b      	subs	r3, r3, r5
 80036c0:	469c      	mov	ip, r3
 80036c2:	2d00      	cmp	r5, #0
 80036c4:	d100      	bne.n	80036c8 <__aeabi_dsub+0x7b8>
 80036c6:	e548      	b.n	800315a <__aeabi_dsub+0x24a>
 80036c8:	2701      	movs	r7, #1
 80036ca:	2b38      	cmp	r3, #56	@ 0x38
 80036cc:	dd00      	ble.n	80036d0 <__aeabi_dsub+0x7c0>
 80036ce:	e566      	b.n	800319e <__aeabi_dsub+0x28e>
 80036d0:	2380      	movs	r3, #128	@ 0x80
 80036d2:	041b      	lsls	r3, r3, #16
 80036d4:	431c      	orrs	r4, r3
 80036d6:	e550      	b.n	800317a <__aeabi_dsub+0x26a>
 80036d8:	1c6b      	adds	r3, r5, #1
 80036da:	4d11      	ldr	r5, [pc, #68]	@ (8003720 <__aeabi_dsub+0x810>)
 80036dc:	422b      	tst	r3, r5
 80036de:	d000      	beq.n	80036e2 <__aeabi_dsub+0x7d2>
 80036e0:	e673      	b.n	80033ca <__aeabi_dsub+0x4ba>
 80036e2:	4659      	mov	r1, fp
 80036e4:	0023      	movs	r3, r4
 80036e6:	4311      	orrs	r1, r2
 80036e8:	468a      	mov	sl, r1
 80036ea:	4303      	orrs	r3, r0
 80036ec:	e600      	b.n	80032f0 <__aeabi_dsub+0x3e0>
 80036ee:	0767      	lsls	r7, r4, #29
 80036f0:	08c0      	lsrs	r0, r0, #3
 80036f2:	2300      	movs	r3, #0
 80036f4:	4307      	orrs	r7, r0
 80036f6:	08e5      	lsrs	r5, r4, #3
 80036f8:	e662      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 80036fa:	0764      	lsls	r4, r4, #29
 80036fc:	08ff      	lsrs	r7, r7, #3
 80036fe:	4327      	orrs	r7, r4
 8003700:	0905      	lsrs	r5, r0, #4
 8003702:	e65d      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 8003704:	08d2      	lsrs	r2, r2, #3
 8003706:	0749      	lsls	r1, r1, #29
 8003708:	4311      	orrs	r1, r2
 800370a:	000f      	movs	r7, r1
 800370c:	2302      	movs	r3, #2
 800370e:	092d      	lsrs	r5, r5, #4
 8003710:	e656      	b.n	80033c0 <__aeabi_dsub+0x4b0>
 8003712:	0007      	movs	r7, r0
 8003714:	e5a4      	b.n	8003260 <__aeabi_dsub+0x350>
 8003716:	0038      	movs	r0, r7
 8003718:	e48f      	b.n	800303a <__aeabi_dsub+0x12a>
 800371a:	46c0      	nop			@ (mov r8, r8)
 800371c:	ff7fffff 	.word	0xff7fffff
 8003720:	000007fe 	.word	0x000007fe

08003724 <__aeabi_dcmpun>:
 8003724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003726:	46c6      	mov	lr, r8
 8003728:	031e      	lsls	r6, r3, #12
 800372a:	0b36      	lsrs	r6, r6, #12
 800372c:	46b0      	mov	r8, r6
 800372e:	4e0d      	ldr	r6, [pc, #52]	@ (8003764 <__aeabi_dcmpun+0x40>)
 8003730:	030c      	lsls	r4, r1, #12
 8003732:	004d      	lsls	r5, r1, #1
 8003734:	005f      	lsls	r7, r3, #1
 8003736:	b500      	push	{lr}
 8003738:	0b24      	lsrs	r4, r4, #12
 800373a:	0d6d      	lsrs	r5, r5, #21
 800373c:	0d7f      	lsrs	r7, r7, #21
 800373e:	42b5      	cmp	r5, r6
 8003740:	d00b      	beq.n	800375a <__aeabi_dcmpun+0x36>
 8003742:	4908      	ldr	r1, [pc, #32]	@ (8003764 <__aeabi_dcmpun+0x40>)
 8003744:	2000      	movs	r0, #0
 8003746:	428f      	cmp	r7, r1
 8003748:	d104      	bne.n	8003754 <__aeabi_dcmpun+0x30>
 800374a:	4646      	mov	r6, r8
 800374c:	4316      	orrs	r6, r2
 800374e:	0030      	movs	r0, r6
 8003750:	1e43      	subs	r3, r0, #1
 8003752:	4198      	sbcs	r0, r3
 8003754:	bc80      	pop	{r7}
 8003756:	46b8      	mov	r8, r7
 8003758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800375a:	4304      	orrs	r4, r0
 800375c:	2001      	movs	r0, #1
 800375e:	2c00      	cmp	r4, #0
 8003760:	d1f8      	bne.n	8003754 <__aeabi_dcmpun+0x30>
 8003762:	e7ee      	b.n	8003742 <__aeabi_dcmpun+0x1e>
 8003764:	000007ff 	.word	0x000007ff

08003768 <__aeabi_d2iz>:
 8003768:	000b      	movs	r3, r1
 800376a:	0002      	movs	r2, r0
 800376c:	b570      	push	{r4, r5, r6, lr}
 800376e:	4d16      	ldr	r5, [pc, #88]	@ (80037c8 <__aeabi_d2iz+0x60>)
 8003770:	030c      	lsls	r4, r1, #12
 8003772:	b082      	sub	sp, #8
 8003774:	0049      	lsls	r1, r1, #1
 8003776:	2000      	movs	r0, #0
 8003778:	9200      	str	r2, [sp, #0]
 800377a:	9301      	str	r3, [sp, #4]
 800377c:	0b24      	lsrs	r4, r4, #12
 800377e:	0d49      	lsrs	r1, r1, #21
 8003780:	0fde      	lsrs	r6, r3, #31
 8003782:	42a9      	cmp	r1, r5
 8003784:	dd04      	ble.n	8003790 <__aeabi_d2iz+0x28>
 8003786:	4811      	ldr	r0, [pc, #68]	@ (80037cc <__aeabi_d2iz+0x64>)
 8003788:	4281      	cmp	r1, r0
 800378a:	dd03      	ble.n	8003794 <__aeabi_d2iz+0x2c>
 800378c:	4b10      	ldr	r3, [pc, #64]	@ (80037d0 <__aeabi_d2iz+0x68>)
 800378e:	18f0      	adds	r0, r6, r3
 8003790:	b002      	add	sp, #8
 8003792:	bd70      	pop	{r4, r5, r6, pc}
 8003794:	2080      	movs	r0, #128	@ 0x80
 8003796:	0340      	lsls	r0, r0, #13
 8003798:	4320      	orrs	r0, r4
 800379a:	4c0e      	ldr	r4, [pc, #56]	@ (80037d4 <__aeabi_d2iz+0x6c>)
 800379c:	1a64      	subs	r4, r4, r1
 800379e:	2c1f      	cmp	r4, #31
 80037a0:	dd08      	ble.n	80037b4 <__aeabi_d2iz+0x4c>
 80037a2:	4b0d      	ldr	r3, [pc, #52]	@ (80037d8 <__aeabi_d2iz+0x70>)
 80037a4:	1a5b      	subs	r3, r3, r1
 80037a6:	40d8      	lsrs	r0, r3
 80037a8:	0003      	movs	r3, r0
 80037aa:	4258      	negs	r0, r3
 80037ac:	2e00      	cmp	r6, #0
 80037ae:	d1ef      	bne.n	8003790 <__aeabi_d2iz+0x28>
 80037b0:	0018      	movs	r0, r3
 80037b2:	e7ed      	b.n	8003790 <__aeabi_d2iz+0x28>
 80037b4:	4b09      	ldr	r3, [pc, #36]	@ (80037dc <__aeabi_d2iz+0x74>)
 80037b6:	9a00      	ldr	r2, [sp, #0]
 80037b8:	469c      	mov	ip, r3
 80037ba:	0003      	movs	r3, r0
 80037bc:	4461      	add	r1, ip
 80037be:	408b      	lsls	r3, r1
 80037c0:	40e2      	lsrs	r2, r4
 80037c2:	4313      	orrs	r3, r2
 80037c4:	e7f1      	b.n	80037aa <__aeabi_d2iz+0x42>
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	000003fe 	.word	0x000003fe
 80037cc:	0000041d 	.word	0x0000041d
 80037d0:	7fffffff 	.word	0x7fffffff
 80037d4:	00000433 	.word	0x00000433
 80037d8:	00000413 	.word	0x00000413
 80037dc:	fffffbed 	.word	0xfffffbed

080037e0 <__aeabi_i2d>:
 80037e0:	b570      	push	{r4, r5, r6, lr}
 80037e2:	2800      	cmp	r0, #0
 80037e4:	d016      	beq.n	8003814 <__aeabi_i2d+0x34>
 80037e6:	17c3      	asrs	r3, r0, #31
 80037e8:	18c5      	adds	r5, r0, r3
 80037ea:	405d      	eors	r5, r3
 80037ec:	0fc4      	lsrs	r4, r0, #31
 80037ee:	0028      	movs	r0, r5
 80037f0:	f000 f912 	bl	8003a18 <__clzsi2>
 80037f4:	4b10      	ldr	r3, [pc, #64]	@ (8003838 <__aeabi_i2d+0x58>)
 80037f6:	1a1b      	subs	r3, r3, r0
 80037f8:	055b      	lsls	r3, r3, #21
 80037fa:	0d5b      	lsrs	r3, r3, #21
 80037fc:	280a      	cmp	r0, #10
 80037fe:	dc14      	bgt.n	800382a <__aeabi_i2d+0x4a>
 8003800:	0002      	movs	r2, r0
 8003802:	002e      	movs	r6, r5
 8003804:	3215      	adds	r2, #21
 8003806:	4096      	lsls	r6, r2
 8003808:	220b      	movs	r2, #11
 800380a:	1a12      	subs	r2, r2, r0
 800380c:	40d5      	lsrs	r5, r2
 800380e:	032d      	lsls	r5, r5, #12
 8003810:	0b2d      	lsrs	r5, r5, #12
 8003812:	e003      	b.n	800381c <__aeabi_i2d+0x3c>
 8003814:	2400      	movs	r4, #0
 8003816:	2300      	movs	r3, #0
 8003818:	2500      	movs	r5, #0
 800381a:	2600      	movs	r6, #0
 800381c:	051b      	lsls	r3, r3, #20
 800381e:	432b      	orrs	r3, r5
 8003820:	07e4      	lsls	r4, r4, #31
 8003822:	4323      	orrs	r3, r4
 8003824:	0030      	movs	r0, r6
 8003826:	0019      	movs	r1, r3
 8003828:	bd70      	pop	{r4, r5, r6, pc}
 800382a:	380b      	subs	r0, #11
 800382c:	4085      	lsls	r5, r0
 800382e:	032d      	lsls	r5, r5, #12
 8003830:	2600      	movs	r6, #0
 8003832:	0b2d      	lsrs	r5, r5, #12
 8003834:	e7f2      	b.n	800381c <__aeabi_i2d+0x3c>
 8003836:	46c0      	nop			@ (mov r8, r8)
 8003838:	0000041e 	.word	0x0000041e

0800383c <__aeabi_ui2d>:
 800383c:	b510      	push	{r4, lr}
 800383e:	1e04      	subs	r4, r0, #0
 8003840:	d010      	beq.n	8003864 <__aeabi_ui2d+0x28>
 8003842:	f000 f8e9 	bl	8003a18 <__clzsi2>
 8003846:	4b0e      	ldr	r3, [pc, #56]	@ (8003880 <__aeabi_ui2d+0x44>)
 8003848:	1a1b      	subs	r3, r3, r0
 800384a:	055b      	lsls	r3, r3, #21
 800384c:	0d5b      	lsrs	r3, r3, #21
 800384e:	280a      	cmp	r0, #10
 8003850:	dc0f      	bgt.n	8003872 <__aeabi_ui2d+0x36>
 8003852:	220b      	movs	r2, #11
 8003854:	0021      	movs	r1, r4
 8003856:	1a12      	subs	r2, r2, r0
 8003858:	40d1      	lsrs	r1, r2
 800385a:	3015      	adds	r0, #21
 800385c:	030a      	lsls	r2, r1, #12
 800385e:	4084      	lsls	r4, r0
 8003860:	0b12      	lsrs	r2, r2, #12
 8003862:	e001      	b.n	8003868 <__aeabi_ui2d+0x2c>
 8003864:	2300      	movs	r3, #0
 8003866:	2200      	movs	r2, #0
 8003868:	051b      	lsls	r3, r3, #20
 800386a:	4313      	orrs	r3, r2
 800386c:	0020      	movs	r0, r4
 800386e:	0019      	movs	r1, r3
 8003870:	bd10      	pop	{r4, pc}
 8003872:	0022      	movs	r2, r4
 8003874:	380b      	subs	r0, #11
 8003876:	4082      	lsls	r2, r0
 8003878:	0312      	lsls	r2, r2, #12
 800387a:	2400      	movs	r4, #0
 800387c:	0b12      	lsrs	r2, r2, #12
 800387e:	e7f3      	b.n	8003868 <__aeabi_ui2d+0x2c>
 8003880:	0000041e 	.word	0x0000041e

08003884 <__aeabi_f2d>:
 8003884:	b570      	push	{r4, r5, r6, lr}
 8003886:	0242      	lsls	r2, r0, #9
 8003888:	0043      	lsls	r3, r0, #1
 800388a:	0fc4      	lsrs	r4, r0, #31
 800388c:	20fe      	movs	r0, #254	@ 0xfe
 800388e:	0e1b      	lsrs	r3, r3, #24
 8003890:	1c59      	adds	r1, r3, #1
 8003892:	0a55      	lsrs	r5, r2, #9
 8003894:	4208      	tst	r0, r1
 8003896:	d00c      	beq.n	80038b2 <__aeabi_f2d+0x2e>
 8003898:	21e0      	movs	r1, #224	@ 0xe0
 800389a:	0089      	lsls	r1, r1, #2
 800389c:	468c      	mov	ip, r1
 800389e:	076d      	lsls	r5, r5, #29
 80038a0:	0b12      	lsrs	r2, r2, #12
 80038a2:	4463      	add	r3, ip
 80038a4:	051b      	lsls	r3, r3, #20
 80038a6:	4313      	orrs	r3, r2
 80038a8:	07e4      	lsls	r4, r4, #31
 80038aa:	4323      	orrs	r3, r4
 80038ac:	0028      	movs	r0, r5
 80038ae:	0019      	movs	r1, r3
 80038b0:	bd70      	pop	{r4, r5, r6, pc}
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d114      	bne.n	80038e0 <__aeabi_f2d+0x5c>
 80038b6:	2d00      	cmp	r5, #0
 80038b8:	d01b      	beq.n	80038f2 <__aeabi_f2d+0x6e>
 80038ba:	0028      	movs	r0, r5
 80038bc:	f000 f8ac 	bl	8003a18 <__clzsi2>
 80038c0:	280a      	cmp	r0, #10
 80038c2:	dc1c      	bgt.n	80038fe <__aeabi_f2d+0x7a>
 80038c4:	230b      	movs	r3, #11
 80038c6:	002a      	movs	r2, r5
 80038c8:	1a1b      	subs	r3, r3, r0
 80038ca:	40da      	lsrs	r2, r3
 80038cc:	0003      	movs	r3, r0
 80038ce:	3315      	adds	r3, #21
 80038d0:	409d      	lsls	r5, r3
 80038d2:	4b0e      	ldr	r3, [pc, #56]	@ (800390c <__aeabi_f2d+0x88>)
 80038d4:	0312      	lsls	r2, r2, #12
 80038d6:	1a1b      	subs	r3, r3, r0
 80038d8:	055b      	lsls	r3, r3, #21
 80038da:	0b12      	lsrs	r2, r2, #12
 80038dc:	0d5b      	lsrs	r3, r3, #21
 80038de:	e7e1      	b.n	80038a4 <__aeabi_f2d+0x20>
 80038e0:	2d00      	cmp	r5, #0
 80038e2:	d009      	beq.n	80038f8 <__aeabi_f2d+0x74>
 80038e4:	0b13      	lsrs	r3, r2, #12
 80038e6:	2280      	movs	r2, #128	@ 0x80
 80038e8:	0312      	lsls	r2, r2, #12
 80038ea:	431a      	orrs	r2, r3
 80038ec:	076d      	lsls	r5, r5, #29
 80038ee:	4b08      	ldr	r3, [pc, #32]	@ (8003910 <__aeabi_f2d+0x8c>)
 80038f0:	e7d8      	b.n	80038a4 <__aeabi_f2d+0x20>
 80038f2:	2300      	movs	r3, #0
 80038f4:	2200      	movs	r2, #0
 80038f6:	e7d5      	b.n	80038a4 <__aeabi_f2d+0x20>
 80038f8:	2200      	movs	r2, #0
 80038fa:	4b05      	ldr	r3, [pc, #20]	@ (8003910 <__aeabi_f2d+0x8c>)
 80038fc:	e7d2      	b.n	80038a4 <__aeabi_f2d+0x20>
 80038fe:	0003      	movs	r3, r0
 8003900:	002a      	movs	r2, r5
 8003902:	3b0b      	subs	r3, #11
 8003904:	409a      	lsls	r2, r3
 8003906:	2500      	movs	r5, #0
 8003908:	e7e3      	b.n	80038d2 <__aeabi_f2d+0x4e>
 800390a:	46c0      	nop			@ (mov r8, r8)
 800390c:	00000389 	.word	0x00000389
 8003910:	000007ff 	.word	0x000007ff

08003914 <__aeabi_d2f>:
 8003914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003916:	004b      	lsls	r3, r1, #1
 8003918:	030f      	lsls	r7, r1, #12
 800391a:	0d5b      	lsrs	r3, r3, #21
 800391c:	4c3a      	ldr	r4, [pc, #232]	@ (8003a08 <__aeabi_d2f+0xf4>)
 800391e:	0f45      	lsrs	r5, r0, #29
 8003920:	b083      	sub	sp, #12
 8003922:	0a7f      	lsrs	r7, r7, #9
 8003924:	1c5e      	adds	r6, r3, #1
 8003926:	432f      	orrs	r7, r5
 8003928:	9000      	str	r0, [sp, #0]
 800392a:	9101      	str	r1, [sp, #4]
 800392c:	0fca      	lsrs	r2, r1, #31
 800392e:	00c5      	lsls	r5, r0, #3
 8003930:	4226      	tst	r6, r4
 8003932:	d00b      	beq.n	800394c <__aeabi_d2f+0x38>
 8003934:	4935      	ldr	r1, [pc, #212]	@ (8003a0c <__aeabi_d2f+0xf8>)
 8003936:	185c      	adds	r4, r3, r1
 8003938:	2cfe      	cmp	r4, #254	@ 0xfe
 800393a:	dd13      	ble.n	8003964 <__aeabi_d2f+0x50>
 800393c:	20ff      	movs	r0, #255	@ 0xff
 800393e:	2300      	movs	r3, #0
 8003940:	05c0      	lsls	r0, r0, #23
 8003942:	4318      	orrs	r0, r3
 8003944:	07d2      	lsls	r2, r2, #31
 8003946:	4310      	orrs	r0, r2
 8003948:	b003      	add	sp, #12
 800394a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800394c:	433d      	orrs	r5, r7
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <__aeabi_d2f+0x42>
 8003952:	2000      	movs	r0, #0
 8003954:	e7f4      	b.n	8003940 <__aeabi_d2f+0x2c>
 8003956:	2d00      	cmp	r5, #0
 8003958:	d0f0      	beq.n	800393c <__aeabi_d2f+0x28>
 800395a:	2380      	movs	r3, #128	@ 0x80
 800395c:	03db      	lsls	r3, r3, #15
 800395e:	20ff      	movs	r0, #255	@ 0xff
 8003960:	433b      	orrs	r3, r7
 8003962:	e7ed      	b.n	8003940 <__aeabi_d2f+0x2c>
 8003964:	2c00      	cmp	r4, #0
 8003966:	dd0c      	ble.n	8003982 <__aeabi_d2f+0x6e>
 8003968:	9b00      	ldr	r3, [sp, #0]
 800396a:	00ff      	lsls	r7, r7, #3
 800396c:	019b      	lsls	r3, r3, #6
 800396e:	1e58      	subs	r0, r3, #1
 8003970:	4183      	sbcs	r3, r0
 8003972:	0f69      	lsrs	r1, r5, #29
 8003974:	433b      	orrs	r3, r7
 8003976:	430b      	orrs	r3, r1
 8003978:	0759      	lsls	r1, r3, #29
 800397a:	d127      	bne.n	80039cc <__aeabi_d2f+0xb8>
 800397c:	08db      	lsrs	r3, r3, #3
 800397e:	b2e0      	uxtb	r0, r4
 8003980:	e7de      	b.n	8003940 <__aeabi_d2f+0x2c>
 8003982:	0021      	movs	r1, r4
 8003984:	3117      	adds	r1, #23
 8003986:	db31      	blt.n	80039ec <__aeabi_d2f+0xd8>
 8003988:	2180      	movs	r1, #128	@ 0x80
 800398a:	201e      	movs	r0, #30
 800398c:	0409      	lsls	r1, r1, #16
 800398e:	4339      	orrs	r1, r7
 8003990:	1b00      	subs	r0, r0, r4
 8003992:	281f      	cmp	r0, #31
 8003994:	dd2d      	ble.n	80039f2 <__aeabi_d2f+0xde>
 8003996:	2602      	movs	r6, #2
 8003998:	4276      	negs	r6, r6
 800399a:	1b34      	subs	r4, r6, r4
 800399c:	000e      	movs	r6, r1
 800399e:	40e6      	lsrs	r6, r4
 80039a0:	0034      	movs	r4, r6
 80039a2:	2820      	cmp	r0, #32
 80039a4:	d004      	beq.n	80039b0 <__aeabi_d2f+0x9c>
 80039a6:	481a      	ldr	r0, [pc, #104]	@ (8003a10 <__aeabi_d2f+0xfc>)
 80039a8:	4684      	mov	ip, r0
 80039aa:	4463      	add	r3, ip
 80039ac:	4099      	lsls	r1, r3
 80039ae:	430d      	orrs	r5, r1
 80039b0:	002b      	movs	r3, r5
 80039b2:	1e59      	subs	r1, r3, #1
 80039b4:	418b      	sbcs	r3, r1
 80039b6:	4323      	orrs	r3, r4
 80039b8:	0759      	lsls	r1, r3, #29
 80039ba:	d003      	beq.n	80039c4 <__aeabi_d2f+0xb0>
 80039bc:	210f      	movs	r1, #15
 80039be:	4019      	ands	r1, r3
 80039c0:	2904      	cmp	r1, #4
 80039c2:	d10b      	bne.n	80039dc <__aeabi_d2f+0xc8>
 80039c4:	019b      	lsls	r3, r3, #6
 80039c6:	2000      	movs	r0, #0
 80039c8:	0a5b      	lsrs	r3, r3, #9
 80039ca:	e7b9      	b.n	8003940 <__aeabi_d2f+0x2c>
 80039cc:	210f      	movs	r1, #15
 80039ce:	4019      	ands	r1, r3
 80039d0:	2904      	cmp	r1, #4
 80039d2:	d104      	bne.n	80039de <__aeabi_d2f+0xca>
 80039d4:	019b      	lsls	r3, r3, #6
 80039d6:	0a5b      	lsrs	r3, r3, #9
 80039d8:	b2e0      	uxtb	r0, r4
 80039da:	e7b1      	b.n	8003940 <__aeabi_d2f+0x2c>
 80039dc:	2400      	movs	r4, #0
 80039de:	3304      	adds	r3, #4
 80039e0:	0159      	lsls	r1, r3, #5
 80039e2:	d5f7      	bpl.n	80039d4 <__aeabi_d2f+0xc0>
 80039e4:	3401      	adds	r4, #1
 80039e6:	2300      	movs	r3, #0
 80039e8:	b2e0      	uxtb	r0, r4
 80039ea:	e7a9      	b.n	8003940 <__aeabi_d2f+0x2c>
 80039ec:	2000      	movs	r0, #0
 80039ee:	2300      	movs	r3, #0
 80039f0:	e7a6      	b.n	8003940 <__aeabi_d2f+0x2c>
 80039f2:	4c08      	ldr	r4, [pc, #32]	@ (8003a14 <__aeabi_d2f+0x100>)
 80039f4:	191c      	adds	r4, r3, r4
 80039f6:	002b      	movs	r3, r5
 80039f8:	40a5      	lsls	r5, r4
 80039fa:	40c3      	lsrs	r3, r0
 80039fc:	40a1      	lsls	r1, r4
 80039fe:	1e68      	subs	r0, r5, #1
 8003a00:	4185      	sbcs	r5, r0
 8003a02:	4329      	orrs	r1, r5
 8003a04:	430b      	orrs	r3, r1
 8003a06:	e7d7      	b.n	80039b8 <__aeabi_d2f+0xa4>
 8003a08:	000007fe 	.word	0x000007fe
 8003a0c:	fffffc80 	.word	0xfffffc80
 8003a10:	fffffca2 	.word	0xfffffca2
 8003a14:	fffffc82 	.word	0xfffffc82

08003a18 <__clzsi2>:
 8003a18:	211c      	movs	r1, #28
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	041b      	lsls	r3, r3, #16
 8003a1e:	4298      	cmp	r0, r3
 8003a20:	d301      	bcc.n	8003a26 <__clzsi2+0xe>
 8003a22:	0c00      	lsrs	r0, r0, #16
 8003a24:	3910      	subs	r1, #16
 8003a26:	0a1b      	lsrs	r3, r3, #8
 8003a28:	4298      	cmp	r0, r3
 8003a2a:	d301      	bcc.n	8003a30 <__clzsi2+0x18>
 8003a2c:	0a00      	lsrs	r0, r0, #8
 8003a2e:	3908      	subs	r1, #8
 8003a30:	091b      	lsrs	r3, r3, #4
 8003a32:	4298      	cmp	r0, r3
 8003a34:	d301      	bcc.n	8003a3a <__clzsi2+0x22>
 8003a36:	0900      	lsrs	r0, r0, #4
 8003a38:	3904      	subs	r1, #4
 8003a3a:	a202      	add	r2, pc, #8	@ (adr r2, 8003a44 <__clzsi2+0x2c>)
 8003a3c:	5c10      	ldrb	r0, [r2, r0]
 8003a3e:	1840      	adds	r0, r0, r1
 8003a40:	4770      	bx	lr
 8003a42:	46c0      	nop			@ (mov r8, r8)
 8003a44:	02020304 	.word	0x02020304
 8003a48:	01010101 	.word	0x01010101
	...

08003a54 <__clzdi2>:
 8003a54:	b510      	push	{r4, lr}
 8003a56:	2900      	cmp	r1, #0
 8003a58:	d103      	bne.n	8003a62 <__clzdi2+0xe>
 8003a5a:	f7ff ffdd 	bl	8003a18 <__clzsi2>
 8003a5e:	3020      	adds	r0, #32
 8003a60:	e002      	b.n	8003a68 <__clzdi2+0x14>
 8003a62:	0008      	movs	r0, r1
 8003a64:	f7ff ffd8 	bl	8003a18 <__clzsi2>
 8003a68:	bd10      	pop	{r4, pc}
 8003a6a:	46c0      	nop			@ (mov r8, r8)

08003a6c <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8003a6c:	b590      	push	{r4, r7, lr}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	0004      	movs	r4, r0
 8003a74:	0008      	movs	r0, r1
 8003a76:	0011      	movs	r1, r2
 8003a78:	1dbb      	adds	r3, r7, #6
 8003a7a:	1c22      	adds	r2, r4, #0
 8003a7c:	801a      	strh	r2, [r3, #0]
 8003a7e:	1d3b      	adds	r3, r7, #4
 8003a80:	1c02      	adds	r2, r0, #0
 8003a82:	801a      	strh	r2, [r3, #0]
 8003a84:	1cbb      	adds	r3, r7, #2
 8003a86:	1c0a      	adds	r2, r1, #0
 8003a88:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 8003a8a:	1d3b      	adds	r3, r7, #4
 8003a8c:	8818      	ldrh	r0, [r3, #0]
 8003a8e:	1dbb      	adds	r3, r7, #6
 8003a90:	8819      	ldrh	r1, [r3, #0]
 8003a92:	1cbb      	adds	r3, r7, #2
 8003a94:	881b      	ldrh	r3, [r3, #0]
 8003a96:	001a      	movs	r2, r3
 8003a98:	f000 fefe 	bl	8004898 <ST7735_DrawPixel>
}
 8003a9c:	46c0      	nop			@ (mov r8, r8)
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	b003      	add	sp, #12
 8003aa2:	bd90      	pop	{r4, r7, pc}

08003aa4 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aa6:	46c6      	mov	lr, r8
 8003aa8:	b500      	push	{lr}
 8003aaa:	b090      	sub	sp, #64	@ 0x40
 8003aac:	af04      	add	r7, sp, #16
 8003aae:	468c      	mov	ip, r1
 8003ab0:	0016      	movs	r6, r2
 8003ab2:	0019      	movs	r1, r3
 8003ab4:	221e      	movs	r2, #30
 8003ab6:	18ba      	adds	r2, r7, r2
 8003ab8:	1c03      	adds	r3, r0, #0
 8003aba:	8013      	strh	r3, [r2, #0]
 8003abc:	231c      	movs	r3, #28
 8003abe:	18fb      	adds	r3, r7, r3
 8003ac0:	4662      	mov	r2, ip
 8003ac2:	801a      	strh	r2, [r3, #0]
 8003ac4:	201a      	movs	r0, #26
 8003ac6:	183b      	adds	r3, r7, r0
 8003ac8:	1c32      	adds	r2, r6, #0
 8003aca:	801a      	strh	r2, [r3, #0]
 8003acc:	2018      	movs	r0, #24
 8003ace:	183b      	adds	r3, r7, r0
 8003ad0:	1c0a      	adds	r2, r1, #0
 8003ad2:	801a      	strh	r2, [r3, #0]
 8003ad4:	466b      	mov	r3, sp
 8003ad6:	4698      	mov	r8, r3
	uint16_t pallette[] = {color};
 8003ad8:	230c      	movs	r3, #12
 8003ada:	0001      	movs	r1, r0
 8003adc:	185e      	adds	r6, r3, r1
 8003ade:	19f2      	adds	r2, r6, r7
 8003ae0:	2030      	movs	r0, #48	@ 0x30
 8003ae2:	1846      	adds	r6, r0, r1
 8003ae4:	19f3      	adds	r3, r6, r7
 8003ae6:	881b      	ldrh	r3, [r3, #0]
 8003ae8:	8013      	strh	r3, [r2, #0]
	    uint16_t pixels[w*h][2];
 8003aea:	201a      	movs	r0, #26
 8003aec:	183b      	adds	r3, r7, r0
 8003aee:	2200      	movs	r2, #0
 8003af0:	5e9b      	ldrsh	r3, [r3, r2]
 8003af2:	187a      	adds	r2, r7, r1
 8003af4:	2000      	movs	r0, #0
 8003af6:	5e12      	ldrsh	r2, [r2, r0]
 8003af8:	4353      	muls	r3, r2
 8003afa:	1e5a      	subs	r2, r3, #1
 8003afc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003afe:	001a      	movs	r2, r3
 8003b00:	60ba      	str	r2, [r7, #8]
 8003b02:	2200      	movs	r2, #0
 8003b04:	60fa      	str	r2, [r7, #12]
 8003b06:	68b8      	ldr	r0, [r7, #8]
 8003b08:	68f9      	ldr	r1, [r7, #12]
 8003b0a:	0002      	movs	r2, r0
 8003b0c:	0ed2      	lsrs	r2, r2, #27
 8003b0e:	000e      	movs	r6, r1
 8003b10:	0176      	lsls	r6, r6, #5
 8003b12:	617e      	str	r6, [r7, #20]
 8003b14:	697e      	ldr	r6, [r7, #20]
 8003b16:	4316      	orrs	r6, r2
 8003b18:	617e      	str	r6, [r7, #20]
 8003b1a:	0002      	movs	r2, r0
 8003b1c:	0152      	lsls	r2, r2, #5
 8003b1e:	613a      	str	r2, [r7, #16]
 8003b20:	001a      	movs	r2, r3
 8003b22:	603a      	str	r2, [r7, #0]
 8003b24:	2200      	movs	r2, #0
 8003b26:	607a      	str	r2, [r7, #4]
 8003b28:	6838      	ldr	r0, [r7, #0]
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	0002      	movs	r2, r0
 8003b2e:	0ed2      	lsrs	r2, r2, #27
 8003b30:	000e      	movs	r6, r1
 8003b32:	0175      	lsls	r5, r6, #5
 8003b34:	4315      	orrs	r5, r2
 8003b36:	0002      	movs	r2, r0
 8003b38:	0154      	lsls	r4, r2, #5
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	3307      	adds	r3, #7
 8003b3e:	08db      	lsrs	r3, r3, #3
 8003b40:	00db      	lsls	r3, r3, #3
 8003b42:	466a      	mov	r2, sp
 8003b44:	1ad2      	subs	r2, r2, r3
 8003b46:	4695      	mov	sp, r2
 8003b48:	ab04      	add	r3, sp, #16
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	085b      	lsrs	r3, r3, #1
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	62bb      	str	r3, [r7, #40]	@ 0x28

	    pixels[0][0] = 0;
 8003b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b54:	2200      	movs	r2, #0
 8003b56:	801a      	strh	r2, [r3, #0]
	    pixels[0][1] = w*h;
 8003b58:	201a      	movs	r0, #26
 8003b5a:	183b      	adds	r3, r7, r0
 8003b5c:	881b      	ldrh	r3, [r3, #0]
 8003b5e:	2118      	movs	r1, #24
 8003b60:	187a      	adds	r2, r7, r1
 8003b62:	8812      	ldrh	r2, [r2, #0]
 8003b64:	4353      	muls	r3, r2
 8003b66:	b29a      	uxth	r2, r3
 8003b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6a:	805a      	strh	r2, [r3, #2]
	    drawImage(pixels, pallette, x, y, w, h, 1);
 8003b6c:	221e      	movs	r2, #30
 8003b6e:	18bb      	adds	r3, r7, r2
 8003b70:	2200      	movs	r2, #0
 8003b72:	5e9c      	ldrsh	r4, [r3, r2]
 8003b74:	231c      	movs	r3, #28
 8003b76:	18fb      	adds	r3, r7, r3
 8003b78:	2200      	movs	r2, #0
 8003b7a:	5e9d      	ldrsh	r5, [r3, r2]
 8003b7c:	183b      	adds	r3, r7, r0
 8003b7e:	2200      	movs	r2, #0
 8003b80:	5e9b      	ldrsh	r3, [r3, r2]
 8003b82:	000e      	movs	r6, r1
 8003b84:	187a      	adds	r2, r7, r1
 8003b86:	2000      	movs	r0, #0
 8003b88:	5e12      	ldrsh	r2, [r2, r0]
 8003b8a:	210c      	movs	r1, #12
 8003b8c:	1989      	adds	r1, r1, r6
 8003b8e:	19c9      	adds	r1, r1, r7
 8003b90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b92:	2601      	movs	r6, #1
 8003b94:	46b4      	mov	ip, r6
 8003b96:	4666      	mov	r6, ip
 8003b98:	9602      	str	r6, [sp, #8]
 8003b9a:	9201      	str	r2, [sp, #4]
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	002b      	movs	r3, r5
 8003ba0:	0022      	movs	r2, r4
 8003ba2:	f000 fbc5 	bl	8004330 <drawImage>
 8003ba6:	46c5      	mov	sp, r8

	//ST7735_FillRectangle(x, y, w, h, color);
}
 8003ba8:	46c0      	nop			@ (mov r8, r8)
 8003baa:	46bd      	mov	sp, r7
 8003bac:	b00c      	add	sp, #48	@ 0x30
 8003bae:	bc80      	pop	{r7}
 8003bb0:	46b8      	mov	r8, r7
 8003bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003bb4 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8003bb4:	b590      	push	{r4, r7, lr}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	0004      	movs	r4, r0
 8003bbc:	0008      	movs	r0, r1
 8003bbe:	0011      	movs	r1, r2
 8003bc0:	1dbb      	adds	r3, r7, #6
 8003bc2:	1c22      	adds	r2, r4, #0
 8003bc4:	801a      	strh	r2, [r3, #0]
 8003bc6:	1d3b      	adds	r3, r7, #4
 8003bc8:	1c02      	adds	r2, r0, #0
 8003bca:	801a      	strh	r2, [r3, #0]
 8003bcc:	1cbb      	adds	r3, r7, #2
 8003bce:	1c0a      	adds	r2, r1, #0
 8003bd0:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8003bd2:	1cbb      	adds	r3, r7, #2
 8003bd4:	881a      	ldrh	r2, [r3, #0]
 8003bd6:	1d3b      	adds	r3, r7, #4
 8003bd8:	2100      	movs	r1, #0
 8003bda:	5e59      	ldrsh	r1, [r3, r1]
 8003bdc:	1dbb      	adds	r3, r7, #6
 8003bde:	2000      	movs	r0, #0
 8003be0:	5e1b      	ldrsh	r3, [r3, r0]
 8003be2:	0018      	movs	r0, r3
 8003be4:	f7ff ff42 	bl	8003a6c <drawPixel>
}
 8003be8:	46c0      	nop			@ (mov r8, r8)
 8003bea:	46bd      	mov	sp, r7
 8003bec:	b003      	add	sp, #12
 8003bee:	bd90      	pop	{r4, r7, pc}

08003bf0 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003bf0:	b5b0      	push	{r4, r5, r7, lr}
 8003bf2:	b088      	sub	sp, #32
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	0005      	movs	r5, r0
 8003bf8:	000c      	movs	r4, r1
 8003bfa:	0010      	movs	r0, r2
 8003bfc:	0019      	movs	r1, r3
 8003bfe:	1dbb      	adds	r3, r7, #6
 8003c00:	1c2a      	adds	r2, r5, #0
 8003c02:	801a      	strh	r2, [r3, #0]
 8003c04:	1d3b      	adds	r3, r7, #4
 8003c06:	1c22      	adds	r2, r4, #0
 8003c08:	801a      	strh	r2, [r3, #0]
 8003c0a:	1cbb      	adds	r3, r7, #2
 8003c0c:	1c02      	adds	r2, r0, #0
 8003c0e:	801a      	strh	r2, [r3, #0]
 8003c10:	003b      	movs	r3, r7
 8003c12:	1c0a      	adds	r2, r1, #0
 8003c14:	801a      	strh	r2, [r3, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8003c16:	003b      	movs	r3, r7
 8003c18:	2200      	movs	r2, #0
 8003c1a:	5e9a      	ldrsh	r2, [r3, r2]
 8003c1c:	1d3b      	adds	r3, r7, #4
 8003c1e:	2100      	movs	r1, #0
 8003c20:	5e5b      	ldrsh	r3, [r3, r1]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	17d9      	asrs	r1, r3, #31
 8003c26:	185a      	adds	r2, r3, r1
 8003c28:	404a      	eors	r2, r1
 8003c2a:	1cbb      	adds	r3, r7, #2
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	5e59      	ldrsh	r1, [r3, r1]
 8003c30:	1dbb      	adds	r3, r7, #6
 8003c32:	2000      	movs	r0, #0
 8003c34:	5e1b      	ldrsh	r3, [r3, r0]
 8003c36:	1acb      	subs	r3, r1, r3
 8003c38:	17d9      	asrs	r1, r3, #31
 8003c3a:	185b      	adds	r3, r3, r1
 8003c3c:	404b      	eors	r3, r1
 8003c3e:	2101      	movs	r1, #1
 8003c40:	429a      	cmp	r2, r3
 8003c42:	dc01      	bgt.n	8003c48 <writeLine+0x58>
 8003c44:	2300      	movs	r3, #0
 8003c46:	1c19      	adds	r1, r3, #0
 8003c48:	b2ca      	uxtb	r2, r1
 8003c4a:	211a      	movs	r1, #26
 8003c4c:	187b      	adds	r3, r7, r1
 8003c4e:	801a      	strh	r2, [r3, #0]
    if (steep) {
 8003c50:	187b      	adds	r3, r7, r1
 8003c52:	2200      	movs	r2, #0
 8003c54:	5e9b      	ldrsh	r3, [r3, r2]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d019      	beq.n	8003c8e <writeLine+0x9e>
        _swap_int16_t(x0, y0);
 8003c5a:	2118      	movs	r1, #24
 8003c5c:	187b      	adds	r3, r7, r1
 8003c5e:	1dba      	adds	r2, r7, #6
 8003c60:	8812      	ldrh	r2, [r2, #0]
 8003c62:	801a      	strh	r2, [r3, #0]
 8003c64:	1dbb      	adds	r3, r7, #6
 8003c66:	1d3a      	adds	r2, r7, #4
 8003c68:	8812      	ldrh	r2, [r2, #0]
 8003c6a:	801a      	strh	r2, [r3, #0]
 8003c6c:	1d3b      	adds	r3, r7, #4
 8003c6e:	187a      	adds	r2, r7, r1
 8003c70:	8812      	ldrh	r2, [r2, #0]
 8003c72:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 8003c74:	2116      	movs	r1, #22
 8003c76:	187b      	adds	r3, r7, r1
 8003c78:	1cba      	adds	r2, r7, #2
 8003c7a:	8812      	ldrh	r2, [r2, #0]
 8003c7c:	801a      	strh	r2, [r3, #0]
 8003c7e:	1cbb      	adds	r3, r7, #2
 8003c80:	003a      	movs	r2, r7
 8003c82:	8812      	ldrh	r2, [r2, #0]
 8003c84:	801a      	strh	r2, [r3, #0]
 8003c86:	003b      	movs	r3, r7
 8003c88:	187a      	adds	r2, r7, r1
 8003c8a:	8812      	ldrh	r2, [r2, #0]
 8003c8c:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 8003c8e:	1dba      	adds	r2, r7, #6
 8003c90:	1cbb      	adds	r3, r7, #2
 8003c92:	2100      	movs	r1, #0
 8003c94:	5e52      	ldrsh	r2, [r2, r1]
 8003c96:	2100      	movs	r1, #0
 8003c98:	5e5b      	ldrsh	r3, [r3, r1]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	dd19      	ble.n	8003cd2 <writeLine+0xe2>
        _swap_int16_t(x0, x1);
 8003c9e:	2114      	movs	r1, #20
 8003ca0:	187b      	adds	r3, r7, r1
 8003ca2:	1dba      	adds	r2, r7, #6
 8003ca4:	8812      	ldrh	r2, [r2, #0]
 8003ca6:	801a      	strh	r2, [r3, #0]
 8003ca8:	1dbb      	adds	r3, r7, #6
 8003caa:	1cba      	adds	r2, r7, #2
 8003cac:	8812      	ldrh	r2, [r2, #0]
 8003cae:	801a      	strh	r2, [r3, #0]
 8003cb0:	1cbb      	adds	r3, r7, #2
 8003cb2:	187a      	adds	r2, r7, r1
 8003cb4:	8812      	ldrh	r2, [r2, #0]
 8003cb6:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 8003cb8:	2112      	movs	r1, #18
 8003cba:	187b      	adds	r3, r7, r1
 8003cbc:	1d3a      	adds	r2, r7, #4
 8003cbe:	8812      	ldrh	r2, [r2, #0]
 8003cc0:	801a      	strh	r2, [r3, #0]
 8003cc2:	1d3b      	adds	r3, r7, #4
 8003cc4:	003a      	movs	r2, r7
 8003cc6:	8812      	ldrh	r2, [r2, #0]
 8003cc8:	801a      	strh	r2, [r3, #0]
 8003cca:	003b      	movs	r3, r7
 8003ccc:	187a      	adds	r2, r7, r1
 8003cce:	8812      	ldrh	r2, [r2, #0]
 8003cd0:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8003cd2:	1cbb      	adds	r3, r7, #2
 8003cd4:	881a      	ldrh	r2, [r3, #0]
 8003cd6:	1dbb      	adds	r3, r7, #6
 8003cd8:	881b      	ldrh	r3, [r3, #0]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	2010      	movs	r0, #16
 8003ce0:	183b      	adds	r3, r7, r0
 8003ce2:	801a      	strh	r2, [r3, #0]
    dy = abs(y1 - y0);
 8003ce4:	003b      	movs	r3, r7
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	5e9a      	ldrsh	r2, [r3, r2]
 8003cea:	1d3b      	adds	r3, r7, #4
 8003cec:	2100      	movs	r1, #0
 8003cee:	5e5b      	ldrsh	r3, [r3, r1]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	17d9      	asrs	r1, r3, #31
 8003cf4:	185a      	adds	r2, r3, r1
 8003cf6:	404a      	eors	r2, r1
 8003cf8:	230e      	movs	r3, #14
 8003cfa:	18fb      	adds	r3, r7, r3
 8003cfc:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 8003cfe:	231e      	movs	r3, #30
 8003d00:	18fa      	adds	r2, r7, r3
 8003d02:	183b      	adds	r3, r7, r0
 8003d04:	2100      	movs	r1, #0
 8003d06:	5e5b      	ldrsh	r3, [r3, r1]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	da00      	bge.n	8003d0e <writeLine+0x11e>
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	105b      	asrs	r3, r3, #1
 8003d10:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 8003d12:	1d3a      	adds	r2, r7, #4
 8003d14:	003b      	movs	r3, r7
 8003d16:	2100      	movs	r1, #0
 8003d18:	5e52      	ldrsh	r2, [r2, r1]
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	5e5b      	ldrsh	r3, [r3, r1]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	da04      	bge.n	8003d2c <writeLine+0x13c>
        ystep = 1;
 8003d22:	231c      	movs	r3, #28
 8003d24:	18fb      	adds	r3, r7, r3
 8003d26:	2201      	movs	r2, #1
 8003d28:	801a      	strh	r2, [r3, #0]
 8003d2a:	e04d      	b.n	8003dc8 <writeLine+0x1d8>
    } else {
        ystep = -1;
 8003d2c:	231c      	movs	r3, #28
 8003d2e:	18fb      	adds	r3, r7, r3
 8003d30:	2201      	movs	r2, #1
 8003d32:	4252      	negs	r2, r2
 8003d34:	801a      	strh	r2, [r3, #0]
    }

    for (; x0<=x1; x0++) {
 8003d36:	e047      	b.n	8003dc8 <writeLine+0x1d8>
        if (steep) {
 8003d38:	231a      	movs	r3, #26
 8003d3a:	18fb      	adds	r3, r7, r3
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	5e9b      	ldrsh	r3, [r3, r2]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00c      	beq.n	8003d5e <writeLine+0x16e>
            writePixel(y0, x0, color);
 8003d44:	2330      	movs	r3, #48	@ 0x30
 8003d46:	18fb      	adds	r3, r7, r3
 8003d48:	881a      	ldrh	r2, [r3, #0]
 8003d4a:	1dbb      	adds	r3, r7, #6
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	5e59      	ldrsh	r1, [r3, r1]
 8003d50:	1d3b      	adds	r3, r7, #4
 8003d52:	2000      	movs	r0, #0
 8003d54:	5e1b      	ldrsh	r3, [r3, r0]
 8003d56:	0018      	movs	r0, r3
 8003d58:	f7ff ff2c 	bl	8003bb4 <writePixel>
 8003d5c:	e00b      	b.n	8003d76 <writeLine+0x186>
        } else {
            writePixel(x0, y0, color);
 8003d5e:	2330      	movs	r3, #48	@ 0x30
 8003d60:	18fb      	adds	r3, r7, r3
 8003d62:	881a      	ldrh	r2, [r3, #0]
 8003d64:	1d3b      	adds	r3, r7, #4
 8003d66:	2100      	movs	r1, #0
 8003d68:	5e59      	ldrsh	r1, [r3, r1]
 8003d6a:	1dbb      	adds	r3, r7, #6
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	5e1b      	ldrsh	r3, [r3, r0]
 8003d70:	0018      	movs	r0, r3
 8003d72:	f7ff ff1f 	bl	8003bb4 <writePixel>
        }
        err -= dy;
 8003d76:	211e      	movs	r1, #30
 8003d78:	187b      	adds	r3, r7, r1
 8003d7a:	881a      	ldrh	r2, [r3, #0]
 8003d7c:	230e      	movs	r3, #14
 8003d7e:	18fb      	adds	r3, r7, r3
 8003d80:	881b      	ldrh	r3, [r3, #0]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	b29a      	uxth	r2, r3
 8003d86:	187b      	adds	r3, r7, r1
 8003d88:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 8003d8a:	187b      	adds	r3, r7, r1
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	5e9b      	ldrsh	r3, [r3, r2]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	da11      	bge.n	8003db8 <writeLine+0x1c8>
            y0 += ystep;
 8003d94:	1d3b      	adds	r3, r7, #4
 8003d96:	881a      	ldrh	r2, [r3, #0]
 8003d98:	231c      	movs	r3, #28
 8003d9a:	18fb      	adds	r3, r7, r3
 8003d9c:	881b      	ldrh	r3, [r3, #0]
 8003d9e:	18d3      	adds	r3, r2, r3
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	1d3b      	adds	r3, r7, #4
 8003da4:	801a      	strh	r2, [r3, #0]
            err += dx;
 8003da6:	187b      	adds	r3, r7, r1
 8003da8:	881a      	ldrh	r2, [r3, #0]
 8003daa:	2310      	movs	r3, #16
 8003dac:	18fb      	adds	r3, r7, r3
 8003dae:	881b      	ldrh	r3, [r3, #0]
 8003db0:	18d3      	adds	r3, r2, r3
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	187b      	adds	r3, r7, r1
 8003db6:	801a      	strh	r2, [r3, #0]
    for (; x0<=x1; x0++) {
 8003db8:	1dbb      	adds	r3, r7, #6
 8003dba:	2200      	movs	r2, #0
 8003dbc:	5e9b      	ldrsh	r3, [r3, r2]
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	1dbb      	adds	r3, r7, #6
 8003dc6:	801a      	strh	r2, [r3, #0]
 8003dc8:	1dba      	adds	r2, r7, #6
 8003dca:	1cbb      	adds	r3, r7, #2
 8003dcc:	2100      	movs	r1, #0
 8003dce:	5e52      	ldrsh	r2, [r2, r1]
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	5e5b      	ldrsh	r3, [r3, r1]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	ddaf      	ble.n	8003d38 <writeLine+0x148>
        }
    }
}
 8003dd8:	46c0      	nop			@ (mov r8, r8)
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	b008      	add	sp, #32
 8003de0:	bdb0      	pop	{r4, r5, r7, pc}

08003de2 <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8003de2:	b5b0      	push	{r4, r5, r7, lr}
 8003de4:	b084      	sub	sp, #16
 8003de6:	af02      	add	r7, sp, #8
 8003de8:	0005      	movs	r5, r0
 8003dea:	000c      	movs	r4, r1
 8003dec:	0010      	movs	r0, r2
 8003dee:	0019      	movs	r1, r3
 8003df0:	1dbb      	adds	r3, r7, #6
 8003df2:	1c2a      	adds	r2, r5, #0
 8003df4:	801a      	strh	r2, [r3, #0]
 8003df6:	1d3b      	adds	r3, r7, #4
 8003df8:	1c22      	adds	r2, r4, #0
 8003dfa:	801a      	strh	r2, [r3, #0]
 8003dfc:	1cbb      	adds	r3, r7, #2
 8003dfe:	1c02      	adds	r2, r0, #0
 8003e00:	801a      	strh	r2, [r3, #0]
 8003e02:	003b      	movs	r3, r7
 8003e04:	1c0a      	adds	r2, r1, #0
 8003e06:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x, y + h - 1, color);
 8003e08:	1d3b      	adds	r3, r7, #4
 8003e0a:	881a      	ldrh	r2, [r3, #0]
 8003e0c:	1cbb      	adds	r3, r7, #2
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	18d3      	adds	r3, r2, r3
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	3b01      	subs	r3, #1
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	b21c      	sxth	r4, r3
 8003e1a:	1dbb      	adds	r3, r7, #6
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	5e9a      	ldrsh	r2, [r3, r2]
 8003e20:	1d3b      	adds	r3, r7, #4
 8003e22:	2100      	movs	r1, #0
 8003e24:	5e59      	ldrsh	r1, [r3, r1]
 8003e26:	1dbb      	adds	r3, r7, #6
 8003e28:	2000      	movs	r0, #0
 8003e2a:	5e18      	ldrsh	r0, [r3, r0]
 8003e2c:	003b      	movs	r3, r7
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	0023      	movs	r3, r4
 8003e34:	f7ff fedc 	bl	8003bf0 <writeLine>
}
 8003e38:	46c0      	nop			@ (mov r8, r8)
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	b002      	add	sp, #8
 8003e3e:	bdb0      	pop	{r4, r5, r7, pc}

08003e40 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8003e40:	b5b0      	push	{r4, r5, r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af02      	add	r7, sp, #8
 8003e46:	0005      	movs	r5, r0
 8003e48:	000c      	movs	r4, r1
 8003e4a:	0010      	movs	r0, r2
 8003e4c:	0019      	movs	r1, r3
 8003e4e:	1dbb      	adds	r3, r7, #6
 8003e50:	1c2a      	adds	r2, r5, #0
 8003e52:	801a      	strh	r2, [r3, #0]
 8003e54:	1d3b      	adds	r3, r7, #4
 8003e56:	1c22      	adds	r2, r4, #0
 8003e58:	801a      	strh	r2, [r3, #0]
 8003e5a:	1cbb      	adds	r3, r7, #2
 8003e5c:	1c02      	adds	r2, r0, #0
 8003e5e:	801a      	strh	r2, [r3, #0]
 8003e60:	003b      	movs	r3, r7
 8003e62:	1c0a      	adds	r2, r1, #0
 8003e64:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x + w - 1, y, color);
 8003e66:	1dbb      	adds	r3, r7, #6
 8003e68:	881a      	ldrh	r2, [r3, #0]
 8003e6a:	1cbb      	adds	r3, r7, #2
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	18d3      	adds	r3, r2, r3
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	b21a      	sxth	r2, r3
 8003e78:	1d3b      	adds	r3, r7, #4
 8003e7a:	2400      	movs	r4, #0
 8003e7c:	5f1c      	ldrsh	r4, [r3, r4]
 8003e7e:	1d3b      	adds	r3, r7, #4
 8003e80:	2100      	movs	r1, #0
 8003e82:	5e59      	ldrsh	r1, [r3, r1]
 8003e84:	1dbb      	adds	r3, r7, #6
 8003e86:	2000      	movs	r0, #0
 8003e88:	5e18      	ldrsh	r0, [r3, r0]
 8003e8a:	003b      	movs	r3, r7
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	0023      	movs	r3, r4
 8003e92:	f7ff fead 	bl	8003bf0 <writeLine>
}
 8003e96:	46c0      	nop			@ (mov r8, r8)
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b002      	add	sp, #8
 8003e9c:	bdb0      	pop	{r4, r5, r7, pc}

08003e9e <drawLine>:

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003e9e:	b5b0      	push	{r4, r5, r7, lr}
 8003ea0:	b086      	sub	sp, #24
 8003ea2:	af02      	add	r7, sp, #8
 8003ea4:	0005      	movs	r5, r0
 8003ea6:	000c      	movs	r4, r1
 8003ea8:	0010      	movs	r0, r2
 8003eaa:	0019      	movs	r1, r3
 8003eac:	1dbb      	adds	r3, r7, #6
 8003eae:	1c2a      	adds	r2, r5, #0
 8003eb0:	801a      	strh	r2, [r3, #0]
 8003eb2:	1d3b      	adds	r3, r7, #4
 8003eb4:	1c22      	adds	r2, r4, #0
 8003eb6:	801a      	strh	r2, [r3, #0]
 8003eb8:	1cbb      	adds	r3, r7, #2
 8003eba:	1c02      	adds	r2, r0, #0
 8003ebc:	801a      	strh	r2, [r3, #0]
 8003ebe:	003b      	movs	r3, r7
 8003ec0:	1c0a      	adds	r2, r1, #0
 8003ec2:	801a      	strh	r2, [r3, #0]
    if(x0 == x1){
 8003ec4:	1dba      	adds	r2, r7, #6
 8003ec6:	1cbb      	adds	r3, r7, #2
 8003ec8:	2100      	movs	r1, #0
 8003eca:	5e52      	ldrsh	r2, [r2, r1]
 8003ecc:	2100      	movs	r1, #0
 8003ece:	5e5b      	ldrsh	r3, [r3, r1]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d12a      	bne.n	8003f2a <drawLine+0x8c>
        if(y0 > y1) _swap_int16_t(y0, y1);
 8003ed4:	1d3a      	adds	r2, r7, #4
 8003ed6:	003b      	movs	r3, r7
 8003ed8:	2100      	movs	r1, #0
 8003eda:	5e52      	ldrsh	r2, [r2, r1]
 8003edc:	2100      	movs	r1, #0
 8003ede:	5e5b      	ldrsh	r3, [r3, r1]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	dd0c      	ble.n	8003efe <drawLine+0x60>
 8003ee4:	210c      	movs	r1, #12
 8003ee6:	187b      	adds	r3, r7, r1
 8003ee8:	1d3a      	adds	r2, r7, #4
 8003eea:	8812      	ldrh	r2, [r2, #0]
 8003eec:	801a      	strh	r2, [r3, #0]
 8003eee:	1d3b      	adds	r3, r7, #4
 8003ef0:	003a      	movs	r2, r7
 8003ef2:	8812      	ldrh	r2, [r2, #0]
 8003ef4:	801a      	strh	r2, [r3, #0]
 8003ef6:	003b      	movs	r3, r7
 8003ef8:	187a      	adds	r2, r7, r1
 8003efa:	8812      	ldrh	r2, [r2, #0]
 8003efc:	801a      	strh	r2, [r3, #0]
        drawFastVLine(x0, y0, y1 - y0 + 1, color);
 8003efe:	003b      	movs	r3, r7
 8003f00:	881a      	ldrh	r2, [r3, #0]
 8003f02:	1d3b      	adds	r3, r7, #4
 8003f04:	881b      	ldrh	r3, [r3, #0]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	b21a      	sxth	r2, r3
 8003f10:	2320      	movs	r3, #32
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	881c      	ldrh	r4, [r3, #0]
 8003f16:	1d3b      	adds	r3, r7, #4
 8003f18:	2100      	movs	r1, #0
 8003f1a:	5e59      	ldrsh	r1, [r3, r1]
 8003f1c:	1dbb      	adds	r3, r7, #6
 8003f1e:	2000      	movs	r0, #0
 8003f20:	5e18      	ldrsh	r0, [r3, r0]
 8003f22:	0023      	movs	r3, r4
 8003f24:	f7ff ff5d 	bl	8003de2 <drawFastVLine>
        if(x0 > x1) _swap_int16_t(x0, x1);
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
 8003f28:	e045      	b.n	8003fb6 <drawLine+0x118>
    } else if(y0 == y1){
 8003f2a:	1d3a      	adds	r2, r7, #4
 8003f2c:	003b      	movs	r3, r7
 8003f2e:	2100      	movs	r1, #0
 8003f30:	5e52      	ldrsh	r2, [r2, r1]
 8003f32:	2100      	movs	r1, #0
 8003f34:	5e5b      	ldrsh	r3, [r3, r1]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d12a      	bne.n	8003f90 <drawLine+0xf2>
        if(x0 > x1) _swap_int16_t(x0, x1);
 8003f3a:	1dba      	adds	r2, r7, #6
 8003f3c:	1cbb      	adds	r3, r7, #2
 8003f3e:	2100      	movs	r1, #0
 8003f40:	5e52      	ldrsh	r2, [r2, r1]
 8003f42:	2100      	movs	r1, #0
 8003f44:	5e5b      	ldrsh	r3, [r3, r1]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	dd0c      	ble.n	8003f64 <drawLine+0xc6>
 8003f4a:	210e      	movs	r1, #14
 8003f4c:	187b      	adds	r3, r7, r1
 8003f4e:	1dba      	adds	r2, r7, #6
 8003f50:	8812      	ldrh	r2, [r2, #0]
 8003f52:	801a      	strh	r2, [r3, #0]
 8003f54:	1dbb      	adds	r3, r7, #6
 8003f56:	1cba      	adds	r2, r7, #2
 8003f58:	8812      	ldrh	r2, [r2, #0]
 8003f5a:	801a      	strh	r2, [r3, #0]
 8003f5c:	1cbb      	adds	r3, r7, #2
 8003f5e:	187a      	adds	r2, r7, r1
 8003f60:	8812      	ldrh	r2, [r2, #0]
 8003f62:	801a      	strh	r2, [r3, #0]
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
 8003f64:	1cbb      	adds	r3, r7, #2
 8003f66:	881a      	ldrh	r2, [r3, #0]
 8003f68:	1dbb      	adds	r3, r7, #6
 8003f6a:	881b      	ldrh	r3, [r3, #0]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	3301      	adds	r3, #1
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	b21a      	sxth	r2, r3
 8003f76:	2320      	movs	r3, #32
 8003f78:	18fb      	adds	r3, r7, r3
 8003f7a:	881c      	ldrh	r4, [r3, #0]
 8003f7c:	1d3b      	adds	r3, r7, #4
 8003f7e:	2100      	movs	r1, #0
 8003f80:	5e59      	ldrsh	r1, [r3, r1]
 8003f82:	1dbb      	adds	r3, r7, #6
 8003f84:	2000      	movs	r0, #0
 8003f86:	5e18      	ldrsh	r0, [r3, r0]
 8003f88:	0023      	movs	r3, r4
 8003f8a:	f7ff ff59 	bl	8003e40 <drawFastHLine>
}
 8003f8e:	e012      	b.n	8003fb6 <drawLine+0x118>
        writeLine(x0, y0, x1, y1, color);
 8003f90:	003b      	movs	r3, r7
 8003f92:	2400      	movs	r4, #0
 8003f94:	5f1c      	ldrsh	r4, [r3, r4]
 8003f96:	1cbb      	adds	r3, r7, #2
 8003f98:	2200      	movs	r2, #0
 8003f9a:	5e9a      	ldrsh	r2, [r3, r2]
 8003f9c:	1d3b      	adds	r3, r7, #4
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	5e59      	ldrsh	r1, [r3, r1]
 8003fa2:	1dbb      	adds	r3, r7, #6
 8003fa4:	2000      	movs	r0, #0
 8003fa6:	5e18      	ldrsh	r0, [r3, r0]
 8003fa8:	2320      	movs	r3, #32
 8003faa:	18fb      	adds	r3, r7, r3
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	9300      	str	r3, [sp, #0]
 8003fb0:	0023      	movs	r3, r4
 8003fb2:	f7ff fe1d 	bl	8003bf0 <writeLine>
}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	b004      	add	sp, #16
 8003fbc:	bdb0      	pop	{r4, r5, r7, pc}

08003fbe <drawString>:
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 8003fbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fc0:	b089      	sub	sp, #36	@ 0x24
 8003fc2:	af02      	add	r7, sp, #8
 8003fc4:	0004      	movs	r4, r0
 8003fc6:	0008      	movs	r0, r1
 8003fc8:	60ba      	str	r2, [r7, #8]
 8003fca:	0019      	movs	r1, r3
 8003fcc:	230e      	movs	r3, #14
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	1c22      	adds	r2, r4, #0
 8003fd2:	801a      	strh	r2, [r3, #0]
 8003fd4:	230c      	movs	r3, #12
 8003fd6:	18fb      	adds	r3, r7, r3
 8003fd8:	1c02      	adds	r2, r0, #0
 8003fda:	801a      	strh	r2, [r3, #0]
 8003fdc:	1dbb      	adds	r3, r7, #6
 8003fde:	1c0a      	adds	r2, r1, #0
 8003fe0:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8003fe2:	2316      	movs	r3, #22
 8003fe4:	18fb      	adds	r3, r7, r3
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8003fea:	e03f      	b.n	800406c <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 8003fec:	2516      	movs	r5, #22
 8003fee:	197b      	adds	r3, r7, r5
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	68ba      	ldr	r2, [r7, #8]
 8003ff4:	18d3      	adds	r3, r2, r3
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	469c      	mov	ip, r3
 8003ffa:	1dbb      	adds	r3, r7, #6
 8003ffc:	2400      	movs	r4, #0
 8003ffe:	5f1c      	ldrsh	r4, [r3, r4]
 8004000:	230c      	movs	r3, #12
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	2100      	movs	r1, #0
 8004006:	5e59      	ldrsh	r1, [r3, r1]
 8004008:	260e      	movs	r6, #14
 800400a:	19bb      	adds	r3, r7, r6
 800400c:	2000      	movs	r0, #0
 800400e:	5e18      	ldrsh	r0, [r3, r0]
 8004010:	232c      	movs	r3, #44	@ 0x2c
 8004012:	2208      	movs	r2, #8
 8004014:	189b      	adds	r3, r3, r2
 8004016:	19db      	adds	r3, r3, r7
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	9301      	str	r3, [sp, #4]
 800401c:	2328      	movs	r3, #40	@ 0x28
 800401e:	189b      	adds	r3, r3, r2
 8004020:	19db      	adds	r3, r3, r7
 8004022:	2200      	movs	r2, #0
 8004024:	5e9b      	ldrsh	r3, [r3, r2]
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	0023      	movs	r3, r4
 800402a:	4662      	mov	r2, ip
 800402c:	f000 f82c 	bl	8004088 <drawChar>
		x+=(size*6)+spacing;
 8004030:	232c      	movs	r3, #44	@ 0x2c
 8004032:	2108      	movs	r1, #8
 8004034:	185b      	adds	r3, r3, r1
 8004036:	19db      	adds	r3, r3, r7
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	b29b      	uxth	r3, r3
 800403c:	1c1a      	adds	r2, r3, #0
 800403e:	1c13      	adds	r3, r2, #0
 8004040:	18db      	adds	r3, r3, r3
 8004042:	189b      	adds	r3, r3, r2
 8004044:	18db      	adds	r3, r3, r3
 8004046:	b29a      	uxth	r2, r3
 8004048:	2330      	movs	r3, #48	@ 0x30
 800404a:	185b      	adds	r3, r3, r1
 800404c:	19db      	adds	r3, r3, r7
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	b29b      	uxth	r3, r3
 8004052:	18d3      	adds	r3, r2, r3
 8004054:	b29a      	uxth	r2, r3
 8004056:	19bb      	adds	r3, r7, r6
 8004058:	881b      	ldrh	r3, [r3, #0]
 800405a:	18d3      	adds	r3, r2, r3
 800405c:	b29a      	uxth	r2, r3
 800405e:	19bb      	adds	r3, r7, r6
 8004060:	801a      	strh	r2, [r3, #0]
		i++;
 8004062:	197b      	adds	r3, r7, r5
 8004064:	881a      	ldrh	r2, [r3, #0]
 8004066:	197b      	adds	r3, r7, r5
 8004068:	3201      	adds	r2, #1
 800406a:	801a      	strh	r2, [r3, #0]
	while(c[i])
 800406c:	2316      	movs	r3, #22
 800406e:	18fb      	adds	r3, r7, r3
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	68ba      	ldr	r2, [r7, #8]
 8004074:	18d3      	adds	r3, r2, r3
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d1b7      	bne.n	8003fec <drawString+0x2e>
	}
}
 800407c:	46c0      	nop			@ (mov r8, r8)
 800407e:	46c0      	nop			@ (mov r8, r8)
 8004080:	46bd      	mov	sp, r7
 8004082:	b007      	add	sp, #28
 8004084:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004088 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8004088:	b5b0      	push	{r4, r5, r7, lr}
 800408a:	b088      	sub	sp, #32
 800408c:	af02      	add	r7, sp, #8
 800408e:	0005      	movs	r5, r0
 8004090:	000c      	movs	r4, r1
 8004092:	0010      	movs	r0, r2
 8004094:	0019      	movs	r1, r3
 8004096:	1dbb      	adds	r3, r7, #6
 8004098:	1c2a      	adds	r2, r5, #0
 800409a:	801a      	strh	r2, [r3, #0]
 800409c:	1d3b      	adds	r3, r7, #4
 800409e:	1c22      	adds	r2, r4, #0
 80040a0:	801a      	strh	r2, [r3, #0]
 80040a2:	1cfb      	adds	r3, r7, #3
 80040a4:	1c02      	adds	r2, r0, #0
 80040a6:	701a      	strb	r2, [r3, #0]
 80040a8:	003b      	movs	r3, r7
 80040aa:	1c0a      	adds	r2, r1, #0
 80040ac:	801a      	strh	r2, [r3, #0]
     //(y >= _height))           //||
     //((x + 5 * size - 1) < 0) ||
     //((y + 8 * size - 1) < 0))
   // return;

  for (i=0; i<6; i++ ) {
 80040ae:	2300      	movs	r3, #0
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	e0bd      	b.n	8004230 <drawChar+0x1a8>
    if ((i) == 5)
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	2b05      	cmp	r3, #5
 80040b8:	d104      	bne.n	80040c4 <drawChar+0x3c>
      line = 0x0;
 80040ba:	2317      	movs	r3, #23
 80040bc:	18fb      	adds	r3, r7, r3
 80040be:	2200      	movs	r2, #0
 80040c0:	701a      	strb	r2, [r3, #0]
 80040c2:	e00b      	b.n	80040dc <drawChar+0x54>
    else
      line = Font[(c*5)+(i)];
 80040c4:	1cfb      	adds	r3, r7, #3
 80040c6:	781a      	ldrb	r2, [r3, #0]
 80040c8:	0013      	movs	r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	189a      	adds	r2, r3, r2
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	18d2      	adds	r2, r2, r3
 80040d2:	2317      	movs	r3, #23
 80040d4:	18fb      	adds	r3, r7, r3
 80040d6:	495b      	ldr	r1, [pc, #364]	@ (8004244 <drawChar+0x1bc>)
 80040d8:	5c8a      	ldrb	r2, [r1, r2]
 80040da:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 80040dc:	2300      	movs	r3, #0
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	e09f      	b.n	8004222 <drawChar+0x19a>
      if (line & 0x1) {
 80040e2:	2317      	movs	r3, #23
 80040e4:	18fb      	adds	r3, r7, r3
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2201      	movs	r2, #1
 80040ea:	4013      	ands	r3, r2
 80040ec:	d043      	beq.n	8004176 <drawChar+0xee>
        if (size == 1)
 80040ee:	232c      	movs	r3, #44	@ 0x2c
 80040f0:	18fb      	adds	r3, r7, r3
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d115      	bne.n	8004124 <drawChar+0x9c>
          writePixel(x+(i), y+(7-j), textColor);
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	1dbb      	adds	r3, r7, #6
 80040fe:	881b      	ldrh	r3, [r3, #0]
 8004100:	18d3      	adds	r3, r2, r3
 8004102:	b29b      	uxth	r3, r3
 8004104:	b218      	sxth	r0, r3
 8004106:	1d3b      	adds	r3, r7, #4
 8004108:	881a      	ldrh	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	b29b      	uxth	r3, r3
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	b29b      	uxth	r3, r3
 8004112:	3307      	adds	r3, #7
 8004114:	b29b      	uxth	r3, r3
 8004116:	b219      	sxth	r1, r3
 8004118:	003b      	movs	r3, r7
 800411a:	881b      	ldrh	r3, [r3, #0]
 800411c:	001a      	movs	r2, r3
 800411e:	f7ff fd49 	bl	8003bb4 <writePixel>
 8004122:	e075      	b.n	8004210 <drawChar+0x188>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 8004124:	212c      	movs	r1, #44	@ 0x2c
 8004126:	187b      	adds	r3, r7, r1
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	b29b      	uxth	r3, r3
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	b292      	uxth	r2, r2
 8004130:	4353      	muls	r3, r2
 8004132:	b29a      	uxth	r2, r3
 8004134:	1dbb      	adds	r3, r7, #6
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	18d3      	adds	r3, r2, r3
 800413a:	b29b      	uxth	r3, r3
 800413c:	b218      	sxth	r0, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2207      	movs	r2, #7
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	b29b      	uxth	r3, r3
 8004146:	000c      	movs	r4, r1
 8004148:	187a      	adds	r2, r7, r1
 800414a:	7812      	ldrb	r2, [r2, #0]
 800414c:	b292      	uxth	r2, r2
 800414e:	4353      	muls	r3, r2
 8004150:	b29a      	uxth	r2, r3
 8004152:	1d3b      	adds	r3, r7, #4
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	18d3      	adds	r3, r2, r3
 8004158:	b29b      	uxth	r3, r3
 800415a:	b219      	sxth	r1, r3
 800415c:	193b      	adds	r3, r7, r4
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	b21a      	sxth	r2, r3
 8004162:	193b      	adds	r3, r7, r4
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	b21c      	sxth	r4, r3
 8004168:	003b      	movs	r3, r7
 800416a:	881b      	ldrh	r3, [r3, #0]
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	0023      	movs	r3, r4
 8004170:	f7ff fc98 	bl	8003aa4 <fillRect>
 8004174:	e04c      	b.n	8004210 <drawChar+0x188>
        }
      } else if (bgColor != textColor) {
 8004176:	2428      	movs	r4, #40	@ 0x28
 8004178:	193b      	adds	r3, r7, r4
 800417a:	0039      	movs	r1, r7
 800417c:	2200      	movs	r2, #0
 800417e:	5e9a      	ldrsh	r2, [r3, r2]
 8004180:	2300      	movs	r3, #0
 8004182:	5ecb      	ldrsh	r3, [r1, r3]
 8004184:	429a      	cmp	r2, r3
 8004186:	d043      	beq.n	8004210 <drawChar+0x188>
        if (size == 1) // default size
 8004188:	232c      	movs	r3, #44	@ 0x2c
 800418a:	18fb      	adds	r3, r7, r3
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d115      	bne.n	80041be <drawChar+0x136>
          writePixel(x+(i), y+(7-j), bgColor);
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	b29a      	uxth	r2, r3
 8004196:	1dbb      	adds	r3, r7, #6
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	18d3      	adds	r3, r2, r3
 800419c:	b29b      	uxth	r3, r3
 800419e:	b218      	sxth	r0, r3
 80041a0:	1d3b      	adds	r3, r7, #4
 80041a2:	881a      	ldrh	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3307      	adds	r3, #7
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	b219      	sxth	r1, r3
 80041b2:	193b      	adds	r3, r7, r4
 80041b4:	881b      	ldrh	r3, [r3, #0]
 80041b6:	001a      	movs	r2, r3
 80041b8:	f7ff fcfc 	bl	8003bb4 <writePixel>
 80041bc:	e028      	b.n	8004210 <drawChar+0x188>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 80041be:	212c      	movs	r1, #44	@ 0x2c
 80041c0:	187b      	adds	r3, r7, r1
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	b292      	uxth	r2, r2
 80041ca:	4353      	muls	r3, r2
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	1dbb      	adds	r3, r7, #6
 80041d0:	881b      	ldrh	r3, [r3, #0]
 80041d2:	18d3      	adds	r3, r2, r3
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	b218      	sxth	r0, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2207      	movs	r2, #7
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	b29b      	uxth	r3, r3
 80041e0:	000c      	movs	r4, r1
 80041e2:	187a      	adds	r2, r7, r1
 80041e4:	7812      	ldrb	r2, [r2, #0]
 80041e6:	b292      	uxth	r2, r2
 80041e8:	4353      	muls	r3, r2
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	1d3b      	adds	r3, r7, #4
 80041ee:	881b      	ldrh	r3, [r3, #0]
 80041f0:	18d3      	adds	r3, r2, r3
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	b219      	sxth	r1, r3
 80041f6:	193b      	adds	r3, r7, r4
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	b21a      	sxth	r2, r3
 80041fc:	193b      	adds	r3, r7, r4
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	b21c      	sxth	r4, r3
 8004202:	2328      	movs	r3, #40	@ 0x28
 8004204:	18fb      	adds	r3, r7, r3
 8004206:	881b      	ldrh	r3, [r3, #0]
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	0023      	movs	r3, r4
 800420c:	f7ff fc4a 	bl	8003aa4 <fillRect>
        }
      }
      line >>= 1;
 8004210:	2217      	movs	r2, #23
 8004212:	18bb      	adds	r3, r7, r2
 8004214:	18ba      	adds	r2, r7, r2
 8004216:	7812      	ldrb	r2, [r2, #0]
 8004218:	0852      	lsrs	r2, r2, #1
 800421a:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	3301      	adds	r3, #1
 8004220:	60fb      	str	r3, [r7, #12]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2b07      	cmp	r3, #7
 8004226:	dc00      	bgt.n	800422a <drawChar+0x1a2>
 8004228:	e75b      	b.n	80040e2 <drawChar+0x5a>
  for (i=0; i<6; i++ ) {
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	3301      	adds	r3, #1
 800422e:	613b      	str	r3, [r7, #16]
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	2b05      	cmp	r3, #5
 8004234:	dc00      	bgt.n	8004238 <drawChar+0x1b0>
 8004236:	e73d      	b.n	80040b4 <drawChar+0x2c>
    }
  }
}
 8004238:	46c0      	nop			@ (mov r8, r8)
 800423a:	46c0      	nop			@ (mov r8, r8)
 800423c:	46bd      	mov	sp, r7
 800423e:	b006      	add	sp, #24
 8004240:	bdb0      	pop	{r4, r5, r7, pc}
 8004242:	46c0      	nop			@ (mov r8, r8)
 8004244:	08011a5c 	.word	0x08011a5c

08004248 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8004248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800424a:	b091      	sub	sp, #68	@ 0x44
 800424c:	af04      	add	r7, sp, #16
 800424e:	231e      	movs	r3, #30
 8004250:	18f9      	adds	r1, r7, r3
 8004252:	8008      	strh	r0, [r1, #0]
 8004254:	4669      	mov	r1, sp
 8004256:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 8004258:	210c      	movs	r1, #12
 800425a:	2318      	movs	r3, #24
 800425c:	18cb      	adds	r3, r1, r3
 800425e:	19d9      	adds	r1, r3, r7
 8004260:	231e      	movs	r3, #30
 8004262:	18f8      	adds	r0, r7, r3
 8004264:	8800      	ldrh	r0, [r0, #0]
 8004266:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 8004268:	492f      	ldr	r1, [pc, #188]	@ (8004328 <fillScreen+0xe0>)
 800426a:	2300      	movs	r3, #0
 800426c:	5ec9      	ldrsh	r1, [r1, r3]
 800426e:	0008      	movs	r0, r1
 8004270:	492e      	ldr	r1, [pc, #184]	@ (800432c <fillScreen+0xe4>)
 8004272:	2300      	movs	r3, #0
 8004274:	5ec9      	ldrsh	r1, [r1, r3]
 8004276:	4341      	muls	r1, r0
 8004278:	1e48      	subs	r0, r1, #1
 800427a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800427c:	0008      	movs	r0, r1
 800427e:	6138      	str	r0, [r7, #16]
 8004280:	2000      	movs	r0, #0
 8004282:	6178      	str	r0, [r7, #20]
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	0010      	movs	r0, r2
 800428a:	0ec0      	lsrs	r0, r0, #27
 800428c:	613a      	str	r2, [r7, #16]
 800428e:	617b      	str	r3, [r7, #20]
 8004290:	015d      	lsls	r5, r3, #5
 8004292:	4305      	orrs	r5, r0
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	015c      	lsls	r4, r3, #5
 8004298:	0008      	movs	r0, r1
 800429a:	6038      	str	r0, [r7, #0]
 800429c:	2000      	movs	r0, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	683c      	ldr	r4, [r7, #0]
 80042a2:	687d      	ldr	r5, [r7, #4]
 80042a4:	0023      	movs	r3, r4
 80042a6:	0ed8      	lsrs	r0, r3, #27
 80042a8:	002b      	movs	r3, r5
 80042aa:	015b      	lsls	r3, r3, #5
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	4303      	orrs	r3, r0
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	0023      	movs	r3, r4
 80042b6:	015b      	lsls	r3, r3, #5
 80042b8:	60bb      	str	r3, [r7, #8]
 80042ba:	000b      	movs	r3, r1
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	3307      	adds	r3, #7
 80042c0:	08db      	lsrs	r3, r3, #3
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	466a      	mov	r2, sp
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	469d      	mov	sp, r3
 80042ca:	ab04      	add	r3, sp, #16
 80042cc:	3301      	adds	r3, #1
 80042ce:	085b      	lsrs	r3, r3, #1
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 80042d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d6:	2200      	movs	r2, #0
 80042d8:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 80042da:	4b13      	ldr	r3, [pc, #76]	@ (8004328 <fillScreen+0xe0>)
 80042dc:	2200      	movs	r2, #0
 80042de:	5e9b      	ldrsh	r3, [r3, r2]
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	4a12      	ldr	r2, [pc, #72]	@ (800432c <fillScreen+0xe4>)
 80042e4:	2000      	movs	r0, #0
 80042e6:	5e12      	ldrsh	r2, [r2, r0]
 80042e8:	b292      	uxth	r2, r2
 80042ea:	4353      	muls	r3, r2
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f0:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 80042f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004328 <fillScreen+0xe0>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	5e9b      	ldrsh	r3, [r3, r2]
 80042f8:	001a      	movs	r2, r3
 80042fa:	4b0c      	ldr	r3, [pc, #48]	@ (800432c <fillScreen+0xe4>)
 80042fc:	2000      	movs	r0, #0
 80042fe:	5e1b      	ldrsh	r3, [r3, r0]
 8004300:	001c      	movs	r4, r3
 8004302:	210c      	movs	r1, #12
 8004304:	2318      	movs	r3, #24
 8004306:	18cb      	adds	r3, r1, r3
 8004308:	19d9      	adds	r1, r3, r7
 800430a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800430c:	2301      	movs	r3, #1
 800430e:	9302      	str	r3, [sp, #8]
 8004310:	9401      	str	r4, [sp, #4]
 8004312:	9200      	str	r2, [sp, #0]
 8004314:	2300      	movs	r3, #0
 8004316:	2200      	movs	r2, #0
 8004318:	f000 f80a 	bl	8004330 <drawImage>
 800431c:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 800431e:	46c0      	nop			@ (mov r8, r8)
 8004320:	46bd      	mov	sp, r7
 8004322:	b00d      	add	sp, #52	@ 0x34
 8004324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004326:	46c0      	nop			@ (mov r8, r8)
 8004328:	2000027c 	.word	0x2000027c
 800432c:	2000027e 	.word	0x2000027e

08004330 <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 8004330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004332:	46c6      	mov	lr, r8
 8004334:	b500      	push	{lr}
 8004336:	b092      	sub	sp, #72	@ 0x48
 8004338:	af02      	add	r7, sp, #8
 800433a:	6278      	str	r0, [r7, #36]	@ 0x24
 800433c:	6239      	str	r1, [r7, #32]
 800433e:	0019      	movs	r1, r3
 8004340:	231e      	movs	r3, #30
 8004342:	18fb      	adds	r3, r7, r3
 8004344:	801a      	strh	r2, [r3, #0]
 8004346:	231c      	movs	r3, #28
 8004348:	18fb      	adds	r3, r7, r3
 800434a:	1c0a      	adds	r2, r1, #0
 800434c:	801a      	strh	r2, [r3, #0]
 800434e:	466b      	mov	r3, sp
 8004350:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 8004352:	2322      	movs	r3, #34	@ 0x22
 8004354:	2118      	movs	r1, #24
 8004356:	185b      	adds	r3, r3, r1
 8004358:	19db      	adds	r3, r3, r7
 800435a:	2200      	movs	r2, #0
 800435c:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t pixelBuffer[w*h];
 800435e:	2340      	movs	r3, #64	@ 0x40
 8004360:	185b      	adds	r3, r3, r1
 8004362:	19db      	adds	r3, r3, r7
 8004364:	881b      	ldrh	r3, [r3, #0]
 8004366:	2244      	movs	r2, #68	@ 0x44
 8004368:	1852      	adds	r2, r2, r1
 800436a:	19d2      	adds	r2, r2, r7
 800436c:	8812      	ldrh	r2, [r2, #0]
 800436e:	4353      	muls	r3, r2
 8004370:	1e5a      	subs	r2, r3, #1
 8004372:	637a      	str	r2, [r7, #52]	@ 0x34
 8004374:	001a      	movs	r2, r3
 8004376:	60ba      	str	r2, [r7, #8]
 8004378:	2200      	movs	r2, #0
 800437a:	60fa      	str	r2, [r7, #12]
 800437c:	68b8      	ldr	r0, [r7, #8]
 800437e:	68f9      	ldr	r1, [r7, #12]
 8004380:	0002      	movs	r2, r0
 8004382:	0f12      	lsrs	r2, r2, #28
 8004384:	000e      	movs	r6, r1
 8004386:	0136      	lsls	r6, r6, #4
 8004388:	617e      	str	r6, [r7, #20]
 800438a:	697e      	ldr	r6, [r7, #20]
 800438c:	4316      	orrs	r6, r2
 800438e:	617e      	str	r6, [r7, #20]
 8004390:	0002      	movs	r2, r0
 8004392:	0112      	lsls	r2, r2, #4
 8004394:	613a      	str	r2, [r7, #16]
 8004396:	001a      	movs	r2, r3
 8004398:	603a      	str	r2, [r7, #0]
 800439a:	2200      	movs	r2, #0
 800439c:	607a      	str	r2, [r7, #4]
 800439e:	6838      	ldr	r0, [r7, #0]
 80043a0:	6879      	ldr	r1, [r7, #4]
 80043a2:	0002      	movs	r2, r0
 80043a4:	0f12      	lsrs	r2, r2, #28
 80043a6:	000e      	movs	r6, r1
 80043a8:	0135      	lsls	r5, r6, #4
 80043aa:	4315      	orrs	r5, r2
 80043ac:	0002      	movs	r2, r0
 80043ae:	0114      	lsls	r4, r2, #4
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	3307      	adds	r3, #7
 80043b4:	08db      	lsrs	r3, r3, #3
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	466a      	mov	r2, sp
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	469d      	mov	sp, r3
 80043be:	ab02      	add	r3, sp, #8
 80043c0:	3301      	adds	r3, #1
 80043c2:	085b      	lsrs	r3, r3, #1
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	633b      	str	r3, [r7, #48]	@ 0x30

for(i=0; i<c; i++)
 80043c8:	2326      	movs	r3, #38	@ 0x26
 80043ca:	2118      	movs	r1, #24
 80043cc:	185b      	adds	r3, r3, r1
 80043ce:	19db      	adds	r3, r3, r7
 80043d0:	2200      	movs	r2, #0
 80043d2:	801a      	strh	r2, [r3, #0]
 80043d4:	e05e      	b.n	8004494 <drawImage+0x164>
{
	ind = image[i][0];
 80043d6:	2126      	movs	r1, #38	@ 0x26
 80043d8:	2018      	movs	r0, #24
 80043da:	180b      	adds	r3, r1, r0
 80043dc:	19db      	adds	r3, r3, r7
 80043de:	881b      	ldrh	r3, [r3, #0]
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043e4:	18d2      	adds	r2, r2, r3
 80043e6:	2316      	movs	r3, #22
 80043e8:	181b      	adds	r3, r3, r0
 80043ea:	19db      	adds	r3, r3, r7
 80043ec:	8812      	ldrh	r2, [r2, #0]
 80043ee:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 80043f0:	180b      	adds	r3, r1, r0
 80043f2:	19db      	adds	r3, r3, r7
 80043f4:	881b      	ldrh	r3, [r3, #0]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fa:	18d2      	adds	r2, r2, r3
 80043fc:	2314      	movs	r3, #20
 80043fe:	181b      	adds	r3, r3, r0
 8004400:	19db      	adds	r3, r3, r7
 8004402:	8852      	ldrh	r2, [r2, #2]
 8004404:	801a      	strh	r2, [r3, #0]

	for(j=0; j<count; j++)
 8004406:	2324      	movs	r3, #36	@ 0x24
 8004408:	181b      	adds	r3, r3, r0
 800440a:	19db      	adds	r3, r3, r7
 800440c:	2200      	movs	r2, #0
 800440e:	801a      	strh	r2, [r3, #0]
 8004410:	e02d      	b.n	800446e <drawImage+0x13e>
	{
		pixelBuffer[totalInd++] = ((palette[ind] & 0xFF)<<8) | (palette[ind] >> 8);
 8004412:	2116      	movs	r1, #22
 8004414:	2018      	movs	r0, #24
 8004416:	180b      	adds	r3, r1, r0
 8004418:	19db      	adds	r3, r3, r7
 800441a:	881b      	ldrh	r3, [r3, #0]
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	6a3a      	ldr	r2, [r7, #32]
 8004420:	18d3      	adds	r3, r2, r3
 8004422:	881b      	ldrh	r3, [r3, #0]
 8004424:	b21b      	sxth	r3, r3
 8004426:	021b      	lsls	r3, r3, #8
 8004428:	b21a      	sxth	r2, r3
 800442a:	180b      	adds	r3, r1, r0
 800442c:	19db      	adds	r3, r3, r7
 800442e:	881b      	ldrh	r3, [r3, #0]
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	6a39      	ldr	r1, [r7, #32]
 8004434:	18cb      	adds	r3, r1, r3
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	0a1b      	lsrs	r3, r3, #8
 800443a:	b29b      	uxth	r3, r3
 800443c:	b21b      	sxth	r3, r3
 800443e:	4313      	orrs	r3, r2
 8004440:	b219      	sxth	r1, r3
 8004442:	2222      	movs	r2, #34	@ 0x22
 8004444:	1813      	adds	r3, r2, r0
 8004446:	19db      	adds	r3, r3, r7
 8004448:	881b      	ldrh	r3, [r3, #0]
 800444a:	0004      	movs	r4, r0
 800444c:	1812      	adds	r2, r2, r0
 800444e:	19d2      	adds	r2, r2, r7
 8004450:	1c58      	adds	r0, r3, #1
 8004452:	8010      	strh	r0, [r2, #0]
 8004454:	001a      	movs	r2, r3
 8004456:	b289      	uxth	r1, r1
 8004458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800445a:	0052      	lsls	r2, r2, #1
 800445c:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 800445e:	2124      	movs	r1, #36	@ 0x24
 8004460:	190b      	adds	r3, r1, r4
 8004462:	19db      	adds	r3, r3, r7
 8004464:	881a      	ldrh	r2, [r3, #0]
 8004466:	190b      	adds	r3, r1, r4
 8004468:	19db      	adds	r3, r3, r7
 800446a:	3201      	adds	r2, #1
 800446c:	801a      	strh	r2, [r3, #0]
 800446e:	2324      	movs	r3, #36	@ 0x24
 8004470:	2018      	movs	r0, #24
 8004472:	181b      	adds	r3, r3, r0
 8004474:	19da      	adds	r2, r3, r7
 8004476:	2314      	movs	r3, #20
 8004478:	181b      	adds	r3, r3, r0
 800447a:	19db      	adds	r3, r3, r7
 800447c:	8812      	ldrh	r2, [r2, #0]
 800447e:	881b      	ldrh	r3, [r3, #0]
 8004480:	429a      	cmp	r2, r3
 8004482:	d3c6      	bcc.n	8004412 <drawImage+0xe2>
for(i=0; i<c; i++)
 8004484:	2126      	movs	r1, #38	@ 0x26
 8004486:	180b      	adds	r3, r1, r0
 8004488:	19db      	adds	r3, r3, r7
 800448a:	881a      	ldrh	r2, [r3, #0]
 800448c:	180b      	adds	r3, r1, r0
 800448e:	19db      	adds	r3, r3, r7
 8004490:	3201      	adds	r2, #1
 8004492:	801a      	strh	r2, [r3, #0]
 8004494:	2326      	movs	r3, #38	@ 0x26
 8004496:	2118      	movs	r1, #24
 8004498:	185b      	adds	r3, r3, r1
 800449a:	19da      	adds	r2, r3, r7
 800449c:	2348      	movs	r3, #72	@ 0x48
 800449e:	185b      	adds	r3, r3, r1
 80044a0:	19db      	adds	r3, r3, r7
 80044a2:	8812      	ldrh	r2, [r2, #0]
 80044a4:	881b      	ldrh	r3, [r3, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d395      	bcc.n	80043d6 <drawImage+0xa6>
	}
}
ST7735_DrawImage(y, x, w, h, pixelBuffer);
 80044aa:	2344      	movs	r3, #68	@ 0x44
 80044ac:	185b      	adds	r3, r3, r1
 80044ae:	19db      	adds	r3, r3, r7
 80044b0:	881c      	ldrh	r4, [r3, #0]
 80044b2:	2340      	movs	r3, #64	@ 0x40
 80044b4:	185b      	adds	r3, r3, r1
 80044b6:	19db      	adds	r3, r3, r7
 80044b8:	881a      	ldrh	r2, [r3, #0]
 80044ba:	231e      	movs	r3, #30
 80044bc:	18fb      	adds	r3, r7, r3
 80044be:	8819      	ldrh	r1, [r3, #0]
 80044c0:	231c      	movs	r3, #28
 80044c2:	18fb      	adds	r3, r7, r3
 80044c4:	8818      	ldrh	r0, [r3, #0]
 80044c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	0023      	movs	r3, r4
 80044cc:	f000 fa32 	bl	8004934 <ST7735_DrawImage>
 80044d0:	46c5      	mov	sp, r8
}
 80044d2:	46c0      	nop			@ (mov r8, r8)
 80044d4:	46bd      	mov	sp, r7
 80044d6:	b010      	add	sp, #64	@ 0x40
 80044d8:	bc80      	pop	{r7}
 80044da:	46b8      	mov	r8, r7
 80044dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080044de <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80044e2:	23a0      	movs	r3, #160	@ 0xa0
 80044e4:	05db      	lsls	r3, r3, #23
 80044e6:	2200      	movs	r2, #0
 80044e8:	2120      	movs	r1, #32
 80044ea:	0018      	movs	r0, r3
 80044ec:	f005 fa1d 	bl	800992a <HAL_GPIO_WritePin>
}
 80044f0:	46c0      	nop			@ (mov r8, r8)
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <ST7735_Unselect>:

void ST7735_Unselect()
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80044fa:	23a0      	movs	r3, #160	@ 0xa0
 80044fc:	05db      	lsls	r3, r3, #23
 80044fe:	2201      	movs	r2, #1
 8004500:	2120      	movs	r1, #32
 8004502:	0018      	movs	r0, r3
 8004504:	f005 fa11 	bl	800992a <HAL_GPIO_WritePin>
}
 8004508:	46c0      	nop			@ (mov r8, r8)
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <ST7735_Reset>:

void ST7735_Reset()
{
 800450e:	b580      	push	{r7, lr}
 8004510:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8004512:	2380      	movs	r3, #128	@ 0x80
 8004514:	0219      	lsls	r1, r3, #8
 8004516:	23a0      	movs	r3, #160	@ 0xa0
 8004518:	05db      	lsls	r3, r3, #23
 800451a:	2200      	movs	r2, #0
 800451c:	0018      	movs	r0, r3
 800451e:	f005 fa04 	bl	800992a <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8004522:	2005      	movs	r0, #5
 8004524:	f004 fdae 	bl	8009084 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8004528:	2380      	movs	r3, #128	@ 0x80
 800452a:	0219      	lsls	r1, r3, #8
 800452c:	23a0      	movs	r3, #160	@ 0xa0
 800452e:	05db      	lsls	r3, r3, #23
 8004530:	2201      	movs	r2, #1
 8004532:	0018      	movs	r0, r3
 8004534:	f005 f9f9 	bl	800992a <HAL_GPIO_WritePin>
}
 8004538:	46c0      	nop			@ (mov r8, r8)
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
	...

08004540 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	0002      	movs	r2, r0
 8004548:	1dfb      	adds	r3, r7, #7
 800454a:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 800454c:	23a0      	movs	r3, #160	@ 0xa0
 800454e:	05db      	lsls	r3, r3, #23
 8004550:	2200      	movs	r2, #0
 8004552:	2110      	movs	r1, #16
 8004554:	0018      	movs	r0, r3
 8004556:	f005 f9e8 	bl	800992a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800455a:	2301      	movs	r3, #1
 800455c:	425b      	negs	r3, r3
 800455e:	1df9      	adds	r1, r7, #7
 8004560:	4803      	ldr	r0, [pc, #12]	@ (8004570 <ST7735_WriteCommand+0x30>)
 8004562:	2201      	movs	r2, #1
 8004564:	f007 fa0e 	bl	800b984 <HAL_SPI_Transmit>
}
 8004568:	46c0      	nop			@ (mov r8, r8)
 800456a:	46bd      	mov	sp, r7
 800456c:	b002      	add	sp, #8
 800456e:	bd80      	pop	{r7, pc}
 8004570:	200012fc 	.word	0x200012fc

08004574 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800457e:	23a0      	movs	r3, #160	@ 0xa0
 8004580:	05db      	lsls	r3, r3, #23
 8004582:	2201      	movs	r2, #1
 8004584:	2110      	movs	r1, #16
 8004586:	0018      	movs	r0, r3
 8004588:	f005 f9cf 	bl	800992a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	b29a      	uxth	r2, r3
 8004590:	2301      	movs	r3, #1
 8004592:	425b      	negs	r3, r3
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	4803      	ldr	r0, [pc, #12]	@ (80045a4 <ST7735_WriteData+0x30>)
 8004598:	f007 f9f4 	bl	800b984 <HAL_SPI_Transmit>
}
 800459c:	46c0      	nop			@ (mov r8, r8)
 800459e:	46bd      	mov	sp, r7
 80045a0:	b002      	add	sp, #8
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	200012fc 	.word	0x200012fc

080045a8 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 80045a8:	b590      	push	{r4, r7, lr}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	607a      	str	r2, [r7, #4]
 80045b6:	220f      	movs	r2, #15
 80045b8:	18ba      	adds	r2, r7, r2
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 80045be:	e04a      	b.n	8004656 <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	1c5a      	adds	r2, r3, #1
 80045c4:	607a      	str	r2, [r7, #4]
 80045c6:	210b      	movs	r1, #11
 80045c8:	187a      	adds	r2, r7, r1
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 80045ce:	187b      	adds	r3, r7, r1
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	0018      	movs	r0, r3
 80045d4:	f7ff ffb4 	bl	8004540 <ST7735_WriteCommand>

        numArgs = *addr++;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	1c5a      	adds	r2, r3, #1
 80045dc:	607a      	str	r2, [r7, #4]
 80045de:	200a      	movs	r0, #10
 80045e0:	183a      	adds	r2, r7, r0
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80045e6:	183b      	adds	r3, r7, r0
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	230c      	movs	r3, #12
 80045ee:	18fb      	adds	r3, r7, r3
 80045f0:	2180      	movs	r1, #128	@ 0x80
 80045f2:	400a      	ands	r2, r1
 80045f4:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 80045f6:	183b      	adds	r3, r7, r0
 80045f8:	183a      	adds	r2, r7, r0
 80045fa:	7812      	ldrb	r2, [r2, #0]
 80045fc:	217f      	movs	r1, #127	@ 0x7f
 80045fe:	400a      	ands	r2, r1
 8004600:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8004602:	183b      	adds	r3, r7, r0
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00c      	beq.n	8004624 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800460a:	0004      	movs	r4, r0
 800460c:	183b      	adds	r3, r7, r0
 800460e:	781a      	ldrb	r2, [r3, #0]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	0011      	movs	r1, r2
 8004614:	0018      	movs	r0, r3
 8004616:	f7ff ffad 	bl	8004574 <ST7735_WriteData>
            addr += numArgs;
 800461a:	193b      	adds	r3, r7, r4
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	18d3      	adds	r3, r2, r3
 8004622:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8004624:	210c      	movs	r1, #12
 8004626:	187b      	adds	r3, r7, r1
 8004628:	881b      	ldrh	r3, [r3, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d013      	beq.n	8004656 <DisplayInit+0xae>
            ms = *addr++;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	607a      	str	r2, [r7, #4]
 8004634:	781a      	ldrb	r2, [r3, #0]
 8004636:	187b      	adds	r3, r7, r1
 8004638:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 800463a:	187b      	adds	r3, r7, r1
 800463c:	881b      	ldrh	r3, [r3, #0]
 800463e:	2bff      	cmp	r3, #255	@ 0xff
 8004640:	d103      	bne.n	800464a <DisplayInit+0xa2>
 8004642:	187b      	adds	r3, r7, r1
 8004644:	22fa      	movs	r2, #250	@ 0xfa
 8004646:	0052      	lsls	r2, r2, #1
 8004648:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 800464a:	230c      	movs	r3, #12
 800464c:	18fb      	adds	r3, r7, r3
 800464e:	881b      	ldrh	r3, [r3, #0]
 8004650:	0018      	movs	r0, r3
 8004652:	f004 fd17 	bl	8009084 <HAL_Delay>
    while(numCommands--) {
 8004656:	220f      	movs	r2, #15
 8004658:	18bb      	adds	r3, r7, r2
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	18ba      	adds	r2, r7, r2
 800465e:	1e59      	subs	r1, r3, #1
 8004660:	7011      	strb	r1, [r2, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1ac      	bne.n	80045c0 <DisplayInit+0x18>
        }
    }
}
 8004666:	46c0      	nop			@ (mov r8, r8)
 8004668:	46c0      	nop			@ (mov r8, r8)
 800466a:	46bd      	mov	sp, r7
 800466c:	b005      	add	sp, #20
 800466e:	bd90      	pop	{r4, r7, pc}

08004670 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8004670:	b5b0      	push	{r4, r5, r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	0005      	movs	r5, r0
 8004678:	000c      	movs	r4, r1
 800467a:	0010      	movs	r0, r2
 800467c:	0019      	movs	r1, r3
 800467e:	1dfb      	adds	r3, r7, #7
 8004680:	1c2a      	adds	r2, r5, #0
 8004682:	701a      	strb	r2, [r3, #0]
 8004684:	1dbb      	adds	r3, r7, #6
 8004686:	1c22      	adds	r2, r4, #0
 8004688:	701a      	strb	r2, [r3, #0]
 800468a:	1d7b      	adds	r3, r7, #5
 800468c:	1c02      	adds	r2, r0, #0
 800468e:	701a      	strb	r2, [r3, #0]
 8004690:	1d3b      	adds	r3, r7, #4
 8004692:	1c0a      	adds	r2, r1, #0
 8004694:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8004696:	202a      	movs	r0, #42	@ 0x2a
 8004698:	f7ff ff52 	bl	8004540 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 800469c:	210c      	movs	r1, #12
 800469e:	187b      	adds	r3, r7, r1
 80046a0:	2200      	movs	r2, #0
 80046a2:	701a      	strb	r2, [r3, #0]
 80046a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004718 <ST7735_SetAddressWindow+0xa8>)
 80046a6:	781a      	ldrb	r2, [r3, #0]
 80046a8:	1dfb      	adds	r3, r7, #7
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	18d3      	adds	r3, r2, r3
 80046ae:	b2da      	uxtb	r2, r3
 80046b0:	187b      	adds	r3, r7, r1
 80046b2:	705a      	strb	r2, [r3, #1]
 80046b4:	187b      	adds	r3, r7, r1
 80046b6:	2200      	movs	r2, #0
 80046b8:	709a      	strb	r2, [r3, #2]
 80046ba:	4b17      	ldr	r3, [pc, #92]	@ (8004718 <ST7735_SetAddressWindow+0xa8>)
 80046bc:	781a      	ldrb	r2, [r3, #0]
 80046be:	1d7b      	adds	r3, r7, #5
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	18d3      	adds	r3, r2, r3
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	187b      	adds	r3, r7, r1
 80046c8:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80046ca:	000c      	movs	r4, r1
 80046cc:	187b      	adds	r3, r7, r1
 80046ce:	2104      	movs	r1, #4
 80046d0:	0018      	movs	r0, r3
 80046d2:	f7ff ff4f 	bl	8004574 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80046d6:	202b      	movs	r0, #43	@ 0x2b
 80046d8:	f7ff ff32 	bl	8004540 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80046dc:	4b0f      	ldr	r3, [pc, #60]	@ (800471c <ST7735_SetAddressWindow+0xac>)
 80046de:	781a      	ldrb	r2, [r3, #0]
 80046e0:	1dbb      	adds	r3, r7, #6
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	18d3      	adds	r3, r2, r3
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	0021      	movs	r1, r4
 80046ea:	187b      	adds	r3, r7, r1
 80046ec:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 80046ee:	4b0b      	ldr	r3, [pc, #44]	@ (800471c <ST7735_SetAddressWindow+0xac>)
 80046f0:	781a      	ldrb	r2, [r3, #0]
 80046f2:	1d3b      	adds	r3, r7, #4
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	18d3      	adds	r3, r2, r3
 80046f8:	b2da      	uxtb	r2, r3
 80046fa:	187b      	adds	r3, r7, r1
 80046fc:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80046fe:	187b      	adds	r3, r7, r1
 8004700:	2104      	movs	r1, #4
 8004702:	0018      	movs	r0, r3
 8004704:	f7ff ff36 	bl	8004574 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8004708:	202c      	movs	r0, #44	@ 0x2c
 800470a:	f7ff ff19 	bl	8004540 <ST7735_WriteCommand>
}
 800470e:	46c0      	nop			@ (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	b004      	add	sp, #16
 8004714:	bdb0      	pop	{r4, r5, r7, pc}
 8004716:	46c0      	nop			@ (mov r8, r8)
 8004718:	20000283 	.word	0x20000283
 800471c:	20000284 	.word	0x20000284

08004720 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	0002      	movs	r2, r0
 8004728:	1dfb      	adds	r3, r7, #7
 800472a:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 800472c:	f7ff fed7 	bl	80044de <ST7735_Select>
    ST7735_Reset();
 8004730:	f7ff feed 	bl	800450e <ST7735_Reset>
    DisplayInit(init_cmds1);
 8004734:	4b0e      	ldr	r3, [pc, #56]	@ (8004770 <ST7735_Init+0x50>)
 8004736:	0018      	movs	r0, r3
 8004738:	f7ff ff36 	bl	80045a8 <DisplayInit>
    DisplayInit(init_cmds2);
 800473c:	4b0d      	ldr	r3, [pc, #52]	@ (8004774 <ST7735_Init+0x54>)
 800473e:	0018      	movs	r0, r3
 8004740:	f7ff ff32 	bl	80045a8 <DisplayInit>
    DisplayInit(init_cmds3);
 8004744:	4b0c      	ldr	r3, [pc, #48]	@ (8004778 <ST7735_Init+0x58>)
 8004746:	0018      	movs	r0, r3
 8004748:	f7ff ff2e 	bl	80045a8 <DisplayInit>
    ST7735_Select();
    ST7735_WriteCommand(ST7735_MADCTL);
    ST7735_WriteData(&data,1);
    ST7735_Unselect();
#else
    _colstart = 0;
 800474c:	4b0b      	ldr	r3, [pc, #44]	@ (800477c <ST7735_Init+0x5c>)
 800474e:	2200      	movs	r2, #0
 8004750:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 8004752:	4b0b      	ldr	r3, [pc, #44]	@ (8004780 <ST7735_Init+0x60>)
 8004754:	2200      	movs	r2, #0
 8004756:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8004758:	1dfb      	adds	r3, r7, #7
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	0018      	movs	r0, r3
 800475e:	f000 f811 	bl	8004784 <ST7735_SetRotation>
    ST7735_Unselect();
 8004762:	f7ff fec8 	bl	80044f6 <ST7735_Unselect>

}
 8004766:	46c0      	nop			@ (mov r8, r8)
 8004768:	46bd      	mov	sp, r7
 800476a:	b002      	add	sp, #8
 800476c:	bd80      	pop	{r7, pc}
 800476e:	46c0      	nop			@ (mov r8, r8)
 8004770:	08011f58 	.word	0x08011f58
 8004774:	08011f90 	.word	0x08011f90
 8004778:	08011fa0 	.word	0x08011fa0
 800477c:	20000281 	.word	0x20000281
 8004780:	20000282 	.word	0x20000282

08004784 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	0002      	movs	r2, r0
 800478c:	1dfb      	adds	r3, r7, #7
 800478e:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 8004790:	230f      	movs	r3, #15
 8004792:	18fb      	adds	r3, r7, r3
 8004794:	2200      	movs	r2, #0
 8004796:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 8004798:	1dfb      	adds	r3, r7, #7
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	2203      	movs	r2, #3
 800479e:	4013      	ands	r3, r2
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	4b36      	ldr	r3, [pc, #216]	@ (800487c <ST7735_SetRotation+0xf8>)
 80047a4:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 80047a6:	4b35      	ldr	r3, [pc, #212]	@ (800487c <ST7735_SetRotation+0xf8>)
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	2b03      	cmp	r3, #3
 80047ac:	d041      	beq.n	8004832 <ST7735_SetRotation+0xae>
 80047ae:	dc53      	bgt.n	8004858 <ST7735_SetRotation+0xd4>
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d02b      	beq.n	800480c <ST7735_SetRotation+0x88>
 80047b4:	dc50      	bgt.n	8004858 <ST7735_SetRotation+0xd4>
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <ST7735_SetRotation+0x3c>
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d013      	beq.n	80047e6 <ST7735_SetRotation+0x62>
 80047be:	e04b      	b.n	8004858 <ST7735_SetRotation+0xd4>
  {
  case 0:
#ifdef ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 80047c0:	230f      	movs	r3, #15
 80047c2:	18fb      	adds	r3, r7, r3
 80047c4:	22c0      	movs	r2, #192	@ 0xc0
 80047c6:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80047c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004880 <ST7735_SetRotation+0xfc>)
 80047ca:	22a0      	movs	r2, #160	@ 0xa0
 80047cc:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80047ce:	4b2d      	ldr	r3, [pc, #180]	@ (8004884 <ST7735_SetRotation+0x100>)
 80047d0:	2280      	movs	r2, #128	@ 0x80
 80047d2:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80047d4:	4b2c      	ldr	r3, [pc, #176]	@ (8004888 <ST7735_SetRotation+0x104>)
 80047d6:	781a      	ldrb	r2, [r3, #0]
 80047d8:	4b2c      	ldr	r3, [pc, #176]	@ (800488c <ST7735_SetRotation+0x108>)
 80047da:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80047dc:	4b2c      	ldr	r3, [pc, #176]	@ (8004890 <ST7735_SetRotation+0x10c>)
 80047de:	781a      	ldrb	r2, [r3, #0]
 80047e0:	4b2c      	ldr	r3, [pc, #176]	@ (8004894 <ST7735_SetRotation+0x110>)
 80047e2:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80047e4:	e038      	b.n	8004858 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80047e6:	230f      	movs	r3, #15
 80047e8:	18fb      	adds	r3, r7, r3
 80047ea:	22a0      	movs	r2, #160	@ 0xa0
 80047ec:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 80047ee:	4b25      	ldr	r3, [pc, #148]	@ (8004884 <ST7735_SetRotation+0x100>)
 80047f0:	22a0      	movs	r2, #160	@ 0xa0
 80047f2:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80047f4:	4b22      	ldr	r3, [pc, #136]	@ (8004880 <ST7735_SetRotation+0xfc>)
 80047f6:	2280      	movs	r2, #128	@ 0x80
 80047f8:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80047fa:	4b23      	ldr	r3, [pc, #140]	@ (8004888 <ST7735_SetRotation+0x104>)
 80047fc:	781a      	ldrb	r2, [r3, #0]
 80047fe:	4b25      	ldr	r3, [pc, #148]	@ (8004894 <ST7735_SetRotation+0x110>)
 8004800:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8004802:	4b23      	ldr	r3, [pc, #140]	@ (8004890 <ST7735_SetRotation+0x10c>)
 8004804:	781a      	ldrb	r2, [r3, #0]
 8004806:	4b21      	ldr	r3, [pc, #132]	@ (800488c <ST7735_SetRotation+0x108>)
 8004808:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800480a:	e025      	b.n	8004858 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_RGB;
 800480c:	230f      	movs	r3, #15
 800480e:	18fb      	adds	r3, r7, r3
 8004810:	2200      	movs	r2, #0
 8004812:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8004814:	4b1a      	ldr	r3, [pc, #104]	@ (8004880 <ST7735_SetRotation+0xfc>)
 8004816:	22a0      	movs	r2, #160	@ 0xa0
 8004818:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800481a:	4b1a      	ldr	r3, [pc, #104]	@ (8004884 <ST7735_SetRotation+0x100>)
 800481c:	2280      	movs	r2, #128	@ 0x80
 800481e:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8004820:	4b19      	ldr	r3, [pc, #100]	@ (8004888 <ST7735_SetRotation+0x104>)
 8004822:	781a      	ldrb	r2, [r3, #0]
 8004824:	4b19      	ldr	r3, [pc, #100]	@ (800488c <ST7735_SetRotation+0x108>)
 8004826:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8004828:	4b19      	ldr	r3, [pc, #100]	@ (8004890 <ST7735_SetRotation+0x10c>)
 800482a:	781a      	ldrb	r2, [r3, #0]
 800482c:	4b19      	ldr	r3, [pc, #100]	@ (8004894 <ST7735_SetRotation+0x110>)
 800482e:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8004830:	e012      	b.n	8004858 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8004832:	230f      	movs	r3, #15
 8004834:	18fb      	adds	r3, r7, r3
 8004836:	2260      	movs	r2, #96	@ 0x60
 8004838:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 800483a:	4b12      	ldr	r3, [pc, #72]	@ (8004884 <ST7735_SetRotation+0x100>)
 800483c:	22a0      	movs	r2, #160	@ 0xa0
 800483e:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8004840:	4b0f      	ldr	r3, [pc, #60]	@ (8004880 <ST7735_SetRotation+0xfc>)
 8004842:	2280      	movs	r2, #128	@ 0x80
 8004844:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8004846:	4b10      	ldr	r3, [pc, #64]	@ (8004888 <ST7735_SetRotation+0x104>)
 8004848:	781a      	ldrb	r2, [r3, #0]
 800484a:	4b12      	ldr	r3, [pc, #72]	@ (8004894 <ST7735_SetRotation+0x110>)
 800484c:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800484e:	4b10      	ldr	r3, [pc, #64]	@ (8004890 <ST7735_SetRotation+0x10c>)
 8004850:	781a      	ldrb	r2, [r3, #0]
 8004852:	4b0e      	ldr	r3, [pc, #56]	@ (800488c <ST7735_SetRotation+0x108>)
 8004854:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8004856:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 8004858:	f7ff fe41 	bl	80044de <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 800485c:	2036      	movs	r0, #54	@ 0x36
 800485e:	f7ff fe6f 	bl	8004540 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8004862:	230f      	movs	r3, #15
 8004864:	18fb      	adds	r3, r7, r3
 8004866:	2101      	movs	r1, #1
 8004868:	0018      	movs	r0, r3
 800486a:	f7ff fe83 	bl	8004574 <ST7735_WriteData>
  ST7735_Unselect();
 800486e:	f7ff fe42 	bl	80044f6 <ST7735_Unselect>
}
 8004872:	46c0      	nop			@ (mov r8, r8)
 8004874:	46bd      	mov	sp, r7
 8004876:	b004      	add	sp, #16
 8004878:	bd80      	pop	{r7, pc}
 800487a:	46c0      	nop			@ (mov r8, r8)
 800487c:	20000280 	.word	0x20000280
 8004880:	2000027e 	.word	0x2000027e
 8004884:	2000027c 	.word	0x2000027c
 8004888:	20000281 	.word	0x20000281
 800488c:	20000283 	.word	0x20000283
 8004890:	20000282 	.word	0x20000282
 8004894:	20000284 	.word	0x20000284

08004898 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004898:	b590      	push	{r4, r7, lr}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	0004      	movs	r4, r0
 80048a0:	0008      	movs	r0, r1
 80048a2:	0011      	movs	r1, r2
 80048a4:	1dbb      	adds	r3, r7, #6
 80048a6:	1c22      	adds	r2, r4, #0
 80048a8:	801a      	strh	r2, [r3, #0]
 80048aa:	1d3b      	adds	r3, r7, #4
 80048ac:	1c02      	adds	r2, r0, #0
 80048ae:	801a      	strh	r2, [r3, #0]
 80048b0:	1cbb      	adds	r3, r7, #2
 80048b2:	1c0a      	adds	r2, r1, #0
 80048b4:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 80048b6:	1dbb      	adds	r3, r7, #6
 80048b8:	881b      	ldrh	r3, [r3, #0]
 80048ba:	4a1c      	ldr	r2, [pc, #112]	@ (800492c <ST7735_DrawPixel+0x94>)
 80048bc:	2100      	movs	r1, #0
 80048be:	5e52      	ldrsh	r2, [r2, r1]
 80048c0:	4293      	cmp	r3, r2
 80048c2:	da2f      	bge.n	8004924 <ST7735_DrawPixel+0x8c>
 80048c4:	1d3b      	adds	r3, r7, #4
 80048c6:	881b      	ldrh	r3, [r3, #0]
 80048c8:	4a19      	ldr	r2, [pc, #100]	@ (8004930 <ST7735_DrawPixel+0x98>)
 80048ca:	2100      	movs	r1, #0
 80048cc:	5e52      	ldrsh	r2, [r2, r1]
 80048ce:	4293      	cmp	r3, r2
 80048d0:	da28      	bge.n	8004924 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 80048d2:	f7ff fe04 	bl	80044de <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80048d6:	1dbb      	adds	r3, r7, #6
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	b2d8      	uxtb	r0, r3
 80048dc:	1d3b      	adds	r3, r7, #4
 80048de:	881b      	ldrh	r3, [r3, #0]
 80048e0:	b2d9      	uxtb	r1, r3
 80048e2:	1dbb      	adds	r3, r7, #6
 80048e4:	881b      	ldrh	r3, [r3, #0]
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	3301      	adds	r3, #1
 80048ea:	b2da      	uxtb	r2, r3
 80048ec:	1d3b      	adds	r3, r7, #4
 80048ee:	881b      	ldrh	r3, [r3, #0]
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	3301      	adds	r3, #1
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	f7ff febb 	bl	8004670 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 80048fa:	1cbb      	adds	r3, r7, #2
 80048fc:	881b      	ldrh	r3, [r3, #0]
 80048fe:	0a1b      	lsrs	r3, r3, #8
 8004900:	b29b      	uxth	r3, r3
 8004902:	b2da      	uxtb	r2, r3
 8004904:	210c      	movs	r1, #12
 8004906:	187b      	adds	r3, r7, r1
 8004908:	701a      	strb	r2, [r3, #0]
 800490a:	1cbb      	adds	r3, r7, #2
 800490c:	881b      	ldrh	r3, [r3, #0]
 800490e:	b2da      	uxtb	r2, r3
 8004910:	187b      	adds	r3, r7, r1
 8004912:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 8004914:	187b      	adds	r3, r7, r1
 8004916:	2102      	movs	r1, #2
 8004918:	0018      	movs	r0, r3
 800491a:	f7ff fe2b 	bl	8004574 <ST7735_WriteData>

    ST7735_Unselect();
 800491e:	f7ff fdea 	bl	80044f6 <ST7735_Unselect>
 8004922:	e000      	b.n	8004926 <ST7735_DrawPixel+0x8e>
        return;
 8004924:	46c0      	nop			@ (mov r8, r8)
}
 8004926:	46bd      	mov	sp, r7
 8004928:	b005      	add	sp, #20
 800492a:	bd90      	pop	{r4, r7, pc}
 800492c:	2000027c 	.word	0x2000027c
 8004930:	2000027e 	.word	0x2000027e

08004934 <ST7735_DrawImage>:
    }

    ST7735_Unselect();
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8004934:	b5b0      	push	{r4, r5, r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	0005      	movs	r5, r0
 800493c:	000c      	movs	r4, r1
 800493e:	0010      	movs	r0, r2
 8004940:	0019      	movs	r1, r3
 8004942:	1dbb      	adds	r3, r7, #6
 8004944:	1c2a      	adds	r2, r5, #0
 8004946:	801a      	strh	r2, [r3, #0]
 8004948:	1d3b      	adds	r3, r7, #4
 800494a:	1c22      	adds	r2, r4, #0
 800494c:	801a      	strh	r2, [r3, #0]
 800494e:	1cbb      	adds	r3, r7, #2
 8004950:	1c02      	adds	r2, r0, #0
 8004952:	801a      	strh	r2, [r3, #0]
 8004954:	003b      	movs	r3, r7
 8004956:	1c0a      	adds	r2, r1, #0
 8004958:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 800495a:	1dbb      	adds	r3, r7, #6
 800495c:	881b      	ldrh	r3, [r3, #0]
 800495e:	4a2a      	ldr	r2, [pc, #168]	@ (8004a08 <ST7735_DrawImage+0xd4>)
 8004960:	2100      	movs	r1, #0
 8004962:	5e52      	ldrsh	r2, [r2, r1]
 8004964:	4293      	cmp	r3, r2
 8004966:	da47      	bge.n	80049f8 <ST7735_DrawImage+0xc4>
 8004968:	1d3b      	adds	r3, r7, #4
 800496a:	881b      	ldrh	r3, [r3, #0]
 800496c:	4a27      	ldr	r2, [pc, #156]	@ (8004a0c <ST7735_DrawImage+0xd8>)
 800496e:	2100      	movs	r1, #0
 8004970:	5e52      	ldrsh	r2, [r2, r1]
 8004972:	4293      	cmp	r3, r2
 8004974:	da40      	bge.n	80049f8 <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 8004976:	1dbb      	adds	r3, r7, #6
 8004978:	881a      	ldrh	r2, [r3, #0]
 800497a:	1cbb      	adds	r3, r7, #2
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	18d3      	adds	r3, r2, r3
 8004980:	4a21      	ldr	r2, [pc, #132]	@ (8004a08 <ST7735_DrawImage+0xd4>)
 8004982:	2100      	movs	r1, #0
 8004984:	5e52      	ldrsh	r2, [r2, r1]
 8004986:	4293      	cmp	r3, r2
 8004988:	dc38      	bgt.n	80049fc <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 800498a:	1d3b      	adds	r3, r7, #4
 800498c:	881a      	ldrh	r2, [r3, #0]
 800498e:	003b      	movs	r3, r7
 8004990:	881b      	ldrh	r3, [r3, #0]
 8004992:	18d3      	adds	r3, r2, r3
 8004994:	4a1d      	ldr	r2, [pc, #116]	@ (8004a0c <ST7735_DrawImage+0xd8>)
 8004996:	2100      	movs	r1, #0
 8004998:	5e52      	ldrsh	r2, [r2, r1]
 800499a:	4293      	cmp	r3, r2
 800499c:	dc30      	bgt.n	8004a00 <ST7735_DrawImage+0xcc>

    ST7735_Select();
 800499e:	f7ff fd9e 	bl	80044de <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80049a2:	1dbb      	adds	r3, r7, #6
 80049a4:	881b      	ldrh	r3, [r3, #0]
 80049a6:	b2d8      	uxtb	r0, r3
 80049a8:	1d3b      	adds	r3, r7, #4
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	b2d9      	uxtb	r1, r3
 80049ae:	1dbb      	adds	r3, r7, #6
 80049b0:	881b      	ldrh	r3, [r3, #0]
 80049b2:	b2da      	uxtb	r2, r3
 80049b4:	1cbb      	adds	r3, r7, #2
 80049b6:	881b      	ldrh	r3, [r3, #0]
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	18d3      	adds	r3, r2, r3
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	3b01      	subs	r3, #1
 80049c0:	b2dc      	uxtb	r4, r3
 80049c2:	1d3b      	adds	r3, r7, #4
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	b2da      	uxtb	r2, r3
 80049c8:	003b      	movs	r3, r7
 80049ca:	881b      	ldrh	r3, [r3, #0]
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	18d3      	adds	r3, r2, r3
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	0022      	movs	r2, r4
 80049d8:	f7ff fe4a 	bl	8004670 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 80049dc:	1cbb      	adds	r3, r7, #2
 80049de:	881b      	ldrh	r3, [r3, #0]
 80049e0:	003a      	movs	r2, r7
 80049e2:	8812      	ldrh	r2, [r2, #0]
 80049e4:	4353      	muls	r3, r2
 80049e6:	005a      	lsls	r2, r3, #1
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	0011      	movs	r1, r2
 80049ec:	0018      	movs	r0, r3
 80049ee:	f7ff fdc1 	bl	8004574 <ST7735_WriteData>
    ST7735_Unselect();
 80049f2:	f7ff fd80 	bl	80044f6 <ST7735_Unselect>
 80049f6:	e004      	b.n	8004a02 <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 80049f8:	46c0      	nop			@ (mov r8, r8)
 80049fa:	e002      	b.n	8004a02 <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 80049fc:	46c0      	nop			@ (mov r8, r8)
 80049fe:	e000      	b.n	8004a02 <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 8004a00:	46c0      	nop			@ (mov r8, r8)
}
 8004a02:	46bd      	mov	sp, r7
 8004a04:	b002      	add	sp, #8
 8004a06:	bdb0      	pop	{r4, r5, r7, pc}
 8004a08:	2000027c 	.word	0x2000027c
 8004a0c:	2000027e 	.word	0x2000027e

08004a10 <minmea_tocoord>:
/**
 * Convert a raw coordinate to a floating point DD.DDD... value.
 * Returns NaN for "unknown" values.
 */
static inline float minmea_tocoord(struct minmea_float *f)
{
 8004a10:	b5b0      	push	{r4, r5, r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
    if (f->scale == 0)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <minmea_tocoord+0x14>
        return NAN;
 8004a20:	4b1c      	ldr	r3, [pc, #112]	@ (8004a94 <minmea_tocoord+0x84>)
 8004a22:	e033      	b.n	8004a8c <minmea_tocoord+0x7c>
    int_least32_t degrees = f->value / (f->scale * 100);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	2164      	movs	r1, #100	@ 0x64
 8004a2e:	434b      	muls	r3, r1
 8004a30:	0019      	movs	r1, r3
 8004a32:	0010      	movs	r0, r2
 8004a34:	f7fb fc18 	bl	8000268 <__divsi3>
 8004a38:	0003      	movs	r3, r0
 8004a3a:	60fb      	str	r3, [r7, #12]
    int_least32_t minutes = f->value % (f->scale * 100);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	2164      	movs	r1, #100	@ 0x64
 8004a46:	434b      	muls	r3, r1
 8004a48:	0019      	movs	r1, r3
 8004a4a:	0010      	movs	r0, r2
 8004a4c:	f7fb fcf2 	bl	8000434 <__aeabi_idivmod>
 8004a50:	000b      	movs	r3, r1
 8004a52:	60bb      	str	r3, [r7, #8]
    return (float) degrees + (float) minutes / (60 * f->scale);
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f7fc fedf 	bl	8001818 <__aeabi_i2f>
 8004a5a:	1c04      	adds	r4, r0, #0
 8004a5c:	68b8      	ldr	r0, [r7, #8]
 8004a5e:	f7fc fedb 	bl	8001818 <__aeabi_i2f>
 8004a62:	1c05      	adds	r5, r0, #0
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	0013      	movs	r3, r2
 8004a6a:	011b      	lsls	r3, r3, #4
 8004a6c:	1a9b      	subs	r3, r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	0018      	movs	r0, r3
 8004a72:	f7fc fed1 	bl	8001818 <__aeabi_i2f>
 8004a76:	1c03      	adds	r3, r0, #0
 8004a78:	1c19      	adds	r1, r3, #0
 8004a7a:	1c28      	adds	r0, r5, #0
 8004a7c:	f7fc f90a 	bl	8000c94 <__aeabi_fdiv>
 8004a80:	1c03      	adds	r3, r0, #0
 8004a82:	1c19      	adds	r1, r3, #0
 8004a84:	1c20      	adds	r0, r4, #0
 8004a86:	f7fb ff13 	bl	80008b0 <__aeabi_fadd>
 8004a8a:	1c03      	adds	r3, r0, #0
}
 8004a8c:	1c18      	adds	r0, r3, #0
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b004      	add	sp, #16
 8004a92:	bdb0      	pop	{r4, r5, r7, pc}
 8004a94:	7fc00000 	.word	0x7fc00000

08004a98 <json_getSibling>:

/** Get the next sibling of a JSON property that is within a JSON object or array.
  * @param json A valid handler of a json property.
  * @retval The handler of the next sibling if found.
  * @retval Null pointer if the json property is the last one. */
static inline json_t const* json_getSibling( json_t const* json ) {
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
    return json->sibling;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
}
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	b002      	add	sp, #8
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <json_getChild>:
/** Get the first property of a JSON object or array.
  * @param json A valid handler of a json property.
  *             Its type must be JSON_OBJ or JSON_ARRAY.
  * @retval The handler of the first property if there is.
  * @retval Null pointer if the json object has not properties. */
static inline json_t const* json_getChild( json_t const* json ) {
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
    return json->u.c.child;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
}
 8004ab8:	0018      	movs	r0, r3
 8004aba:	46bd      	mov	sp, r7
 8004abc:	b002      	add	sp, #8
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <json_getInteger>:
}

/** Get the value of a json integer property.
  * @param property A valid handler of a json object. Its type must be JSON_INTEGER.
  * @return The value stdint. */
static inline int64_t json_getInteger( json_t const* property ) {
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  return strtoll( property->u.value,(char**)NULL, 10);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	220a      	movs	r2, #10
 8004ace:	2100      	movs	r1, #0
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	f00a f95f 	bl	800ed94 <strtoll>
 8004ad6:	0002      	movs	r2, r0
 8004ad8:	000b      	movs	r3, r1
}
 8004ada:	0010      	movs	r0, r2
 8004adc:	0019      	movs	r1, r3
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b002      	add	sp, #8
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <json_getReal>:

/** Get the value of a json real property.
  * @param property A valid handler of a json object. Its type must be JSON_REAL.
  * @return The value. */
static inline double json_getReal( json_t const* property ) {
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  return strtod( property->u.value,(char**)NULL );
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	2100      	movs	r1, #0
 8004af2:	0018      	movs	r0, r3
 8004af4:	f00a f806 	bl	800eb04 <strtod>
 8004af8:	0002      	movs	r2, r0
 8004afa:	000b      	movs	r3, r1
}
 8004afc:	0010      	movs	r0, r2
 8004afe:	0019      	movs	r1, r3
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b002      	add	sp, #8
 8004b04:	bd80      	pop	{r7, pc}
	...

08004b08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004b08:	b5b0      	push	{r4, r5, r7, lr}
 8004b0a:	b08e      	sub	sp, #56	@ 0x38
 8004b0c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004b0e:	f004 fa33 	bl	8008f78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b12:	f000 fccf 	bl	80054b4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  StructInit();
 8004b16:	f001 f971 	bl	8005dfc <StructInit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b1a:	f000 feff 	bl	800591c <MX_GPIO_Init>
  MX_I2C1_Init();
 8004b1e:	f000 fd2b 	bl	8005578 <MX_I2C1_Init>
  MX_SPI1_Init();
 8004b22:	f000 fd97 	bl	8005654 <MX_SPI1_Init>
  MX_TIM17_Init();
 8004b26:	f000 fdd5 	bl	80056d4 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8004b2a:	f000 fe5b 	bl	80057e4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004b2e:	f000 fea7 	bl	8005880 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8004b32:	f000 fd61 	bl	80055f8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	PeripheralInit();
 8004b36:	f001 f923 	bl	8005d80 <PeripheralInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//Before entering the while, fill the screen to clear it once
	fillScreen(BLACK);
 8004b3a:	2000      	movs	r0, #0
 8004b3c:	f7ff fb84 	bl	8004248 <fillScreen>
	while (1) {
		if ((totalFrames) % 200 == 0){
 8004b40:	4bbf      	ldr	r3, [pc, #764]	@ (8004e40 <main+0x338>)
 8004b42:	881b      	ldrh	r3, [r3, #0]
 8004b44:	21c8      	movs	r1, #200	@ 0xc8
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7fb fb8a 	bl	8000260 <__aeabi_uidivmod>
 8004b4c:	000b      	movs	r3, r1
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d104      	bne.n	8004b5e <main+0x56>
						GetLatLon();
 8004b54:	f002 fa90 	bl	8007078 <GetLatLon>
						checkTime=1;
 8004b58:	4bba      	ldr	r3, [pc, #744]	@ (8004e44 <main+0x33c>)
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	801a      	strh	r2, [r3, #0]
					}
		game.weeklyGoal = game.dailyGoal*(2*game.evo+1);
 8004b5e:	4aba      	ldr	r2, [pc, #744]	@ (8004e48 <main+0x340>)
 8004b60:	2392      	movs	r3, #146	@ 0x92
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	58d3      	ldr	r3, [r2, r3]
 8004b66:	4ab8      	ldr	r2, [pc, #736]	@ (8004e48 <main+0x340>)
 8004b68:	7c12      	ldrb	r2, [r2, #16]
 8004b6a:	0052      	lsls	r2, r2, #1
 8004b6c:	3201      	adds	r2, #1
 8004b6e:	435a      	muls	r2, r3
 8004b70:	0011      	movs	r1, r2
 8004b72:	4ab5      	ldr	r2, [pc, #724]	@ (8004e48 <main+0x340>)
 8004b74:	2394      	movs	r3, #148	@ 0x94
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	50d1      	str	r1, [r2, r3]
		_ADXL343_ReadReg8(0x15, &steps, 2);
 8004b7a:	4bb4      	ldr	r3, [pc, #720]	@ (8004e4c <main+0x344>)
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	0019      	movs	r1, r3
 8004b80:	2015      	movs	r0, #21
 8004b82:	f001 ff1f 	bl	80069c4 <_ADXL343_ReadReg8>

		//SendData();
		//ReceiveData();
		//_ADXL343_ReadReg8(0x00, &steps, 1);
		if (CheckExp(game.dailyGoal, game.stepsToday) == 1) {
 8004b86:	4ab0      	ldr	r2, [pc, #704]	@ (8004e48 <main+0x340>)
 8004b88:	2392      	movs	r3, #146	@ 0x92
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	58d3      	ldr	r3, [r2, r3]
 8004b8e:	0018      	movs	r0, r3
 8004b90:	4aad      	ldr	r2, [pc, #692]	@ (8004e48 <main+0x340>)
 8004b92:	2390      	movs	r3, #144	@ 0x90
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	58d3      	ldr	r3, [r2, r3]
 8004b98:	0019      	movs	r1, r3
 8004b9a:	f002 fa29 	bl	8006ff0 <CheckExp>
 8004b9e:	0003      	movs	r3, r0
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d107      	bne.n	8004bb4 <main+0xac>
			game.mood += moodIncrementUp;
 8004ba4:	4ba8      	ldr	r3, [pc, #672]	@ (8004e48 <main+0x340>)
 8004ba6:	7c5a      	ldrb	r2, [r3, #17]
 8004ba8:	2301      	movs	r3, #1
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	18d3      	adds	r3, r2, r3
 8004bae:	b2da      	uxtb	r2, r3
 8004bb0:	4ba5      	ldr	r3, [pc, #660]	@ (8004e48 <main+0x340>)
 8004bb2:	745a      	strb	r2, [r3, #17]
			//game.stepsToday = 0;
		}
		if(CheckExp(game.weeklyGoal, game.weeklySteps)==1) {
 8004bb4:	4aa4      	ldr	r2, [pc, #656]	@ (8004e48 <main+0x340>)
 8004bb6:	2394      	movs	r3, #148	@ 0x94
 8004bb8:	005b      	lsls	r3, r3, #1
 8004bba:	58d3      	ldr	r3, [r2, r3]
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	4aa2      	ldr	r2, [pc, #648]	@ (8004e48 <main+0x340>)
 8004bc0:	238e      	movs	r3, #142	@ 0x8e
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	58d3      	ldr	r3, [r2, r3]
 8004bc6:	0019      	movs	r1, r3
 8004bc8:	f002 fa12 	bl	8006ff0 <CheckExp>
 8004bcc:	0003      	movs	r3, r0
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d101      	bne.n	8004bd6 <main+0xce>
			Evolve();
 8004bd2:	f001 fa1b 	bl	800600c <Evolve>
		}

		if (checkTime) {
 8004bd6:	4b9b      	ldr	r3, [pc, #620]	@ (8004e44 <main+0x33c>)
 8004bd8:	881b      	ldrh	r3, [r3, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d045      	beq.n	8004c6a <main+0x162>
			checkTime=0;
 8004bde:	4b99      	ldr	r3, [pc, #612]	@ (8004e44 <main+0x33c>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	801a      	strh	r2, [r3, #0]
                  			FlashWrite();
 8004be4:	f001 fa4c 	bl	8006080 <FlashWrite>
			if (((game.time.minutes % dayLength) == 0)
 8004be8:	4b97      	ldr	r3, [pc, #604]	@ (8004e48 <main+0x340>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	2218      	movs	r2, #24
 8004bee:	0011      	movs	r1, r2
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f7fb fc1f 	bl	8000434 <__aeabi_idivmod>
 8004bf6:	1e0b      	subs	r3, r1, #0
 8004bf8:	d122      	bne.n	8004c40 <main+0x138>
					&& game.time.minutes > 0) {
 8004bfa:	4b93      	ldr	r3, [pc, #588]	@ (8004e48 <main+0x340>)
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	dd1e      	ble.n	8004c40 <main+0x138>
				if (CheckExp(game.dailyGoal, game.stepsToday) == -1)
 8004c02:	4a91      	ldr	r2, [pc, #580]	@ (8004e48 <main+0x340>)
 8004c04:	2392      	movs	r3, #146	@ 0x92
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	58d3      	ldr	r3, [r2, r3]
 8004c0a:	0018      	movs	r0, r3
 8004c0c:	4a8e      	ldr	r2, [pc, #568]	@ (8004e48 <main+0x340>)
 8004c0e:	2390      	movs	r3, #144	@ 0x90
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	58d3      	ldr	r3, [r2, r3]
 8004c14:	0019      	movs	r1, r3
 8004c16:	f002 f9eb 	bl	8006ff0 <CheckExp>
 8004c1a:	0003      	movs	r3, r0
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	d107      	bne.n	8004c30 <main+0x128>
					{
					game.mood -= moodIncrementDown;
 8004c20:	4b89      	ldr	r3, [pc, #548]	@ (8004e48 <main+0x340>)
 8004c22:	7c5a      	ldrb	r2, [r3, #17]
 8004c24:	2301      	movs	r3, #1
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	b2da      	uxtb	r2, r3
 8004c2c:	4b86      	ldr	r3, [pc, #536]	@ (8004e48 <main+0x340>)
 8004c2e:	745a      	strb	r2, [r3, #17]
					if(game.mood < 0)
						game.mood = 0;
					}
				game.stepsToday = 0;
 8004c30:	4a85      	ldr	r2, [pc, #532]	@ (8004e48 <main+0x340>)
 8004c32:	2390      	movs	r3, #144	@ 0x90
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	2100      	movs	r1, #0
 8004c38:	50d1      	str	r1, [r2, r3]
				//memset(&game.positions, 0, sizeof(game.positions));
				//game.numLocations = 0;
				checkTime = 0;
 8004c3a:	4b82      	ldr	r3, [pc, #520]	@ (8004e44 <main+0x33c>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	801a      	strh	r2, [r3, #0]
			}

			if (((game.time.minutes % weekLength) == 0)
 8004c40:	4b81      	ldr	r3, [pc, #516]	@ (8004e48 <main+0x340>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	22a8      	movs	r2, #168	@ 0xa8
 8004c46:	0011      	movs	r1, r2
 8004c48:	0018      	movs	r0, r3
 8004c4a:	f7fb fbf3 	bl	8000434 <__aeabi_idivmod>
 8004c4e:	1e0b      	subs	r3, r1, #0
 8004c50:	d10b      	bne.n	8004c6a <main+0x162>
					&& game.time.minutes > 0) {
 8004c52:	4b7d      	ldr	r3, [pc, #500]	@ (8004e48 <main+0x340>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	dd07      	ble.n	8004c6a <main+0x162>
				game.weeklySteps = 0;
 8004c5a:	4a7b      	ldr	r2, [pc, #492]	@ (8004e48 <main+0x340>)
 8004c5c:	238e      	movs	r3, #142	@ 0x8e
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	2100      	movs	r1, #0
 8004c62:	50d1      	str	r1, [r2, r3]
				checkTime = 0;
 8004c64:	4b77      	ldr	r3, [pc, #476]	@ (8004e44 <main+0x33c>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	801a      	strh	r2, [r3, #0]
			}
		}
		if (steps != 0) {
 8004c6a:	4b78      	ldr	r3, [pc, #480]	@ (8004e4c <main+0x344>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d027      	beq.n	8004cc2 <main+0x1ba>
			game.stepsToday += steps;
 8004c72:	4a75      	ldr	r2, [pc, #468]	@ (8004e48 <main+0x340>)
 8004c74:	2390      	movs	r3, #144	@ 0x90
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	58d2      	ldr	r2, [r2, r3]
 8004c7a:	4b74      	ldr	r3, [pc, #464]	@ (8004e4c <main+0x344>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	18d1      	adds	r1, r2, r3
 8004c80:	4a71      	ldr	r2, [pc, #452]	@ (8004e48 <main+0x340>)
 8004c82:	2390      	movs	r3, #144	@ 0x90
 8004c84:	005b      	lsls	r3, r3, #1
 8004c86:	50d1      	str	r1, [r2, r3]
			game.weeklySteps += steps;
 8004c88:	4a6f      	ldr	r2, [pc, #444]	@ (8004e48 <main+0x340>)
 8004c8a:	238e      	movs	r3, #142	@ 0x8e
 8004c8c:	005b      	lsls	r3, r3, #1
 8004c8e:	58d2      	ldr	r2, [r2, r3]
 8004c90:	4b6e      	ldr	r3, [pc, #440]	@ (8004e4c <main+0x344>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	18d1      	adds	r1, r2, r3
 8004c96:	4a6c      	ldr	r2, [pc, #432]	@ (8004e48 <main+0x340>)
 8004c98:	238e      	movs	r3, #142	@ 0x8e
 8004c9a:	005b      	lsls	r3, r3, #1
 8004c9c:	50d1      	str	r1, [r2, r3]
			game.allSteps += steps;
 8004c9e:	4a6a      	ldr	r2, [pc, #424]	@ (8004e48 <main+0x340>)
 8004ca0:	238c      	movs	r3, #140	@ 0x8c
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	58d2      	ldr	r2, [r2, r3]
 8004ca6:	4b69      	ldr	r3, [pc, #420]	@ (8004e4c <main+0x344>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	18d1      	adds	r1, r2, r3
 8004cac:	4a66      	ldr	r2, [pc, #408]	@ (8004e48 <main+0x340>)
 8004cae:	238c      	movs	r3, #140	@ 0x8c
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	50d1      	str	r1, [r2, r3]
			steps = 0;
 8004cb4:	4b65      	ldr	r3, [pc, #404]	@ (8004e4c <main+0x344>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	601a      	str	r2, [r3, #0]
			_ADXL343_WriteReg8(0x7E, 0xB1);
 8004cba:	21b1      	movs	r1, #177	@ 0xb1
 8004cbc:	207e      	movs	r0, #126	@ 0x7e
 8004cbe:	f001 feb3 	bl	8006a28 <_ADXL343_WriteReg8>
		}
		++updateScreen;
 8004cc2:	4b63      	ldr	r3, [pc, #396]	@ (8004e50 <main+0x348>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	4b61      	ldr	r3, [pc, #388]	@ (8004e50 <main+0x348>)
 8004cca:	601a      	str	r2, [r3, #0]
		//SendData();
		//HAL_UART_Transmit(&huart2, "hello", 5, 100);
		switch (currentMenu) {
 8004ccc:	4b61      	ldr	r3, [pc, #388]	@ (8004e54 <main+0x34c>)
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d100      	bne.n	8004cd6 <main+0x1ce>
 8004cd4:	e254      	b.n	8005180 <main+0x678>
 8004cd6:	dd01      	ble.n	8004cdc <main+0x1d4>
 8004cd8:	f000 fbc2 	bl	8005460 <main+0x958>
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d100      	bne.n	8004ce2 <main+0x1da>
 8004ce0:	e0cc      	b.n	8004e7c <main+0x374>
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d001      	beq.n	8004cea <main+0x1e2>
 8004ce6:	f000 fbbb 	bl	8005460 <main+0x958>
		case Main:


			if (updateScreen >= 3) {
 8004cea:	4b59      	ldr	r3, [pc, #356]	@ (8004e50 <main+0x348>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	d961      	bls.n	8004db6 <main+0x2ae>
				updateScreen = 0;
 8004cf2:	4b57      	ldr	r3, [pc, #348]	@ (8004e50 <main+0x348>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	601a      	str	r2, [r3, #0]

				AnimateCharacter(imgPalette);
 8004cf8:	4b57      	ldr	r3, [pc, #348]	@ (8004e58 <main+0x350>)
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f001 fbee 	bl	80064dc <AnimateCharacter>
				//Update steps
				drawString(0, 150, "-SILLY LITTLE GUY-", WHITE, BLACK, 1, 1);
 8004d00:	2301      	movs	r3, #1
 8004d02:	425b      	negs	r3, r3
 8004d04:	4a55      	ldr	r2, [pc, #340]	@ (8004e5c <main+0x354>)
 8004d06:	2101      	movs	r1, #1
 8004d08:	9102      	str	r1, [sp, #8]
 8004d0a:	2101      	movs	r1, #1
 8004d0c:	9101      	str	r1, [sp, #4]
 8004d0e:	2100      	movs	r1, #0
 8004d10:	9100      	str	r1, [sp, #0]
 8004d12:	2196      	movs	r1, #150	@ 0x96
 8004d14:	2000      	movs	r0, #0
 8004d16:	f7ff f952 	bl	8003fbe <drawString>
				sprintf(buffer2, "Steps: %d ", game.stepsToday);
 8004d1a:	4a4b      	ldr	r2, [pc, #300]	@ (8004e48 <main+0x340>)
 8004d1c:	2390      	movs	r3, #144	@ 0x90
 8004d1e:	005b      	lsls	r3, r3, #1
 8004d20:	58d2      	ldr	r2, [r2, r3]
 8004d22:	494f      	ldr	r1, [pc, #316]	@ (8004e60 <main+0x358>)
 8004d24:	4b4f      	ldr	r3, [pc, #316]	@ (8004e64 <main+0x35c>)
 8004d26:	0018      	movs	r0, r3
 8004d28:	f00a f904 	bl	800ef34 <siprintf>
				drawString(0, 0, buffer2, WHITE, BLACK, 1, 1);
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	425b      	negs	r3, r3
 8004d30:	4a4c      	ldr	r2, [pc, #304]	@ (8004e64 <main+0x35c>)
 8004d32:	2101      	movs	r1, #1
 8004d34:	9102      	str	r1, [sp, #8]
 8004d36:	2101      	movs	r1, #1
 8004d38:	9101      	str	r1, [sp, #4]
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	9100      	str	r1, [sp, #0]
 8004d3e:	2100      	movs	r1, #0
 8004d40:	2000      	movs	r0, #0
 8004d42:	f7ff f93c 	bl	8003fbe <drawString>
				sprintf(buffer2, "Exp: %d", (int) ((float) game.weeklySteps* (1.0f + ((float) game.numLocations) / expDivisor)));
 8004d46:	4a40      	ldr	r2, [pc, #256]	@ (8004e48 <main+0x340>)
 8004d48:	238e      	movs	r3, #142	@ 0x8e
 8004d4a:	005b      	lsls	r3, r3, #1
 8004d4c:	58d3      	ldr	r3, [r2, r3]
 8004d4e:	0018      	movs	r0, r3
 8004d50:	f7fc fdb2 	bl	80018b8 <__aeabi_ui2f>
 8004d54:	1c04      	adds	r4, r0, #0
 8004d56:	4b3c      	ldr	r3, [pc, #240]	@ (8004e48 <main+0x340>)
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	f7fc fdac 	bl	80018b8 <__aeabi_ui2f>
 8004d60:	1c03      	adds	r3, r0, #0
 8004d62:	2281      	movs	r2, #129	@ 0x81
 8004d64:	05d2      	lsls	r2, r2, #23
 8004d66:	1c11      	adds	r1, r2, #0
 8004d68:	1c18      	adds	r0, r3, #0
 8004d6a:	f7fb ff93 	bl	8000c94 <__aeabi_fdiv>
 8004d6e:	1c03      	adds	r3, r0, #0
 8004d70:	21fe      	movs	r1, #254	@ 0xfe
 8004d72:	0589      	lsls	r1, r1, #22
 8004d74:	1c18      	adds	r0, r3, #0
 8004d76:	f7fb fd9b 	bl	80008b0 <__aeabi_fadd>
 8004d7a:	1c03      	adds	r3, r0, #0
 8004d7c:	1c19      	adds	r1, r3, #0
 8004d7e:	1c20      	adds	r0, r4, #0
 8004d80:	f7fc f956 	bl	8001030 <__aeabi_fmul>
 8004d84:	1c03      	adds	r3, r0, #0
 8004d86:	1c18      	adds	r0, r3, #0
 8004d88:	f7fc fd26 	bl	80017d8 <__aeabi_f2iz>
 8004d8c:	0002      	movs	r2, r0
 8004d8e:	4936      	ldr	r1, [pc, #216]	@ (8004e68 <main+0x360>)
 8004d90:	4b34      	ldr	r3, [pc, #208]	@ (8004e64 <main+0x35c>)
 8004d92:	0018      	movs	r0, r3
 8004d94:	f00a f8ce 	bl	800ef34 <siprintf>
				drawString(0, 130, buffer2, WHITE, BLACK, 1, 1);
 8004d98:	2301      	movs	r3, #1
 8004d9a:	425b      	negs	r3, r3
 8004d9c:	4a31      	ldr	r2, [pc, #196]	@ (8004e64 <main+0x35c>)
 8004d9e:	2101      	movs	r1, #1
 8004da0:	9102      	str	r1, [sp, #8]
 8004da2:	2101      	movs	r1, #1
 8004da4:	9101      	str	r1, [sp, #4]
 8004da6:	2100      	movs	r1, #0
 8004da8:	9100      	str	r1, [sp, #0]
 8004daa:	2182      	movs	r1, #130	@ 0x82
 8004dac:	2000      	movs	r0, #0
 8004dae:	f7ff f906 	bl	8003fbe <drawString>
				Emote();
 8004db2:	f002 faa9 	bl	8007308 <Emote>
			}

			//Interact with the SLG
			if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET) {
 8004db6:	4b2d      	ldr	r3, [pc, #180]	@ (8004e6c <main+0x364>)
 8004db8:	2102      	movs	r1, #2
 8004dba:	0018      	movs	r0, r3
 8004dbc:	f004 fd98 	bl	80098f0 <HAL_GPIO_ReadPin>
 8004dc0:	0003      	movs	r3, r0
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d101      	bne.n	8004dca <main+0x2c2>
				//if(game.weeklySteps == game.weeklyGoal)
				//{
					//Evolve();
				//}
				//Evolve();
				FlashErase();
 8004dc6:	f001 f93d 	bl	8006044 <FlashErase>
				//FlashWrite();
				//StructInit();
			}

			//Change current Menu
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 8004dca:	4b29      	ldr	r3, [pc, #164]	@ (8004e70 <main+0x368>)
 8004dcc:	2104      	movs	r1, #4
 8004dce:	0018      	movs	r0, r3
 8004dd0:	f004 fd8e 	bl	80098f0 <HAL_GPIO_ReadPin>
 8004dd4:	0003      	movs	r3, r0
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d111      	bne.n	8004dfe <main+0x2f6>
				effect = MenuBeep;
 8004dda:	4b26      	ldr	r3, [pc, #152]	@ (8004e74 <main+0x36c>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8004de0:	4b24      	ldr	r3, [pc, #144]	@ (8004e74 <main+0x36c>)
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	0018      	movs	r0, r3
 8004de6:	f000 fe67 	bl	8005ab8 <PlayEffect>

				currentMenu = Settings;
 8004dea:	4b1a      	ldr	r3, [pc, #104]	@ (8004e54 <main+0x34c>)
 8004dec:	2204      	movs	r2, #4
 8004dee:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 8004df0:	4b21      	ldr	r3, [pc, #132]	@ (8004e78 <main+0x370>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8004df6:	2000      	movs	r0, #0
 8004df8:	f7ff fa26 	bl	8004248 <fillScreen>
				canChange = 0;
				fillScreen(BLACK);
			} else
				canChange = 1;

			break;
 8004dfc:	e330      	b.n	8005460 <main+0x958>
			} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET) {
 8004dfe:	2380      	movs	r3, #128	@ 0x80
 8004e00:	011a      	lsls	r2, r3, #4
 8004e02:	23a0      	movs	r3, #160	@ 0xa0
 8004e04:	05db      	lsls	r3, r3, #23
 8004e06:	0011      	movs	r1, r2
 8004e08:	0018      	movs	r0, r3
 8004e0a:	f004 fd71 	bl	80098f0 <HAL_GPIO_ReadPin>
 8004e0e:	0003      	movs	r3, r0
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d111      	bne.n	8004e38 <main+0x330>
				effect = MenuBeep;
 8004e14:	4b17      	ldr	r3, [pc, #92]	@ (8004e74 <main+0x36c>)
 8004e16:	2200      	movs	r2, #0
 8004e18:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8004e1a:	4b16      	ldr	r3, [pc, #88]	@ (8004e74 <main+0x36c>)
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f000 fe4a 	bl	8005ab8 <PlayEffect>
				currentMenu = StatsDisplay;
 8004e24:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <main+0x34c>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 8004e2a:	4b13      	ldr	r3, [pc, #76]	@ (8004e78 <main+0x370>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8004e30:	2000      	movs	r0, #0
 8004e32:	f7ff fa09 	bl	8004248 <fillScreen>
			break;
 8004e36:	e313      	b.n	8005460 <main+0x958>
				canChange = 1;
 8004e38:	4b0f      	ldr	r3, [pc, #60]	@ (8004e78 <main+0x370>)
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	701a      	strb	r2, [r3, #0]
			break;
 8004e3e:	e30f      	b.n	8005460 <main+0x958>
 8004e40:	2000043c 	.word	0x2000043c
 8004e44:	20000000 	.word	0x20000000
 8004e48:	20000298 	.word	0x20000298
 8004e4c:	2000126c 	.word	0x2000126c
 8004e50:	2000028c 	.word	0x2000028c
 8004e54:	20000002 	.word	0x20000002
 8004e58:	08011fcc 	.word	0x08011fcc
 8004e5c:	080116c8 	.word	0x080116c8
 8004e60:	080116dc 	.word	0x080116dc
 8004e64:	20001208 	.word	0x20001208
 8004e68:	080116e8 	.word	0x080116e8
 8004e6c:	50000800 	.word	0x50000800
 8004e70:	50000400 	.word	0x50000400
 8004e74:	20000288 	.word	0x20000288
 8004e78:	20000003 	.word	0x20000003
		case StatsDisplay:

			if (updateScreen >= 5) {
 8004e7c:	4bec      	ldr	r3, [pc, #944]	@ (8005230 <main+0x728>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2b04      	cmp	r3, #4
 8004e82:	d800      	bhi.n	8004e86 <main+0x37e>
 8004e84:	e15e      	b.n	8005144 <main+0x63c>
				//fillScreen(BLACK);

				drawString(0, 150, "STEPS", WHITE, BLACK, 1, 1);
 8004e86:	2301      	movs	r3, #1
 8004e88:	425b      	negs	r3, r3
 8004e8a:	4aea      	ldr	r2, [pc, #936]	@ (8005234 <main+0x72c>)
 8004e8c:	2101      	movs	r1, #1
 8004e8e:	9102      	str	r1, [sp, #8]
 8004e90:	2101      	movs	r1, #1
 8004e92:	9101      	str	r1, [sp, #4]
 8004e94:	2100      	movs	r1, #0
 8004e96:	9100      	str	r1, [sp, #0]
 8004e98:	2196      	movs	r1, #150	@ 0x96
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	f7ff f88f 	bl	8003fbe <drawString>
				sprintf(buffer2, "Today: %d ", game.stepsToday);
 8004ea0:	4ae5      	ldr	r2, [pc, #916]	@ (8005238 <main+0x730>)
 8004ea2:	2390      	movs	r3, #144	@ 0x90
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	58d2      	ldr	r2, [r2, r3]
 8004ea8:	49e4      	ldr	r1, [pc, #912]	@ (800523c <main+0x734>)
 8004eaa:	4be5      	ldr	r3, [pc, #916]	@ (8005240 <main+0x738>)
 8004eac:	0018      	movs	r0, r3
 8004eae:	f00a f841 	bl	800ef34 <siprintf>
				drawString(0, 140, buffer2, WHITE, BLACK, 1, 1);
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	425b      	negs	r3, r3
 8004eb6:	4ae2      	ldr	r2, [pc, #904]	@ (8005240 <main+0x738>)
 8004eb8:	2101      	movs	r1, #1
 8004eba:	9102      	str	r1, [sp, #8]
 8004ebc:	2101      	movs	r1, #1
 8004ebe:	9101      	str	r1, [sp, #4]
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	9100      	str	r1, [sp, #0]
 8004ec4:	218c      	movs	r1, #140	@ 0x8c
 8004ec6:	2000      	movs	r0, #0
 8004ec8:	f7ff f879 	bl	8003fbe <drawString>
				sprintf(buffer2, "This week: %d ", game.weeklySteps);
 8004ecc:	4ada      	ldr	r2, [pc, #872]	@ (8005238 <main+0x730>)
 8004ece:	238e      	movs	r3, #142	@ 0x8e
 8004ed0:	005b      	lsls	r3, r3, #1
 8004ed2:	58d2      	ldr	r2, [r2, r3]
 8004ed4:	49db      	ldr	r1, [pc, #876]	@ (8005244 <main+0x73c>)
 8004ed6:	4bda      	ldr	r3, [pc, #872]	@ (8005240 <main+0x738>)
 8004ed8:	0018      	movs	r0, r3
 8004eda:	f00a f82b 	bl	800ef34 <siprintf>
				drawString(0, 130, buffer2, WHITE, BLACK, 1, 1);
 8004ede:	2301      	movs	r3, #1
 8004ee0:	425b      	negs	r3, r3
 8004ee2:	4ad7      	ldr	r2, [pc, #860]	@ (8005240 <main+0x738>)
 8004ee4:	2101      	movs	r1, #1
 8004ee6:	9102      	str	r1, [sp, #8]
 8004ee8:	2101      	movs	r1, #1
 8004eea:	9101      	str	r1, [sp, #4]
 8004eec:	2100      	movs	r1, #0
 8004eee:	9100      	str	r1, [sp, #0]
 8004ef0:	2182      	movs	r1, #130	@ 0x82
 8004ef2:	2000      	movs	r0, #0
 8004ef4:	f7ff f863 	bl	8003fbe <drawString>
				sprintf(buffer2, "All time: %d ", game.allSteps);
 8004ef8:	4acf      	ldr	r2, [pc, #828]	@ (8005238 <main+0x730>)
 8004efa:	238c      	movs	r3, #140	@ 0x8c
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	58d2      	ldr	r2, [r2, r3]
 8004f00:	49d1      	ldr	r1, [pc, #836]	@ (8005248 <main+0x740>)
 8004f02:	4bcf      	ldr	r3, [pc, #828]	@ (8005240 <main+0x738>)
 8004f04:	0018      	movs	r0, r3
 8004f06:	f00a f815 	bl	800ef34 <siprintf>
				drawString(0, 120, buffer2, WHITE, BLACK, 1, 1);
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	425b      	negs	r3, r3
 8004f0e:	4acc      	ldr	r2, [pc, #816]	@ (8005240 <main+0x738>)
 8004f10:	2101      	movs	r1, #1
 8004f12:	9102      	str	r1, [sp, #8]
 8004f14:	2101      	movs	r1, #1
 8004f16:	9101      	str	r1, [sp, #4]
 8004f18:	2100      	movs	r1, #0
 8004f1a:	9100      	str	r1, [sp, #0]
 8004f1c:	2178      	movs	r1, #120	@ 0x78
 8004f1e:	2000      	movs	r0, #0
 8004f20:	f7ff f84d 	bl	8003fbe <drawString>
				drawString(0, 110, "POSITIONS", WHITE, BLACK, 1, 1);
 8004f24:	2301      	movs	r3, #1
 8004f26:	425b      	negs	r3, r3
 8004f28:	4ac8      	ldr	r2, [pc, #800]	@ (800524c <main+0x744>)
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	9102      	str	r1, [sp, #8]
 8004f2e:	2101      	movs	r1, #1
 8004f30:	9101      	str	r1, [sp, #4]
 8004f32:	2100      	movs	r1, #0
 8004f34:	9100      	str	r1, [sp, #0]
 8004f36:	216e      	movs	r1, #110	@ 0x6e
 8004f38:	2000      	movs	r0, #0
 8004f3a:	f7ff f840 	bl	8003fbe <drawString>
				sprintf(buffer2, "Count/Mult: %d", game.numLocations);
 8004f3e:	4bbe      	ldr	r3, [pc, #760]	@ (8005238 <main+0x730>)
 8004f40:	695a      	ldr	r2, [r3, #20]
 8004f42:	49c3      	ldr	r1, [pc, #780]	@ (8005250 <main+0x748>)
 8004f44:	4bbe      	ldr	r3, [pc, #760]	@ (8005240 <main+0x738>)
 8004f46:	0018      	movs	r0, r3
 8004f48:	f009 fff4 	bl	800ef34 <siprintf>
				drawString(0, 100, buffer2, WHITE, BLACK, 1, 1);
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	425b      	negs	r3, r3
 8004f50:	4abb      	ldr	r2, [pc, #748]	@ (8005240 <main+0x738>)
 8004f52:	2101      	movs	r1, #1
 8004f54:	9102      	str	r1, [sp, #8]
 8004f56:	2101      	movs	r1, #1
 8004f58:	9101      	str	r1, [sp, #4]
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	9100      	str	r1, [sp, #0]
 8004f5e:	2164      	movs	r1, #100	@ 0x64
 8004f60:	2000      	movs	r0, #0
 8004f62:	f7ff f82c 	bl	8003fbe <drawString>
				sprintf(buffer2, "Old Lat: %d.%d",
						(int) (game.positions[game.numLocations - 1].lat),
 8004f66:	4bb4      	ldr	r3, [pc, #720]	@ (8005238 <main+0x730>)
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	1e5a      	subs	r2, r3, #1
 8004f6c:	4bb2      	ldr	r3, [pc, #712]	@ (8005238 <main+0x730>)
 8004f6e:	3203      	adds	r2, #3
 8004f70:	00d2      	lsls	r2, r2, #3
 8004f72:	58d3      	ldr	r3, [r2, r3]
				sprintf(buffer2, "Old Lat: %d.%d",
 8004f74:	1c18      	adds	r0, r3, #0
 8004f76:	f7fc fc2f 	bl	80017d8 <__aeabi_f2iz>
 8004f7a:	0004      	movs	r4, r0
						abs(
								(int) (((game.positions[game.numLocations - 1].lat)
 8004f7c:	4bae      	ldr	r3, [pc, #696]	@ (8005238 <main+0x730>)
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	1e5a      	subs	r2, r3, #1
 8004f82:	4bad      	ldr	r3, [pc, #692]	@ (8005238 <main+0x730>)
 8004f84:	3203      	adds	r2, #3
 8004f86:	00d2      	lsls	r2, r2, #3
 8004f88:	58d3      	ldr	r3, [r2, r3]
										* 10000)) % 10000));
 8004f8a:	49b2      	ldr	r1, [pc, #712]	@ (8005254 <main+0x74c>)
 8004f8c:	1c18      	adds	r0, r3, #0
 8004f8e:	f7fc f84f 	bl	8001030 <__aeabi_fmul>
 8004f92:	1c03      	adds	r3, r0, #0
								(int) (((game.positions[game.numLocations - 1].lat)
 8004f94:	1c18      	adds	r0, r3, #0
 8004f96:	f7fc fc1f 	bl	80017d8 <__aeabi_f2iz>
 8004f9a:	0003      	movs	r3, r0
										* 10000)) % 10000));
 8004f9c:	49ae      	ldr	r1, [pc, #696]	@ (8005258 <main+0x750>)
 8004f9e:	0018      	movs	r0, r3
 8004fa0:	f7fb fa48 	bl	8000434 <__aeabi_idivmod>
 8004fa4:	000b      	movs	r3, r1
				sprintf(buffer2, "Old Lat: %d.%d",
 8004fa6:	17da      	asrs	r2, r3, #31
 8004fa8:	189b      	adds	r3, r3, r2
 8004faa:	4053      	eors	r3, r2
 8004fac:	49ab      	ldr	r1, [pc, #684]	@ (800525c <main+0x754>)
 8004fae:	48a4      	ldr	r0, [pc, #656]	@ (8005240 <main+0x738>)
 8004fb0:	0022      	movs	r2, r4
 8004fb2:	f009 ffbf 	bl	800ef34 <siprintf>
				drawString(0, 90, buffer2, WHITE, BLACK, 1, 1);
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	425b      	negs	r3, r3
 8004fba:	4aa1      	ldr	r2, [pc, #644]	@ (8005240 <main+0x738>)
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	9102      	str	r1, [sp, #8]
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	9101      	str	r1, [sp, #4]
 8004fc4:	2100      	movs	r1, #0
 8004fc6:	9100      	str	r1, [sp, #0]
 8004fc8:	215a      	movs	r1, #90	@ 0x5a
 8004fca:	2000      	movs	r0, #0
 8004fcc:	f7fe fff7 	bl	8003fbe <drawString>
				sprintf(buffer2, "Old Lon: %d.%d",
						(int) (game.positions[game.numLocations - 1].lon),
 8004fd0:	4b99      	ldr	r3, [pc, #612]	@ (8005238 <main+0x730>)
 8004fd2:	695b      	ldr	r3, [r3, #20]
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	4a98      	ldr	r2, [pc, #608]	@ (8005238 <main+0x730>)
 8004fd8:	3303      	adds	r3, #3
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	18d3      	adds	r3, r2, r3
 8004fde:	3304      	adds	r3, #4
 8004fe0:	681b      	ldr	r3, [r3, #0]
				sprintf(buffer2, "Old Lon: %d.%d",
 8004fe2:	1c18      	adds	r0, r3, #0
 8004fe4:	f7fc fbf8 	bl	80017d8 <__aeabi_f2iz>
 8004fe8:	0004      	movs	r4, r0
						abs(
								(int) (((game.positions[game.numLocations - 1].lon)
 8004fea:	4b93      	ldr	r3, [pc, #588]	@ (8005238 <main+0x730>)
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	4a91      	ldr	r2, [pc, #580]	@ (8005238 <main+0x730>)
 8004ff2:	3303      	adds	r3, #3
 8004ff4:	00db      	lsls	r3, r3, #3
 8004ff6:	18d3      	adds	r3, r2, r3
 8004ff8:	3304      	adds	r3, #4
 8004ffa:	681b      	ldr	r3, [r3, #0]
										* 10000)) % 10000));
 8004ffc:	4995      	ldr	r1, [pc, #596]	@ (8005254 <main+0x74c>)
 8004ffe:	1c18      	adds	r0, r3, #0
 8005000:	f7fc f816 	bl	8001030 <__aeabi_fmul>
 8005004:	1c03      	adds	r3, r0, #0
								(int) (((game.positions[game.numLocations - 1].lon)
 8005006:	1c18      	adds	r0, r3, #0
 8005008:	f7fc fbe6 	bl	80017d8 <__aeabi_f2iz>
 800500c:	0003      	movs	r3, r0
										* 10000)) % 10000));
 800500e:	4992      	ldr	r1, [pc, #584]	@ (8005258 <main+0x750>)
 8005010:	0018      	movs	r0, r3
 8005012:	f7fb fa0f 	bl	8000434 <__aeabi_idivmod>
 8005016:	000b      	movs	r3, r1
				sprintf(buffer2, "Old Lon: %d.%d",
 8005018:	17da      	asrs	r2, r3, #31
 800501a:	189b      	adds	r3, r3, r2
 800501c:	4053      	eors	r3, r2
 800501e:	4990      	ldr	r1, [pc, #576]	@ (8005260 <main+0x758>)
 8005020:	4887      	ldr	r0, [pc, #540]	@ (8005240 <main+0x738>)
 8005022:	0022      	movs	r2, r4
 8005024:	f009 ff86 	bl	800ef34 <siprintf>
				drawString(0, 80, buffer2, WHITE, BLACK, 1, 1);
 8005028:	2301      	movs	r3, #1
 800502a:	425b      	negs	r3, r3
 800502c:	4a84      	ldr	r2, [pc, #528]	@ (8005240 <main+0x738>)
 800502e:	2101      	movs	r1, #1
 8005030:	9102      	str	r1, [sp, #8]
 8005032:	2101      	movs	r1, #1
 8005034:	9101      	str	r1, [sp, #4]
 8005036:	2100      	movs	r1, #0
 8005038:	9100      	str	r1, [sp, #0]
 800503a:	2150      	movs	r1, #80	@ 0x50
 800503c:	2000      	movs	r0, #0
 800503e:	f7fe ffbe 	bl	8003fbe <drawString>
				if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET) {
 8005042:	4b88      	ldr	r3, [pc, #544]	@ (8005264 <main+0x75c>)
 8005044:	2102      	movs	r1, #2
 8005046:	0018      	movs	r0, r3
 8005048:	f004 fc52 	bl	80098f0 <HAL_GPIO_ReadPin>
 800504c:	0003      	movs	r3, r0
 800504e:	2b01      	cmp	r3, #1
 8005050:	d175      	bne.n	800513e <main+0x636>
					if(GetJustLatLon().lat<2000.0f){
 8005052:	003b      	movs	r3, r7
 8005054:	0018      	movs	r0, r3
 8005056:	f002 fa13 	bl	8007480 <GetJustLatLon>
 800505a:	003b      	movs	r3, r7
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4982      	ldr	r1, [pc, #520]	@ (8005268 <main+0x760>)
 8005060:	1c18      	adds	r0, r3, #0
 8005062:	f7fb fa3d 	bl	80004e0 <__aeabi_fcmplt>
 8005066:	1e03      	subs	r3, r0, #0
 8005068:	d069      	beq.n	800513e <main+0x636>
					sprintf(buffer2, "Lat: %d.%d", (int) (GetJustLatLon().lat),
 800506a:	2408      	movs	r4, #8
 800506c:	193b      	adds	r3, r7, r4
 800506e:	0018      	movs	r0, r3
 8005070:	f002 fa06 	bl	8007480 <GetJustLatLon>
 8005074:	193b      	adds	r3, r7, r4
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	1c18      	adds	r0, r3, #0
 800507a:	f7fc fbad 	bl	80017d8 <__aeabi_f2iz>
 800507e:	0004      	movs	r4, r0
							abs(
									((int) ((GetJustLatLon().lat) * 10000))
 8005080:	2510      	movs	r5, #16
 8005082:	197b      	adds	r3, r7, r5
 8005084:	0018      	movs	r0, r3
 8005086:	f002 f9fb 	bl	8007480 <GetJustLatLon>
 800508a:	197b      	adds	r3, r7, r5
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4971      	ldr	r1, [pc, #452]	@ (8005254 <main+0x74c>)
 8005090:	1c18      	adds	r0, r3, #0
 8005092:	f7fb ffcd 	bl	8001030 <__aeabi_fmul>
 8005096:	1c03      	adds	r3, r0, #0
 8005098:	1c18      	adds	r0, r3, #0
 800509a:	f7fc fb9d 	bl	80017d8 <__aeabi_f2iz>
 800509e:	0003      	movs	r3, r0
											% 10000));
 80050a0:	496d      	ldr	r1, [pc, #436]	@ (8005258 <main+0x750>)
 80050a2:	0018      	movs	r0, r3
 80050a4:	f7fb f9c6 	bl	8000434 <__aeabi_idivmod>
 80050a8:	000b      	movs	r3, r1
					sprintf(buffer2, "Lat: %d.%d", (int) (GetJustLatLon().lat),
 80050aa:	17da      	asrs	r2, r3, #31
 80050ac:	189b      	adds	r3, r3, r2
 80050ae:	4053      	eors	r3, r2
 80050b0:	496e      	ldr	r1, [pc, #440]	@ (800526c <main+0x764>)
 80050b2:	4863      	ldr	r0, [pc, #396]	@ (8005240 <main+0x738>)
 80050b4:	0022      	movs	r2, r4
 80050b6:	f009 ff3d 	bl	800ef34 <siprintf>
					drawString(0, 70, buffer2, WHITE, BLACK, 1, 1);
 80050ba:	2301      	movs	r3, #1
 80050bc:	425b      	negs	r3, r3
 80050be:	4a60      	ldr	r2, [pc, #384]	@ (8005240 <main+0x738>)
 80050c0:	2101      	movs	r1, #1
 80050c2:	9102      	str	r1, [sp, #8]
 80050c4:	2101      	movs	r1, #1
 80050c6:	9101      	str	r1, [sp, #4]
 80050c8:	2100      	movs	r1, #0
 80050ca:	9100      	str	r1, [sp, #0]
 80050cc:	2146      	movs	r1, #70	@ 0x46
 80050ce:	2000      	movs	r0, #0
 80050d0:	f7fe ff75 	bl	8003fbe <drawString>
					sprintf(buffer2, "Lon: %d.%d", (int) (GetJustLatLon().lon),
 80050d4:	2418      	movs	r4, #24
 80050d6:	193b      	adds	r3, r7, r4
 80050d8:	0018      	movs	r0, r3
 80050da:	f002 f9d1 	bl	8007480 <GetJustLatLon>
 80050de:	193b      	adds	r3, r7, r4
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	1c18      	adds	r0, r3, #0
 80050e4:	f7fc fb78 	bl	80017d8 <__aeabi_f2iz>
 80050e8:	0004      	movs	r4, r0
							abs(
									(int) (((GetJustLatLon().lon) * 10000))
 80050ea:	2520      	movs	r5, #32
 80050ec:	197b      	adds	r3, r7, r5
 80050ee:	0018      	movs	r0, r3
 80050f0:	f002 f9c6 	bl	8007480 <GetJustLatLon>
 80050f4:	197b      	adds	r3, r7, r5
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	4956      	ldr	r1, [pc, #344]	@ (8005254 <main+0x74c>)
 80050fa:	1c18      	adds	r0, r3, #0
 80050fc:	f7fb ff98 	bl	8001030 <__aeabi_fmul>
 8005100:	1c03      	adds	r3, r0, #0
 8005102:	1c18      	adds	r0, r3, #0
 8005104:	f7fc fb68 	bl	80017d8 <__aeabi_f2iz>
 8005108:	0003      	movs	r3, r0
											% 10000));
 800510a:	4953      	ldr	r1, [pc, #332]	@ (8005258 <main+0x750>)
 800510c:	0018      	movs	r0, r3
 800510e:	f7fb f991 	bl	8000434 <__aeabi_idivmod>
 8005112:	000b      	movs	r3, r1
					sprintf(buffer2, "Lon: %d.%d", (int) (GetJustLatLon().lon),
 8005114:	17da      	asrs	r2, r3, #31
 8005116:	189b      	adds	r3, r3, r2
 8005118:	4053      	eors	r3, r2
 800511a:	4955      	ldr	r1, [pc, #340]	@ (8005270 <main+0x768>)
 800511c:	4848      	ldr	r0, [pc, #288]	@ (8005240 <main+0x738>)
 800511e:	0022      	movs	r2, r4
 8005120:	f009 ff08 	bl	800ef34 <siprintf>
					drawString(0, 60, buffer2, WHITE, BLACK, 1, 1);
 8005124:	2301      	movs	r3, #1
 8005126:	425b      	negs	r3, r3
 8005128:	4a45      	ldr	r2, [pc, #276]	@ (8005240 <main+0x738>)
 800512a:	2101      	movs	r1, #1
 800512c:	9102      	str	r1, [sp, #8]
 800512e:	2101      	movs	r1, #1
 8005130:	9101      	str	r1, [sp, #4]
 8005132:	2100      	movs	r1, #0
 8005134:	9100      	str	r1, [sp, #0]
 8005136:	213c      	movs	r1, #60	@ 0x3c
 8005138:	2000      	movs	r0, #0
 800513a:	f7fe ff40 	bl	8003fbe <drawString>
				}
				}
				updateScreen = 0;
 800513e:	4b3c      	ldr	r3, [pc, #240]	@ (8005230 <main+0x728>)
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
			}
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 8005144:	4b4b      	ldr	r3, [pc, #300]	@ (8005274 <main+0x76c>)
 8005146:	2104      	movs	r1, #4
 8005148:	0018      	movs	r0, r3
 800514a:	f004 fbd1 	bl	80098f0 <HAL_GPIO_ReadPin>
 800514e:	0003      	movs	r3, r0
 8005150:	2b01      	cmp	r3, #1
 8005152:	d111      	bne.n	8005178 <main+0x670>
				effect = MenuBeep;
 8005154:	4b48      	ldr	r3, [pc, #288]	@ (8005278 <main+0x770>)
 8005156:	2200      	movs	r2, #0
 8005158:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 800515a:	4b47      	ldr	r3, [pc, #284]	@ (8005278 <main+0x770>)
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	0018      	movs	r0, r3
 8005160:	f000 fcaa 	bl	8005ab8 <PlayEffect>

				currentMenu = Main;
 8005164:	4b45      	ldr	r3, [pc, #276]	@ (800527c <main+0x774>)
 8005166:	2201      	movs	r2, #1
 8005168:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 800516a:	4b45      	ldr	r3, [pc, #276]	@ (8005280 <main+0x778>)
 800516c:	2200      	movs	r2, #0
 800516e:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8005170:	2000      	movs	r0, #0
 8005172:	f7ff f869 	bl	8004248 <fillScreen>
			} else
				canChange = 1;

			break;
 8005176:	e173      	b.n	8005460 <main+0x958>
				canChange = 1;
 8005178:	4b41      	ldr	r3, [pc, #260]	@ (8005280 <main+0x778>)
 800517a:	2201      	movs	r2, #1
 800517c:	701a      	strb	r2, [r3, #0]
			break;
 800517e:	e16f      	b.n	8005460 <main+0x958>
			//{
			//SendData();
			//ReceiveData();
			//}

			if (updateScreen >= 2) {
 8005180:	4b2b      	ldr	r3, [pc, #172]	@ (8005230 <main+0x728>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d800      	bhi.n	800518a <main+0x682>
 8005188:	e145      	b.n	8005416 <main+0x90e>
				updateScreen = 0;
 800518a:	4b29      	ldr	r3, [pc, #164]	@ (8005230 <main+0x728>)
 800518c:	2200      	movs	r2, #0
 800518e:	601a      	str	r2, [r3, #0]
				drawString(0, 150, "-OPTIONS-", WHITE, BLACK, 1, 1);
 8005190:	2301      	movs	r3, #1
 8005192:	425b      	negs	r3, r3
 8005194:	4a3b      	ldr	r2, [pc, #236]	@ (8005284 <main+0x77c>)
 8005196:	2101      	movs	r1, #1
 8005198:	9102      	str	r1, [sp, #8]
 800519a:	2101      	movs	r1, #1
 800519c:	9101      	str	r1, [sp, #4]
 800519e:	2100      	movs	r1, #0
 80051a0:	9100      	str	r1, [sp, #0]
 80051a2:	2196      	movs	r1, #150	@ 0x96
 80051a4:	2000      	movs	r0, #0
 80051a6:	f7fe ff0a 	bl	8003fbe <drawString>
				sprintf(buffer2, "GOAL: %d ", game.dailyGoal);
 80051aa:	4a23      	ldr	r2, [pc, #140]	@ (8005238 <main+0x730>)
 80051ac:	2392      	movs	r3, #146	@ 0x92
 80051ae:	005b      	lsls	r3, r3, #1
 80051b0:	58d2      	ldr	r2, [r2, r3]
 80051b2:	4935      	ldr	r1, [pc, #212]	@ (8005288 <main+0x780>)
 80051b4:	4b22      	ldr	r3, [pc, #136]	@ (8005240 <main+0x738>)
 80051b6:	0018      	movs	r0, r3
 80051b8:	f009 febc 	bl	800ef34 <siprintf>
				drawString(0, 130, buffer2, WHITE, BLACK, 1, 1); //Display the current difficulty
 80051bc:	2301      	movs	r3, #1
 80051be:	425b      	negs	r3, r3
 80051c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005240 <main+0x738>)
 80051c2:	2101      	movs	r1, #1
 80051c4:	9102      	str	r1, [sp, #8]
 80051c6:	2101      	movs	r1, #1
 80051c8:	9101      	str	r1, [sp, #4]
 80051ca:	2100      	movs	r1, #0
 80051cc:	9100      	str	r1, [sp, #0]
 80051ce:	2182      	movs	r1, #130	@ 0x82
 80051d0:	2000      	movs	r0, #0
 80051d2:	f7fe fef4 	bl	8003fbe <drawString>
				drawString(0, 110, "UPLOAD DATA", WHITE, BLACK, 1, 1);
 80051d6:	2301      	movs	r3, #1
 80051d8:	425b      	negs	r3, r3
 80051da:	4a2c      	ldr	r2, [pc, #176]	@ (800528c <main+0x784>)
 80051dc:	2101      	movs	r1, #1
 80051de:	9102      	str	r1, [sp, #8]
 80051e0:	2101      	movs	r1, #1
 80051e2:	9101      	str	r1, [sp, #4]
 80051e4:	2100      	movs	r1, #0
 80051e6:	9100      	str	r1, [sp, #0]
 80051e8:	216e      	movs	r1, #110	@ 0x6e
 80051ea:	2000      	movs	r0, #0
 80051ec:	f7fe fee7 	bl	8003fbe <drawString>
				if (editDifficulty) {
 80051f0:	4b27      	ldr	r3, [pc, #156]	@ (8005290 <main+0x788>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d100      	bne.n	80051fa <main+0x6f2>
 80051f8:	e097      	b.n	800532a <main+0x822>
					//Editing difficulty
					drawLine(0, 125, 128, 125, WHITE);
 80051fa:	4b26      	ldr	r3, [pc, #152]	@ (8005294 <main+0x78c>)
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	237d      	movs	r3, #125	@ 0x7d
 8005200:	2280      	movs	r2, #128	@ 0x80
 8005202:	217d      	movs	r1, #125	@ 0x7d
 8005204:	2000      	movs	r0, #0
 8005206:	f7fe fe4a 	bl	8003e9e <drawLine>
					//GET OUT when the center button is pressed!
					if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)) {
 800520a:	4b16      	ldr	r3, [pc, #88]	@ (8005264 <main+0x75c>)
 800520c:	2102      	movs	r1, #2
 800520e:	0018      	movs	r0, r3
 8005210:	f004 fb6e 	bl	80098f0 <HAL_GPIO_ReadPin>
 8005214:	1e03      	subs	r3, r0, #0
 8005216:	d03f      	beq.n	8005298 <main+0x790>
						editDifficulty = 0;
 8005218:	4b1d      	ldr	r3, [pc, #116]	@ (8005290 <main+0x788>)
 800521a:	2200      	movs	r2, #0
 800521c:	601a      	str	r2, [r3, #0]
						drawLine(0, 125, 128, 125, BLACK);
 800521e:	2300      	movs	r3, #0
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	237d      	movs	r3, #125	@ 0x7d
 8005224:	2280      	movs	r2, #128	@ 0x80
 8005226:	217d      	movs	r1, #125	@ 0x7d
 8005228:	2000      	movs	r0, #0
 800522a:	f7fe fe38 	bl	8003e9e <drawLine>
 800522e:	e05a      	b.n	80052e6 <main+0x7de>
 8005230:	2000028c 	.word	0x2000028c
 8005234:	080116f0 	.word	0x080116f0
 8005238:	20000298 	.word	0x20000298
 800523c:	080116f8 	.word	0x080116f8
 8005240:	20001208 	.word	0x20001208
 8005244:	08011704 	.word	0x08011704
 8005248:	08011714 	.word	0x08011714
 800524c:	08011724 	.word	0x08011724
 8005250:	08011730 	.word	0x08011730
 8005254:	461c4000 	.word	0x461c4000
 8005258:	00002710 	.word	0x00002710
 800525c:	08011740 	.word	0x08011740
 8005260:	08011750 	.word	0x08011750
 8005264:	50000800 	.word	0x50000800
 8005268:	44fa0000 	.word	0x44fa0000
 800526c:	08011760 	.word	0x08011760
 8005270:	0801176c 	.word	0x0801176c
 8005274:	50000400 	.word	0x50000400
 8005278:	20000288 	.word	0x20000288
 800527c:	20000002 	.word	0x20000002
 8005280:	20000003 	.word	0x20000003
 8005284:	08011778 	.word	0x08011778
 8005288:	08011784 	.word	0x08011784
 800528c:	08011790 	.word	0x08011790
 8005290:	20001274 	.word	0x20001274
 8005294:	0000ffff 	.word	0x0000ffff
					}
					//Right increments the goal
					else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)) {
 8005298:	4b75      	ldr	r3, [pc, #468]	@ (8005470 <main+0x968>)
 800529a:	2104      	movs	r1, #4
 800529c:	0018      	movs	r0, r3
 800529e:	f004 fb27 	bl	80098f0 <HAL_GPIO_ReadPin>
 80052a2:	1e03      	subs	r3, r0, #0
 80052a4:	d00b      	beq.n	80052be <main+0x7b6>
						game.dailyGoal += 1000;
 80052a6:	4a73      	ldr	r2, [pc, #460]	@ (8005474 <main+0x96c>)
 80052a8:	2392      	movs	r3, #146	@ 0x92
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	58d3      	ldr	r3, [r2, r3]
 80052ae:	22fa      	movs	r2, #250	@ 0xfa
 80052b0:	0092      	lsls	r2, r2, #2
 80052b2:	1899      	adds	r1, r3, r2
 80052b4:	4a6f      	ldr	r2, [pc, #444]	@ (8005474 <main+0x96c>)
 80052b6:	2392      	movs	r3, #146	@ 0x92
 80052b8:	005b      	lsls	r3, r3, #1
 80052ba:	50d1      	str	r1, [r2, r3]
 80052bc:	e013      	b.n	80052e6 <main+0x7de>
					}
					//Left decrements the goal
					else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11)) {
 80052be:	2380      	movs	r3, #128	@ 0x80
 80052c0:	011a      	lsls	r2, r3, #4
 80052c2:	23a0      	movs	r3, #160	@ 0xa0
 80052c4:	05db      	lsls	r3, r3, #23
 80052c6:	0011      	movs	r1, r2
 80052c8:	0018      	movs	r0, r3
 80052ca:	f004 fb11 	bl	80098f0 <HAL_GPIO_ReadPin>
 80052ce:	1e03      	subs	r3, r0, #0
 80052d0:	d009      	beq.n	80052e6 <main+0x7de>
						game.dailyGoal -= 1000;
 80052d2:	4a68      	ldr	r2, [pc, #416]	@ (8005474 <main+0x96c>)
 80052d4:	2392      	movs	r3, #146	@ 0x92
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	58d3      	ldr	r3, [r2, r3]
 80052da:	4a67      	ldr	r2, [pc, #412]	@ (8005478 <main+0x970>)
 80052dc:	1899      	adds	r1, r3, r2
 80052de:	4a65      	ldr	r2, [pc, #404]	@ (8005474 <main+0x96c>)
 80052e0:	2392      	movs	r3, #146	@ 0x92
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	50d1      	str	r1, [r2, r3]
					}

					if (game.dailyGoal >= 999000) {
 80052e6:	4a63      	ldr	r2, [pc, #396]	@ (8005474 <main+0x96c>)
 80052e8:	2392      	movs	r3, #146	@ 0x92
 80052ea:	005b      	lsls	r3, r3, #1
 80052ec:	58d3      	ldr	r3, [r2, r3]
 80052ee:	4a63      	ldr	r2, [pc, #396]	@ (800547c <main+0x974>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d905      	bls.n	8005300 <main+0x7f8>
						game.dailyGoal = 0;
 80052f4:	4a5f      	ldr	r2, [pc, #380]	@ (8005474 <main+0x96c>)
 80052f6:	2392      	movs	r3, #146	@ 0x92
 80052f8:	005b      	lsls	r3, r3, #1
 80052fa:	2100      	movs	r1, #0
 80052fc:	50d1      	str	r1, [r2, r3]
 80052fe:	e00a      	b.n	8005316 <main+0x80e>
					} else if (game.dailyGoal <= 0) {
 8005300:	4a5c      	ldr	r2, [pc, #368]	@ (8005474 <main+0x96c>)
 8005302:	2392      	movs	r3, #146	@ 0x92
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	58d3      	ldr	r3, [r2, r3]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d104      	bne.n	8005316 <main+0x80e>
						game.dailyGoal = 999000;
 800530c:	4a59      	ldr	r2, [pc, #356]	@ (8005474 <main+0x96c>)
 800530e:	2392      	movs	r3, #146	@ 0x92
 8005310:	005b      	lsls	r3, r3, #1
 8005312:	495b      	ldr	r1, [pc, #364]	@ (8005480 <main+0x978>)
 8005314:	50d1      	str	r1, [r2, r3]
					}
					sprintf(buffer2, "DIFFICULTY: %d ", game.dailyGoal);
 8005316:	4a57      	ldr	r2, [pc, #348]	@ (8005474 <main+0x96c>)
 8005318:	2392      	movs	r3, #146	@ 0x92
 800531a:	005b      	lsls	r3, r3, #1
 800531c:	58d2      	ldr	r2, [r2, r3]
 800531e:	4959      	ldr	r1, [pc, #356]	@ (8005484 <main+0x97c>)
 8005320:	4b59      	ldr	r3, [pc, #356]	@ (8005488 <main+0x980>)
 8005322:	0018      	movs	r0, r3
 8005324:	f009 fe06 	bl	800ef34 <siprintf>
 8005328:	e075      	b.n	8005416 <main+0x90e>

				} else if (userUpload) {
 800532a:	4b58      	ldr	r3, [pc, #352]	@ (800548c <main+0x984>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d016      	beq.n	8005360 <main+0x858>
					FlashWrite();
 8005332:	f000 fea5 	bl	8006080 <FlashWrite>

					userUpload = 0;
 8005336:	4b55      	ldr	r3, [pc, #340]	@ (800548c <main+0x984>)
 8005338:	2200      	movs	r2, #0
 800533a:	601a      	str	r2, [r3, #0]
					ReceiveData();
 800533c:	f001 fc64 	bl	8006c08 <ReceiveData>
					drawString(0, 90, game.uid, WHITE, BLACK, 1, 1);
 8005340:	2301      	movs	r3, #1
 8005342:	425b      	negs	r3, r3
 8005344:	4a52      	ldr	r2, [pc, #328]	@ (8005490 <main+0x988>)
 8005346:	2101      	movs	r1, #1
 8005348:	9102      	str	r1, [sp, #8]
 800534a:	2101      	movs	r1, #1
 800534c:	9101      	str	r1, [sp, #4]
 800534e:	2100      	movs	r1, #0
 8005350:	9100      	str	r1, [sp, #0]
 8005352:	215a      	movs	r1, #90	@ 0x5a
 8005354:	2000      	movs	r0, #0
 8005356:	f7fe fe32 	bl	8003fbe <drawString>
					SendData();
 800535a:	f001 fb8d 	bl	8006a78 <SendData>
 800535e:	e05a      	b.n	8005416 <main+0x90e>

				} else {
					//Difficulty
					if (currentSetting == 0) {
 8005360:	4b4c      	ldr	r3, [pc, #304]	@ (8005494 <main+0x98c>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d110      	bne.n	800538a <main+0x882>
						//Try to underline the option being selected
						drawLine(0, 125, 20, 125, WHITE);
 8005368:	4b4b      	ldr	r3, [pc, #300]	@ (8005498 <main+0x990>)
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	237d      	movs	r3, #125	@ 0x7d
 800536e:	2214      	movs	r2, #20
 8005370:	217d      	movs	r1, #125	@ 0x7d
 8005372:	2000      	movs	r0, #0
 8005374:	f7fe fd93 	bl	8003e9e <drawLine>
						//Then erase the highlight under the other option not being selected
						drawLine(0, 105, 20, 105, BLACK);
 8005378:	2300      	movs	r3, #0
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	2369      	movs	r3, #105	@ 0x69
 800537e:	2214      	movs	r2, #20
 8005380:	2169      	movs	r1, #105	@ 0x69
 8005382:	2000      	movs	r0, #0
 8005384:	f7fe fd8b 	bl	8003e9e <drawLine>
 8005388:	e013      	b.n	80053b2 <main+0x8aa>
					}
					//Upload
					else if (currentSetting == 1) {
 800538a:	4b42      	ldr	r3, [pc, #264]	@ (8005494 <main+0x98c>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d10f      	bne.n	80053b2 <main+0x8aa>
						drawLine(0, 105, 20, 105, WHITE);
 8005392:	4b41      	ldr	r3, [pc, #260]	@ (8005498 <main+0x990>)
 8005394:	9300      	str	r3, [sp, #0]
 8005396:	2369      	movs	r3, #105	@ 0x69
 8005398:	2214      	movs	r2, #20
 800539a:	2169      	movs	r1, #105	@ 0x69
 800539c:	2000      	movs	r0, #0
 800539e:	f7fe fd7e 	bl	8003e9e <drawLine>
						drawLine(0, 125, 20, 125, BLACK);
 80053a2:	2300      	movs	r3, #0
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	237d      	movs	r3, #125	@ 0x7d
 80053a8:	2214      	movs	r2, #20
 80053aa:	217d      	movs	r1, #125	@ 0x7d
 80053ac:	2000      	movs	r0, #0
 80053ae:	f7fe fd76 	bl	8003e9e <drawLine>
					}
					//IF RIGHT BUTTON IS PRESSED, INCREMENT THE SETTINGS MENU
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 80053b2:	4b2f      	ldr	r3, [pc, #188]	@ (8005470 <main+0x968>)
 80053b4:	2104      	movs	r1, #4
 80053b6:	0018      	movs	r0, r3
 80053b8:	f004 fa9a 	bl	80098f0 <HAL_GPIO_ReadPin>
 80053bc:	0003      	movs	r3, r0
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d10c      	bne.n	80053dc <main+0x8d4>
						++currentSetting;
 80053c2:	4b34      	ldr	r3, [pc, #208]	@ (8005494 <main+0x98c>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	1c5a      	adds	r2, r3, #1
 80053c8:	4b32      	ldr	r3, [pc, #200]	@ (8005494 <main+0x98c>)
 80053ca:	601a      	str	r2, [r3, #0]
						if (currentSetting > 1)
 80053cc:	4b31      	ldr	r3, [pc, #196]	@ (8005494 <main+0x98c>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d920      	bls.n	8005416 <main+0x90e>
							currentSetting = 0;
 80053d4:	4b2f      	ldr	r3, [pc, #188]	@ (8005494 <main+0x98c>)
 80053d6:	2200      	movs	r2, #0
 80053d8:	601a      	str	r2, [r3, #0]
 80053da:	e01c      	b.n	8005416 <main+0x90e>
					}
					//PD6=Center button
					else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)
 80053dc:	4b2f      	ldr	r3, [pc, #188]	@ (800549c <main+0x994>)
 80053de:	2102      	movs	r1, #2
 80053e0:	0018      	movs	r0, r3
 80053e2:	f004 fa85 	bl	80098f0 <HAL_GPIO_ReadPin>
 80053e6:	1e03      	subs	r3, r0, #0
 80053e8:	d007      	beq.n	80053fa <main+0x8f2>
							&& currentSetting == 0) {
 80053ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005494 <main+0x98c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d103      	bne.n	80053fa <main+0x8f2>
						editDifficulty = 1;
 80053f2:	4b2b      	ldr	r3, [pc, #172]	@ (80054a0 <main+0x998>)
 80053f4:	2201      	movs	r2, #1
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	e00d      	b.n	8005416 <main+0x90e>
					} else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)
 80053fa:	4b28      	ldr	r3, [pc, #160]	@ (800549c <main+0x994>)
 80053fc:	2102      	movs	r1, #2
 80053fe:	0018      	movs	r0, r3
 8005400:	f004 fa76 	bl	80098f0 <HAL_GPIO_ReadPin>
 8005404:	1e03      	subs	r3, r0, #0
 8005406:	d006      	beq.n	8005416 <main+0x90e>
							&& currentSetting == 1) {
 8005408:	4b22      	ldr	r3, [pc, #136]	@ (8005494 <main+0x98c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b01      	cmp	r3, #1
 800540e:	d102      	bne.n	8005416 <main+0x90e>
						userUpload = 1;
 8005410:	4b1e      	ldr	r3, [pc, #120]	@ (800548c <main+0x984>)
 8005412:	2201      	movs	r2, #1
 8005414:	601a      	str	r2, [r3, #0]
					}
				}
			}

			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET
 8005416:	2380      	movs	r3, #128	@ 0x80
 8005418:	011a      	lsls	r2, r3, #4
 800541a:	23a0      	movs	r3, #160	@ 0xa0
 800541c:	05db      	lsls	r3, r3, #23
 800541e:	0011      	movs	r1, r2
 8005420:	0018      	movs	r0, r3
 8005422:	f004 fa65 	bl	80098f0 <HAL_GPIO_ReadPin>
 8005426:	0003      	movs	r3, r0
 8005428:	2b01      	cmp	r3, #1
 800542a:	d115      	bne.n	8005458 <main+0x950>
					&& !editDifficulty) {
 800542c:	4b1c      	ldr	r3, [pc, #112]	@ (80054a0 <main+0x998>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d111      	bne.n	8005458 <main+0x950>
				effect = MenuBeep;
 8005434:	4b1b      	ldr	r3, [pc, #108]	@ (80054a4 <main+0x99c>)
 8005436:	2200      	movs	r2, #0
 8005438:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 800543a:	4b1a      	ldr	r3, [pc, #104]	@ (80054a4 <main+0x99c>)
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	0018      	movs	r0, r3
 8005440:	f000 fb3a 	bl	8005ab8 <PlayEffect>

				currentMenu = Main;
 8005444:	4b18      	ldr	r3, [pc, #96]	@ (80054a8 <main+0x9a0>)
 8005446:	2201      	movs	r2, #1
 8005448:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 800544a:	4b18      	ldr	r3, [pc, #96]	@ (80054ac <main+0x9a4>)
 800544c:	2200      	movs	r2, #0
 800544e:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8005450:	2000      	movs	r0, #0
 8005452:	f7fe fef9 	bl	8004248 <fillScreen>
			} else
				canChange = 1;
			break;
 8005456:	e002      	b.n	800545e <main+0x956>
				canChange = 1;
 8005458:	4b14      	ldr	r3, [pc, #80]	@ (80054ac <main+0x9a4>)
 800545a:	2201      	movs	r2, #1
 800545c:	701a      	strb	r2, [r3, #0]
			break;
 800545e:	46c0      	nop			@ (mov r8, r8)

		}
		totalFrames++;
 8005460:	4b13      	ldr	r3, [pc, #76]	@ (80054b0 <main+0x9a8>)
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	3301      	adds	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	4b11      	ldr	r3, [pc, #68]	@ (80054b0 <main+0x9a8>)
 800546a:	801a      	strh	r2, [r3, #0]
		if ((totalFrames) % 200 == 0){
 800546c:	f7ff fb68 	bl	8004b40 <main+0x38>
 8005470:	50000400 	.word	0x50000400
 8005474:	20000298 	.word	0x20000298
 8005478:	fffffc18 	.word	0xfffffc18
 800547c:	000f3e57 	.word	0x000f3e57
 8005480:	000f3e58 	.word	0x000f3e58
 8005484:	0801179c 	.word	0x0801179c
 8005488:	20001208 	.word	0x20001208
 800548c:	20001278 	.word	0x20001278
 8005490:	200003c4 	.word	0x200003c4
 8005494:	20001270 	.word	0x20001270
 8005498:	0000ffff 	.word	0x0000ffff
 800549c:	50000800 	.word	0x50000800
 80054a0:	20001274 	.word	0x20001274
 80054a4:	20000288 	.word	0x20000288
 80054a8:	20000002 	.word	0x20000002
 80054ac:	20000003 	.word	0x20000003
 80054b0:	2000043c 	.word	0x2000043c

080054b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80054b4:	b590      	push	{r4, r7, lr}
 80054b6:	b095      	sub	sp, #84	@ 0x54
 80054b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80054ba:	2414      	movs	r4, #20
 80054bc:	193b      	adds	r3, r7, r4
 80054be:	0018      	movs	r0, r3
 80054c0:	233c      	movs	r3, #60	@ 0x3c
 80054c2:	001a      	movs	r2, r3
 80054c4:	2100      	movs	r1, #0
 80054c6:	f009 fda3 	bl	800f010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80054ca:	1d3b      	adds	r3, r7, #4
 80054cc:	0018      	movs	r0, r3
 80054ce:	2310      	movs	r3, #16
 80054d0:	001a      	movs	r2, r3
 80054d2:	2100      	movs	r1, #0
 80054d4:	f009 fd9c 	bl	800f010 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80054d8:	2380      	movs	r3, #128	@ 0x80
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	0018      	movs	r0, r3
 80054de:	f005 f8b9 	bl	800a654 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80054e2:	193b      	adds	r3, r7, r4
 80054e4:	220a      	movs	r2, #10
 80054e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80054e8:	193b      	adds	r3, r7, r4
 80054ea:	2280      	movs	r2, #128	@ 0x80
 80054ec:	0052      	lsls	r2, r2, #1
 80054ee:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80054f0:	0021      	movs	r1, r4
 80054f2:	187b      	adds	r3, r7, r1
 80054f4:	2200      	movs	r2, #0
 80054f6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80054f8:	187b      	adds	r3, r7, r1
 80054fa:	2240      	movs	r2, #64	@ 0x40
 80054fc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80054fe:	187b      	adds	r3, r7, r1
 8005500:	2201      	movs	r2, #1
 8005502:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005504:	187b      	adds	r3, r7, r1
 8005506:	2202      	movs	r2, #2
 8005508:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800550a:	187b      	adds	r3, r7, r1
 800550c:	2202      	movs	r2, #2
 800550e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8005510:	187b      	adds	r3, r7, r1
 8005512:	2200      	movs	r2, #0
 8005514:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8005516:	187b      	adds	r3, r7, r1
 8005518:	2208      	movs	r2, #8
 800551a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800551c:	187b      	adds	r3, r7, r1
 800551e:	2280      	movs	r2, #128	@ 0x80
 8005520:	0292      	lsls	r2, r2, #10
 8005522:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005524:	187b      	adds	r3, r7, r1
 8005526:	2280      	movs	r2, #128	@ 0x80
 8005528:	0492      	lsls	r2, r2, #18
 800552a:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800552c:	187b      	adds	r3, r7, r1
 800552e:	2280      	movs	r2, #128	@ 0x80
 8005530:	0592      	lsls	r2, r2, #22
 8005532:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005534:	187b      	adds	r3, r7, r1
 8005536:	0018      	movs	r0, r3
 8005538:	f005 f8d8 	bl	800a6ec <HAL_RCC_OscConfig>
 800553c:	1e03      	subs	r3, r0, #0
 800553e:	d001      	beq.n	8005544 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8005540:	f002 f820 	bl	8007584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005544:	1d3b      	adds	r3, r7, #4
 8005546:	2207      	movs	r2, #7
 8005548:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800554a:	1d3b      	adds	r3, r7, #4
 800554c:	2202      	movs	r2, #2
 800554e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005550:	1d3b      	adds	r3, r7, #4
 8005552:	2200      	movs	r2, #0
 8005554:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005556:	1d3b      	adds	r3, r7, #4
 8005558:	2200      	movs	r2, #0
 800555a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800555c:	1d3b      	adds	r3, r7, #4
 800555e:	2102      	movs	r1, #2
 8005560:	0018      	movs	r0, r3
 8005562:	f005 fc23 	bl	800adac <HAL_RCC_ClockConfig>
 8005566:	1e03      	subs	r3, r0, #0
 8005568:	d001      	beq.n	800556e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800556a:	f002 f80b 	bl	8007584 <Error_Handler>
  }
}
 800556e:	46c0      	nop			@ (mov r8, r8)
 8005570:	46bd      	mov	sp, r7
 8005572:	b015      	add	sp, #84	@ 0x54
 8005574:	bd90      	pop	{r4, r7, pc}
	...

08005578 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800557c:	4b1b      	ldr	r3, [pc, #108]	@ (80055ec <MX_I2C1_Init+0x74>)
 800557e:	4a1c      	ldr	r2, [pc, #112]	@ (80055f0 <MX_I2C1_Init+0x78>)
 8005580:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8005582:	4b1a      	ldr	r3, [pc, #104]	@ (80055ec <MX_I2C1_Init+0x74>)
 8005584:	4a1b      	ldr	r2, [pc, #108]	@ (80055f4 <MX_I2C1_Init+0x7c>)
 8005586:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005588:	4b18      	ldr	r3, [pc, #96]	@ (80055ec <MX_I2C1_Init+0x74>)
 800558a:	2200      	movs	r2, #0
 800558c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800558e:	4b17      	ldr	r3, [pc, #92]	@ (80055ec <MX_I2C1_Init+0x74>)
 8005590:	2201      	movs	r2, #1
 8005592:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005594:	4b15      	ldr	r3, [pc, #84]	@ (80055ec <MX_I2C1_Init+0x74>)
 8005596:	2200      	movs	r2, #0
 8005598:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800559a:	4b14      	ldr	r3, [pc, #80]	@ (80055ec <MX_I2C1_Init+0x74>)
 800559c:	2200      	movs	r2, #0
 800559e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80055a0:	4b12      	ldr	r3, [pc, #72]	@ (80055ec <MX_I2C1_Init+0x74>)
 80055a2:	2200      	movs	r2, #0
 80055a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80055a6:	4b11      	ldr	r3, [pc, #68]	@ (80055ec <MX_I2C1_Init+0x74>)
 80055a8:	2200      	movs	r2, #0
 80055aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80055ac:	4b0f      	ldr	r3, [pc, #60]	@ (80055ec <MX_I2C1_Init+0x74>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80055b2:	4b0e      	ldr	r3, [pc, #56]	@ (80055ec <MX_I2C1_Init+0x74>)
 80055b4:	0018      	movs	r0, r3
 80055b6:	f004 fa09 	bl	80099cc <HAL_I2C_Init>
 80055ba:	1e03      	subs	r3, r0, #0
 80055bc:	d001      	beq.n	80055c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80055be:	f001 ffe1 	bl	8007584 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80055c2:	4b0a      	ldr	r3, [pc, #40]	@ (80055ec <MX_I2C1_Init+0x74>)
 80055c4:	2100      	movs	r1, #0
 80055c6:	0018      	movs	r0, r3
 80055c8:	f004 ffac 	bl	800a524 <HAL_I2CEx_ConfigAnalogFilter>
 80055cc:	1e03      	subs	r3, r0, #0
 80055ce:	d001      	beq.n	80055d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80055d0:	f001 ffd8 	bl	8007584 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80055d4:	4b05      	ldr	r3, [pc, #20]	@ (80055ec <MX_I2C1_Init+0x74>)
 80055d6:	2100      	movs	r1, #0
 80055d8:	0018      	movs	r0, r3
 80055da:	f004 ffef 	bl	800a5bc <HAL_I2CEx_ConfigDigitalFilter>
 80055de:	1e03      	subs	r3, r0, #0
 80055e0:	d001      	beq.n	80055e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80055e2:	f001 ffcf 	bl	8007584 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80055e6:	46c0      	nop			@ (mov r8, r8)
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	2000127c 	.word	0x2000127c
 80055f0:	40005400 	.word	0x40005400
 80055f4:	10b17db5 	.word	0x10b17db5

080055f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80055fc:	4b13      	ldr	r3, [pc, #76]	@ (800564c <MX_RTC_Init+0x54>)
 80055fe:	4a14      	ldr	r2, [pc, #80]	@ (8005650 <MX_RTC_Init+0x58>)
 8005600:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005602:	4b12      	ldr	r3, [pc, #72]	@ (800564c <MX_RTC_Init+0x54>)
 8005604:	2200      	movs	r2, #0
 8005606:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8005608:	4b10      	ldr	r3, [pc, #64]	@ (800564c <MX_RTC_Init+0x54>)
 800560a:	227f      	movs	r2, #127	@ 0x7f
 800560c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800560e:	4b0f      	ldr	r3, [pc, #60]	@ (800564c <MX_RTC_Init+0x54>)
 8005610:	22ff      	movs	r2, #255	@ 0xff
 8005612:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005614:	4b0d      	ldr	r3, [pc, #52]	@ (800564c <MX_RTC_Init+0x54>)
 8005616:	2200      	movs	r2, #0
 8005618:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800561a:	4b0c      	ldr	r3, [pc, #48]	@ (800564c <MX_RTC_Init+0x54>)
 800561c:	2200      	movs	r2, #0
 800561e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005620:	4b0a      	ldr	r3, [pc, #40]	@ (800564c <MX_RTC_Init+0x54>)
 8005622:	2200      	movs	r2, #0
 8005624:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005626:	4b09      	ldr	r3, [pc, #36]	@ (800564c <MX_RTC_Init+0x54>)
 8005628:	2280      	movs	r2, #128	@ 0x80
 800562a:	05d2      	lsls	r2, r2, #23
 800562c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800562e:	4b07      	ldr	r3, [pc, #28]	@ (800564c <MX_RTC_Init+0x54>)
 8005630:	2200      	movs	r2, #0
 8005632:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005634:	4b05      	ldr	r3, [pc, #20]	@ (800564c <MX_RTC_Init+0x54>)
 8005636:	0018      	movs	r0, r3
 8005638:	f005 ff9e 	bl	800b578 <HAL_RTC_Init>
 800563c:	1e03      	subs	r3, r0, #0
 800563e:	d001      	beq.n	8005644 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8005640:	f001 ffa0 	bl	8007584 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005644:	46c0      	nop			@ (mov r8, r8)
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	46c0      	nop			@ (mov r8, r8)
 800564c:	200012d0 	.word	0x200012d0
 8005650:	40002800 	.word	0x40002800

08005654 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005658:	4b1c      	ldr	r3, [pc, #112]	@ (80056cc <MX_SPI1_Init+0x78>)
 800565a:	4a1d      	ldr	r2, [pc, #116]	@ (80056d0 <MX_SPI1_Init+0x7c>)
 800565c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800565e:	4b1b      	ldr	r3, [pc, #108]	@ (80056cc <MX_SPI1_Init+0x78>)
 8005660:	2282      	movs	r2, #130	@ 0x82
 8005662:	0052      	lsls	r2, r2, #1
 8005664:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8005666:	4b19      	ldr	r3, [pc, #100]	@ (80056cc <MX_SPI1_Init+0x78>)
 8005668:	2280      	movs	r2, #128	@ 0x80
 800566a:	0212      	lsls	r2, r2, #8
 800566c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800566e:	4b17      	ldr	r3, [pc, #92]	@ (80056cc <MX_SPI1_Init+0x78>)
 8005670:	22e0      	movs	r2, #224	@ 0xe0
 8005672:	00d2      	lsls	r2, r2, #3
 8005674:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005676:	4b15      	ldr	r3, [pc, #84]	@ (80056cc <MX_SPI1_Init+0x78>)
 8005678:	2200      	movs	r2, #0
 800567a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800567c:	4b13      	ldr	r3, [pc, #76]	@ (80056cc <MX_SPI1_Init+0x78>)
 800567e:	2200      	movs	r2, #0
 8005680:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005682:	4b12      	ldr	r3, [pc, #72]	@ (80056cc <MX_SPI1_Init+0x78>)
 8005684:	2280      	movs	r2, #128	@ 0x80
 8005686:	0092      	lsls	r2, r2, #2
 8005688:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800568a:	4b10      	ldr	r3, [pc, #64]	@ (80056cc <MX_SPI1_Init+0x78>)
 800568c:	2220      	movs	r2, #32
 800568e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005690:	4b0e      	ldr	r3, [pc, #56]	@ (80056cc <MX_SPI1_Init+0x78>)
 8005692:	2200      	movs	r2, #0
 8005694:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005696:	4b0d      	ldr	r3, [pc, #52]	@ (80056cc <MX_SPI1_Init+0x78>)
 8005698:	2200      	movs	r2, #0
 800569a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800569c:	4b0b      	ldr	r3, [pc, #44]	@ (80056cc <MX_SPI1_Init+0x78>)
 800569e:	2200      	movs	r2, #0
 80056a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80056a2:	4b0a      	ldr	r3, [pc, #40]	@ (80056cc <MX_SPI1_Init+0x78>)
 80056a4:	2207      	movs	r2, #7
 80056a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80056a8:	4b08      	ldr	r3, [pc, #32]	@ (80056cc <MX_SPI1_Init+0x78>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80056ae:	4b07      	ldr	r3, [pc, #28]	@ (80056cc <MX_SPI1_Init+0x78>)
 80056b0:	2208      	movs	r2, #8
 80056b2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80056b4:	4b05      	ldr	r3, [pc, #20]	@ (80056cc <MX_SPI1_Init+0x78>)
 80056b6:	0018      	movs	r0, r3
 80056b8:	f006 f8ac 	bl	800b814 <HAL_SPI_Init>
 80056bc:	1e03      	subs	r3, r0, #0
 80056be:	d001      	beq.n	80056c4 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80056c0:	f001 ff60 	bl	8007584 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80056c4:	46c0      	nop			@ (mov r8, r8)
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	46c0      	nop			@ (mov r8, r8)
 80056cc:	200012fc 	.word	0x200012fc
 80056d0:	40013000 	.word	0x40013000

080056d4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b094      	sub	sp, #80	@ 0x50
 80056d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80056da:	2334      	movs	r3, #52	@ 0x34
 80056dc:	18fb      	adds	r3, r7, r3
 80056de:	0018      	movs	r0, r3
 80056e0:	231c      	movs	r3, #28
 80056e2:	001a      	movs	r2, r3
 80056e4:	2100      	movs	r1, #0
 80056e6:	f009 fc93 	bl	800f010 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80056ea:	003b      	movs	r3, r7
 80056ec:	0018      	movs	r0, r3
 80056ee:	2334      	movs	r3, #52	@ 0x34
 80056f0:	001a      	movs	r2, r3
 80056f2:	2100      	movs	r1, #0
 80056f4:	f009 fc8c 	bl	800f010 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80056f8:	4b37      	ldr	r3, [pc, #220]	@ (80057d8 <MX_TIM17_Init+0x104>)
 80056fa:	4a38      	ldr	r2, [pc, #224]	@ (80057dc <MX_TIM17_Init+0x108>)
 80056fc:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80056fe:	4b36      	ldr	r3, [pc, #216]	@ (80057d8 <MX_TIM17_Init+0x104>)
 8005700:	2200      	movs	r2, #0
 8005702:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005704:	4b34      	ldr	r3, [pc, #208]	@ (80057d8 <MX_TIM17_Init+0x104>)
 8005706:	2200      	movs	r2, #0
 8005708:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 800570a:	4b33      	ldr	r3, [pc, #204]	@ (80057d8 <MX_TIM17_Init+0x104>)
 800570c:	4a34      	ldr	r2, [pc, #208]	@ (80057e0 <MX_TIM17_Init+0x10c>)
 800570e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005710:	4b31      	ldr	r3, [pc, #196]	@ (80057d8 <MX_TIM17_Init+0x104>)
 8005712:	2200      	movs	r2, #0
 8005714:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005716:	4b30      	ldr	r3, [pc, #192]	@ (80057d8 <MX_TIM17_Init+0x104>)
 8005718:	2200      	movs	r2, #0
 800571a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800571c:	4b2e      	ldr	r3, [pc, #184]	@ (80057d8 <MX_TIM17_Init+0x104>)
 800571e:	2200      	movs	r2, #0
 8005720:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005722:	4b2d      	ldr	r3, [pc, #180]	@ (80057d8 <MX_TIM17_Init+0x104>)
 8005724:	0018      	movs	r0, r3
 8005726:	f006 fc03 	bl	800bf30 <HAL_TIM_Base_Init>
 800572a:	1e03      	subs	r3, r0, #0
 800572c:	d001      	beq.n	8005732 <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 800572e:	f001 ff29 	bl	8007584 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8005732:	4b29      	ldr	r3, [pc, #164]	@ (80057d8 <MX_TIM17_Init+0x104>)
 8005734:	0018      	movs	r0, r3
 8005736:	f006 fc53 	bl	800bfe0 <HAL_TIM_PWM_Init>
 800573a:	1e03      	subs	r3, r0, #0
 800573c:	d001      	beq.n	8005742 <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 800573e:	f001 ff21 	bl	8007584 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005742:	2134      	movs	r1, #52	@ 0x34
 8005744:	187b      	adds	r3, r7, r1
 8005746:	2260      	movs	r2, #96	@ 0x60
 8005748:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800574a:	187b      	adds	r3, r7, r1
 800574c:	2200      	movs	r2, #0
 800574e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005750:	187b      	adds	r3, r7, r1
 8005752:	2200      	movs	r2, #0
 8005754:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005756:	187b      	adds	r3, r7, r1
 8005758:	2200      	movs	r2, #0
 800575a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800575c:	187b      	adds	r3, r7, r1
 800575e:	2200      	movs	r2, #0
 8005760:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005762:	187b      	adds	r3, r7, r1
 8005764:	2200      	movs	r2, #0
 8005766:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005768:	187b      	adds	r3, r7, r1
 800576a:	2200      	movs	r2, #0
 800576c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800576e:	1879      	adds	r1, r7, r1
 8005770:	4b19      	ldr	r3, [pc, #100]	@ (80057d8 <MX_TIM17_Init+0x104>)
 8005772:	2200      	movs	r2, #0
 8005774:	0018      	movs	r0, r3
 8005776:	f006 fe0f 	bl	800c398 <HAL_TIM_PWM_ConfigChannel>
 800577a:	1e03      	subs	r3, r0, #0
 800577c:	d001      	beq.n	8005782 <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 800577e:	f001 ff01 	bl	8007584 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005782:	003b      	movs	r3, r7
 8005784:	2200      	movs	r2, #0
 8005786:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005788:	003b      	movs	r3, r7
 800578a:	2200      	movs	r2, #0
 800578c:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800578e:	003b      	movs	r3, r7
 8005790:	2200      	movs	r2, #0
 8005792:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005794:	003b      	movs	r3, r7
 8005796:	2200      	movs	r2, #0
 8005798:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800579a:	003b      	movs	r3, r7
 800579c:	2200      	movs	r2, #0
 800579e:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80057a0:	003b      	movs	r3, r7
 80057a2:	2280      	movs	r2, #128	@ 0x80
 80057a4:	0192      	lsls	r2, r2, #6
 80057a6:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80057a8:	003b      	movs	r3, r7
 80057aa:	2200      	movs	r2, #0
 80057ac:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80057ae:	003b      	movs	r3, r7
 80057b0:	2200      	movs	r2, #0
 80057b2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80057b4:	003a      	movs	r2, r7
 80057b6:	4b08      	ldr	r3, [pc, #32]	@ (80057d8 <MX_TIM17_Init+0x104>)
 80057b8:	0011      	movs	r1, r2
 80057ba:	0018      	movs	r0, r3
 80057bc:	f007 fa6c 	bl	800cc98 <HAL_TIMEx_ConfigBreakDeadTime>
 80057c0:	1e03      	subs	r3, r0, #0
 80057c2:	d001      	beq.n	80057c8 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 80057c4:	f001 fede 	bl	8007584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80057c8:	4b03      	ldr	r3, [pc, #12]	@ (80057d8 <MX_TIM17_Init+0x104>)
 80057ca:	0018      	movs	r0, r3
 80057cc:	f002 fc82 	bl	80080d4 <HAL_TIM_MspPostInit>

}
 80057d0:	46c0      	nop			@ (mov r8, r8)
 80057d2:	46bd      	mov	sp, r7
 80057d4:	b014      	add	sp, #80	@ 0x50
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	20001360 	.word	0x20001360
 80057dc:	40014800 	.word	0x40014800
 80057e0:	0000ffff 	.word	0x0000ffff

080057e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80057e8:	4b23      	ldr	r3, [pc, #140]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 80057ea:	4a24      	ldr	r2, [pc, #144]	@ (800587c <MX_USART1_UART_Init+0x98>)
 80057ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80057ee:	4b22      	ldr	r3, [pc, #136]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 80057f0:	2296      	movs	r2, #150	@ 0x96
 80057f2:	0192      	lsls	r2, r2, #6
 80057f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80057f6:	4b20      	ldr	r3, [pc, #128]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80057fc:	4b1e      	ldr	r3, [pc, #120]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 80057fe:	2200      	movs	r2, #0
 8005800:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005802:	4b1d      	ldr	r3, [pc, #116]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 8005804:	2200      	movs	r2, #0
 8005806:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005808:	4b1b      	ldr	r3, [pc, #108]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 800580a:	220c      	movs	r2, #12
 800580c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800580e:	4b1a      	ldr	r3, [pc, #104]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 8005810:	2200      	movs	r2, #0
 8005812:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005814:	4b18      	ldr	r3, [pc, #96]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 8005816:	2200      	movs	r2, #0
 8005818:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800581a:	4b17      	ldr	r3, [pc, #92]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 800581c:	2200      	movs	r2, #0
 800581e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005820:	4b15      	ldr	r3, [pc, #84]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 8005822:	2200      	movs	r2, #0
 8005824:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005826:	4b14      	ldr	r3, [pc, #80]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 8005828:	2200      	movs	r2, #0
 800582a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800582c:	4b12      	ldr	r3, [pc, #72]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 800582e:	0018      	movs	r0, r3
 8005830:	f007 face 	bl	800cdd0 <HAL_UART_Init>
 8005834:	1e03      	subs	r3, r0, #0
 8005836:	d001      	beq.n	800583c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005838:	f001 fea4 	bl	8007584 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800583c:	4b0e      	ldr	r3, [pc, #56]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 800583e:	2100      	movs	r1, #0
 8005840:	0018      	movs	r0, r3
 8005842:	f008 fa69 	bl	800dd18 <HAL_UARTEx_SetTxFifoThreshold>
 8005846:	1e03      	subs	r3, r0, #0
 8005848:	d001      	beq.n	800584e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800584a:	f001 fe9b 	bl	8007584 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800584e:	4b0a      	ldr	r3, [pc, #40]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 8005850:	2100      	movs	r1, #0
 8005852:	0018      	movs	r0, r3
 8005854:	f008 faa0 	bl	800dd98 <HAL_UARTEx_SetRxFifoThreshold>
 8005858:	1e03      	subs	r3, r0, #0
 800585a:	d001      	beq.n	8005860 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800585c:	f001 fe92 	bl	8007584 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005860:	4b05      	ldr	r3, [pc, #20]	@ (8005878 <MX_USART1_UART_Init+0x94>)
 8005862:	0018      	movs	r0, r3
 8005864:	f008 fa1e 	bl	800dca4 <HAL_UARTEx_DisableFifoMode>
 8005868:	1e03      	subs	r3, r0, #0
 800586a:	d001      	beq.n	8005870 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800586c:	f001 fe8a 	bl	8007584 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005870:	46c0      	nop			@ (mov r8, r8)
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	46c0      	nop			@ (mov r8, r8)
 8005878:	200013ac 	.word	0x200013ac
 800587c:	40013800 	.word	0x40013800

08005880 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005884:	4b23      	ldr	r3, [pc, #140]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 8005886:	4a24      	ldr	r2, [pc, #144]	@ (8005918 <MX_USART2_UART_Init+0x98>)
 8005888:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800588a:	4b22      	ldr	r3, [pc, #136]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 800588c:	22e1      	movs	r2, #225	@ 0xe1
 800588e:	0252      	lsls	r2, r2, #9
 8005890:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005892:	4b20      	ldr	r3, [pc, #128]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 8005894:	2200      	movs	r2, #0
 8005896:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005898:	4b1e      	ldr	r3, [pc, #120]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 800589a:	2200      	movs	r2, #0
 800589c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800589e:	4b1d      	ldr	r3, [pc, #116]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80058a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058a6:	220c      	movs	r2, #12
 80058a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80058aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80058b0:	4b18      	ldr	r3, [pc, #96]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80058b6:	4b17      	ldr	r3, [pc, #92]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80058bc:	4b15      	ldr	r3, [pc, #84]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058be:	2200      	movs	r2, #0
 80058c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80058c2:	4b14      	ldr	r3, [pc, #80]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058c4:	2200      	movs	r2, #0
 80058c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80058c8:	4b12      	ldr	r3, [pc, #72]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058ca:	0018      	movs	r0, r3
 80058cc:	f007 fa80 	bl	800cdd0 <HAL_UART_Init>
 80058d0:	1e03      	subs	r3, r0, #0
 80058d2:	d001      	beq.n	80058d8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80058d4:	f001 fe56 	bl	8007584 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80058d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058da:	2100      	movs	r1, #0
 80058dc:	0018      	movs	r0, r3
 80058de:	f008 fa1b 	bl	800dd18 <HAL_UARTEx_SetTxFifoThreshold>
 80058e2:	1e03      	subs	r3, r0, #0
 80058e4:	d001      	beq.n	80058ea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80058e6:	f001 fe4d 	bl	8007584 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80058ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058ec:	2100      	movs	r1, #0
 80058ee:	0018      	movs	r0, r3
 80058f0:	f008 fa52 	bl	800dd98 <HAL_UARTEx_SetRxFifoThreshold>
 80058f4:	1e03      	subs	r3, r0, #0
 80058f6:	d001      	beq.n	80058fc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80058f8:	f001 fe44 	bl	8007584 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80058fc:	4b05      	ldr	r3, [pc, #20]	@ (8005914 <MX_USART2_UART_Init+0x94>)
 80058fe:	0018      	movs	r0, r3
 8005900:	f008 f9d0 	bl	800dca4 <HAL_UARTEx_DisableFifoMode>
 8005904:	1e03      	subs	r3, r0, #0
 8005906:	d001      	beq.n	800590c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005908:	f001 fe3c 	bl	8007584 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800590c:	46c0      	nop			@ (mov r8, r8)
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	46c0      	nop			@ (mov r8, r8)
 8005914:	20001440 	.word	0x20001440
 8005918:	40004400 	.word	0x40004400

0800591c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800591c:	b590      	push	{r4, r7, lr}
 800591e:	b08b      	sub	sp, #44	@ 0x2c
 8005920:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005922:	2414      	movs	r4, #20
 8005924:	193b      	adds	r3, r7, r4
 8005926:	0018      	movs	r0, r3
 8005928:	2314      	movs	r3, #20
 800592a:	001a      	movs	r2, r3
 800592c:	2100      	movs	r1, #0
 800592e:	f009 fb6f 	bl	800f010 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005932:	4b4d      	ldr	r3, [pc, #308]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005934:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005936:	4b4c      	ldr	r3, [pc, #304]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005938:	2104      	movs	r1, #4
 800593a:	430a      	orrs	r2, r1
 800593c:	635a      	str	r2, [r3, #52]	@ 0x34
 800593e:	4b4a      	ldr	r3, [pc, #296]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005942:	2204      	movs	r2, #4
 8005944:	4013      	ands	r3, r2
 8005946:	613b      	str	r3, [r7, #16]
 8005948:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800594a:	4b47      	ldr	r3, [pc, #284]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 800594c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800594e:	4b46      	ldr	r3, [pc, #280]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005950:	2101      	movs	r1, #1
 8005952:	430a      	orrs	r2, r1
 8005954:	635a      	str	r2, [r3, #52]	@ 0x34
 8005956:	4b44      	ldr	r3, [pc, #272]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800595a:	2201      	movs	r2, #1
 800595c:	4013      	ands	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005962:	4b41      	ldr	r3, [pc, #260]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005966:	4b40      	ldr	r3, [pc, #256]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005968:	2102      	movs	r1, #2
 800596a:	430a      	orrs	r2, r1
 800596c:	635a      	str	r2, [r3, #52]	@ 0x34
 800596e:	4b3e      	ldr	r3, [pc, #248]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005972:	2202      	movs	r2, #2
 8005974:	4013      	ands	r3, r2
 8005976:	60bb      	str	r3, [r7, #8]
 8005978:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800597a:	4b3b      	ldr	r3, [pc, #236]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 800597c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800597e:	4b3a      	ldr	r3, [pc, #232]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005980:	2108      	movs	r1, #8
 8005982:	430a      	orrs	r2, r1
 8005984:	635a      	str	r2, [r3, #52]	@ 0x34
 8005986:	4b38      	ldr	r3, [pc, #224]	@ (8005a68 <MX_GPIO_Init+0x14c>)
 8005988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800598a:	2208      	movs	r2, #8
 800598c:	4013      	ands	r3, r2
 800598e:	607b      	str	r3, [r7, #4]
 8005990:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 8005992:	4936      	ldr	r1, [pc, #216]	@ (8005a6c <MX_GPIO_Init+0x150>)
 8005994:	23a0      	movs	r3, #160	@ 0xa0
 8005996:	05db      	lsls	r3, r3, #23
 8005998:	2200      	movs	r2, #0
 800599a:	0018      	movs	r0, r3
 800599c:	f003 ffc5 	bl	800992a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80059a0:	193b      	adds	r3, r7, r4
 80059a2:	2202      	movs	r2, #2
 80059a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80059a6:	193b      	adds	r3, r7, r4
 80059a8:	2288      	movs	r2, #136	@ 0x88
 80059aa:	0352      	lsls	r2, r2, #13
 80059ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059ae:	193b      	adds	r3, r7, r4
 80059b0:	2200      	movs	r2, #0
 80059b2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059b4:	193b      	adds	r3, r7, r4
 80059b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005a70 <MX_GPIO_Init+0x154>)
 80059b8:	0019      	movs	r1, r3
 80059ba:	0010      	movs	r0, r2
 80059bc:	f003 fe2c 	bl	8009618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 80059c0:	193b      	adds	r3, r7, r4
 80059c2:	4a2a      	ldr	r2, [pc, #168]	@ (8005a6c <MX_GPIO_Init+0x150>)
 80059c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80059c6:	193b      	adds	r3, r7, r4
 80059c8:	2201      	movs	r2, #1
 80059ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059cc:	193b      	adds	r3, r7, r4
 80059ce:	2200      	movs	r2, #0
 80059d0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059d2:	193b      	adds	r3, r7, r4
 80059d4:	2200      	movs	r2, #0
 80059d6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059d8:	193a      	adds	r2, r7, r4
 80059da:	23a0      	movs	r3, #160	@ 0xa0
 80059dc:	05db      	lsls	r3, r3, #23
 80059de:	0011      	movs	r1, r2
 80059e0:	0018      	movs	r0, r3
 80059e2:	f003 fe19 	bl	8009618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80059e6:	0021      	movs	r1, r4
 80059e8:	187b      	adds	r3, r7, r1
 80059ea:	2204      	movs	r2, #4
 80059ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80059ee:	187b      	adds	r3, r7, r1
 80059f0:	2288      	movs	r2, #136	@ 0x88
 80059f2:	0352      	lsls	r2, r2, #13
 80059f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059f6:	187b      	adds	r3, r7, r1
 80059f8:	2200      	movs	r2, #0
 80059fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059fc:	000c      	movs	r4, r1
 80059fe:	187b      	adds	r3, r7, r1
 8005a00:	4a1c      	ldr	r2, [pc, #112]	@ (8005a74 <MX_GPIO_Init+0x158>)
 8005a02:	0019      	movs	r1, r3
 8005a04:	0010      	movs	r0, r2
 8005a06:	f003 fe07 	bl	8009618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005a0a:	0021      	movs	r1, r4
 8005a0c:	187b      	adds	r3, r7, r1
 8005a0e:	2280      	movs	r2, #128	@ 0x80
 8005a10:	0112      	lsls	r2, r2, #4
 8005a12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a14:	187b      	adds	r3, r7, r1
 8005a16:	2288      	movs	r2, #136	@ 0x88
 8005a18:	0352      	lsls	r2, r2, #13
 8005a1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a1c:	187b      	adds	r3, r7, r1
 8005a1e:	2200      	movs	r2, #0
 8005a20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a22:	187a      	adds	r2, r7, r1
 8005a24:	23a0      	movs	r3, #160	@ 0xa0
 8005a26:	05db      	lsls	r3, r3, #23
 8005a28:	0011      	movs	r1, r2
 8005a2a:	0018      	movs	r0, r3
 8005a2c:	f003 fdf4 	bl	8009618 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8005a30:	2200      	movs	r2, #0
 8005a32:	2100      	movs	r1, #0
 8005a34:	2005      	movs	r0, #5
 8005a36:	f003 fc0b 	bl	8009250 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8005a3a:	2005      	movs	r0, #5
 8005a3c:	f003 fc1d 	bl	800927a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8005a40:	2200      	movs	r2, #0
 8005a42:	2100      	movs	r1, #0
 8005a44:	2006      	movs	r0, #6
 8005a46:	f003 fc03 	bl	8009250 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8005a4a:	2006      	movs	r0, #6
 8005a4c:	f003 fc15 	bl	800927a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8005a50:	2200      	movs	r2, #0
 8005a52:	2100      	movs	r1, #0
 8005a54:	2007      	movs	r0, #7
 8005a56:	f003 fbfb 	bl	8009250 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8005a5a:	2007      	movs	r0, #7
 8005a5c:	f003 fc0d 	bl	800927a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8005a60:	46c0      	nop			@ (mov r8, r8)
 8005a62:	46bd      	mov	sp, r7
 8005a64:	b00b      	add	sp, #44	@ 0x2c
 8005a66:	bd90      	pop	{r4, r7, pc}
 8005a68:	40021000 	.word	0x40021000
 8005a6c:	00008031 	.word	0x00008031
 8005a70:	50000800 	.word	0x50000800
 8005a74:	50000400 	.word	0x50000400

08005a78 <ChangeNote>:

/* USER CODE BEGIN 4 */
void ChangeNote(enum Scale freq) {
 8005a78:	b590      	push	{r4, r7, lr}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	0002      	movs	r2, r0
 8005a80:	1dbb      	adds	r3, r7, #6
 8005a82:	801a      	strh	r2, [r3, #0]
	TIM17->ARR = (uint32_t) (987 * (float) 1000 / (float) freq);
 8005a84:	1dbb      	adds	r3, r7, #6
 8005a86:	881b      	ldrh	r3, [r3, #0]
 8005a88:	0018      	movs	r0, r3
 8005a8a:	f7fb ff15 	bl	80018b8 <__aeabi_ui2f>
 8005a8e:	1c03      	adds	r3, r0, #0
 8005a90:	1c19      	adds	r1, r3, #0
 8005a92:	4807      	ldr	r0, [pc, #28]	@ (8005ab0 <ChangeNote+0x38>)
 8005a94:	f7fb f8fe 	bl	8000c94 <__aeabi_fdiv>
 8005a98:	1c03      	adds	r3, r0, #0
 8005a9a:	4c06      	ldr	r4, [pc, #24]	@ (8005ab4 <ChangeNote+0x3c>)
 8005a9c:	1c18      	adds	r0, r3, #0
 8005a9e:	f7fa fd95 	bl	80005cc <__aeabi_f2uiz>
 8005aa2:	0003      	movs	r3, r0
 8005aa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 8005aa6:	46c0      	nop			@ (mov r8, r8)
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	b003      	add	sp, #12
 8005aac:	bd90      	pop	{r4, r7, pc}
 8005aae:	46c0      	nop			@ (mov r8, r8)
 8005ab0:	4970f780 	.word	0x4970f780
 8005ab4:	40014800 	.word	0x40014800

08005ab8 <PlayEffect>:
void PlayEffect(enum SoundEffects effect) {
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	0002      	movs	r2, r0
 8005ac0:	1dfb      	adds	r3, r7, #7
 8005ac2:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8005ac4:	4ba0      	ldr	r3, [pc, #640]	@ (8005d48 <PlayEffect+0x290>)
 8005ac6:	2100      	movs	r1, #0
 8005ac8:	0018      	movs	r0, r3
 8005aca:	f006 fae9 	bl	800c0a0 <HAL_TIM_PWM_Start>
	HAL_Delay(5);
 8005ace:	2005      	movs	r0, #5
 8005ad0:	f003 fad8 	bl	8009084 <HAL_Delay>
	switch (effect) {
 8005ad4:	1dfb      	adds	r3, r7, #7
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	2b06      	cmp	r3, #6
 8005ada:	d900      	bls.n	8005ade <PlayEffect+0x26>
 8005adc:	e12a      	b.n	8005d34 <PlayEffect+0x27c>
 8005ade:	009a      	lsls	r2, r3, #2
 8005ae0:	4b9a      	ldr	r3, [pc, #616]	@ (8005d4c <PlayEffect+0x294>)
 8005ae2:	18d3      	adds	r3, r2, r3
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	469f      	mov	pc, r3
	case MenuBeep:

		curNote = G * 3;
 8005ae8:	4b99      	ldr	r3, [pc, #612]	@ (8005d50 <PlayEffect+0x298>)
 8005aea:	2293      	movs	r2, #147	@ 0x93
 8005aec:	0112      	lsls	r2, r2, #4
 8005aee:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005af0:	4b97      	ldr	r3, [pc, #604]	@ (8005d50 <PlayEffect+0x298>)
 8005af2:	881b      	ldrh	r3, [r3, #0]
 8005af4:	0018      	movs	r0, r3
 8005af6:	f7ff ffbf 	bl	8005a78 <ChangeNote>
		HAL_Delay(25);
 8005afa:	2019      	movs	r0, #25
 8005afc:	f003 fac2 	bl	8009084 <HAL_Delay>

		curNote = G * 2;
 8005b00:	4b93      	ldr	r3, [pc, #588]	@ (8005d50 <PlayEffect+0x298>)
 8005b02:	22c4      	movs	r2, #196	@ 0xc4
 8005b04:	00d2      	lsls	r2, r2, #3
 8005b06:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b08:	4b91      	ldr	r3, [pc, #580]	@ (8005d50 <PlayEffect+0x298>)
 8005b0a:	881b      	ldrh	r3, [r3, #0]
 8005b0c:	0018      	movs	r0, r3
 8005b0e:	f7ff ffb3 	bl	8005a78 <ChangeNote>
		HAL_Delay(25);
 8005b12:	2019      	movs	r0, #25
 8005b14:	f003 fab6 	bl	8009084 <HAL_Delay>

		break;
 8005b18:	e10c      	b.n	8005d34 <PlayEffect+0x27c>
	case EggNoise:

		curNote = A;
 8005b1a:	4b8d      	ldr	r3, [pc, #564]	@ (8005d50 <PlayEffect+0x298>)
 8005b1c:	22dc      	movs	r2, #220	@ 0xdc
 8005b1e:	0052      	lsls	r2, r2, #1
 8005b20:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b22:	4b8b      	ldr	r3, [pc, #556]	@ (8005d50 <PlayEffect+0x298>)
 8005b24:	881b      	ldrh	r3, [r3, #0]
 8005b26:	0018      	movs	r0, r3
 8005b28:	f7ff ffa6 	bl	8005a78 <ChangeNote>
		HAL_Delay(20);
 8005b2c:	2014      	movs	r0, #20
 8005b2e:	f003 faa9 	bl	8009084 <HAL_Delay>

		curNote = C;
 8005b32:	4b87      	ldr	r3, [pc, #540]	@ (8005d50 <PlayEffect+0x298>)
 8005b34:	4a87      	ldr	r2, [pc, #540]	@ (8005d54 <PlayEffect+0x29c>)
 8005b36:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b38:	4b85      	ldr	r3, [pc, #532]	@ (8005d50 <PlayEffect+0x298>)
 8005b3a:	881b      	ldrh	r3, [r3, #0]
 8005b3c:	0018      	movs	r0, r3
 8005b3e:	f7ff ff9b 	bl	8005a78 <ChangeNote>
		HAL_Delay(20);
 8005b42:	2014      	movs	r0, #20
 8005b44:	f003 fa9e 	bl	8009084 <HAL_Delay>

		curNote = A;
 8005b48:	4b81      	ldr	r3, [pc, #516]	@ (8005d50 <PlayEffect+0x298>)
 8005b4a:	22dc      	movs	r2, #220	@ 0xdc
 8005b4c:	0052      	lsls	r2, r2, #1
 8005b4e:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b50:	4b7f      	ldr	r3, [pc, #508]	@ (8005d50 <PlayEffect+0x298>)
 8005b52:	881b      	ldrh	r3, [r3, #0]
 8005b54:	0018      	movs	r0, r3
 8005b56:	f7ff ff8f 	bl	8005a78 <ChangeNote>
		HAL_Delay(20);
 8005b5a:	2014      	movs	r0, #20
 8005b5c:	f003 fa92 	bl	8009084 <HAL_Delay>

		curNote = C;
 8005b60:	4b7b      	ldr	r3, [pc, #492]	@ (8005d50 <PlayEffect+0x298>)
 8005b62:	4a7c      	ldr	r2, [pc, #496]	@ (8005d54 <PlayEffect+0x29c>)
 8005b64:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b66:	4b7a      	ldr	r3, [pc, #488]	@ (8005d50 <PlayEffect+0x298>)
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	0018      	movs	r0, r3
 8005b6c:	f7ff ff84 	bl	8005a78 <ChangeNote>
		HAL_Delay(20);
 8005b70:	2014      	movs	r0, #20
 8005b72:	f003 fa87 	bl	8009084 <HAL_Delay>

		break;
 8005b76:	e0dd      	b.n	8005d34 <PlayEffect+0x27c>
	case YoungNoiseHappy:

		curNote = F * 4;
 8005b78:	4b75      	ldr	r3, [pc, #468]	@ (8005d50 <PlayEffect+0x298>)
 8005b7a:	4a77      	ldr	r2, [pc, #476]	@ (8005d58 <PlayEffect+0x2a0>)
 8005b7c:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b7e:	4b74      	ldr	r3, [pc, #464]	@ (8005d50 <PlayEffect+0x298>)
 8005b80:	881b      	ldrh	r3, [r3, #0]
 8005b82:	0018      	movs	r0, r3
 8005b84:	f7ff ff78 	bl	8005a78 <ChangeNote>
		HAL_Delay(35);
 8005b88:	2023      	movs	r0, #35	@ 0x23
 8005b8a:	f003 fa7b 	bl	8009084 <HAL_Delay>

		curNote = B * 4;
 8005b8e:	4b70      	ldr	r3, [pc, #448]	@ (8005d50 <PlayEffect+0x298>)
 8005b90:	22f7      	movs	r2, #247	@ 0xf7
 8005b92:	00d2      	lsls	r2, r2, #3
 8005b94:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b96:	4b6e      	ldr	r3, [pc, #440]	@ (8005d50 <PlayEffect+0x298>)
 8005b98:	881b      	ldrh	r3, [r3, #0]
 8005b9a:	0018      	movs	r0, r3
 8005b9c:	f7ff ff6c 	bl	8005a78 <ChangeNote>
		HAL_Delay(15);
 8005ba0:	200f      	movs	r0, #15
 8005ba2:	f003 fa6f 	bl	8009084 <HAL_Delay>

		break;
 8005ba6:	e0c5      	b.n	8005d34 <PlayEffect+0x27c>
	case YoungNoiseSad:

		curNote = B * 4;
 8005ba8:	4b69      	ldr	r3, [pc, #420]	@ (8005d50 <PlayEffect+0x298>)
 8005baa:	22f7      	movs	r2, #247	@ 0xf7
 8005bac:	00d2      	lsls	r2, r2, #3
 8005bae:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005bb0:	4b67      	ldr	r3, [pc, #412]	@ (8005d50 <PlayEffect+0x298>)
 8005bb2:	881b      	ldrh	r3, [r3, #0]
 8005bb4:	0018      	movs	r0, r3
 8005bb6:	f7ff ff5f 	bl	8005a78 <ChangeNote>
		HAL_Delay(35);
 8005bba:	2023      	movs	r0, #35	@ 0x23
 8005bbc:	f003 fa62 	bl	8009084 <HAL_Delay>

		curNote = B * 3;
 8005bc0:	4b63      	ldr	r3, [pc, #396]	@ (8005d50 <PlayEffect+0x298>)
 8005bc2:	4a66      	ldr	r2, [pc, #408]	@ (8005d5c <PlayEffect+0x2a4>)
 8005bc4:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005bc6:	4b62      	ldr	r3, [pc, #392]	@ (8005d50 <PlayEffect+0x298>)
 8005bc8:	881b      	ldrh	r3, [r3, #0]
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f7ff ff54 	bl	8005a78 <ChangeNote>
		HAL_Delay(15);
 8005bd0:	200f      	movs	r0, #15
 8005bd2:	f003 fa57 	bl	8009084 <HAL_Delay>

		break;
 8005bd6:	e0ad      	b.n	8005d34 <PlayEffect+0x27c>
	case AdultNoiseHappy:

		curNote = F / 4;
 8005bd8:	4b5d      	ldr	r3, [pc, #372]	@ (8005d50 <PlayEffect+0x298>)
 8005bda:	22ae      	movs	r2, #174	@ 0xae
 8005bdc:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005bde:	4b5c      	ldr	r3, [pc, #368]	@ (8005d50 <PlayEffect+0x298>)
 8005be0:	881b      	ldrh	r3, [r3, #0]
 8005be2:	0018      	movs	r0, r3
 8005be4:	f7ff ff48 	bl	8005a78 <ChangeNote>
		HAL_Delay(35);
 8005be8:	2023      	movs	r0, #35	@ 0x23
 8005bea:	f003 fa4b 	bl	8009084 <HAL_Delay>

		curNote = B / 4;
 8005bee:	4b58      	ldr	r3, [pc, #352]	@ (8005d50 <PlayEffect+0x298>)
 8005bf0:	227b      	movs	r2, #123	@ 0x7b
 8005bf2:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005bf4:	4b56      	ldr	r3, [pc, #344]	@ (8005d50 <PlayEffect+0x298>)
 8005bf6:	881b      	ldrh	r3, [r3, #0]
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	f7ff ff3d 	bl	8005a78 <ChangeNote>
		HAL_Delay(15);
 8005bfe:	200f      	movs	r0, #15
 8005c00:	f003 fa40 	bl	8009084 <HAL_Delay>

		break;
 8005c04:	e096      	b.n	8005d34 <PlayEffect+0x27c>
	case AdultNoiseSad:

		curNote = C / 4;
 8005c06:	4b52      	ldr	r3, [pc, #328]	@ (8005d50 <PlayEffect+0x298>)
 8005c08:	2282      	movs	r2, #130	@ 0x82
 8005c0a:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c0c:	4b50      	ldr	r3, [pc, #320]	@ (8005d50 <PlayEffect+0x298>)
 8005c0e:	881b      	ldrh	r3, [r3, #0]
 8005c10:	0018      	movs	r0, r3
 8005c12:	f7ff ff31 	bl	8005a78 <ChangeNote>
		HAL_Delay(35);
 8005c16:	2023      	movs	r0, #35	@ 0x23
 8005c18:	f003 fa34 	bl	8009084 <HAL_Delay>

		curNote = A / 4;
 8005c1c:	4b4c      	ldr	r3, [pc, #304]	@ (8005d50 <PlayEffect+0x298>)
 8005c1e:	226e      	movs	r2, #110	@ 0x6e
 8005c20:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c22:	4b4b      	ldr	r3, [pc, #300]	@ (8005d50 <PlayEffect+0x298>)
 8005c24:	881b      	ldrh	r3, [r3, #0]
 8005c26:	0018      	movs	r0, r3
 8005c28:	f7ff ff26 	bl	8005a78 <ChangeNote>
		HAL_Delay(15);
 8005c2c:	200f      	movs	r0, #15
 8005c2e:	f003 fa29 	bl	8009084 <HAL_Delay>

		break;
 8005c32:	e07f      	b.n	8005d34 <PlayEffect+0x27c>
	case Evolution:

		curNote = A * 2;
 8005c34:	4b46      	ldr	r3, [pc, #280]	@ (8005d50 <PlayEffect+0x298>)
 8005c36:	22dc      	movs	r2, #220	@ 0xdc
 8005c38:	0092      	lsls	r2, r2, #2
 8005c3a:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c3c:	4b44      	ldr	r3, [pc, #272]	@ (8005d50 <PlayEffect+0x298>)
 8005c3e:	881b      	ldrh	r3, [r3, #0]
 8005c40:	0018      	movs	r0, r3
 8005c42:	f7ff ff19 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005c46:	2032      	movs	r0, #50	@ 0x32
 8005c48:	f003 fa1c 	bl	8009084 <HAL_Delay>

		curNote = B * 2;
 8005c4c:	4b40      	ldr	r3, [pc, #256]	@ (8005d50 <PlayEffect+0x298>)
 8005c4e:	22f7      	movs	r2, #247	@ 0xf7
 8005c50:	0092      	lsls	r2, r2, #2
 8005c52:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c54:	4b3e      	ldr	r3, [pc, #248]	@ (8005d50 <PlayEffect+0x298>)
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	0018      	movs	r0, r3
 8005c5a:	f7ff ff0d 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005c5e:	2032      	movs	r0, #50	@ 0x32
 8005c60:	f003 fa10 	bl	8009084 <HAL_Delay>

		curNote = C * 2;
 8005c64:	4b3a      	ldr	r3, [pc, #232]	@ (8005d50 <PlayEffect+0x298>)
 8005c66:	4a3e      	ldr	r2, [pc, #248]	@ (8005d60 <PlayEffect+0x2a8>)
 8005c68:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c6a:	4b39      	ldr	r3, [pc, #228]	@ (8005d50 <PlayEffect+0x298>)
 8005c6c:	881b      	ldrh	r3, [r3, #0]
 8005c6e:	0018      	movs	r0, r3
 8005c70:	f7ff ff02 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005c74:	2032      	movs	r0, #50	@ 0x32
 8005c76:	f003 fa05 	bl	8009084 <HAL_Delay>

		curNote = A * 2;
 8005c7a:	4b35      	ldr	r3, [pc, #212]	@ (8005d50 <PlayEffect+0x298>)
 8005c7c:	22dc      	movs	r2, #220	@ 0xdc
 8005c7e:	0092      	lsls	r2, r2, #2
 8005c80:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c82:	4b33      	ldr	r3, [pc, #204]	@ (8005d50 <PlayEffect+0x298>)
 8005c84:	881b      	ldrh	r3, [r3, #0]
 8005c86:	0018      	movs	r0, r3
 8005c88:	f7ff fef6 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005c8c:	2032      	movs	r0, #50	@ 0x32
 8005c8e:	f003 f9f9 	bl	8009084 <HAL_Delay>

		curNote = C * 2;
 8005c92:	4b2f      	ldr	r3, [pc, #188]	@ (8005d50 <PlayEffect+0x298>)
 8005c94:	4a32      	ldr	r2, [pc, #200]	@ (8005d60 <PlayEffect+0x2a8>)
 8005c96:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c98:	4b2d      	ldr	r3, [pc, #180]	@ (8005d50 <PlayEffect+0x298>)
 8005c9a:	881b      	ldrh	r3, [r3, #0]
 8005c9c:	0018      	movs	r0, r3
 8005c9e:	f7ff feeb 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005ca2:	2032      	movs	r0, #50	@ 0x32
 8005ca4:	f003 f9ee 	bl	8009084 <HAL_Delay>

		curNote = D * 2;
 8005ca8:	4b29      	ldr	r3, [pc, #164]	@ (8005d50 <PlayEffect+0x298>)
 8005caa:	4a2e      	ldr	r2, [pc, #184]	@ (8005d64 <PlayEffect+0x2ac>)
 8005cac:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005cae:	4b28      	ldr	r3, [pc, #160]	@ (8005d50 <PlayEffect+0x298>)
 8005cb0:	881b      	ldrh	r3, [r3, #0]
 8005cb2:	0018      	movs	r0, r3
 8005cb4:	f7ff fee0 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005cb8:	2032      	movs	r0, #50	@ 0x32
 8005cba:	f003 f9e3 	bl	8009084 <HAL_Delay>

		curNote = B * 2;
 8005cbe:	4b24      	ldr	r3, [pc, #144]	@ (8005d50 <PlayEffect+0x298>)
 8005cc0:	22f7      	movs	r2, #247	@ 0xf7
 8005cc2:	0092      	lsls	r2, r2, #2
 8005cc4:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005cc6:	4b22      	ldr	r3, [pc, #136]	@ (8005d50 <PlayEffect+0x298>)
 8005cc8:	881b      	ldrh	r3, [r3, #0]
 8005cca:	0018      	movs	r0, r3
 8005ccc:	f7ff fed4 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005cd0:	2032      	movs	r0, #50	@ 0x32
 8005cd2:	f003 f9d7 	bl	8009084 <HAL_Delay>

		curNote = D * 2;
 8005cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8005d50 <PlayEffect+0x298>)
 8005cd8:	4a22      	ldr	r2, [pc, #136]	@ (8005d64 <PlayEffect+0x2ac>)
 8005cda:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8005d50 <PlayEffect+0x298>)
 8005cde:	881b      	ldrh	r3, [r3, #0]
 8005ce0:	0018      	movs	r0, r3
 8005ce2:	f7ff fec9 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005ce6:	2032      	movs	r0, #50	@ 0x32
 8005ce8:	f003 f9cc 	bl	8009084 <HAL_Delay>

		curNote = E * 2;
 8005cec:	4b18      	ldr	r3, [pc, #96]	@ (8005d50 <PlayEffect+0x298>)
 8005cee:	4a1e      	ldr	r2, [pc, #120]	@ (8005d68 <PlayEffect+0x2b0>)
 8005cf0:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005cf2:	4b17      	ldr	r3, [pc, #92]	@ (8005d50 <PlayEffect+0x298>)
 8005cf4:	881b      	ldrh	r3, [r3, #0]
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f7ff febe 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005cfc:	2032      	movs	r0, #50	@ 0x32
 8005cfe:	f003 f9c1 	bl	8009084 <HAL_Delay>

		curNote = G * 2;
 8005d02:	4b13      	ldr	r3, [pc, #76]	@ (8005d50 <PlayEffect+0x298>)
 8005d04:	22c4      	movs	r2, #196	@ 0xc4
 8005d06:	00d2      	lsls	r2, r2, #3
 8005d08:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005d0a:	4b11      	ldr	r3, [pc, #68]	@ (8005d50 <PlayEffect+0x298>)
 8005d0c:	881b      	ldrh	r3, [r3, #0]
 8005d0e:	0018      	movs	r0, r3
 8005d10:	f7ff feb2 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005d14:	2032      	movs	r0, #50	@ 0x32
 8005d16:	f003 f9b5 	bl	8009084 <HAL_Delay>

		curNote = G * 2;
 8005d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d50 <PlayEffect+0x298>)
 8005d1c:	22c4      	movs	r2, #196	@ 0xc4
 8005d1e:	00d2      	lsls	r2, r2, #3
 8005d20:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005d22:	4b0b      	ldr	r3, [pc, #44]	@ (8005d50 <PlayEffect+0x298>)
 8005d24:	881b      	ldrh	r3, [r3, #0]
 8005d26:	0018      	movs	r0, r3
 8005d28:	f7ff fea6 	bl	8005a78 <ChangeNote>
		HAL_Delay(50);
 8005d2c:	2032      	movs	r0, #50	@ 0x32
 8005d2e:	f003 f9a9 	bl	8009084 <HAL_Delay>

		break;
 8005d32:	46c0      	nop			@ (mov r8, r8)
	}
	HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8005d34:	4b04      	ldr	r3, [pc, #16]	@ (8005d48 <PlayEffect+0x290>)
 8005d36:	2100      	movs	r1, #0
 8005d38:	0018      	movs	r0, r3
 8005d3a:	f006 faa1 	bl	800c280 <HAL_TIM_PWM_Stop>
}
 8005d3e:	46c0      	nop			@ (mov r8, r8)
 8005d40:	46bd      	mov	sp, r7
 8005d42:	b002      	add	sp, #8
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	46c0      	nop			@ (mov r8, r8)
 8005d48:	20001360 	.word	0x20001360
 8005d4c:	0801c044 	.word	0x0801c044
 8005d50:	20000286 	.word	0x20000286
 8005d54:	0000020b 	.word	0x0000020b
 8005d58:	00000ae8 	.word	0x00000ae8
 8005d5c:	000005ca 	.word	0x000005ca
 8005d60:	00000416 	.word	0x00000416
 8005d64:	00000496 	.word	0x00000496
 8005d68:	00000526 	.word	0x00000526

08005d6c <HAL_GPIO_EXTI_Rising_Callback>:
//INTERRUPTS ARE CALLED BACK HERE
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	0002      	movs	r2, r0
 8005d74:	1dbb      	adds	r3, r7, #6
 8005d76:	801a      	strh	r2, [r3, #0]
	 //Left=2048
	 else if(GPIO_PIN==2048)
	 {

	 }*/
}
 8005d78:	46c0      	nop			@ (mov r8, r8)
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	b002      	add	sp, #8
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <PeripheralInit>:

//AURORA: Put custom functions here!
void PeripheralInit(void) {
 8005d80:	b580      	push	{r7, lr}
 8005d82:	af00      	add	r7, sp, #0
	ST7735_Unselect();
 8005d84:	f7fe fbb7 	bl	80044f6 <ST7735_Unselect>
	ST7735_Init(1);
 8005d88:	2001      	movs	r0, #1
 8005d8a:	f7fe fcc9 	bl	8004720 <ST7735_Init>

	fillScreen(BLACK);
 8005d8e:	2000      	movs	r0, #0
 8005d90:	f7fe fa5a 	bl	8004248 <fillScreen>
	buffer[0] = 'A';
 8005d94:	4b17      	ldr	r3, [pc, #92]	@ (8005df4 <PeripheralInit+0x74>)
 8005d96:	2241      	movs	r2, #65	@ 0x41
 8005d98:	701a      	strb	r2, [r3, #0]
	buffer[1] = 'B';
 8005d9a:	4b16      	ldr	r3, [pc, #88]	@ (8005df4 <PeripheralInit+0x74>)
 8005d9c:	2242      	movs	r2, #66	@ 0x42
 8005d9e:	705a      	strb	r2, [r3, #1]
	TIM17->CCR1 = 5;
 8005da0:	4b15      	ldr	r3, [pc, #84]	@ (8005df8 <PeripheralInit+0x78>)
 8005da2:	2205      	movs	r2, #5
 8005da4:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM17->PSC = 64;
 8005da6:	4b14      	ldr	r3, [pc, #80]	@ (8005df8 <PeripheralInit+0x78>)
 8005da8:	2240      	movs	r2, #64	@ 0x40
 8005daa:	629a      	str	r2, [r3, #40]	@ 0x28
	//uint8_t ret=0;
	//_ADXL343_Init();

	//Pedometer Setup
	_ADXL343_WriteReg8(0x19, 0x02);
 8005dac:	2102      	movs	r1, #2
 8005dae:	2019      	movs	r0, #25
 8005db0:	f000 fe3a 	bl	8006a28 <_ADXL343_WriteReg8>
	////wait

	_ADXL343_WriteReg8(0x7C, 0x01);
 8005db4:	2101      	movs	r1, #1
 8005db6:	207c      	movs	r0, #124	@ 0x7c
 8005db8:	f000 fe36 	bl	8006a28 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1A, 0x38);
 8005dbc:	2138      	movs	r1, #56	@ 0x38
 8005dbe:	201a      	movs	r0, #26
 8005dc0:	f000 fe32 	bl	8006a28 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1B, 0x04);
 8005dc4:	2104      	movs	r1, #4
 8005dc6:	201b      	movs	r0, #27
 8005dc8:	f000 fe2e 	bl	8006a28 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1F, 0x80);
 8005dcc:	2180      	movs	r1, #128	@ 0x80
 8005dce:	201f      	movs	r0, #31
 8005dd0:	f000 fe2a 	bl	8006a28 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x21, 0x80);
 8005dd4:	2180      	movs	r1, #128	@ 0x80
 8005dd6:	2021      	movs	r0, #33	@ 0x21
 8005dd8:	f000 fe26 	bl	8006a28 <_ADXL343_WriteReg8>

	//  //Step Counter
	_ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 8005ddc:	2101      	movs	r1, #1
 8005dde:	2018      	movs	r0, #24
 8005de0:	f000 fe22 	bl	8006a28 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 8005de4:	2101      	movs	r1, #1
 8005de6:	2020      	movs	r0, #32
 8005de8:	f000 fe1e 	bl	8006a28 <_ADXL343_WriteReg8>
}
 8005dec:	46c0      	nop			@ (mov r8, r8)
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	46c0      	nop			@ (mov r8, r8)
 8005df4:	20000440 	.word	0x20000440
 8005df8:	40014800 	.word	0x40014800

08005dfc <StructInit>:
//INITIALIZE GAME VALUES
void StructInit(void) {
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
	steps = 0;
 8005e02:	4b7a      	ldr	r3, [pc, #488]	@ (8005fec <StructInit+0x1f0>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]
	uint32_t Address = 0x0803F800;
 8005e08:	4b79      	ldr	r3, [pc, #484]	@ (8005ff0 <StructInit+0x1f4>)
 8005e0a:	60fb      	str	r3, [r7, #12]
	if ((*(__IO uint64_t*) (Address)) == (uint64_t) 0x12345678) {
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	4978      	ldr	r1, [pc, #480]	@ (8005ff4 <StructInit+0x1f8>)
 8005e14:	428a      	cmp	r2, r1
 8005e16:	d000      	beq.n	8005e1a <StructInit+0x1e>
 8005e18:	e0a7      	b.n	8005f6a <StructInit+0x16e>
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d000      	beq.n	8005e20 <StructInit+0x24>
 8005e1e:	e0a4      	b.n	8005f6a <StructInit+0x16e>
		Address += 8;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	3308      	adds	r3, #8
 8005e24:	60fb      	str	r3, [r7, #12]
		game.allSteps = (unsigned int) (*(__IO uint64_t*) (Address));
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	0011      	movs	r1, r2
 8005e2e:	4a72      	ldr	r2, [pc, #456]	@ (8005ff8 <StructInit+0x1fc>)
 8005e30:	238c      	movs	r3, #140	@ 0x8c
 8005e32:	005b      	lsls	r3, r3, #1
 8005e34:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	3308      	adds	r3, #8
 8005e3a:	60fb      	str	r3, [r7, #12]
		game.stepsToday = (unsigned int) (*(__IO uint64_t*) (Address));
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	0011      	movs	r1, r2
 8005e44:	4a6c      	ldr	r2, [pc, #432]	@ (8005ff8 <StructInit+0x1fc>)
 8005e46:	2390      	movs	r3, #144	@ 0x90
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	3308      	adds	r3, #8
 8005e50:	60fb      	str	r3, [r7, #12]
		game.weeklySteps = (unsigned int) (*(__IO uint64_t*) (Address));
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	0011      	movs	r1, r2
 8005e5a:	4a67      	ldr	r2, [pc, #412]	@ (8005ff8 <StructInit+0x1fc>)
 8005e5c:	238e      	movs	r3, #142	@ 0x8e
 8005e5e:	005b      	lsls	r3, r3, #1
 8005e60:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	3308      	adds	r3, #8
 8005e66:	60fb      	str	r3, [r7, #12]
		game.dailyGoal = (unsigned int) (*(__IO uint64_t*) (Address));
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	0011      	movs	r1, r2
 8005e70:	4a61      	ldr	r2, [pc, #388]	@ (8005ff8 <StructInit+0x1fc>)
 8005e72:	2392      	movs	r3, #146	@ 0x92
 8005e74:	005b      	lsls	r3, r3, #1
 8005e76:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	60fb      	str	r3, [r7, #12]
		game.weeklyGoal = game.dailyGoal*(game.evo+1);
 8005e7e:	4a5e      	ldr	r2, [pc, #376]	@ (8005ff8 <StructInit+0x1fc>)
 8005e80:	2392      	movs	r3, #146	@ 0x92
 8005e82:	005b      	lsls	r3, r3, #1
 8005e84:	58d3      	ldr	r3, [r2, r3]
 8005e86:	4a5c      	ldr	r2, [pc, #368]	@ (8005ff8 <StructInit+0x1fc>)
 8005e88:	7c12      	ldrb	r2, [r2, #16]
 8005e8a:	3201      	adds	r2, #1
 8005e8c:	435a      	muls	r2, r3
 8005e8e:	0011      	movs	r1, r2
 8005e90:	4a59      	ldr	r2, [pc, #356]	@ (8005ff8 <StructInit+0x1fc>)
 8005e92:	2394      	movs	r3, #148	@ 0x94
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	3308      	adds	r3, #8
 8005e9c:	60fb      	str	r3, [r7, #12]
		game.evo = (unsigned char) (*(__IO uint64_t*) (Address));
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	b2d2      	uxtb	r2, r2
 8005ea6:	4b54      	ldr	r3, [pc, #336]	@ (8005ff8 <StructInit+0x1fc>)
 8005ea8:	741a      	strb	r2, [r3, #16]
		Address += 8;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	3308      	adds	r3, #8
 8005eae:	60fb      	str	r3, [r7, #12]
		game.mood = (unsigned char) (*(__IO uint64_t*) (Address));
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	b2d2      	uxtb	r2, r2
 8005eb8:	4b4f      	ldr	r3, [pc, #316]	@ (8005ff8 <StructInit+0x1fc>)
 8005eba:	745a      	strb	r2, [r3, #17]
		Address += 8;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	3308      	adds	r3, #8
 8005ec0:	60fb      	str	r3, [r7, #12]
		game.numLocations = (unsigned int) (*(__IO uint64_t*) (Address));
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	4b4b      	ldr	r3, [pc, #300]	@ (8005ff8 <StructInit+0x1fc>)
 8005eca:	615a      	str	r2, [r3, #20]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005ecc:	2300      	movs	r3, #0
 8005ece:	60bb      	str	r3, [r7, #8]
 8005ed0:	e010      	b.n	8005ef4 <StructInit+0xf8>
			Address += 1;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	60fb      	str	r3, [r7, #12]
			game.uid[flashI] = (char) (*(__IO uint8_t*) (Address));
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	b2d8      	uxtb	r0, r3
 8005ede:	4946      	ldr	r1, [pc, #280]	@ (8005ff8 <StructInit+0x1fc>)
 8005ee0:	2396      	movs	r3, #150	@ 0x96
 8005ee2:	005b      	lsls	r3, r3, #1
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	188a      	adds	r2, r1, r2
 8005ee8:	18d3      	adds	r3, r2, r3
 8005eea:	1c02      	adds	r2, r0, #0
 8005eec:	701a      	strb	r2, [r3, #0]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	60bb      	str	r3, [r7, #8]
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	2b1f      	cmp	r3, #31
 8005ef8:	ddeb      	ble.n	8005ed2 <StructInit+0xd6>
		}
		for (int flashI = 0; flashI < 32; flashI++) {
 8005efa:	2300      	movs	r3, #0
 8005efc:	607b      	str	r3, [r7, #4]
 8005efe:	e030      	b.n	8005f62 <StructInit+0x166>
			Address += 8;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	3308      	adds	r3, #8
 8005f04:	60fb      	str	r3, [r7, #12]
			game.positions[flashI].lat =
					((float) ((int) (*(__IO uint64_t*) (Address)))) / 100000;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	0013      	movs	r3, r2
 8005f0e:	0018      	movs	r0, r3
 8005f10:	f7fb fc82 	bl	8001818 <__aeabi_i2f>
 8005f14:	1c03      	adds	r3, r0, #0
 8005f16:	4939      	ldr	r1, [pc, #228]	@ (8005ffc <StructInit+0x200>)
 8005f18:	1c18      	adds	r0, r3, #0
 8005f1a:	f7fa febb 	bl	8000c94 <__aeabi_fdiv>
 8005f1e:	1c03      	adds	r3, r0, #0
 8005f20:	1c19      	adds	r1, r3, #0
			game.positions[flashI].lat =
 8005f22:	4b35      	ldr	r3, [pc, #212]	@ (8005ff8 <StructInit+0x1fc>)
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	3203      	adds	r2, #3
 8005f28:	00d2      	lsls	r2, r2, #3
 8005f2a:	50d1      	str	r1, [r2, r3]
			Address += 8;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	3308      	adds	r3, #8
 8005f30:	60fb      	str	r3, [r7, #12]
			game.positions[flashI].lon =
					((float) ((int) (*(__IO uint64_t*) (Address)))) / 100000;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	0013      	movs	r3, r2
 8005f3a:	0018      	movs	r0, r3
 8005f3c:	f7fb fc6c 	bl	8001818 <__aeabi_i2f>
 8005f40:	1c03      	adds	r3, r0, #0
 8005f42:	492e      	ldr	r1, [pc, #184]	@ (8005ffc <StructInit+0x200>)
 8005f44:	1c18      	adds	r0, r3, #0
 8005f46:	f7fa fea5 	bl	8000c94 <__aeabi_fdiv>
 8005f4a:	1c03      	adds	r3, r0, #0
 8005f4c:	1c19      	adds	r1, r3, #0
			game.positions[flashI].lon =
 8005f4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005ff8 <StructInit+0x1fc>)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	3303      	adds	r3, #3
 8005f54:	00db      	lsls	r3, r3, #3
 8005f56:	18d3      	adds	r3, r2, r3
 8005f58:	3304      	adds	r3, #4
 8005f5a:	6019      	str	r1, [r3, #0]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	3301      	adds	r3, #1
 8005f60:	607b      	str	r3, [r7, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2b1f      	cmp	r3, #31
 8005f66:	ddcb      	ble.n	8005f00 <StructInit+0x104>
		//game.positions[0] = dummy;
		//game.positions[1] = dummy;
		//game.positions[2] = dummy;
		game.time.hours = 0;
	}
}
 8005f68:	e03c      	b.n	8005fe4 <StructInit+0x1e8>
		game.evo = 0;
 8005f6a:	4b23      	ldr	r3, [pc, #140]	@ (8005ff8 <StructInit+0x1fc>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	741a      	strb	r2, [r3, #16]
		game.uid[0] = 'h';
 8005f70:	4a21      	ldr	r2, [pc, #132]	@ (8005ff8 <StructInit+0x1fc>)
 8005f72:	2396      	movs	r3, #150	@ 0x96
 8005f74:	005b      	lsls	r3, r3, #1
 8005f76:	2168      	movs	r1, #104	@ 0x68
 8005f78:	54d1      	strb	r1, [r2, r3]
		game.uid[1] = 'i';
 8005f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ff8 <StructInit+0x1fc>)
 8005f7c:	232e      	movs	r3, #46	@ 0x2e
 8005f7e:	33ff      	adds	r3, #255	@ 0xff
 8005f80:	2169      	movs	r1, #105	@ 0x69
 8005f82:	54d1      	strb	r1, [r2, r3]
		game.allSteps = 0;
 8005f84:	4a1c      	ldr	r2, [pc, #112]	@ (8005ff8 <StructInit+0x1fc>)
 8005f86:	238c      	movs	r3, #140	@ 0x8c
 8005f88:	005b      	lsls	r3, r3, #1
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	50d1      	str	r1, [r2, r3]
		game.mood = 1;
 8005f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8005ff8 <StructInit+0x1fc>)
 8005f90:	2201      	movs	r2, #1
 8005f92:	745a      	strb	r2, [r3, #17]
		game.numLocations = 0;
 8005f94:	4b18      	ldr	r3, [pc, #96]	@ (8005ff8 <StructInit+0x1fc>)
 8005f96:	2200      	movs	r2, #0
 8005f98:	615a      	str	r2, [r3, #20]
		game.stepsToday = 0;
 8005f9a:	4a17      	ldr	r2, [pc, #92]	@ (8005ff8 <StructInit+0x1fc>)
 8005f9c:	2390      	movs	r3, #144	@ 0x90
 8005f9e:	005b      	lsls	r3, r3, #1
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	50d1      	str	r1, [r2, r3]
		game.weeklySteps = 0;
 8005fa4:	4a14      	ldr	r2, [pc, #80]	@ (8005ff8 <StructInit+0x1fc>)
 8005fa6:	238e      	movs	r3, #142	@ 0x8e
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	2100      	movs	r1, #0
 8005fac:	50d1      	str	r1, [r2, r3]
		game.dailyGoal = 150;
 8005fae:	4a12      	ldr	r2, [pc, #72]	@ (8005ff8 <StructInit+0x1fc>)
 8005fb0:	2392      	movs	r3, #146	@ 0x92
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	2196      	movs	r1, #150	@ 0x96
 8005fb6:	50d1      	str	r1, [r2, r3]
		game.weeklyGoal = game.dailyGoal*(game.evo+1);
 8005fb8:	4a0f      	ldr	r2, [pc, #60]	@ (8005ff8 <StructInit+0x1fc>)
 8005fba:	2392      	movs	r3, #146	@ 0x92
 8005fbc:	005b      	lsls	r3, r3, #1
 8005fbe:	58d3      	ldr	r3, [r2, r3]
 8005fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8005ff8 <StructInit+0x1fc>)
 8005fc2:	7c12      	ldrb	r2, [r2, #16]
 8005fc4:	3201      	adds	r2, #1
 8005fc6:	435a      	muls	r2, r3
 8005fc8:	0011      	movs	r1, r2
 8005fca:	4a0b      	ldr	r2, [pc, #44]	@ (8005ff8 <StructInit+0x1fc>)
 8005fcc:	2394      	movs	r3, #148	@ 0x94
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	50d1      	str	r1, [r2, r3]
		dummy.lat = 12.34567;
 8005fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8006000 <StructInit+0x204>)
 8005fd4:	4a0b      	ldr	r2, [pc, #44]	@ (8006004 <StructInit+0x208>)
 8005fd6:	601a      	str	r2, [r3, #0]
		dummy.lon = -89.10111;
 8005fd8:	4b09      	ldr	r3, [pc, #36]	@ (8006000 <StructInit+0x204>)
 8005fda:	4a0b      	ldr	r2, [pc, #44]	@ (8006008 <StructInit+0x20c>)
 8005fdc:	605a      	str	r2, [r3, #4]
		game.time.hours = 0;
 8005fde:	4b06      	ldr	r3, [pc, #24]	@ (8005ff8 <StructInit+0x1fc>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]
}
 8005fe4:	46c0      	nop			@ (mov r8, r8)
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	b004      	add	sp, #16
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	2000126c 	.word	0x2000126c
 8005ff0:	0803f800 	.word	0x0803f800
 8005ff4:	12345678 	.word	0x12345678
 8005ff8:	20000298 	.word	0x20000298
 8005ffc:	47c35000 	.word	0x47c35000
 8006000:	200003e4 	.word	0x200003e4
 8006004:	414587dd 	.word	0x414587dd
 8006008:	c2b233c5 	.word	0xc2b233c5

0800600c <Evolve>:
//Method for displaying the evolution animation
void Evolve() {
 800600c:	b580      	push	{r7, lr}
 800600e:	af00      	add	r7, sp, #0
	if (game.evo < 2)
 8006010:	4b0a      	ldr	r3, [pc, #40]	@ (800603c <Evolve+0x30>)
 8006012:	7c1b      	ldrb	r3, [r3, #16]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d80d      	bhi.n	8006034 <Evolve+0x28>
	{
		effect = Evolution;
 8006018:	4b09      	ldr	r3, [pc, #36]	@ (8006040 <Evolve+0x34>)
 800601a:	2206      	movs	r2, #6
 800601c:	701a      	strb	r2, [r3, #0]
		PlayEffect(effect);
 800601e:	4b08      	ldr	r3, [pc, #32]	@ (8006040 <Evolve+0x34>)
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	0018      	movs	r0, r3
 8006024:	f7ff fd48 	bl	8005ab8 <PlayEffect>
		game.evo += 1;
 8006028:	4b04      	ldr	r3, [pc, #16]	@ (800603c <Evolve+0x30>)
 800602a:	7c1b      	ldrb	r3, [r3, #16]
 800602c:	3301      	adds	r3, #1
 800602e:	b2da      	uxtb	r2, r3
 8006030:	4b02      	ldr	r3, [pc, #8]	@ (800603c <Evolve+0x30>)
 8006032:	741a      	strb	r2, [r3, #16]
	}
}
 8006034:	46c0      	nop			@ (mov r8, r8)
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	46c0      	nop			@ (mov r8, r8)
 800603c:	20000298 	.word	0x20000298
 8006040:	20000288 	.word	0x20000288

08006044 <FlashErase>:
void FlashErase() {
 8006044:	b590      	push	{r4, r7, lr}
 8006046:	b087      	sub	sp, #28
 8006048:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef tryit;
	tryit.Banks = FLASH_BANK_1;
 800604a:	2408      	movs	r4, #8
 800604c:	193b      	adds	r3, r7, r4
 800604e:	2204      	movs	r2, #4
 8006050:	605a      	str	r2, [r3, #4]
	tryit.NbPages = 1;
 8006052:	193b      	adds	r3, r7, r4
 8006054:	2201      	movs	r2, #1
 8006056:	60da      	str	r2, [r3, #12]
	tryit.Page = 127;
 8006058:	193b      	adds	r3, r7, r4
 800605a:	227f      	movs	r2, #127	@ 0x7f
 800605c:	609a      	str	r2, [r3, #8]
	tryit.TypeErase = FLASH_TYPEERASE_PAGES;
 800605e:	193b      	adds	r3, r7, r4
 8006060:	2202      	movs	r2, #2
 8006062:	601a      	str	r2, [r3, #0]
	uint32_t pgerror;
	HAL_FLASH_Unlock();
 8006064:	f003 f974 	bl	8009350 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&tryit, &pgerror);
 8006068:	1d3a      	adds	r2, r7, #4
 800606a:	193b      	adds	r3, r7, r4
 800606c:	0011      	movs	r1, r2
 800606e:	0018      	movs	r0, r3
 8006070:	f003 fa22 	bl	80094b8 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 8006074:	f003 f990 	bl	8009398 <HAL_FLASH_Lock>
}
 8006078:	46c0      	nop			@ (mov r8, r8)
 800607a:	46bd      	mov	sp, r7
 800607c:	b007      	add	sp, #28
 800607e:	bd90      	pop	{r4, r7, pc}

08006080 <FlashWrite>:
void FlashWrite() {
 8006080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006082:	4cce      	ldr	r4, [pc, #824]	@ (80063bc <FlashWrite+0x33c>)
 8006084:	44a5      	add	sp, r4
 8006086:	af00      	add	r7, sp, #0
	uint32_t Address = 0x0803F800;
 8006088:	4bcd      	ldr	r3, [pc, #820]	@ (80063c0 <FlashWrite+0x340>)
 800608a:	4cce      	ldr	r4, [pc, #824]	@ (80063c4 <FlashWrite+0x344>)
 800608c:	2140      	movs	r1, #64	@ 0x40
 800608e:	1862      	adds	r2, r4, r1
 8006090:	19d2      	adds	r2, r2, r7
 8006092:	6013      	str	r3, [r2, #0]
	uint8_t flashBuffer[496] = "I am the very model of a modern major general.";
 8006094:	4bcc      	ldr	r3, [pc, #816]	@ (80063c8 <FlashWrite+0x348>)
 8006096:	48cd      	ldr	r0, [pc, #820]	@ (80063cc <FlashWrite+0x34c>)
 8006098:	181b      	adds	r3, r3, r0
 800609a:	187a      	adds	r2, r7, r1
 800609c:	189c      	adds	r4, r3, r2
 800609e:	4bcc      	ldr	r3, [pc, #816]	@ (80063d0 <FlashWrite+0x350>)
 80060a0:	0020      	movs	r0, r4
 80060a2:	0019      	movs	r1, r3
 80060a4:	232f      	movs	r3, #47	@ 0x2f
 80060a6:	001a      	movs	r2, r3
 80060a8:	f009 f847 	bl	800f13a <memcpy>
 80060ac:	232f      	movs	r3, #47	@ 0x2f
 80060ae:	18e0      	adds	r0, r4, r3
 80060b0:	23c2      	movs	r3, #194	@ 0xc2
 80060b2:	33ff      	adds	r3, #255	@ 0xff
 80060b4:	001a      	movs	r2, r3
 80060b6:	2100      	movs	r1, #0
 80060b8:	f008 ffaa 	bl	800f010 <memset>
	uint64_t flashTestBuffer[496];
	uint64_t xyz = 0;
 80060bc:	2200      	movs	r2, #0
 80060be:	2300      	movs	r3, #0
 80060c0:	49c4      	ldr	r1, [pc, #784]	@ (80063d4 <FlashWrite+0x354>)
 80060c2:	2040      	movs	r0, #64	@ 0x40
 80060c4:	1809      	adds	r1, r1, r0
 80060c6:	19c9      	adds	r1, r1, r7
 80060c8:	600a      	str	r2, [r1, #0]
 80060ca:	604b      	str	r3, [r1, #4]
	int chunkI = 8;
 80060cc:	2308      	movs	r3, #8
 80060ce:	4ac2      	ldr	r2, [pc, #776]	@ (80063d8 <FlashWrite+0x358>)
 80060d0:	0001      	movs	r1, r0
 80060d2:	1852      	adds	r2, r2, r1
 80060d4:	19d2      	adds	r2, r2, r7
 80060d6:	6013      	str	r3, [r2, #0]

	FLASH_EraseInitTypeDef tryit;
	tryit.Banks = FLASH_BANK_1;
 80060d8:	4bc0      	ldr	r3, [pc, #768]	@ (80063dc <FlashWrite+0x35c>)
 80060da:	48bc      	ldr	r0, [pc, #752]	@ (80063cc <FlashWrite+0x34c>)
 80060dc:	181b      	adds	r3, r3, r0
 80060de:	187a      	adds	r2, r7, r1
 80060e0:	189a      	adds	r2, r3, r2
 80060e2:	2304      	movs	r3, #4
 80060e4:	6053      	str	r3, [r2, #4]
	tryit.NbPages = 1;
 80060e6:	4bbd      	ldr	r3, [pc, #756]	@ (80063dc <FlashWrite+0x35c>)
 80060e8:	181b      	adds	r3, r3, r0
 80060ea:	187a      	adds	r2, r7, r1
 80060ec:	189a      	adds	r2, r3, r2
 80060ee:	2301      	movs	r3, #1
 80060f0:	60d3      	str	r3, [r2, #12]
	tryit.Page = 127;
 80060f2:	4bba      	ldr	r3, [pc, #744]	@ (80063dc <FlashWrite+0x35c>)
 80060f4:	181b      	adds	r3, r3, r0
 80060f6:	187a      	adds	r2, r7, r1
 80060f8:	189a      	adds	r2, r3, r2
 80060fa:	237f      	movs	r3, #127	@ 0x7f
 80060fc:	6093      	str	r3, [r2, #8]
	tryit.TypeErase = FLASH_TYPEERASE_PAGES;
 80060fe:	4bb7      	ldr	r3, [pc, #732]	@ (80063dc <FlashWrite+0x35c>)
 8006100:	181b      	adds	r3, r3, r0
 8006102:	000c      	movs	r4, r1
 8006104:	187a      	adds	r2, r7, r1
 8006106:	189a      	adds	r2, r3, r2
 8006108:	2302      	movs	r3, #2
 800610a:	6013      	str	r3, [r2, #0]
	uint32_t pgerror;
	HAL_FLASH_Unlock();
 800610c:	f003 f920 	bl	8009350 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&tryit, &pgerror);
 8006110:	2344      	movs	r3, #68	@ 0x44
 8006112:	18fa      	adds	r2, r7, r3
 8006114:	2308      	movs	r3, #8
 8006116:	191b      	adds	r3, r3, r4
 8006118:	19db      	adds	r3, r3, r7
 800611a:	0011      	movs	r1, r2
 800611c:	0018      	movs	r0, r3
 800611e:	f003 f9cb 	bl	80094b8 <HAL_FLASHEx_Erase>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006122:	4aaf      	ldr	r2, [pc, #700]	@ (80063e0 <FlashWrite+0x360>)
 8006124:	2300      	movs	r3, #0
 8006126:	4ca7      	ldr	r4, [pc, #668]	@ (80063c4 <FlashWrite+0x344>)
 8006128:	2040      	movs	r0, #64	@ 0x40
 800612a:	1821      	adds	r1, r4, r0
 800612c:	19c9      	adds	r1, r1, r7
 800612e:	6809      	ldr	r1, [r1, #0]
 8006130:	2001      	movs	r0, #1
 8006132:	f003 f8bf 	bl	80092b4 <HAL_FLASH_Program>
			(uint64_t) 0x12345678);
	Address += 8;
 8006136:	0021      	movs	r1, r4
 8006138:	2040      	movs	r0, #64	@ 0x40
 800613a:	180b      	adds	r3, r1, r0
 800613c:	19db      	adds	r3, r3, r7
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	3308      	adds	r3, #8
 8006142:	180a      	adds	r2, r1, r0
 8006144:	19d2      	adds	r2, r2, r7
 8006146:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.allSteps);
 8006148:	4aa6      	ldr	r2, [pc, #664]	@ (80063e4 <FlashWrite+0x364>)
 800614a:	238c      	movs	r3, #140	@ 0x8c
 800614c:	005b      	lsls	r3, r3, #1
 800614e:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006150:	001d      	movs	r5, r3
 8006152:	2300      	movs	r3, #0
 8006154:	001e      	movs	r6, r3
 8006156:	000c      	movs	r4, r1
 8006158:	180b      	adds	r3, r1, r0
 800615a:	19db      	adds	r3, r3, r7
 800615c:	6819      	ldr	r1, [r3, #0]
 800615e:	002a      	movs	r2, r5
 8006160:	0033      	movs	r3, r6
 8006162:	2001      	movs	r0, #1
 8006164:	f003 f8a6 	bl	80092b4 <HAL_FLASH_Program>
	Address += 8;
 8006168:	0021      	movs	r1, r4
 800616a:	2040      	movs	r0, #64	@ 0x40
 800616c:	180b      	adds	r3, r1, r0
 800616e:	19db      	adds	r3, r3, r7
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	3308      	adds	r3, #8
 8006174:	180a      	adds	r2, r1, r0
 8006176:	19d2      	adds	r2, r2, r7
 8006178:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.stepsToday);
 800617a:	4a9a      	ldr	r2, [pc, #616]	@ (80063e4 <FlashWrite+0x364>)
 800617c:	2390      	movs	r3, #144	@ 0x90
 800617e:	005b      	lsls	r3, r3, #1
 8006180:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006182:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006184:	2300      	movs	r3, #0
 8006186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006188:	000c      	movs	r4, r1
 800618a:	0005      	movs	r5, r0
 800618c:	180b      	adds	r3, r1, r0
 800618e:	19db      	adds	r3, r3, r7
 8006190:	6819      	ldr	r1, [r3, #0]
 8006192:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006196:	2001      	movs	r0, #1
 8006198:	f003 f88c 	bl	80092b4 <HAL_FLASH_Program>
	Address += 8;
 800619c:	0021      	movs	r1, r4
 800619e:	0028      	movs	r0, r5
 80061a0:	180b      	adds	r3, r1, r0
 80061a2:	19db      	adds	r3, r3, r7
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	3308      	adds	r3, #8
 80061a8:	180a      	adds	r2, r1, r0
 80061aa:	19d2      	adds	r2, r2, r7
 80061ac:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.weeklySteps);
 80061ae:	4a8d      	ldr	r2, [pc, #564]	@ (80063e4 <FlashWrite+0x364>)
 80061b0:	238e      	movs	r3, #142	@ 0x8e
 80061b2:	005b      	lsls	r3, r3, #1
 80061b4:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80061b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80061b8:	2300      	movs	r3, #0
 80061ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80061bc:	000c      	movs	r4, r1
 80061be:	0005      	movs	r5, r0
 80061c0:	180b      	adds	r3, r1, r0
 80061c2:	19db      	adds	r3, r3, r7
 80061c4:	6819      	ldr	r1, [r3, #0]
 80061c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ca:	2001      	movs	r0, #1
 80061cc:	f003 f872 	bl	80092b4 <HAL_FLASH_Program>
	Address += 8;
 80061d0:	0021      	movs	r1, r4
 80061d2:	0028      	movs	r0, r5
 80061d4:	180b      	adds	r3, r1, r0
 80061d6:	19db      	adds	r3, r3, r7
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3308      	adds	r3, #8
 80061dc:	180a      	adds	r2, r1, r0
 80061de:	19d2      	adds	r2, r2, r7
 80061e0:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.dailyGoal);
 80061e2:	4a80      	ldr	r2, [pc, #512]	@ (80063e4 <FlashWrite+0x364>)
 80061e4:	2392      	movs	r3, #146	@ 0x92
 80061e6:	005b      	lsls	r3, r3, #1
 80061e8:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80061ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061ec:	2300      	movs	r3, #0
 80061ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061f0:	000c      	movs	r4, r1
 80061f2:	0005      	movs	r5, r0
 80061f4:	180b      	adds	r3, r1, r0
 80061f6:	19db      	adds	r3, r3, r7
 80061f8:	6819      	ldr	r1, [r3, #0]
 80061fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061fe:	2001      	movs	r0, #1
 8006200:	f003 f858 	bl	80092b4 <HAL_FLASH_Program>
	Address += 8;
 8006204:	0021      	movs	r1, r4
 8006206:	0028      	movs	r0, r5
 8006208:	180b      	adds	r3, r1, r0
 800620a:	19db      	adds	r3, r3, r7
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	3308      	adds	r3, #8
 8006210:	180a      	adds	r2, r1, r0
 8006212:	19d2      	adds	r2, r2, r7
 8006214:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.weeklyGoal);
 8006216:	4a73      	ldr	r2, [pc, #460]	@ (80063e4 <FlashWrite+0x364>)
 8006218:	2394      	movs	r3, #148	@ 0x94
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800621e:	623b      	str	r3, [r7, #32]
 8006220:	2300      	movs	r3, #0
 8006222:	627b      	str	r3, [r7, #36]	@ 0x24
 8006224:	000c      	movs	r4, r1
 8006226:	0005      	movs	r5, r0
 8006228:	180b      	adds	r3, r1, r0
 800622a:	19db      	adds	r3, r3, r7
 800622c:	6819      	ldr	r1, [r3, #0]
 800622e:	6a3a      	ldr	r2, [r7, #32]
 8006230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006232:	2001      	movs	r0, #1
 8006234:	f003 f83e 	bl	80092b4 <HAL_FLASH_Program>
	Address += 8;
 8006238:	0022      	movs	r2, r4
 800623a:	0028      	movs	r0, r5
 800623c:	1813      	adds	r3, r2, r0
 800623e:	19db      	adds	r3, r3, r7
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	3308      	adds	r3, #8
 8006244:	1811      	adds	r1, r2, r0
 8006246:	19c9      	adds	r1, r1, r7
 8006248:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.evo);
 800624a:	4b66      	ldr	r3, [pc, #408]	@ (80063e4 <FlashWrite+0x364>)
 800624c:	7c1b      	ldrb	r3, [r3, #16]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800624e:	61bb      	str	r3, [r7, #24]
 8006250:	2300      	movs	r3, #0
 8006252:	61fb      	str	r3, [r7, #28]
 8006254:	0014      	movs	r4, r2
 8006256:	0005      	movs	r5, r0
 8006258:	1813      	adds	r3, r2, r0
 800625a:	19db      	adds	r3, r3, r7
 800625c:	6819      	ldr	r1, [r3, #0]
 800625e:	69ba      	ldr	r2, [r7, #24]
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	2001      	movs	r0, #1
 8006264:	f003 f826 	bl	80092b4 <HAL_FLASH_Program>
	Address += 8;
 8006268:	0022      	movs	r2, r4
 800626a:	0028      	movs	r0, r5
 800626c:	1813      	adds	r3, r2, r0
 800626e:	19db      	adds	r3, r3, r7
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	3308      	adds	r3, #8
 8006274:	1811      	adds	r1, r2, r0
 8006276:	19c9      	adds	r1, r1, r7
 8006278:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.mood);
 800627a:	4b5a      	ldr	r3, [pc, #360]	@ (80063e4 <FlashWrite+0x364>)
 800627c:	7c5b      	ldrb	r3, [r3, #17]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800627e:	613b      	str	r3, [r7, #16]
 8006280:	2300      	movs	r3, #0
 8006282:	617b      	str	r3, [r7, #20]
 8006284:	0014      	movs	r4, r2
 8006286:	0005      	movs	r5, r0
 8006288:	1813      	adds	r3, r2, r0
 800628a:	19db      	adds	r3, r3, r7
 800628c:	6819      	ldr	r1, [r3, #0]
 800628e:	693a      	ldr	r2, [r7, #16]
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	2001      	movs	r0, #1
 8006294:	f003 f80e 	bl	80092b4 <HAL_FLASH_Program>
	Address += 8;
 8006298:	0022      	movs	r2, r4
 800629a:	0028      	movs	r0, r5
 800629c:	1813      	adds	r3, r2, r0
 800629e:	19db      	adds	r3, r3, r7
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	3308      	adds	r3, #8
 80062a4:	1811      	adds	r1, r2, r0
 80062a6:	19c9      	adds	r1, r1, r7
 80062a8:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.numLocations);
 80062aa:	4b4e      	ldr	r3, [pc, #312]	@ (80063e4 <FlashWrite+0x364>)
 80062ac:	695b      	ldr	r3, [r3, #20]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80062ae:	60bb      	str	r3, [r7, #8]
 80062b0:	2300      	movs	r3, #0
 80062b2:	60fb      	str	r3, [r7, #12]
 80062b4:	0014      	movs	r4, r2
 80062b6:	0005      	movs	r5, r0
 80062b8:	1813      	adds	r3, r2, r0
 80062ba:	19db      	adds	r3, r3, r7
 80062bc:	6819      	ldr	r1, [r3, #0]
 80062be:	68ba      	ldr	r2, [r7, #8]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2001      	movs	r0, #1
 80062c4:	f002 fff6 	bl	80092b4 <HAL_FLASH_Program>
	Address += 8;
 80062c8:	0022      	movs	r2, r4
 80062ca:	0028      	movs	r0, r5
 80062cc:	1813      	adds	r3, r2, r0
 80062ce:	19db      	adds	r3, r3, r7
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3308      	adds	r3, #8
 80062d4:	1812      	adds	r2, r2, r0
 80062d6:	19d2      	adds	r2, r2, r7
 80062d8:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 80062da:	2300      	movs	r3, #0
 80062dc:	4a42      	ldr	r2, [pc, #264]	@ (80063e8 <FlashWrite+0x368>)
 80062de:	1812      	adds	r2, r2, r0
 80062e0:	19d2      	adds	r2, r2, r7
 80062e2:	6013      	str	r3, [r2, #0]
 80062e4:	e05c      	b.n	80063a0 <FlashWrite+0x320>
		xyz += (game.uid[flashI]) << ((8 - (chunkI)) * 8);
 80062e6:	493f      	ldr	r1, [pc, #252]	@ (80063e4 <FlashWrite+0x364>)
 80062e8:	2396      	movs	r3, #150	@ 0x96
 80062ea:	005b      	lsls	r3, r3, #1
 80062ec:	4a3e      	ldr	r2, [pc, #248]	@ (80063e8 <FlashWrite+0x368>)
 80062ee:	2040      	movs	r0, #64	@ 0x40
 80062f0:	1812      	adds	r2, r2, r0
 80062f2:	19d2      	adds	r2, r2, r7
 80062f4:	6812      	ldr	r2, [r2, #0]
 80062f6:	188a      	adds	r2, r1, r2
 80062f8:	18d3      	adds	r3, r2, r3
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	0019      	movs	r1, r3
 80062fe:	4c36      	ldr	r4, [pc, #216]	@ (80063d8 <FlashWrite+0x358>)
 8006300:	1823      	adds	r3, r4, r0
 8006302:	19db      	adds	r3, r3, r7
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2208      	movs	r2, #8
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	00db      	lsls	r3, r3, #3
 800630c:	4099      	lsls	r1, r3
 800630e:	000b      	movs	r3, r1
 8006310:	603b      	str	r3, [r7, #0]
 8006312:	17db      	asrs	r3, r3, #31
 8006314:	607b      	str	r3, [r7, #4]
 8006316:	4d2f      	ldr	r5, [pc, #188]	@ (80063d4 <FlashWrite+0x354>)
 8006318:	0006      	movs	r6, r0
 800631a:	182b      	adds	r3, r5, r0
 800631c:	19db      	adds	r3, r3, r7
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	6838      	ldr	r0, [r7, #0]
 8006324:	6879      	ldr	r1, [r7, #4]
 8006326:	1812      	adds	r2, r2, r0
 8006328:	414b      	adcs	r3, r1
 800632a:	0029      	movs	r1, r5
 800632c:	1988      	adds	r0, r1, r6
 800632e:	19c0      	adds	r0, r0, r7
 8006330:	6002      	str	r2, [r0, #0]
 8006332:	6043      	str	r3, [r0, #4]
		if (--chunkI == 0) {
 8006334:	0030      	movs	r0, r6
 8006336:	19a3      	adds	r3, r4, r6
 8006338:	19db      	adds	r3, r3, r7
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	3b01      	subs	r3, #1
 800633e:	1822      	adds	r2, r4, r0
 8006340:	19d2      	adds	r2, r2, r7
 8006342:	6013      	str	r3, [r2, #0]
 8006344:	1823      	adds	r3, r4, r0
 8006346:	19db      	adds	r3, r3, r7
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d11f      	bne.n	800638e <FlashWrite+0x30e>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, xyz);
 800634e:	000d      	movs	r5, r1
 8006350:	180b      	adds	r3, r1, r0
 8006352:	19db      	adds	r3, r3, r7
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	4e1a      	ldr	r6, [pc, #104]	@ (80063c4 <FlashWrite+0x344>)
 800635a:	1831      	adds	r1, r6, r0
 800635c:	19c9      	adds	r1, r1, r7
 800635e:	6809      	ldr	r1, [r1, #0]
 8006360:	2001      	movs	r0, #1
 8006362:	f002 ffa7 	bl	80092b4 <HAL_FLASH_Program>
			chunkI = 8;
 8006366:	2308      	movs	r3, #8
 8006368:	2140      	movs	r1, #64	@ 0x40
 800636a:	1862      	adds	r2, r4, r1
 800636c:	19d2      	adds	r2, r2, r7
 800636e:	6013      	str	r3, [r2, #0]
			xyz = 0;
 8006370:	2200      	movs	r2, #0
 8006372:	2300      	movs	r3, #0
 8006374:	0008      	movs	r0, r1
 8006376:	1869      	adds	r1, r5, r1
 8006378:	19c9      	adds	r1, r1, r7
 800637a:	600a      	str	r2, [r1, #0]
 800637c:	604b      	str	r3, [r1, #4]
			Address += 8;
 800637e:	0002      	movs	r2, r0
 8006380:	18b3      	adds	r3, r6, r2
 8006382:	19db      	adds	r3, r3, r7
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	3308      	adds	r3, #8
 8006388:	18b2      	adds	r2, r6, r2
 800638a:	19d2      	adds	r2, r2, r7
 800638c:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 800638e:	4a16      	ldr	r2, [pc, #88]	@ (80063e8 <FlashWrite+0x368>)
 8006390:	2140      	movs	r1, #64	@ 0x40
 8006392:	1853      	adds	r3, r2, r1
 8006394:	19db      	adds	r3, r3, r7
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	3301      	adds	r3, #1
 800639a:	1852      	adds	r2, r2, r1
 800639c:	19d2      	adds	r2, r2, r7
 800639e:	6013      	str	r3, [r2, #0]
 80063a0:	4b11      	ldr	r3, [pc, #68]	@ (80063e8 <FlashWrite+0x368>)
 80063a2:	2140      	movs	r1, #64	@ 0x40
 80063a4:	185b      	adds	r3, r3, r1
 80063a6:	19db      	adds	r3, r3, r7
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2b1f      	cmp	r3, #31
 80063ac:	dd9b      	ble.n	80062e6 <FlashWrite+0x266>
		}
	}
	for (int flashI = 0; flashI < 32; flashI++) {
 80063ae:	2300      	movs	r3, #0
 80063b0:	4a0e      	ldr	r2, [pc, #56]	@ (80063ec <FlashWrite+0x36c>)
 80063b2:	1852      	adds	r2, r2, r1
 80063b4:	19d2      	adds	r2, r2, r7
 80063b6:	6013      	str	r3, [r2, #0]
 80063b8:	e065      	b.n	8006486 <FlashWrite+0x406>
 80063ba:	46c0      	nop			@ (mov r8, r8)
 80063bc:	ffffee14 	.word	0xffffee14
 80063c0:	0803f800 	.word	0x0803f800
 80063c4:	000011a4 	.word	0x000011a4
 80063c8:	fffffdf4 	.word	0xfffffdf4
 80063cc:	000011a8 	.word	0x000011a8
 80063d0:	080117ac 	.word	0x080117ac
 80063d4:	00001198 	.word	0x00001198
 80063d8:	00001194 	.word	0x00001194
 80063dc:	ffffee60 	.word	0xffffee60
 80063e0:	12345678 	.word	0x12345678
 80063e4:	20000298 	.word	0x20000298
 80063e8:	00001190 	.word	0x00001190
 80063ec:	0000118c 	.word	0x0000118c
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
				(uint64_t) (game.positions[flashI].lat * 100000));
 80063f0:	4b33      	ldr	r3, [pc, #204]	@ (80064c0 <FlashWrite+0x440>)
 80063f2:	4d34      	ldr	r5, [pc, #208]	@ (80064c4 <FlashWrite+0x444>)
 80063f4:	2640      	movs	r6, #64	@ 0x40
 80063f6:	19aa      	adds	r2, r5, r6
 80063f8:	19d2      	adds	r2, r2, r7
 80063fa:	6812      	ldr	r2, [r2, #0]
 80063fc:	3203      	adds	r2, #3
 80063fe:	00d2      	lsls	r2, r2, #3
 8006400:	58d3      	ldr	r3, [r2, r3]
 8006402:	4931      	ldr	r1, [pc, #196]	@ (80064c8 <FlashWrite+0x448>)
 8006404:	1c18      	adds	r0, r3, #0
 8006406:	f7fa fe13 	bl	8001030 <__aeabi_fmul>
 800640a:	1c03      	adds	r3, r0, #0
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800640c:	1c18      	adds	r0, r3, #0
 800640e:	f7fa f92f 	bl	8000670 <__aeabi_f2ulz>
 8006412:	0002      	movs	r2, r0
 8006414:	000b      	movs	r3, r1
 8006416:	4c2d      	ldr	r4, [pc, #180]	@ (80064cc <FlashWrite+0x44c>)
 8006418:	19a1      	adds	r1, r4, r6
 800641a:	19c9      	adds	r1, r1, r7
 800641c:	6809      	ldr	r1, [r1, #0]
 800641e:	2001      	movs	r0, #1
 8006420:	f002 ff48 	bl	80092b4 <HAL_FLASH_Program>
		Address += 8;
 8006424:	19a3      	adds	r3, r4, r6
 8006426:	19db      	adds	r3, r3, r7
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3308      	adds	r3, #8
 800642c:	19a2      	adds	r2, r4, r6
 800642e:	19d2      	adds	r2, r2, r7
 8006430:	6013      	str	r3, [r2, #0]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
				(uint64_t) (game.positions[flashI].lon * 100000));
 8006432:	4a23      	ldr	r2, [pc, #140]	@ (80064c0 <FlashWrite+0x440>)
 8006434:	19ab      	adds	r3, r5, r6
 8006436:	19db      	adds	r3, r3, r7
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	3303      	adds	r3, #3
 800643c:	00db      	lsls	r3, r3, #3
 800643e:	18d3      	adds	r3, r2, r3
 8006440:	3304      	adds	r3, #4
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4920      	ldr	r1, [pc, #128]	@ (80064c8 <FlashWrite+0x448>)
 8006446:	1c18      	adds	r0, r3, #0
 8006448:	f7fa fdf2 	bl	8001030 <__aeabi_fmul>
 800644c:	1c03      	adds	r3, r0, #0
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800644e:	1c18      	adds	r0, r3, #0
 8006450:	f7fa f90e 	bl	8000670 <__aeabi_f2ulz>
 8006454:	0002      	movs	r2, r0
 8006456:	000b      	movs	r3, r1
 8006458:	19a1      	adds	r1, r4, r6
 800645a:	19c9      	adds	r1, r1, r7
 800645c:	6809      	ldr	r1, [r1, #0]
 800645e:	2001      	movs	r0, #1
 8006460:	f002 ff28 	bl	80092b4 <HAL_FLASH_Program>
		Address += 8;
 8006464:	0032      	movs	r2, r6
 8006466:	19a3      	adds	r3, r4, r6
 8006468:	19db      	adds	r3, r3, r7
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	3308      	adds	r3, #8
 800646e:	0016      	movs	r6, r2
 8006470:	18a2      	adds	r2, r4, r2
 8006472:	19d2      	adds	r2, r2, r7
 8006474:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 8006476:	0032      	movs	r2, r6
 8006478:	18ab      	adds	r3, r5, r2
 800647a:	19db      	adds	r3, r3, r7
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3301      	adds	r3, #1
 8006480:	18aa      	adds	r2, r5, r2
 8006482:	19d2      	adds	r2, r2, r7
 8006484:	6013      	str	r3, [r2, #0]
 8006486:	4b0f      	ldr	r3, [pc, #60]	@ (80064c4 <FlashWrite+0x444>)
 8006488:	2040      	movs	r0, #64	@ 0x40
 800648a:	181b      	adds	r3, r3, r0
 800648c:	19db      	adds	r3, r3, r7
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2b1f      	cmp	r3, #31
 8006492:	ddad      	ble.n	80063f0 <FlashWrite+0x370>
	}
	Address = 0x0803F808;
 8006494:	4b0e      	ldr	r3, [pc, #56]	@ (80064d0 <FlashWrite+0x450>)
 8006496:	4a0d      	ldr	r2, [pc, #52]	@ (80064cc <FlashWrite+0x44c>)
 8006498:	1811      	adds	r1, r2, r0
 800649a:	19c9      	adds	r1, r1, r7
 800649c:	600b      	str	r3, [r1, #0]
	xyz = *(__IO uint64_t*) (Address);
 800649e:	1813      	adds	r3, r2, r0
 80064a0:	19db      	adds	r3, r3, r7
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	490a      	ldr	r1, [pc, #40]	@ (80064d4 <FlashWrite+0x454>)
 80064aa:	1809      	adds	r1, r1, r0
 80064ac:	19c9      	adds	r1, r1, r7
 80064ae:	600a      	str	r2, [r1, #0]
 80064b0:	604b      	str	r3, [r1, #4]
	HAL_FLASH_Lock();
 80064b2:	f002 ff71 	bl	8009398 <HAL_FLASH_Lock>
}
 80064b6:	46c0      	nop			@ (mov r8, r8)
 80064b8:	46bd      	mov	sp, r7
 80064ba:	4b07      	ldr	r3, [pc, #28]	@ (80064d8 <FlashWrite+0x458>)
 80064bc:	449d      	add	sp, r3
 80064be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064c0:	20000298 	.word	0x20000298
 80064c4:	0000118c 	.word	0x0000118c
 80064c8:	47c35000 	.word	0x47c35000
 80064cc:	000011a4 	.word	0x000011a4
 80064d0:	0803f808 	.word	0x0803f808
 80064d4:	00001198 	.word	0x00001198
 80064d8:	000011ec 	.word	0x000011ec

080064dc <AnimateCharacter>:
void AnimateCharacter(uint16_t palette[])
{
 80064dc:	b590      	push	{r4, r7, lr}
 80064de:	b089      	sub	sp, #36	@ 0x24
 80064e0:	af04      	add	r7, sp, #16
 80064e2:	6078      	str	r0, [r7, #4]
	unsigned char walkingCheck;
	_ADXL343_ReadReg8(0x18, &walkingCheck, 1);
 80064e4:	240e      	movs	r4, #14
 80064e6:	193b      	adds	r3, r7, r4
 80064e8:	2201      	movs	r2, #1
 80064ea:	0019      	movs	r1, r3
 80064ec:	2018      	movs	r0, #24
 80064ee:	f000 fa69 	bl	80069c4 <_ADXL343_ReadReg8>
	unsigned char walkingYes = walkingCheck>0;
 80064f2:	193b      	adds	r3, r7, r4
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	1e5a      	subs	r2, r3, #1
 80064f8:	4193      	sbcs	r3, r2
 80064fa:	b2da      	uxtb	r2, r3
 80064fc:	230f      	movs	r3, #15
 80064fe:	18fb      	adds	r3, r7, r3
 8006500:	701a      	strb	r2, [r3, #0]
	switch(game.evo)
 8006502:	4be4      	ldr	r3, [pc, #912]	@ (8006894 <AnimateCharacter+0x3b8>)
 8006504:	7c1b      	ldrb	r3, [r3, #16]
 8006506:	2b02      	cmp	r3, #2
 8006508:	d100      	bne.n	800650c <AnimateCharacter+0x30>
 800650a:	e153      	b.n	80067b4 <AnimateCharacter+0x2d8>
 800650c:	dd00      	ble.n	8006510 <AnimateCharacter+0x34>
 800650e:	e23f      	b.n	8006990 <AnimateCharacter+0x4b4>
 8006510:	2b00      	cmp	r3, #0
 8006512:	d003      	beq.n	800651c <AnimateCharacter+0x40>
 8006514:	2b01      	cmp	r3, #1
 8006516:	d100      	bne.n	800651a <AnimateCharacter+0x3e>
 8006518:	e0b0      	b.n	800667c <AnimateCharacter+0x1a0>
 800651a:	e239      	b.n	8006990 <AnimateCharacter+0x4b4>
	{
	case 0:
		if(walkingYes>0)
 800651c:	230f      	movs	r3, #15
 800651e:	18fb      	adds	r3, r7, r3
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d05b      	beq.n	80065de <AnimateCharacter+0x102>
		{
			frameCount = 5;
 8006526:	4bdc      	ldr	r3, [pc, #880]	@ (8006898 <AnimateCharacter+0x3bc>)
 8006528:	2205      	movs	r2, #5
 800652a:	601a      	str	r2, [r3, #0]
			switch(currentFrame)
 800652c:	4bdb      	ldr	r3, [pc, #876]	@ (800689c <AnimateCharacter+0x3c0>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b05      	cmp	r3, #5
 8006532:	d900      	bls.n	8006536 <AnimateCharacter+0x5a>
 8006534:	e225      	b.n	8006982 <AnimateCharacter+0x4a6>
 8006536:	009a      	lsls	r2, r3, #2
 8006538:	4bd9      	ldr	r3, [pc, #868]	@ (80068a0 <AnimateCharacter+0x3c4>)
 800653a:	18d3      	adds	r3, r2, r3
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	469f      	mov	pc, r3
			{
			case 0:
				drawImage(imgEggWalking0, palette, 30, 30, 64, 64, 225);
 8006540:	6879      	ldr	r1, [r7, #4]
 8006542:	48d8      	ldr	r0, [pc, #864]	@ (80068a4 <AnimateCharacter+0x3c8>)
 8006544:	23e1      	movs	r3, #225	@ 0xe1
 8006546:	9302      	str	r3, [sp, #8]
 8006548:	2340      	movs	r3, #64	@ 0x40
 800654a:	9301      	str	r3, [sp, #4]
 800654c:	2340      	movs	r3, #64	@ 0x40
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	231e      	movs	r3, #30
 8006552:	221e      	movs	r2, #30
 8006554:	f7fd feec 	bl	8004330 <drawImage>
				break;
 8006558:	e040      	b.n	80065dc <AnimateCharacter+0x100>
			case 1:
				drawImage(imgEggWalking1, palette, 30, 30, 64, 64, 212);
 800655a:	6879      	ldr	r1, [r7, #4]
 800655c:	48d2      	ldr	r0, [pc, #840]	@ (80068a8 <AnimateCharacter+0x3cc>)
 800655e:	23d4      	movs	r3, #212	@ 0xd4
 8006560:	9302      	str	r3, [sp, #8]
 8006562:	2340      	movs	r3, #64	@ 0x40
 8006564:	9301      	str	r3, [sp, #4]
 8006566:	2340      	movs	r3, #64	@ 0x40
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	231e      	movs	r3, #30
 800656c:	221e      	movs	r2, #30
 800656e:	f7fd fedf 	bl	8004330 <drawImage>
				break;
 8006572:	e033      	b.n	80065dc <AnimateCharacter+0x100>
			case 2:
				drawImage(imgEggWalking2, palette, 30, 30, 64, 64, 197);
 8006574:	6879      	ldr	r1, [r7, #4]
 8006576:	48cd      	ldr	r0, [pc, #820]	@ (80068ac <AnimateCharacter+0x3d0>)
 8006578:	23c5      	movs	r3, #197	@ 0xc5
 800657a:	9302      	str	r3, [sp, #8]
 800657c:	2340      	movs	r3, #64	@ 0x40
 800657e:	9301      	str	r3, [sp, #4]
 8006580:	2340      	movs	r3, #64	@ 0x40
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	231e      	movs	r3, #30
 8006586:	221e      	movs	r2, #30
 8006588:	f7fd fed2 	bl	8004330 <drawImage>
				break;
 800658c:	e026      	b.n	80065dc <AnimateCharacter+0x100>
			case 3:
				drawImage(imgEggWalking3, palette, 30, 30, 64, 64, 227);
 800658e:	6879      	ldr	r1, [r7, #4]
 8006590:	48c7      	ldr	r0, [pc, #796]	@ (80068b0 <AnimateCharacter+0x3d4>)
 8006592:	23e3      	movs	r3, #227	@ 0xe3
 8006594:	9302      	str	r3, [sp, #8]
 8006596:	2340      	movs	r3, #64	@ 0x40
 8006598:	9301      	str	r3, [sp, #4]
 800659a:	2340      	movs	r3, #64	@ 0x40
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	231e      	movs	r3, #30
 80065a0:	221e      	movs	r2, #30
 80065a2:	f7fd fec5 	bl	8004330 <drawImage>
				break;
 80065a6:	e019      	b.n	80065dc <AnimateCharacter+0x100>
			case 4:
				drawImage(imgEggWalking4, palette, 30, 30, 64, 64, 241);
 80065a8:	6879      	ldr	r1, [r7, #4]
 80065aa:	48c2      	ldr	r0, [pc, #776]	@ (80068b4 <AnimateCharacter+0x3d8>)
 80065ac:	23f1      	movs	r3, #241	@ 0xf1
 80065ae:	9302      	str	r3, [sp, #8]
 80065b0:	2340      	movs	r3, #64	@ 0x40
 80065b2:	9301      	str	r3, [sp, #4]
 80065b4:	2340      	movs	r3, #64	@ 0x40
 80065b6:	9300      	str	r3, [sp, #0]
 80065b8:	231e      	movs	r3, #30
 80065ba:	221e      	movs	r2, #30
 80065bc:	f7fd feb8 	bl	8004330 <drawImage>
				break;
 80065c0:	e00c      	b.n	80065dc <AnimateCharacter+0x100>
			case 5:
				drawImage(imgEggWalking5, palette, 30, 30, 64, 64, 226);
 80065c2:	6879      	ldr	r1, [r7, #4]
 80065c4:	48bc      	ldr	r0, [pc, #752]	@ (80068b8 <AnimateCharacter+0x3dc>)
 80065c6:	23e2      	movs	r3, #226	@ 0xe2
 80065c8:	9302      	str	r3, [sp, #8]
 80065ca:	2340      	movs	r3, #64	@ 0x40
 80065cc:	9301      	str	r3, [sp, #4]
 80065ce:	2340      	movs	r3, #64	@ 0x40
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	231e      	movs	r3, #30
 80065d4:	221e      	movs	r2, #30
 80065d6:	f7fd feab 	bl	8004330 <drawImage>
				break;
 80065da:	46c0      	nop			@ (mov r8, r8)
						drawImage(imgEggSitting4, palette, 30, 30, 64, 64, 221);
						break;
					}
					break;
		}
		break;
 80065dc:	e1d1      	b.n	8006982 <AnimateCharacter+0x4a6>
			frameCount = 4;
 80065de:	4bae      	ldr	r3, [pc, #696]	@ (8006898 <AnimateCharacter+0x3bc>)
 80065e0:	2204      	movs	r2, #4
 80065e2:	601a      	str	r2, [r3, #0]
			switch(currentFrame)
 80065e4:	4bad      	ldr	r3, [pc, #692]	@ (800689c <AnimateCharacter+0x3c0>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2b04      	cmp	r3, #4
 80065ea:	d900      	bls.n	80065ee <AnimateCharacter+0x112>
 80065ec:	e1cb      	b.n	8006986 <AnimateCharacter+0x4aa>
 80065ee:	009a      	lsls	r2, r3, #2
 80065f0:	4bb2      	ldr	r3, [pc, #712]	@ (80068bc <AnimateCharacter+0x3e0>)
 80065f2:	18d3      	adds	r3, r2, r3
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	469f      	mov	pc, r3
						drawImage(imgEggSitting0, palette, 30, 30, 64, 64, 226);
 80065f8:	6879      	ldr	r1, [r7, #4]
 80065fa:	48b1      	ldr	r0, [pc, #708]	@ (80068c0 <AnimateCharacter+0x3e4>)
 80065fc:	23e2      	movs	r3, #226	@ 0xe2
 80065fe:	9302      	str	r3, [sp, #8]
 8006600:	2340      	movs	r3, #64	@ 0x40
 8006602:	9301      	str	r3, [sp, #4]
 8006604:	2340      	movs	r3, #64	@ 0x40
 8006606:	9300      	str	r3, [sp, #0]
 8006608:	231e      	movs	r3, #30
 800660a:	221e      	movs	r2, #30
 800660c:	f7fd fe90 	bl	8004330 <drawImage>
						break;
 8006610:	e033      	b.n	800667a <AnimateCharacter+0x19e>
						drawImage(imgEggSitting1, palette, 30, 30, 64, 64, 227);
 8006612:	6879      	ldr	r1, [r7, #4]
 8006614:	48ab      	ldr	r0, [pc, #684]	@ (80068c4 <AnimateCharacter+0x3e8>)
 8006616:	23e3      	movs	r3, #227	@ 0xe3
 8006618:	9302      	str	r3, [sp, #8]
 800661a:	2340      	movs	r3, #64	@ 0x40
 800661c:	9301      	str	r3, [sp, #4]
 800661e:	2340      	movs	r3, #64	@ 0x40
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	231e      	movs	r3, #30
 8006624:	221e      	movs	r2, #30
 8006626:	f7fd fe83 	bl	8004330 <drawImage>
						break;
 800662a:	e026      	b.n	800667a <AnimateCharacter+0x19e>
						drawImage(imgEggSitting2, palette, 30, 30, 64, 64, 221);
 800662c:	6879      	ldr	r1, [r7, #4]
 800662e:	48a6      	ldr	r0, [pc, #664]	@ (80068c8 <AnimateCharacter+0x3ec>)
 8006630:	23dd      	movs	r3, #221	@ 0xdd
 8006632:	9302      	str	r3, [sp, #8]
 8006634:	2340      	movs	r3, #64	@ 0x40
 8006636:	9301      	str	r3, [sp, #4]
 8006638:	2340      	movs	r3, #64	@ 0x40
 800663a:	9300      	str	r3, [sp, #0]
 800663c:	231e      	movs	r3, #30
 800663e:	221e      	movs	r2, #30
 8006640:	f7fd fe76 	bl	8004330 <drawImage>
						break;
 8006644:	e019      	b.n	800667a <AnimateCharacter+0x19e>
						drawImage(imgEggSitting3, palette, 30, 30, 64, 64, 217);
 8006646:	6879      	ldr	r1, [r7, #4]
 8006648:	48a0      	ldr	r0, [pc, #640]	@ (80068cc <AnimateCharacter+0x3f0>)
 800664a:	23d9      	movs	r3, #217	@ 0xd9
 800664c:	9302      	str	r3, [sp, #8]
 800664e:	2340      	movs	r3, #64	@ 0x40
 8006650:	9301      	str	r3, [sp, #4]
 8006652:	2340      	movs	r3, #64	@ 0x40
 8006654:	9300      	str	r3, [sp, #0]
 8006656:	231e      	movs	r3, #30
 8006658:	221e      	movs	r2, #30
 800665a:	f7fd fe69 	bl	8004330 <drawImage>
						break;
 800665e:	e00c      	b.n	800667a <AnimateCharacter+0x19e>
						drawImage(imgEggSitting4, palette, 30, 30, 64, 64, 221);
 8006660:	6879      	ldr	r1, [r7, #4]
 8006662:	489b      	ldr	r0, [pc, #620]	@ (80068d0 <AnimateCharacter+0x3f4>)
 8006664:	23dd      	movs	r3, #221	@ 0xdd
 8006666:	9302      	str	r3, [sp, #8]
 8006668:	2340      	movs	r3, #64	@ 0x40
 800666a:	9301      	str	r3, [sp, #4]
 800666c:	2340      	movs	r3, #64	@ 0x40
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	231e      	movs	r3, #30
 8006672:	221e      	movs	r2, #30
 8006674:	f7fd fe5c 	bl	8004330 <drawImage>
						break;
 8006678:	46c0      	nop			@ (mov r8, r8)
					break;
 800667a:	e184      	b.n	8006986 <AnimateCharacter+0x4aa>
	case 1:
		if(walkingYes>0)
 800667c:	230f      	movs	r3, #15
 800667e:	18fb      	adds	r3, r7, r3
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d06f      	beq.n	8006766 <AnimateCharacter+0x28a>
		{
			frameCount = 6;
 8006686:	4b84      	ldr	r3, [pc, #528]	@ (8006898 <AnimateCharacter+0x3bc>)
 8006688:	2206      	movs	r2, #6
 800668a:	601a      	str	r2, [r3, #0]
			switch(currentFrame)
 800668c:	4b83      	ldr	r3, [pc, #524]	@ (800689c <AnimateCharacter+0x3c0>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b06      	cmp	r3, #6
 8006692:	d900      	bls.n	8006696 <AnimateCharacter+0x1ba>
 8006694:	e179      	b.n	800698a <AnimateCharacter+0x4ae>
 8006696:	009a      	lsls	r2, r3, #2
 8006698:	4b8e      	ldr	r3, [pc, #568]	@ (80068d4 <AnimateCharacter+0x3f8>)
 800669a:	18d3      	adds	r3, r2, r3
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	469f      	mov	pc, r3
			{
			case 0:
				drawImage(imgYoungWalking0, palette, 30, 30, 64, 64, 312);
 80066a0:	6879      	ldr	r1, [r7, #4]
 80066a2:	488d      	ldr	r0, [pc, #564]	@ (80068d8 <AnimateCharacter+0x3fc>)
 80066a4:	239c      	movs	r3, #156	@ 0x9c
 80066a6:	005b      	lsls	r3, r3, #1
 80066a8:	9302      	str	r3, [sp, #8]
 80066aa:	2340      	movs	r3, #64	@ 0x40
 80066ac:	9301      	str	r3, [sp, #4]
 80066ae:	2340      	movs	r3, #64	@ 0x40
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	231e      	movs	r3, #30
 80066b4:	221e      	movs	r2, #30
 80066b6:	f7fd fe3b 	bl	8004330 <drawImage>
				break;
 80066ba:	e053      	b.n	8006764 <AnimateCharacter+0x288>
			case 1:
				drawImage(imgYoungWalking1, palette, 30, 30, 64, 64, 314);
 80066bc:	6879      	ldr	r1, [r7, #4]
 80066be:	4887      	ldr	r0, [pc, #540]	@ (80068dc <AnimateCharacter+0x400>)
 80066c0:	239d      	movs	r3, #157	@ 0x9d
 80066c2:	005b      	lsls	r3, r3, #1
 80066c4:	9302      	str	r3, [sp, #8]
 80066c6:	2340      	movs	r3, #64	@ 0x40
 80066c8:	9301      	str	r3, [sp, #4]
 80066ca:	2340      	movs	r3, #64	@ 0x40
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	231e      	movs	r3, #30
 80066d0:	221e      	movs	r2, #30
 80066d2:	f7fd fe2d 	bl	8004330 <drawImage>
				break;
 80066d6:	e045      	b.n	8006764 <AnimateCharacter+0x288>
			case 2:
				drawImage(imgYoungWalking2, palette, 30, 30, 64, 64, 322);
 80066d8:	6879      	ldr	r1, [r7, #4]
 80066da:	4881      	ldr	r0, [pc, #516]	@ (80068e0 <AnimateCharacter+0x404>)
 80066dc:	23a1      	movs	r3, #161	@ 0xa1
 80066de:	005b      	lsls	r3, r3, #1
 80066e0:	9302      	str	r3, [sp, #8]
 80066e2:	2340      	movs	r3, #64	@ 0x40
 80066e4:	9301      	str	r3, [sp, #4]
 80066e6:	2340      	movs	r3, #64	@ 0x40
 80066e8:	9300      	str	r3, [sp, #0]
 80066ea:	231e      	movs	r3, #30
 80066ec:	221e      	movs	r2, #30
 80066ee:	f7fd fe1f 	bl	8004330 <drawImage>
				break;
 80066f2:	e037      	b.n	8006764 <AnimateCharacter+0x288>
			case 3:
				drawImage(imgYoungWalking3, palette, 30, 30, 64, 64, 323);
 80066f4:	6879      	ldr	r1, [r7, #4]
 80066f6:	487b      	ldr	r0, [pc, #492]	@ (80068e4 <AnimateCharacter+0x408>)
 80066f8:	2344      	movs	r3, #68	@ 0x44
 80066fa:	33ff      	adds	r3, #255	@ 0xff
 80066fc:	9302      	str	r3, [sp, #8]
 80066fe:	2340      	movs	r3, #64	@ 0x40
 8006700:	9301      	str	r3, [sp, #4]
 8006702:	2340      	movs	r3, #64	@ 0x40
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	231e      	movs	r3, #30
 8006708:	221e      	movs	r2, #30
 800670a:	f7fd fe11 	bl	8004330 <drawImage>
				break;
 800670e:	e029      	b.n	8006764 <AnimateCharacter+0x288>
			case 4:
				drawImage(imgYoungWalking4, palette, 30, 30, 64, 64, 322);
 8006710:	6879      	ldr	r1, [r7, #4]
 8006712:	4875      	ldr	r0, [pc, #468]	@ (80068e8 <AnimateCharacter+0x40c>)
 8006714:	23a1      	movs	r3, #161	@ 0xa1
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	9302      	str	r3, [sp, #8]
 800671a:	2340      	movs	r3, #64	@ 0x40
 800671c:	9301      	str	r3, [sp, #4]
 800671e:	2340      	movs	r3, #64	@ 0x40
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	231e      	movs	r3, #30
 8006724:	221e      	movs	r2, #30
 8006726:	f7fd fe03 	bl	8004330 <drawImage>
				break;
 800672a:	e01b      	b.n	8006764 <AnimateCharacter+0x288>
			case 5:
				drawImage(imgYoungWalking5, palette, 30, 30, 64, 64, 321);
 800672c:	6879      	ldr	r1, [r7, #4]
 800672e:	486f      	ldr	r0, [pc, #444]	@ (80068ec <AnimateCharacter+0x410>)
 8006730:	2342      	movs	r3, #66	@ 0x42
 8006732:	33ff      	adds	r3, #255	@ 0xff
 8006734:	9302      	str	r3, [sp, #8]
 8006736:	2340      	movs	r3, #64	@ 0x40
 8006738:	9301      	str	r3, [sp, #4]
 800673a:	2340      	movs	r3, #64	@ 0x40
 800673c:	9300      	str	r3, [sp, #0]
 800673e:	231e      	movs	r3, #30
 8006740:	221e      	movs	r2, #30
 8006742:	f7fd fdf5 	bl	8004330 <drawImage>
				break;
 8006746:	e00d      	b.n	8006764 <AnimateCharacter+0x288>
			case 6:
				drawImage(imgYoungWalking6, palette, 30, 30, 64, 64, 313);
 8006748:	6879      	ldr	r1, [r7, #4]
 800674a:	4869      	ldr	r0, [pc, #420]	@ (80068f0 <AnimateCharacter+0x414>)
 800674c:	233a      	movs	r3, #58	@ 0x3a
 800674e:	33ff      	adds	r3, #255	@ 0xff
 8006750:	9302      	str	r3, [sp, #8]
 8006752:	2340      	movs	r3, #64	@ 0x40
 8006754:	9301      	str	r3, [sp, #4]
 8006756:	2340      	movs	r3, #64	@ 0x40
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	231e      	movs	r3, #30
 800675c:	221e      	movs	r2, #30
 800675e:	f7fd fde7 	bl	8004330 <drawImage>
				break;
 8006762:	46c0      	nop			@ (mov r8, r8)
				drawImage(imgSitting1,palette,30,30,64,64,305);
				break;
			}
			break;
		}
		break;
 8006764:	e111      	b.n	800698a <AnimateCharacter+0x4ae>
			frameCount=1;
 8006766:	4b4c      	ldr	r3, [pc, #304]	@ (8006898 <AnimateCharacter+0x3bc>)
 8006768:	2201      	movs	r2, #1
 800676a:	601a      	str	r2, [r3, #0]
			switch(currentFrame)
 800676c:	4b4b      	ldr	r3, [pc, #300]	@ (800689c <AnimateCharacter+0x3c0>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d002      	beq.n	800677a <AnimateCharacter+0x29e>
 8006774:	2b01      	cmp	r3, #1
 8006776:	d00e      	beq.n	8006796 <AnimateCharacter+0x2ba>
			break;
 8006778:	e10a      	b.n	8006990 <AnimateCharacter+0x4b4>
				drawImage(imgSitting0, palette, 30,30,64,64,307);
 800677a:	6879      	ldr	r1, [r7, #4]
 800677c:	485d      	ldr	r0, [pc, #372]	@ (80068f4 <AnimateCharacter+0x418>)
 800677e:	2334      	movs	r3, #52	@ 0x34
 8006780:	33ff      	adds	r3, #255	@ 0xff
 8006782:	9302      	str	r3, [sp, #8]
 8006784:	2340      	movs	r3, #64	@ 0x40
 8006786:	9301      	str	r3, [sp, #4]
 8006788:	2340      	movs	r3, #64	@ 0x40
 800678a:	9300      	str	r3, [sp, #0]
 800678c:	231e      	movs	r3, #30
 800678e:	221e      	movs	r2, #30
 8006790:	f7fd fdce 	bl	8004330 <drawImage>
				break;
 8006794:	e00d      	b.n	80067b2 <AnimateCharacter+0x2d6>
				drawImage(imgSitting1,palette,30,30,64,64,305);
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	4857      	ldr	r0, [pc, #348]	@ (80068f8 <AnimateCharacter+0x41c>)
 800679a:	2332      	movs	r3, #50	@ 0x32
 800679c:	33ff      	adds	r3, #255	@ 0xff
 800679e:	9302      	str	r3, [sp, #8]
 80067a0:	2340      	movs	r3, #64	@ 0x40
 80067a2:	9301      	str	r3, [sp, #4]
 80067a4:	2340      	movs	r3, #64	@ 0x40
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	231e      	movs	r3, #30
 80067aa:	221e      	movs	r2, #30
 80067ac:	f7fd fdc0 	bl	8004330 <drawImage>
				break;
 80067b0:	46c0      	nop			@ (mov r8, r8)
			break;
 80067b2:	e0ed      	b.n	8006990 <AnimateCharacter+0x4b4>
	case 2:
		if(walkingYes>0)
 80067b4:	230f      	movs	r3, #15
 80067b6:	18fb      	adds	r3, r7, r3
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d100      	bne.n	80067c0 <AnimateCharacter+0x2e4>
 80067be:	e0b9      	b.n	8006934 <AnimateCharacter+0x458>
		{
			frameCount = 6;
 80067c0:	4b35      	ldr	r3, [pc, #212]	@ (8006898 <AnimateCharacter+0x3bc>)
 80067c2:	2206      	movs	r2, #6
 80067c4:	601a      	str	r2, [r3, #0]
			switch (currentFrame){
 80067c6:	4b35      	ldr	r3, [pc, #212]	@ (800689c <AnimateCharacter+0x3c0>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2b06      	cmp	r3, #6
 80067cc:	d900      	bls.n	80067d0 <AnimateCharacter+0x2f4>
 80067ce:	e0de      	b.n	800698e <AnimateCharacter+0x4b2>
 80067d0:	009a      	lsls	r2, r3, #2
 80067d2:	4b4a      	ldr	r3, [pc, #296]	@ (80068fc <AnimateCharacter+0x420>)
 80067d4:	18d3      	adds	r3, r2, r3
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	469f      	mov	pc, r3
			case 0:
				drawImage(imgAdultWalking0, palette, 20, 30, 80, 80, 568);
 80067da:	6879      	ldr	r1, [r7, #4]
 80067dc:	4848      	ldr	r0, [pc, #288]	@ (8006900 <AnimateCharacter+0x424>)
 80067de:	238e      	movs	r3, #142	@ 0x8e
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	9302      	str	r3, [sp, #8]
 80067e4:	2350      	movs	r3, #80	@ 0x50
 80067e6:	9301      	str	r3, [sp, #4]
 80067e8:	2350      	movs	r3, #80	@ 0x50
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	231e      	movs	r3, #30
 80067ee:	2214      	movs	r2, #20
 80067f0:	f7fd fd9e 	bl	8004330 <drawImage>
				break;
 80067f4:	e0c4      	b.n	8006980 <AnimateCharacter+0x4a4>
			case 1:
				drawImage(imgAdultWalking1, palette, 20, 30, 80, 80, 562);
 80067f6:	6879      	ldr	r1, [r7, #4]
 80067f8:	4842      	ldr	r0, [pc, #264]	@ (8006904 <AnimateCharacter+0x428>)
 80067fa:	4b43      	ldr	r3, [pc, #268]	@ (8006908 <AnimateCharacter+0x42c>)
 80067fc:	9302      	str	r3, [sp, #8]
 80067fe:	2350      	movs	r3, #80	@ 0x50
 8006800:	9301      	str	r3, [sp, #4]
 8006802:	2350      	movs	r3, #80	@ 0x50
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	231e      	movs	r3, #30
 8006808:	2214      	movs	r2, #20
 800680a:	f7fd fd91 	bl	8004330 <drawImage>
				break;
 800680e:	e0b7      	b.n	8006980 <AnimateCharacter+0x4a4>
			case 2:
				drawImage(imgAdultWalking2, palette, 20, 30, 80, 80, 601);
 8006810:	6879      	ldr	r1, [r7, #4]
 8006812:	483e      	ldr	r0, [pc, #248]	@ (800690c <AnimateCharacter+0x430>)
 8006814:	4b3e      	ldr	r3, [pc, #248]	@ (8006910 <AnimateCharacter+0x434>)
 8006816:	9302      	str	r3, [sp, #8]
 8006818:	2350      	movs	r3, #80	@ 0x50
 800681a:	9301      	str	r3, [sp, #4]
 800681c:	2350      	movs	r3, #80	@ 0x50
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	231e      	movs	r3, #30
 8006822:	2214      	movs	r2, #20
 8006824:	f7fd fd84 	bl	8004330 <drawImage>
				break;
 8006828:	e0aa      	b.n	8006980 <AnimateCharacter+0x4a4>
			case 3:
				drawImage(imgAdultWalking3, palette, 20, 30, 80, 80, 585);
 800682a:	6879      	ldr	r1, [r7, #4]
 800682c:	4839      	ldr	r0, [pc, #228]	@ (8006914 <AnimateCharacter+0x438>)
 800682e:	4b3a      	ldr	r3, [pc, #232]	@ (8006918 <AnimateCharacter+0x43c>)
 8006830:	9302      	str	r3, [sp, #8]
 8006832:	2350      	movs	r3, #80	@ 0x50
 8006834:	9301      	str	r3, [sp, #4]
 8006836:	2350      	movs	r3, #80	@ 0x50
 8006838:	9300      	str	r3, [sp, #0]
 800683a:	231e      	movs	r3, #30
 800683c:	2214      	movs	r2, #20
 800683e:	f7fd fd77 	bl	8004330 <drawImage>
				break;
 8006842:	e09d      	b.n	8006980 <AnimateCharacter+0x4a4>
			case 4:
				drawImage(imgAdultWalking4, palette, 20, 30, 80, 80, 566);
 8006844:	6879      	ldr	r1, [r7, #4]
 8006846:	4835      	ldr	r0, [pc, #212]	@ (800691c <AnimateCharacter+0x440>)
 8006848:	4b35      	ldr	r3, [pc, #212]	@ (8006920 <AnimateCharacter+0x444>)
 800684a:	9302      	str	r3, [sp, #8]
 800684c:	2350      	movs	r3, #80	@ 0x50
 800684e:	9301      	str	r3, [sp, #4]
 8006850:	2350      	movs	r3, #80	@ 0x50
 8006852:	9300      	str	r3, [sp, #0]
 8006854:	231e      	movs	r3, #30
 8006856:	2214      	movs	r2, #20
 8006858:	f7fd fd6a 	bl	8004330 <drawImage>
				break;
 800685c:	e090      	b.n	8006980 <AnimateCharacter+0x4a4>
			case 5:
				drawImage(imgAdultWalking5, palette, 20, 30, 80, 80, 581);
 800685e:	6879      	ldr	r1, [r7, #4]
 8006860:	4830      	ldr	r0, [pc, #192]	@ (8006924 <AnimateCharacter+0x448>)
 8006862:	4b31      	ldr	r3, [pc, #196]	@ (8006928 <AnimateCharacter+0x44c>)
 8006864:	9302      	str	r3, [sp, #8]
 8006866:	2350      	movs	r3, #80	@ 0x50
 8006868:	9301      	str	r3, [sp, #4]
 800686a:	2350      	movs	r3, #80	@ 0x50
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	231e      	movs	r3, #30
 8006870:	2214      	movs	r2, #20
 8006872:	f7fd fd5d 	bl	8004330 <drawImage>
				break;
 8006876:	e083      	b.n	8006980 <AnimateCharacter+0x4a4>
			case 6:
				drawImage(imgAdultWalking6, palette, 20, 30, 80, 80, 563);
 8006878:	6879      	ldr	r1, [r7, #4]
 800687a:	482c      	ldr	r0, [pc, #176]	@ (800692c <AnimateCharacter+0x450>)
 800687c:	4b2c      	ldr	r3, [pc, #176]	@ (8006930 <AnimateCharacter+0x454>)
 800687e:	9302      	str	r3, [sp, #8]
 8006880:	2350      	movs	r3, #80	@ 0x50
 8006882:	9301      	str	r3, [sp, #4]
 8006884:	2350      	movs	r3, #80	@ 0x50
 8006886:	9300      	str	r3, [sp, #0]
 8006888:	231e      	movs	r3, #30
 800688a:	2214      	movs	r2, #20
 800688c:	f7fd fd50 	bl	8004330 <drawImage>
				break;
 8006890:	e076      	b.n	8006980 <AnimateCharacter+0x4a4>
 8006892:	46c0      	nop			@ (mov r8, r8)
 8006894:	20000298 	.word	0x20000298
 8006898:	20000294 	.word	0x20000294
 800689c:	20000290 	.word	0x20000290
 80068a0:	0801c060 	.word	0x0801c060
 80068a4:	08013140 	.word	0x08013140
 80068a8:	080134c4 	.word	0x080134c4
 80068ac:	08013814 	.word	0x08013814
 80068b0:	08013b28 	.word	0x08013b28
 80068b4:	08013eb4 	.word	0x08013eb4
 80068b8:	08014278 	.word	0x08014278
 80068bc:	0801c078 	.word	0x0801c078
 80068c0:	08011fe0 	.word	0x08011fe0
 80068c4:	08012368 	.word	0x08012368
 80068c8:	080126f4 	.word	0x080126f4
 80068cc:	08012a68 	.word	0x08012a68
 80068d0:	08012dcc 	.word	0x08012dcc
 80068d4:	0801c08c 	.word	0x0801c08c
 80068d8:	08014600 	.word	0x08014600
 80068dc:	08014ae0 	.word	0x08014ae0
 80068e0:	08014fc8 	.word	0x08014fc8
 80068e4:	080154d0 	.word	0x080154d0
 80068e8:	080159dc 	.word	0x080159dc
 80068ec:	08015ee4 	.word	0x08015ee4
 80068f0:	080163e8 	.word	0x080163e8
 80068f4:	080168cc 	.word	0x080168cc
 80068f8:	08016d98 	.word	0x08016d98
 80068fc:	0801c0a8 	.word	0x0801c0a8
 8006900:	0801815c 	.word	0x0801815c
 8006904:	08018a3c 	.word	0x08018a3c
 8006908:	00000232 	.word	0x00000232
 800690c:	08019304 	.word	0x08019304
 8006910:	00000259 	.word	0x00000259
 8006914:	08019c68 	.word	0x08019c68
 8006918:	00000249 	.word	0x00000249
 800691c:	0801a58c 	.word	0x0801a58c
 8006920:	00000236 	.word	0x00000236
 8006924:	0801ae64 	.word	0x0801ae64
 8006928:	00000245 	.word	0x00000245
 800692c:	0801b778 	.word	0x0801b778
 8006930:	00000233 	.word	0x00000233
			}
		}
		else{
		frameCount=1;
 8006934:	4b1f      	ldr	r3, [pc, #124]	@ (80069b4 <AnimateCharacter+0x4d8>)
 8006936:	2201      	movs	r2, #1
 8006938:	601a      	str	r2, [r3, #0]
		switch(currentFrame)
 800693a:	4b1f      	ldr	r3, [pc, #124]	@ (80069b8 <AnimateCharacter+0x4dc>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d002      	beq.n	8006948 <AnimateCharacter+0x46c>
 8006942:	2b01      	cmp	r3, #1
 8006944:	d00e      	beq.n	8006964 <AnimateCharacter+0x488>
			drawImage(imgAdultSitting1, palette, 20,30,80,80,479);
			break;
		}

		}
	break;
 8006946:	e022      	b.n	800698e <AnimateCharacter+0x4b2>
			drawImage(imgAdultSitting0, palette, 20,30,80,80,481);
 8006948:	6879      	ldr	r1, [r7, #4]
 800694a:	481c      	ldr	r0, [pc, #112]	@ (80069bc <AnimateCharacter+0x4e0>)
 800694c:	23e2      	movs	r3, #226	@ 0xe2
 800694e:	33ff      	adds	r3, #255	@ 0xff
 8006950:	9302      	str	r3, [sp, #8]
 8006952:	2350      	movs	r3, #80	@ 0x50
 8006954:	9301      	str	r3, [sp, #4]
 8006956:	2350      	movs	r3, #80	@ 0x50
 8006958:	9300      	str	r3, [sp, #0]
 800695a:	231e      	movs	r3, #30
 800695c:	2214      	movs	r2, #20
 800695e:	f7fd fce7 	bl	8004330 <drawImage>
			break;
 8006962:	e00d      	b.n	8006980 <AnimateCharacter+0x4a4>
			drawImage(imgAdultSitting1, palette, 20,30,80,80,479);
 8006964:	6879      	ldr	r1, [r7, #4]
 8006966:	4816      	ldr	r0, [pc, #88]	@ (80069c0 <AnimateCharacter+0x4e4>)
 8006968:	23e0      	movs	r3, #224	@ 0xe0
 800696a:	33ff      	adds	r3, #255	@ 0xff
 800696c:	9302      	str	r3, [sp, #8]
 800696e:	2350      	movs	r3, #80	@ 0x50
 8006970:	9301      	str	r3, [sp, #4]
 8006972:	2350      	movs	r3, #80	@ 0x50
 8006974:	9300      	str	r3, [sp, #0]
 8006976:	231e      	movs	r3, #30
 8006978:	2214      	movs	r2, #20
 800697a:	f7fd fcd9 	bl	8004330 <drawImage>
			break;
 800697e:	46c0      	nop			@ (mov r8, r8)
	break;
 8006980:	e005      	b.n	800698e <AnimateCharacter+0x4b2>
		break;
 8006982:	46c0      	nop			@ (mov r8, r8)
 8006984:	e004      	b.n	8006990 <AnimateCharacter+0x4b4>
					break;
 8006986:	46c0      	nop			@ (mov r8, r8)
 8006988:	e002      	b.n	8006990 <AnimateCharacter+0x4b4>
		break;
 800698a:	46c0      	nop			@ (mov r8, r8)
 800698c:	e000      	b.n	8006990 <AnimateCharacter+0x4b4>
	break;
 800698e:	46c0      	nop			@ (mov r8, r8)
	}
	currentFrame++;
 8006990:	4b09      	ldr	r3, [pc, #36]	@ (80069b8 <AnimateCharacter+0x4dc>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	1c5a      	adds	r2, r3, #1
 8006996:	4b08      	ldr	r3, [pc, #32]	@ (80069b8 <AnimateCharacter+0x4dc>)
 8006998:	601a      	str	r2, [r3, #0]
	if(currentFrame>frameCount)
 800699a:	4b07      	ldr	r3, [pc, #28]	@ (80069b8 <AnimateCharacter+0x4dc>)
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	4b05      	ldr	r3, [pc, #20]	@ (80069b4 <AnimateCharacter+0x4d8>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d902      	bls.n	80069ac <AnimateCharacter+0x4d0>
		currentFrame = 0;
 80069a6:	4b04      	ldr	r3, [pc, #16]	@ (80069b8 <AnimateCharacter+0x4dc>)
 80069a8:	2200      	movs	r2, #0
 80069aa:	601a      	str	r2, [r3, #0]
}
 80069ac:	46c0      	nop			@ (mov r8, r8)
 80069ae:	46bd      	mov	sp, r7
 80069b0:	b005      	add	sp, #20
 80069b2:	bd90      	pop	{r4, r7, pc}
 80069b4:	20000294 	.word	0x20000294
 80069b8:	20000290 	.word	0x20000290
 80069bc:	0801725c 	.word	0x0801725c
 80069c0:	080179e0 	.word	0x080179e0

080069c4 <_ADXL343_ReadReg8>:
			animation[currentFrame].Size);
	return;
}

int _ADXL343_ReadReg8(unsigned char TargetRegister, unsigned char *TargetValue,
		uint8_t size) {
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af02      	add	r7, sp, #8
 80069ca:	6039      	str	r1, [r7, #0]
 80069cc:	0011      	movs	r1, r2
 80069ce:	1dfb      	adds	r3, r7, #7
 80069d0:	1c02      	adds	r2, r0, #0
 80069d2:	701a      	strb	r2, [r3, #0]
 80069d4:	1dbb      	adds	r3, r7, #6
 80069d6:	1c0a      	adds	r2, r1, #0
 80069d8:	701a      	strb	r2, [r3, #0]
	if (!HAL_I2C_Master_Transmit(&hi2c1, 0x14 << 1, &TargetRegister, 1, 1000)
 80069da:	1dfa      	adds	r2, r7, #7
 80069dc:	4811      	ldr	r0, [pc, #68]	@ (8006a24 <_ADXL343_ReadReg8+0x60>)
 80069de:	23fa      	movs	r3, #250	@ 0xfa
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	2301      	movs	r3, #1
 80069e6:	2128      	movs	r1, #40	@ 0x28
 80069e8:	f003 f896 	bl	8009b18 <HAL_I2C_Master_Transmit>
 80069ec:	1e03      	subs	r3, r0, #0
 80069ee:	d002      	beq.n	80069f6 <_ADXL343_ReadReg8+0x32>
			== HAL_OK)
		return -1;
 80069f0:	2301      	movs	r3, #1
 80069f2:	425b      	negs	r3, r3
 80069f4:	e011      	b.n	8006a1a <_ADXL343_ReadReg8+0x56>

	if (!HAL_I2C_Master_Receive(&hi2c1, 0x14 << 1, TargetValue, size, 1000)
 80069f6:	1dbb      	adds	r3, r7, #6
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	b299      	uxth	r1, r3
 80069fc:	683a      	ldr	r2, [r7, #0]
 80069fe:	4809      	ldr	r0, [pc, #36]	@ (8006a24 <_ADXL343_ReadReg8+0x60>)
 8006a00:	23fa      	movs	r3, #250	@ 0xfa
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	000b      	movs	r3, r1
 8006a08:	2128      	movs	r1, #40	@ 0x28
 8006a0a:	f003 f9af 	bl	8009d6c <HAL_I2C_Master_Receive>
 8006a0e:	1e03      	subs	r3, r0, #0
 8006a10:	d002      	beq.n	8006a18 <_ADXL343_ReadReg8+0x54>
			== HAL_OK)
		return -2;
 8006a12:	2302      	movs	r3, #2
 8006a14:	425b      	negs	r3, r3
 8006a16:	e000      	b.n	8006a1a <_ADXL343_ReadReg8+0x56>

	return 0;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	0018      	movs	r0, r3
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	b002      	add	sp, #8
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	46c0      	nop			@ (mov r8, r8)
 8006a24:	2000127c 	.word	0x2000127c

08006a28 <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8(unsigned char TargetRegister, unsigned char TargetValue) {
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b086      	sub	sp, #24
 8006a2c:	af02      	add	r7, sp, #8
 8006a2e:	0002      	movs	r2, r0
 8006a30:	1dfb      	adds	r3, r7, #7
 8006a32:	701a      	strb	r2, [r3, #0]
 8006a34:	1dbb      	adds	r3, r7, #6
 8006a36:	1c0a      	adds	r2, r1, #0
 8006a38:	701a      	strb	r2, [r3, #0]
	unsigned char buff[2];
	buff[0] = TargetRegister;
 8006a3a:	210c      	movs	r1, #12
 8006a3c:	187b      	adds	r3, r7, r1
 8006a3e:	1dfa      	adds	r2, r7, #7
 8006a40:	7812      	ldrb	r2, [r2, #0]
 8006a42:	701a      	strb	r2, [r3, #0]
	buff[1] = TargetValue;
 8006a44:	187b      	adds	r3, r7, r1
 8006a46:	1dba      	adds	r2, r7, #6
 8006a48:	7812      	ldrb	r2, [r2, #0]
 8006a4a:	705a      	strb	r2, [r3, #1]

	if (HAL_I2C_Master_Transmit(&hi2c1, 0x14 << 1, buff, 2, 1000) == HAL_OK)
 8006a4c:	187a      	adds	r2, r7, r1
 8006a4e:	4809      	ldr	r0, [pc, #36]	@ (8006a74 <_ADXL343_WriteReg8+0x4c>)
 8006a50:	23fa      	movs	r3, #250	@ 0xfa
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	9300      	str	r3, [sp, #0]
 8006a56:	2302      	movs	r3, #2
 8006a58:	2128      	movs	r1, #40	@ 0x28
 8006a5a:	f003 f85d 	bl	8009b18 <HAL_I2C_Master_Transmit>
 8006a5e:	1e03      	subs	r3, r0, #0
 8006a60:	d102      	bne.n	8006a68 <_ADXL343_WriteReg8+0x40>
		return -1;
 8006a62:	2301      	movs	r3, #1
 8006a64:	425b      	negs	r3, r3
 8006a66:	e000      	b.n	8006a6a <_ADXL343_WriteReg8+0x42>

	return 0;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	0018      	movs	r0, r3
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	b004      	add	sp, #16
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	46c0      	nop			@ (mov r8, r8)
 8006a74:	2000127c 	.word	0x2000127c

08006a78 <SendData>:
void SendData() {
 8006a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a7a:	46c6      	mov	lr, r8
 8006a7c:	b500      	push	{lr}
 8006a7e:	b088      	sub	sp, #32
 8006a80:	af06      	add	r7, sp, #24
	unsigned int posIndex;
	unsigned int clrIndex;
	sprintf(sendBuffer,
 8006a82:	4a59      	ldr	r2, [pc, #356]	@ (8006be8 <SendData+0x170>)
 8006a84:	238c      	movs	r3, #140	@ 0x8c
 8006a86:	005b      	lsls	r3, r3, #1
 8006a88:	58d4      	ldr	r4, [r2, r3]
 8006a8a:	4a57      	ldr	r2, [pc, #348]	@ (8006be8 <SendData+0x170>)
 8006a8c:	238e      	movs	r3, #142	@ 0x8e
 8006a8e:	005b      	lsls	r3, r3, #1
 8006a90:	58d5      	ldr	r5, [r2, r3]
 8006a92:	4a55      	ldr	r2, [pc, #340]	@ (8006be8 <SendData+0x170>)
 8006a94:	2390      	movs	r3, #144	@ 0x90
 8006a96:	005b      	lsls	r3, r3, #1
 8006a98:	58d3      	ldr	r3, [r2, r3]
 8006a9a:	4698      	mov	r8, r3
			"(lifeSteps:%d),(weeklySteps:%d),(dailySteps:%d),(uid:%s),(friendship:%d),(password:password),(difficulty:%d),(evolution:%d) \n\r",
			game.allSteps, game.weeklySteps, game.stepsToday, game.uid,
			game.mood, game.dailyGoal, game.evo);
 8006a9c:	4a52      	ldr	r2, [pc, #328]	@ (8006be8 <SendData+0x170>)
 8006a9e:	7c52      	ldrb	r2, [r2, #17]
	sprintf(sendBuffer,
 8006aa0:	0016      	movs	r6, r2
 8006aa2:	4951      	ldr	r1, [pc, #324]	@ (8006be8 <SendData+0x170>)
 8006aa4:	2292      	movs	r2, #146	@ 0x92
 8006aa6:	0052      	lsls	r2, r2, #1
 8006aa8:	588a      	ldr	r2, [r1, r2]
			game.mood, game.dailyGoal, game.evo);
 8006aaa:	494f      	ldr	r1, [pc, #316]	@ (8006be8 <SendData+0x170>)
 8006aac:	7c09      	ldrb	r1, [r1, #16]
	sprintf(sendBuffer,
 8006aae:	468c      	mov	ip, r1
 8006ab0:	494e      	ldr	r1, [pc, #312]	@ (8006bec <SendData+0x174>)
 8006ab2:	484f      	ldr	r0, [pc, #316]	@ (8006bf0 <SendData+0x178>)
 8006ab4:	4663      	mov	r3, ip
 8006ab6:	9304      	str	r3, [sp, #16]
 8006ab8:	9203      	str	r2, [sp, #12]
 8006aba:	9602      	str	r6, [sp, #8]
 8006abc:	4a4d      	ldr	r2, [pc, #308]	@ (8006bf4 <SendData+0x17c>)
 8006abe:	9201      	str	r2, [sp, #4]
 8006ac0:	4643      	mov	r3, r8
 8006ac2:	9300      	str	r3, [sp, #0]
 8006ac4:	002b      	movs	r3, r5
 8006ac6:	0022      	movs	r2, r4
 8006ac8:	f008 fa34 	bl	800ef34 <siprintf>
	HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 8006acc:	4b48      	ldr	r3, [pc, #288]	@ (8006bf0 <SendData+0x178>)
 8006ace:	0018      	movs	r0, r3
 8006ad0:	f7f9 fb24 	bl	800011c <strlen>
 8006ad4:	0003      	movs	r3, r0
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	4945      	ldr	r1, [pc, #276]	@ (8006bf0 <SendData+0x178>)
 8006ada:	4847      	ldr	r0, [pc, #284]	@ (8006bf8 <SendData+0x180>)
 8006adc:	23c8      	movs	r3, #200	@ 0xc8
 8006ade:	f006 f9cd 	bl	800ce7c <HAL_UART_Transmit>
	for (posIndex = 0; posIndex < game.numLocations; posIndex++) {
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	607b      	str	r3, [r7, #4]
 8006ae6:	e072      	b.n	8006bce <SendData+0x156>
		HAL_Delay(5);
 8006ae8:	2005      	movs	r0, #5
 8006aea:	f002 facb 	bl	8009084 <HAL_Delay>
		for (clrIndex = 0; clrIndex < 400; clrIndex++)
 8006aee:	2300      	movs	r3, #0
 8006af0:	603b      	str	r3, [r7, #0]
 8006af2:	e007      	b.n	8006b04 <SendData+0x8c>
			sendBuffer[clrIndex] = 0;
 8006af4:	4a3e      	ldr	r2, [pc, #248]	@ (8006bf0 <SendData+0x178>)
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	18d3      	adds	r3, r2, r3
 8006afa:	2200      	movs	r2, #0
 8006afc:	701a      	strb	r2, [r3, #0]
		for (clrIndex = 0; clrIndex < 400; clrIndex++)
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	3301      	adds	r3, #1
 8006b02:	603b      	str	r3, [r7, #0]
 8006b04:	683a      	ldr	r2, [r7, #0]
 8006b06:	23c8      	movs	r3, #200	@ 0xc8
 8006b08:	005b      	lsls	r3, r3, #1
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d3f2      	bcc.n	8006af4 <SendData+0x7c>
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
				((int) game.positions[posIndex].lat),
 8006b0e:	4b36      	ldr	r3, [pc, #216]	@ (8006be8 <SendData+0x170>)
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	3203      	adds	r2, #3
 8006b14:	00d2      	lsls	r2, r2, #3
 8006b16:	58d3      	ldr	r3, [r2, r3]
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 8006b18:	1c18      	adds	r0, r3, #0
 8006b1a:	f7fa fe5d 	bl	80017d8 <__aeabi_f2iz>
 8006b1e:	0006      	movs	r6, r0
				abs(
						(int) ((fmod((double) game.positions[posIndex].lat,
 8006b20:	4b31      	ldr	r3, [pc, #196]	@ (8006be8 <SendData+0x170>)
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	3203      	adds	r2, #3
 8006b26:	00d2      	lsls	r2, r2, #3
 8006b28:	58d3      	ldr	r3, [r2, r3]
 8006b2a:	1c18      	adds	r0, r3, #0
 8006b2c:	f7fc feaa 	bl	8003884 <__aeabi_f2d>
 8006b30:	2200      	movs	r2, #0
 8006b32:	4b32      	ldr	r3, [pc, #200]	@ (8006bfc <SendData+0x184>)
 8006b34:	f00a fb66 	bl	8011204 <fmod>
								(double) 1)) * 10000)),
 8006b38:	2200      	movs	r2, #0
 8006b3a:	4b31      	ldr	r3, [pc, #196]	@ (8006c00 <SendData+0x188>)
 8006b3c:	f7fb ff02 	bl	8002944 <__aeabi_dmul>
 8006b40:	0002      	movs	r2, r0
 8006b42:	000b      	movs	r3, r1
						(int) ((fmod((double) game.positions[posIndex].lat,
 8006b44:	0010      	movs	r0, r2
 8006b46:	0019      	movs	r1, r3
 8006b48:	f7fc fe0e 	bl	8003768 <__aeabi_d2iz>
 8006b4c:	0003      	movs	r3, r0
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 8006b4e:	17da      	asrs	r2, r3, #31
 8006b50:	189c      	adds	r4, r3, r2
 8006b52:	4054      	eors	r4, r2
				((int) game.positions[posIndex].lon),
 8006b54:	4a24      	ldr	r2, [pc, #144]	@ (8006be8 <SendData+0x170>)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	3303      	adds	r3, #3
 8006b5a:	00db      	lsls	r3, r3, #3
 8006b5c:	18d3      	adds	r3, r2, r3
 8006b5e:	3304      	adds	r3, #4
 8006b60:	681b      	ldr	r3, [r3, #0]
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 8006b62:	1c18      	adds	r0, r3, #0
 8006b64:	f7fa fe38 	bl	80017d8 <__aeabi_f2iz>
 8006b68:	0005      	movs	r5, r0
				abs(
						(int) ((fmod((double) game.positions[posIndex].lon,
 8006b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8006be8 <SendData+0x170>)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	3303      	adds	r3, #3
 8006b70:	00db      	lsls	r3, r3, #3
 8006b72:	18d3      	adds	r3, r2, r3
 8006b74:	3304      	adds	r3, #4
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	1c18      	adds	r0, r3, #0
 8006b7a:	f7fc fe83 	bl	8003884 <__aeabi_f2d>
 8006b7e:	2200      	movs	r2, #0
 8006b80:	4b1e      	ldr	r3, [pc, #120]	@ (8006bfc <SendData+0x184>)
 8006b82:	f00a fb3f 	bl	8011204 <fmod>
								(double) 1)) * 10000)));
 8006b86:	2200      	movs	r2, #0
 8006b88:	4b1d      	ldr	r3, [pc, #116]	@ (8006c00 <SendData+0x188>)
 8006b8a:	f7fb fedb 	bl	8002944 <__aeabi_dmul>
 8006b8e:	0002      	movs	r2, r0
 8006b90:	000b      	movs	r3, r1
						(int) ((fmod((double) game.positions[posIndex].lon,
 8006b92:	0010      	movs	r0, r2
 8006b94:	0019      	movs	r1, r3
 8006b96:	f7fc fde7 	bl	8003768 <__aeabi_d2iz>
 8006b9a:	0003      	movs	r3, r0
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 8006b9c:	17da      	asrs	r2, r3, #31
 8006b9e:	189b      	adds	r3, r3, r2
 8006ba0:	4053      	eors	r3, r2
 8006ba2:	4918      	ldr	r1, [pc, #96]	@ (8006c04 <SendData+0x18c>)
 8006ba4:	4812      	ldr	r0, [pc, #72]	@ (8006bf0 <SendData+0x178>)
 8006ba6:	9301      	str	r3, [sp, #4]
 8006ba8:	9500      	str	r5, [sp, #0]
 8006baa:	0023      	movs	r3, r4
 8006bac:	0032      	movs	r2, r6
 8006bae:	f008 f9c1 	bl	800ef34 <siprintf>
		HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 8006bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf0 <SendData+0x178>)
 8006bb4:	0018      	movs	r0, r3
 8006bb6:	f7f9 fab1 	bl	800011c <strlen>
 8006bba:	0003      	movs	r3, r0
 8006bbc:	b29a      	uxth	r2, r3
 8006bbe:	490c      	ldr	r1, [pc, #48]	@ (8006bf0 <SendData+0x178>)
 8006bc0:	480d      	ldr	r0, [pc, #52]	@ (8006bf8 <SendData+0x180>)
 8006bc2:	23c8      	movs	r3, #200	@ 0xc8
 8006bc4:	f006 f95a 	bl	800ce7c <HAL_UART_Transmit>
	for (posIndex = 0; posIndex < game.numLocations; posIndex++) {
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	3301      	adds	r3, #1
 8006bcc:	607b      	str	r3, [r7, #4]
 8006bce:	4b06      	ldr	r3, [pc, #24]	@ (8006be8 <SendData+0x170>)
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d387      	bcc.n	8006ae8 <SendData+0x70>

	}
}
 8006bd8:	46c0      	nop			@ (mov r8, r8)
 8006bda:	46c0      	nop			@ (mov r8, r8)
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	b002      	add	sp, #8
 8006be0:	bc80      	pop	{r7}
 8006be2:	46b8      	mov	r8, r7
 8006be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006be6:	46c0      	nop			@ (mov r8, r8)
 8006be8:	20000298 	.word	0x20000298
 8006bec:	080117dc 	.word	0x080117dc
 8006bf0:	200004c0 	.word	0x200004c0
 8006bf4:	200003c4 	.word	0x200003c4
 8006bf8:	20001440 	.word	0x20001440
 8006bfc:	3ff00000 	.word	0x3ff00000
 8006c00:	40c38800 	.word	0x40c38800
 8006c04:	0801185c 	.word	0x0801185c

08006c08 <ReceiveData>:
void ReceiveData() {
 8006c08:	b5b0      	push	{r4, r5, r7, lr}
 8006c0a:	4cdd      	ldr	r4, [pc, #884]	@ (8006f80 <ReceiveData+0x378>)
 8006c0c:	44a5      	add	sp, r4
 8006c0e:	af00      	add	r7, sp, #0
	int rI = 0;
 8006c10:	2300      	movs	r3, #0
 8006c12:	4adc      	ldr	r2, [pc, #880]	@ (8006f84 <ReceiveData+0x37c>)
 8006c14:	18ba      	adds	r2, r7, r2
 8006c16:	6013      	str	r3, [r2, #0]
	while (HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000) == HAL_OK) {
 8006c18:	e19d      	b.n	8006f56 <ReceiveData+0x34e>
		if (syncBuffer[rI] && syncBuffer[rI] == '\r') {
 8006c1a:	4adb      	ldr	r2, [pc, #876]	@ (8006f88 <ReceiveData+0x380>)
 8006c1c:	49d9      	ldr	r1, [pc, #868]	@ (8006f84 <ReceiveData+0x37c>)
 8006c1e:	187b      	adds	r3, r7, r1
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	18d3      	adds	r3, r2, r3
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d100      	bne.n	8006c2c <ReceiveData+0x24>
 8006c2a:	e18e      	b.n	8006f4a <ReceiveData+0x342>
 8006c2c:	4ad6      	ldr	r2, [pc, #856]	@ (8006f88 <ReceiveData+0x380>)
 8006c2e:	187b      	adds	r3, r7, r1
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	18d3      	adds	r3, r2, r3
 8006c34:	781b      	ldrb	r3, [r3, #0]
 8006c36:	2b0d      	cmp	r3, #13
 8006c38:	d000      	beq.n	8006c3c <ReceiveData+0x34>
 8006c3a:	e186      	b.n	8006f4a <ReceiveData+0x342>
			enum {
				MAX_FIELDS = 255
			};
			json_t pool[MAX_FIELDS];
			json_t const *parent = json_create(syncBuffer, pool, MAX_FIELDS);
 8006c3c:	0039      	movs	r1, r7
 8006c3e:	4bd2      	ldr	r3, [pc, #840]	@ (8006f88 <ReceiveData+0x380>)
 8006c40:	22ff      	movs	r2, #255	@ 0xff
 8006c42:	0018      	movs	r0, r3
 8006c44:	f001 fcbe 	bl	80085c4 <json_create>
 8006c48:	0003      	movs	r3, r0
 8006c4a:	49d0      	ldr	r1, [pc, #832]	@ (8006f8c <ReceiveData+0x384>)
 8006c4c:	187a      	adds	r2, r7, r1
 8006c4e:	6013      	str	r3, [r2, #0]
			if (parent) {
 8006c50:	187b      	adds	r3, r7, r1
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d100      	bne.n	8006c5a <ReceiveData+0x52>
 8006c58:	e158      	b.n	8006f0c <ReceiveData+0x304>
				int locI = 0;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	4acc      	ldr	r2, [pc, #816]	@ (8006f90 <ReceiveData+0x388>)
 8006c5e:	18ba      	adds	r2, r7, r2
 8006c60:	6013      	str	r3, [r2, #0]
				struct latLon tempLoc;
				char const *uidRxStr = json_getPropertyValue(parent, "uid");
 8006c62:	4acc      	ldr	r2, [pc, #816]	@ (8006f94 <ReceiveData+0x38c>)
 8006c64:	187b      	adds	r3, r7, r1
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	0011      	movs	r1, r2
 8006c6a:	0018      	movs	r0, r3
 8006c6c:	f001 fc46 	bl	80084fc <json_getPropertyValue>
 8006c70:	0003      	movs	r3, r0
 8006c72:	4ac9      	ldr	r2, [pc, #804]	@ (8006f98 <ReceiveData+0x390>)
 8006c74:	18ba      	adds	r2, r7, r2
 8006c76:	6013      	str	r3, [r2, #0]
				//HAL_UART_Transmit(&huart2, json_getPropertyValue(parent, "uid"), strlen(json_getPropertyValue(parent, "uid")), 1000);
				memset(&game.uid, 0, sizeof(game.uid));
 8006c78:	4bc8      	ldr	r3, [pc, #800]	@ (8006f9c <ReceiveData+0x394>)
 8006c7a:	2220      	movs	r2, #32
 8006c7c:	2100      	movs	r1, #0
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f008 f9c6 	bl	800f010 <memset>
				for (int strI = 0; strI < strlen(uidRxStr); strI++)
 8006c84:	2300      	movs	r3, #0
 8006c86:	4ac6      	ldr	r2, [pc, #792]	@ (8006fa0 <ReceiveData+0x398>)
 8006c88:	18ba      	adds	r2, r7, r2
 8006c8a:	6013      	str	r3, [r2, #0]
 8006c8c:	e015      	b.n	8006cba <ReceiveData+0xb2>
					game.uid[strI] = uidRxStr[strI];
 8006c8e:	4cc4      	ldr	r4, [pc, #784]	@ (8006fa0 <ReceiveData+0x398>)
 8006c90:	193b      	adds	r3, r7, r4
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4ac0      	ldr	r2, [pc, #768]	@ (8006f98 <ReceiveData+0x390>)
 8006c96:	18ba      	adds	r2, r7, r2
 8006c98:	6812      	ldr	r2, [r2, #0]
 8006c9a:	18d3      	adds	r3, r2, r3
 8006c9c:	7818      	ldrb	r0, [r3, #0]
 8006c9e:	49c1      	ldr	r1, [pc, #772]	@ (8006fa4 <ReceiveData+0x39c>)
 8006ca0:	2396      	movs	r3, #150	@ 0x96
 8006ca2:	005b      	lsls	r3, r3, #1
 8006ca4:	193a      	adds	r2, r7, r4
 8006ca6:	6812      	ldr	r2, [r2, #0]
 8006ca8:	188a      	adds	r2, r1, r2
 8006caa:	18d3      	adds	r3, r2, r3
 8006cac:	1c02      	adds	r2, r0, #0
 8006cae:	701a      	strb	r2, [r3, #0]
				for (int strI = 0; strI < strlen(uidRxStr); strI++)
 8006cb0:	193b      	adds	r3, r7, r4
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	193a      	adds	r2, r7, r4
 8006cb8:	6013      	str	r3, [r2, #0]
 8006cba:	4bb7      	ldr	r3, [pc, #732]	@ (8006f98 <ReceiveData+0x390>)
 8006cbc:	18fb      	adds	r3, r7, r3
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	0018      	movs	r0, r3
 8006cc2:	f7f9 fa2b 	bl	800011c <strlen>
 8006cc6:	0002      	movs	r2, r0
 8006cc8:	4bb5      	ldr	r3, [pc, #724]	@ (8006fa0 <ReceiveData+0x398>)
 8006cca:	18fb      	adds	r3, r7, r3
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d8dd      	bhi.n	8006c8e <ReceiveData+0x86>
				game.allSteps = (unsigned int) json_getInteger(
 8006cd2:	4ab5      	ldr	r2, [pc, #724]	@ (8006fa8 <ReceiveData+0x3a0>)
 8006cd4:	4cad      	ldr	r4, [pc, #692]	@ (8006f8c <ReceiveData+0x384>)
 8006cd6:	193b      	adds	r3, r7, r4
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	0011      	movs	r1, r2
 8006cdc:	0018      	movs	r0, r3
 8006cde:	f001 fbea 	bl	80084b6 <json_getProperty>
 8006ce2:	0003      	movs	r3, r0
 8006ce4:	0018      	movs	r0, r3
 8006ce6:	f7fd feeb 	bl	8004ac0 <json_getInteger>
 8006cea:	0002      	movs	r2, r0
 8006cec:	000b      	movs	r3, r1
 8006cee:	0011      	movs	r1, r2
 8006cf0:	4aac      	ldr	r2, [pc, #688]	@ (8006fa4 <ReceiveData+0x39c>)
 8006cf2:	238c      	movs	r3, #140	@ 0x8c
 8006cf4:	005b      	lsls	r3, r3, #1
 8006cf6:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "lifeSteps"));
				game.dailyGoal = (unsigned int) json_getInteger(
 8006cf8:	4aac      	ldr	r2, [pc, #688]	@ (8006fac <ReceiveData+0x3a4>)
 8006cfa:	193b      	adds	r3, r7, r4
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	0011      	movs	r1, r2
 8006d00:	0018      	movs	r0, r3
 8006d02:	f001 fbd8 	bl	80084b6 <json_getProperty>
 8006d06:	0003      	movs	r3, r0
 8006d08:	0018      	movs	r0, r3
 8006d0a:	f7fd fed9 	bl	8004ac0 <json_getInteger>
 8006d0e:	0002      	movs	r2, r0
 8006d10:	000b      	movs	r3, r1
 8006d12:	0011      	movs	r1, r2
 8006d14:	4aa3      	ldr	r2, [pc, #652]	@ (8006fa4 <ReceiveData+0x39c>)
 8006d16:	2392      	movs	r3, #146	@ 0x92
 8006d18:	005b      	lsls	r3, r3, #1
 8006d1a:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "difficulty"));
				game.evo = (unsigned int) json_getInteger(
 8006d1c:	4aa4      	ldr	r2, [pc, #656]	@ (8006fb0 <ReceiveData+0x3a8>)
 8006d1e:	193b      	adds	r3, r7, r4
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	0011      	movs	r1, r2
 8006d24:	0018      	movs	r0, r3
 8006d26:	f001 fbc6 	bl	80084b6 <json_getProperty>
 8006d2a:	0003      	movs	r3, r0
 8006d2c:	0018      	movs	r0, r3
 8006d2e:	f7fd fec7 	bl	8004ac0 <json_getInteger>
 8006d32:	0002      	movs	r2, r0
 8006d34:	000b      	movs	r3, r1
 8006d36:	b2d2      	uxtb	r2, r2
 8006d38:	4b9a      	ldr	r3, [pc, #616]	@ (8006fa4 <ReceiveData+0x39c>)
 8006d3a:	741a      	strb	r2, [r3, #16]
						json_getProperty(parent, "evolution"));
				game.mood = (unsigned int) json_getInteger(
 8006d3c:	4a9d      	ldr	r2, [pc, #628]	@ (8006fb4 <ReceiveData+0x3ac>)
 8006d3e:	193b      	adds	r3, r7, r4
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	0011      	movs	r1, r2
 8006d44:	0018      	movs	r0, r3
 8006d46:	f001 fbb6 	bl	80084b6 <json_getProperty>
 8006d4a:	0003      	movs	r3, r0
 8006d4c:	0018      	movs	r0, r3
 8006d4e:	f7fd feb7 	bl	8004ac0 <json_getInteger>
 8006d52:	0002      	movs	r2, r0
 8006d54:	000b      	movs	r3, r1
 8006d56:	b2d2      	uxtb	r2, r2
 8006d58:	4b92      	ldr	r3, [pc, #584]	@ (8006fa4 <ReceiveData+0x39c>)
 8006d5a:	745a      	strb	r2, [r3, #17]
						json_getProperty(parent, "friendship"));
				game.stepsToday = (unsigned int) json_getInteger(
 8006d5c:	4a96      	ldr	r2, [pc, #600]	@ (8006fb8 <ReceiveData+0x3b0>)
 8006d5e:	193b      	adds	r3, r7, r4
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	0011      	movs	r1, r2
 8006d64:	0018      	movs	r0, r3
 8006d66:	f001 fba6 	bl	80084b6 <json_getProperty>
 8006d6a:	0003      	movs	r3, r0
 8006d6c:	0018      	movs	r0, r3
 8006d6e:	f7fd fea7 	bl	8004ac0 <json_getInteger>
 8006d72:	0002      	movs	r2, r0
 8006d74:	000b      	movs	r3, r1
 8006d76:	0011      	movs	r1, r2
 8006d78:	4a8a      	ldr	r2, [pc, #552]	@ (8006fa4 <ReceiveData+0x39c>)
 8006d7a:	2390      	movs	r3, #144	@ 0x90
 8006d7c:	005b      	lsls	r3, r3, #1
 8006d7e:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "dailySteps"));
				game.weeklySteps = (unsigned int) json_getInteger(
 8006d80:	4a8e      	ldr	r2, [pc, #568]	@ (8006fbc <ReceiveData+0x3b4>)
 8006d82:	193b      	adds	r3, r7, r4
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	0011      	movs	r1, r2
 8006d88:	0018      	movs	r0, r3
 8006d8a:	f001 fb94 	bl	80084b6 <json_getProperty>
 8006d8e:	0003      	movs	r3, r0
 8006d90:	0018      	movs	r0, r3
 8006d92:	f7fd fe95 	bl	8004ac0 <json_getInteger>
 8006d96:	0002      	movs	r2, r0
 8006d98:	000b      	movs	r3, r1
 8006d9a:	0011      	movs	r1, r2
 8006d9c:	4a81      	ldr	r2, [pc, #516]	@ (8006fa4 <ReceiveData+0x39c>)
 8006d9e:	238e      	movs	r3, #142	@ 0x8e
 8006da0:	005b      	lsls	r3, r3, #1
 8006da2:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "weeklySteps"));
				json_t const *location;
				json_t const *locations = json_getProperty(parent, "locations");
 8006da4:	4a86      	ldr	r2, [pc, #536]	@ (8006fc0 <ReceiveData+0x3b8>)
 8006da6:	193b      	adds	r3, r7, r4
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	0011      	movs	r1, r2
 8006dac:	0018      	movs	r0, r3
 8006dae:	f001 fb82 	bl	80084b6 <json_getProperty>
 8006db2:	0003      	movs	r3, r0
 8006db4:	4a83      	ldr	r2, [pc, #524]	@ (8006fc4 <ReceiveData+0x3bc>)
 8006db6:	18b9      	adds	r1, r7, r2
 8006db8:	600b      	str	r3, [r1, #0]
				for (location = json_getChild(locations); location; location =
 8006dba:	18bb      	adds	r3, r7, r2
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	0018      	movs	r0, r3
 8006dc0:	f7fd fe74 	bl	8004aac <json_getChild>
 8006dc4:	0003      	movs	r3, r0
 8006dc6:	22a0      	movs	r2, #160	@ 0xa0
 8006dc8:	0152      	lsls	r2, r2, #5
 8006dca:	18ba      	adds	r2, r7, r2
 8006dcc:	6013      	str	r3, [r2, #0]
 8006dce:	e07a      	b.n	8006ec6 <ReceiveData+0x2be>
						json_getSibling(location)) {
					tempLoc.lat = (float) json_getReal(
 8006dd0:	4a7d      	ldr	r2, [pc, #500]	@ (8006fc8 <ReceiveData+0x3c0>)
 8006dd2:	25a0      	movs	r5, #160	@ 0xa0
 8006dd4:	016d      	lsls	r5, r5, #5
 8006dd6:	197b      	adds	r3, r7, r5
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	0011      	movs	r1, r2
 8006ddc:	0018      	movs	r0, r3
 8006dde:	f001 fb6a 	bl	80084b6 <json_getProperty>
 8006de2:	0003      	movs	r3, r0
 8006de4:	0018      	movs	r0, r3
 8006de6:	f7fd fe7d 	bl	8004ae4 <json_getReal>
 8006dea:	0002      	movs	r2, r0
 8006dec:	000b      	movs	r3, r1
 8006dee:	0010      	movs	r0, r2
 8006df0:	0019      	movs	r1, r3
 8006df2:	f7fc fd8f 	bl	8003914 <__aeabi_d2f>
 8006df6:	1c02      	adds	r2, r0, #0
 8006df8:	4c74      	ldr	r4, [pc, #464]	@ (8006fcc <ReceiveData+0x3c4>)
 8006dfa:	193b      	adds	r3, r7, r4
 8006dfc:	601a      	str	r2, [r3, #0]
							json_getProperty(location, "lat"));
					tempLoc.lon = (float) json_getReal(
 8006dfe:	4a74      	ldr	r2, [pc, #464]	@ (8006fd0 <ReceiveData+0x3c8>)
 8006e00:	197b      	adds	r3, r7, r5
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	0011      	movs	r1, r2
 8006e06:	0018      	movs	r0, r3
 8006e08:	f001 fb55 	bl	80084b6 <json_getProperty>
 8006e0c:	0003      	movs	r3, r0
 8006e0e:	0018      	movs	r0, r3
 8006e10:	f7fd fe68 	bl	8004ae4 <json_getReal>
 8006e14:	0002      	movs	r2, r0
 8006e16:	000b      	movs	r3, r1
 8006e18:	0010      	movs	r0, r2
 8006e1a:	0019      	movs	r1, r3
 8006e1c:	f7fc fd7a 	bl	8003914 <__aeabi_d2f>
 8006e20:	1c02      	adds	r2, r0, #0
 8006e22:	193b      	adds	r3, r7, r4
 8006e24:	605a      	str	r2, [r3, #4]
							json_getProperty(location, "lng"));
					if (fabs(tempLoc.lat) < .00001) {
 8006e26:	193b      	adds	r3, r7, r4
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	005b      	lsls	r3, r3, #1
 8006e2c:	085b      	lsrs	r3, r3, #1
 8006e2e:	1c18      	adds	r0, r3, #0
 8006e30:	f7fc fd28 	bl	8003884 <__aeabi_f2d>
 8006e34:	4a67      	ldr	r2, [pc, #412]	@ (8006fd4 <ReceiveData+0x3cc>)
 8006e36:	4b68      	ldr	r3, [pc, #416]	@ (8006fd8 <ReceiveData+0x3d0>)
 8006e38:	f7f9 fb18 	bl	800046c <__aeabi_dcmplt>
 8006e3c:	1e03      	subs	r3, r0, #0
 8006e3e:	d027      	beq.n	8006e90 <ReceiveData+0x288>

						tempLoc.lat = (float) json_getReal(
 8006e40:	4a66      	ldr	r2, [pc, #408]	@ (8006fdc <ReceiveData+0x3d4>)
 8006e42:	197b      	adds	r3, r7, r5
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	0011      	movs	r1, r2
 8006e48:	0018      	movs	r0, r3
 8006e4a:	f001 fb34 	bl	80084b6 <json_getProperty>
 8006e4e:	0003      	movs	r3, r0
 8006e50:	0018      	movs	r0, r3
 8006e52:	f7fd fe47 	bl	8004ae4 <json_getReal>
 8006e56:	0002      	movs	r2, r0
 8006e58:	000b      	movs	r3, r1
 8006e5a:	0010      	movs	r0, r2
 8006e5c:	0019      	movs	r1, r3
 8006e5e:	f7fc fd59 	bl	8003914 <__aeabi_d2f>
 8006e62:	1c02      	adds	r2, r0, #0
 8006e64:	193b      	adds	r3, r7, r4
 8006e66:	601a      	str	r2, [r3, #0]
								json_getProperty(location, "Lat"));
						tempLoc.lon = (float) json_getReal(
 8006e68:	4a5d      	ldr	r2, [pc, #372]	@ (8006fe0 <ReceiveData+0x3d8>)
 8006e6a:	197b      	adds	r3, r7, r5
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	0011      	movs	r1, r2
 8006e70:	0018      	movs	r0, r3
 8006e72:	f001 fb20 	bl	80084b6 <json_getProperty>
 8006e76:	0003      	movs	r3, r0
 8006e78:	0018      	movs	r0, r3
 8006e7a:	f7fd fe33 	bl	8004ae4 <json_getReal>
 8006e7e:	0002      	movs	r2, r0
 8006e80:	000b      	movs	r3, r1
 8006e82:	0010      	movs	r0, r2
 8006e84:	0019      	movs	r1, r3
 8006e86:	f7fc fd45 	bl	8003914 <__aeabi_d2f>
 8006e8a:	1c02      	adds	r2, r0, #0
 8006e8c:	193b      	adds	r3, r7, r4
 8006e8e:	605a      	str	r2, [r3, #4]
								json_getProperty(location, "Lng"));
					}
					game.positions[locI] = tempLoc;
 8006e90:	4a44      	ldr	r2, [pc, #272]	@ (8006fa4 <ReceiveData+0x39c>)
 8006e92:	4c3f      	ldr	r4, [pc, #252]	@ (8006f90 <ReceiveData+0x388>)
 8006e94:	193b      	adds	r3, r7, r4
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	3303      	adds	r3, #3
 8006e9a:	00db      	lsls	r3, r3, #3
 8006e9c:	494b      	ldr	r1, [pc, #300]	@ (8006fcc <ReceiveData+0x3c4>)
 8006e9e:	1879      	adds	r1, r7, r1
 8006ea0:	18d3      	adds	r3, r2, r3
 8006ea2:	000a      	movs	r2, r1
 8006ea4:	ca03      	ldmia	r2!, {r0, r1}
 8006ea6:	c303      	stmia	r3!, {r0, r1}
					locI++;
 8006ea8:	193b      	adds	r3, r7, r4
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	3301      	adds	r3, #1
 8006eae:	193a      	adds	r2, r7, r4
 8006eb0:	6013      	str	r3, [r2, #0]
						json_getSibling(location)) {
 8006eb2:	24a0      	movs	r4, #160	@ 0xa0
 8006eb4:	0164      	lsls	r4, r4, #5
 8006eb6:	193b      	adds	r3, r7, r4
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	0018      	movs	r0, r3
 8006ebc:	f7fd fdec 	bl	8004a98 <json_getSibling>
 8006ec0:	0003      	movs	r3, r0
 8006ec2:	193a      	adds	r2, r7, r4
 8006ec4:	6013      	str	r3, [r2, #0]
				for (location = json_getChild(locations); location; location =
 8006ec6:	23a0      	movs	r3, #160	@ 0xa0
 8006ec8:	015b      	lsls	r3, r3, #5
 8006eca:	18fb      	adds	r3, r7, r3
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d000      	beq.n	8006ed4 <ReceiveData+0x2cc>
 8006ed2:	e77d      	b.n	8006dd0 <ReceiveData+0x1c8>
				}
				game.numLocations = locI;
 8006ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8006f90 <ReceiveData+0x388>)
 8006ed6:	18fb      	adds	r3, r7, r3
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	4b32      	ldr	r3, [pc, #200]	@ (8006fa4 <ReceiveData+0x39c>)
 8006edc:	615a      	str	r2, [r3, #20]
				for (locI = locI; locI < 32; locI++) {
 8006ede:	e010      	b.n	8006f02 <ReceiveData+0x2fa>
					memset(&game.positions[locI], 0,
 8006ee0:	4c2b      	ldr	r4, [pc, #172]	@ (8006f90 <ReceiveData+0x388>)
 8006ee2:	193b      	adds	r3, r7, r4
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	3303      	adds	r3, #3
 8006ee8:	00da      	lsls	r2, r3, #3
 8006eea:	4b2e      	ldr	r3, [pc, #184]	@ (8006fa4 <ReceiveData+0x39c>)
 8006eec:	18d3      	adds	r3, r2, r3
 8006eee:	2208      	movs	r2, #8
 8006ef0:	2100      	movs	r1, #0
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	f008 f88c 	bl	800f010 <memset>
				for (locI = locI; locI < 32; locI++) {
 8006ef8:	193b      	adds	r3, r7, r4
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	3301      	adds	r3, #1
 8006efe:	193a      	adds	r2, r7, r4
 8006f00:	6013      	str	r3, [r2, #0]
 8006f02:	4b23      	ldr	r3, [pc, #140]	@ (8006f90 <ReceiveData+0x388>)
 8006f04:	18fb      	adds	r3, r7, r3
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	2b1f      	cmp	r3, #31
 8006f0a:	dde9      	ble.n	8006ee0 <ReceiveData+0x2d8>
							sizeof(game.positions[locI]));
				}
				//SendData();
			}
			for (ii = 0; ii <= rI; ii++)
 8006f0c:	4b35      	ldr	r3, [pc, #212]	@ (8006fe4 <ReceiveData+0x3dc>)
 8006f0e:	2200      	movs	r2, #0
 8006f10:	801a      	strh	r2, [r3, #0]
 8006f12:	e00d      	b.n	8006f30 <ReceiveData+0x328>
				syncBuffer[ii] = 0;
 8006f14:	4b33      	ldr	r3, [pc, #204]	@ (8006fe4 <ReceiveData+0x3dc>)
 8006f16:	881b      	ldrh	r3, [r3, #0]
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	001a      	movs	r2, r3
 8006f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006f88 <ReceiveData+0x380>)
 8006f1e:	2100      	movs	r1, #0
 8006f20:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= rI; ii++)
 8006f22:	4b30      	ldr	r3, [pc, #192]	@ (8006fe4 <ReceiveData+0x3dc>)
 8006f24:	881b      	ldrh	r3, [r3, #0]
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	3301      	adds	r3, #1
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	4b2d      	ldr	r3, [pc, #180]	@ (8006fe4 <ReceiveData+0x3dc>)
 8006f2e:	801a      	strh	r2, [r3, #0]
 8006f30:	4b2c      	ldr	r3, [pc, #176]	@ (8006fe4 <ReceiveData+0x3dc>)
 8006f32:	881b      	ldrh	r3, [r3, #0]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	001a      	movs	r2, r3
 8006f38:	4912      	ldr	r1, [pc, #72]	@ (8006f84 <ReceiveData+0x37c>)
 8006f3a:	187b      	adds	r3, r7, r1
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	dae8      	bge.n	8006f14 <ReceiveData+0x30c>
			rI = 0;
 8006f42:	2300      	movs	r3, #0
 8006f44:	187a      	adds	r2, r7, r1
 8006f46:	6013      	str	r3, [r2, #0]
			break;
 8006f48:	e014      	b.n	8006f74 <ReceiveData+0x36c>
		} else {
			rI++;
 8006f4a:	4a0e      	ldr	r2, [pc, #56]	@ (8006f84 <ReceiveData+0x37c>)
 8006f4c:	18bb      	adds	r3, r7, r2
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	3301      	adds	r3, #1
 8006f52:	18ba      	adds	r2, r7, r2
 8006f54:	6013      	str	r3, [r2, #0]
	while (HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000) == HAL_OK) {
 8006f56:	4b0b      	ldr	r3, [pc, #44]	@ (8006f84 <ReceiveData+0x37c>)
 8006f58:	18fb      	adds	r3, r7, r3
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f88 <ReceiveData+0x380>)
 8006f5e:	18d1      	adds	r1, r2, r3
 8006f60:	23fa      	movs	r3, #250	@ 0xfa
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	4820      	ldr	r0, [pc, #128]	@ (8006fe8 <ReceiveData+0x3e0>)
 8006f66:	2201      	movs	r2, #1
 8006f68:	f006 f82c 	bl	800cfc4 <HAL_UART_Receive>
 8006f6c:	1e03      	subs	r3, r0, #0
 8006f6e:	d100      	bne.n	8006f72 <ReceiveData+0x36a>
 8006f70:	e653      	b.n	8006c1a <ReceiveData+0x12>
		}
	}

}
 8006f72:	46c0      	nop			@ (mov r8, r8)
 8006f74:	46c0      	nop			@ (mov r8, r8)
 8006f76:	46bd      	mov	sp, r7
 8006f78:	4b1c      	ldr	r3, [pc, #112]	@ (8006fec <ReceiveData+0x3e4>)
 8006f7a:	449d      	add	sp, r3
 8006f7c:	bdb0      	pop	{r4, r5, r7, pc}
 8006f7e:	46c0      	nop			@ (mov r8, r8)
 8006f80:	ffffebf0 	.word	0xffffebf0
 8006f84:	0000140c 	.word	0x0000140c
 8006f88:	20000650 	.word	0x20000650
 8006f8c:	000013fc 	.word	0x000013fc
 8006f90:	00001408 	.word	0x00001408
 8006f94:	08011878 	.word	0x08011878
 8006f98:	000013f8 	.word	0x000013f8
 8006f9c:	200003c4 	.word	0x200003c4
 8006fa0:	00001404 	.word	0x00001404
 8006fa4:	20000298 	.word	0x20000298
 8006fa8:	0801187c 	.word	0x0801187c
 8006fac:	08011888 	.word	0x08011888
 8006fb0:	08011894 	.word	0x08011894
 8006fb4:	080118a0 	.word	0x080118a0
 8006fb8:	080118ac 	.word	0x080118ac
 8006fbc:	080118b8 	.word	0x080118b8
 8006fc0:	080118c4 	.word	0x080118c4
 8006fc4:	000013f4 	.word	0x000013f4
 8006fc8:	080118d0 	.word	0x080118d0
 8006fcc:	000013ec 	.word	0x000013ec
 8006fd0:	080118d4 	.word	0x080118d4
 8006fd4:	88e368f1 	.word	0x88e368f1
 8006fd8:	3ee4f8b5 	.word	0x3ee4f8b5
 8006fdc:	080118d8 	.word	0x080118d8
 8006fe0:	080118dc 	.word	0x080118dc
 8006fe4:	200003ec 	.word	0x200003ec
 8006fe8:	20001440 	.word	0x20001440
 8006fec:	00001410 	.word	0x00001410

08006ff0 <CheckExp>:
int CheckExp(int threshold, int comparer) {
 8006ff0:	b590      	push	{r4, r7, lr}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
	int value = (int) ((float) comparer
 8006ffa:	6838      	ldr	r0, [r7, #0]
 8006ffc:	f7fa fc0c 	bl	8001818 <__aeabi_i2f>
 8007000:	1c04      	adds	r4, r0, #0
			* (1.0f + ((float) game.numLocations) / expDivisor));
 8007002:	4b1c      	ldr	r3, [pc, #112]	@ (8007074 <CheckExp+0x84>)
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	0018      	movs	r0, r3
 8007008:	f7fa fc56 	bl	80018b8 <__aeabi_ui2f>
 800700c:	1c03      	adds	r3, r0, #0
 800700e:	2281      	movs	r2, #129	@ 0x81
 8007010:	05d2      	lsls	r2, r2, #23
 8007012:	1c11      	adds	r1, r2, #0
 8007014:	1c18      	adds	r0, r3, #0
 8007016:	f7f9 fe3d 	bl	8000c94 <__aeabi_fdiv>
 800701a:	1c03      	adds	r3, r0, #0
 800701c:	21fe      	movs	r1, #254	@ 0xfe
 800701e:	0589      	lsls	r1, r1, #22
 8007020:	1c18      	adds	r0, r3, #0
 8007022:	f7f9 fc45 	bl	80008b0 <__aeabi_fadd>
 8007026:	1c03      	adds	r3, r0, #0
 8007028:	1c19      	adds	r1, r3, #0
 800702a:	1c20      	adds	r0, r4, #0
 800702c:	f7fa f800 	bl	8001030 <__aeabi_fmul>
 8007030:	1c03      	adds	r3, r0, #0
	int value = (int) ((float) comparer
 8007032:	1c18      	adds	r0, r3, #0
 8007034:	f7fa fbd0 	bl	80017d8 <__aeabi_f2iz>
 8007038:	0003      	movs	r3, r0
 800703a:	60fb      	str	r3, [r7, #12]
	if (value < (threshold / 4))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	da00      	bge.n	8007044 <CheckExp+0x54>
 8007042:	3303      	adds	r3, #3
 8007044:	109b      	asrs	r3, r3, #2
 8007046:	001a      	movs	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4293      	cmp	r3, r2
 800704c:	da02      	bge.n	8007054 <CheckExp+0x64>
		return -1;
 800704e:	2301      	movs	r3, #1
 8007050:	425b      	negs	r3, r3
 8007052:	e00b      	b.n	800706c <CheckExp+0x7c>
	if (value < threshold)
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	429a      	cmp	r2, r3
 800705a:	da01      	bge.n	8007060 <CheckExp+0x70>
		return 0;
 800705c:	2300      	movs	r3, #0
 800705e:	e005      	b.n	800706c <CheckExp+0x7c>
	if (value >= threshold)
 8007060:	68fa      	ldr	r2, [r7, #12]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	429a      	cmp	r2, r3
 8007066:	db01      	blt.n	800706c <CheckExp+0x7c>
		return 1;
 8007068:	2301      	movs	r3, #1
 800706a:	e7ff      	b.n	800706c <CheckExp+0x7c>
}
 800706c:	0018      	movs	r0, r3
 800706e:	46bd      	mov	sp, r7
 8007070:	b005      	add	sp, #20
 8007072:	bd90      	pop	{r4, r7, pc}
 8007074:	20000298 	.word	0x20000298

08007078 <GetLatLon>:
void GetLatLon() {
 8007078:	b5b0      	push	{r4, r5, r7, lr}
 800707a:	b08c      	sub	sp, #48	@ 0x30
 800707c:	af00      	add	r7, sp, #0
	int gpsI = 0;
 800707e:	2300      	movs	r3, #0
 8007080:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI = 0;
 8007082:	2300      	movs	r3, #0
 8007084:	62bb      	str	r3, [r7, #40]	@ 0x28
	double gpsThreshold = 0.0004;
 8007086:	4a94      	ldr	r2, [pc, #592]	@ (80072d8 <GetLatLon+0x260>)
 8007088:	4b94      	ldr	r3, [pc, #592]	@ (80072dc <GetLatLon+0x264>)
 800708a:	623a      	str	r2, [r7, #32]
 800708c:	627b      	str	r3, [r7, #36]	@ 0x24
	//HAL_UART_Recieve();
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 800708e:	e10a      	b.n	80072a6 <GetLatLon+0x22e>
		if (buffer[gpsI] == '$') {
			for (ii = 0; ii <= 127; ii++)
 8007090:	4b93      	ldr	r3, [pc, #588]	@ (80072e0 <GetLatLon+0x268>)
 8007092:	2200      	movs	r2, #0
 8007094:	801a      	strh	r2, [r3, #0]
 8007096:	e00d      	b.n	80070b4 <GetLatLon+0x3c>
				buffer[ii] = 0;
 8007098:	4b91      	ldr	r3, [pc, #580]	@ (80072e0 <GetLatLon+0x268>)
 800709a:	881b      	ldrh	r3, [r3, #0]
 800709c:	b29b      	uxth	r3, r3
 800709e:	001a      	movs	r2, r3
 80070a0:	4b90      	ldr	r3, [pc, #576]	@ (80072e4 <GetLatLon+0x26c>)
 80070a2:	2100      	movs	r1, #0
 80070a4:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 80070a6:	4b8e      	ldr	r3, [pc, #568]	@ (80072e0 <GetLatLon+0x268>)
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	3301      	adds	r3, #1
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	4b8b      	ldr	r3, [pc, #556]	@ (80072e0 <GetLatLon+0x268>)
 80070b2:	801a      	strh	r2, [r3, #0]
 80070b4:	4b8a      	ldr	r3, [pc, #552]	@ (80072e0 <GetLatLon+0x268>)
 80070b6:	881b      	ldrh	r3, [r3, #0]
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80070bc:	d9ec      	bls.n	8007098 <GetLatLon+0x20>
			buffer[0] = '$';
 80070be:	4b89      	ldr	r3, [pc, #548]	@ (80072e4 <GetLatLon+0x26c>)
 80070c0:	2224      	movs	r2, #36	@ 0x24
 80070c2:	701a      	strb	r2, [r3, #0]
			gpsI = 0;
 80070c4:	2300      	movs	r3, #0
 80070c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}	  //HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
		if (buffer[gpsI] == '\n') {
 80070c8:	4a86      	ldr	r2, [pc, #536]	@ (80072e4 <GetLatLon+0x26c>)
 80070ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070cc:	18d3      	adds	r3, r2, r3
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	2b0a      	cmp	r3, #10
 80070d2:	d000      	beq.n	80070d6 <GetLatLon+0x5e>
 80070d4:	e0e4      	b.n	80072a0 <GetLatLon+0x228>
			 else return;
			 }

			 break;
			 }*/
			if (minmea_parse_gga(&ggaStruct, &(buffer))) {
 80070d6:	4a83      	ldr	r2, [pc, #524]	@ (80072e4 <GetLatLon+0x26c>)
 80070d8:	4b83      	ldr	r3, [pc, #524]	@ (80072e8 <GetLatLon+0x270>)
 80070da:	0011      	movs	r1, r2
 80070dc:	0018      	movs	r0, r3
 80070de:	f000 fe0d 	bl	8007cfc <minmea_parse_gga>
 80070e2:	1e03      	subs	r3, r0, #0
 80070e4:	d100      	bne.n	80070e8 <GetLatLon+0x70>
 80070e6:	e0c4      	b.n	8007272 <GetLatLon+0x1fa>
				pos.lat = minmea_tocoord(&ggaStruct.latitude);
 80070e8:	4b80      	ldr	r3, [pc, #512]	@ (80072ec <GetLatLon+0x274>)
 80070ea:	0018      	movs	r0, r3
 80070ec:	f7fd fc90 	bl	8004a10 <minmea_tocoord>
 80070f0:	1c02      	adds	r2, r0, #0
 80070f2:	2508      	movs	r5, #8
 80070f4:	197b      	adds	r3, r7, r5
 80070f6:	601a      	str	r2, [r3, #0]
				pos.lon = minmea_tocoord(&ggaStruct.longitude);
 80070f8:	4b7d      	ldr	r3, [pc, #500]	@ (80072f0 <GetLatLon+0x278>)
 80070fa:	0018      	movs	r0, r3
 80070fc:	f7fd fc88 	bl	8004a10 <minmea_tocoord>
 8007100:	1c02      	adds	r2, r0, #0
 8007102:	197b      	adds	r3, r7, r5
 8007104:	605a      	str	r2, [r3, #4]
				game.time = ggaStruct.time;
 8007106:	4b7b      	ldr	r3, [pc, #492]	@ (80072f4 <GetLatLon+0x27c>)
 8007108:	4a77      	ldr	r2, [pc, #476]	@ (80072e8 <GetLatLon+0x270>)
 800710a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800710c:	c313      	stmia	r3!, {r0, r1, r4}
 800710e:	6812      	ldr	r2, [r2, #0]
 8007110:	601a      	str	r2, [r3, #0]
				frameGot = 1;
 8007112:	4b79      	ldr	r3, [pc, #484]	@ (80072f8 <GetLatLon+0x280>)
 8007114:	2201      	movs	r2, #1
 8007116:	701a      	strb	r2, [r3, #0]
				posCheckI = 0;
 8007118:	2300      	movs	r3, #0
 800711a:	62bb      	str	r3, [r7, #40]	@ 0x28
				if(isnan(pos.lat)||isnan(pos.lon)||pos.lon>400.0f||pos.lon<-400.0f||pos.lat>400.0f||pos.lat<-400.0f) return;
 800711c:	002c      	movs	r4, r5
 800711e:	193b      	adds	r3, r7, r4
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	1c19      	adds	r1, r3, #0
 8007124:	1c18      	adds	r0, r3, #0
 8007126:	f7fa fb41 	bl	80017ac <__aeabi_fcmpun>
 800712a:	1e03      	subs	r3, r0, #0
 800712c:	d000      	beq.n	8007130 <GetLatLon+0xb8>
 800712e:	e0cb      	b.n	80072c8 <GetLatLon+0x250>
 8007130:	193b      	adds	r3, r7, r4
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	1c19      	adds	r1, r3, #0
 8007136:	1c18      	adds	r0, r3, #0
 8007138:	f7fa fb38 	bl	80017ac <__aeabi_fcmpun>
 800713c:	1e03      	subs	r3, r0, #0
 800713e:	d000      	beq.n	8007142 <GetLatLon+0xca>
 8007140:	e0c2      	b.n	80072c8 <GetLatLon+0x250>
 8007142:	193b      	adds	r3, r7, r4
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	496d      	ldr	r1, [pc, #436]	@ (80072fc <GetLatLon+0x284>)
 8007148:	1c18      	adds	r0, r3, #0
 800714a:	f7f9 f9dd 	bl	8000508 <__aeabi_fcmpgt>
 800714e:	1e03      	subs	r3, r0, #0
 8007150:	d000      	beq.n	8007154 <GetLatLon+0xdc>
 8007152:	e0b9      	b.n	80072c8 <GetLatLon+0x250>
 8007154:	193b      	adds	r3, r7, r4
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	4969      	ldr	r1, [pc, #420]	@ (8007300 <GetLatLon+0x288>)
 800715a:	1c18      	adds	r0, r3, #0
 800715c:	f7f9 f9c0 	bl	80004e0 <__aeabi_fcmplt>
 8007160:	1e03      	subs	r3, r0, #0
 8007162:	d000      	beq.n	8007166 <GetLatLon+0xee>
 8007164:	e0b0      	b.n	80072c8 <GetLatLon+0x250>
 8007166:	193b      	adds	r3, r7, r4
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4964      	ldr	r1, [pc, #400]	@ (80072fc <GetLatLon+0x284>)
 800716c:	1c18      	adds	r0, r3, #0
 800716e:	f7f9 f9cb 	bl	8000508 <__aeabi_fcmpgt>
 8007172:	1e03      	subs	r3, r0, #0
 8007174:	d000      	beq.n	8007178 <GetLatLon+0x100>
 8007176:	e0a7      	b.n	80072c8 <GetLatLon+0x250>
 8007178:	193b      	adds	r3, r7, r4
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4960      	ldr	r1, [pc, #384]	@ (8007300 <GetLatLon+0x288>)
 800717e:	1c18      	adds	r0, r3, #0
 8007180:	f7f9 f9ae 	bl	80004e0 <__aeabi_fcmplt>
 8007184:	1e03      	subs	r3, r0, #0
 8007186:	d000      	beq.n	800718a <GetLatLon+0x112>
 8007188:	e09e      	b.n	80072c8 <GetLatLon+0x250>
				for (posCheckI = 0; posCheckI < game.numLocations;
 800718a:	2300      	movs	r3, #0
 800718c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800718e:	e053      	b.n	8007238 <GetLatLon+0x1c0>
						posCheckI++) {
					tempPos = game.positions[posCheckI];
 8007190:	003a      	movs	r2, r7
 8007192:	4958      	ldr	r1, [pc, #352]	@ (80072f4 <GetLatLon+0x27c>)
 8007194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007196:	3303      	adds	r3, #3
 8007198:	00db      	lsls	r3, r3, #3
 800719a:	18cb      	adds	r3, r1, r3
 800719c:	cb03      	ldmia	r3!, {r0, r1}
 800719e:	c203      	stmia	r2!, {r0, r1}
						checkW = fabs(tempPos.lat - pos.lat);
 80071a0:	003b      	movs	r3, r7
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	2408      	movs	r4, #8
 80071a6:	193b      	adds	r3, r7, r4
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	1c19      	adds	r1, r3, #0
 80071ac:	1c10      	adds	r0, r2, #0
 80071ae:	f7fa f899 	bl	80012e4 <__aeabi_fsub>
 80071b2:	1c03      	adds	r3, r0, #0
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	085b      	lsrs	r3, r3, #1
 80071b8:	1c18      	adds	r0, r3, #0
 80071ba:	f7fc fb63 	bl	8003884 <__aeabi_f2d>
 80071be:	0002      	movs	r2, r0
 80071c0:	000b      	movs	r3, r1
 80071c2:	61ba      	str	r2, [r7, #24]
 80071c4:	61fb      	str	r3, [r7, #28]
						checkH = fabs(tempPos.lon - pos.lon);
 80071c6:	003b      	movs	r3, r7
 80071c8:	685a      	ldr	r2, [r3, #4]
 80071ca:	193b      	adds	r3, r7, r4
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	1c19      	adds	r1, r3, #0
 80071d0:	1c10      	adds	r0, r2, #0
 80071d2:	f7fa f887 	bl	80012e4 <__aeabi_fsub>
 80071d6:	1c03      	adds	r3, r0, #0
 80071d8:	005b      	lsls	r3, r3, #1
 80071da:	085b      	lsrs	r3, r3, #1
 80071dc:	1c18      	adds	r0, r3, #0
 80071de:	f7fc fb51 	bl	8003884 <__aeabi_f2d>
 80071e2:	0002      	movs	r2, r0
 80071e4:	000b      	movs	r3, r1
 80071e6:	613a      	str	r2, [r7, #16]
 80071e8:	617b      	str	r3, [r7, #20]
						if ((double)sqrt((checkW * checkW) + (checkH * checkH))
 80071ea:	69ba      	ldr	r2, [r7, #24]
 80071ec:	69fb      	ldr	r3, [r7, #28]
 80071ee:	69b8      	ldr	r0, [r7, #24]
 80071f0:	69f9      	ldr	r1, [r7, #28]
 80071f2:	f7fb fba7 	bl	8002944 <__aeabi_dmul>
 80071f6:	0002      	movs	r2, r0
 80071f8:	000b      	movs	r3, r1
 80071fa:	0014      	movs	r4, r2
 80071fc:	001d      	movs	r5, r3
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	6938      	ldr	r0, [r7, #16]
 8007204:	6979      	ldr	r1, [r7, #20]
 8007206:	f7fb fb9d 	bl	8002944 <__aeabi_dmul>
 800720a:	0002      	movs	r2, r0
 800720c:	000b      	movs	r3, r1
 800720e:	0020      	movs	r0, r4
 8007210:	0029      	movs	r1, r5
 8007212:	f7fa fb97 	bl	8001944 <__aeabi_dadd>
 8007216:	0002      	movs	r2, r0
 8007218:	000b      	movs	r3, r1
 800721a:	0010      	movs	r0, r2
 800721c:	0019      	movs	r1, r3
 800721e:	f00a f81a 	bl	8011256 <sqrt>
 8007222:	0002      	movs	r2, r0
 8007224:	000b      	movs	r3, r1
 8007226:	6a38      	ldr	r0, [r7, #32]
 8007228:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800722a:	f7f9 f933 	bl	8000494 <__aeabi_dcmpgt>
 800722e:	1e03      	subs	r3, r0, #0
 8007230:	d14c      	bne.n	80072cc <GetLatLon+0x254>
						posCheckI++) {
 8007232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007234:	3301      	adds	r3, #1
 8007236:	62bb      	str	r3, [r7, #40]	@ 0x28
				for (posCheckI = 0; posCheckI < game.numLocations;
 8007238:	4b2e      	ldr	r3, [pc, #184]	@ (80072f4 <GetLatLon+0x27c>)
 800723a:	695a      	ldr	r2, [r3, #20]
 800723c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800723e:	429a      	cmp	r2, r3
 8007240:	d8a6      	bhi.n	8007190 <GetLatLon+0x118>
								< gpsThreshold)
							return;

					}
game.positions[game.numLocations] = pos;
 8007242:	4b2c      	ldr	r3, [pc, #176]	@ (80072f4 <GetLatLon+0x27c>)
 8007244:	695b      	ldr	r3, [r3, #20]
 8007246:	4a2b      	ldr	r2, [pc, #172]	@ (80072f4 <GetLatLon+0x27c>)
 8007248:	3303      	adds	r3, #3
 800724a:	00db      	lsls	r3, r3, #3
 800724c:	2108      	movs	r1, #8
 800724e:	1879      	adds	r1, r7, r1
 8007250:	18d3      	adds	r3, r2, r3
 8007252:	000a      	movs	r2, r1
 8007254:	ca03      	ldmia	r2!, {r0, r1}
 8007256:	c303      	stmia	r3!, {r0, r1}
				game.numLocations++;
 8007258:	4b26      	ldr	r3, [pc, #152]	@ (80072f4 <GetLatLon+0x27c>)
 800725a:	695b      	ldr	r3, [r3, #20]
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	4b25      	ldr	r3, [pc, #148]	@ (80072f4 <GetLatLon+0x27c>)
 8007260:	615a      	str	r2, [r3, #20]
				if (game.numLocations > 31)
 8007262:	4b24      	ldr	r3, [pc, #144]	@ (80072f4 <GetLatLon+0x27c>)
 8007264:	695b      	ldr	r3, [r3, #20]
 8007266:	2b1f      	cmp	r3, #31
 8007268:	d932      	bls.n	80072d0 <GetLatLon+0x258>
					game.numLocations = 0;
 800726a:	4b22      	ldr	r3, [pc, #136]	@ (80072f4 <GetLatLon+0x27c>)
 800726c:	2200      	movs	r2, #0
 800726e:	615a      	str	r2, [r3, #20]
				break;
 8007270:	e02e      	b.n	80072d0 <GetLatLon+0x258>
				}
				for (ii = 0; ii <= 127; ii++)
 8007272:	4b1b      	ldr	r3, [pc, #108]	@ (80072e0 <GetLatLon+0x268>)
 8007274:	2200      	movs	r2, #0
 8007276:	801a      	strh	r2, [r3, #0]
 8007278:	e00d      	b.n	8007296 <GetLatLon+0x21e>
				buffer[ii] = 0;
 800727a:	4b19      	ldr	r3, [pc, #100]	@ (80072e0 <GetLatLon+0x268>)
 800727c:	881b      	ldrh	r3, [r3, #0]
 800727e:	b29b      	uxth	r3, r3
 8007280:	001a      	movs	r2, r3
 8007282:	4b18      	ldr	r3, [pc, #96]	@ (80072e4 <GetLatLon+0x26c>)
 8007284:	2100      	movs	r1, #0
 8007286:	5499      	strb	r1, [r3, r2]
				for (ii = 0; ii <= 127; ii++)
 8007288:	4b15      	ldr	r3, [pc, #84]	@ (80072e0 <GetLatLon+0x268>)
 800728a:	881b      	ldrh	r3, [r3, #0]
 800728c:	b29b      	uxth	r3, r3
 800728e:	3301      	adds	r3, #1
 8007290:	b29a      	uxth	r2, r3
 8007292:	4b13      	ldr	r3, [pc, #76]	@ (80072e0 <GetLatLon+0x268>)
 8007294:	801a      	strh	r2, [r3, #0]
 8007296:	4b12      	ldr	r3, [pc, #72]	@ (80072e0 <GetLatLon+0x268>)
 8007298:	881b      	ldrh	r3, [r3, #0]
 800729a:	b29b      	uxth	r3, r3
 800729c:	2b7f      	cmp	r3, #127	@ 0x7f
 800729e:	d9ec      	bls.n	800727a <GetLatLon+0x202>
			}

			gpsI++;
 80072a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a2:	3301      	adds	r3, #1
 80072a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 80072a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072a8:	4b0e      	ldr	r3, [pc, #56]	@ (80072e4 <GetLatLon+0x26c>)
 80072aa:	18d1      	adds	r1, r2, r3
 80072ac:	23fa      	movs	r3, #250	@ 0xfa
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	4814      	ldr	r0, [pc, #80]	@ (8007304 <GetLatLon+0x28c>)
 80072b2:	2201      	movs	r2, #1
 80072b4:	f005 fe86 	bl	800cfc4 <HAL_UART_Receive>
		if (buffer[gpsI] == '$') {
 80072b8:	4a0a      	ldr	r2, [pc, #40]	@ (80072e4 <GetLatLon+0x26c>)
 80072ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072bc:	18d3      	adds	r3, r2, r3
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	2b24      	cmp	r3, #36	@ 0x24
 80072c2:	d000      	beq.n	80072c6 <GetLatLon+0x24e>
 80072c4:	e700      	b.n	80070c8 <GetLatLon+0x50>
 80072c6:	e6e3      	b.n	8007090 <GetLatLon+0x18>
				if(isnan(pos.lat)||isnan(pos.lon)||pos.lon>400.0f||pos.lon<-400.0f||pos.lat>400.0f||pos.lat<-400.0f) return;
 80072c8:	46c0      	nop			@ (mov r8, r8)
 80072ca:	e002      	b.n	80072d2 <GetLatLon+0x25a>
							return;
 80072cc:	46c0      	nop			@ (mov r8, r8)
 80072ce:	e000      	b.n	80072d2 <GetLatLon+0x25a>
				break;
 80072d0:	46c0      	nop			@ (mov r8, r8)
		}


	}
 80072d2:	46bd      	mov	sp, r7
 80072d4:	b00c      	add	sp, #48	@ 0x30
 80072d6:	bdb0      	pop	{r4, r5, r7, pc}
 80072d8:	eb1c432d 	.word	0xeb1c432d
 80072dc:	3f3a36e2 	.word	0x3f3a36e2
 80072e0:	200003ec 	.word	0x200003ec
 80072e4:	20000440 	.word	0x20000440
 80072e8:	200003f0 	.word	0x200003f0
 80072ec:	20000400 	.word	0x20000400
 80072f0:	20000408 	.word	0x20000408
 80072f4:	20000298 	.word	0x20000298
 80072f8:	2000043e 	.word	0x2000043e
 80072fc:	43c80000 	.word	0x43c80000
 8007300:	c3c80000 	.word	0xc3c80000
 8007304:	200013ac 	.word	0x200013ac

08007308 <Emote>:

void Emote() {
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af04      	add	r7, sp, #16
	switch (game.evo) {
 800730e:	4b57      	ldr	r3, [pc, #348]	@ (800746c <Emote+0x164>)
 8007310:	7c1b      	ldrb	r3, [r3, #16]
 8007312:	2b02      	cmp	r3, #2
 8007314:	d041      	beq.n	800739a <Emote+0x92>
 8007316:	dd00      	ble.n	800731a <Emote+0x12>
 8007318:	e069      	b.n	80073ee <Emote+0xe6>
 800731a:	2b00      	cmp	r3, #0
 800731c:	d002      	beq.n	8007324 <Emote+0x1c>
 800731e:	2b01      	cmp	r3, #1
 8007320:	d016      	beq.n	8007350 <Emote+0x48>
 8007322:	e064      	b.n	80073ee <Emote+0xe6>
	case 0:
		if (game.time.seconds % 3 == 0) {
 8007324:	4b51      	ldr	r3, [pc, #324]	@ (800746c <Emote+0x164>)
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	2103      	movs	r1, #3
 800732a:	0018      	movs	r0, r3
 800732c:	f7f9 f882 	bl	8000434 <__aeabi_idivmod>
 8007330:	1e0b      	subs	r3, r1, #0
 8007332:	d157      	bne.n	80073e4 <Emote+0xdc>
			game.time.seconds++;
 8007334:	4b4d      	ldr	r3, [pc, #308]	@ (800746c <Emote+0x164>)
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	1c5a      	adds	r2, r3, #1
 800733a:	4b4c      	ldr	r3, [pc, #304]	@ (800746c <Emote+0x164>)
 800733c:	609a      	str	r2, [r3, #8]
			effect = EggNoise;
 800733e:	4b4c      	ldr	r3, [pc, #304]	@ (8007470 <Emote+0x168>)
 8007340:	2201      	movs	r2, #1
 8007342:	701a      	strb	r2, [r3, #0]
			PlayEffect(effect);
 8007344:	4b4a      	ldr	r3, [pc, #296]	@ (8007470 <Emote+0x168>)
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	0018      	movs	r0, r3
 800734a:	f7fe fbb5 	bl	8005ab8 <PlayEffect>
		}
		break;
 800734e:	e049      	b.n	80073e4 <Emote+0xdc>
	case 1:
		if (game.time.seconds % 3 == 0) {
 8007350:	4b46      	ldr	r3, [pc, #280]	@ (800746c <Emote+0x164>)
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	2103      	movs	r1, #3
 8007356:	0018      	movs	r0, r3
 8007358:	f7f9 f86c 	bl	8000434 <__aeabi_idivmod>
 800735c:	1e0b      	subs	r3, r1, #0
 800735e:	d143      	bne.n	80073e8 <Emote+0xe0>
			game.time.seconds++;
 8007360:	4b42      	ldr	r3, [pc, #264]	@ (800746c <Emote+0x164>)
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	1c5a      	adds	r2, r3, #1
 8007366:	4b41      	ldr	r3, [pc, #260]	@ (800746c <Emote+0x164>)
 8007368:	609a      	str	r2, [r3, #8]
			if (game.mood > sadMood) {
 800736a:	4b40      	ldr	r3, [pc, #256]	@ (800746c <Emote+0x164>)
 800736c:	7c5b      	ldrb	r3, [r3, #17]
 800736e:	001a      	movs	r2, r3
 8007370:	2300      	movs	r3, #0
 8007372:	429a      	cmp	r2, r3
 8007374:	dd08      	ble.n	8007388 <Emote+0x80>
				effect = YoungNoiseHappy;
 8007376:	4b3e      	ldr	r3, [pc, #248]	@ (8007470 <Emote+0x168>)
 8007378:	2202      	movs	r2, #2
 800737a:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 800737c:	4b3c      	ldr	r3, [pc, #240]	@ (8007470 <Emote+0x168>)
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	0018      	movs	r0, r3
 8007382:	f7fe fb99 	bl	8005ab8 <PlayEffect>
				effect = YoungNoiseSad;
				PlayEffect(effect);

			}
		}
		break;
 8007386:	e02f      	b.n	80073e8 <Emote+0xe0>
				effect = YoungNoiseSad;
 8007388:	4b39      	ldr	r3, [pc, #228]	@ (8007470 <Emote+0x168>)
 800738a:	2203      	movs	r2, #3
 800738c:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 800738e:	4b38      	ldr	r3, [pc, #224]	@ (8007470 <Emote+0x168>)
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	0018      	movs	r0, r3
 8007394:	f7fe fb90 	bl	8005ab8 <PlayEffect>
		break;
 8007398:	e026      	b.n	80073e8 <Emote+0xe0>
	case 2:
		if (game.time.seconds % 3 == 0) {
 800739a:	4b34      	ldr	r3, [pc, #208]	@ (800746c <Emote+0x164>)
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	2103      	movs	r1, #3
 80073a0:	0018      	movs	r0, r3
 80073a2:	f7f9 f847 	bl	8000434 <__aeabi_idivmod>
 80073a6:	1e0b      	subs	r3, r1, #0
 80073a8:	d120      	bne.n	80073ec <Emote+0xe4>
			game.time.seconds++;
 80073aa:	4b30      	ldr	r3, [pc, #192]	@ (800746c <Emote+0x164>)
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	1c5a      	adds	r2, r3, #1
 80073b0:	4b2e      	ldr	r3, [pc, #184]	@ (800746c <Emote+0x164>)
 80073b2:	609a      	str	r2, [r3, #8]
			if (game.mood > sadMood) {
 80073b4:	4b2d      	ldr	r3, [pc, #180]	@ (800746c <Emote+0x164>)
 80073b6:	7c5b      	ldrb	r3, [r3, #17]
 80073b8:	001a      	movs	r2, r3
 80073ba:	2300      	movs	r3, #0
 80073bc:	429a      	cmp	r2, r3
 80073be:	dd08      	ble.n	80073d2 <Emote+0xca>
				effect = AdultNoiseHappy;
 80073c0:	4b2b      	ldr	r3, [pc, #172]	@ (8007470 <Emote+0x168>)
 80073c2:	2204      	movs	r2, #4
 80073c4:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 80073c6:	4b2a      	ldr	r3, [pc, #168]	@ (8007470 <Emote+0x168>)
 80073c8:	781b      	ldrb	r3, [r3, #0]
 80073ca:	0018      	movs	r0, r3
 80073cc:	f7fe fb74 	bl	8005ab8 <PlayEffect>
				effect = AdultNoiseSad;
				PlayEffect(effect);

			}
		}
		break;
 80073d0:	e00c      	b.n	80073ec <Emote+0xe4>
				effect = AdultNoiseSad;
 80073d2:	4b27      	ldr	r3, [pc, #156]	@ (8007470 <Emote+0x168>)
 80073d4:	2205      	movs	r2, #5
 80073d6:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 80073d8:	4b25      	ldr	r3, [pc, #148]	@ (8007470 <Emote+0x168>)
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	0018      	movs	r0, r3
 80073de:	f7fe fb6b 	bl	8005ab8 <PlayEffect>
		break;
 80073e2:	e003      	b.n	80073ec <Emote+0xe4>
		break;
 80073e4:	46c0      	nop			@ (mov r8, r8)
 80073e6:	e002      	b.n	80073ee <Emote+0xe6>
		break;
 80073e8:	46c0      	nop			@ (mov r8, r8)
 80073ea:	e000      	b.n	80073ee <Emote+0xe6>
		break;
 80073ec:	46c0      	nop			@ (mov r8, r8)
	}
	if (game.mood <= sadMood) {
 80073ee:	4b1f      	ldr	r3, [pc, #124]	@ (800746c <Emote+0x164>)
 80073f0:	7c5b      	ldrb	r3, [r3, #17]
 80073f2:	001a      	movs	r2, r3
 80073f4:	2300      	movs	r3, #0
 80073f6:	429a      	cmp	r2, r3
 80073f8:	dc0d      	bgt.n	8007416 <Emote+0x10e>
		drawString(0, 10, "Mood :( ", WHITE, BLACK, 1, 1);
 80073fa:	2301      	movs	r3, #1
 80073fc:	425b      	negs	r3, r3
 80073fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007474 <Emote+0x16c>)
 8007400:	2101      	movs	r1, #1
 8007402:	9102      	str	r1, [sp, #8]
 8007404:	2101      	movs	r1, #1
 8007406:	9101      	str	r1, [sp, #4]
 8007408:	2100      	movs	r1, #0
 800740a:	9100      	str	r1, [sp, #0]
 800740c:	210a      	movs	r1, #10
 800740e:	2000      	movs	r0, #0
 8007410:	f7fc fdd5 	bl	8003fbe <drawString>
	} else if (game.mood <= mehMood) {
		drawString(0, 10, "Mood :I ", WHITE, BLACK, 1, 1);
	} else if (game.mood >= happyMood) {
		drawString(0, 10, "Mood :) ", WHITE, BLACK, 1, 1);
	}
}
 8007414:	e026      	b.n	8007464 <Emote+0x15c>
	} else if (game.mood <= mehMood) {
 8007416:	4b15      	ldr	r3, [pc, #84]	@ (800746c <Emote+0x164>)
 8007418:	7c5b      	ldrb	r3, [r3, #17]
 800741a:	001a      	movs	r2, r3
 800741c:	2301      	movs	r3, #1
 800741e:	429a      	cmp	r2, r3
 8007420:	dc0d      	bgt.n	800743e <Emote+0x136>
		drawString(0, 10, "Mood :I ", WHITE, BLACK, 1, 1);
 8007422:	2301      	movs	r3, #1
 8007424:	425b      	negs	r3, r3
 8007426:	4a14      	ldr	r2, [pc, #80]	@ (8007478 <Emote+0x170>)
 8007428:	2101      	movs	r1, #1
 800742a:	9102      	str	r1, [sp, #8]
 800742c:	2101      	movs	r1, #1
 800742e:	9101      	str	r1, [sp, #4]
 8007430:	2100      	movs	r1, #0
 8007432:	9100      	str	r1, [sp, #0]
 8007434:	210a      	movs	r1, #10
 8007436:	2000      	movs	r0, #0
 8007438:	f7fc fdc1 	bl	8003fbe <drawString>
}
 800743c:	e012      	b.n	8007464 <Emote+0x15c>
	} else if (game.mood >= happyMood) {
 800743e:	4b0b      	ldr	r3, [pc, #44]	@ (800746c <Emote+0x164>)
 8007440:	7c5b      	ldrb	r3, [r3, #17]
 8007442:	001a      	movs	r2, r3
 8007444:	2302      	movs	r3, #2
 8007446:	429a      	cmp	r2, r3
 8007448:	db0c      	blt.n	8007464 <Emote+0x15c>
		drawString(0, 10, "Mood :) ", WHITE, BLACK, 1, 1);
 800744a:	2301      	movs	r3, #1
 800744c:	425b      	negs	r3, r3
 800744e:	4a0b      	ldr	r2, [pc, #44]	@ (800747c <Emote+0x174>)
 8007450:	2101      	movs	r1, #1
 8007452:	9102      	str	r1, [sp, #8]
 8007454:	2101      	movs	r1, #1
 8007456:	9101      	str	r1, [sp, #4]
 8007458:	2100      	movs	r1, #0
 800745a:	9100      	str	r1, [sp, #0]
 800745c:	210a      	movs	r1, #10
 800745e:	2000      	movs	r0, #0
 8007460:	f7fc fdad 	bl	8003fbe <drawString>
}
 8007464:	46c0      	nop			@ (mov r8, r8)
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}
 800746a:	46c0      	nop			@ (mov r8, r8)
 800746c:	20000298 	.word	0x20000298
 8007470:	20000288 	.word	0x20000288
 8007474:	080118e0 	.word	0x080118e0
 8007478:	080118ec 	.word	0x080118ec
 800747c:	080118f8 	.word	0x080118f8

08007480 <GetJustLatLon>:
struct latLon GetJustLatLon() {
 8007480:	b590      	push	{r4, r7, lr}
 8007482:	b089      	sub	sp, #36	@ 0x24
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
	int gpsI = 0;
 8007488:	2300      	movs	r3, #0
 800748a:	61fb      	str	r3, [r7, #28]
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI = 0;
 800748c:	2300      	movs	r3, #0
 800748e:	61bb      	str	r3, [r7, #24]
	//HAL_UART_Recieve();
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 8007490:	e057      	b.n	8007542 <GetJustLatLon+0xc2>
		if (buffer[gpsI] == '$') {
			for (ii = 0; ii <= 127; ii++)
 8007492:	4b36      	ldr	r3, [pc, #216]	@ (800756c <GetJustLatLon+0xec>)
 8007494:	2200      	movs	r2, #0
 8007496:	801a      	strh	r2, [r3, #0]
 8007498:	e00d      	b.n	80074b6 <GetJustLatLon+0x36>
				buffer[ii] = 0;
 800749a:	4b34      	ldr	r3, [pc, #208]	@ (800756c <GetJustLatLon+0xec>)
 800749c:	881b      	ldrh	r3, [r3, #0]
 800749e:	b29b      	uxth	r3, r3
 80074a0:	001a      	movs	r2, r3
 80074a2:	4b33      	ldr	r3, [pc, #204]	@ (8007570 <GetJustLatLon+0xf0>)
 80074a4:	2100      	movs	r1, #0
 80074a6:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 80074a8:	4b30      	ldr	r3, [pc, #192]	@ (800756c <GetJustLatLon+0xec>)
 80074aa:	881b      	ldrh	r3, [r3, #0]
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	3301      	adds	r3, #1
 80074b0:	b29a      	uxth	r2, r3
 80074b2:	4b2e      	ldr	r3, [pc, #184]	@ (800756c <GetJustLatLon+0xec>)
 80074b4:	801a      	strh	r2, [r3, #0]
 80074b6:	4b2d      	ldr	r3, [pc, #180]	@ (800756c <GetJustLatLon+0xec>)
 80074b8:	881b      	ldrh	r3, [r3, #0]
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80074be:	d9ec      	bls.n	800749a <GetJustLatLon+0x1a>
			buffer[0] = '$';
 80074c0:	4b2b      	ldr	r3, [pc, #172]	@ (8007570 <GetJustLatLon+0xf0>)
 80074c2:	2224      	movs	r2, #36	@ 0x24
 80074c4:	701a      	strb	r2, [r3, #0]
			gpsI = 0;
 80074c6:	2300      	movs	r3, #0
 80074c8:	61fb      	str	r3, [r7, #28]
		}	  //HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
		if (buffer[gpsI] == '\n') {
 80074ca:	4a29      	ldr	r2, [pc, #164]	@ (8007570 <GetJustLatLon+0xf0>)
 80074cc:	69fb      	ldr	r3, [r7, #28]
 80074ce:	18d3      	adds	r3, r2, r3
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	2b0a      	cmp	r3, #10
 80074d4:	d132      	bne.n	800753c <GetJustLatLon+0xbc>
			 else return;
			 }

			 break;
			 }*/
			if (minmea_parse_gga(&ggaStruct, &(buffer))) {
 80074d6:	4a26      	ldr	r2, [pc, #152]	@ (8007570 <GetJustLatLon+0xf0>)
 80074d8:	4b26      	ldr	r3, [pc, #152]	@ (8007574 <GetJustLatLon+0xf4>)
 80074da:	0011      	movs	r1, r2
 80074dc:	0018      	movs	r0, r3
 80074de:	f000 fc0d 	bl	8007cfc <minmea_parse_gga>
 80074e2:	1e03      	subs	r3, r0, #0
 80074e4:	d013      	beq.n	800750e <GetJustLatLon+0x8e>
				pos.lat = minmea_tocoord(&ggaStruct.latitude);
 80074e6:	4b24      	ldr	r3, [pc, #144]	@ (8007578 <GetJustLatLon+0xf8>)
 80074e8:	0018      	movs	r0, r3
 80074ea:	f7fd fa91 	bl	8004a10 <minmea_tocoord>
 80074ee:	1c02      	adds	r2, r0, #0
 80074f0:	2410      	movs	r4, #16
 80074f2:	193b      	adds	r3, r7, r4
 80074f4:	601a      	str	r2, [r3, #0]
				pos.lon = minmea_tocoord(&ggaStruct.longitude);
 80074f6:	4b21      	ldr	r3, [pc, #132]	@ (800757c <GetJustLatLon+0xfc>)
 80074f8:	0018      	movs	r0, r3
 80074fa:	f7fd fa89 	bl	8004a10 <minmea_tocoord>
 80074fe:	1c02      	adds	r2, r0, #0
 8007500:	193b      	adds	r3, r7, r4
 8007502:	605a      	str	r2, [r3, #4]
				return pos;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	193a      	adds	r2, r7, r4
 8007508:	ca03      	ldmia	r2!, {r0, r1}
 800750a:	c303      	stmia	r3!, {r0, r1}
 800750c:	e029      	b.n	8007562 <GetJustLatLon+0xe2>
				break;
			}

			for (ii = 0; ii <= 127; ii++)
 800750e:	4b17      	ldr	r3, [pc, #92]	@ (800756c <GetJustLatLon+0xec>)
 8007510:	2200      	movs	r2, #0
 8007512:	801a      	strh	r2, [r3, #0]
 8007514:	e00d      	b.n	8007532 <GetJustLatLon+0xb2>
				buffer[ii] = 0;
 8007516:	4b15      	ldr	r3, [pc, #84]	@ (800756c <GetJustLatLon+0xec>)
 8007518:	881b      	ldrh	r3, [r3, #0]
 800751a:	b29b      	uxth	r3, r3
 800751c:	001a      	movs	r2, r3
 800751e:	4b14      	ldr	r3, [pc, #80]	@ (8007570 <GetJustLatLon+0xf0>)
 8007520:	2100      	movs	r1, #0
 8007522:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 8007524:	4b11      	ldr	r3, [pc, #68]	@ (800756c <GetJustLatLon+0xec>)
 8007526:	881b      	ldrh	r3, [r3, #0]
 8007528:	b29b      	uxth	r3, r3
 800752a:	3301      	adds	r3, #1
 800752c:	b29a      	uxth	r2, r3
 800752e:	4b0f      	ldr	r3, [pc, #60]	@ (800756c <GetJustLatLon+0xec>)
 8007530:	801a      	strh	r2, [r3, #0]
 8007532:	4b0e      	ldr	r3, [pc, #56]	@ (800756c <GetJustLatLon+0xec>)
 8007534:	881b      	ldrh	r3, [r3, #0]
 8007536:	b29b      	uxth	r3, r3
 8007538:	2b7f      	cmp	r3, #127	@ 0x7f
 800753a:	d9ec      	bls.n	8007516 <GetJustLatLon+0x96>
		}
		gpsI++;
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	3301      	adds	r3, #1
 8007540:	61fb      	str	r3, [r7, #28]
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 8007542:	69fa      	ldr	r2, [r7, #28]
 8007544:	4b0a      	ldr	r3, [pc, #40]	@ (8007570 <GetJustLatLon+0xf0>)
 8007546:	18d1      	adds	r1, r2, r3
 8007548:	23fa      	movs	r3, #250	@ 0xfa
 800754a:	009b      	lsls	r3, r3, #2
 800754c:	480c      	ldr	r0, [pc, #48]	@ (8007580 <GetJustLatLon+0x100>)
 800754e:	2201      	movs	r2, #1
 8007550:	f005 fd38 	bl	800cfc4 <HAL_UART_Receive>
		if (buffer[gpsI] == '$') {
 8007554:	4a06      	ldr	r2, [pc, #24]	@ (8007570 <GetJustLatLon+0xf0>)
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	18d3      	adds	r3, r2, r3
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	2b24      	cmp	r3, #36	@ 0x24
 800755e:	d1b4      	bne.n	80074ca <GetJustLatLon+0x4a>
 8007560:	e797      	b.n	8007492 <GetJustLatLon+0x12>
				return pos;
 8007562:	46c0      	nop			@ (mov r8, r8)

	}

}
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	46bd      	mov	sp, r7
 8007568:	b009      	add	sp, #36	@ 0x24
 800756a:	bd90      	pop	{r4, r7, pc}
 800756c:	200003ec 	.word	0x200003ec
 8007570:	20000440 	.word	0x20000440
 8007574:	200003f0 	.word	0x200003f0
 8007578:	20000400 	.word	0x20000400
 800757c:	20000408 	.word	0x20000408
 8007580:	200013ac 	.word	0x200013ac

08007584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007588:	b672      	cpsid	i
}
 800758a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800758c:	46c0      	nop			@ (mov r8, r8)
 800758e:	e7fd      	b.n	800758c <Error_Handler+0x8>

08007590 <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 8007590:	b580      	push	{r7, lr}
 8007592:	b082      	sub	sp, #8
 8007594:	af00      	add	r7, sp, #0
 8007596:	0002      	movs	r2, r0
 8007598:	1dfb      	adds	r3, r7, #7
 800759a:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 800759c:	1dfb      	adds	r3, r7, #7
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	1c5a      	adds	r2, r3, #1
 80075a2:	4b0d      	ldr	r3, [pc, #52]	@ (80075d8 <minmea_isfield+0x48>)
 80075a4:	18d3      	adds	r3, r2, r3
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	001a      	movs	r2, r3
 80075aa:	2397      	movs	r3, #151	@ 0x97
 80075ac:	4013      	ands	r3, r2
 80075ae:	d009      	beq.n	80075c4 <minmea_isfield+0x34>
 80075b0:	1dfb      	adds	r3, r7, #7
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	2b2c      	cmp	r3, #44	@ 0x2c
 80075b6:	d005      	beq.n	80075c4 <minmea_isfield+0x34>
 80075b8:	1dfb      	adds	r3, r7, #7
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80075be:	d001      	beq.n	80075c4 <minmea_isfield+0x34>
 80075c0:	2301      	movs	r3, #1
 80075c2:	e000      	b.n	80075c6 <minmea_isfield+0x36>
 80075c4:	2300      	movs	r3, #0
 80075c6:	1c1a      	adds	r2, r3, #0
 80075c8:	2301      	movs	r3, #1
 80075ca:	4013      	ands	r3, r2
 80075cc:	b2db      	uxtb	r3, r3
}
 80075ce:	0018      	movs	r0, r3
 80075d0:	46bd      	mov	sp, r7
 80075d2:	b002      	add	sp, #8
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	46c0      	nop			@ (mov r8, r8)
 80075d8:	0801c4e0 	.word	0x0801c4e0

080075dc <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 80075dc:	b40e      	push	{r1, r2, r3}
 80075de:	b5b0      	push	{r4, r5, r7, lr}
 80075e0:	b0a7      	sub	sp, #156	@ 0x9c
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
    bool result = false;
 80075e6:	2397      	movs	r3, #151	@ 0x97
 80075e8:	18fb      	adds	r3, r7, r3
 80075ea:	2200      	movs	r2, #0
 80075ec:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 80075ee:	2396      	movs	r3, #150	@ 0x96
 80075f0:	18fb      	adds	r3, r7, r3
 80075f2:	2200      	movs	r2, #0
 80075f4:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 80075f6:	23a8      	movs	r3, #168	@ 0xa8
 80075f8:	2208      	movs	r2, #8
 80075fa:	189b      	adds	r3, r3, r2
 80075fc:	19db      	adds	r3, r3, r7
 80075fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2290      	movs	r2, #144	@ 0x90
 8007604:	18ba      	adds	r2, r7, r2
 8007606:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 8007608:	e345      	b.n	8007c96 <minmea_scan+0x6ba>
        char type = *format++;
 800760a:	21a4      	movs	r1, #164	@ 0xa4
 800760c:	2008      	movs	r0, #8
 800760e:	180b      	adds	r3, r1, r0
 8007610:	19db      	adds	r3, r3, r7
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	1c5a      	adds	r2, r3, #1
 8007616:	1809      	adds	r1, r1, r0
 8007618:	19c9      	adds	r1, r1, r7
 800761a:	600a      	str	r2, [r1, #0]
 800761c:	2143      	movs	r1, #67	@ 0x43
 800761e:	187a      	adds	r2, r7, r1
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 8007624:	187b      	adds	r3, r7, r1
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	2b3b      	cmp	r3, #59	@ 0x3b
 800762a:	d104      	bne.n	8007636 <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 800762c:	2396      	movs	r3, #150	@ 0x96
 800762e:	18fb      	adds	r3, r7, r3
 8007630:	2201      	movs	r2, #1
 8007632:	701a      	strb	r2, [r3, #0]
            continue;
 8007634:	e32f      	b.n	8007c96 <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 8007636:	2390      	movs	r3, #144	@ 0x90
 8007638:	18fb      	adds	r3, r7, r3
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d108      	bne.n	8007652 <minmea_scan+0x76>
 8007640:	2396      	movs	r3, #150	@ 0x96
 8007642:	18fb      	adds	r3, r7, r3
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	2201      	movs	r2, #1
 8007648:	4053      	eors	r3, r2
 800764a:	b2db      	uxtb	r3, r3
 800764c:	2b00      	cmp	r3, #0
 800764e:	d000      	beq.n	8007652 <minmea_scan+0x76>
 8007650:	e32f      	b.n	8007cb2 <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 8007652:	2343      	movs	r3, #67	@ 0x43
 8007654:	18fb      	adds	r3, r7, r3
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	3b44      	subs	r3, #68	@ 0x44
 800765a:	2b30      	cmp	r3, #48	@ 0x30
 800765c:	d900      	bls.n	8007660 <minmea_scan+0x84>
 800765e:	e32a      	b.n	8007cb6 <minmea_scan+0x6da>
 8007660:	009a      	lsls	r2, r3, #2
 8007662:	4bbd      	ldr	r3, [pc, #756]	@ (8007958 <minmea_scan+0x37c>)
 8007664:	18d3      	adds	r3, r2, r3
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 800766a:	258f      	movs	r5, #143	@ 0x8f
 800766c:	197b      	adds	r3, r7, r5
 800766e:	2200      	movs	r2, #0
 8007670:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 8007672:	2490      	movs	r4, #144	@ 0x90
 8007674:	193b      	adds	r3, r7, r4
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00c      	beq.n	8007696 <minmea_scan+0xba>
 800767c:	193b      	adds	r3, r7, r4
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	0018      	movs	r0, r3
 8007684:	f7ff ff84 	bl	8007590 <minmea_isfield>
 8007688:	1e03      	subs	r3, r0, #0
 800768a:	d004      	beq.n	8007696 <minmea_scan+0xba>
                    value = *field;
 800768c:	197b      	adds	r3, r7, r5
 800768e:	193a      	adds	r2, r7, r4
 8007690:	6812      	ldr	r2, [r2, #0]
 8007692:	7812      	ldrb	r2, [r2, #0]
 8007694:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 8007696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007698:	1d1a      	adds	r2, r3, #4
 800769a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	228f      	movs	r2, #143	@ 0x8f
 80076a0:	18ba      	adds	r2, r7, r2
 80076a2:	7812      	ldrb	r2, [r2, #0]
 80076a4:	701a      	strb	r2, [r3, #0]
            } break;
 80076a6:	e2db      	b.n	8007c60 <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 80076a8:	2300      	movs	r3, #0
 80076aa:	2288      	movs	r2, #136	@ 0x88
 80076ac:	18ba      	adds	r2, r7, r2
 80076ae:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 80076b0:	2490      	movs	r4, #144	@ 0x90
 80076b2:	193b      	adds	r3, r7, r4
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d022      	beq.n	8007700 <minmea_scan+0x124>
 80076ba:	193b      	adds	r3, r7, r4
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	0018      	movs	r0, r3
 80076c2:	f7ff ff65 	bl	8007590 <minmea_isfield>
 80076c6:	1e03      	subs	r3, r0, #0
 80076c8:	d01a      	beq.n	8007700 <minmea_scan+0x124>
                    switch (*field) {
 80076ca:	193b      	adds	r3, r7, r4
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	2b57      	cmp	r3, #87	@ 0x57
 80076d2:	d00f      	beq.n	80076f4 <minmea_scan+0x118>
 80076d4:	dd00      	ble.n	80076d8 <minmea_scan+0xfc>
 80076d6:	e2f0      	b.n	8007cba <minmea_scan+0x6de>
 80076d8:	2b53      	cmp	r3, #83	@ 0x53
 80076da:	d00b      	beq.n	80076f4 <minmea_scan+0x118>
 80076dc:	dd00      	ble.n	80076e0 <minmea_scan+0x104>
 80076de:	e2ec      	b.n	8007cba <minmea_scan+0x6de>
 80076e0:	2b45      	cmp	r3, #69	@ 0x45
 80076e2:	d002      	beq.n	80076ea <minmea_scan+0x10e>
 80076e4:	2b4e      	cmp	r3, #78	@ 0x4e
 80076e6:	d000      	beq.n	80076ea <minmea_scan+0x10e>
 80076e8:	e2e7      	b.n	8007cba <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 80076ea:	2301      	movs	r3, #1
 80076ec:	2288      	movs	r2, #136	@ 0x88
 80076ee:	18ba      	adds	r2, r7, r2
 80076f0:	6013      	str	r3, [r2, #0]
                            break;
 80076f2:	e005      	b.n	8007700 <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 80076f4:	2301      	movs	r3, #1
 80076f6:	425b      	negs	r3, r3
 80076f8:	2288      	movs	r2, #136	@ 0x88
 80076fa:	18ba      	adds	r2, r7, r2
 80076fc:	6013      	str	r3, [r2, #0]
                            break;
 80076fe:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 8007700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007702:	1d1a      	adds	r2, r3, #4
 8007704:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2288      	movs	r2, #136	@ 0x88
 800770a:	18ba      	adds	r2, r7, r2
 800770c:	6812      	ldr	r2, [r2, #0]
 800770e:	601a      	str	r2, [r3, #0]
            } break;
 8007710:	e2a6      	b.n	8007c60 <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 8007712:	2300      	movs	r3, #0
 8007714:	2284      	movs	r2, #132	@ 0x84
 8007716:	18ba      	adds	r2, r7, r2
 8007718:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 800771a:	2301      	movs	r3, #1
 800771c:	425b      	negs	r3, r3
 800771e:	2280      	movs	r2, #128	@ 0x80
 8007720:	18ba      	adds	r2, r7, r2
 8007722:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 8007724:	2300      	movs	r3, #0
 8007726:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 8007728:	2390      	movs	r3, #144	@ 0x90
 800772a:	18fb      	adds	r3, r7, r3
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d100      	bne.n	8007734 <minmea_scan+0x158>
 8007732:	e088      	b.n	8007846 <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 8007734:	e07d      	b.n	8007832 <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 8007736:	2390      	movs	r3, #144	@ 0x90
 8007738:	18fb      	adds	r3, r7, r3
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007740:	d10d      	bne.n	800775e <minmea_scan+0x182>
 8007742:	2284      	movs	r2, #132	@ 0x84
 8007744:	18bb      	adds	r3, r7, r2
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d108      	bne.n	800775e <minmea_scan+0x182>
 800774c:	2380      	movs	r3, #128	@ 0x80
 800774e:	18fb      	adds	r3, r7, r3
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	3301      	adds	r3, #1
 8007754:	d103      	bne.n	800775e <minmea_scan+0x182>
                            sign = 1;
 8007756:	2301      	movs	r3, #1
 8007758:	18ba      	adds	r2, r7, r2
 800775a:	6013      	str	r3, [r2, #0]
 800775c:	e063      	b.n	8007826 <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 800775e:	2390      	movs	r3, #144	@ 0x90
 8007760:	18fb      	adds	r3, r7, r3
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	2b2d      	cmp	r3, #45	@ 0x2d
 8007768:	d10e      	bne.n	8007788 <minmea_scan+0x1ac>
 800776a:	2284      	movs	r2, #132	@ 0x84
 800776c:	18bb      	adds	r3, r7, r2
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d109      	bne.n	8007788 <minmea_scan+0x1ac>
 8007774:	2380      	movs	r3, #128	@ 0x80
 8007776:	18fb      	adds	r3, r7, r3
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3301      	adds	r3, #1
 800777c:	d104      	bne.n	8007788 <minmea_scan+0x1ac>
                            sign = -1;
 800777e:	2301      	movs	r3, #1
 8007780:	425b      	negs	r3, r3
 8007782:	18ba      	adds	r2, r7, r2
 8007784:	6013      	str	r3, [r2, #0]
 8007786:	e04e      	b.n	8007826 <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 8007788:	2190      	movs	r1, #144	@ 0x90
 800778a:	187b      	adds	r3, r7, r1
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	781b      	ldrb	r3, [r3, #0]
 8007790:	1c5a      	adds	r2, r3, #1
 8007792:	4b72      	ldr	r3, [pc, #456]	@ (800795c <minmea_scan+0x380>)
 8007794:	18d3      	adds	r3, r2, r3
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	001a      	movs	r2, r3
 800779a:	2304      	movs	r3, #4
 800779c:	4013      	ands	r3, r2
 800779e:	d035      	beq.n	800780c <minmea_scan+0x230>
                            int digit = *field - '0';
 80077a0:	187b      	adds	r3, r7, r1
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	3b30      	subs	r3, #48	@ 0x30
 80077a8:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 80077aa:	2280      	movs	r2, #128	@ 0x80
 80077ac:	18bb      	adds	r3, r7, r2
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3301      	adds	r3, #1
 80077b2:	d102      	bne.n	80077ba <minmea_scan+0x1de>
                                value = 0;
 80077b4:	2300      	movs	r3, #0
 80077b6:	18ba      	adds	r2, r7, r2
 80077b8:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 80077ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077bc:	4a68      	ldr	r2, [pc, #416]	@ (8007960 <minmea_scan+0x384>)
 80077be:	1ad3      	subs	r3, r2, r3
 80077c0:	210a      	movs	r1, #10
 80077c2:	0018      	movs	r0, r3
 80077c4:	f7f8 fd50 	bl	8000268 <__divsi3>
 80077c8:	0003      	movs	r3, r0
 80077ca:	001a      	movs	r2, r3
 80077cc:	2380      	movs	r3, #128	@ 0x80
 80077ce:	18fb      	adds	r3, r7, r3
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4293      	cmp	r3, r2
 80077d4:	dd04      	ble.n	80077e0 <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 80077d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d100      	bne.n	80077de <minmea_scan+0x202>
 80077dc:	e26f      	b.n	8007cbe <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 80077de:	e032      	b.n	8007846 <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 80077e0:	2180      	movs	r1, #128	@ 0x80
 80077e2:	187b      	adds	r3, r7, r1
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	0013      	movs	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	189b      	adds	r3, r3, r2
 80077ec:	005b      	lsls	r3, r3, #1
 80077ee:	001a      	movs	r2, r3
 80077f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f2:	189b      	adds	r3, r3, r2
 80077f4:	187a      	adds	r2, r7, r1
 80077f6:	6013      	str	r3, [r2, #0]
                            if (scale)
 80077f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d013      	beq.n	8007826 <minmea_scan+0x24a>
                                scale *= 10;
 80077fe:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007800:	0013      	movs	r3, r2
 8007802:	009b      	lsls	r3, r3, #2
 8007804:	189b      	adds	r3, r3, r2
 8007806:	005b      	lsls	r3, r3, #1
 8007808:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800780a:	e00c      	b.n	8007826 <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 800780c:	2390      	movs	r3, #144	@ 0x90
 800780e:	18fb      	adds	r3, r7, r3
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	2b2e      	cmp	r3, #46	@ 0x2e
 8007816:	d000      	beq.n	800781a <minmea_scan+0x23e>
 8007818:	e253      	b.n	8007cc2 <minmea_scan+0x6e6>
 800781a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800781c:	2b00      	cmp	r3, #0
 800781e:	d000      	beq.n	8007822 <minmea_scan+0x246>
 8007820:	e24f      	b.n	8007cc2 <minmea_scan+0x6e6>
                            scale = 1;
 8007822:	2301      	movs	r3, #1
 8007824:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 8007826:	2290      	movs	r2, #144	@ 0x90
 8007828:	18bb      	adds	r3, r7, r2
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3301      	adds	r3, #1
 800782e:	18ba      	adds	r2, r7, r2
 8007830:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 8007832:	2390      	movs	r3, #144	@ 0x90
 8007834:	18fb      	adds	r3, r7, r3
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	0018      	movs	r0, r3
 800783c:	f7ff fea8 	bl	8007590 <minmea_isfield>
 8007840:	1e03      	subs	r3, r0, #0
 8007842:	d000      	beq.n	8007846 <minmea_scan+0x26a>
 8007844:	e777      	b.n	8007736 <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 8007846:	2384      	movs	r3, #132	@ 0x84
 8007848:	18fb      	adds	r3, r7, r3
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d102      	bne.n	8007856 <minmea_scan+0x27a>
 8007850:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007852:	2b00      	cmp	r3, #0
 8007854:	d005      	beq.n	8007862 <minmea_scan+0x286>
 8007856:	2380      	movs	r3, #128	@ 0x80
 8007858:	18fb      	adds	r3, r7, r3
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	3301      	adds	r3, #1
 800785e:	d100      	bne.n	8007862 <minmea_scan+0x286>
 8007860:	e231      	b.n	8007cc6 <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 8007862:	2280      	movs	r2, #128	@ 0x80
 8007864:	18bb      	adds	r3, r7, r2
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3301      	adds	r3, #1
 800786a:	d105      	bne.n	8007878 <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 800786c:	2300      	movs	r3, #0
 800786e:	18ba      	adds	r2, r7, r2
 8007870:	6013      	str	r3, [r2, #0]
                    scale = 0;
 8007872:	2300      	movs	r3, #0
 8007874:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007876:	e004      	b.n	8007882 <minmea_scan+0x2a6>
                } else if (scale == 0) {
 8007878:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800787a:	2b00      	cmp	r3, #0
 800787c:	d101      	bne.n	8007882 <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 800787e:	2301      	movs	r3, #1
 8007880:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 8007882:	2284      	movs	r2, #132	@ 0x84
 8007884:	18bb      	adds	r3, r7, r2
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d007      	beq.n	800789c <minmea_scan+0x2c0>
                    value *= sign;
 800788c:	2180      	movs	r1, #128	@ 0x80
 800788e:	187b      	adds	r3, r7, r1
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	18ba      	adds	r2, r7, r2
 8007894:	6812      	ldr	r2, [r2, #0]
 8007896:	4353      	muls	r3, r2
 8007898:	187a      	adds	r2, r7, r1
 800789a:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 800789c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800789e:	1d1a      	adds	r2, r3, #4
 80078a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2280      	movs	r2, #128	@ 0x80
 80078a6:	18ba      	adds	r2, r7, r2
 80078a8:	6812      	ldr	r2, [r2, #0]
 80078aa:	601a      	str	r2, [r3, #0]
 80078ac:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80078ae:	605a      	str	r2, [r3, #4]
            } break;
 80078b0:	e1d6      	b.n	8007c60 <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 80078b2:	2300      	movs	r3, #0
 80078b4:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 80078b6:	2290      	movs	r2, #144	@ 0x90
 80078b8:	18bb      	adds	r3, r7, r2
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d011      	beq.n	80078e4 <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 80078c0:	2320      	movs	r3, #32
 80078c2:	18f9      	adds	r1, r7, r3
 80078c4:	18bb      	adds	r3, r7, r2
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	220a      	movs	r2, #10
 80078ca:	0018      	movs	r0, r3
 80078cc:	f007 f9b2 	bl	800ec34 <strtol>
 80078d0:	0003      	movs	r3, r0
 80078d2:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 80078d4:	6a3b      	ldr	r3, [r7, #32]
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	0018      	movs	r0, r3
 80078da:	f7ff fe59 	bl	8007590 <minmea_isfield>
 80078de:	1e03      	subs	r3, r0, #0
 80078e0:	d000      	beq.n	80078e4 <minmea_scan+0x308>
 80078e2:	e1f2      	b.n	8007cca <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 80078e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078e6:	1d1a      	adds	r2, r3, #4
 80078e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80078ee:	601a      	str	r2, [r3, #0]
            } break;
 80078f0:	e1b6      	b.n	8007c60 <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 80078f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078f4:	1d1a      	adds	r2, r3, #4
 80078f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 80078fc:	2390      	movs	r3, #144	@ 0x90
 80078fe:	18fb      	adds	r3, r7, r3
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d014      	beq.n	8007930 <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 8007906:	e00a      	b.n	800791e <minmea_scan+0x342>
                        *buf++ = *field++;
 8007908:	2190      	movs	r1, #144	@ 0x90
 800790a:	187b      	adds	r3, r7, r1
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	1c53      	adds	r3, r2, #1
 8007910:	1879      	adds	r1, r7, r1
 8007912:	600b      	str	r3, [r1, #0]
 8007914:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007916:	1c59      	adds	r1, r3, #1
 8007918:	6779      	str	r1, [r7, #116]	@ 0x74
 800791a:	7812      	ldrb	r2, [r2, #0]
 800791c:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 800791e:	2390      	movs	r3, #144	@ 0x90
 8007920:	18fb      	adds	r3, r7, r3
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	0018      	movs	r0, r3
 8007928:	f7ff fe32 	bl	8007590 <minmea_isfield>
 800792c:	1e03      	subs	r3, r0, #0
 800792e:	d1eb      	bne.n	8007908 <minmea_scan+0x32c>
                }

                *buf = '\0';
 8007930:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007932:	2200      	movs	r2, #0
 8007934:	701a      	strb	r2, [r3, #0]
            } break;
 8007936:	e193      	b.n	8007c60 <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 8007938:	2290      	movs	r2, #144	@ 0x90
 800793a:	18bb      	adds	r3, r7, r2
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d100      	bne.n	8007944 <minmea_scan+0x368>
 8007942:	e1c4      	b.n	8007cce <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 8007944:	18bb      	adds	r3, r7, r2
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	2b24      	cmp	r3, #36	@ 0x24
 800794c:	d000      	beq.n	8007950 <minmea_scan+0x374>
 800794e:	e1c0      	b.n	8007cd2 <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 8007950:	2300      	movs	r3, #0
 8007952:	673b      	str	r3, [r7, #112]	@ 0x70
 8007954:	e01c      	b.n	8007990 <minmea_scan+0x3b4>
 8007956:	46c0      	nop			@ (mov r8, r8)
 8007958:	0801c0c4 	.word	0x0801c0c4
 800795c:	0801c4e0 	.word	0x0801c4e0
 8007960:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 8007964:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007966:	3301      	adds	r3, #1
 8007968:	001a      	movs	r2, r3
 800796a:	2390      	movs	r3, #144	@ 0x90
 800796c:	18fb      	adds	r3, r7, r3
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	189b      	adds	r3, r3, r2
 8007972:	781b      	ldrb	r3, [r3, #0]
 8007974:	0018      	movs	r0, r3
 8007976:	f7ff fe0b 	bl	8007590 <minmea_isfield>
 800797a:	0003      	movs	r3, r0
 800797c:	001a      	movs	r2, r3
 800797e:	2301      	movs	r3, #1
 8007980:	4053      	eors	r3, r2
 8007982:	b2db      	uxtb	r3, r3
 8007984:	2b00      	cmp	r3, #0
 8007986:	d000      	beq.n	800798a <minmea_scan+0x3ae>
 8007988:	e1a5      	b.n	8007cd6 <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 800798a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800798c:	3301      	adds	r3, #1
 800798e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007990:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007992:	2b04      	cmp	r3, #4
 8007994:	dde6      	ble.n	8007964 <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 8007996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007998:	1d1a      	adds	r2, r3, #4
 800799a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 80079a0:	2390      	movs	r3, #144	@ 0x90
 80079a2:	18fb      	adds	r3, r7, r3
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	1c59      	adds	r1, r3, #1
 80079a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079aa:	2205      	movs	r2, #5
 80079ac:	0018      	movs	r0, r3
 80079ae:	f007 fbc4 	bl	800f13a <memcpy>
                buf[5] = '\0';
 80079b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079b4:	3305      	adds	r3, #5
 80079b6:	2200      	movs	r2, #0
 80079b8:	701a      	strb	r2, [r3, #0]
            } break;
 80079ba:	e151      	b.n	8007c60 <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 80079bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079be:	1d1a      	adds	r2, r3, #4
 80079c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 80079c6:	2301      	movs	r3, #1
 80079c8:	425b      	negs	r3, r3
 80079ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079cc:	2301      	movs	r3, #1
 80079ce:	425b      	negs	r3, r3
 80079d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079d2:	2301      	movs	r3, #1
 80079d4:	425b      	negs	r3, r3
 80079d6:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 80079d8:	2290      	movs	r2, #144	@ 0x90
 80079da:	18bb      	adds	r3, r7, r2
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d067      	beq.n	8007ab2 <minmea_scan+0x4d6>
 80079e2:	18bb      	adds	r3, r7, r2
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	0018      	movs	r0, r3
 80079ea:	f7ff fdd1 	bl	8007590 <minmea_isfield>
 80079ee:	1e03      	subs	r3, r0, #0
 80079f0:	d05f      	beq.n	8007ab2 <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 80079f2:	2300      	movs	r3, #0
 80079f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80079f6:	e011      	b.n	8007a1c <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 80079f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079fa:	2290      	movs	r2, #144	@ 0x90
 80079fc:	18ba      	adds	r2, r7, r2
 80079fe:	6812      	ldr	r2, [r2, #0]
 8007a00:	18d3      	adds	r3, r2, r3
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	1c5a      	adds	r2, r3, #1
 8007a06:	4bbb      	ldr	r3, [pc, #748]	@ (8007cf4 <minmea_scan+0x718>)
 8007a08:	18d3      	adds	r3, r2, r3
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	001a      	movs	r2, r3
 8007a0e:	2304      	movs	r3, #4
 8007a10:	4013      	ands	r3, r2
 8007a12:	d100      	bne.n	8007a16 <minmea_scan+0x43a>
 8007a14:	e161      	b.n	8007cda <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 8007a16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a18:	3301      	adds	r3, #1
 8007a1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a1e:	2b05      	cmp	r3, #5
 8007a20:	ddea      	ble.n	80079f8 <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8007a22:	2490      	movs	r4, #144	@ 0x90
 8007a24:	193b      	adds	r3, r7, r4
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	781a      	ldrb	r2, [r3, #0]
 8007a2a:	211c      	movs	r1, #28
 8007a2c:	187b      	adds	r3, r7, r1
 8007a2e:	701a      	strb	r2, [r3, #0]
 8007a30:	193b      	adds	r3, r7, r4
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3301      	adds	r3, #1
 8007a36:	781a      	ldrb	r2, [r3, #0]
 8007a38:	187b      	adds	r3, r7, r1
 8007a3a:	705a      	strb	r2, [r3, #1]
 8007a3c:	187b      	adds	r3, r7, r1
 8007a3e:	2200      	movs	r2, #0
 8007a40:	709a      	strb	r2, [r3, #2]
 8007a42:	187b      	adds	r3, r7, r1
 8007a44:	220a      	movs	r2, #10
 8007a46:	2100      	movs	r1, #0
 8007a48:	0018      	movs	r0, r3
 8007a4a:	f007 f8f3 	bl	800ec34 <strtol>
 8007a4e:	0003      	movs	r3, r0
 8007a50:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8007a52:	193b      	adds	r3, r7, r4
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	3302      	adds	r3, #2
 8007a58:	781a      	ldrb	r2, [r3, #0]
 8007a5a:	2118      	movs	r1, #24
 8007a5c:	187b      	adds	r3, r7, r1
 8007a5e:	701a      	strb	r2, [r3, #0]
 8007a60:	193b      	adds	r3, r7, r4
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3303      	adds	r3, #3
 8007a66:	781a      	ldrb	r2, [r3, #0]
 8007a68:	187b      	adds	r3, r7, r1
 8007a6a:	705a      	strb	r2, [r3, #1]
 8007a6c:	187b      	adds	r3, r7, r1
 8007a6e:	2200      	movs	r2, #0
 8007a70:	709a      	strb	r2, [r3, #2]
 8007a72:	187b      	adds	r3, r7, r1
 8007a74:	220a      	movs	r2, #10
 8007a76:	2100      	movs	r1, #0
 8007a78:	0018      	movs	r0, r3
 8007a7a:	f007 f8db 	bl	800ec34 <strtol>
 8007a7e:	0003      	movs	r3, r0
 8007a80:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8007a82:	193b      	adds	r3, r7, r4
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	3304      	adds	r3, #4
 8007a88:	781a      	ldrb	r2, [r3, #0]
 8007a8a:	2114      	movs	r1, #20
 8007a8c:	187b      	adds	r3, r7, r1
 8007a8e:	701a      	strb	r2, [r3, #0]
 8007a90:	193b      	adds	r3, r7, r4
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	3305      	adds	r3, #5
 8007a96:	781a      	ldrb	r2, [r3, #0]
 8007a98:	187b      	adds	r3, r7, r1
 8007a9a:	705a      	strb	r2, [r3, #1]
 8007a9c:	187b      	adds	r3, r7, r1
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	709a      	strb	r2, [r3, #2]
 8007aa2:	187b      	adds	r3, r7, r1
 8007aa4:	220a      	movs	r2, #10
 8007aa6:	2100      	movs	r1, #0
 8007aa8:	0018      	movs	r0, r3
 8007aaa:	f007 f8c3 	bl	800ec34 <strtol>
 8007aae:	0003      	movs	r3, r0
 8007ab0:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007ab6:	601a      	str	r2, [r3, #0]
                date->month = m;
 8007ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007abc:	605a      	str	r2, [r3, #4]
                date->year = y;
 8007abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007ac2:	609a      	str	r2, [r3, #8]
            } break;
 8007ac4:	e0cc      	b.n	8007c60 <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 8007ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac8:	1d1a      	adds	r2, r3, #4
 8007aca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	425b      	negs	r3, r3
 8007ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	425b      	negs	r3, r3
 8007ada:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007adc:	2301      	movs	r3, #1
 8007ade:	425b      	negs	r3, r3
 8007ae0:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	425b      	negs	r3, r3
 8007ae6:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 8007ae8:	2290      	movs	r2, #144	@ 0x90
 8007aea:	18bb      	adds	r3, r7, r2
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d100      	bne.n	8007af4 <minmea_scan+0x518>
 8007af2:	e0a7      	b.n	8007c44 <minmea_scan+0x668>
 8007af4:	18bb      	adds	r3, r7, r2
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	0018      	movs	r0, r3
 8007afc:	f7ff fd48 	bl	8007590 <minmea_isfield>
 8007b00:	1e03      	subs	r3, r0, #0
 8007b02:	d100      	bne.n	8007b06 <minmea_scan+0x52a>
 8007b04:	e09e      	b.n	8007c44 <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 8007b06:	2300      	movs	r3, #0
 8007b08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b0a:	e011      	b.n	8007b30 <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 8007b0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b0e:	2290      	movs	r2, #144	@ 0x90
 8007b10:	18ba      	adds	r2, r7, r2
 8007b12:	6812      	ldr	r2, [r2, #0]
 8007b14:	18d3      	adds	r3, r2, r3
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	1c5a      	adds	r2, r3, #1
 8007b1a:	4b76      	ldr	r3, [pc, #472]	@ (8007cf4 <minmea_scan+0x718>)
 8007b1c:	18d3      	adds	r3, r2, r3
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	001a      	movs	r2, r3
 8007b22:	2304      	movs	r3, #4
 8007b24:	4013      	ands	r3, r2
 8007b26:	d100      	bne.n	8007b2a <minmea_scan+0x54e>
 8007b28:	e0d9      	b.n	8007cde <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 8007b2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b32:	2b05      	cmp	r3, #5
 8007b34:	ddea      	ble.n	8007b0c <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8007b36:	2490      	movs	r4, #144	@ 0x90
 8007b38:	193b      	adds	r3, r7, r4
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	781a      	ldrb	r2, [r3, #0]
 8007b3e:	2110      	movs	r1, #16
 8007b40:	187b      	adds	r3, r7, r1
 8007b42:	701a      	strb	r2, [r3, #0]
 8007b44:	193b      	adds	r3, r7, r4
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	781a      	ldrb	r2, [r3, #0]
 8007b4c:	187b      	adds	r3, r7, r1
 8007b4e:	705a      	strb	r2, [r3, #1]
 8007b50:	187b      	adds	r3, r7, r1
 8007b52:	2200      	movs	r2, #0
 8007b54:	709a      	strb	r2, [r3, #2]
 8007b56:	187b      	adds	r3, r7, r1
 8007b58:	220a      	movs	r2, #10
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	0018      	movs	r0, r3
 8007b5e:	f007 f869 	bl	800ec34 <strtol>
 8007b62:	0003      	movs	r3, r0
 8007b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8007b66:	193b      	adds	r3, r7, r4
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	3302      	adds	r3, #2
 8007b6c:	781a      	ldrb	r2, [r3, #0]
 8007b6e:	210c      	movs	r1, #12
 8007b70:	187b      	adds	r3, r7, r1
 8007b72:	701a      	strb	r2, [r3, #0]
 8007b74:	193b      	adds	r3, r7, r4
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	3303      	adds	r3, #3
 8007b7a:	781a      	ldrb	r2, [r3, #0]
 8007b7c:	187b      	adds	r3, r7, r1
 8007b7e:	705a      	strb	r2, [r3, #1]
 8007b80:	187b      	adds	r3, r7, r1
 8007b82:	2200      	movs	r2, #0
 8007b84:	709a      	strb	r2, [r3, #2]
 8007b86:	187b      	adds	r3, r7, r1
 8007b88:	220a      	movs	r2, #10
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	0018      	movs	r0, r3
 8007b8e:	f007 f851 	bl	800ec34 <strtol>
 8007b92:	0003      	movs	r3, r0
 8007b94:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8007b96:	193b      	adds	r3, r7, r4
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	3304      	adds	r3, #4
 8007b9c:	781a      	ldrb	r2, [r3, #0]
 8007b9e:	2108      	movs	r1, #8
 8007ba0:	187b      	adds	r3, r7, r1
 8007ba2:	701a      	strb	r2, [r3, #0]
 8007ba4:	193b      	adds	r3, r7, r4
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	3305      	adds	r3, #5
 8007baa:	781a      	ldrb	r2, [r3, #0]
 8007bac:	187b      	adds	r3, r7, r1
 8007bae:	705a      	strb	r2, [r3, #1]
 8007bb0:	187b      	adds	r3, r7, r1
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	709a      	strb	r2, [r3, #2]
 8007bb6:	187b      	adds	r3, r7, r1
 8007bb8:	220a      	movs	r2, #10
 8007bba:	2100      	movs	r1, #0
 8007bbc:	0018      	movs	r0, r3
 8007bbe:	f007 f839 	bl	800ec34 <strtol>
 8007bc2:	0003      	movs	r3, r0
 8007bc4:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 8007bc6:	193b      	adds	r3, r7, r4
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	3306      	adds	r3, #6
 8007bcc:	193a      	adds	r2, r7, r4
 8007bce:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 8007bd0:	193b      	adds	r3, r7, r4
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	1c5a      	adds	r2, r3, #1
 8007bd6:	1939      	adds	r1, r7, r4
 8007bd8:	600a      	str	r2, [r1, #0]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bde:	d12f      	bne.n	8007c40 <minmea_scan+0x664>
                        int value = 0;
 8007be0:	2300      	movs	r3, #0
 8007be2:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 8007be4:	4b44      	ldr	r3, [pc, #272]	@ (8007cf8 <minmea_scan+0x71c>)
 8007be6:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8007be8:	e016      	b.n	8007c18 <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 8007bea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bec:	0013      	movs	r3, r2
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	189b      	adds	r3, r3, r2
 8007bf2:	005b      	lsls	r3, r3, #1
 8007bf4:	0019      	movs	r1, r3
 8007bf6:	2090      	movs	r0, #144	@ 0x90
 8007bf8:	183b      	adds	r3, r7, r0
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	1c5a      	adds	r2, r3, #1
 8007bfe:	1838      	adds	r0, r7, r0
 8007c00:	6002      	str	r2, [r0, #0]
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	3b30      	subs	r3, #48	@ 0x30
 8007c06:	18cb      	adds	r3, r1, r3
 8007c08:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 8007c0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c0c:	210a      	movs	r1, #10
 8007c0e:	0018      	movs	r0, r3
 8007c10:	f7f8 fb2a 	bl	8000268 <__divsi3>
 8007c14:	0003      	movs	r3, r0
 8007c16:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8007c18:	2390      	movs	r3, #144	@ 0x90
 8007c1a:	18fb      	adds	r3, r7, r3
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	1c5a      	adds	r2, r3, #1
 8007c22:	4b34      	ldr	r3, [pc, #208]	@ (8007cf4 <minmea_scan+0x718>)
 8007c24:	18d3      	adds	r3, r2, r3
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	001a      	movs	r2, r3
 8007c2a:	2304      	movs	r3, #4
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	d002      	beq.n	8007c36 <minmea_scan+0x65a>
 8007c30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	dcd9      	bgt.n	8007bea <minmea_scan+0x60e>
                        }
                        u = value * scale;
 8007c36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c3a:	4353      	muls	r3, r2
 8007c3c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c3e:	e001      	b.n	8007c44 <minmea_scan+0x668>
                    } else {
                        u = 0;
 8007c40:	2300      	movs	r3, #0
 8007c42:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 8007c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c46:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007c48:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 8007c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c4e:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 8007c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c52:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007c54:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 8007c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c58:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007c5a:	60da      	str	r2, [r3, #12]
            } break;
 8007c5c:	e000      	b.n	8007c60 <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 8007c5e:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 8007c60:	e002      	b.n	8007c68 <minmea_scan+0x68c>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	3301      	adds	r3, #1
 8007c66:	607b      	str	r3, [r7, #4]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	781b      	ldrb	r3, [r3, #0]
 8007c6c:	0018      	movs	r0, r3
 8007c6e:	f7ff fc8f 	bl	8007590 <minmea_isfield>
 8007c72:	1e03      	subs	r3, r0, #0
 8007c74:	d1f5      	bne.n	8007c62 <minmea_scan+0x686>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	2b2c      	cmp	r3, #44	@ 0x2c
 8007c7c:	d107      	bne.n	8007c8e <minmea_scan+0x6b2>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3301      	adds	r3, #1
 8007c82:	607b      	str	r3, [r7, #4]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2290      	movs	r2, #144	@ 0x90
 8007c88:	18ba      	adds	r2, r7, r2
 8007c8a:	6013      	str	r3, [r2, #0]
 8007c8c:	e003      	b.n	8007c96 <minmea_scan+0x6ba>
 8007c8e:	2300      	movs	r3, #0
 8007c90:	2290      	movs	r2, #144	@ 0x90
 8007c92:	18ba      	adds	r2, r7, r2
 8007c94:	6013      	str	r3, [r2, #0]
    while (*format) {
 8007c96:	23a4      	movs	r3, #164	@ 0xa4
 8007c98:	2208      	movs	r2, #8
 8007c9a:	189b      	adds	r3, r3, r2
 8007c9c:	19db      	adds	r3, r3, r7
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d000      	beq.n	8007ca8 <minmea_scan+0x6cc>
 8007ca6:	e4b0      	b.n	800760a <minmea_scan+0x2e>
    }

    result = true;
 8007ca8:	2397      	movs	r3, #151	@ 0x97
 8007caa:	18fb      	adds	r3, r7, r3
 8007cac:	2201      	movs	r2, #1
 8007cae:	701a      	strb	r2, [r3, #0]
 8007cb0:	e016      	b.n	8007ce0 <minmea_scan+0x704>
            goto parse_error;
 8007cb2:	46c0      	nop			@ (mov r8, r8)
 8007cb4:	e014      	b.n	8007ce0 <minmea_scan+0x704>
                goto parse_error;
 8007cb6:	46c0      	nop			@ (mov r8, r8)
 8007cb8:	e012      	b.n	8007ce0 <minmea_scan+0x704>
                            goto parse_error;
 8007cba:	46c0      	nop			@ (mov r8, r8)
 8007cbc:	e010      	b.n	8007ce0 <minmea_scan+0x704>
                                    goto parse_error;
 8007cbe:	46c0      	nop			@ (mov r8, r8)
 8007cc0:	e00e      	b.n	8007ce0 <minmea_scan+0x704>
                            goto parse_error;
 8007cc2:	46c0      	nop			@ (mov r8, r8)
 8007cc4:	e00c      	b.n	8007ce0 <minmea_scan+0x704>
                    goto parse_error;
 8007cc6:	46c0      	nop			@ (mov r8, r8)
 8007cc8:	e00a      	b.n	8007ce0 <minmea_scan+0x704>
                        goto parse_error;
 8007cca:	46c0      	nop			@ (mov r8, r8)
 8007ccc:	e008      	b.n	8007ce0 <minmea_scan+0x704>
                    goto parse_error;
 8007cce:	46c0      	nop			@ (mov r8, r8)
 8007cd0:	e006      	b.n	8007ce0 <minmea_scan+0x704>
                    goto parse_error;
 8007cd2:	46c0      	nop			@ (mov r8, r8)
 8007cd4:	e004      	b.n	8007ce0 <minmea_scan+0x704>
                        goto parse_error;
 8007cd6:	46c0      	nop			@ (mov r8, r8)
 8007cd8:	e002      	b.n	8007ce0 <minmea_scan+0x704>
                            goto parse_error;
 8007cda:	46c0      	nop			@ (mov r8, r8)
 8007cdc:	e000      	b.n	8007ce0 <minmea_scan+0x704>
                            goto parse_error;
 8007cde:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 8007ce0:	2397      	movs	r3, #151	@ 0x97
 8007ce2:	18fb      	adds	r3, r7, r3
 8007ce4:	781b      	ldrb	r3, [r3, #0]
}
 8007ce6:	0018      	movs	r0, r3
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	b027      	add	sp, #156	@ 0x9c
 8007cec:	bcb0      	pop	{r4, r5, r7}
 8007cee:	bc08      	pop	{r3}
 8007cf0:	b003      	add	sp, #12
 8007cf2:	4718      	bx	r3
 8007cf4:	0801c4e0 	.word	0x0801c4e0
 8007cf8:	000f4240 	.word	0x000f4240

08007cfc <minmea_parse_gga>:

    return true;
}

bool minmea_parse_gga(struct minmea_sentence_gga *frame, const char *sentence)
{
 8007cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cfe:	46de      	mov	lr, fp
 8007d00:	4657      	mov	r7, sl
 8007d02:	464e      	mov	r6, r9
 8007d04:	4645      	mov	r5, r8
 8007d06:	b5e0      	push	{r5, r6, r7, lr}
 8007d08:	b097      	sub	sp, #92	@ 0x5c
 8007d0a:	af0c      	add	r7, sp, #48	@ 0x30
 8007d0c:	6178      	str	r0, [r7, #20]
 8007d0e:	6139      	str	r1, [r7, #16]
    // $GPGGA,123519,4807.038,N,01131.000,E,1,08,0.9,545.4,M,46.9,M,,*47
    char type[6];
    int latitude_direction;
    int longitude_direction;

    if (!minmea_scan(sentence, "tTfdfdiiffcfci_",
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	60fb      	str	r3, [r7, #12]
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	001a      	movs	r2, r3
 8007d18:	3210      	adds	r2, #16
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	0019      	movs	r1, r3
 8007d1e:	3118      	adds	r1, #24
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	001c      	movs	r4, r3
 8007d24:	3420      	adds	r4, #32
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	001d      	movs	r5, r3
 8007d2a:	3524      	adds	r5, #36	@ 0x24
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	001e      	movs	r6, r3
 8007d30:	3628      	adds	r6, #40	@ 0x28
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	2030      	movs	r0, #48	@ 0x30
 8007d36:	4684      	mov	ip, r0
 8007d38:	449c      	add	ip, r3
 8007d3a:	4663      	mov	r3, ip
 8007d3c:	607b      	str	r3, [r7, #4]
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	2038      	movs	r0, #56	@ 0x38
 8007d42:	4680      	mov	r8, r0
 8007d44:	4498      	add	r8, r3
 8007d46:	4643      	mov	r3, r8
 8007d48:	603b      	str	r3, [r7, #0]
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	203c      	movs	r0, #60	@ 0x3c
 8007d4e:	4681      	mov	r9, r0
 8007d50:	4499      	add	r9, r3
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	2044      	movs	r0, #68	@ 0x44
 8007d56:	4682      	mov	sl, r0
 8007d58:	449a      	add	sl, r3
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	3348      	adds	r3, #72	@ 0x48
 8007d5e:	2010      	movs	r0, #16
 8007d60:	4683      	mov	fp, r0
 8007d62:	2008      	movs	r0, #8
 8007d64:	4684      	mov	ip, r0
 8007d66:	2008      	movs	r0, #8
 8007d68:	4680      	mov	r8, r0
 8007d6a:	44b8      	add	r8, r7
 8007d6c:	44c4      	add	ip, r8
 8007d6e:	44e3      	add	fp, ip
 8007d70:	4658      	mov	r0, fp
 8007d72:	60b8      	str	r0, [r7, #8]
 8007d74:	482a      	ldr	r0, [pc, #168]	@ (8007e20 <minmea_parse_gga+0x124>)
 8007d76:	4683      	mov	fp, r0
 8007d78:	6938      	ldr	r0, [r7, #16]
 8007d7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d7c:	4653      	mov	r3, sl
 8007d7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d80:	464b      	mov	r3, r9
 8007d82:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	9308      	str	r3, [sp, #32]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	9307      	str	r3, [sp, #28]
 8007d8c:	9606      	str	r6, [sp, #24]
 8007d8e:	9505      	str	r5, [sp, #20]
 8007d90:	9404      	str	r4, [sp, #16]
 8007d92:	2408      	movs	r4, #8
 8007d94:	2508      	movs	r5, #8
 8007d96:	1963      	adds	r3, r4, r5
 8007d98:	2408      	movs	r4, #8
 8007d9a:	46a4      	mov	ip, r4
 8007d9c:	44bc      	add	ip, r7
 8007d9e:	4463      	add	r3, ip
 8007da0:	9303      	str	r3, [sp, #12]
 8007da2:	9102      	str	r1, [sp, #8]
 8007da4:	210c      	movs	r1, #12
 8007da6:	194b      	adds	r3, r1, r5
 8007da8:	2108      	movs	r1, #8
 8007daa:	468c      	mov	ip, r1
 8007dac:	44bc      	add	ip, r7
 8007dae:	4463      	add	r3, ip
 8007db0:	9301      	str	r3, [sp, #4]
 8007db2:	9200      	str	r2, [sp, #0]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	68ba      	ldr	r2, [r7, #8]
 8007db8:	4659      	mov	r1, fp
 8007dba:	f7ff fc0f 	bl	80075dc <minmea_scan>
 8007dbe:	0003      	movs	r3, r0
 8007dc0:	001a      	movs	r2, r3
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	4053      	eors	r3, r2
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d001      	beq.n	8007dd0 <minmea_parse_gga+0xd4>
            &frame->satellites_tracked,
            &frame->hdop,
            &frame->altitude, &frame->altitude_units,
            &frame->height, &frame->height_units,
            &frame->dgps_age))
        return false;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	e01d      	b.n	8007e0c <minmea_parse_gga+0x110>
    if (strcmp(type+2, "GGA"))
 8007dd0:	2310      	movs	r3, #16
 8007dd2:	2208      	movs	r2, #8
 8007dd4:	189b      	adds	r3, r3, r2
 8007dd6:	2208      	movs	r2, #8
 8007dd8:	4694      	mov	ip, r2
 8007dda:	44bc      	add	ip, r7
 8007ddc:	4463      	add	r3, ip
 8007dde:	3302      	adds	r3, #2
 8007de0:	4a10      	ldr	r2, [pc, #64]	@ (8007e24 <minmea_parse_gga+0x128>)
 8007de2:	0011      	movs	r1, r2
 8007de4:	0018      	movs	r0, r3
 8007de6:	f7f8 f98f 	bl	8000108 <strcmp>
 8007dea:	1e03      	subs	r3, r0, #0
 8007dec:	d001      	beq.n	8007df2 <minmea_parse_gga+0xf6>
        return false;
 8007dee:	2300      	movs	r3, #0
 8007df0:	e00c      	b.n	8007e0c <minmea_parse_gga+0x110>

    frame->latitude.value *= latitude_direction;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	691b      	ldr	r3, [r3, #16]
 8007df6:	69fa      	ldr	r2, [r7, #28]
 8007df8:	435a      	muls	r2, r3
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	611a      	str	r2, [r3, #16]
    frame->longitude.value *= longitude_direction;
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	699b      	ldr	r3, [r3, #24]
 8007e02:	69ba      	ldr	r2, [r7, #24]
 8007e04:	435a      	muls	r2, r3
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	619a      	str	r2, [r3, #24]

    return true;
 8007e0a:	2301      	movs	r3, #1
}
 8007e0c:	0018      	movs	r0, r3
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	b00b      	add	sp, #44	@ 0x2c
 8007e12:	bcf0      	pop	{r4, r5, r6, r7}
 8007e14:	46bb      	mov	fp, r7
 8007e16:	46b2      	mov	sl, r6
 8007e18:	46a9      	mov	r9, r5
 8007e1a:	46a0      	mov	r8, r4
 8007e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e1e:	46c0      	nop			@ (mov r8, r8)
 8007e20:	08011934 	.word	0x08011934
 8007e24:	08011914 	.word	0x08011914

08007e28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e2e:	4b11      	ldr	r3, [pc, #68]	@ (8007e74 <HAL_MspInit+0x4c>)
 8007e30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e32:	4b10      	ldr	r3, [pc, #64]	@ (8007e74 <HAL_MspInit+0x4c>)
 8007e34:	2101      	movs	r1, #1
 8007e36:	430a      	orrs	r2, r1
 8007e38:	641a      	str	r2, [r3, #64]	@ 0x40
 8007e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8007e74 <HAL_MspInit+0x4c>)
 8007e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3e:	2201      	movs	r2, #1
 8007e40:	4013      	ands	r3, r2
 8007e42:	607b      	str	r3, [r7, #4]
 8007e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007e46:	4b0b      	ldr	r3, [pc, #44]	@ (8007e74 <HAL_MspInit+0x4c>)
 8007e48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8007e74 <HAL_MspInit+0x4c>)
 8007e4c:	2180      	movs	r1, #128	@ 0x80
 8007e4e:	0549      	lsls	r1, r1, #21
 8007e50:	430a      	orrs	r2, r1
 8007e52:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007e54:	4b07      	ldr	r3, [pc, #28]	@ (8007e74 <HAL_MspInit+0x4c>)
 8007e56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e58:	2380      	movs	r3, #128	@ 0x80
 8007e5a:	055b      	lsls	r3, r3, #21
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	603b      	str	r3, [r7, #0]
 8007e60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8007e62:	23c0      	movs	r3, #192	@ 0xc0
 8007e64:	00db      	lsls	r3, r3, #3
 8007e66:	0018      	movs	r0, r3
 8007e68:	f001 f930 	bl	80090cc <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007e6c:	46c0      	nop			@ (mov r8, r8)
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	b002      	add	sp, #8
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	40021000 	.word	0x40021000

08007e78 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007e78:	b590      	push	{r4, r7, lr}
 8007e7a:	b09d      	sub	sp, #116	@ 0x74
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e80:	235c      	movs	r3, #92	@ 0x5c
 8007e82:	18fb      	adds	r3, r7, r3
 8007e84:	0018      	movs	r0, r3
 8007e86:	2314      	movs	r3, #20
 8007e88:	001a      	movs	r2, r3
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	f007 f8c0 	bl	800f010 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007e90:	2410      	movs	r4, #16
 8007e92:	193b      	adds	r3, r7, r4
 8007e94:	0018      	movs	r0, r3
 8007e96:	234c      	movs	r3, #76	@ 0x4c
 8007e98:	001a      	movs	r2, r3
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	f007 f8b8 	bl	800f010 <memset>
  if(hi2c->Instance==I2C1)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a23      	ldr	r2, [pc, #140]	@ (8007f34 <HAL_I2C_MspInit+0xbc>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d13f      	bne.n	8007f2a <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8007eaa:	193b      	adds	r3, r7, r4
 8007eac:	2220      	movs	r2, #32
 8007eae:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8007eb0:	193b      	adds	r3, r7, r4
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007eb6:	193b      	adds	r3, r7, r4
 8007eb8:	0018      	movs	r0, r3
 8007eba:	f003 f921 	bl	800b100 <HAL_RCCEx_PeriphCLKConfig>
 8007ebe:	1e03      	subs	r3, r0, #0
 8007ec0:	d001      	beq.n	8007ec6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8007ec2:	f7ff fb5f 	bl	8007584 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ec6:	4b1c      	ldr	r3, [pc, #112]	@ (8007f38 <HAL_I2C_MspInit+0xc0>)
 8007ec8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007eca:	4b1b      	ldr	r3, [pc, #108]	@ (8007f38 <HAL_I2C_MspInit+0xc0>)
 8007ecc:	2101      	movs	r1, #1
 8007ece:	430a      	orrs	r2, r1
 8007ed0:	635a      	str	r2, [r3, #52]	@ 0x34
 8007ed2:	4b19      	ldr	r3, [pc, #100]	@ (8007f38 <HAL_I2C_MspInit+0xc0>)
 8007ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	4013      	ands	r3, r2
 8007eda:	60fb      	str	r3, [r7, #12]
 8007edc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007ede:	215c      	movs	r1, #92	@ 0x5c
 8007ee0:	187b      	adds	r3, r7, r1
 8007ee2:	22c0      	movs	r2, #192	@ 0xc0
 8007ee4:	00d2      	lsls	r2, r2, #3
 8007ee6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007ee8:	187b      	adds	r3, r7, r1
 8007eea:	2212      	movs	r2, #18
 8007eec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007eee:	187b      	adds	r3, r7, r1
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ef4:	187b      	adds	r3, r7, r1
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8007efa:	187b      	adds	r3, r7, r1
 8007efc:	2206      	movs	r2, #6
 8007efe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f00:	187a      	adds	r2, r7, r1
 8007f02:	23a0      	movs	r3, #160	@ 0xa0
 8007f04:	05db      	lsls	r3, r3, #23
 8007f06:	0011      	movs	r1, r2
 8007f08:	0018      	movs	r0, r3
 8007f0a:	f001 fb85 	bl	8009618 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8007f38 <HAL_I2C_MspInit+0xc0>)
 8007f10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f12:	4b09      	ldr	r3, [pc, #36]	@ (8007f38 <HAL_I2C_MspInit+0xc0>)
 8007f14:	2180      	movs	r1, #128	@ 0x80
 8007f16:	0389      	lsls	r1, r1, #14
 8007f18:	430a      	orrs	r2, r1
 8007f1a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007f1c:	4b06      	ldr	r3, [pc, #24]	@ (8007f38 <HAL_I2C_MspInit+0xc0>)
 8007f1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f20:	2380      	movs	r3, #128	@ 0x80
 8007f22:	039b      	lsls	r3, r3, #14
 8007f24:	4013      	ands	r3, r2
 8007f26:	60bb      	str	r3, [r7, #8]
 8007f28:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8007f2a:	46c0      	nop			@ (mov r8, r8)
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	b01d      	add	sp, #116	@ 0x74
 8007f30:	bd90      	pop	{r4, r7, pc}
 8007f32:	46c0      	nop			@ (mov r8, r8)
 8007f34:	40005400 	.word	0x40005400
 8007f38:	40021000 	.word	0x40021000

08007f3c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8007f3c:	b590      	push	{r4, r7, lr}
 8007f3e:	b097      	sub	sp, #92	@ 0x5c
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007f44:	240c      	movs	r4, #12
 8007f46:	193b      	adds	r3, r7, r4
 8007f48:	0018      	movs	r0, r3
 8007f4a:	234c      	movs	r3, #76	@ 0x4c
 8007f4c:	001a      	movs	r2, r3
 8007f4e:	2100      	movs	r1, #0
 8007f50:	f007 f85e 	bl	800f010 <memset>
  if(hrtc->Instance==RTC)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a15      	ldr	r2, [pc, #84]	@ (8007fb0 <HAL_RTC_MspInit+0x74>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d124      	bne.n	8007fa8 <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007f5e:	193b      	adds	r3, r7, r4
 8007f60:	2280      	movs	r2, #128	@ 0x80
 8007f62:	0292      	lsls	r2, r2, #10
 8007f64:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8007f66:	193b      	adds	r3, r7, r4
 8007f68:	2280      	movs	r2, #128	@ 0x80
 8007f6a:	0092      	lsls	r2, r2, #2
 8007f6c:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007f6e:	193b      	adds	r3, r7, r4
 8007f70:	0018      	movs	r0, r3
 8007f72:	f003 f8c5 	bl	800b100 <HAL_RCCEx_PeriphCLKConfig>
 8007f76:	1e03      	subs	r3, r0, #0
 8007f78:	d001      	beq.n	8007f7e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8007f7a:	f7ff fb03 	bl	8007584 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb4 <HAL_RTC_MspInit+0x78>)
 8007f80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007f82:	4b0c      	ldr	r3, [pc, #48]	@ (8007fb4 <HAL_RTC_MspInit+0x78>)
 8007f84:	2180      	movs	r1, #128	@ 0x80
 8007f86:	0209      	lsls	r1, r1, #8
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8007f8c:	4b09      	ldr	r3, [pc, #36]	@ (8007fb4 <HAL_RTC_MspInit+0x78>)
 8007f8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f90:	4b08      	ldr	r3, [pc, #32]	@ (8007fb4 <HAL_RTC_MspInit+0x78>)
 8007f92:	2180      	movs	r1, #128	@ 0x80
 8007f94:	00c9      	lsls	r1, r1, #3
 8007f96:	430a      	orrs	r2, r1
 8007f98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007f9a:	4b06      	ldr	r3, [pc, #24]	@ (8007fb4 <HAL_RTC_MspInit+0x78>)
 8007f9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f9e:	2380      	movs	r3, #128	@ 0x80
 8007fa0:	00db      	lsls	r3, r3, #3
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	60bb      	str	r3, [r7, #8]
 8007fa6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8007fa8:	46c0      	nop			@ (mov r8, r8)
 8007faa:	46bd      	mov	sp, r7
 8007fac:	b017      	add	sp, #92	@ 0x5c
 8007fae:	bd90      	pop	{r4, r7, pc}
 8007fb0:	40002800 	.word	0x40002800
 8007fb4:	40021000 	.word	0x40021000

08007fb8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007fb8:	b590      	push	{r4, r7, lr}
 8007fba:	b08b      	sub	sp, #44	@ 0x2c
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fc0:	2414      	movs	r4, #20
 8007fc2:	193b      	adds	r3, r7, r4
 8007fc4:	0018      	movs	r0, r3
 8007fc6:	2314      	movs	r3, #20
 8007fc8:	001a      	movs	r2, r3
 8007fca:	2100      	movs	r1, #0
 8007fcc:	f007 f820 	bl	800f010 <memset>
  if(hspi->Instance==SPI1)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a2c      	ldr	r2, [pc, #176]	@ (8008088 <HAL_SPI_MspInit+0xd0>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d151      	bne.n	800807e <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007fda:	4b2c      	ldr	r3, [pc, #176]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 8007fdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007fde:	4b2b      	ldr	r3, [pc, #172]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 8007fe0:	2180      	movs	r1, #128	@ 0x80
 8007fe2:	0149      	lsls	r1, r1, #5
 8007fe4:	430a      	orrs	r2, r1
 8007fe6:	641a      	str	r2, [r3, #64]	@ 0x40
 8007fe8:	4b28      	ldr	r3, [pc, #160]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 8007fea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007fec:	2380      	movs	r3, #128	@ 0x80
 8007fee:	015b      	lsls	r3, r3, #5
 8007ff0:	4013      	ands	r3, r2
 8007ff2:	613b      	str	r3, [r7, #16]
 8007ff4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ff6:	4b25      	ldr	r3, [pc, #148]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 8007ff8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ffa:	4b24      	ldr	r3, [pc, #144]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 8007ffc:	2101      	movs	r1, #1
 8007ffe:	430a      	orrs	r2, r1
 8008000:	635a      	str	r2, [r3, #52]	@ 0x34
 8008002:	4b22      	ldr	r3, [pc, #136]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 8008004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008006:	2201      	movs	r2, #1
 8008008:	4013      	ands	r3, r2
 800800a:	60fb      	str	r3, [r7, #12]
 800800c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800800e:	4b1f      	ldr	r3, [pc, #124]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 8008010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008012:	4b1e      	ldr	r3, [pc, #120]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 8008014:	2108      	movs	r1, #8
 8008016:	430a      	orrs	r2, r1
 8008018:	635a      	str	r2, [r3, #52]	@ 0x34
 800801a:	4b1c      	ldr	r3, [pc, #112]	@ (800808c <HAL_SPI_MspInit+0xd4>)
 800801c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800801e:	2208      	movs	r2, #8
 8008020:	4013      	ands	r3, r2
 8008022:	60bb      	str	r3, [r7, #8]
 8008024:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PD5     ------> SPI1_MISO
    PD6     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8008026:	193b      	adds	r3, r7, r4
 8008028:	2202      	movs	r2, #2
 800802a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800802c:	193b      	adds	r3, r7, r4
 800802e:	2202      	movs	r2, #2
 8008030:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008032:	193b      	adds	r3, r7, r4
 8008034:	2200      	movs	r2, #0
 8008036:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008038:	193b      	adds	r3, r7, r4
 800803a:	2200      	movs	r2, #0
 800803c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800803e:	193b      	adds	r3, r7, r4
 8008040:	2200      	movs	r2, #0
 8008042:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008044:	193a      	adds	r2, r7, r4
 8008046:	23a0      	movs	r3, #160	@ 0xa0
 8008048:	05db      	lsls	r3, r3, #23
 800804a:	0011      	movs	r1, r2
 800804c:	0018      	movs	r0, r3
 800804e:	f001 fae3 	bl	8009618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8008052:	0021      	movs	r1, r4
 8008054:	187b      	adds	r3, r7, r1
 8008056:	2260      	movs	r2, #96	@ 0x60
 8008058:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800805a:	187b      	adds	r3, r7, r1
 800805c:	2202      	movs	r2, #2
 800805e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008060:	187b      	adds	r3, r7, r1
 8008062:	2200      	movs	r2, #0
 8008064:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008066:	187b      	adds	r3, r7, r1
 8008068:	2200      	movs	r2, #0
 800806a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 800806c:	187b      	adds	r3, r7, r1
 800806e:	2201      	movs	r2, #1
 8008070:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008072:	187b      	adds	r3, r7, r1
 8008074:	4a06      	ldr	r2, [pc, #24]	@ (8008090 <HAL_SPI_MspInit+0xd8>)
 8008076:	0019      	movs	r1, r3
 8008078:	0010      	movs	r0, r2
 800807a:	f001 facd 	bl	8009618 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800807e:	46c0      	nop			@ (mov r8, r8)
 8008080:	46bd      	mov	sp, r7
 8008082:	b00b      	add	sp, #44	@ 0x2c
 8008084:	bd90      	pop	{r4, r7, pc}
 8008086:	46c0      	nop			@ (mov r8, r8)
 8008088:	40013000 	.word	0x40013000
 800808c:	40021000 	.word	0x40021000
 8008090:	50000c00 	.word	0x50000c00

08008094 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a0a      	ldr	r2, [pc, #40]	@ (80080cc <HAL_TIM_Base_MspInit+0x38>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d10d      	bne.n	80080c2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80080a6:	4b0a      	ldr	r3, [pc, #40]	@ (80080d0 <HAL_TIM_Base_MspInit+0x3c>)
 80080a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080aa:	4b09      	ldr	r3, [pc, #36]	@ (80080d0 <HAL_TIM_Base_MspInit+0x3c>)
 80080ac:	2180      	movs	r1, #128	@ 0x80
 80080ae:	02c9      	lsls	r1, r1, #11
 80080b0:	430a      	orrs	r2, r1
 80080b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80080b4:	4b06      	ldr	r3, [pc, #24]	@ (80080d0 <HAL_TIM_Base_MspInit+0x3c>)
 80080b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080b8:	2380      	movs	r3, #128	@ 0x80
 80080ba:	02db      	lsls	r3, r3, #11
 80080bc:	4013      	ands	r3, r2
 80080be:	60fb      	str	r3, [r7, #12]
 80080c0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 80080c2:	46c0      	nop			@ (mov r8, r8)
 80080c4:	46bd      	mov	sp, r7
 80080c6:	b004      	add	sp, #16
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	46c0      	nop			@ (mov r8, r8)
 80080cc:	40014800 	.word	0x40014800
 80080d0:	40021000 	.word	0x40021000

080080d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80080d4:	b590      	push	{r4, r7, lr}
 80080d6:	b089      	sub	sp, #36	@ 0x24
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080dc:	240c      	movs	r4, #12
 80080de:	193b      	adds	r3, r7, r4
 80080e0:	0018      	movs	r0, r3
 80080e2:	2314      	movs	r3, #20
 80080e4:	001a      	movs	r2, r3
 80080e6:	2100      	movs	r1, #0
 80080e8:	f006 ff92 	bl	800f010 <memset>
  if(htim->Instance==TIM17)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a14      	ldr	r2, [pc, #80]	@ (8008144 <HAL_TIM_MspPostInit+0x70>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d122      	bne.n	800813c <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80080f6:	4b14      	ldr	r3, [pc, #80]	@ (8008148 <HAL_TIM_MspPostInit+0x74>)
 80080f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080fa:	4b13      	ldr	r3, [pc, #76]	@ (8008148 <HAL_TIM_MspPostInit+0x74>)
 80080fc:	2101      	movs	r1, #1
 80080fe:	430a      	orrs	r2, r1
 8008100:	635a      	str	r2, [r3, #52]	@ 0x34
 8008102:	4b11      	ldr	r3, [pc, #68]	@ (8008148 <HAL_TIM_MspPostInit+0x74>)
 8008104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008106:	2201      	movs	r2, #1
 8008108:	4013      	ands	r3, r2
 800810a:	60bb      	str	r3, [r7, #8]
 800810c:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800810e:	0021      	movs	r1, r4
 8008110:	187b      	adds	r3, r7, r1
 8008112:	2280      	movs	r2, #128	@ 0x80
 8008114:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008116:	187b      	adds	r3, r7, r1
 8008118:	2202      	movs	r2, #2
 800811a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800811c:	187b      	adds	r3, r7, r1
 800811e:	2200      	movs	r2, #0
 8008120:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008122:	187b      	adds	r3, r7, r1
 8008124:	2200      	movs	r2, #0
 8008126:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8008128:	187b      	adds	r3, r7, r1
 800812a:	2205      	movs	r2, #5
 800812c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800812e:	187a      	adds	r2, r7, r1
 8008130:	23a0      	movs	r3, #160	@ 0xa0
 8008132:	05db      	lsls	r3, r3, #23
 8008134:	0011      	movs	r1, r2
 8008136:	0018      	movs	r0, r3
 8008138:	f001 fa6e 	bl	8009618 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800813c:	46c0      	nop			@ (mov r8, r8)
 800813e:	46bd      	mov	sp, r7
 8008140:	b009      	add	sp, #36	@ 0x24
 8008142:	bd90      	pop	{r4, r7, pc}
 8008144:	40014800 	.word	0x40014800
 8008148:	40021000 	.word	0x40021000

0800814c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800814c:	b590      	push	{r4, r7, lr}
 800814e:	b09f      	sub	sp, #124	@ 0x7c
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008154:	2364      	movs	r3, #100	@ 0x64
 8008156:	18fb      	adds	r3, r7, r3
 8008158:	0018      	movs	r0, r3
 800815a:	2314      	movs	r3, #20
 800815c:	001a      	movs	r2, r3
 800815e:	2100      	movs	r1, #0
 8008160:	f006 ff56 	bl	800f010 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008164:	2418      	movs	r4, #24
 8008166:	193b      	adds	r3, r7, r4
 8008168:	0018      	movs	r0, r3
 800816a:	234c      	movs	r3, #76	@ 0x4c
 800816c:	001a      	movs	r2, r3
 800816e:	2100      	movs	r1, #0
 8008170:	f006 ff4e 	bl	800f010 <memset>
  if(huart->Instance==USART1)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a45      	ldr	r2, [pc, #276]	@ (8008290 <HAL_UART_MspInit+0x144>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d13e      	bne.n	80081fc <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800817e:	193b      	adds	r3, r7, r4
 8008180:	2201      	movs	r2, #1
 8008182:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8008184:	193b      	adds	r3, r7, r4
 8008186:	2200      	movs	r2, #0
 8008188:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800818a:	193b      	adds	r3, r7, r4
 800818c:	0018      	movs	r0, r3
 800818e:	f002 ffb7 	bl	800b100 <HAL_RCCEx_PeriphCLKConfig>
 8008192:	1e03      	subs	r3, r0, #0
 8008194:	d001      	beq.n	800819a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8008196:	f7ff f9f5 	bl	8007584 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800819a:	4b3e      	ldr	r3, [pc, #248]	@ (8008294 <HAL_UART_MspInit+0x148>)
 800819c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800819e:	4b3d      	ldr	r3, [pc, #244]	@ (8008294 <HAL_UART_MspInit+0x148>)
 80081a0:	2180      	movs	r1, #128	@ 0x80
 80081a2:	01c9      	lsls	r1, r1, #7
 80081a4:	430a      	orrs	r2, r1
 80081a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80081a8:	4b3a      	ldr	r3, [pc, #232]	@ (8008294 <HAL_UART_MspInit+0x148>)
 80081aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80081ac:	2380      	movs	r3, #128	@ 0x80
 80081ae:	01db      	lsls	r3, r3, #7
 80081b0:	4013      	ands	r3, r2
 80081b2:	617b      	str	r3, [r7, #20]
 80081b4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80081b6:	4b37      	ldr	r3, [pc, #220]	@ (8008294 <HAL_UART_MspInit+0x148>)
 80081b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081ba:	4b36      	ldr	r3, [pc, #216]	@ (8008294 <HAL_UART_MspInit+0x148>)
 80081bc:	2104      	movs	r1, #4
 80081be:	430a      	orrs	r2, r1
 80081c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80081c2:	4b34      	ldr	r3, [pc, #208]	@ (8008294 <HAL_UART_MspInit+0x148>)
 80081c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081c6:	2204      	movs	r2, #4
 80081c8:	4013      	ands	r3, r2
 80081ca:	613b      	str	r3, [r7, #16]
 80081cc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80081ce:	2164      	movs	r1, #100	@ 0x64
 80081d0:	187b      	adds	r3, r7, r1
 80081d2:	2230      	movs	r2, #48	@ 0x30
 80081d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081d6:	187b      	adds	r3, r7, r1
 80081d8:	2202      	movs	r2, #2
 80081da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081dc:	187b      	adds	r3, r7, r1
 80081de:	2200      	movs	r2, #0
 80081e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081e2:	187b      	adds	r3, r7, r1
 80081e4:	2200      	movs	r2, #0
 80081e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80081e8:	187b      	adds	r3, r7, r1
 80081ea:	2201      	movs	r2, #1
 80081ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80081ee:	187b      	adds	r3, r7, r1
 80081f0:	4a29      	ldr	r2, [pc, #164]	@ (8008298 <HAL_UART_MspInit+0x14c>)
 80081f2:	0019      	movs	r1, r3
 80081f4:	0010      	movs	r0, r2
 80081f6:	f001 fa0f 	bl	8009618 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80081fa:	e044      	b.n	8008286 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a26      	ldr	r2, [pc, #152]	@ (800829c <HAL_UART_MspInit+0x150>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d13f      	bne.n	8008286 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8008206:	2118      	movs	r1, #24
 8008208:	187b      	adds	r3, r7, r1
 800820a:	2202      	movs	r2, #2
 800820c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800820e:	187b      	adds	r3, r7, r1
 8008210:	2200      	movs	r2, #0
 8008212:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008214:	187b      	adds	r3, r7, r1
 8008216:	0018      	movs	r0, r3
 8008218:	f002 ff72 	bl	800b100 <HAL_RCCEx_PeriphCLKConfig>
 800821c:	1e03      	subs	r3, r0, #0
 800821e:	d001      	beq.n	8008224 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8008220:	f7ff f9b0 	bl	8007584 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008224:	4b1b      	ldr	r3, [pc, #108]	@ (8008294 <HAL_UART_MspInit+0x148>)
 8008226:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008228:	4b1a      	ldr	r3, [pc, #104]	@ (8008294 <HAL_UART_MspInit+0x148>)
 800822a:	2180      	movs	r1, #128	@ 0x80
 800822c:	0289      	lsls	r1, r1, #10
 800822e:	430a      	orrs	r2, r1
 8008230:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008232:	4b18      	ldr	r3, [pc, #96]	@ (8008294 <HAL_UART_MspInit+0x148>)
 8008234:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008236:	2380      	movs	r3, #128	@ 0x80
 8008238:	029b      	lsls	r3, r3, #10
 800823a:	4013      	ands	r3, r2
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008240:	4b14      	ldr	r3, [pc, #80]	@ (8008294 <HAL_UART_MspInit+0x148>)
 8008242:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008244:	4b13      	ldr	r3, [pc, #76]	@ (8008294 <HAL_UART_MspInit+0x148>)
 8008246:	2101      	movs	r1, #1
 8008248:	430a      	orrs	r2, r1
 800824a:	635a      	str	r2, [r3, #52]	@ 0x34
 800824c:	4b11      	ldr	r3, [pc, #68]	@ (8008294 <HAL_UART_MspInit+0x148>)
 800824e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008250:	2201      	movs	r2, #1
 8008252:	4013      	ands	r3, r2
 8008254:	60bb      	str	r3, [r7, #8]
 8008256:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8008258:	2164      	movs	r1, #100	@ 0x64
 800825a:	187b      	adds	r3, r7, r1
 800825c:	220c      	movs	r2, #12
 800825e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008260:	187b      	adds	r3, r7, r1
 8008262:	2202      	movs	r2, #2
 8008264:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008266:	187b      	adds	r3, r7, r1
 8008268:	2200      	movs	r2, #0
 800826a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800826c:	187b      	adds	r3, r7, r1
 800826e:	2200      	movs	r2, #0
 8008270:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8008272:	187b      	adds	r3, r7, r1
 8008274:	2201      	movs	r2, #1
 8008276:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008278:	187a      	adds	r2, r7, r1
 800827a:	23a0      	movs	r3, #160	@ 0xa0
 800827c:	05db      	lsls	r3, r3, #23
 800827e:	0011      	movs	r1, r2
 8008280:	0018      	movs	r0, r3
 8008282:	f001 f9c9 	bl	8009618 <HAL_GPIO_Init>
}
 8008286:	46c0      	nop			@ (mov r8, r8)
 8008288:	46bd      	mov	sp, r7
 800828a:	b01f      	add	sp, #124	@ 0x7c
 800828c:	bd90      	pop	{r4, r7, pc}
 800828e:	46c0      	nop			@ (mov r8, r8)
 8008290:	40013800 	.word	0x40013800
 8008294:	40021000 	.word	0x40021000
 8008298:	50000800 	.word	0x50000800
 800829c:	40004400 	.word	0x40004400

080082a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80082a4:	46c0      	nop			@ (mov r8, r8)
 80082a6:	e7fd      	b.n	80082a4 <NMI_Handler+0x4>

080082a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//drawString(0, 150, "ERROR", WHITE, BLACK, 10, 10);
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80082ac:	46c0      	nop			@ (mov r8, r8)
 80082ae:	e7fd      	b.n	80082ac <HardFault_Handler+0x4>

080082b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80082b4:	46c0      	nop			@ (mov r8, r8)
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80082ba:	b580      	push	{r7, lr}
 80082bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80082be:	46c0      	nop			@ (mov r8, r8)
 80082c0:	46bd      	mov	sp, r7
 80082c2:	bd80      	pop	{r7, pc}

080082c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80082c8:	f000 fec0 	bl	800904c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80082cc:	46c0      	nop			@ (mov r8, r8)
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}

080082d2 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80082d2:	b580      	push	{r7, lr}
 80082d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80082d6:	2002      	movs	r0, #2
 80082d8:	f001 fb44 	bl	8009964 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80082dc:	46c0      	nop			@ (mov r8, r8)
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80082e6:	2004      	movs	r0, #4
 80082e8:	f001 fb3c 	bl	8009964 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80082ec:	46c0      	nop			@ (mov r8, r8)
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}

080082f2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80082f2:	b580      	push	{r7, lr}
 80082f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80082f6:	2380      	movs	r3, #128	@ 0x80
 80082f8:	011b      	lsls	r3, r3, #4
 80082fa:	0018      	movs	r0, r3
 80082fc:	f001 fb32 	bl	8009964 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8008300:	46c0      	nop			@ (mov r8, r8)
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	af00      	add	r7, sp, #0
  return 1;
 800830a:	2301      	movs	r3, #1
}
 800830c:	0018      	movs	r0, r3
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}

08008312 <_kill>:

int _kill(int pid, int sig)
{
 8008312:	b580      	push	{r7, lr}
 8008314:	b082      	sub	sp, #8
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
 800831a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800831c:	f006 fee0 	bl	800f0e0 <__errno>
 8008320:	0003      	movs	r3, r0
 8008322:	2216      	movs	r2, #22
 8008324:	601a      	str	r2, [r3, #0]
  return -1;
 8008326:	2301      	movs	r3, #1
 8008328:	425b      	negs	r3, r3
}
 800832a:	0018      	movs	r0, r3
 800832c:	46bd      	mov	sp, r7
 800832e:	b002      	add	sp, #8
 8008330:	bd80      	pop	{r7, pc}

08008332 <_exit>:

void _exit (int status)
{
 8008332:	b580      	push	{r7, lr}
 8008334:	b082      	sub	sp, #8
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800833a:	2301      	movs	r3, #1
 800833c:	425a      	negs	r2, r3
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	0011      	movs	r1, r2
 8008342:	0018      	movs	r0, r3
 8008344:	f7ff ffe5 	bl	8008312 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008348:	46c0      	nop			@ (mov r8, r8)
 800834a:	e7fd      	b.n	8008348 <_exit+0x16>

0800834c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	60b9      	str	r1, [r7, #8]
 8008356:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008358:	2300      	movs	r3, #0
 800835a:	617b      	str	r3, [r7, #20]
 800835c:	e00a      	b.n	8008374 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800835e:	e000      	b.n	8008362 <_read+0x16>
 8008360:	bf00      	nop
 8008362:	0001      	movs	r1, r0
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	1c5a      	adds	r2, r3, #1
 8008368:	60ba      	str	r2, [r7, #8]
 800836a:	b2ca      	uxtb	r2, r1
 800836c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	3301      	adds	r3, #1
 8008372:	617b      	str	r3, [r7, #20]
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	429a      	cmp	r2, r3
 800837a:	dbf0      	blt.n	800835e <_read+0x12>
  }

  return len;
 800837c:	687b      	ldr	r3, [r7, #4]
}
 800837e:	0018      	movs	r0, r3
 8008380:	46bd      	mov	sp, r7
 8008382:	b006      	add	sp, #24
 8008384:	bd80      	pop	{r7, pc}

08008386 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008386:	b580      	push	{r7, lr}
 8008388:	b086      	sub	sp, #24
 800838a:	af00      	add	r7, sp, #0
 800838c:	60f8      	str	r0, [r7, #12]
 800838e:	60b9      	str	r1, [r7, #8]
 8008390:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008392:	2300      	movs	r3, #0
 8008394:	617b      	str	r3, [r7, #20]
 8008396:	e009      	b.n	80083ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	1c5a      	adds	r2, r3, #1
 800839c:	60ba      	str	r2, [r7, #8]
 800839e:	781b      	ldrb	r3, [r3, #0]
 80083a0:	0018      	movs	r0, r3
 80083a2:	e000      	b.n	80083a6 <_write+0x20>
 80083a4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	3301      	adds	r3, #1
 80083aa:	617b      	str	r3, [r7, #20]
 80083ac:	697a      	ldr	r2, [r7, #20]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	429a      	cmp	r2, r3
 80083b2:	dbf1      	blt.n	8008398 <_write+0x12>
  }
  return len;
 80083b4:	687b      	ldr	r3, [r7, #4]
}
 80083b6:	0018      	movs	r0, r3
 80083b8:	46bd      	mov	sp, r7
 80083ba:	b006      	add	sp, #24
 80083bc:	bd80      	pop	{r7, pc}

080083be <_close>:

int _close(int file)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b082      	sub	sp, #8
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80083c6:	2301      	movs	r3, #1
 80083c8:	425b      	negs	r3, r3
}
 80083ca:	0018      	movs	r0, r3
 80083cc:	46bd      	mov	sp, r7
 80083ce:	b002      	add	sp, #8
 80083d0:	bd80      	pop	{r7, pc}

080083d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80083d2:	b580      	push	{r7, lr}
 80083d4:	b082      	sub	sp, #8
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
 80083da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	2280      	movs	r2, #128	@ 0x80
 80083e0:	0192      	lsls	r2, r2, #6
 80083e2:	605a      	str	r2, [r3, #4]
  return 0;
 80083e4:	2300      	movs	r3, #0
}
 80083e6:	0018      	movs	r0, r3
 80083e8:	46bd      	mov	sp, r7
 80083ea:	b002      	add	sp, #8
 80083ec:	bd80      	pop	{r7, pc}

080083ee <_isatty>:

int _isatty(int file)
{
 80083ee:	b580      	push	{r7, lr}
 80083f0:	b082      	sub	sp, #8
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80083f6:	2301      	movs	r3, #1
}
 80083f8:	0018      	movs	r0, r3
 80083fa:	46bd      	mov	sp, r7
 80083fc:	b002      	add	sp, #8
 80083fe:	bd80      	pop	{r7, pc}

08008400 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800840c:	2300      	movs	r3, #0
}
 800840e:	0018      	movs	r0, r3
 8008410:	46bd      	mov	sp, r7
 8008412:	b004      	add	sp, #16
 8008414:	bd80      	pop	{r7, pc}
	...

08008418 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b086      	sub	sp, #24
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008420:	4a14      	ldr	r2, [pc, #80]	@ (8008474 <_sbrk+0x5c>)
 8008422:	4b15      	ldr	r3, [pc, #84]	@ (8008478 <_sbrk+0x60>)
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800842c:	4b13      	ldr	r3, [pc, #76]	@ (800847c <_sbrk+0x64>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d102      	bne.n	800843a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008434:	4b11      	ldr	r3, [pc, #68]	@ (800847c <_sbrk+0x64>)
 8008436:	4a12      	ldr	r2, [pc, #72]	@ (8008480 <_sbrk+0x68>)
 8008438:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800843a:	4b10      	ldr	r3, [pc, #64]	@ (800847c <_sbrk+0x64>)
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	18d3      	adds	r3, r2, r3
 8008442:	693a      	ldr	r2, [r7, #16]
 8008444:	429a      	cmp	r2, r3
 8008446:	d207      	bcs.n	8008458 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008448:	f006 fe4a 	bl	800f0e0 <__errno>
 800844c:	0003      	movs	r3, r0
 800844e:	220c      	movs	r2, #12
 8008450:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008452:	2301      	movs	r3, #1
 8008454:	425b      	negs	r3, r3
 8008456:	e009      	b.n	800846c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008458:	4b08      	ldr	r3, [pc, #32]	@ (800847c <_sbrk+0x64>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800845e:	4b07      	ldr	r3, [pc, #28]	@ (800847c <_sbrk+0x64>)
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	18d2      	adds	r2, r2, r3
 8008466:	4b05      	ldr	r3, [pc, #20]	@ (800847c <_sbrk+0x64>)
 8008468:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800846a:	68fb      	ldr	r3, [r7, #12]
}
 800846c:	0018      	movs	r0, r3
 800846e:	46bd      	mov	sp, r7
 8008470:	b006      	add	sp, #24
 8008472:	bd80      	pop	{r7, pc}
 8008474:	20024000 	.word	0x20024000
 8008478:	00000400 	.word	0x00000400
 800847c:	200014d4 	.word	0x200014d4
 8008480:	20001648 	.word	0x20001648

08008484 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008488:	46c0      	nop			@ (mov r8, r8)
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <json_getValue>:
static inline char const* json_getValue( json_t const* property ) {
 800848e:	b580      	push	{r7, lr}
 8008490:	b082      	sub	sp, #8
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
    return property->u.value;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	689b      	ldr	r3, [r3, #8]
}
 800849a:	0018      	movs	r0, r3
 800849c:	46bd      	mov	sp, r7
 800849e:	b002      	add	sp, #8
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <json_getType>:
static inline jsonType_t json_getType( json_t const* json ) {
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b082      	sub	sp, #8
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
    return json->type;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	7c1b      	ldrb	r3, [r3, #16]
}
 80084ae:	0018      	movs	r0, r3
 80084b0:	46bd      	mov	sp, r7
 80084b2:	b002      	add	sp, #8
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <json_getProperty>:
    unsigned int nextFree;  /**< The index of the next free json property. */
    jsonPool_t pool;
} jsonStaticPool_t;

/* Search a property by its name in a JSON object. */
json_t const* json_getProperty( json_t const* obj, char const* property ) {
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b084      	sub	sp, #16
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
 80084be:	6039      	str	r1, [r7, #0]
    json_t const* sibling;
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	60fb      	str	r3, [r7, #12]
 80084c6:	e011      	b.n	80084ec <json_getProperty+0x36>
        if ( sibling->name && !strcmp( sibling->name, property ) )
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00a      	beq.n	80084e6 <json_getProperty+0x30>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	683a      	ldr	r2, [r7, #0]
 80084d6:	0011      	movs	r1, r2
 80084d8:	0018      	movs	r0, r3
 80084da:	f7f7 fe15 	bl	8000108 <strcmp>
 80084de:	1e03      	subs	r3, r0, #0
 80084e0:	d101      	bne.n	80084e6 <json_getProperty+0x30>
            return sibling;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	e006      	b.n	80084f4 <json_getProperty+0x3e>
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	60fb      	str	r3, [r7, #12]
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1ea      	bne.n	80084c8 <json_getProperty+0x12>
    return 0;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	0018      	movs	r0, r3
 80084f6:	46bd      	mov	sp, r7
 80084f8:	b004      	add	sp, #16
 80084fa:	bd80      	pop	{r7, pc}

080084fc <json_getPropertyValue>:

/* Search a property by its name in a JSON object and return its value. */
char const* json_getPropertyValue( json_t const* obj, char const* property ) {
 80084fc:	b5b0      	push	{r4, r5, r7, lr}
 80084fe:	b084      	sub	sp, #16
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
	json_t const* field = json_getProperty( obj, property );
 8008506:	683a      	ldr	r2, [r7, #0]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	0011      	movs	r1, r2
 800850c:	0018      	movs	r0, r3
 800850e:	f7ff ffd2 	bl	80084b6 <json_getProperty>
 8008512:	0003      	movs	r3, r0
 8008514:	60fb      	str	r3, [r7, #12]
	if ( !field ) return 0;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d101      	bne.n	8008520 <json_getPropertyValue+0x24>
 800851c:	2300      	movs	r3, #0
 800851e:	e012      	b.n	8008546 <json_getPropertyValue+0x4a>
        jsonType_t type = json_getType( field );
 8008520:	250b      	movs	r5, #11
 8008522:	197c      	adds	r4, r7, r5
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	0018      	movs	r0, r3
 8008528:	f7ff ffbb 	bl	80084a2 <json_getType>
 800852c:	0003      	movs	r3, r0
 800852e:	7023      	strb	r3, [r4, #0]
        if ( JSON_ARRAY >= type ) return 0;
 8008530:	197b      	adds	r3, r7, r5
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	2b01      	cmp	r3, #1
 8008536:	d801      	bhi.n	800853c <json_getPropertyValue+0x40>
 8008538:	2300      	movs	r3, #0
 800853a:	e004      	b.n	8008546 <json_getPropertyValue+0x4a>
	return json_getValue( field );
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	0018      	movs	r0, r3
 8008540:	f7ff ffa5 	bl	800848e <json_getValue>
 8008544:	0003      	movs	r3, r0
}
 8008546:	0018      	movs	r0, r3
 8008548:	46bd      	mov	sp, r7
 800854a:	b004      	add	sp, #16
 800854c:	bdb0      	pop	{r4, r5, r7, pc}

0800854e <json_createWithPool>:
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool );
static char* setToNull( char* ch );
static bool isEndOfPrimitive( char ch );

/* Parse a string to get a json. */
json_t const* json_createWithPool( char *str, jsonPool_t *pool ) {
 800854e:	b580      	push	{r7, lr}
 8008550:	b084      	sub	sp, #16
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
 8008556:	6039      	str	r1, [r7, #0]
    char* ptr = goBlank( str );
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	0018      	movs	r0, r3
 800855c:	f000 fc66 	bl	8008e2c <goBlank>
 8008560:	0003      	movs	r3, r0
 8008562:	60fb      	str	r3, [r7, #12]
    if ( !ptr || (*ptr != '{' && *ptr != '[') ) return 0;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d007      	beq.n	800857a <json_createWithPool+0x2c>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	2b7b      	cmp	r3, #123	@ 0x7b
 8008570:	d005      	beq.n	800857e <json_createWithPool+0x30>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	2b5b      	cmp	r3, #91	@ 0x5b
 8008578:	d001      	beq.n	800857e <json_createWithPool+0x30>
 800857a:	2300      	movs	r3, #0
 800857c:	e01d      	b.n	80085ba <json_createWithPool+0x6c>
    json_t* obj = pool->init( pool );
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	683a      	ldr	r2, [r7, #0]
 8008584:	0010      	movs	r0, r2
 8008586:	4798      	blx	r3
 8008588:	0003      	movs	r3, r0
 800858a:	60bb      	str	r3, [r7, #8]
    obj->name    = 0;
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	2200      	movs	r2, #0
 8008590:	605a      	str	r2, [r3, #4]
    obj->sibling = 0;
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	2200      	movs	r2, #0
 8008596:	601a      	str	r2, [r3, #0]
    obj->u.c.child = 0;
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	2200      	movs	r2, #0
 800859c:	609a      	str	r2, [r3, #8]
    ptr = objValue( ptr, obj, pool );
 800859e:	683a      	ldr	r2, [r7, #0]
 80085a0:	68b9      	ldr	r1, [r7, #8]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	0018      	movs	r0, r3
 80085a6:	f000 faeb 	bl	8008b80 <objValue>
 80085aa:	0003      	movs	r3, r0
 80085ac:	60fb      	str	r3, [r7, #12]
    if ( !ptr ) return 0;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d101      	bne.n	80085b8 <json_createWithPool+0x6a>
 80085b4:	2300      	movs	r3, #0
 80085b6:	e000      	b.n	80085ba <json_createWithPool+0x6c>
    return obj;
 80085b8:	68bb      	ldr	r3, [r7, #8]
}
 80085ba:	0018      	movs	r0, r3
 80085bc:	46bd      	mov	sp, r7
 80085be:	b004      	add	sp, #16
 80085c0:	bd80      	pop	{r7, pc}
	...

080085c4 <json_create>:

/* Parse a string to get a json. */
json_t const* json_create( char* str, json_t mem[], unsigned int qty ) {
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b08a      	sub	sp, #40	@ 0x28
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	607a      	str	r2, [r7, #4]
    jsonStaticPool_t spool;
    spool.mem = mem;
 80085d0:	2114      	movs	r1, #20
 80085d2:	187b      	adds	r3, r7, r1
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	601a      	str	r2, [r3, #0]
    spool.qty = qty;
 80085d8:	187b      	adds	r3, r7, r1
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	605a      	str	r2, [r3, #4]
    spool.pool.init = poolInit;
 80085de:	187b      	adds	r3, r7, r1
 80085e0:	4a08      	ldr	r2, [pc, #32]	@ (8008604 <json_create+0x40>)
 80085e2:	60da      	str	r2, [r3, #12]
    spool.pool.alloc = poolAlloc;
 80085e4:	187b      	adds	r3, r7, r1
 80085e6:	4a08      	ldr	r2, [pc, #32]	@ (8008608 <json_create+0x44>)
 80085e8:	611a      	str	r2, [r3, #16]
    return json_createWithPool( str, &spool.pool );
 80085ea:	187b      	adds	r3, r7, r1
 80085ec:	330c      	adds	r3, #12
 80085ee:	001a      	movs	r2, r3
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	0011      	movs	r1, r2
 80085f4:	0018      	movs	r0, r3
 80085f6:	f7ff ffaa 	bl	800854e <json_createWithPool>
 80085fa:	0003      	movs	r3, r0
}
 80085fc:	0018      	movs	r0, r3
 80085fe:	46bd      	mov	sp, r7
 8008600:	b00a      	add	sp, #40	@ 0x28
 8008602:	bd80      	pop	{r7, pc}
 8008604:	08008d55 	.word	0x08008d55
 8008608:	08008d75 	.word	0x08008d75

0800860c <getEscape>:

/** Get a special character with its escape character. Examples:
  * 'b' -> '\\b', 'n' -> '\\n', 't' -> '\\t'
  * @param ch The escape character.
  * @retval  The character code. */
static char getEscape( char ch ) {
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	0002      	movs	r2, r0
 8008614:	1dfb      	adds	r3, r7, #7
 8008616:	701a      	strb	r2, [r3, #0]
        { '/',  '/'  }, { 'b',  '\b' },
        { 'f',  '\f' }, { 'n',  '\n' },
        { 'r',  '\r' }, { 't',  '\t' },
    };
    unsigned int i;
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 8008618:	2300      	movs	r3, #0
 800861a:	60fb      	str	r3, [r7, #12]
 800861c:	e011      	b.n	8008642 <getEscape+0x36>
        if ( pair[i].ch == ch )
 800861e:	4b0d      	ldr	r3, [pc, #52]	@ (8008654 <getEscape+0x48>)
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	0052      	lsls	r2, r2, #1
 8008624:	5cd3      	ldrb	r3, [r2, r3]
 8008626:	1dfa      	adds	r2, r7, #7
 8008628:	7812      	ldrb	r2, [r2, #0]
 800862a:	429a      	cmp	r2, r3
 800862c:	d106      	bne.n	800863c <getEscape+0x30>
            return pair[i].code;
 800862e:	4a09      	ldr	r2, [pc, #36]	@ (8008654 <getEscape+0x48>)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	005b      	lsls	r3, r3, #1
 8008634:	18d3      	adds	r3, r2, r3
 8008636:	3301      	adds	r3, #1
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	e006      	b.n	800864a <getEscape+0x3e>
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	3301      	adds	r3, #1
 8008640:	60fb      	str	r3, [r7, #12]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2b07      	cmp	r3, #7
 8008646:	d9ea      	bls.n	800861e <getEscape+0x12>
    return '\0';
 8008648:	2300      	movs	r3, #0
}
 800864a:	0018      	movs	r0, r3
 800864c:	46bd      	mov	sp, r7
 800864e:	b004      	add	sp, #16
 8008650:	bd80      	pop	{r7, pc}
 8008652:	46c0      	nop			@ (mov r8, r8)
 8008654:	0801c26c 	.word	0x0801c26c

08008658 <getCharFromUnicode>:

/** Parse 4 characters.
  * @param str Pointer to  first digit.
  * @retval '?' If the four characters are hexadecimal digits.
  * @retval '\0' In other cases. */
static unsigned char getCharFromUnicode( unsigned char const* str ) {
 8008658:	b580      	push	{r7, lr}
 800865a:	b084      	sub	sp, #16
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
    unsigned int i;
    for( i = 0; i < 4; ++i )
 8008660:	2300      	movs	r3, #0
 8008662:	60fb      	str	r3, [r7, #12]
 8008664:	e010      	b.n	8008688 <getCharFromUnicode+0x30>
        if ( !isxdigit( str[i] ) )
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	18d3      	adds	r3, r2, r3
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	1c5a      	adds	r2, r3, #1
 8008670:	4b09      	ldr	r3, [pc, #36]	@ (8008698 <getCharFromUnicode+0x40>)
 8008672:	18d3      	adds	r3, r2, r3
 8008674:	781b      	ldrb	r3, [r3, #0]
 8008676:	001a      	movs	r2, r3
 8008678:	2344      	movs	r3, #68	@ 0x44
 800867a:	4013      	ands	r3, r2
 800867c:	d101      	bne.n	8008682 <getCharFromUnicode+0x2a>
            return '\0';
 800867e:	2300      	movs	r3, #0
 8008680:	e006      	b.n	8008690 <getCharFromUnicode+0x38>
    for( i = 0; i < 4; ++i )
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	3301      	adds	r3, #1
 8008686:	60fb      	str	r3, [r7, #12]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2b03      	cmp	r3, #3
 800868c:	d9eb      	bls.n	8008666 <getCharFromUnicode+0xe>
    return '?';
 800868e:	233f      	movs	r3, #63	@ 0x3f
}
 8008690:	0018      	movs	r0, r3
 8008692:	46bd      	mov	sp, r7
 8008694:	b004      	add	sp, #16
 8008696:	bd80      	pop	{r7, pc}
 8008698:	0801c4e0 	.word	0x0801c4e0

0800869c <parseString>:
/** Parse a string and replace the scape characters by their meaning characters.
  * This parser stops when finds the character '\"'. Then replaces '\"' by '\0'.
  * @param str Pointer to first character.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* parseString( char* str ) {
 800869c:	b5b0      	push	{r4, r5, r7, lr}
 800869e:	b086      	sub	sp, #24
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
    unsigned char* head = (unsigned char*)str;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	617b      	str	r3, [r7, #20]
    unsigned char* tail = (unsigned char*)str;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	613b      	str	r3, [r7, #16]
    for( ; *head; ++head, ++tail ) {
 80086ac:	e04f      	b.n	800874e <parseString+0xb2>
        if ( *head == '\"' ) {
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	2b22      	cmp	r3, #34	@ 0x22
 80086b4:	d107      	bne.n	80086c6 <parseString+0x2a>
            *tail = '\0';
 80086b6:	693b      	ldr	r3, [r7, #16]
 80086b8:	2200      	movs	r2, #0
 80086ba:	701a      	strb	r2, [r3, #0]
            return (char*)++head;
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	3301      	adds	r3, #1
 80086c0:	617b      	str	r3, [r7, #20]
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	e048      	b.n	8008758 <parseString+0xbc>
        }
        if ( *head == '\\' ) {
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	2b5c      	cmp	r3, #92	@ 0x5c
 80086cc:	d135      	bne.n	800873a <parseString+0x9e>
            if ( *++head == 'u' ) {
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	3301      	adds	r3, #1
 80086d2:	617b      	str	r3, [r7, #20]
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	2b75      	cmp	r3, #117	@ 0x75
 80086da:	d119      	bne.n	8008710 <parseString+0x74>
                char const ch = getCharFromUnicode( ++head );
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	3301      	adds	r3, #1
 80086e0:	617b      	str	r3, [r7, #20]
 80086e2:	250e      	movs	r5, #14
 80086e4:	197c      	adds	r4, r7, r5
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	0018      	movs	r0, r3
 80086ea:	f7ff ffb5 	bl	8008658 <getCharFromUnicode>
 80086ee:	0003      	movs	r3, r0
 80086f0:	7023      	strb	r3, [r4, #0]
                if ( ch == '\0' ) return 0;
 80086f2:	197b      	adds	r3, r7, r5
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d101      	bne.n	80086fe <parseString+0x62>
 80086fa:	2300      	movs	r3, #0
 80086fc:	e02c      	b.n	8008758 <parseString+0xbc>
                *tail = ch;
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	220e      	movs	r2, #14
 8008702:	18ba      	adds	r2, r7, r2
 8008704:	7812      	ldrb	r2, [r2, #0]
 8008706:	701a      	strb	r2, [r3, #0]
                head += 3;
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	3303      	adds	r3, #3
 800870c:	617b      	str	r3, [r7, #20]
 800870e:	e018      	b.n	8008742 <parseString+0xa6>
            }
            else {
                char const esc = getEscape( *head );
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	250f      	movs	r5, #15
 8008716:	197c      	adds	r4, r7, r5
 8008718:	0018      	movs	r0, r3
 800871a:	f7ff ff77 	bl	800860c <getEscape>
 800871e:	0003      	movs	r3, r0
 8008720:	7023      	strb	r3, [r4, #0]
                if ( esc == '\0' ) return 0;
 8008722:	197b      	adds	r3, r7, r5
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <parseString+0x92>
 800872a:	2300      	movs	r3, #0
 800872c:	e014      	b.n	8008758 <parseString+0xbc>
                *tail = esc;
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	220f      	movs	r2, #15
 8008732:	18ba      	adds	r2, r7, r2
 8008734:	7812      	ldrb	r2, [r2, #0]
 8008736:	701a      	strb	r2, [r3, #0]
 8008738:	e003      	b.n	8008742 <parseString+0xa6>
            }
        }
        else *tail = *head;
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	781a      	ldrb	r2, [r3, #0]
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	701a      	strb	r2, [r3, #0]
    for( ; *head; ++head, ++tail ) {
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	3301      	adds	r3, #1
 8008746:	617b      	str	r3, [r7, #20]
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	3301      	adds	r3, #1
 800874c:	613b      	str	r3, [r7, #16]
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d1ab      	bne.n	80086ae <parseString+0x12>
    }
    return 0;
 8008756:	2300      	movs	r3, #0
}
 8008758:	0018      	movs	r0, r3
 800875a:	46bd      	mov	sp, r7
 800875c:	b006      	add	sp, #24
 800875e:	bdb0      	pop	{r4, r5, r7, pc}

08008760 <propertyName>:
/** Parse a string to get the name of a property.
  * @param ptr Pointer to first character.
  * @param property The property to assign the name.
  * @retval Pointer to first of property value. If success.
  * @retval Null pointer if any error occur. */
static char* propertyName( char* ptr, json_t* property ) {
 8008760:	b580      	push	{r7, lr}
 8008762:	b082      	sub	sp, #8
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
    property->name = ++ptr;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	3301      	adds	r3, #1
 800876e:	607b      	str	r3, [r7, #4]
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	687a      	ldr	r2, [r7, #4]
 8008774:	605a      	str	r2, [r3, #4]
    ptr = parseString( ptr );
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	0018      	movs	r0, r3
 800877a:	f7ff ff8f 	bl	800869c <parseString>
 800877e:	0003      	movs	r3, r0
 8008780:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d101      	bne.n	800878c <propertyName+0x2c>
 8008788:	2300      	movs	r3, #0
 800878a:	e017      	b.n	80087bc <propertyName+0x5c>
    ptr = goBlank( ptr );
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	0018      	movs	r0, r3
 8008790:	f000 fb4c 	bl	8008e2c <goBlank>
 8008794:	0003      	movs	r3, r0
 8008796:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d101      	bne.n	80087a2 <propertyName+0x42>
 800879e:	2300      	movs	r3, #0
 80087a0:	e00c      	b.n	80087bc <propertyName+0x5c>
    if ( *ptr++ != ':' ) return 0;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	1c5a      	adds	r2, r3, #1
 80087a6:	607a      	str	r2, [r7, #4]
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	2b3a      	cmp	r3, #58	@ 0x3a
 80087ac:	d001      	beq.n	80087b2 <propertyName+0x52>
 80087ae:	2300      	movs	r3, #0
 80087b0:	e004      	b.n	80087bc <propertyName+0x5c>
    return goBlank( ptr );
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	0018      	movs	r0, r3
 80087b6:	f000 fb39 	bl	8008e2c <goBlank>
 80087ba:	0003      	movs	r3, r0
}
 80087bc:	0018      	movs	r0, r3
 80087be:	46bd      	mov	sp, r7
 80087c0:	b002      	add	sp, #8
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <textValue>:
/** Parse a string to get the value of a property when its type is JSON_TEXT.
  * @param ptr Pointer to first character ('\"').
  * @param property The property to assign the name.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* textValue( char* ptr, json_t* property ) {
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
    ++property->u.value;
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	1c5a      	adds	r2, r3, #1
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	609a      	str	r2, [r3, #8]
    ptr = parseString( ++ptr );
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	3301      	adds	r3, #1
 80087dc:	607b      	str	r3, [r7, #4]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	0018      	movs	r0, r3
 80087e2:	f7ff ff5b 	bl	800869c <parseString>
 80087e6:	0003      	movs	r3, r0
 80087e8:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d101      	bne.n	80087f4 <textValue+0x30>
 80087f0:	2300      	movs	r3, #0
 80087f2:	e003      	b.n	80087fc <textValue+0x38>
    property->type = JSON_TEXT;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	2202      	movs	r2, #2
 80087f8:	741a      	strb	r2, [r3, #16]
    return ptr;
 80087fa:	687b      	ldr	r3, [r7, #4]
}
 80087fc:	0018      	movs	r0, r3
 80087fe:	46bd      	mov	sp, r7
 8008800:	b002      	add	sp, #8
 8008802:	bd80      	pop	{r7, pc}

08008804 <checkStr>:
/** Compare two strings until get the null character in the second one.
  * @param ptr sub string
  * @param str main string
  * @retval Pointer to next character.
  * @retval Null pointer if any error occur. */
static char* checkStr( char* ptr, char const* str ) {
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
    while( *str )
 800880e:	e00b      	b.n	8008828 <checkStr+0x24>
        if ( *ptr++ != *str++ )
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	1c5a      	adds	r2, r3, #1
 8008814:	607a      	str	r2, [r7, #4]
 8008816:	781a      	ldrb	r2, [r3, #0]
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	1c59      	adds	r1, r3, #1
 800881c:	6039      	str	r1, [r7, #0]
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	429a      	cmp	r2, r3
 8008822:	d001      	beq.n	8008828 <checkStr+0x24>
            return 0;
 8008824:	2300      	movs	r3, #0
 8008826:	e004      	b.n	8008832 <checkStr+0x2e>
    while( *str )
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d1ef      	bne.n	8008810 <checkStr+0xc>
    return ptr;
 8008830:	687b      	ldr	r3, [r7, #4]
}
 8008832:	0018      	movs	r0, r3
 8008834:	46bd      	mov	sp, r7
 8008836:	b002      	add	sp, #8
 8008838:	bd80      	pop	{r7, pc}

0800883a <primitiveValue>:
  * @param property Property handler to set the value and the type, (true, false or null).
  * @param value String with the primitive literal.
  * @param type The code of the type. ( JSON_BOOLEAN or JSON_NULL )
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* primitiveValue( char* ptr, json_t* property, char const* value, jsonType_t type ) {
 800883a:	b580      	push	{r7, lr}
 800883c:	b084      	sub	sp, #16
 800883e:	af00      	add	r7, sp, #0
 8008840:	60f8      	str	r0, [r7, #12]
 8008842:	60b9      	str	r1, [r7, #8]
 8008844:	607a      	str	r2, [r7, #4]
 8008846:	001a      	movs	r2, r3
 8008848:	1cfb      	adds	r3, r7, #3
 800884a:	701a      	strb	r2, [r3, #0]
    ptr = checkStr( ptr, value );
 800884c:	687a      	ldr	r2, [r7, #4]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	0011      	movs	r1, r2
 8008852:	0018      	movs	r0, r3
 8008854:	f7ff ffd6 	bl	8008804 <checkStr>
 8008858:	0003      	movs	r3, r0
 800885a:	60fb      	str	r3, [r7, #12]
    if ( !ptr || !isEndOfPrimitive( *ptr ) ) return 0;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00b      	beq.n	800887a <primitiveValue+0x40>
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	0018      	movs	r0, r3
 8008868:	f000 fb30 	bl	8008ecc <isEndOfPrimitive>
 800886c:	0003      	movs	r3, r0
 800886e:	001a      	movs	r2, r3
 8008870:	2301      	movs	r3, #1
 8008872:	4053      	eors	r3, r2
 8008874:	b2db      	uxtb	r3, r3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d001      	beq.n	800887e <primitiveValue+0x44>
 800887a:	2300      	movs	r3, #0
 800887c:	e00a      	b.n	8008894 <primitiveValue+0x5a>
    ptr = setToNull( ptr );
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	0018      	movs	r0, r3
 8008882:	f000 fb05 	bl	8008e90 <setToNull>
 8008886:	0003      	movs	r3, r0
 8008888:	60fb      	str	r3, [r7, #12]
    property->type = type;
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	1cfa      	adds	r2, r7, #3
 800888e:	7812      	ldrb	r2, [r2, #0]
 8008890:	741a      	strb	r2, [r3, #16]
    return ptr;
 8008892:	68fb      	ldr	r3, [r7, #12]
}
 8008894:	0018      	movs	r0, r3
 8008896:	46bd      	mov	sp, r7
 8008898:	b004      	add	sp, #16
 800889a:	bd80      	pop	{r7, pc}

0800889c <trueValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* trueValue( char* ptr, json_t* property ) {
 800889c:	b580      	push	{r7, lr}
 800889e:	b082      	sub	sp, #8
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "true", JSON_BOOLEAN );
 80088a6:	4a05      	ldr	r2, [pc, #20]	@ (80088bc <trueValue+0x20>)
 80088a8:	6839      	ldr	r1, [r7, #0]
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	2303      	movs	r3, #3
 80088ae:	f7ff ffc4 	bl	800883a <primitiveValue>
 80088b2:	0003      	movs	r3, r0
}
 80088b4:	0018      	movs	r0, r3
 80088b6:	46bd      	mov	sp, r7
 80088b8:	b002      	add	sp, #8
 80088ba:	bd80      	pop	{r7, pc}
 80088bc:	0801197c 	.word	0x0801197c

080088c0 <falseValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* falseValue( char* ptr, json_t* property ) {
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "false", JSON_BOOLEAN );
 80088ca:	4a05      	ldr	r2, [pc, #20]	@ (80088e0 <falseValue+0x20>)
 80088cc:	6839      	ldr	r1, [r7, #0]
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	2303      	movs	r3, #3
 80088d2:	f7ff ffb2 	bl	800883a <primitiveValue>
 80088d6:	0003      	movs	r3, r0
}
 80088d8:	0018      	movs	r0, r3
 80088da:	46bd      	mov	sp, r7
 80088dc:	b002      	add	sp, #8
 80088de:	bd80      	pop	{r7, pc}
 80088e0:	08011984 	.word	0x08011984

080088e4 <nullValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* nullValue( char* ptr, json_t* property ) {
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b082      	sub	sp, #8
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "null", JSON_NULL );
 80088ee:	4a05      	ldr	r2, [pc, #20]	@ (8008904 <nullValue+0x20>)
 80088f0:	6839      	ldr	r1, [r7, #0]
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	2306      	movs	r3, #6
 80088f6:	f7ff ffa0 	bl	800883a <primitiveValue>
 80088fa:	0003      	movs	r3, r0
}
 80088fc:	0018      	movs	r0, r3
 80088fe:	46bd      	mov	sp, r7
 8008900:	b002      	add	sp, #8
 8008902:	bd80      	pop	{r7, pc}
 8008904:	0801198c 	.word	0x0801198c

08008908 <expValue>:

/** Analyze the exponential part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* expValue( char* ptr ) {
 8008908:	b580      	push	{r7, lr}
 800890a:	b082      	sub	sp, #8
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
    if ( *ptr == '-' || *ptr == '+' ) ++ptr;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	2b2d      	cmp	r3, #45	@ 0x2d
 8008916:	d003      	beq.n	8008920 <expValue+0x18>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	781b      	ldrb	r3, [r3, #0]
 800891c:	2b2b      	cmp	r3, #43	@ 0x2b
 800891e:	d102      	bne.n	8008926 <expValue+0x1e>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	3301      	adds	r3, #1
 8008924:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	1c5a      	adds	r2, r3, #1
 800892c:	4b0b      	ldr	r3, [pc, #44]	@ (800895c <expValue+0x54>)
 800892e:	18d3      	adds	r3, r2, r3
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	001a      	movs	r2, r3
 8008934:	2304      	movs	r3, #4
 8008936:	4013      	ands	r3, r2
 8008938:	d101      	bne.n	800893e <expValue+0x36>
 800893a:	2300      	movs	r3, #0
 800893c:	e009      	b.n	8008952 <expValue+0x4a>
    ptr = goNum( ++ptr );
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	3301      	adds	r3, #1
 8008942:	607b      	str	r3, [r7, #4]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	0018      	movs	r0, r3
 8008948:	f000 fa82 	bl	8008e50 <goNum>
 800894c:	0003      	movs	r3, r0
 800894e:	607b      	str	r3, [r7, #4]
    return ptr;
 8008950:	687b      	ldr	r3, [r7, #4]
}
 8008952:	0018      	movs	r0, r3
 8008954:	46bd      	mov	sp, r7
 8008956:	b002      	add	sp, #8
 8008958:	bd80      	pop	{r7, pc}
 800895a:	46c0      	nop			@ (mov r8, r8)
 800895c:	0801c4e0 	.word	0x0801c4e0

08008960 <fraqValue>:

/** Analyze the decimal part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* fraqValue( char* ptr ) {
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	1c5a      	adds	r2, r3, #1
 800896e:	4b0e      	ldr	r3, [pc, #56]	@ (80089a8 <fraqValue+0x48>)
 8008970:	18d3      	adds	r3, r2, r3
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	001a      	movs	r2, r3
 8008976:	2304      	movs	r3, #4
 8008978:	4013      	ands	r3, r2
 800897a:	d101      	bne.n	8008980 <fraqValue+0x20>
 800897c:	2300      	movs	r3, #0
 800897e:	e00e      	b.n	800899e <fraqValue+0x3e>
    ptr = goNum( ++ptr );
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	3301      	adds	r3, #1
 8008984:	607b      	str	r3, [r7, #4]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	0018      	movs	r0, r3
 800898a:	f000 fa61 	bl	8008e50 <goNum>
 800898e:	0003      	movs	r3, r0
 8008990:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d101      	bne.n	800899c <fraqValue+0x3c>
 8008998:	2300      	movs	r3, #0
 800899a:	e000      	b.n	800899e <fraqValue+0x3e>
    return ptr;
 800899c:	687b      	ldr	r3, [r7, #4]
}
 800899e:	0018      	movs	r0, r3
 80089a0:	46bd      	mov	sp, r7
 80089a2:	b002      	add	sp, #8
 80089a4:	bd80      	pop	{r7, pc}
 80089a6:	46c0      	nop			@ (mov r8, r8)
 80089a8:	0801c4e0 	.word	0x0801c4e0

080089ac <numValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type: JSON_REAL or JSON_INTEGER.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* numValue( char* ptr, json_t* property ) {
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b088      	sub	sp, #32
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	6039      	str	r1, [r7, #0]
    if ( *ptr == '-' ) ++ptr;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80089bc:	d102      	bne.n	80089c4 <numValue+0x18>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	3301      	adds	r3, #1
 80089c2:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	1c5a      	adds	r2, r3, #1
 80089ca:	4b5b      	ldr	r3, [pc, #364]	@ (8008b38 <numValue+0x18c>)
 80089cc:	18d3      	adds	r3, r2, r3
 80089ce:	781b      	ldrb	r3, [r3, #0]
 80089d0:	001a      	movs	r2, r3
 80089d2:	2304      	movs	r3, #4
 80089d4:	4013      	ands	r3, r2
 80089d6:	d101      	bne.n	80089dc <numValue+0x30>
 80089d8:	2300      	movs	r3, #0
 80089da:	e0a8      	b.n	8008b2e <numValue+0x182>
    if ( *ptr != '0' ) {
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	2b30      	cmp	r3, #48	@ 0x30
 80089e2:	d00a      	beq.n	80089fa <numValue+0x4e>
        ptr = goNum( ptr );
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	0018      	movs	r0, r3
 80089e8:	f000 fa32 	bl	8008e50 <goNum>
 80089ec:	0003      	movs	r3, r0
 80089ee:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d110      	bne.n	8008a18 <numValue+0x6c>
 80089f6:	2300      	movs	r3, #0
 80089f8:	e099      	b.n	8008b2e <numValue+0x182>
    }
    else if ( isdigit( (int)(*++ptr) ) ) return 0;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	3301      	adds	r3, #1
 80089fe:	607b      	str	r3, [r7, #4]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	1c5a      	adds	r2, r3, #1
 8008a06:	4b4c      	ldr	r3, [pc, #304]	@ (8008b38 <numValue+0x18c>)
 8008a08:	18d3      	adds	r3, r2, r3
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	001a      	movs	r2, r3
 8008a0e:	2304      	movs	r3, #4
 8008a10:	4013      	ands	r3, r2
 8008a12:	d001      	beq.n	8008a18 <numValue+0x6c>
 8008a14:	2300      	movs	r3, #0
 8008a16:	e08a      	b.n	8008b2e <numValue+0x182>
    property->type = JSON_INTEGER;
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	2204      	movs	r2, #4
 8008a1c:	741a      	strb	r2, [r3, #16]
    if ( *ptr == '.' ) {
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a24:	d110      	bne.n	8008a48 <numValue+0x9c>
        ptr = fraqValue( ++ptr );
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	607b      	str	r3, [r7, #4]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	0018      	movs	r0, r3
 8008a30:	f7ff ff96 	bl	8008960 <fraqValue>
 8008a34:	0003      	movs	r3, r0
 8008a36:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d101      	bne.n	8008a42 <numValue+0x96>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	e075      	b.n	8008b2e <numValue+0x182>
        property->type = JSON_REAL;
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	2205      	movs	r2, #5
 8008a46:	741a      	strb	r2, [r3, #16]
    }
    if ( *ptr == 'e' || *ptr == 'E' ) {
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	2b65      	cmp	r3, #101	@ 0x65
 8008a4e:	d003      	beq.n	8008a58 <numValue+0xac>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	781b      	ldrb	r3, [r3, #0]
 8008a54:	2b45      	cmp	r3, #69	@ 0x45
 8008a56:	d110      	bne.n	8008a7a <numValue+0xce>
        ptr = expValue( ++ptr );
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	607b      	str	r3, [r7, #4]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	0018      	movs	r0, r3
 8008a62:	f7ff ff51 	bl	8008908 <expValue>
 8008a66:	0003      	movs	r3, r0
 8008a68:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d101      	bne.n	8008a74 <numValue+0xc8>
 8008a70:	2300      	movs	r3, #0
 8008a72:	e05c      	b.n	8008b2e <numValue+0x182>
        property->type = JSON_REAL;
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	2205      	movs	r2, #5
 8008a78:	741a      	strb	r2, [r3, #16]
    }
    if ( !isEndOfPrimitive( *ptr ) ) return 0;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	0018      	movs	r0, r3
 8008a80:	f000 fa24 	bl	8008ecc <isEndOfPrimitive>
 8008a84:	0003      	movs	r3, r0
 8008a86:	001a      	movs	r2, r3
 8008a88:	2301      	movs	r3, #1
 8008a8a:	4053      	eors	r3, r2
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d001      	beq.n	8008a96 <numValue+0xea>
 8008a92:	2300      	movs	r3, #0
 8008a94:	e04b      	b.n	8008b2e <numValue+0x182>
    if ( JSON_INTEGER == property->type ) {
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	7c1b      	ldrb	r3, [r3, #16]
 8008a9a:	2b04      	cmp	r3, #4
 8008a9c:	d140      	bne.n	8008b20 <numValue+0x174>
        char const* value = property->u.value;
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	61fb      	str	r3, [r7, #28]
        bool const negative = *value == '-';
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	781a      	ldrb	r2, [r3, #0]
 8008aa8:	201b      	movs	r0, #27
 8008aaa:	183b      	adds	r3, r7, r0
 8008aac:	3a2d      	subs	r2, #45	@ 0x2d
 8008aae:	4251      	negs	r1, r2
 8008ab0:	414a      	adcs	r2, r1
 8008ab2:	701a      	strb	r2, [r3, #0]
        static char const min[] = "-9223372036854775808";
        static char const max[] = "9223372036854775807";
        unsigned int const maxdigits = ( negative? sizeof min: sizeof max ) - 1;
 8008ab4:	183b      	adds	r3, r7, r0
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d001      	beq.n	8008ac0 <numValue+0x114>
 8008abc:	2314      	movs	r3, #20
 8008abe:	e000      	b.n	8008ac2 <numValue+0x116>
 8008ac0:	2313      	movs	r3, #19
 8008ac2:	617b      	str	r3, [r7, #20]
        unsigned int const len = ( unsigned int const ) ( ptr - value );
 8008ac4:	687a      	ldr	r2, [r7, #4]
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	1ad3      	subs	r3, r2, r3
 8008aca:	613b      	str	r3, [r7, #16]
        if ( len > maxdigits ) return 0;
 8008acc:	693a      	ldr	r2, [r7, #16]
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d901      	bls.n	8008ad8 <numValue+0x12c>
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	e02a      	b.n	8008b2e <numValue+0x182>
        if ( len == maxdigits ) {
 8008ad8:	693a      	ldr	r2, [r7, #16]
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d11f      	bne.n	8008b20 <numValue+0x174>
            char const tmp = *ptr;
 8008ae0:	230f      	movs	r3, #15
 8008ae2:	18fb      	adds	r3, r7, r3
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	7812      	ldrb	r2, [r2, #0]
 8008ae8:	701a      	strb	r2, [r3, #0]
            *ptr = '\0';
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	701a      	strb	r2, [r3, #0]
            char const* const threshold = negative ? min: max;
 8008af0:	231b      	movs	r3, #27
 8008af2:	18fb      	adds	r3, r7, r3
 8008af4:	781b      	ldrb	r3, [r3, #0]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d001      	beq.n	8008afe <numValue+0x152>
 8008afa:	4b10      	ldr	r3, [pc, #64]	@ (8008b3c <numValue+0x190>)
 8008afc:	e000      	b.n	8008b00 <numValue+0x154>
 8008afe:	4b10      	ldr	r3, [pc, #64]	@ (8008b40 <numValue+0x194>)
 8008b00:	60bb      	str	r3, [r7, #8]
            if ( 0 > strcmp( threshold, value ) ) return 0;
 8008b02:	69fa      	ldr	r2, [r7, #28]
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	0011      	movs	r1, r2
 8008b08:	0018      	movs	r0, r3
 8008b0a:	f7f7 fafd 	bl	8000108 <strcmp>
 8008b0e:	1e03      	subs	r3, r0, #0
 8008b10:	da01      	bge.n	8008b16 <numValue+0x16a>
 8008b12:	2300      	movs	r3, #0
 8008b14:	e00b      	b.n	8008b2e <numValue+0x182>
            *ptr = tmp;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	220f      	movs	r2, #15
 8008b1a:	18ba      	adds	r2, r7, r2
 8008b1c:	7812      	ldrb	r2, [r2, #0]
 8008b1e:	701a      	strb	r2, [r3, #0]
        }
    }
    ptr = setToNull( ptr );
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	0018      	movs	r0, r3
 8008b24:	f000 f9b4 	bl	8008e90 <setToNull>
 8008b28:	0003      	movs	r3, r0
 8008b2a:	607b      	str	r3, [r7, #4]
    return ptr;
 8008b2c:	687b      	ldr	r3, [r7, #4]
}
 8008b2e:	0018      	movs	r0, r3
 8008b30:	46bd      	mov	sp, r7
 8008b32:	b008      	add	sp, #32
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	46c0      	nop			@ (mov r8, r8)
 8008b38:	0801c4e0 	.word	0x0801c4e0
 8008b3c:	0801c27c 	.word	0x0801c27c
 8008b40:	0801c294 	.word	0x0801c294

08008b44 <add>:

/** Add a property to a JSON object or array.
  * @param obj The handler of the JSON object or array.
  * @param property The handler of the property to be added. */
static void add( json_t* obj, json_t* property ) {
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
    property->sibling = 0;
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2200      	movs	r2, #0
 8008b52:	601a      	str	r2, [r3, #0]
    if ( !obj->u.c.child ){
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d106      	bne.n	8008b6a <add+0x26>
	    obj->u.c.child = property;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	609a      	str	r2, [r3, #8]
	    obj->u.c.last_child = property;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	683a      	ldr	r2, [r7, #0]
 8008b66:	60da      	str	r2, [r3, #12]
    } else {
	    obj->u.c.last_child->sibling = property;
	    obj->u.c.last_child = property;
    }
}
 8008b68:	e006      	b.n	8008b78 <add+0x34>
	    obj->u.c.last_child->sibling = property;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	68db      	ldr	r3, [r3, #12]
 8008b6e:	683a      	ldr	r2, [r7, #0]
 8008b70:	601a      	str	r2, [r3, #0]
	    obj->u.c.last_child = property;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	683a      	ldr	r2, [r7, #0]
 8008b76:	60da      	str	r2, [r3, #12]
}
 8008b78:	46c0      	nop			@ (mov r8, r8)
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	b002      	add	sp, #8
 8008b7e:	bd80      	pop	{r7, pc}

08008b80 <objValue>:
  * @param ptr Pointer to first character.
  * @param obj The handler of the JSON root object or array.
  * @param pool The handler of a json pool for creating json instances.
  * @retval Pointer to first character after the value. If success.
  * @retval Null pointer if any error occur. */
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool ) {
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b088      	sub	sp, #32
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	60f8      	str	r0, [r7, #12]
 8008b88:	60b9      	str	r1, [r7, #8]
 8008b8a:	607a      	str	r2, [r7, #4]
    obj->type    = *ptr == '{' ? JSON_OBJ : JSON_ARRAY;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	3b7b      	subs	r3, #123	@ 0x7b
 8008b92:	1e5a      	subs	r2, r3, #1
 8008b94:	4193      	sbcs	r3, r2
 8008b96:	b2db      	uxtb	r3, r3
 8008b98:	001a      	movs	r2, r3
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	741a      	strb	r2, [r3, #16]
    obj->u.c.child = 0;
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	609a      	str	r2, [r3, #8]
    obj->sibling = 0;
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	601a      	str	r2, [r3, #0]
    ptr++;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	3301      	adds	r3, #1
 8008bae:	60fb      	str	r3, [r7, #12]
    for(;;) {
        ptr = goBlank( ptr );
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	0018      	movs	r0, r3
 8008bb4:	f000 f93a 	bl	8008e2c <goBlank>
 8008bb8:	0003      	movs	r3, r0
 8008bba:	60fb      	str	r3, [r7, #12]
        if ( !ptr ) return 0;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d101      	bne.n	8008bc6 <objValue+0x46>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e0c0      	b.n	8008d48 <objValue+0x1c8>
        if ( *ptr == ',' ) {
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	781b      	ldrb	r3, [r3, #0]
 8008bca:	2b2c      	cmp	r3, #44	@ 0x2c
 8008bcc:	d103      	bne.n	8008bd6 <objValue+0x56>
            ++ptr;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	60fb      	str	r3, [r7, #12]
            continue;
 8008bd4:	e0b7      	b.n	8008d46 <objValue+0x1c6>
        }
        char const endchar = ( obj->type == JSON_OBJ )? '}': ']';
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	7c1b      	ldrb	r3, [r3, #16]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d101      	bne.n	8008be2 <objValue+0x62>
 8008bde:	227d      	movs	r2, #125	@ 0x7d
 8008be0:	e000      	b.n	8008be4 <objValue+0x64>
 8008be2:	225d      	movs	r2, #93	@ 0x5d
 8008be4:	211f      	movs	r1, #31
 8008be6:	187b      	adds	r3, r7, r1
 8008be8:	701a      	strb	r2, [r3, #0]
        if ( *ptr == endchar ) {
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	187a      	adds	r2, r7, r1
 8008bf0:	7812      	ldrb	r2, [r2, #0]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d116      	bne.n	8008c24 <objValue+0xa4>
            *ptr = '\0';
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	701a      	strb	r2, [r3, #0]
            json_t* parentObj = obj->sibling;
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	617b      	str	r3, [r7, #20]
            if ( !parentObj ) return ++ptr;
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d104      	bne.n	8008c12 <objValue+0x92>
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	60fb      	str	r3, [r7, #12]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	e09a      	b.n	8008d48 <objValue+0x1c8>
            obj->sibling = 0;
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	2200      	movs	r2, #0
 8008c16:	601a      	str	r2, [r3, #0]
            obj = parentObj;
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	60bb      	str	r3, [r7, #8]
            ++ptr;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	3301      	adds	r3, #1
 8008c20:	60fb      	str	r3, [r7, #12]
            continue;
 8008c22:	e090      	b.n	8008d46 <objValue+0x1c6>
        }
        json_t* property = pool->alloc( pool );
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	0010      	movs	r0, r2
 8008c2c:	4798      	blx	r3
 8008c2e:	0003      	movs	r3, r0
 8008c30:	61bb      	str	r3, [r7, #24]
        if ( !property ) return 0;
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d101      	bne.n	8008c3c <objValue+0xbc>
 8008c38:	2300      	movs	r3, #0
 8008c3a:	e085      	b.n	8008d48 <objValue+0x1c8>
        if( obj->type != JSON_ARRAY ) {
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	7c1b      	ldrb	r3, [r3, #16]
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d012      	beq.n	8008c6a <objValue+0xea>
            if ( *ptr != '\"' ) return 0;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	2b22      	cmp	r3, #34	@ 0x22
 8008c4a:	d001      	beq.n	8008c50 <objValue+0xd0>
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	e07b      	b.n	8008d48 <objValue+0x1c8>
            ptr = propertyName( ptr, property );
 8008c50:	69ba      	ldr	r2, [r7, #24]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	0011      	movs	r1, r2
 8008c56:	0018      	movs	r0, r3
 8008c58:	f7ff fd82 	bl	8008760 <propertyName>
 8008c5c:	0003      	movs	r3, r0
 8008c5e:	60fb      	str	r3, [r7, #12]
            if ( !ptr ) return 0;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d104      	bne.n	8008c70 <objValue+0xf0>
 8008c66:	2300      	movs	r3, #0
 8008c68:	e06e      	b.n	8008d48 <objValue+0x1c8>
        }
        else property->name = 0;
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	605a      	str	r2, [r3, #4]
        add( obj, property );
 8008c70:	69ba      	ldr	r2, [r7, #24]
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	0011      	movs	r1, r2
 8008c76:	0018      	movs	r0, r3
 8008c78:	f7ff ff64 	bl	8008b44 <add>
        property->u.value = ptr;
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	609a      	str	r2, [r3, #8]
        switch( *ptr ) {
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	2b22      	cmp	r3, #34	@ 0x22
 8008c88:	d02a      	beq.n	8008ce0 <objValue+0x160>
 8008c8a:	db4d      	blt.n	8008d28 <objValue+0x1a8>
 8008c8c:	2b7b      	cmp	r3, #123	@ 0x7b
 8008c8e:	dc4b      	bgt.n	8008d28 <objValue+0x1a8>
 8008c90:	2b5b      	cmp	r3, #91	@ 0x5b
 8008c92:	db49      	blt.n	8008d28 <objValue+0x1a8>
 8008c94:	3b5b      	subs	r3, #91	@ 0x5b
 8008c96:	2b20      	cmp	r3, #32
 8008c98:	d846      	bhi.n	8008d28 <objValue+0x1a8>
 8008c9a:	009a      	lsls	r2, r3, #2
 8008c9c:	4b2c      	ldr	r3, [pc, #176]	@ (8008d50 <objValue+0x1d0>)
 8008c9e:	18d3      	adds	r3, r2, r3
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	469f      	mov	pc, r3
            case '{':
                property->type    = JSON_OBJ;
 8008ca4:	69bb      	ldr	r3, [r7, #24]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	2200      	movs	r2, #0
 8008cae:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	601a      	str	r2, [r3, #0]
                obj = property;
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	60bb      	str	r3, [r7, #8]
                ++ptr;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	60fb      	str	r3, [r7, #12]
                break;
 8008cc0:	e03b      	b.n	8008d3a <objValue+0x1ba>
            case '[':
                property->type    = JSON_ARRAY;
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	68ba      	ldr	r2, [r7, #8]
 8008cd2:	601a      	str	r2, [r3, #0]
                obj = property;
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	60bb      	str	r3, [r7, #8]
                ++ptr;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	3301      	adds	r3, #1
 8008cdc:	60fb      	str	r3, [r7, #12]
                break;
 8008cde:	e02c      	b.n	8008d3a <objValue+0x1ba>
            case '\"': ptr = textValue( ptr, property );  break;
 8008ce0:	69ba      	ldr	r2, [r7, #24]
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	0011      	movs	r1, r2
 8008ce6:	0018      	movs	r0, r3
 8008ce8:	f7ff fd6c 	bl	80087c4 <textValue>
 8008cec:	0003      	movs	r3, r0
 8008cee:	60fb      	str	r3, [r7, #12]
 8008cf0:	e023      	b.n	8008d3a <objValue+0x1ba>
            case 't':  ptr = trueValue( ptr, property );  break;
 8008cf2:	69ba      	ldr	r2, [r7, #24]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	0011      	movs	r1, r2
 8008cf8:	0018      	movs	r0, r3
 8008cfa:	f7ff fdcf 	bl	800889c <trueValue>
 8008cfe:	0003      	movs	r3, r0
 8008d00:	60fb      	str	r3, [r7, #12]
 8008d02:	e01a      	b.n	8008d3a <objValue+0x1ba>
            case 'f':  ptr = falseValue( ptr, property ); break;
 8008d04:	69ba      	ldr	r2, [r7, #24]
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	0011      	movs	r1, r2
 8008d0a:	0018      	movs	r0, r3
 8008d0c:	f7ff fdd8 	bl	80088c0 <falseValue>
 8008d10:	0003      	movs	r3, r0
 8008d12:	60fb      	str	r3, [r7, #12]
 8008d14:	e011      	b.n	8008d3a <objValue+0x1ba>
            case 'n':  ptr = nullValue( ptr, property );  break;
 8008d16:	69ba      	ldr	r2, [r7, #24]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	0011      	movs	r1, r2
 8008d1c:	0018      	movs	r0, r3
 8008d1e:	f7ff fde1 	bl	80088e4 <nullValue>
 8008d22:	0003      	movs	r3, r0
 8008d24:	60fb      	str	r3, [r7, #12]
 8008d26:	e008      	b.n	8008d3a <objValue+0x1ba>
            default:   ptr = numValue( ptr, property );   break;
 8008d28:	69ba      	ldr	r2, [r7, #24]
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	0011      	movs	r1, r2
 8008d2e:	0018      	movs	r0, r3
 8008d30:	f7ff fe3c 	bl	80089ac <numValue>
 8008d34:	0003      	movs	r3, r0
 8008d36:	60fb      	str	r3, [r7, #12]
 8008d38:	46c0      	nop			@ (mov r8, r8)
        }
        if ( !ptr ) return 0;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d000      	beq.n	8008d42 <objValue+0x1c2>
 8008d40:	e736      	b.n	8008bb0 <objValue+0x30>
 8008d42:	2300      	movs	r3, #0
 8008d44:	e000      	b.n	8008d48 <objValue+0x1c8>
    for(;;) {
 8008d46:	e733      	b.n	8008bb0 <objValue+0x30>
    }
}
 8008d48:	0018      	movs	r0, r3
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	b008      	add	sp, #32
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	0801c1e8 	.word	0x0801c1e8

08008d54 <poolInit>:

/** Initialize a json pool.
  * @param pool The handler of the pool.
  * @return a instance of a json. */
static json_t* poolInit( jsonPool_t* pool ) {
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	3b0c      	subs	r3, #12
 8008d60:	60fb      	str	r3, [r7, #12]
    spool->nextFree = 1;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2201      	movs	r2, #1
 8008d66:	609a      	str	r2, [r3, #8]
    return spool->mem;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
}
 8008d6c:	0018      	movs	r0, r3
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	b004      	add	sp, #16
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <poolAlloc>:

/** Create an instance of a json from a pool.
  * @param pool The handler of the pool.
  * @retval The handler of the new instance if success.
  * @retval Null pointer if the pool was empty. */
static json_t* poolAlloc( jsonPool_t* pool ) {
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b084      	sub	sp, #16
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	3b0c      	subs	r3, #12
 8008d80:	60fb      	str	r3, [r7, #12]
    if ( spool->nextFree >= spool->qty ) return 0;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	689a      	ldr	r2, [r3, #8]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d301      	bcc.n	8008d92 <poolAlloc+0x1e>
 8008d8e:	2300      	movs	r3, #0
 8008d90:	e00b      	b.n	8008daa <poolAlloc+0x36>
    return spool->mem + spool->nextFree++;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	6819      	ldr	r1, [r3, #0]
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	689a      	ldr	r2, [r3, #8]
 8008d9a:	1c50      	adds	r0, r2, #1
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6098      	str	r0, [r3, #8]
 8008da0:	0013      	movs	r3, r2
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	189b      	adds	r3, r3, r2
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	18cb      	adds	r3, r1, r3
}
 8008daa:	0018      	movs	r0, r3
 8008dac:	46bd      	mov	sp, r7
 8008dae:	b004      	add	sp, #16
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <isOneOfThem>:

/** Checks whether an character belongs to set.
  * @param ch Character value to be checked.
  * @param set Set of characters. It is just a null-terminated string.
  * @return true or false there is membership or not. */
static bool isOneOfThem( char ch, char const* set ) {
 8008db2:	b580      	push	{r7, lr}
 8008db4:	b082      	sub	sp, #8
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	0002      	movs	r2, r0
 8008dba:	6039      	str	r1, [r7, #0]
 8008dbc:	1dfb      	adds	r3, r7, #7
 8008dbe:	701a      	strb	r2, [r3, #0]
    while( *set != '\0' )
 8008dc0:	e009      	b.n	8008dd6 <isOneOfThem+0x24>
        if ( ch == *set++ )
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	1c5a      	adds	r2, r3, #1
 8008dc6:	603a      	str	r2, [r7, #0]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	1dfa      	adds	r2, r7, #7
 8008dcc:	7812      	ldrb	r2, [r2, #0]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d101      	bne.n	8008dd6 <isOneOfThem+0x24>
            return true;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e004      	b.n	8008de0 <isOneOfThem+0x2e>
    while( *set != '\0' )
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1f1      	bne.n	8008dc2 <isOneOfThem+0x10>
    return false;
 8008dde:	2300      	movs	r3, #0
}
 8008de0:	0018      	movs	r0, r3
 8008de2:	46bd      	mov	sp, r7
 8008de4:	b002      	add	sp, #8
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <goWhile>:

/** Increases a pointer while it points to a character that belongs to a set.
  * @param str The initial pointer value.
  * @param set Set of characters. It is just a null-terminated string.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goWhile( char* str, char const* set ) {
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
    for(; *str != '\0'; ++str ) {
 8008df2:	e012      	b.n	8008e1a <goWhile+0x32>
        if ( !isOneOfThem( *str, set ) )
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	683a      	ldr	r2, [r7, #0]
 8008dfa:	0011      	movs	r1, r2
 8008dfc:	0018      	movs	r0, r3
 8008dfe:	f7ff ffd8 	bl	8008db2 <isOneOfThem>
 8008e02:	0003      	movs	r3, r0
 8008e04:	001a      	movs	r2, r3
 8008e06:	2301      	movs	r3, #1
 8008e08:	4053      	eors	r3, r2
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d001      	beq.n	8008e14 <goWhile+0x2c>
            return str;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	e007      	b.n	8008e24 <goWhile+0x3c>
    for(; *str != '\0'; ++str ) {
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	3301      	adds	r3, #1
 8008e18:	607b      	str	r3, [r7, #4]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1e8      	bne.n	8008df4 <goWhile+0xc>
    }
    return 0;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	0018      	movs	r0, r3
 8008e26:	46bd      	mov	sp, r7
 8008e28:	b002      	add	sp, #8
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <goBlank>:
static char const* const blank = " \n\r\t\f";

/** Increases a pointer while it points to a white space character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goBlank( char* str ) {
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
    return goWhile( str, blank );
 8008e34:	4a05      	ldr	r2, [pc, #20]	@ (8008e4c <goBlank+0x20>)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	0011      	movs	r1, r2
 8008e3a:	0018      	movs	r0, r3
 8008e3c:	f7ff ffd4 	bl	8008de8 <goWhile>
 8008e40:	0003      	movs	r3, r0
}
 8008e42:	0018      	movs	r0, r3
 8008e44:	46bd      	mov	sp, r7
 8008e46:	b002      	add	sp, #8
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	46c0      	nop			@ (mov r8, r8)
 8008e4c:	08011994 	.word	0x08011994

08008e50 <goNum>:

/** Increases a pointer while it points to a decimal digit character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goNum( char* str ) {
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b082      	sub	sp, #8
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
    for( ; *str != '\0'; ++str ) {
 8008e58:	e00e      	b.n	8008e78 <goNum+0x28>
        if ( !isdigit( (int)(*str) ) )
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	1c5a      	adds	r2, r3, #1
 8008e60:	4b0a      	ldr	r3, [pc, #40]	@ (8008e8c <goNum+0x3c>)
 8008e62:	18d3      	adds	r3, r2, r3
 8008e64:	781b      	ldrb	r3, [r3, #0]
 8008e66:	001a      	movs	r2, r3
 8008e68:	2304      	movs	r3, #4
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	d101      	bne.n	8008e72 <goNum+0x22>
            return str;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	e007      	b.n	8008e82 <goNum+0x32>
    for( ; *str != '\0'; ++str ) {
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	3301      	adds	r3, #1
 8008e76:	607b      	str	r3, [r7, #4]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d1ec      	bne.n	8008e5a <goNum+0xa>
    }
    return 0;
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	0018      	movs	r0, r3
 8008e84:	46bd      	mov	sp, r7
 8008e86:	b002      	add	sp, #8
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	46c0      	nop			@ (mov r8, r8)
 8008e8c:	0801c4e0 	.word	0x0801c4e0

08008e90 <setToNull>:
static char const* const endofblock = "}]";

/** Set a char to '\0' and increase its pointer if the char is different to '}' or ']'.
  * @param ch Pointer to character.
  * @return  Final value pointer. */
static char* setToNull( char* ch ) {
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
    if ( !isOneOfThem( *ch, endofblock ) ) *ch++ = '\0';
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8008ec8 <setToNull+0x38>)
 8008e9e:	0011      	movs	r1, r2
 8008ea0:	0018      	movs	r0, r3
 8008ea2:	f7ff ff86 	bl	8008db2 <isOneOfThem>
 8008ea6:	0003      	movs	r3, r0
 8008ea8:	001a      	movs	r2, r3
 8008eaa:	2301      	movs	r3, #1
 8008eac:	4053      	eors	r3, r2
 8008eae:	b2db      	uxtb	r3, r3
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d004      	beq.n	8008ebe <setToNull+0x2e>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	1c5a      	adds	r2, r3, #1
 8008eb8:	607a      	str	r2, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	701a      	strb	r2, [r3, #0]
    return ch;
 8008ebe:	687b      	ldr	r3, [r7, #4]
}
 8008ec0:	0018      	movs	r0, r3
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	b002      	add	sp, #8
 8008ec6:	bd80      	pop	{r7, pc}
 8008ec8:	0801199c 	.word	0x0801199c

08008ecc <isEndOfPrimitive>:

/** Indicate if a character is the end of a primitive value. */
static bool isEndOfPrimitive( char ch ) {
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b082      	sub	sp, #8
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	0002      	movs	r2, r0
 8008ed4:	1dfb      	adds	r3, r7, #7
 8008ed6:	701a      	strb	r2, [r3, #0]
    return ch == ',' || isOneOfThem( ch, blank ) || isOneOfThem( ch, endofblock );
 8008ed8:	1dfb      	adds	r3, r7, #7
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	2b2c      	cmp	r3, #44	@ 0x2c
 8008ede:	d011      	beq.n	8008f04 <isEndOfPrimitive+0x38>
 8008ee0:	4a0e      	ldr	r2, [pc, #56]	@ (8008f1c <isEndOfPrimitive+0x50>)
 8008ee2:	1dfb      	adds	r3, r7, #7
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	0011      	movs	r1, r2
 8008ee8:	0018      	movs	r0, r3
 8008eea:	f7ff ff62 	bl	8008db2 <isOneOfThem>
 8008eee:	1e03      	subs	r3, r0, #0
 8008ef0:	d108      	bne.n	8008f04 <isEndOfPrimitive+0x38>
 8008ef2:	4a0b      	ldr	r2, [pc, #44]	@ (8008f20 <isEndOfPrimitive+0x54>)
 8008ef4:	1dfb      	adds	r3, r7, #7
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	0011      	movs	r1, r2
 8008efa:	0018      	movs	r0, r3
 8008efc:	f7ff ff59 	bl	8008db2 <isOneOfThem>
 8008f00:	1e03      	subs	r3, r0, #0
 8008f02:	d001      	beq.n	8008f08 <isEndOfPrimitive+0x3c>
 8008f04:	2301      	movs	r3, #1
 8008f06:	e000      	b.n	8008f0a <isEndOfPrimitive+0x3e>
 8008f08:	2300      	movs	r3, #0
 8008f0a:	1c1a      	adds	r2, r3, #0
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	4013      	ands	r3, r2
 8008f10:	b2db      	uxtb	r3, r3
}
 8008f12:	0018      	movs	r0, r3
 8008f14:	46bd      	mov	sp, r7
 8008f16:	b002      	add	sp, #8
 8008f18:	bd80      	pop	{r7, pc}
 8008f1a:	46c0      	nop			@ (mov r8, r8)
 8008f1c:	08011994 	.word	0x08011994
 8008f20:	0801199c 	.word	0x0801199c

08008f24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008f24:	480d      	ldr	r0, [pc, #52]	@ (8008f5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008f26:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008f28:	f7ff faac 	bl	8008484 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008f2c:	480c      	ldr	r0, [pc, #48]	@ (8008f60 <LoopForever+0x6>)
  ldr r1, =_edata
 8008f2e:	490d      	ldr	r1, [pc, #52]	@ (8008f64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008f30:	4a0d      	ldr	r2, [pc, #52]	@ (8008f68 <LoopForever+0xe>)
  movs r3, #0
 8008f32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008f34:	e002      	b.n	8008f3c <LoopCopyDataInit>

08008f36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008f36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008f38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008f3a:	3304      	adds	r3, #4

08008f3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008f3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008f3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008f40:	d3f9      	bcc.n	8008f36 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008f42:	4a0a      	ldr	r2, [pc, #40]	@ (8008f6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8008f44:	4c0a      	ldr	r4, [pc, #40]	@ (8008f70 <LoopForever+0x16>)
  movs r3, #0
 8008f46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008f48:	e001      	b.n	8008f4e <LoopFillZerobss>

08008f4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008f4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008f4c:	3204      	adds	r2, #4

08008f4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008f4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008f50:	d3fb      	bcc.n	8008f4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008f52:	f006 f8cb 	bl	800f0ec <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008f56:	f7fb fdd7 	bl	8004b08 <main>

08008f5a <LoopForever>:

LoopForever:
  b LoopForever
 8008f5a:	e7fe      	b.n	8008f5a <LoopForever>
  ldr   r0, =_estack
 8008f5c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8008f60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008f64:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8008f68:	0801c710 	.word	0x0801c710
  ldr r2, =_sbss
 8008f6c:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 8008f70:	20001644 	.word	0x20001644

08008f74 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008f74:	e7fe      	b.n	8008f74 <ADC1_COMP_IRQHandler>
	...

08008f78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008f7e:	1dfb      	adds	r3, r7, #7
 8008f80:	2200      	movs	r2, #0
 8008f82:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008f84:	4b0b      	ldr	r3, [pc, #44]	@ (8008fb4 <HAL_Init+0x3c>)
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	4b0a      	ldr	r3, [pc, #40]	@ (8008fb4 <HAL_Init+0x3c>)
 8008f8a:	2180      	movs	r1, #128	@ 0x80
 8008f8c:	0049      	lsls	r1, r1, #1
 8008f8e:	430a      	orrs	r2, r1
 8008f90:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008f92:	2003      	movs	r0, #3
 8008f94:	f000 f810 	bl	8008fb8 <HAL_InitTick>
 8008f98:	1e03      	subs	r3, r0, #0
 8008f9a:	d003      	beq.n	8008fa4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008f9c:	1dfb      	adds	r3, r7, #7
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	701a      	strb	r2, [r3, #0]
 8008fa2:	e001      	b.n	8008fa8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008fa4:	f7fe ff40 	bl	8007e28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008fa8:	1dfb      	adds	r3, r7, #7
 8008faa:	781b      	ldrb	r3, [r3, #0]
}
 8008fac:	0018      	movs	r0, r3
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	b002      	add	sp, #8
 8008fb2:	bd80      	pop	{r7, pc}
 8008fb4:	40022000 	.word	0x40022000

08008fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008fb8:	b590      	push	{r4, r7, lr}
 8008fba:	b085      	sub	sp, #20
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008fc0:	230f      	movs	r3, #15
 8008fc2:	18fb      	adds	r3, r7, r3
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8008fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8009040 <HAL_InitTick+0x88>)
 8008fca:	781b      	ldrb	r3, [r3, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d02b      	beq.n	8009028 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8008fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8009044 <HAL_InitTick+0x8c>)
 8008fd2:	681c      	ldr	r4, [r3, #0]
 8008fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8009040 <HAL_InitTick+0x88>)
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	0019      	movs	r1, r3
 8008fda:	23fa      	movs	r3, #250	@ 0xfa
 8008fdc:	0098      	lsls	r0, r3, #2
 8008fde:	f7f7 f8b9 	bl	8000154 <__udivsi3>
 8008fe2:	0003      	movs	r3, r0
 8008fe4:	0019      	movs	r1, r3
 8008fe6:	0020      	movs	r0, r4
 8008fe8:	f7f7 f8b4 	bl	8000154 <__udivsi3>
 8008fec:	0003      	movs	r3, r0
 8008fee:	0018      	movs	r0, r3
 8008ff0:	f000 f953 	bl	800929a <HAL_SYSTICK_Config>
 8008ff4:	1e03      	subs	r3, r0, #0
 8008ff6:	d112      	bne.n	800901e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2b03      	cmp	r3, #3
 8008ffc:	d80a      	bhi.n	8009014 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008ffe:	6879      	ldr	r1, [r7, #4]
 8009000:	2301      	movs	r3, #1
 8009002:	425b      	negs	r3, r3
 8009004:	2200      	movs	r2, #0
 8009006:	0018      	movs	r0, r3
 8009008:	f000 f922 	bl	8009250 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800900c:	4b0e      	ldr	r3, [pc, #56]	@ (8009048 <HAL_InitTick+0x90>)
 800900e:	687a      	ldr	r2, [r7, #4]
 8009010:	601a      	str	r2, [r3, #0]
 8009012:	e00d      	b.n	8009030 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8009014:	230f      	movs	r3, #15
 8009016:	18fb      	adds	r3, r7, r3
 8009018:	2201      	movs	r2, #1
 800901a:	701a      	strb	r2, [r3, #0]
 800901c:	e008      	b.n	8009030 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800901e:	230f      	movs	r3, #15
 8009020:	18fb      	adds	r3, r7, r3
 8009022:	2201      	movs	r2, #1
 8009024:	701a      	strb	r2, [r3, #0]
 8009026:	e003      	b.n	8009030 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009028:	230f      	movs	r3, #15
 800902a:	18fb      	adds	r3, r7, r3
 800902c:	2201      	movs	r2, #1
 800902e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8009030:	230f      	movs	r3, #15
 8009032:	18fb      	adds	r3, r7, r3
 8009034:	781b      	ldrb	r3, [r3, #0]
}
 8009036:	0018      	movs	r0, r3
 8009038:	46bd      	mov	sp, r7
 800903a:	b005      	add	sp, #20
 800903c:	bd90      	pop	{r4, r7, pc}
 800903e:	46c0      	nop			@ (mov r8, r8)
 8009040:	2000000c 	.word	0x2000000c
 8009044:	20000004 	.word	0x20000004
 8009048:	20000008 	.word	0x20000008

0800904c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009050:	4b05      	ldr	r3, [pc, #20]	@ (8009068 <HAL_IncTick+0x1c>)
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	001a      	movs	r2, r3
 8009056:	4b05      	ldr	r3, [pc, #20]	@ (800906c <HAL_IncTick+0x20>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	18d2      	adds	r2, r2, r3
 800905c:	4b03      	ldr	r3, [pc, #12]	@ (800906c <HAL_IncTick+0x20>)
 800905e:	601a      	str	r2, [r3, #0]
}
 8009060:	46c0      	nop			@ (mov r8, r8)
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	46c0      	nop			@ (mov r8, r8)
 8009068:	2000000c 	.word	0x2000000c
 800906c:	200014d8 	.word	0x200014d8

08009070 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	af00      	add	r7, sp, #0
  return uwTick;
 8009074:	4b02      	ldr	r3, [pc, #8]	@ (8009080 <HAL_GetTick+0x10>)
 8009076:	681b      	ldr	r3, [r3, #0]
}
 8009078:	0018      	movs	r0, r3
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}
 800907e:	46c0      	nop			@ (mov r8, r8)
 8009080:	200014d8 	.word	0x200014d8

08009084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b084      	sub	sp, #16
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800908c:	f7ff fff0 	bl	8009070 <HAL_GetTick>
 8009090:	0003      	movs	r3, r0
 8009092:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	3301      	adds	r3, #1
 800909c:	d005      	beq.n	80090aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800909e:	4b0a      	ldr	r3, [pc, #40]	@ (80090c8 <HAL_Delay+0x44>)
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	001a      	movs	r2, r3
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	189b      	adds	r3, r3, r2
 80090a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80090aa:	46c0      	nop			@ (mov r8, r8)
 80090ac:	f7ff ffe0 	bl	8009070 <HAL_GetTick>
 80090b0:	0002      	movs	r2, r0
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	1ad3      	subs	r3, r2, r3
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d8f7      	bhi.n	80090ac <HAL_Delay+0x28>
  {
  }
}
 80090bc:	46c0      	nop			@ (mov r8, r8)
 80090be:	46c0      	nop			@ (mov r8, r8)
 80090c0:	46bd      	mov	sp, r7
 80090c2:	b004      	add	sp, #16
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	46c0      	nop			@ (mov r8, r8)
 80090c8:	2000000c 	.word	0x2000000c

080090cc <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b082      	sub	sp, #8
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80090d4:	4b06      	ldr	r3, [pc, #24]	@ (80090f0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a06      	ldr	r2, [pc, #24]	@ (80090f4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80090da:	4013      	ands	r3, r2
 80090dc:	0019      	movs	r1, r3
 80090de:	4b04      	ldr	r3, [pc, #16]	@ (80090f0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80090e0:	687a      	ldr	r2, [r7, #4]
 80090e2:	430a      	orrs	r2, r1
 80090e4:	601a      	str	r2, [r3, #0]
}
 80090e6:	46c0      	nop			@ (mov r8, r8)
 80090e8:	46bd      	mov	sp, r7
 80090ea:	b002      	add	sp, #8
 80090ec:	bd80      	pop	{r7, pc}
 80090ee:	46c0      	nop			@ (mov r8, r8)
 80090f0:	40010000 	.word	0x40010000
 80090f4:	fffff9ff 	.word	0xfffff9ff

080090f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b082      	sub	sp, #8
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	0002      	movs	r2, r0
 8009100:	1dfb      	adds	r3, r7, #7
 8009102:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8009104:	1dfb      	adds	r3, r7, #7
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	2b7f      	cmp	r3, #127	@ 0x7f
 800910a:	d809      	bhi.n	8009120 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800910c:	1dfb      	adds	r3, r7, #7
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	001a      	movs	r2, r3
 8009112:	231f      	movs	r3, #31
 8009114:	401a      	ands	r2, r3
 8009116:	4b04      	ldr	r3, [pc, #16]	@ (8009128 <__NVIC_EnableIRQ+0x30>)
 8009118:	2101      	movs	r1, #1
 800911a:	4091      	lsls	r1, r2
 800911c:	000a      	movs	r2, r1
 800911e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8009120:	46c0      	nop			@ (mov r8, r8)
 8009122:	46bd      	mov	sp, r7
 8009124:	b002      	add	sp, #8
 8009126:	bd80      	pop	{r7, pc}
 8009128:	e000e100 	.word	0xe000e100

0800912c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800912c:	b590      	push	{r4, r7, lr}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	0002      	movs	r2, r0
 8009134:	6039      	str	r1, [r7, #0]
 8009136:	1dfb      	adds	r3, r7, #7
 8009138:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800913a:	1dfb      	adds	r3, r7, #7
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009140:	d828      	bhi.n	8009194 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009142:	4a2f      	ldr	r2, [pc, #188]	@ (8009200 <__NVIC_SetPriority+0xd4>)
 8009144:	1dfb      	adds	r3, r7, #7
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	b25b      	sxtb	r3, r3
 800914a:	089b      	lsrs	r3, r3, #2
 800914c:	33c0      	adds	r3, #192	@ 0xc0
 800914e:	009b      	lsls	r3, r3, #2
 8009150:	589b      	ldr	r3, [r3, r2]
 8009152:	1dfa      	adds	r2, r7, #7
 8009154:	7812      	ldrb	r2, [r2, #0]
 8009156:	0011      	movs	r1, r2
 8009158:	2203      	movs	r2, #3
 800915a:	400a      	ands	r2, r1
 800915c:	00d2      	lsls	r2, r2, #3
 800915e:	21ff      	movs	r1, #255	@ 0xff
 8009160:	4091      	lsls	r1, r2
 8009162:	000a      	movs	r2, r1
 8009164:	43d2      	mvns	r2, r2
 8009166:	401a      	ands	r2, r3
 8009168:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	019b      	lsls	r3, r3, #6
 800916e:	22ff      	movs	r2, #255	@ 0xff
 8009170:	401a      	ands	r2, r3
 8009172:	1dfb      	adds	r3, r7, #7
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	0018      	movs	r0, r3
 8009178:	2303      	movs	r3, #3
 800917a:	4003      	ands	r3, r0
 800917c:	00db      	lsls	r3, r3, #3
 800917e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009180:	481f      	ldr	r0, [pc, #124]	@ (8009200 <__NVIC_SetPriority+0xd4>)
 8009182:	1dfb      	adds	r3, r7, #7
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	b25b      	sxtb	r3, r3
 8009188:	089b      	lsrs	r3, r3, #2
 800918a:	430a      	orrs	r2, r1
 800918c:	33c0      	adds	r3, #192	@ 0xc0
 800918e:	009b      	lsls	r3, r3, #2
 8009190:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8009192:	e031      	b.n	80091f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009194:	4a1b      	ldr	r2, [pc, #108]	@ (8009204 <__NVIC_SetPriority+0xd8>)
 8009196:	1dfb      	adds	r3, r7, #7
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	0019      	movs	r1, r3
 800919c:	230f      	movs	r3, #15
 800919e:	400b      	ands	r3, r1
 80091a0:	3b08      	subs	r3, #8
 80091a2:	089b      	lsrs	r3, r3, #2
 80091a4:	3306      	adds	r3, #6
 80091a6:	009b      	lsls	r3, r3, #2
 80091a8:	18d3      	adds	r3, r2, r3
 80091aa:	3304      	adds	r3, #4
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	1dfa      	adds	r2, r7, #7
 80091b0:	7812      	ldrb	r2, [r2, #0]
 80091b2:	0011      	movs	r1, r2
 80091b4:	2203      	movs	r2, #3
 80091b6:	400a      	ands	r2, r1
 80091b8:	00d2      	lsls	r2, r2, #3
 80091ba:	21ff      	movs	r1, #255	@ 0xff
 80091bc:	4091      	lsls	r1, r2
 80091be:	000a      	movs	r2, r1
 80091c0:	43d2      	mvns	r2, r2
 80091c2:	401a      	ands	r2, r3
 80091c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	019b      	lsls	r3, r3, #6
 80091ca:	22ff      	movs	r2, #255	@ 0xff
 80091cc:	401a      	ands	r2, r3
 80091ce:	1dfb      	adds	r3, r7, #7
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	0018      	movs	r0, r3
 80091d4:	2303      	movs	r3, #3
 80091d6:	4003      	ands	r3, r0
 80091d8:	00db      	lsls	r3, r3, #3
 80091da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80091dc:	4809      	ldr	r0, [pc, #36]	@ (8009204 <__NVIC_SetPriority+0xd8>)
 80091de:	1dfb      	adds	r3, r7, #7
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	001c      	movs	r4, r3
 80091e4:	230f      	movs	r3, #15
 80091e6:	4023      	ands	r3, r4
 80091e8:	3b08      	subs	r3, #8
 80091ea:	089b      	lsrs	r3, r3, #2
 80091ec:	430a      	orrs	r2, r1
 80091ee:	3306      	adds	r3, #6
 80091f0:	009b      	lsls	r3, r3, #2
 80091f2:	18c3      	adds	r3, r0, r3
 80091f4:	3304      	adds	r3, #4
 80091f6:	601a      	str	r2, [r3, #0]
}
 80091f8:	46c0      	nop			@ (mov r8, r8)
 80091fa:	46bd      	mov	sp, r7
 80091fc:	b003      	add	sp, #12
 80091fe:	bd90      	pop	{r4, r7, pc}
 8009200:	e000e100 	.word	0xe000e100
 8009204:	e000ed00 	.word	0xe000ed00

08009208 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	1e5a      	subs	r2, r3, #1
 8009214:	2380      	movs	r3, #128	@ 0x80
 8009216:	045b      	lsls	r3, r3, #17
 8009218:	429a      	cmp	r2, r3
 800921a:	d301      	bcc.n	8009220 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800921c:	2301      	movs	r3, #1
 800921e:	e010      	b.n	8009242 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009220:	4b0a      	ldr	r3, [pc, #40]	@ (800924c <SysTick_Config+0x44>)
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	3a01      	subs	r2, #1
 8009226:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009228:	2301      	movs	r3, #1
 800922a:	425b      	negs	r3, r3
 800922c:	2103      	movs	r1, #3
 800922e:	0018      	movs	r0, r3
 8009230:	f7ff ff7c 	bl	800912c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009234:	4b05      	ldr	r3, [pc, #20]	@ (800924c <SysTick_Config+0x44>)
 8009236:	2200      	movs	r2, #0
 8009238:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800923a:	4b04      	ldr	r3, [pc, #16]	@ (800924c <SysTick_Config+0x44>)
 800923c:	2207      	movs	r2, #7
 800923e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009240:	2300      	movs	r3, #0
}
 8009242:	0018      	movs	r0, r3
 8009244:	46bd      	mov	sp, r7
 8009246:	b002      	add	sp, #8
 8009248:	bd80      	pop	{r7, pc}
 800924a:	46c0      	nop			@ (mov r8, r8)
 800924c:	e000e010 	.word	0xe000e010

08009250 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	60b9      	str	r1, [r7, #8]
 8009258:	607a      	str	r2, [r7, #4]
 800925a:	210f      	movs	r1, #15
 800925c:	187b      	adds	r3, r7, r1
 800925e:	1c02      	adds	r2, r0, #0
 8009260:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8009262:	68ba      	ldr	r2, [r7, #8]
 8009264:	187b      	adds	r3, r7, r1
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	b25b      	sxtb	r3, r3
 800926a:	0011      	movs	r1, r2
 800926c:	0018      	movs	r0, r3
 800926e:	f7ff ff5d 	bl	800912c <__NVIC_SetPriority>
}
 8009272:	46c0      	nop			@ (mov r8, r8)
 8009274:	46bd      	mov	sp, r7
 8009276:	b004      	add	sp, #16
 8009278:	bd80      	pop	{r7, pc}

0800927a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800927a:	b580      	push	{r7, lr}
 800927c:	b082      	sub	sp, #8
 800927e:	af00      	add	r7, sp, #0
 8009280:	0002      	movs	r2, r0
 8009282:	1dfb      	adds	r3, r7, #7
 8009284:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009286:	1dfb      	adds	r3, r7, #7
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	b25b      	sxtb	r3, r3
 800928c:	0018      	movs	r0, r3
 800928e:	f7ff ff33 	bl	80090f8 <__NVIC_EnableIRQ>
}
 8009292:	46c0      	nop			@ (mov r8, r8)
 8009294:	46bd      	mov	sp, r7
 8009296:	b002      	add	sp, #8
 8009298:	bd80      	pop	{r7, pc}

0800929a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800929a:	b580      	push	{r7, lr}
 800929c:	b082      	sub	sp, #8
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	0018      	movs	r0, r3
 80092a6:	f7ff ffaf 	bl	8009208 <SysTick_Config>
 80092aa:	0003      	movs	r3, r0
}
 80092ac:	0018      	movs	r0, r3
 80092ae:	46bd      	mov	sp, r7
 80092b0:	b002      	add	sp, #8
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80092b4:	b5b0      	push	{r4, r5, r7, lr}
 80092b6:	b086      	sub	sp, #24
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	603a      	str	r2, [r7, #0]
 80092c0:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80092c2:	4b21      	ldr	r3, [pc, #132]	@ (8009348 <HAL_FLASH_Program+0x94>)
 80092c4:	781b      	ldrb	r3, [r3, #0]
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d101      	bne.n	80092ce <HAL_FLASH_Program+0x1a>
 80092ca:	2302      	movs	r3, #2
 80092cc:	e038      	b.n	8009340 <HAL_FLASH_Program+0x8c>
 80092ce:	4b1e      	ldr	r3, [pc, #120]	@ (8009348 <HAL_FLASH_Program+0x94>)
 80092d0:	2201      	movs	r2, #1
 80092d2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80092d4:	4b1c      	ldr	r3, [pc, #112]	@ (8009348 <HAL_FLASH_Program+0x94>)
 80092d6:	2200      	movs	r2, #0
 80092d8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80092da:	2517      	movs	r5, #23
 80092dc:	197c      	adds	r4, r7, r5
 80092de:	23fa      	movs	r3, #250	@ 0xfa
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	0018      	movs	r0, r3
 80092e4:	f000 f87a 	bl	80093dc <FLASH_WaitForLastOperation>
 80092e8:	0003      	movs	r3, r0
 80092ea:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80092ec:	197b      	adds	r3, r7, r5
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d11f      	bne.n	8009334 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d106      	bne.n	8009308 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80092fa:	683a      	ldr	r2, [r7, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	68b9      	ldr	r1, [r7, #8]
 8009300:	0008      	movs	r0, r1
 8009302:	f000 f8b9 	bl	8009478 <FLASH_Program_DoubleWord>
 8009306:	e005      	b.n	8009314 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8009308:	683a      	ldr	r2, [r7, #0]
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	0011      	movs	r1, r2
 800930e:	0018      	movs	r0, r3
 8009310:	f008 f9d2 	bl	80116b8 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009314:	2317      	movs	r3, #23
 8009316:	18fc      	adds	r4, r7, r3
 8009318:	23fa      	movs	r3, #250	@ 0xfa
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	0018      	movs	r0, r3
 800931e:	f000 f85d 	bl	80093dc <FLASH_WaitForLastOperation>
 8009322:	0003      	movs	r3, r0
 8009324:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8009326:	4b09      	ldr	r3, [pc, #36]	@ (800934c <HAL_FLASH_Program+0x98>)
 8009328:	695a      	ldr	r2, [r3, #20]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	43d9      	mvns	r1, r3
 800932e:	4b07      	ldr	r3, [pc, #28]	@ (800934c <HAL_FLASH_Program+0x98>)
 8009330:	400a      	ands	r2, r1
 8009332:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009334:	4b04      	ldr	r3, [pc, #16]	@ (8009348 <HAL_FLASH_Program+0x94>)
 8009336:	2200      	movs	r2, #0
 8009338:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800933a:	2317      	movs	r3, #23
 800933c:	18fb      	adds	r3, r7, r3
 800933e:	781b      	ldrb	r3, [r3, #0]
}
 8009340:	0018      	movs	r0, r3
 8009342:	46bd      	mov	sp, r7
 8009344:	b006      	add	sp, #24
 8009346:	bdb0      	pop	{r4, r5, r7, pc}
 8009348:	200014dc 	.word	0x200014dc
 800934c:	40022000 	.word	0x40022000

08009350 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b082      	sub	sp, #8
 8009354:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009356:	1dfb      	adds	r3, r7, #7
 8009358:	2200      	movs	r2, #0
 800935a:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800935c:	4b0b      	ldr	r3, [pc, #44]	@ (800938c <HAL_FLASH_Unlock+0x3c>)
 800935e:	695b      	ldr	r3, [r3, #20]
 8009360:	2b00      	cmp	r3, #0
 8009362:	da0c      	bge.n	800937e <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8009364:	4b09      	ldr	r3, [pc, #36]	@ (800938c <HAL_FLASH_Unlock+0x3c>)
 8009366:	4a0a      	ldr	r2, [pc, #40]	@ (8009390 <HAL_FLASH_Unlock+0x40>)
 8009368:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800936a:	4b08      	ldr	r3, [pc, #32]	@ (800938c <HAL_FLASH_Unlock+0x3c>)
 800936c:	4a09      	ldr	r2, [pc, #36]	@ (8009394 <HAL_FLASH_Unlock+0x44>)
 800936e:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8009370:	4b06      	ldr	r3, [pc, #24]	@ (800938c <HAL_FLASH_Unlock+0x3c>)
 8009372:	695b      	ldr	r3, [r3, #20]
 8009374:	2b00      	cmp	r3, #0
 8009376:	da02      	bge.n	800937e <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8009378:	1dfb      	adds	r3, r7, #7
 800937a:	2201      	movs	r2, #1
 800937c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800937e:	1dfb      	adds	r3, r7, #7
 8009380:	781b      	ldrb	r3, [r3, #0]
}
 8009382:	0018      	movs	r0, r3
 8009384:	46bd      	mov	sp, r7
 8009386:	b002      	add	sp, #8
 8009388:	bd80      	pop	{r7, pc}
 800938a:	46c0      	nop			@ (mov r8, r8)
 800938c:	40022000 	.word	0x40022000
 8009390:	45670123 	.word	0x45670123
 8009394:	cdef89ab 	.word	0xcdef89ab

08009398 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800939e:	1dfb      	adds	r3, r7, #7
 80093a0:	2201      	movs	r2, #1
 80093a2:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80093a4:	23fa      	movs	r3, #250	@ 0xfa
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	0018      	movs	r0, r3
 80093aa:	f000 f817 	bl	80093dc <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80093ae:	4b0a      	ldr	r3, [pc, #40]	@ (80093d8 <HAL_FLASH_Lock+0x40>)
 80093b0:	695a      	ldr	r2, [r3, #20]
 80093b2:	4b09      	ldr	r3, [pc, #36]	@ (80093d8 <HAL_FLASH_Lock+0x40>)
 80093b4:	2180      	movs	r1, #128	@ 0x80
 80093b6:	0609      	lsls	r1, r1, #24
 80093b8:	430a      	orrs	r2, r1
 80093ba:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 80093bc:	4b06      	ldr	r3, [pc, #24]	@ (80093d8 <HAL_FLASH_Lock+0x40>)
 80093be:	695b      	ldr	r3, [r3, #20]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	da02      	bge.n	80093ca <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 80093c4:	1dfb      	adds	r3, r7, #7
 80093c6:	2200      	movs	r2, #0
 80093c8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80093ca:	1dfb      	adds	r3, r7, #7
 80093cc:	781b      	ldrb	r3, [r3, #0]
}
 80093ce:	0018      	movs	r0, r3
 80093d0:	46bd      	mov	sp, r7
 80093d2:	b002      	add	sp, #8
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	46c0      	nop			@ (mov r8, r8)
 80093d8:	40022000 	.word	0x40022000

080093dc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 80093e4:	f7ff fe44 	bl	8009070 <HAL_GetTick>
 80093e8:	0003      	movs	r3, r0
 80093ea:	60fb      	str	r3, [r7, #12]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 80093ec:	23c0      	movs	r3, #192	@ 0xc0
 80093ee:	029b      	lsls	r3, r3, #10
 80093f0:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 80093f2:	e00c      	b.n	800940e <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	3301      	adds	r3, #1
 80093f8:	d009      	beq.n	800940e <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80093fa:	f7ff fe39 	bl	8009070 <HAL_GetTick>
 80093fe:	0002      	movs	r2, r0
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	1ad3      	subs	r3, r2, r3
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	429a      	cmp	r2, r3
 8009408:	d801      	bhi.n	800940e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800940a:	2303      	movs	r3, #3
 800940c:	e028      	b.n	8009460 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 800940e:	4b16      	ldr	r3, [pc, #88]	@ (8009468 <FLASH_WaitForLastOperation+0x8c>)
 8009410:	691b      	ldr	r3, [r3, #16]
 8009412:	68ba      	ldr	r2, [r7, #8]
 8009414:	4013      	ands	r3, r2
 8009416:	d1ed      	bne.n	80093f4 <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8009418:	4b13      	ldr	r3, [pc, #76]	@ (8009468 <FLASH_WaitForLastOperation+0x8c>)
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	4a13      	ldr	r2, [pc, #76]	@ (800946c <FLASH_WaitForLastOperation+0x90>)
 800941e:	4013      	ands	r3, r2
 8009420:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8009422:	4b11      	ldr	r3, [pc, #68]	@ (8009468 <FLASH_WaitForLastOperation+0x8c>)
 8009424:	4a12      	ldr	r2, [pc, #72]	@ (8009470 <FLASH_WaitForLastOperation+0x94>)
 8009426:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d011      	beq.n	8009452 <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800942e:	4b11      	ldr	r3, [pc, #68]	@ (8009474 <FLASH_WaitForLastOperation+0x98>)
 8009430:	68ba      	ldr	r2, [r7, #8]
 8009432:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e013      	b.n	8009460 <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	3301      	adds	r3, #1
 800943c:	d009      	beq.n	8009452 <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800943e:	f7ff fe17 	bl	8009070 <HAL_GetTick>
 8009442:	0002      	movs	r2, r0
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	1ad3      	subs	r3, r2, r3
 8009448:	687a      	ldr	r2, [r7, #4]
 800944a:	429a      	cmp	r2, r3
 800944c:	d801      	bhi.n	8009452 <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 800944e:	2303      	movs	r3, #3
 8009450:	e006      	b.n	8009460 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8009452:	4b05      	ldr	r3, [pc, #20]	@ (8009468 <FLASH_WaitForLastOperation+0x8c>)
 8009454:	691a      	ldr	r2, [r3, #16]
 8009456:	2380      	movs	r3, #128	@ 0x80
 8009458:	02db      	lsls	r3, r3, #11
 800945a:	4013      	ands	r3, r2
 800945c:	d1ec      	bne.n	8009438 <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 800945e:	2300      	movs	r3, #0
}
 8009460:	0018      	movs	r0, r3
 8009462:	46bd      	mov	sp, r7
 8009464:	b004      	add	sp, #16
 8009466:	bd80      	pop	{r7, pc}
 8009468:	40022000 	.word	0x40022000
 800946c:	0000c3fa 	.word	0x0000c3fa
 8009470:	0008c3fb 	.word	0x0008c3fb
 8009474:	200014dc 	.word	0x200014dc

08009478 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8009478:	b5b0      	push	{r4, r5, r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	603a      	str	r2, [r7, #0]
 8009482:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009484:	4b0b      	ldr	r3, [pc, #44]	@ (80094b4 <FLASH_Program_DoubleWord+0x3c>)
 8009486:	695a      	ldr	r2, [r3, #20]
 8009488:	4b0a      	ldr	r3, [pc, #40]	@ (80094b4 <FLASH_Program_DoubleWord+0x3c>)
 800948a:	2101      	movs	r1, #1
 800948c:	430a      	orrs	r2, r1
 800948e:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	683a      	ldr	r2, [r7, #0]
 8009494:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8009496:	f3bf 8f6f 	isb	sy
}
 800949a:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	001c      	movs	r4, r3
 80094a0:	2300      	movs	r3, #0
 80094a2:	001d      	movs	r5, r3
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	3304      	adds	r3, #4
 80094a8:	0022      	movs	r2, r4
 80094aa:	601a      	str	r2, [r3, #0]
}
 80094ac:	46c0      	nop			@ (mov r8, r8)
 80094ae:	46bd      	mov	sp, r7
 80094b0:	b004      	add	sp, #16
 80094b2:	bdb0      	pop	{r4, r5, r7, pc}
 80094b4:	40022000 	.word	0x40022000

080094b8 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80094b8:	b5b0      	push	{r4, r5, r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80094c2:	4b33      	ldr	r3, [pc, #204]	@ (8009590 <HAL_FLASHEx_Erase+0xd8>)
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d101      	bne.n	80094ce <HAL_FLASHEx_Erase+0x16>
 80094ca:	2302      	movs	r3, #2
 80094cc:	e05c      	b.n	8009588 <HAL_FLASHEx_Erase+0xd0>
 80094ce:	4b30      	ldr	r3, [pc, #192]	@ (8009590 <HAL_FLASHEx_Erase+0xd8>)
 80094d0:	2201      	movs	r2, #1
 80094d2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80094d4:	4b2e      	ldr	r3, [pc, #184]	@ (8009590 <HAL_FLASHEx_Erase+0xd8>)
 80094d6:	2200      	movs	r2, #0
 80094d8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80094da:	250f      	movs	r5, #15
 80094dc:	197c      	adds	r4, r7, r5
 80094de:	23fa      	movs	r3, #250	@ 0xfa
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	0018      	movs	r0, r3
 80094e4:	f7ff ff7a 	bl	80093dc <FLASH_WaitForLastOperation>
 80094e8:	0003      	movs	r3, r0
 80094ea:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80094ec:	002c      	movs	r4, r5
 80094ee:	193b      	adds	r3, r7, r4
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d142      	bne.n	800957c <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	2b04      	cmp	r3, #4
 80094fc:	d10d      	bne.n	800951a <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	0018      	movs	r0, r3
 8009504:	f000 f848 	bl	8009598 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009508:	193c      	adds	r4, r7, r4
 800950a:	23fa      	movs	r3, #250	@ 0xfa
 800950c:	009b      	lsls	r3, r3, #2
 800950e:	0018      	movs	r0, r3
 8009510:	f7ff ff64 	bl	80093dc <FLASH_WaitForLastOperation>
 8009514:	0003      	movs	r3, r0
 8009516:	7023      	strb	r3, [r4, #0]
 8009518:	e030      	b.n	800957c <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	2201      	movs	r2, #1
 800951e:	4252      	negs	r2, r2
 8009520:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	60bb      	str	r3, [r7, #8]
 8009528:	e01a      	b.n	8009560 <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	68ba      	ldr	r2, [r7, #8]
 8009530:	0011      	movs	r1, r2
 8009532:	0018      	movs	r0, r3
 8009534:	f000 f844 	bl	80095c0 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009538:	250f      	movs	r5, #15
 800953a:	197c      	adds	r4, r7, r5
 800953c:	23fa      	movs	r3, #250	@ 0xfa
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	0018      	movs	r0, r3
 8009542:	f7ff ff4b 	bl	80093dc <FLASH_WaitForLastOperation>
 8009546:	0003      	movs	r3, r0
 8009548:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800954a:	197b      	adds	r3, r7, r5
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d003      	beq.n	800955a <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	68ba      	ldr	r2, [r7, #8]
 8009556:	601a      	str	r2, [r3, #0]
          break;
 8009558:	e00a      	b.n	8009570 <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	3301      	adds	r3, #1
 800955e:	60bb      	str	r3, [r7, #8]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	689a      	ldr	r2, [r3, #8]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	18d3      	adds	r3, r2, r3
 800956a:	68ba      	ldr	r2, [r7, #8]
 800956c:	429a      	cmp	r2, r3
 800956e:	d3dc      	bcc.n	800952a <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8009570:	4b08      	ldr	r3, [pc, #32]	@ (8009594 <HAL_FLASHEx_Erase+0xdc>)
 8009572:	695a      	ldr	r2, [r3, #20]
 8009574:	4b07      	ldr	r3, [pc, #28]	@ (8009594 <HAL_FLASHEx_Erase+0xdc>)
 8009576:	2102      	movs	r1, #2
 8009578:	438a      	bics	r2, r1
 800957a:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800957c:	4b04      	ldr	r3, [pc, #16]	@ (8009590 <HAL_FLASHEx_Erase+0xd8>)
 800957e:	2200      	movs	r2, #0
 8009580:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8009582:	230f      	movs	r3, #15
 8009584:	18fb      	adds	r3, r7, r3
 8009586:	781b      	ldrb	r3, [r3, #0]
}
 8009588:	0018      	movs	r0, r3
 800958a:	46bd      	mov	sp, r7
 800958c:	b004      	add	sp, #16
 800958e:	bdb0      	pop	{r4, r5, r7, pc}
 8009590:	200014dc 	.word	0x200014dc
 8009594:	40022000 	.word	0x40022000

08009598 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 80095a0:	4b06      	ldr	r3, [pc, #24]	@ (80095bc <FLASH_MassErase+0x24>)
 80095a2:	695a      	ldr	r2, [r3, #20]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	431a      	orrs	r2, r3
 80095a8:	4b04      	ldr	r3, [pc, #16]	@ (80095bc <FLASH_MassErase+0x24>)
 80095aa:	2180      	movs	r1, #128	@ 0x80
 80095ac:	0249      	lsls	r1, r1, #9
 80095ae:	430a      	orrs	r2, r1
 80095b0:	615a      	str	r2, [r3, #20]
}
 80095b2:	46c0      	nop			@ (mov r8, r8)
 80095b4:	46bd      	mov	sp, r7
 80095b6:	b002      	add	sp, #8
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	46c0      	nop			@ (mov r8, r8)
 80095bc:	40022000 	.word	0x40022000

080095c0 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 80095ca:	4b0f      	ldr	r3, [pc, #60]	@ (8009608 <FLASH_PageErase+0x48>)
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	4a0f      	ldr	r2, [pc, #60]	@ (800960c <FLASH_PageErase+0x4c>)
 80095d0:	4013      	ands	r3, r2
 80095d2:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2b04      	cmp	r3, #4
 80095d8:	d005      	beq.n	80095e6 <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2280      	movs	r2, #128	@ 0x80
 80095de:	0192      	lsls	r2, r2, #6
 80095e0:	4313      	orrs	r3, r2
 80095e2:	60fb      	str	r3, [r7, #12]
 80095e4:	e003      	b.n	80095ee <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	4a09      	ldr	r2, [pc, #36]	@ (8009610 <FLASH_PageErase+0x50>)
 80095ea:	4013      	ands	r3, r2
 80095ec:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	00da      	lsls	r2, r3, #3
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	431a      	orrs	r2, r3
 80095f6:	4b04      	ldr	r3, [pc, #16]	@ (8009608 <FLASH_PageErase+0x48>)
 80095f8:	4906      	ldr	r1, [pc, #24]	@ (8009614 <FLASH_PageErase+0x54>)
 80095fa:	430a      	orrs	r2, r1
 80095fc:	615a      	str	r2, [r3, #20]
}
 80095fe:	46c0      	nop			@ (mov r8, r8)
 8009600:	46bd      	mov	sp, r7
 8009602:	b004      	add	sp, #16
 8009604:	bd80      	pop	{r7, pc}
 8009606:	46c0      	nop			@ (mov r8, r8)
 8009608:	40022000 	.word	0x40022000
 800960c:	ffffe007 	.word	0xffffe007
 8009610:	ffffdfff 	.word	0xffffdfff
 8009614:	00010002 	.word	0x00010002

08009618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b086      	sub	sp, #24
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8009622:	2300      	movs	r3, #0
 8009624:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009626:	e14d      	b.n	80098c4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2101      	movs	r1, #1
 800962e:	697a      	ldr	r2, [r7, #20]
 8009630:	4091      	lsls	r1, r2
 8009632:	000a      	movs	r2, r1
 8009634:	4013      	ands	r3, r2
 8009636:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d100      	bne.n	8009640 <HAL_GPIO_Init+0x28>
 800963e:	e13e      	b.n	80098be <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	2203      	movs	r2, #3
 8009646:	4013      	ands	r3, r2
 8009648:	2b01      	cmp	r3, #1
 800964a:	d005      	beq.n	8009658 <HAL_GPIO_Init+0x40>
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	2203      	movs	r2, #3
 8009652:	4013      	ands	r3, r2
 8009654:	2b02      	cmp	r3, #2
 8009656:	d130      	bne.n	80096ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	005b      	lsls	r3, r3, #1
 8009662:	2203      	movs	r2, #3
 8009664:	409a      	lsls	r2, r3
 8009666:	0013      	movs	r3, r2
 8009668:	43da      	mvns	r2, r3
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	4013      	ands	r3, r2
 800966e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	68da      	ldr	r2, [r3, #12]
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	005b      	lsls	r3, r3, #1
 8009678:	409a      	lsls	r2, r3
 800967a:	0013      	movs	r3, r2
 800967c:	693a      	ldr	r2, [r7, #16]
 800967e:	4313      	orrs	r3, r2
 8009680:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	693a      	ldr	r2, [r7, #16]
 8009686:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	685b      	ldr	r3, [r3, #4]
 800968c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800968e:	2201      	movs	r2, #1
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	409a      	lsls	r2, r3
 8009694:	0013      	movs	r3, r2
 8009696:	43da      	mvns	r2, r3
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	4013      	ands	r3, r2
 800969c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	685b      	ldr	r3, [r3, #4]
 80096a2:	091b      	lsrs	r3, r3, #4
 80096a4:	2201      	movs	r2, #1
 80096a6:	401a      	ands	r2, r3
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	409a      	lsls	r2, r3
 80096ac:	0013      	movs	r3, r2
 80096ae:	693a      	ldr	r2, [r7, #16]
 80096b0:	4313      	orrs	r3, r2
 80096b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	693a      	ldr	r2, [r7, #16]
 80096b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	2203      	movs	r2, #3
 80096c0:	4013      	ands	r3, r2
 80096c2:	2b03      	cmp	r3, #3
 80096c4:	d017      	beq.n	80096f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	68db      	ldr	r3, [r3, #12]
 80096ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	005b      	lsls	r3, r3, #1
 80096d0:	2203      	movs	r2, #3
 80096d2:	409a      	lsls	r2, r3
 80096d4:	0013      	movs	r3, r2
 80096d6:	43da      	mvns	r2, r3
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	4013      	ands	r3, r2
 80096dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	689a      	ldr	r2, [r3, #8]
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	005b      	lsls	r3, r3, #1
 80096e6:	409a      	lsls	r2, r3
 80096e8:	0013      	movs	r3, r2
 80096ea:	693a      	ldr	r2, [r7, #16]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	693a      	ldr	r2, [r7, #16]
 80096f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	2203      	movs	r2, #3
 80096fc:	4013      	ands	r3, r2
 80096fe:	2b02      	cmp	r3, #2
 8009700:	d123      	bne.n	800974a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	08da      	lsrs	r2, r3, #3
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	3208      	adds	r2, #8
 800970a:	0092      	lsls	r2, r2, #2
 800970c:	58d3      	ldr	r3, [r2, r3]
 800970e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	2207      	movs	r2, #7
 8009714:	4013      	ands	r3, r2
 8009716:	009b      	lsls	r3, r3, #2
 8009718:	220f      	movs	r2, #15
 800971a:	409a      	lsls	r2, r3
 800971c:	0013      	movs	r3, r2
 800971e:	43da      	mvns	r2, r3
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	4013      	ands	r3, r2
 8009724:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	691a      	ldr	r2, [r3, #16]
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	2107      	movs	r1, #7
 800972e:	400b      	ands	r3, r1
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	409a      	lsls	r2, r3
 8009734:	0013      	movs	r3, r2
 8009736:	693a      	ldr	r2, [r7, #16]
 8009738:	4313      	orrs	r3, r2
 800973a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	08da      	lsrs	r2, r3, #3
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	3208      	adds	r2, #8
 8009744:	0092      	lsls	r2, r2, #2
 8009746:	6939      	ldr	r1, [r7, #16]
 8009748:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	005b      	lsls	r3, r3, #1
 8009754:	2203      	movs	r2, #3
 8009756:	409a      	lsls	r2, r3
 8009758:	0013      	movs	r3, r2
 800975a:	43da      	mvns	r2, r3
 800975c:	693b      	ldr	r3, [r7, #16]
 800975e:	4013      	ands	r3, r2
 8009760:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	2203      	movs	r2, #3
 8009768:	401a      	ands	r2, r3
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	005b      	lsls	r3, r3, #1
 800976e:	409a      	lsls	r2, r3
 8009770:	0013      	movs	r3, r2
 8009772:	693a      	ldr	r2, [r7, #16]
 8009774:	4313      	orrs	r3, r2
 8009776:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	693a      	ldr	r2, [r7, #16]
 800977c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	685a      	ldr	r2, [r3, #4]
 8009782:	23c0      	movs	r3, #192	@ 0xc0
 8009784:	029b      	lsls	r3, r3, #10
 8009786:	4013      	ands	r3, r2
 8009788:	d100      	bne.n	800978c <HAL_GPIO_Init+0x174>
 800978a:	e098      	b.n	80098be <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800978c:	4a53      	ldr	r2, [pc, #332]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	089b      	lsrs	r3, r3, #2
 8009792:	3318      	adds	r3, #24
 8009794:	009b      	lsls	r3, r3, #2
 8009796:	589b      	ldr	r3, [r3, r2]
 8009798:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	2203      	movs	r2, #3
 800979e:	4013      	ands	r3, r2
 80097a0:	00db      	lsls	r3, r3, #3
 80097a2:	220f      	movs	r2, #15
 80097a4:	409a      	lsls	r2, r3
 80097a6:	0013      	movs	r3, r2
 80097a8:	43da      	mvns	r2, r3
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	4013      	ands	r3, r2
 80097ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80097b0:	687a      	ldr	r2, [r7, #4]
 80097b2:	23a0      	movs	r3, #160	@ 0xa0
 80097b4:	05db      	lsls	r3, r3, #23
 80097b6:	429a      	cmp	r2, r3
 80097b8:	d019      	beq.n	80097ee <HAL_GPIO_Init+0x1d6>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a48      	ldr	r2, [pc, #288]	@ (80098e0 <HAL_GPIO_Init+0x2c8>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d013      	beq.n	80097ea <HAL_GPIO_Init+0x1d2>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a47      	ldr	r2, [pc, #284]	@ (80098e4 <HAL_GPIO_Init+0x2cc>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d00d      	beq.n	80097e6 <HAL_GPIO_Init+0x1ce>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a46      	ldr	r2, [pc, #280]	@ (80098e8 <HAL_GPIO_Init+0x2d0>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d007      	beq.n	80097e2 <HAL_GPIO_Init+0x1ca>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a45      	ldr	r2, [pc, #276]	@ (80098ec <HAL_GPIO_Init+0x2d4>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d101      	bne.n	80097de <HAL_GPIO_Init+0x1c6>
 80097da:	2304      	movs	r3, #4
 80097dc:	e008      	b.n	80097f0 <HAL_GPIO_Init+0x1d8>
 80097de:	2305      	movs	r3, #5
 80097e0:	e006      	b.n	80097f0 <HAL_GPIO_Init+0x1d8>
 80097e2:	2303      	movs	r3, #3
 80097e4:	e004      	b.n	80097f0 <HAL_GPIO_Init+0x1d8>
 80097e6:	2302      	movs	r3, #2
 80097e8:	e002      	b.n	80097f0 <HAL_GPIO_Init+0x1d8>
 80097ea:	2301      	movs	r3, #1
 80097ec:	e000      	b.n	80097f0 <HAL_GPIO_Init+0x1d8>
 80097ee:	2300      	movs	r3, #0
 80097f0:	697a      	ldr	r2, [r7, #20]
 80097f2:	2103      	movs	r1, #3
 80097f4:	400a      	ands	r2, r1
 80097f6:	00d2      	lsls	r2, r2, #3
 80097f8:	4093      	lsls	r3, r2
 80097fa:	693a      	ldr	r2, [r7, #16]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8009800:	4936      	ldr	r1, [pc, #216]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	089b      	lsrs	r3, r3, #2
 8009806:	3318      	adds	r3, #24
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	693a      	ldr	r2, [r7, #16]
 800980c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800980e:	4b33      	ldr	r3, [pc, #204]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	43da      	mvns	r2, r3
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	4013      	ands	r3, r2
 800981c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	685a      	ldr	r2, [r3, #4]
 8009822:	2380      	movs	r3, #128	@ 0x80
 8009824:	035b      	lsls	r3, r3, #13
 8009826:	4013      	ands	r3, r2
 8009828:	d003      	beq.n	8009832 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800982a:	693a      	ldr	r2, [r7, #16]
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	4313      	orrs	r3, r2
 8009830:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009832:	4b2a      	ldr	r3, [pc, #168]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 8009834:	693a      	ldr	r2, [r7, #16]
 8009836:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8009838:	4b28      	ldr	r3, [pc, #160]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	43da      	mvns	r2, r3
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	4013      	ands	r3, r2
 8009846:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	685a      	ldr	r2, [r3, #4]
 800984c:	2380      	movs	r3, #128	@ 0x80
 800984e:	039b      	lsls	r3, r3, #14
 8009850:	4013      	ands	r3, r2
 8009852:	d003      	beq.n	800985c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8009854:	693a      	ldr	r2, [r7, #16]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	4313      	orrs	r3, r2
 800985a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800985c:	4b1f      	ldr	r3, [pc, #124]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 800985e:	693a      	ldr	r2, [r7, #16]
 8009860:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8009862:	4a1e      	ldr	r2, [pc, #120]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 8009864:	2384      	movs	r3, #132	@ 0x84
 8009866:	58d3      	ldr	r3, [r2, r3]
 8009868:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	43da      	mvns	r2, r3
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	4013      	ands	r3, r2
 8009872:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	685a      	ldr	r2, [r3, #4]
 8009878:	2380      	movs	r3, #128	@ 0x80
 800987a:	029b      	lsls	r3, r3, #10
 800987c:	4013      	ands	r3, r2
 800987e:	d003      	beq.n	8009888 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8009880:	693a      	ldr	r2, [r7, #16]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	4313      	orrs	r3, r2
 8009886:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009888:	4914      	ldr	r1, [pc, #80]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 800988a:	2284      	movs	r2, #132	@ 0x84
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8009890:	4a12      	ldr	r2, [pc, #72]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 8009892:	2380      	movs	r3, #128	@ 0x80
 8009894:	58d3      	ldr	r3, [r2, r3]
 8009896:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	43da      	mvns	r2, r3
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	4013      	ands	r3, r2
 80098a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	685a      	ldr	r2, [r3, #4]
 80098a6:	2380      	movs	r3, #128	@ 0x80
 80098a8:	025b      	lsls	r3, r3, #9
 80098aa:	4013      	ands	r3, r2
 80098ac:	d003      	beq.n	80098b6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80098ae:	693a      	ldr	r2, [r7, #16]
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	4313      	orrs	r3, r2
 80098b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80098b6:	4909      	ldr	r1, [pc, #36]	@ (80098dc <HAL_GPIO_Init+0x2c4>)
 80098b8:	2280      	movs	r2, #128	@ 0x80
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	3301      	adds	r3, #1
 80098c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	40da      	lsrs	r2, r3
 80098cc:	1e13      	subs	r3, r2, #0
 80098ce:	d000      	beq.n	80098d2 <HAL_GPIO_Init+0x2ba>
 80098d0:	e6aa      	b.n	8009628 <HAL_GPIO_Init+0x10>
  }
}
 80098d2:	46c0      	nop			@ (mov r8, r8)
 80098d4:	46c0      	nop			@ (mov r8, r8)
 80098d6:	46bd      	mov	sp, r7
 80098d8:	b006      	add	sp, #24
 80098da:	bd80      	pop	{r7, pc}
 80098dc:	40021800 	.word	0x40021800
 80098e0:	50000400 	.word	0x50000400
 80098e4:	50000800 	.word	0x50000800
 80098e8:	50000c00 	.word	0x50000c00
 80098ec:	50001000 	.word	0x50001000

080098f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b084      	sub	sp, #16
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	000a      	movs	r2, r1
 80098fa:	1cbb      	adds	r3, r7, #2
 80098fc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	691b      	ldr	r3, [r3, #16]
 8009902:	1cba      	adds	r2, r7, #2
 8009904:	8812      	ldrh	r2, [r2, #0]
 8009906:	4013      	ands	r3, r2
 8009908:	d004      	beq.n	8009914 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800990a:	230f      	movs	r3, #15
 800990c:	18fb      	adds	r3, r7, r3
 800990e:	2201      	movs	r2, #1
 8009910:	701a      	strb	r2, [r3, #0]
 8009912:	e003      	b.n	800991c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009914:	230f      	movs	r3, #15
 8009916:	18fb      	adds	r3, r7, r3
 8009918:	2200      	movs	r2, #0
 800991a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800991c:	230f      	movs	r3, #15
 800991e:	18fb      	adds	r3, r7, r3
 8009920:	781b      	ldrb	r3, [r3, #0]
}
 8009922:	0018      	movs	r0, r3
 8009924:	46bd      	mov	sp, r7
 8009926:	b004      	add	sp, #16
 8009928:	bd80      	pop	{r7, pc}

0800992a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800992a:	b580      	push	{r7, lr}
 800992c:	b082      	sub	sp, #8
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
 8009932:	0008      	movs	r0, r1
 8009934:	0011      	movs	r1, r2
 8009936:	1cbb      	adds	r3, r7, #2
 8009938:	1c02      	adds	r2, r0, #0
 800993a:	801a      	strh	r2, [r3, #0]
 800993c:	1c7b      	adds	r3, r7, #1
 800993e:	1c0a      	adds	r2, r1, #0
 8009940:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009942:	1c7b      	adds	r3, r7, #1
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d004      	beq.n	8009954 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800994a:	1cbb      	adds	r3, r7, #2
 800994c:	881a      	ldrh	r2, [r3, #0]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009952:	e003      	b.n	800995c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009954:	1cbb      	adds	r3, r7, #2
 8009956:	881a      	ldrh	r2, [r3, #0]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800995c:	46c0      	nop			@ (mov r8, r8)
 800995e:	46bd      	mov	sp, r7
 8009960:	b002      	add	sp, #8
 8009962:	bd80      	pop	{r7, pc}

08009964 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b082      	sub	sp, #8
 8009968:	af00      	add	r7, sp, #0
 800996a:	0002      	movs	r2, r0
 800996c:	1dbb      	adds	r3, r7, #6
 800996e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8009970:	4b10      	ldr	r3, [pc, #64]	@ (80099b4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	1dba      	adds	r2, r7, #6
 8009976:	8812      	ldrh	r2, [r2, #0]
 8009978:	4013      	ands	r3, r2
 800997a:	d008      	beq.n	800998e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800997c:	4b0d      	ldr	r3, [pc, #52]	@ (80099b4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800997e:	1dba      	adds	r2, r7, #6
 8009980:	8812      	ldrh	r2, [r2, #0]
 8009982:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8009984:	1dbb      	adds	r3, r7, #6
 8009986:	881b      	ldrh	r3, [r3, #0]
 8009988:	0018      	movs	r0, r3
 800998a:	f7fc f9ef 	bl	8005d6c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800998e:	4b09      	ldr	r3, [pc, #36]	@ (80099b4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8009990:	691b      	ldr	r3, [r3, #16]
 8009992:	1dba      	adds	r2, r7, #6
 8009994:	8812      	ldrh	r2, [r2, #0]
 8009996:	4013      	ands	r3, r2
 8009998:	d008      	beq.n	80099ac <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800999a:	4b06      	ldr	r3, [pc, #24]	@ (80099b4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800999c:	1dba      	adds	r2, r7, #6
 800999e:	8812      	ldrh	r2, [r2, #0]
 80099a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80099a2:	1dbb      	adds	r3, r7, #6
 80099a4:	881b      	ldrh	r3, [r3, #0]
 80099a6:	0018      	movs	r0, r3
 80099a8:	f000 f806 	bl	80099b8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80099ac:	46c0      	nop			@ (mov r8, r8)
 80099ae:	46bd      	mov	sp, r7
 80099b0:	b002      	add	sp, #8
 80099b2:	bd80      	pop	{r7, pc}
 80099b4:	40021800 	.word	0x40021800

080099b8 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	0002      	movs	r2, r0
 80099c0:	1dbb      	adds	r3, r7, #6
 80099c2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80099c4:	46c0      	nop			@ (mov r8, r8)
 80099c6:	46bd      	mov	sp, r7
 80099c8:	b002      	add	sp, #8
 80099ca:	bd80      	pop	{r7, pc}

080099cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b082      	sub	sp, #8
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d101      	bne.n	80099de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80099da:	2301      	movs	r3, #1
 80099dc:	e08f      	b.n	8009afe <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2241      	movs	r2, #65	@ 0x41
 80099e2:	5c9b      	ldrb	r3, [r3, r2]
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d107      	bne.n	80099fa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2240      	movs	r2, #64	@ 0x40
 80099ee:	2100      	movs	r1, #0
 80099f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	0018      	movs	r0, r3
 80099f6:	f7fe fa3f 	bl	8007e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2241      	movs	r2, #65	@ 0x41
 80099fe:	2124      	movs	r1, #36	@ 0x24
 8009a00:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	2101      	movs	r1, #1
 8009a0e:	438a      	bics	r2, r1
 8009a10:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	685a      	ldr	r2, [r3, #4]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	493b      	ldr	r1, [pc, #236]	@ (8009b08 <HAL_I2C_Init+0x13c>)
 8009a1c:	400a      	ands	r2, r1
 8009a1e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	689a      	ldr	r2, [r3, #8]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4938      	ldr	r1, [pc, #224]	@ (8009b0c <HAL_I2C_Init+0x140>)
 8009a2c:	400a      	ands	r2, r1
 8009a2e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	d108      	bne.n	8009a4a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	689a      	ldr	r2, [r3, #8]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	2180      	movs	r1, #128	@ 0x80
 8009a42:	0209      	lsls	r1, r1, #8
 8009a44:	430a      	orrs	r2, r1
 8009a46:	609a      	str	r2, [r3, #8]
 8009a48:	e007      	b.n	8009a5a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	689a      	ldr	r2, [r3, #8]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2184      	movs	r1, #132	@ 0x84
 8009a54:	0209      	lsls	r1, r1, #8
 8009a56:	430a      	orrs	r2, r1
 8009a58:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	68db      	ldr	r3, [r3, #12]
 8009a5e:	2b02      	cmp	r3, #2
 8009a60:	d109      	bne.n	8009a76 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	2180      	movs	r1, #128	@ 0x80
 8009a6e:	0109      	lsls	r1, r1, #4
 8009a70:	430a      	orrs	r2, r1
 8009a72:	605a      	str	r2, [r3, #4]
 8009a74:	e007      	b.n	8009a86 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	685a      	ldr	r2, [r3, #4]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4923      	ldr	r1, [pc, #140]	@ (8009b10 <HAL_I2C_Init+0x144>)
 8009a82:	400a      	ands	r2, r1
 8009a84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	685a      	ldr	r2, [r3, #4]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4920      	ldr	r1, [pc, #128]	@ (8009b14 <HAL_I2C_Init+0x148>)
 8009a92:	430a      	orrs	r2, r1
 8009a94:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	68da      	ldr	r2, [r3, #12]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	491a      	ldr	r1, [pc, #104]	@ (8009b0c <HAL_I2C_Init+0x140>)
 8009aa2:	400a      	ands	r2, r1
 8009aa4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	691a      	ldr	r2, [r3, #16]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	695b      	ldr	r3, [r3, #20]
 8009aae:	431a      	orrs	r2, r3
 8009ab0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	699b      	ldr	r3, [r3, #24]
 8009ab6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	430a      	orrs	r2, r1
 8009abe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	69d9      	ldr	r1, [r3, #28]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6a1a      	ldr	r2, [r3, #32]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	430a      	orrs	r2, r1
 8009ace:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	2101      	movs	r1, #1
 8009adc:	430a      	orrs	r2, r1
 8009ade:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2241      	movs	r2, #65	@ 0x41
 8009aea:	2120      	movs	r1, #32
 8009aec:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2242      	movs	r2, #66	@ 0x42
 8009af8:	2100      	movs	r1, #0
 8009afa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009afc:	2300      	movs	r3, #0
}
 8009afe:	0018      	movs	r0, r3
 8009b00:	46bd      	mov	sp, r7
 8009b02:	b002      	add	sp, #8
 8009b04:	bd80      	pop	{r7, pc}
 8009b06:	46c0      	nop			@ (mov r8, r8)
 8009b08:	f0ffffff 	.word	0xf0ffffff
 8009b0c:	ffff7fff 	.word	0xffff7fff
 8009b10:	fffff7ff 	.word	0xfffff7ff
 8009b14:	02008000 	.word	0x02008000

08009b18 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009b18:	b590      	push	{r4, r7, lr}
 8009b1a:	b089      	sub	sp, #36	@ 0x24
 8009b1c:	af02      	add	r7, sp, #8
 8009b1e:	60f8      	str	r0, [r7, #12]
 8009b20:	0008      	movs	r0, r1
 8009b22:	607a      	str	r2, [r7, #4]
 8009b24:	0019      	movs	r1, r3
 8009b26:	230a      	movs	r3, #10
 8009b28:	18fb      	adds	r3, r7, r3
 8009b2a:	1c02      	adds	r2, r0, #0
 8009b2c:	801a      	strh	r2, [r3, #0]
 8009b2e:	2308      	movs	r3, #8
 8009b30:	18fb      	adds	r3, r7, r3
 8009b32:	1c0a      	adds	r2, r1, #0
 8009b34:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2241      	movs	r2, #65	@ 0x41
 8009b3a:	5c9b      	ldrb	r3, [r3, r2]
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	2b20      	cmp	r3, #32
 8009b40:	d000      	beq.n	8009b44 <HAL_I2C_Master_Transmit+0x2c>
 8009b42:	e10a      	b.n	8009d5a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2240      	movs	r2, #64	@ 0x40
 8009b48:	5c9b      	ldrb	r3, [r3, r2]
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d101      	bne.n	8009b52 <HAL_I2C_Master_Transmit+0x3a>
 8009b4e:	2302      	movs	r3, #2
 8009b50:	e104      	b.n	8009d5c <HAL_I2C_Master_Transmit+0x244>
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2240      	movs	r2, #64	@ 0x40
 8009b56:	2101      	movs	r1, #1
 8009b58:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009b5a:	f7ff fa89 	bl	8009070 <HAL_GetTick>
 8009b5e:	0003      	movs	r3, r0
 8009b60:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009b62:	2380      	movs	r3, #128	@ 0x80
 8009b64:	0219      	lsls	r1, r3, #8
 8009b66:	68f8      	ldr	r0, [r7, #12]
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	2319      	movs	r3, #25
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f000 fa26 	bl	8009fc0 <I2C_WaitOnFlagUntilTimeout>
 8009b74:	1e03      	subs	r3, r0, #0
 8009b76:	d001      	beq.n	8009b7c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e0ef      	b.n	8009d5c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2241      	movs	r2, #65	@ 0x41
 8009b80:	2121      	movs	r1, #33	@ 0x21
 8009b82:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2242      	movs	r2, #66	@ 0x42
 8009b88:	2110      	movs	r1, #16
 8009b8a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2208      	movs	r2, #8
 8009b9c:	18ba      	adds	r2, r7, r2
 8009b9e:	8812      	ldrh	r2, [r2, #0]
 8009ba0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bac:	b29b      	uxth	r3, r3
 8009bae:	2bff      	cmp	r3, #255	@ 0xff
 8009bb0:	d906      	bls.n	8009bc0 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	22ff      	movs	r2, #255	@ 0xff
 8009bb6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009bb8:	2380      	movs	r3, #128	@ 0x80
 8009bba:	045b      	lsls	r3, r3, #17
 8009bbc:	617b      	str	r3, [r7, #20]
 8009bbe:	e007      	b.n	8009bd0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bc4:	b29a      	uxth	r2, r3
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8009bca:	2380      	movs	r3, #128	@ 0x80
 8009bcc:	049b      	lsls	r3, r3, #18
 8009bce:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d027      	beq.n	8009c28 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bdc:	781a      	ldrb	r2, [r3, #0]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009be8:	1c5a      	adds	r2, r3, #1
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bf2:	b29b      	uxth	r3, r3
 8009bf4:	3b01      	subs	r3, #1
 8009bf6:	b29a      	uxth	r2, r3
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c00:	3b01      	subs	r3, #1
 8009c02:	b29a      	uxth	r2, r3
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	3301      	adds	r3, #1
 8009c10:	b2da      	uxtb	r2, r3
 8009c12:	697c      	ldr	r4, [r7, #20]
 8009c14:	230a      	movs	r3, #10
 8009c16:	18fb      	adds	r3, r7, r3
 8009c18:	8819      	ldrh	r1, [r3, #0]
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	4b51      	ldr	r3, [pc, #324]	@ (8009d64 <HAL_I2C_Master_Transmit+0x24c>)
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	0023      	movs	r3, r4
 8009c22:	f000 fc45 	bl	800a4b0 <I2C_TransferConfig>
 8009c26:	e06f      	b.n	8009d08 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c2c:	b2da      	uxtb	r2, r3
 8009c2e:	697c      	ldr	r4, [r7, #20]
 8009c30:	230a      	movs	r3, #10
 8009c32:	18fb      	adds	r3, r7, r3
 8009c34:	8819      	ldrh	r1, [r3, #0]
 8009c36:	68f8      	ldr	r0, [r7, #12]
 8009c38:	4b4a      	ldr	r3, [pc, #296]	@ (8009d64 <HAL_I2C_Master_Transmit+0x24c>)
 8009c3a:	9300      	str	r3, [sp, #0]
 8009c3c:	0023      	movs	r3, r4
 8009c3e:	f000 fc37 	bl	800a4b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009c42:	e061      	b.n	8009d08 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009c44:	693a      	ldr	r2, [r7, #16]
 8009c46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	0018      	movs	r0, r3
 8009c4c:	f000 fa10 	bl	800a070 <I2C_WaitOnTXISFlagUntilTimeout>
 8009c50:	1e03      	subs	r3, r0, #0
 8009c52:	d001      	beq.n	8009c58 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8009c54:	2301      	movs	r3, #1
 8009c56:	e081      	b.n	8009d5c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c5c:	781a      	ldrb	r2, [r3, #0]
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c68:	1c5a      	adds	r2, r3, #1
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c72:	b29b      	uxth	r3, r3
 8009c74:	3b01      	subs	r3, #1
 8009c76:	b29a      	uxth	r2, r3
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c80:	3b01      	subs	r3, #1
 8009c82:	b29a      	uxth	r2, r3
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d03a      	beq.n	8009d08 <HAL_I2C_Master_Transmit+0x1f0>
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d136      	bne.n	8009d08 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009c9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c9c:	68f8      	ldr	r0, [r7, #12]
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	9300      	str	r3, [sp, #0]
 8009ca2:	0013      	movs	r3, r2
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	2180      	movs	r1, #128	@ 0x80
 8009ca8:	f000 f98a 	bl	8009fc0 <I2C_WaitOnFlagUntilTimeout>
 8009cac:	1e03      	subs	r3, r0, #0
 8009cae:	d001      	beq.n	8009cb4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	e053      	b.n	8009d5c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	2bff      	cmp	r3, #255	@ 0xff
 8009cbc:	d911      	bls.n	8009ce2 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	22ff      	movs	r2, #255	@ 0xff
 8009cc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cc8:	b2da      	uxtb	r2, r3
 8009cca:	2380      	movs	r3, #128	@ 0x80
 8009ccc:	045c      	lsls	r4, r3, #17
 8009cce:	230a      	movs	r3, #10
 8009cd0:	18fb      	adds	r3, r7, r3
 8009cd2:	8819      	ldrh	r1, [r3, #0]
 8009cd4:	68f8      	ldr	r0, [r7, #12]
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	0023      	movs	r3, r4
 8009cdc:	f000 fbe8 	bl	800a4b0 <I2C_TransferConfig>
 8009ce0:	e012      	b.n	8009d08 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ce6:	b29a      	uxth	r2, r3
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009cf0:	b2da      	uxtb	r2, r3
 8009cf2:	2380      	movs	r3, #128	@ 0x80
 8009cf4:	049c      	lsls	r4, r3, #18
 8009cf6:	230a      	movs	r3, #10
 8009cf8:	18fb      	adds	r3, r7, r3
 8009cfa:	8819      	ldrh	r1, [r3, #0]
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	2300      	movs	r3, #0
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	0023      	movs	r3, r4
 8009d04:	f000 fbd4 	bl	800a4b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d198      	bne.n	8009c44 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d12:	693a      	ldr	r2, [r7, #16]
 8009d14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	0018      	movs	r0, r3
 8009d1a:	f000 f9ef 	bl	800a0fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8009d1e:	1e03      	subs	r3, r0, #0
 8009d20:	d001      	beq.n	8009d26 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8009d22:	2301      	movs	r3, #1
 8009d24:	e01a      	b.n	8009d5c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2220      	movs	r2, #32
 8009d2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	685a      	ldr	r2, [r3, #4]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	490b      	ldr	r1, [pc, #44]	@ (8009d68 <HAL_I2C_Master_Transmit+0x250>)
 8009d3a:	400a      	ands	r2, r1
 8009d3c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	2241      	movs	r2, #65	@ 0x41
 8009d42:	2120      	movs	r1, #32
 8009d44:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2242      	movs	r2, #66	@ 0x42
 8009d4a:	2100      	movs	r1, #0
 8009d4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2240      	movs	r2, #64	@ 0x40
 8009d52:	2100      	movs	r1, #0
 8009d54:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009d56:	2300      	movs	r3, #0
 8009d58:	e000      	b.n	8009d5c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8009d5a:	2302      	movs	r3, #2
  }
}
 8009d5c:	0018      	movs	r0, r3
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	b007      	add	sp, #28
 8009d62:	bd90      	pop	{r4, r7, pc}
 8009d64:	80002000 	.word	0x80002000
 8009d68:	fe00e800 	.word	0xfe00e800

08009d6c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009d6c:	b590      	push	{r4, r7, lr}
 8009d6e:	b089      	sub	sp, #36	@ 0x24
 8009d70:	af02      	add	r7, sp, #8
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	0008      	movs	r0, r1
 8009d76:	607a      	str	r2, [r7, #4]
 8009d78:	0019      	movs	r1, r3
 8009d7a:	230a      	movs	r3, #10
 8009d7c:	18fb      	adds	r3, r7, r3
 8009d7e:	1c02      	adds	r2, r0, #0
 8009d80:	801a      	strh	r2, [r3, #0]
 8009d82:	2308      	movs	r3, #8
 8009d84:	18fb      	adds	r3, r7, r3
 8009d86:	1c0a      	adds	r2, r1, #0
 8009d88:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	2241      	movs	r2, #65	@ 0x41
 8009d8e:	5c9b      	ldrb	r3, [r3, r2]
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	2b20      	cmp	r3, #32
 8009d94:	d000      	beq.n	8009d98 <HAL_I2C_Master_Receive+0x2c>
 8009d96:	e0e8      	b.n	8009f6a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2240      	movs	r2, #64	@ 0x40
 8009d9c:	5c9b      	ldrb	r3, [r3, r2]
 8009d9e:	2b01      	cmp	r3, #1
 8009da0:	d101      	bne.n	8009da6 <HAL_I2C_Master_Receive+0x3a>
 8009da2:	2302      	movs	r3, #2
 8009da4:	e0e2      	b.n	8009f6c <HAL_I2C_Master_Receive+0x200>
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2240      	movs	r2, #64	@ 0x40
 8009daa:	2101      	movs	r1, #1
 8009dac:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009dae:	f7ff f95f 	bl	8009070 <HAL_GetTick>
 8009db2:	0003      	movs	r3, r0
 8009db4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009db6:	2380      	movs	r3, #128	@ 0x80
 8009db8:	0219      	lsls	r1, r3, #8
 8009dba:	68f8      	ldr	r0, [r7, #12]
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	9300      	str	r3, [sp, #0]
 8009dc0:	2319      	movs	r3, #25
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	f000 f8fc 	bl	8009fc0 <I2C_WaitOnFlagUntilTimeout>
 8009dc8:	1e03      	subs	r3, r0, #0
 8009dca:	d001      	beq.n	8009dd0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8009dcc:	2301      	movs	r3, #1
 8009dce:	e0cd      	b.n	8009f6c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2241      	movs	r2, #65	@ 0x41
 8009dd4:	2122      	movs	r1, #34	@ 0x22
 8009dd6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2242      	movs	r2, #66	@ 0x42
 8009ddc:	2110      	movs	r1, #16
 8009dde:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	2200      	movs	r2, #0
 8009de4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	687a      	ldr	r2, [r7, #4]
 8009dea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2208      	movs	r2, #8
 8009df0:	18ba      	adds	r2, r7, r2
 8009df2:	8812      	ldrh	r2, [r2, #0]
 8009df4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	2bff      	cmp	r3, #255	@ 0xff
 8009e04:	d911      	bls.n	8009e2a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	22ff      	movs	r2, #255	@ 0xff
 8009e0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e10:	b2da      	uxtb	r2, r3
 8009e12:	2380      	movs	r3, #128	@ 0x80
 8009e14:	045c      	lsls	r4, r3, #17
 8009e16:	230a      	movs	r3, #10
 8009e18:	18fb      	adds	r3, r7, r3
 8009e1a:	8819      	ldrh	r1, [r3, #0]
 8009e1c:	68f8      	ldr	r0, [r7, #12]
 8009e1e:	4b55      	ldr	r3, [pc, #340]	@ (8009f74 <HAL_I2C_Master_Receive+0x208>)
 8009e20:	9300      	str	r3, [sp, #0]
 8009e22:	0023      	movs	r3, r4
 8009e24:	f000 fb44 	bl	800a4b0 <I2C_TransferConfig>
 8009e28:	e076      	b.n	8009f18 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e2e:	b29a      	uxth	r2, r3
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e38:	b2da      	uxtb	r2, r3
 8009e3a:	2380      	movs	r3, #128	@ 0x80
 8009e3c:	049c      	lsls	r4, r3, #18
 8009e3e:	230a      	movs	r3, #10
 8009e40:	18fb      	adds	r3, r7, r3
 8009e42:	8819      	ldrh	r1, [r3, #0]
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	4b4b      	ldr	r3, [pc, #300]	@ (8009f74 <HAL_I2C_Master_Receive+0x208>)
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	0023      	movs	r3, r4
 8009e4c:	f000 fb30 	bl	800a4b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8009e50:	e062      	b.n	8009f18 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e52:	697a      	ldr	r2, [r7, #20]
 8009e54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	0018      	movs	r0, r3
 8009e5a:	f000 f993 	bl	800a184 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009e5e:	1e03      	subs	r3, r0, #0
 8009e60:	d001      	beq.n	8009e66 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8009e62:	2301      	movs	r3, #1
 8009e64:	e082      	b.n	8009f6c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e70:	b2d2      	uxtb	r2, r2
 8009e72:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e78:	1c5a      	adds	r2, r3, #1
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e82:	3b01      	subs	r3, #1
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e8e:	b29b      	uxth	r3, r3
 8009e90:	3b01      	subs	r3, #1
 8009e92:	b29a      	uxth	r2, r3
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d03a      	beq.n	8009f18 <HAL_I2C_Master_Receive+0x1ac>
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d136      	bne.n	8009f18 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009eaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009eac:	68f8      	ldr	r0, [r7, #12]
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	9300      	str	r3, [sp, #0]
 8009eb2:	0013      	movs	r3, r2
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	2180      	movs	r1, #128	@ 0x80
 8009eb8:	f000 f882 	bl	8009fc0 <I2C_WaitOnFlagUntilTimeout>
 8009ebc:	1e03      	subs	r3, r0, #0
 8009ebe:	d001      	beq.n	8009ec4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e053      	b.n	8009f6c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	2bff      	cmp	r3, #255	@ 0xff
 8009ecc:	d911      	bls.n	8009ef2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	22ff      	movs	r2, #255	@ 0xff
 8009ed2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ed8:	b2da      	uxtb	r2, r3
 8009eda:	2380      	movs	r3, #128	@ 0x80
 8009edc:	045c      	lsls	r4, r3, #17
 8009ede:	230a      	movs	r3, #10
 8009ee0:	18fb      	adds	r3, r7, r3
 8009ee2:	8819      	ldrh	r1, [r3, #0]
 8009ee4:	68f8      	ldr	r0, [r7, #12]
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	9300      	str	r3, [sp, #0]
 8009eea:	0023      	movs	r3, r4
 8009eec:	f000 fae0 	bl	800a4b0 <I2C_TransferConfig>
 8009ef0:	e012      	b.n	8009f18 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ef6:	b29a      	uxth	r2, r3
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f00:	b2da      	uxtb	r2, r3
 8009f02:	2380      	movs	r3, #128	@ 0x80
 8009f04:	049c      	lsls	r4, r3, #18
 8009f06:	230a      	movs	r3, #10
 8009f08:	18fb      	adds	r3, r7, r3
 8009f0a:	8819      	ldrh	r1, [r3, #0]
 8009f0c:	68f8      	ldr	r0, [r7, #12]
 8009f0e:	2300      	movs	r3, #0
 8009f10:	9300      	str	r3, [sp, #0]
 8009f12:	0023      	movs	r3, r4
 8009f14:	f000 facc 	bl	800a4b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f1c:	b29b      	uxth	r3, r3
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d197      	bne.n	8009e52 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009f22:	697a      	ldr	r2, [r7, #20]
 8009f24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	0018      	movs	r0, r3
 8009f2a:	f000 f8e7 	bl	800a0fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8009f2e:	1e03      	subs	r3, r0, #0
 8009f30:	d001      	beq.n	8009f36 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8009f32:	2301      	movs	r3, #1
 8009f34:	e01a      	b.n	8009f6c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	2220      	movs	r2, #32
 8009f3c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	685a      	ldr	r2, [r3, #4]
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	490b      	ldr	r1, [pc, #44]	@ (8009f78 <HAL_I2C_Master_Receive+0x20c>)
 8009f4a:	400a      	ands	r2, r1
 8009f4c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2241      	movs	r2, #65	@ 0x41
 8009f52:	2120      	movs	r1, #32
 8009f54:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	2242      	movs	r2, #66	@ 0x42
 8009f5a:	2100      	movs	r1, #0
 8009f5c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2240      	movs	r2, #64	@ 0x40
 8009f62:	2100      	movs	r1, #0
 8009f64:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009f66:	2300      	movs	r3, #0
 8009f68:	e000      	b.n	8009f6c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8009f6a:	2302      	movs	r3, #2
  }
}
 8009f6c:	0018      	movs	r0, r3
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	b007      	add	sp, #28
 8009f72:	bd90      	pop	{r4, r7, pc}
 8009f74:	80002400 	.word	0x80002400
 8009f78:	fe00e800 	.word	0xfe00e800

08009f7c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b082      	sub	sp, #8
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	699b      	ldr	r3, [r3, #24]
 8009f8a:	2202      	movs	r2, #2
 8009f8c:	4013      	ands	r3, r2
 8009f8e:	2b02      	cmp	r3, #2
 8009f90:	d103      	bne.n	8009f9a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2200      	movs	r2, #0
 8009f98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	699b      	ldr	r3, [r3, #24]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	4013      	ands	r3, r2
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d007      	beq.n	8009fb8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	699a      	ldr	r2, [r3, #24]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	2101      	movs	r1, #1
 8009fb4:	430a      	orrs	r2, r1
 8009fb6:	619a      	str	r2, [r3, #24]
  }
}
 8009fb8:	46c0      	nop			@ (mov r8, r8)
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	b002      	add	sp, #8
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b084      	sub	sp, #16
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	60b9      	str	r1, [r7, #8]
 8009fca:	603b      	str	r3, [r7, #0]
 8009fcc:	1dfb      	adds	r3, r7, #7
 8009fce:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009fd0:	e03a      	b.n	800a048 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fd2:	69ba      	ldr	r2, [r7, #24]
 8009fd4:	6839      	ldr	r1, [r7, #0]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	0018      	movs	r0, r3
 8009fda:	f000 f971 	bl	800a2c0 <I2C_IsErrorOccurred>
 8009fde:	1e03      	subs	r3, r0, #0
 8009fe0:	d001      	beq.n	8009fe6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	e040      	b.n	800a068 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fe6:	683b      	ldr	r3, [r7, #0]
 8009fe8:	3301      	adds	r3, #1
 8009fea:	d02d      	beq.n	800a048 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fec:	f7ff f840 	bl	8009070 <HAL_GetTick>
 8009ff0:	0002      	movs	r2, r0
 8009ff2:	69bb      	ldr	r3, [r7, #24]
 8009ff4:	1ad3      	subs	r3, r2, r3
 8009ff6:	683a      	ldr	r2, [r7, #0]
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d302      	bcc.n	800a002 <I2C_WaitOnFlagUntilTimeout+0x42>
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d122      	bne.n	800a048 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	699b      	ldr	r3, [r3, #24]
 800a008:	68ba      	ldr	r2, [r7, #8]
 800a00a:	4013      	ands	r3, r2
 800a00c:	68ba      	ldr	r2, [r7, #8]
 800a00e:	1ad3      	subs	r3, r2, r3
 800a010:	425a      	negs	r2, r3
 800a012:	4153      	adcs	r3, r2
 800a014:	b2db      	uxtb	r3, r3
 800a016:	001a      	movs	r2, r3
 800a018:	1dfb      	adds	r3, r7, #7
 800a01a:	781b      	ldrb	r3, [r3, #0]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d113      	bne.n	800a048 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a024:	2220      	movs	r2, #32
 800a026:	431a      	orrs	r2, r3
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2241      	movs	r2, #65	@ 0x41
 800a030:	2120      	movs	r1, #32
 800a032:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2242      	movs	r2, #66	@ 0x42
 800a038:	2100      	movs	r1, #0
 800a03a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2240      	movs	r2, #64	@ 0x40
 800a040:	2100      	movs	r1, #0
 800a042:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	e00f      	b.n	800a068 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	699b      	ldr	r3, [r3, #24]
 800a04e:	68ba      	ldr	r2, [r7, #8]
 800a050:	4013      	ands	r3, r2
 800a052:	68ba      	ldr	r2, [r7, #8]
 800a054:	1ad3      	subs	r3, r2, r3
 800a056:	425a      	negs	r2, r3
 800a058:	4153      	adcs	r3, r2
 800a05a:	b2db      	uxtb	r3, r3
 800a05c:	001a      	movs	r2, r3
 800a05e:	1dfb      	adds	r3, r7, #7
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	429a      	cmp	r2, r3
 800a064:	d0b5      	beq.n	8009fd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a066:	2300      	movs	r3, #0
}
 800a068:	0018      	movs	r0, r3
 800a06a:	46bd      	mov	sp, r7
 800a06c:	b004      	add	sp, #16
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b084      	sub	sp, #16
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	60b9      	str	r1, [r7, #8]
 800a07a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a07c:	e032      	b.n	800a0e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	68b9      	ldr	r1, [r7, #8]
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	0018      	movs	r0, r3
 800a086:	f000 f91b 	bl	800a2c0 <I2C_IsErrorOccurred>
 800a08a:	1e03      	subs	r3, r0, #0
 800a08c:	d001      	beq.n	800a092 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a08e:	2301      	movs	r3, #1
 800a090:	e030      	b.n	800a0f4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	3301      	adds	r3, #1
 800a096:	d025      	beq.n	800a0e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a098:	f7fe ffea 	bl	8009070 <HAL_GetTick>
 800a09c:	0002      	movs	r2, r0
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	1ad3      	subs	r3, r2, r3
 800a0a2:	68ba      	ldr	r2, [r7, #8]
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d302      	bcc.n	800a0ae <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d11a      	bne.n	800a0e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	699b      	ldr	r3, [r3, #24]
 800a0b4:	2202      	movs	r2, #2
 800a0b6:	4013      	ands	r3, r2
 800a0b8:	2b02      	cmp	r3, #2
 800a0ba:	d013      	beq.n	800a0e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0c0:	2220      	movs	r2, #32
 800a0c2:	431a      	orrs	r2, r3
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2241      	movs	r2, #65	@ 0x41
 800a0cc:	2120      	movs	r1, #32
 800a0ce:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2242      	movs	r2, #66	@ 0x42
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2240      	movs	r2, #64	@ 0x40
 800a0dc:	2100      	movs	r1, #0
 800a0de:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	e007      	b.n	800a0f4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	699b      	ldr	r3, [r3, #24]
 800a0ea:	2202      	movs	r2, #2
 800a0ec:	4013      	ands	r3, r2
 800a0ee:	2b02      	cmp	r3, #2
 800a0f0:	d1c5      	bne.n	800a07e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	0018      	movs	r0, r3
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	b004      	add	sp, #16
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b084      	sub	sp, #16
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a108:	e02f      	b.n	800a16a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	68b9      	ldr	r1, [r7, #8]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	0018      	movs	r0, r3
 800a112:	f000 f8d5 	bl	800a2c0 <I2C_IsErrorOccurred>
 800a116:	1e03      	subs	r3, r0, #0
 800a118:	d001      	beq.n	800a11e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a11a:	2301      	movs	r3, #1
 800a11c:	e02d      	b.n	800a17a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a11e:	f7fe ffa7 	bl	8009070 <HAL_GetTick>
 800a122:	0002      	movs	r2, r0
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	1ad3      	subs	r3, r2, r3
 800a128:	68ba      	ldr	r2, [r7, #8]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d302      	bcc.n	800a134 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d11a      	bne.n	800a16a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	699b      	ldr	r3, [r3, #24]
 800a13a:	2220      	movs	r2, #32
 800a13c:	4013      	ands	r3, r2
 800a13e:	2b20      	cmp	r3, #32
 800a140:	d013      	beq.n	800a16a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a146:	2220      	movs	r2, #32
 800a148:	431a      	orrs	r2, r3
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2241      	movs	r2, #65	@ 0x41
 800a152:	2120      	movs	r1, #32
 800a154:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2242      	movs	r2, #66	@ 0x42
 800a15a:	2100      	movs	r1, #0
 800a15c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2240      	movs	r2, #64	@ 0x40
 800a162:	2100      	movs	r1, #0
 800a164:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800a166:	2301      	movs	r3, #1
 800a168:	e007      	b.n	800a17a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	699b      	ldr	r3, [r3, #24]
 800a170:	2220      	movs	r2, #32
 800a172:	4013      	ands	r3, r2
 800a174:	2b20      	cmp	r3, #32
 800a176:	d1c8      	bne.n	800a10a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a178:	2300      	movs	r3, #0
}
 800a17a:	0018      	movs	r0, r3
 800a17c:	46bd      	mov	sp, r7
 800a17e:	b004      	add	sp, #16
 800a180:	bd80      	pop	{r7, pc}
	...

0800a184 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b086      	sub	sp, #24
 800a188:	af00      	add	r7, sp, #0
 800a18a:	60f8      	str	r0, [r7, #12]
 800a18c:	60b9      	str	r1, [r7, #8]
 800a18e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a190:	2317      	movs	r3, #23
 800a192:	18fb      	adds	r3, r7, r3
 800a194:	2200      	movs	r2, #0
 800a196:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a198:	e07b      	b.n	800a292 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a19a:	687a      	ldr	r2, [r7, #4]
 800a19c:	68b9      	ldr	r1, [r7, #8]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	0018      	movs	r0, r3
 800a1a2:	f000 f88d 	bl	800a2c0 <I2C_IsErrorOccurred>
 800a1a6:	1e03      	subs	r3, r0, #0
 800a1a8:	d003      	beq.n	800a1b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800a1aa:	2317      	movs	r3, #23
 800a1ac:	18fb      	adds	r3, r7, r3
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	699b      	ldr	r3, [r3, #24]
 800a1b8:	2220      	movs	r2, #32
 800a1ba:	4013      	ands	r3, r2
 800a1bc:	2b20      	cmp	r3, #32
 800a1be:	d140      	bne.n	800a242 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 800a1c0:	2117      	movs	r1, #23
 800a1c2:	187b      	adds	r3, r7, r1
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d13b      	bne.n	800a242 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	699b      	ldr	r3, [r3, #24]
 800a1d0:	2204      	movs	r2, #4
 800a1d2:	4013      	ands	r3, r2
 800a1d4:	2b04      	cmp	r3, #4
 800a1d6:	d106      	bne.n	800a1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d002      	beq.n	800a1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800a1e0:	187b      	adds	r3, r7, r1
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	699b      	ldr	r3, [r3, #24]
 800a1ec:	2210      	movs	r2, #16
 800a1ee:	4013      	ands	r3, r2
 800a1f0:	2b10      	cmp	r3, #16
 800a1f2:	d123      	bne.n	800a23c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	2210      	movs	r2, #16
 800a1fa:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2204      	movs	r2, #4
 800a200:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	2220      	movs	r2, #32
 800a208:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	685a      	ldr	r2, [r3, #4]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4929      	ldr	r1, [pc, #164]	@ (800a2bc <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 800a216:	400a      	ands	r2, r1
 800a218:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	2241      	movs	r2, #65	@ 0x41
 800a21e:	2120      	movs	r1, #32
 800a220:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	2242      	movs	r2, #66	@ 0x42
 800a226:	2100      	movs	r1, #0
 800a228:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	2240      	movs	r2, #64	@ 0x40
 800a22e:	2100      	movs	r1, #0
 800a230:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800a232:	2317      	movs	r3, #23
 800a234:	18fb      	adds	r3, r7, r3
 800a236:	2201      	movs	r2, #1
 800a238:	701a      	strb	r2, [r3, #0]
 800a23a:	e002      	b.n	800a242 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	2200      	movs	r2, #0
 800a240:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800a242:	f7fe ff15 	bl	8009070 <HAL_GetTick>
 800a246:	0002      	movs	r2, r0
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	68ba      	ldr	r2, [r7, #8]
 800a24e:	429a      	cmp	r2, r3
 800a250:	d302      	bcc.n	800a258 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d11c      	bne.n	800a292 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 800a258:	2017      	movs	r0, #23
 800a25a:	183b      	adds	r3, r7, r0
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d117      	bne.n	800a292 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	699b      	ldr	r3, [r3, #24]
 800a268:	2204      	movs	r2, #4
 800a26a:	4013      	ands	r3, r2
 800a26c:	2b04      	cmp	r3, #4
 800a26e:	d010      	beq.n	800a292 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a274:	2220      	movs	r2, #32
 800a276:	431a      	orrs	r2, r3
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2241      	movs	r2, #65	@ 0x41
 800a280:	2120      	movs	r1, #32
 800a282:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2240      	movs	r2, #64	@ 0x40
 800a288:	2100      	movs	r1, #0
 800a28a:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800a28c:	183b      	adds	r3, r7, r0
 800a28e:	2201      	movs	r2, #1
 800a290:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	699b      	ldr	r3, [r3, #24]
 800a298:	2204      	movs	r2, #4
 800a29a:	4013      	ands	r3, r2
 800a29c:	2b04      	cmp	r3, #4
 800a29e:	d005      	beq.n	800a2ac <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800a2a0:	2317      	movs	r3, #23
 800a2a2:	18fb      	adds	r3, r7, r3
 800a2a4:	781b      	ldrb	r3, [r3, #0]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d100      	bne.n	800a2ac <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800a2aa:	e776      	b.n	800a19a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 800a2ac:	2317      	movs	r3, #23
 800a2ae:	18fb      	adds	r3, r7, r3
 800a2b0:	781b      	ldrb	r3, [r3, #0]
}
 800a2b2:	0018      	movs	r0, r3
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	b006      	add	sp, #24
 800a2b8:	bd80      	pop	{r7, pc}
 800a2ba:	46c0      	nop			@ (mov r8, r8)
 800a2bc:	fe00e800 	.word	0xfe00e800

0800a2c0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b08a      	sub	sp, #40	@ 0x28
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	60f8      	str	r0, [r7, #12]
 800a2c8:	60b9      	str	r1, [r7, #8]
 800a2ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a2cc:	2327      	movs	r3, #39	@ 0x27
 800a2ce:	18fb      	adds	r3, r7, r3
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	699b      	ldr	r3, [r3, #24]
 800a2da:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	2210      	movs	r2, #16
 800a2e8:	4013      	ands	r3, r2
 800a2ea:	d100      	bne.n	800a2ee <I2C_IsErrorOccurred+0x2e>
 800a2ec:	e079      	b.n	800a3e2 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	2210      	movs	r2, #16
 800a2f4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a2f6:	e057      	b.n	800a3a8 <I2C_IsErrorOccurred+0xe8>
 800a2f8:	2227      	movs	r2, #39	@ 0x27
 800a2fa:	18bb      	adds	r3, r7, r2
 800a2fc:	18ba      	adds	r2, r7, r2
 800a2fe:	7812      	ldrb	r2, [r2, #0]
 800a300:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	3301      	adds	r3, #1
 800a306:	d04f      	beq.n	800a3a8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a308:	f7fe feb2 	bl	8009070 <HAL_GetTick>
 800a30c:	0002      	movs	r2, r0
 800a30e:	69fb      	ldr	r3, [r7, #28]
 800a310:	1ad3      	subs	r3, r2, r3
 800a312:	68ba      	ldr	r2, [r7, #8]
 800a314:	429a      	cmp	r2, r3
 800a316:	d302      	bcc.n	800a31e <I2C_IsErrorOccurred+0x5e>
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d144      	bne.n	800a3a8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	685a      	ldr	r2, [r3, #4]
 800a324:	2380      	movs	r3, #128	@ 0x80
 800a326:	01db      	lsls	r3, r3, #7
 800a328:	4013      	ands	r3, r2
 800a32a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a32c:	2013      	movs	r0, #19
 800a32e:	183b      	adds	r3, r7, r0
 800a330:	68fa      	ldr	r2, [r7, #12]
 800a332:	2142      	movs	r1, #66	@ 0x42
 800a334:	5c52      	ldrb	r2, [r2, r1]
 800a336:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	699a      	ldr	r2, [r3, #24]
 800a33e:	2380      	movs	r3, #128	@ 0x80
 800a340:	021b      	lsls	r3, r3, #8
 800a342:	401a      	ands	r2, r3
 800a344:	2380      	movs	r3, #128	@ 0x80
 800a346:	021b      	lsls	r3, r3, #8
 800a348:	429a      	cmp	r2, r3
 800a34a:	d126      	bne.n	800a39a <I2C_IsErrorOccurred+0xda>
 800a34c:	697a      	ldr	r2, [r7, #20]
 800a34e:	2380      	movs	r3, #128	@ 0x80
 800a350:	01db      	lsls	r3, r3, #7
 800a352:	429a      	cmp	r2, r3
 800a354:	d021      	beq.n	800a39a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800a356:	183b      	adds	r3, r7, r0
 800a358:	781b      	ldrb	r3, [r3, #0]
 800a35a:	2b20      	cmp	r3, #32
 800a35c:	d01d      	beq.n	800a39a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	685a      	ldr	r2, [r3, #4]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	2180      	movs	r1, #128	@ 0x80
 800a36a:	01c9      	lsls	r1, r1, #7
 800a36c:	430a      	orrs	r2, r1
 800a36e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a370:	f7fe fe7e 	bl	8009070 <HAL_GetTick>
 800a374:	0003      	movs	r3, r0
 800a376:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a378:	e00f      	b.n	800a39a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a37a:	f7fe fe79 	bl	8009070 <HAL_GetTick>
 800a37e:	0002      	movs	r2, r0
 800a380:	69fb      	ldr	r3, [r7, #28]
 800a382:	1ad3      	subs	r3, r2, r3
 800a384:	2b19      	cmp	r3, #25
 800a386:	d908      	bls.n	800a39a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a388:	6a3b      	ldr	r3, [r7, #32]
 800a38a:	2220      	movs	r2, #32
 800a38c:	4313      	orrs	r3, r2
 800a38e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a390:	2327      	movs	r3, #39	@ 0x27
 800a392:	18fb      	adds	r3, r7, r3
 800a394:	2201      	movs	r2, #1
 800a396:	701a      	strb	r2, [r3, #0]

              break;
 800a398:	e006      	b.n	800a3a8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	699b      	ldr	r3, [r3, #24]
 800a3a0:	2220      	movs	r2, #32
 800a3a2:	4013      	ands	r3, r2
 800a3a4:	2b20      	cmp	r3, #32
 800a3a6:	d1e8      	bne.n	800a37a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	699b      	ldr	r3, [r3, #24]
 800a3ae:	2220      	movs	r2, #32
 800a3b0:	4013      	ands	r3, r2
 800a3b2:	2b20      	cmp	r3, #32
 800a3b4:	d004      	beq.n	800a3c0 <I2C_IsErrorOccurred+0x100>
 800a3b6:	2327      	movs	r3, #39	@ 0x27
 800a3b8:	18fb      	adds	r3, r7, r3
 800a3ba:	781b      	ldrb	r3, [r3, #0]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d09b      	beq.n	800a2f8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a3c0:	2327      	movs	r3, #39	@ 0x27
 800a3c2:	18fb      	adds	r3, r7, r3
 800a3c4:	781b      	ldrb	r3, [r3, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d103      	bne.n	800a3d2 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	2220      	movs	r2, #32
 800a3d0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a3d2:	6a3b      	ldr	r3, [r7, #32]
 800a3d4:	2204      	movs	r2, #4
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a3da:	2327      	movs	r3, #39	@ 0x27
 800a3dc:	18fb      	adds	r3, r7, r3
 800a3de:	2201      	movs	r2, #1
 800a3e0:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	699b      	ldr	r3, [r3, #24]
 800a3e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a3ea:	69ba      	ldr	r2, [r7, #24]
 800a3ec:	2380      	movs	r3, #128	@ 0x80
 800a3ee:	005b      	lsls	r3, r3, #1
 800a3f0:	4013      	ands	r3, r2
 800a3f2:	d00c      	beq.n	800a40e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	4313      	orrs	r3, r2
 800a3fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	2280      	movs	r2, #128	@ 0x80
 800a402:	0052      	lsls	r2, r2, #1
 800a404:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a406:	2327      	movs	r3, #39	@ 0x27
 800a408:	18fb      	adds	r3, r7, r3
 800a40a:	2201      	movs	r2, #1
 800a40c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a40e:	69ba      	ldr	r2, [r7, #24]
 800a410:	2380      	movs	r3, #128	@ 0x80
 800a412:	00db      	lsls	r3, r3, #3
 800a414:	4013      	ands	r3, r2
 800a416:	d00c      	beq.n	800a432 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a418:	6a3b      	ldr	r3, [r7, #32]
 800a41a:	2208      	movs	r2, #8
 800a41c:	4313      	orrs	r3, r2
 800a41e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2280      	movs	r2, #128	@ 0x80
 800a426:	00d2      	lsls	r2, r2, #3
 800a428:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a42a:	2327      	movs	r3, #39	@ 0x27
 800a42c:	18fb      	adds	r3, r7, r3
 800a42e:	2201      	movs	r2, #1
 800a430:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a432:	69ba      	ldr	r2, [r7, #24]
 800a434:	2380      	movs	r3, #128	@ 0x80
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	4013      	ands	r3, r2
 800a43a:	d00c      	beq.n	800a456 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a43c:	6a3b      	ldr	r3, [r7, #32]
 800a43e:	2202      	movs	r2, #2
 800a440:	4313      	orrs	r3, r2
 800a442:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	2280      	movs	r2, #128	@ 0x80
 800a44a:	0092      	lsls	r2, r2, #2
 800a44c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a44e:	2327      	movs	r3, #39	@ 0x27
 800a450:	18fb      	adds	r3, r7, r3
 800a452:	2201      	movs	r2, #1
 800a454:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800a456:	2327      	movs	r3, #39	@ 0x27
 800a458:	18fb      	adds	r3, r7, r3
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d01d      	beq.n	800a49c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	0018      	movs	r0, r3
 800a464:	f7ff fd8a 	bl	8009f7c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	685a      	ldr	r2, [r3, #4]
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	490e      	ldr	r1, [pc, #56]	@ (800a4ac <I2C_IsErrorOccurred+0x1ec>)
 800a474:	400a      	ands	r2, r1
 800a476:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a47c:	6a3b      	ldr	r3, [r7, #32]
 800a47e:	431a      	orrs	r2, r3
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2241      	movs	r2, #65	@ 0x41
 800a488:	2120      	movs	r1, #32
 800a48a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2242      	movs	r2, #66	@ 0x42
 800a490:	2100      	movs	r1, #0
 800a492:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2240      	movs	r2, #64	@ 0x40
 800a498:	2100      	movs	r1, #0
 800a49a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800a49c:	2327      	movs	r3, #39	@ 0x27
 800a49e:	18fb      	adds	r3, r7, r3
 800a4a0:	781b      	ldrb	r3, [r3, #0]
}
 800a4a2:	0018      	movs	r0, r3
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	b00a      	add	sp, #40	@ 0x28
 800a4a8:	bd80      	pop	{r7, pc}
 800a4aa:	46c0      	nop			@ (mov r8, r8)
 800a4ac:	fe00e800 	.word	0xfe00e800

0800a4b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a4b0:	b590      	push	{r4, r7, lr}
 800a4b2:	b087      	sub	sp, #28
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	0008      	movs	r0, r1
 800a4ba:	0011      	movs	r1, r2
 800a4bc:	607b      	str	r3, [r7, #4]
 800a4be:	240a      	movs	r4, #10
 800a4c0:	193b      	adds	r3, r7, r4
 800a4c2:	1c02      	adds	r2, r0, #0
 800a4c4:	801a      	strh	r2, [r3, #0]
 800a4c6:	2009      	movs	r0, #9
 800a4c8:	183b      	adds	r3, r7, r0
 800a4ca:	1c0a      	adds	r2, r1, #0
 800a4cc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a4ce:	193b      	adds	r3, r7, r4
 800a4d0:	881b      	ldrh	r3, [r3, #0]
 800a4d2:	059b      	lsls	r3, r3, #22
 800a4d4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a4d6:	183b      	adds	r3, r7, r0
 800a4d8:	781b      	ldrb	r3, [r3, #0]
 800a4da:	0419      	lsls	r1, r3, #16
 800a4dc:	23ff      	movs	r3, #255	@ 0xff
 800a4de:	041b      	lsls	r3, r3, #16
 800a4e0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a4e2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a4e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ea:	4313      	orrs	r3, r2
 800a4ec:	005b      	lsls	r3, r3, #1
 800a4ee:	085b      	lsrs	r3, r3, #1
 800a4f0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a4fa:	0d51      	lsrs	r1, r2, #21
 800a4fc:	2280      	movs	r2, #128	@ 0x80
 800a4fe:	00d2      	lsls	r2, r2, #3
 800a500:	400a      	ands	r2, r1
 800a502:	4907      	ldr	r1, [pc, #28]	@ (800a520 <I2C_TransferConfig+0x70>)
 800a504:	430a      	orrs	r2, r1
 800a506:	43d2      	mvns	r2, r2
 800a508:	401a      	ands	r2, r3
 800a50a:	0011      	movs	r1, r2
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	697a      	ldr	r2, [r7, #20]
 800a512:	430a      	orrs	r2, r1
 800a514:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a516:	46c0      	nop			@ (mov r8, r8)
 800a518:	46bd      	mov	sp, r7
 800a51a:	b007      	add	sp, #28
 800a51c:	bd90      	pop	{r4, r7, pc}
 800a51e:	46c0      	nop			@ (mov r8, r8)
 800a520:	03ff63ff 	.word	0x03ff63ff

0800a524 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2241      	movs	r2, #65	@ 0x41
 800a532:	5c9b      	ldrb	r3, [r3, r2]
 800a534:	b2db      	uxtb	r3, r3
 800a536:	2b20      	cmp	r3, #32
 800a538:	d138      	bne.n	800a5ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2240      	movs	r2, #64	@ 0x40
 800a53e:	5c9b      	ldrb	r3, [r3, r2]
 800a540:	2b01      	cmp	r3, #1
 800a542:	d101      	bne.n	800a548 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a544:	2302      	movs	r3, #2
 800a546:	e032      	b.n	800a5ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2240      	movs	r2, #64	@ 0x40
 800a54c:	2101      	movs	r1, #1
 800a54e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2241      	movs	r2, #65	@ 0x41
 800a554:	2124      	movs	r1, #36	@ 0x24
 800a556:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	2101      	movs	r1, #1
 800a564:	438a      	bics	r2, r1
 800a566:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	4911      	ldr	r1, [pc, #68]	@ (800a5b8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800a574:	400a      	ands	r2, r1
 800a576:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	6819      	ldr	r1, [r3, #0]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	683a      	ldr	r2, [r7, #0]
 800a584:	430a      	orrs	r2, r1
 800a586:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	2101      	movs	r1, #1
 800a594:	430a      	orrs	r2, r1
 800a596:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2241      	movs	r2, #65	@ 0x41
 800a59c:	2120      	movs	r1, #32
 800a59e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2240      	movs	r2, #64	@ 0x40
 800a5a4:	2100      	movs	r1, #0
 800a5a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	e000      	b.n	800a5ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a5ac:	2302      	movs	r3, #2
  }
}
 800a5ae:	0018      	movs	r0, r3
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	b002      	add	sp, #8
 800a5b4:	bd80      	pop	{r7, pc}
 800a5b6:	46c0      	nop			@ (mov r8, r8)
 800a5b8:	ffffefff 	.word	0xffffefff

0800a5bc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b084      	sub	sp, #16
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2241      	movs	r2, #65	@ 0x41
 800a5ca:	5c9b      	ldrb	r3, [r3, r2]
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	2b20      	cmp	r3, #32
 800a5d0:	d139      	bne.n	800a646 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2240      	movs	r2, #64	@ 0x40
 800a5d6:	5c9b      	ldrb	r3, [r3, r2]
 800a5d8:	2b01      	cmp	r3, #1
 800a5da:	d101      	bne.n	800a5e0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a5dc:	2302      	movs	r3, #2
 800a5de:	e033      	b.n	800a648 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2240      	movs	r2, #64	@ 0x40
 800a5e4:	2101      	movs	r1, #1
 800a5e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2241      	movs	r2, #65	@ 0x41
 800a5ec:	2124      	movs	r1, #36	@ 0x24
 800a5ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	681a      	ldr	r2, [r3, #0]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	2101      	movs	r1, #1
 800a5fc:	438a      	bics	r2, r1
 800a5fe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	4a11      	ldr	r2, [pc, #68]	@ (800a650 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800a60c:	4013      	ands	r3, r2
 800a60e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	021b      	lsls	r3, r3, #8
 800a614:	68fa      	ldr	r2, [r7, #12]
 800a616:	4313      	orrs	r3, r2
 800a618:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	681a      	ldr	r2, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2101      	movs	r1, #1
 800a62e:	430a      	orrs	r2, r1
 800a630:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2241      	movs	r2, #65	@ 0x41
 800a636:	2120      	movs	r1, #32
 800a638:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2240      	movs	r2, #64	@ 0x40
 800a63e:	2100      	movs	r1, #0
 800a640:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a642:	2300      	movs	r3, #0
 800a644:	e000      	b.n	800a648 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a646:	2302      	movs	r3, #2
  }
}
 800a648:	0018      	movs	r0, r3
 800a64a:	46bd      	mov	sp, r7
 800a64c:	b004      	add	sp, #16
 800a64e:	bd80      	pop	{r7, pc}
 800a650:	fffff0ff 	.word	0xfffff0ff

0800a654 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b084      	sub	sp, #16
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800a65c:	4b19      	ldr	r3, [pc, #100]	@ (800a6c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a19      	ldr	r2, [pc, #100]	@ (800a6c8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800a662:	4013      	ands	r3, r2
 800a664:	0019      	movs	r1, r3
 800a666:	4b17      	ldr	r3, [pc, #92]	@ (800a6c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	430a      	orrs	r2, r1
 800a66c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a66e:	687a      	ldr	r2, [r7, #4]
 800a670:	2380      	movs	r3, #128	@ 0x80
 800a672:	009b      	lsls	r3, r3, #2
 800a674:	429a      	cmp	r2, r3
 800a676:	d11f      	bne.n	800a6b8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800a678:	4b14      	ldr	r3, [pc, #80]	@ (800a6cc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	0013      	movs	r3, r2
 800a67e:	005b      	lsls	r3, r3, #1
 800a680:	189b      	adds	r3, r3, r2
 800a682:	005b      	lsls	r3, r3, #1
 800a684:	4912      	ldr	r1, [pc, #72]	@ (800a6d0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800a686:	0018      	movs	r0, r3
 800a688:	f7f5 fd64 	bl	8000154 <__udivsi3>
 800a68c:	0003      	movs	r3, r0
 800a68e:	3301      	adds	r3, #1
 800a690:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a692:	e008      	b.n	800a6a6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d003      	beq.n	800a6a2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	3b01      	subs	r3, #1
 800a69e:	60fb      	str	r3, [r7, #12]
 800a6a0:	e001      	b.n	800a6a6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800a6a2:	2303      	movs	r3, #3
 800a6a4:	e009      	b.n	800a6ba <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a6a6:	4b07      	ldr	r3, [pc, #28]	@ (800a6c4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a6a8:	695a      	ldr	r2, [r3, #20]
 800a6aa:	2380      	movs	r3, #128	@ 0x80
 800a6ac:	00db      	lsls	r3, r3, #3
 800a6ae:	401a      	ands	r2, r3
 800a6b0:	2380      	movs	r3, #128	@ 0x80
 800a6b2:	00db      	lsls	r3, r3, #3
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d0ed      	beq.n	800a694 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800a6b8:	2300      	movs	r3, #0
}
 800a6ba:	0018      	movs	r0, r3
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	b004      	add	sp, #16
 800a6c0:	bd80      	pop	{r7, pc}
 800a6c2:	46c0      	nop			@ (mov r8, r8)
 800a6c4:	40007000 	.word	0x40007000
 800a6c8:	fffff9ff 	.word	0xfffff9ff
 800a6cc:	20000004 	.word	0x20000004
 800a6d0:	000f4240 	.word	0x000f4240

0800a6d4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800a6d8:	4b03      	ldr	r3, [pc, #12]	@ (800a6e8 <LL_RCC_GetAPB1Prescaler+0x14>)
 800a6da:	689a      	ldr	r2, [r3, #8]
 800a6dc:	23e0      	movs	r3, #224	@ 0xe0
 800a6de:	01db      	lsls	r3, r3, #7
 800a6e0:	4013      	ands	r3, r2
}
 800a6e2:	0018      	movs	r0, r3
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	40021000 	.word	0x40021000

0800a6ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b088      	sub	sp, #32
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d102      	bne.n	800a700 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	f000 fb50 	bl	800ada0 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2201      	movs	r2, #1
 800a706:	4013      	ands	r3, r2
 800a708:	d100      	bne.n	800a70c <HAL_RCC_OscConfig+0x20>
 800a70a:	e07c      	b.n	800a806 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a70c:	4bc3      	ldr	r3, [pc, #780]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	2238      	movs	r2, #56	@ 0x38
 800a712:	4013      	ands	r3, r2
 800a714:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a716:	4bc1      	ldr	r3, [pc, #772]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	2203      	movs	r2, #3
 800a71c:	4013      	ands	r3, r2
 800a71e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800a720:	69bb      	ldr	r3, [r7, #24]
 800a722:	2b10      	cmp	r3, #16
 800a724:	d102      	bne.n	800a72c <HAL_RCC_OscConfig+0x40>
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	2b03      	cmp	r3, #3
 800a72a:	d002      	beq.n	800a732 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800a72c:	69bb      	ldr	r3, [r7, #24]
 800a72e:	2b08      	cmp	r3, #8
 800a730:	d10b      	bne.n	800a74a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a732:	4bba      	ldr	r3, [pc, #744]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a734:	681a      	ldr	r2, [r3, #0]
 800a736:	2380      	movs	r3, #128	@ 0x80
 800a738:	029b      	lsls	r3, r3, #10
 800a73a:	4013      	ands	r3, r2
 800a73c:	d062      	beq.n	800a804 <HAL_RCC_OscConfig+0x118>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d15e      	bne.n	800a804 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800a746:	2301      	movs	r3, #1
 800a748:	e32a      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	685a      	ldr	r2, [r3, #4]
 800a74e:	2380      	movs	r3, #128	@ 0x80
 800a750:	025b      	lsls	r3, r3, #9
 800a752:	429a      	cmp	r2, r3
 800a754:	d107      	bne.n	800a766 <HAL_RCC_OscConfig+0x7a>
 800a756:	4bb1      	ldr	r3, [pc, #708]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a758:	681a      	ldr	r2, [r3, #0]
 800a75a:	4bb0      	ldr	r3, [pc, #704]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a75c:	2180      	movs	r1, #128	@ 0x80
 800a75e:	0249      	lsls	r1, r1, #9
 800a760:	430a      	orrs	r2, r1
 800a762:	601a      	str	r2, [r3, #0]
 800a764:	e020      	b.n	800a7a8 <HAL_RCC_OscConfig+0xbc>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	685a      	ldr	r2, [r3, #4]
 800a76a:	23a0      	movs	r3, #160	@ 0xa0
 800a76c:	02db      	lsls	r3, r3, #11
 800a76e:	429a      	cmp	r2, r3
 800a770:	d10e      	bne.n	800a790 <HAL_RCC_OscConfig+0xa4>
 800a772:	4baa      	ldr	r3, [pc, #680]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a774:	681a      	ldr	r2, [r3, #0]
 800a776:	4ba9      	ldr	r3, [pc, #676]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a778:	2180      	movs	r1, #128	@ 0x80
 800a77a:	02c9      	lsls	r1, r1, #11
 800a77c:	430a      	orrs	r2, r1
 800a77e:	601a      	str	r2, [r3, #0]
 800a780:	4ba6      	ldr	r3, [pc, #664]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	4ba5      	ldr	r3, [pc, #660]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a786:	2180      	movs	r1, #128	@ 0x80
 800a788:	0249      	lsls	r1, r1, #9
 800a78a:	430a      	orrs	r2, r1
 800a78c:	601a      	str	r2, [r3, #0]
 800a78e:	e00b      	b.n	800a7a8 <HAL_RCC_OscConfig+0xbc>
 800a790:	4ba2      	ldr	r3, [pc, #648]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a792:	681a      	ldr	r2, [r3, #0]
 800a794:	4ba1      	ldr	r3, [pc, #644]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a796:	49a2      	ldr	r1, [pc, #648]	@ (800aa20 <HAL_RCC_OscConfig+0x334>)
 800a798:	400a      	ands	r2, r1
 800a79a:	601a      	str	r2, [r3, #0]
 800a79c:	4b9f      	ldr	r3, [pc, #636]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a79e:	681a      	ldr	r2, [r3, #0]
 800a7a0:	4b9e      	ldr	r3, [pc, #632]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a7a2:	49a0      	ldr	r1, [pc, #640]	@ (800aa24 <HAL_RCC_OscConfig+0x338>)
 800a7a4:	400a      	ands	r2, r1
 800a7a6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	685b      	ldr	r3, [r3, #4]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d014      	beq.n	800a7da <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7b0:	f7fe fc5e 	bl	8009070 <HAL_GetTick>
 800a7b4:	0003      	movs	r3, r0
 800a7b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a7b8:	e008      	b.n	800a7cc <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7ba:	f7fe fc59 	bl	8009070 <HAL_GetTick>
 800a7be:	0002      	movs	r2, r0
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	1ad3      	subs	r3, r2, r3
 800a7c4:	2b64      	cmp	r3, #100	@ 0x64
 800a7c6:	d901      	bls.n	800a7cc <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800a7c8:	2303      	movs	r3, #3
 800a7ca:	e2e9      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a7cc:	4b93      	ldr	r3, [pc, #588]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a7ce:	681a      	ldr	r2, [r3, #0]
 800a7d0:	2380      	movs	r3, #128	@ 0x80
 800a7d2:	029b      	lsls	r3, r3, #10
 800a7d4:	4013      	ands	r3, r2
 800a7d6:	d0f0      	beq.n	800a7ba <HAL_RCC_OscConfig+0xce>
 800a7d8:	e015      	b.n	800a806 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7da:	f7fe fc49 	bl	8009070 <HAL_GetTick>
 800a7de:	0003      	movs	r3, r0
 800a7e0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a7e2:	e008      	b.n	800a7f6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7e4:	f7fe fc44 	bl	8009070 <HAL_GetTick>
 800a7e8:	0002      	movs	r2, r0
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	1ad3      	subs	r3, r2, r3
 800a7ee:	2b64      	cmp	r3, #100	@ 0x64
 800a7f0:	d901      	bls.n	800a7f6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800a7f2:	2303      	movs	r3, #3
 800a7f4:	e2d4      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a7f6:	4b89      	ldr	r3, [pc, #548]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a7f8:	681a      	ldr	r2, [r3, #0]
 800a7fa:	2380      	movs	r3, #128	@ 0x80
 800a7fc:	029b      	lsls	r3, r3, #10
 800a7fe:	4013      	ands	r3, r2
 800a800:	d1f0      	bne.n	800a7e4 <HAL_RCC_OscConfig+0xf8>
 800a802:	e000      	b.n	800a806 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a804:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	2202      	movs	r2, #2
 800a80c:	4013      	ands	r3, r2
 800a80e:	d100      	bne.n	800a812 <HAL_RCC_OscConfig+0x126>
 800a810:	e099      	b.n	800a946 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a812:	4b82      	ldr	r3, [pc, #520]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	2238      	movs	r2, #56	@ 0x38
 800a818:	4013      	ands	r3, r2
 800a81a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a81c:	4b7f      	ldr	r3, [pc, #508]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a81e:	68db      	ldr	r3, [r3, #12]
 800a820:	2203      	movs	r2, #3
 800a822:	4013      	ands	r3, r2
 800a824:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800a826:	69bb      	ldr	r3, [r7, #24]
 800a828:	2b10      	cmp	r3, #16
 800a82a:	d102      	bne.n	800a832 <HAL_RCC_OscConfig+0x146>
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d002      	beq.n	800a838 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800a832:	69bb      	ldr	r3, [r7, #24]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d135      	bne.n	800a8a4 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a838:	4b78      	ldr	r3, [pc, #480]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	2380      	movs	r3, #128	@ 0x80
 800a83e:	00db      	lsls	r3, r3, #3
 800a840:	4013      	ands	r3, r2
 800a842:	d005      	beq.n	800a850 <HAL_RCC_OscConfig+0x164>
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	68db      	ldr	r3, [r3, #12]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d101      	bne.n	800a850 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800a84c:	2301      	movs	r3, #1
 800a84e:	e2a7      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a850:	4b72      	ldr	r3, [pc, #456]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	4a74      	ldr	r2, [pc, #464]	@ (800aa28 <HAL_RCC_OscConfig+0x33c>)
 800a856:	4013      	ands	r3, r2
 800a858:	0019      	movs	r1, r3
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	695b      	ldr	r3, [r3, #20]
 800a85e:	021a      	lsls	r2, r3, #8
 800a860:	4b6e      	ldr	r3, [pc, #440]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a862:	430a      	orrs	r2, r1
 800a864:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a866:	69bb      	ldr	r3, [r7, #24]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d112      	bne.n	800a892 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a86c:	4b6b      	ldr	r3, [pc, #428]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	4a6e      	ldr	r2, [pc, #440]	@ (800aa2c <HAL_RCC_OscConfig+0x340>)
 800a872:	4013      	ands	r3, r2
 800a874:	0019      	movs	r1, r3
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	691a      	ldr	r2, [r3, #16]
 800a87a:	4b68      	ldr	r3, [pc, #416]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a87c:	430a      	orrs	r2, r1
 800a87e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800a880:	4b66      	ldr	r3, [pc, #408]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	0adb      	lsrs	r3, r3, #11
 800a886:	2207      	movs	r2, #7
 800a888:	4013      	ands	r3, r2
 800a88a:	4a69      	ldr	r2, [pc, #420]	@ (800aa30 <HAL_RCC_OscConfig+0x344>)
 800a88c:	40da      	lsrs	r2, r3
 800a88e:	4b69      	ldr	r3, [pc, #420]	@ (800aa34 <HAL_RCC_OscConfig+0x348>)
 800a890:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a892:	4b69      	ldr	r3, [pc, #420]	@ (800aa38 <HAL_RCC_OscConfig+0x34c>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	0018      	movs	r0, r3
 800a898:	f7fe fb8e 	bl	8008fb8 <HAL_InitTick>
 800a89c:	1e03      	subs	r3, r0, #0
 800a89e:	d051      	beq.n	800a944 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	e27d      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	68db      	ldr	r3, [r3, #12]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d030      	beq.n	800a90e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a8ac:	4b5b      	ldr	r3, [pc, #364]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	4a5e      	ldr	r2, [pc, #376]	@ (800aa2c <HAL_RCC_OscConfig+0x340>)
 800a8b2:	4013      	ands	r3, r2
 800a8b4:	0019      	movs	r1, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	691a      	ldr	r2, [r3, #16]
 800a8ba:	4b58      	ldr	r3, [pc, #352]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a8bc:	430a      	orrs	r2, r1
 800a8be:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800a8c0:	4b56      	ldr	r3, [pc, #344]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a8c2:	681a      	ldr	r2, [r3, #0]
 800a8c4:	4b55      	ldr	r3, [pc, #340]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a8c6:	2180      	movs	r1, #128	@ 0x80
 800a8c8:	0049      	lsls	r1, r1, #1
 800a8ca:	430a      	orrs	r2, r1
 800a8cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8ce:	f7fe fbcf 	bl	8009070 <HAL_GetTick>
 800a8d2:	0003      	movs	r3, r0
 800a8d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a8d6:	e008      	b.n	800a8ea <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8d8:	f7fe fbca 	bl	8009070 <HAL_GetTick>
 800a8dc:	0002      	movs	r2, r0
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	1ad3      	subs	r3, r2, r3
 800a8e2:	2b02      	cmp	r3, #2
 800a8e4:	d901      	bls.n	800a8ea <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800a8e6:	2303      	movs	r3, #3
 800a8e8:	e25a      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a8ea:	4b4c      	ldr	r3, [pc, #304]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a8ec:	681a      	ldr	r2, [r3, #0]
 800a8ee:	2380      	movs	r3, #128	@ 0x80
 800a8f0:	00db      	lsls	r3, r3, #3
 800a8f2:	4013      	ands	r3, r2
 800a8f4:	d0f0      	beq.n	800a8d8 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8f6:	4b49      	ldr	r3, [pc, #292]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a8f8:	685b      	ldr	r3, [r3, #4]
 800a8fa:	4a4b      	ldr	r2, [pc, #300]	@ (800aa28 <HAL_RCC_OscConfig+0x33c>)
 800a8fc:	4013      	ands	r3, r2
 800a8fe:	0019      	movs	r1, r3
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	695b      	ldr	r3, [r3, #20]
 800a904:	021a      	lsls	r2, r3, #8
 800a906:	4b45      	ldr	r3, [pc, #276]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a908:	430a      	orrs	r2, r1
 800a90a:	605a      	str	r2, [r3, #4]
 800a90c:	e01b      	b.n	800a946 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800a90e:	4b43      	ldr	r3, [pc, #268]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a910:	681a      	ldr	r2, [r3, #0]
 800a912:	4b42      	ldr	r3, [pc, #264]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a914:	4949      	ldr	r1, [pc, #292]	@ (800aa3c <HAL_RCC_OscConfig+0x350>)
 800a916:	400a      	ands	r2, r1
 800a918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a91a:	f7fe fba9 	bl	8009070 <HAL_GetTick>
 800a91e:	0003      	movs	r3, r0
 800a920:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a922:	e008      	b.n	800a936 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a924:	f7fe fba4 	bl	8009070 <HAL_GetTick>
 800a928:	0002      	movs	r2, r0
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	1ad3      	subs	r3, r2, r3
 800a92e:	2b02      	cmp	r3, #2
 800a930:	d901      	bls.n	800a936 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800a932:	2303      	movs	r3, #3
 800a934:	e234      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a936:	4b39      	ldr	r3, [pc, #228]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a938:	681a      	ldr	r2, [r3, #0]
 800a93a:	2380      	movs	r3, #128	@ 0x80
 800a93c:	00db      	lsls	r3, r3, #3
 800a93e:	4013      	ands	r3, r2
 800a940:	d1f0      	bne.n	800a924 <HAL_RCC_OscConfig+0x238>
 800a942:	e000      	b.n	800a946 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a944:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	2208      	movs	r2, #8
 800a94c:	4013      	ands	r3, r2
 800a94e:	d047      	beq.n	800a9e0 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a950:	4b32      	ldr	r3, [pc, #200]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a952:	689b      	ldr	r3, [r3, #8]
 800a954:	2238      	movs	r2, #56	@ 0x38
 800a956:	4013      	ands	r3, r2
 800a958:	2b18      	cmp	r3, #24
 800a95a:	d10a      	bne.n	800a972 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800a95c:	4b2f      	ldr	r3, [pc, #188]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a95e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a960:	2202      	movs	r2, #2
 800a962:	4013      	ands	r3, r2
 800a964:	d03c      	beq.n	800a9e0 <HAL_RCC_OscConfig+0x2f4>
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	699b      	ldr	r3, [r3, #24]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d138      	bne.n	800a9e0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800a96e:	2301      	movs	r3, #1
 800a970:	e216      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	699b      	ldr	r3, [r3, #24]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d019      	beq.n	800a9ae <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800a97a:	4b28      	ldr	r3, [pc, #160]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a97c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a97e:	4b27      	ldr	r3, [pc, #156]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a980:	2101      	movs	r1, #1
 800a982:	430a      	orrs	r2, r1
 800a984:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a986:	f7fe fb73 	bl	8009070 <HAL_GetTick>
 800a98a:	0003      	movs	r3, r0
 800a98c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a98e:	e008      	b.n	800a9a2 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a990:	f7fe fb6e 	bl	8009070 <HAL_GetTick>
 800a994:	0002      	movs	r2, r0
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	1ad3      	subs	r3, r2, r3
 800a99a:	2b02      	cmp	r3, #2
 800a99c:	d901      	bls.n	800a9a2 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800a99e:	2303      	movs	r3, #3
 800a9a0:	e1fe      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a9a2:	4b1e      	ldr	r3, [pc, #120]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a9a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9a6:	2202      	movs	r2, #2
 800a9a8:	4013      	ands	r3, r2
 800a9aa:	d0f1      	beq.n	800a990 <HAL_RCC_OscConfig+0x2a4>
 800a9ac:	e018      	b.n	800a9e0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800a9ae:	4b1b      	ldr	r3, [pc, #108]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a9b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a9b2:	4b1a      	ldr	r3, [pc, #104]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a9b4:	2101      	movs	r1, #1
 800a9b6:	438a      	bics	r2, r1
 800a9b8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9ba:	f7fe fb59 	bl	8009070 <HAL_GetTick>
 800a9be:	0003      	movs	r3, r0
 800a9c0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a9c2:	e008      	b.n	800a9d6 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a9c4:	f7fe fb54 	bl	8009070 <HAL_GetTick>
 800a9c8:	0002      	movs	r2, r0
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	1ad3      	subs	r3, r2, r3
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	d901      	bls.n	800a9d6 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800a9d2:	2303      	movs	r3, #3
 800a9d4:	e1e4      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a9d6:	4b11      	ldr	r3, [pc, #68]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a9d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9da:	2202      	movs	r2, #2
 800a9dc:	4013      	ands	r3, r2
 800a9de:	d1f1      	bne.n	800a9c4 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	2204      	movs	r2, #4
 800a9e6:	4013      	ands	r3, r2
 800a9e8:	d100      	bne.n	800a9ec <HAL_RCC_OscConfig+0x300>
 800a9ea:	e0c7      	b.n	800ab7c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a9ec:	231f      	movs	r3, #31
 800a9ee:	18fb      	adds	r3, r7, r3
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a9f4:	4b09      	ldr	r3, [pc, #36]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800a9f6:	689b      	ldr	r3, [r3, #8]
 800a9f8:	2238      	movs	r2, #56	@ 0x38
 800a9fa:	4013      	ands	r3, r2
 800a9fc:	2b20      	cmp	r3, #32
 800a9fe:	d11f      	bne.n	800aa40 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800aa00:	4b06      	ldr	r3, [pc, #24]	@ (800aa1c <HAL_RCC_OscConfig+0x330>)
 800aa02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa04:	2202      	movs	r2, #2
 800aa06:	4013      	ands	r3, r2
 800aa08:	d100      	bne.n	800aa0c <HAL_RCC_OscConfig+0x320>
 800aa0a:	e0b7      	b.n	800ab7c <HAL_RCC_OscConfig+0x490>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d000      	beq.n	800aa16 <HAL_RCC_OscConfig+0x32a>
 800aa14:	e0b2      	b.n	800ab7c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800aa16:	2301      	movs	r3, #1
 800aa18:	e1c2      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
 800aa1a:	46c0      	nop			@ (mov r8, r8)
 800aa1c:	40021000 	.word	0x40021000
 800aa20:	fffeffff 	.word	0xfffeffff
 800aa24:	fffbffff 	.word	0xfffbffff
 800aa28:	ffff80ff 	.word	0xffff80ff
 800aa2c:	ffffc7ff 	.word	0xffffc7ff
 800aa30:	00f42400 	.word	0x00f42400
 800aa34:	20000004 	.word	0x20000004
 800aa38:	20000008 	.word	0x20000008
 800aa3c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aa40:	4bb5      	ldr	r3, [pc, #724]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aa42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa44:	2380      	movs	r3, #128	@ 0x80
 800aa46:	055b      	lsls	r3, r3, #21
 800aa48:	4013      	ands	r3, r2
 800aa4a:	d101      	bne.n	800aa50 <HAL_RCC_OscConfig+0x364>
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	e000      	b.n	800aa52 <HAL_RCC_OscConfig+0x366>
 800aa50:	2300      	movs	r3, #0
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d011      	beq.n	800aa7a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800aa56:	4bb0      	ldr	r3, [pc, #704]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aa58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa5a:	4baf      	ldr	r3, [pc, #700]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aa5c:	2180      	movs	r1, #128	@ 0x80
 800aa5e:	0549      	lsls	r1, r1, #21
 800aa60:	430a      	orrs	r2, r1
 800aa62:	63da      	str	r2, [r3, #60]	@ 0x3c
 800aa64:	4bac      	ldr	r3, [pc, #688]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aa66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa68:	2380      	movs	r3, #128	@ 0x80
 800aa6a:	055b      	lsls	r3, r3, #21
 800aa6c:	4013      	ands	r3, r2
 800aa6e:	60fb      	str	r3, [r7, #12]
 800aa70:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800aa72:	231f      	movs	r3, #31
 800aa74:	18fb      	adds	r3, r7, r3
 800aa76:	2201      	movs	r2, #1
 800aa78:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa7a:	4ba8      	ldr	r3, [pc, #672]	@ (800ad1c <HAL_RCC_OscConfig+0x630>)
 800aa7c:	681a      	ldr	r2, [r3, #0]
 800aa7e:	2380      	movs	r3, #128	@ 0x80
 800aa80:	005b      	lsls	r3, r3, #1
 800aa82:	4013      	ands	r3, r2
 800aa84:	d11a      	bne.n	800aabc <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa86:	4ba5      	ldr	r3, [pc, #660]	@ (800ad1c <HAL_RCC_OscConfig+0x630>)
 800aa88:	681a      	ldr	r2, [r3, #0]
 800aa8a:	4ba4      	ldr	r3, [pc, #656]	@ (800ad1c <HAL_RCC_OscConfig+0x630>)
 800aa8c:	2180      	movs	r1, #128	@ 0x80
 800aa8e:	0049      	lsls	r1, r1, #1
 800aa90:	430a      	orrs	r2, r1
 800aa92:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800aa94:	f7fe faec 	bl	8009070 <HAL_GetTick>
 800aa98:	0003      	movs	r3, r0
 800aa9a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa9c:	e008      	b.n	800aab0 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa9e:	f7fe fae7 	bl	8009070 <HAL_GetTick>
 800aaa2:	0002      	movs	r2, r0
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	1ad3      	subs	r3, r2, r3
 800aaa8:	2b02      	cmp	r3, #2
 800aaaa:	d901      	bls.n	800aab0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800aaac:	2303      	movs	r3, #3
 800aaae:	e177      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aab0:	4b9a      	ldr	r3, [pc, #616]	@ (800ad1c <HAL_RCC_OscConfig+0x630>)
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	2380      	movs	r3, #128	@ 0x80
 800aab6:	005b      	lsls	r3, r3, #1
 800aab8:	4013      	ands	r3, r2
 800aaba:	d0f0      	beq.n	800aa9e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	d106      	bne.n	800aad2 <HAL_RCC_OscConfig+0x3e6>
 800aac4:	4b94      	ldr	r3, [pc, #592]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aac6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aac8:	4b93      	ldr	r3, [pc, #588]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aaca:	2101      	movs	r1, #1
 800aacc:	430a      	orrs	r2, r1
 800aace:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aad0:	e01c      	b.n	800ab0c <HAL_RCC_OscConfig+0x420>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	689b      	ldr	r3, [r3, #8]
 800aad6:	2b05      	cmp	r3, #5
 800aad8:	d10c      	bne.n	800aaf4 <HAL_RCC_OscConfig+0x408>
 800aada:	4b8f      	ldr	r3, [pc, #572]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aadc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aade:	4b8e      	ldr	r3, [pc, #568]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aae0:	2104      	movs	r1, #4
 800aae2:	430a      	orrs	r2, r1
 800aae4:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aae6:	4b8c      	ldr	r3, [pc, #560]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aae8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aaea:	4b8b      	ldr	r3, [pc, #556]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aaec:	2101      	movs	r1, #1
 800aaee:	430a      	orrs	r2, r1
 800aaf0:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aaf2:	e00b      	b.n	800ab0c <HAL_RCC_OscConfig+0x420>
 800aaf4:	4b88      	ldr	r3, [pc, #544]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aaf6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aaf8:	4b87      	ldr	r3, [pc, #540]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800aafa:	2101      	movs	r1, #1
 800aafc:	438a      	bics	r2, r1
 800aafe:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ab00:	4b85      	ldr	r3, [pc, #532]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ab02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ab04:	4b84      	ldr	r3, [pc, #528]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ab06:	2104      	movs	r1, #4
 800ab08:	438a      	bics	r2, r1
 800ab0a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	689b      	ldr	r3, [r3, #8]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d014      	beq.n	800ab3e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab14:	f7fe faac 	bl	8009070 <HAL_GetTick>
 800ab18:	0003      	movs	r3, r0
 800ab1a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab1c:	e009      	b.n	800ab32 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab1e:	f7fe faa7 	bl	8009070 <HAL_GetTick>
 800ab22:	0002      	movs	r2, r0
 800ab24:	693b      	ldr	r3, [r7, #16]
 800ab26:	1ad3      	subs	r3, r2, r3
 800ab28:	4a7d      	ldr	r2, [pc, #500]	@ (800ad20 <HAL_RCC_OscConfig+0x634>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d901      	bls.n	800ab32 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800ab2e:	2303      	movs	r3, #3
 800ab30:	e136      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab32:	4b79      	ldr	r3, [pc, #484]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ab34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab36:	2202      	movs	r2, #2
 800ab38:	4013      	ands	r3, r2
 800ab3a:	d0f0      	beq.n	800ab1e <HAL_RCC_OscConfig+0x432>
 800ab3c:	e013      	b.n	800ab66 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab3e:	f7fe fa97 	bl	8009070 <HAL_GetTick>
 800ab42:	0003      	movs	r3, r0
 800ab44:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab46:	e009      	b.n	800ab5c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab48:	f7fe fa92 	bl	8009070 <HAL_GetTick>
 800ab4c:	0002      	movs	r2, r0
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	1ad3      	subs	r3, r2, r3
 800ab52:	4a73      	ldr	r2, [pc, #460]	@ (800ad20 <HAL_RCC_OscConfig+0x634>)
 800ab54:	4293      	cmp	r3, r2
 800ab56:	d901      	bls.n	800ab5c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800ab58:	2303      	movs	r3, #3
 800ab5a:	e121      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab5c:	4b6e      	ldr	r3, [pc, #440]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ab5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab60:	2202      	movs	r2, #2
 800ab62:	4013      	ands	r3, r2
 800ab64:	d1f0      	bne.n	800ab48 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800ab66:	231f      	movs	r3, #31
 800ab68:	18fb      	adds	r3, r7, r3
 800ab6a:	781b      	ldrb	r3, [r3, #0]
 800ab6c:	2b01      	cmp	r3, #1
 800ab6e:	d105      	bne.n	800ab7c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800ab70:	4b69      	ldr	r3, [pc, #420]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ab72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab74:	4b68      	ldr	r3, [pc, #416]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ab76:	496b      	ldr	r1, [pc, #428]	@ (800ad24 <HAL_RCC_OscConfig+0x638>)
 800ab78:	400a      	ands	r2, r1
 800ab7a:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	2220      	movs	r2, #32
 800ab82:	4013      	ands	r3, r2
 800ab84:	d039      	beq.n	800abfa <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	69db      	ldr	r3, [r3, #28]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d01b      	beq.n	800abc6 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ab8e:	4b62      	ldr	r3, [pc, #392]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	4b61      	ldr	r3, [pc, #388]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ab94:	2180      	movs	r1, #128	@ 0x80
 800ab96:	03c9      	lsls	r1, r1, #15
 800ab98:	430a      	orrs	r2, r1
 800ab9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab9c:	f7fe fa68 	bl	8009070 <HAL_GetTick>
 800aba0:	0003      	movs	r3, r0
 800aba2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800aba4:	e008      	b.n	800abb8 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aba6:	f7fe fa63 	bl	8009070 <HAL_GetTick>
 800abaa:	0002      	movs	r2, r0
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	1ad3      	subs	r3, r2, r3
 800abb0:	2b02      	cmp	r3, #2
 800abb2:	d901      	bls.n	800abb8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800abb4:	2303      	movs	r3, #3
 800abb6:	e0f3      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800abb8:	4b57      	ldr	r3, [pc, #348]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800abba:	681a      	ldr	r2, [r3, #0]
 800abbc:	2380      	movs	r3, #128	@ 0x80
 800abbe:	041b      	lsls	r3, r3, #16
 800abc0:	4013      	ands	r3, r2
 800abc2:	d0f0      	beq.n	800aba6 <HAL_RCC_OscConfig+0x4ba>
 800abc4:	e019      	b.n	800abfa <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800abc6:	4b54      	ldr	r3, [pc, #336]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800abc8:	681a      	ldr	r2, [r3, #0]
 800abca:	4b53      	ldr	r3, [pc, #332]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800abcc:	4956      	ldr	r1, [pc, #344]	@ (800ad28 <HAL_RCC_OscConfig+0x63c>)
 800abce:	400a      	ands	r2, r1
 800abd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abd2:	f7fe fa4d 	bl	8009070 <HAL_GetTick>
 800abd6:	0003      	movs	r3, r0
 800abd8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800abda:	e008      	b.n	800abee <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800abdc:	f7fe fa48 	bl	8009070 <HAL_GetTick>
 800abe0:	0002      	movs	r2, r0
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	2b02      	cmp	r3, #2
 800abe8:	d901      	bls.n	800abee <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800abea:	2303      	movs	r3, #3
 800abec:	e0d8      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800abee:	4b4a      	ldr	r3, [pc, #296]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800abf0:	681a      	ldr	r2, [r3, #0]
 800abf2:	2380      	movs	r3, #128	@ 0x80
 800abf4:	041b      	lsls	r3, r3, #16
 800abf6:	4013      	ands	r3, r2
 800abf8:	d1f0      	bne.n	800abdc <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6a1b      	ldr	r3, [r3, #32]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d100      	bne.n	800ac04 <HAL_RCC_OscConfig+0x518>
 800ac02:	e0cc      	b.n	800ad9e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ac04:	4b44      	ldr	r3, [pc, #272]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac06:	689b      	ldr	r3, [r3, #8]
 800ac08:	2238      	movs	r2, #56	@ 0x38
 800ac0a:	4013      	ands	r3, r2
 800ac0c:	2b10      	cmp	r3, #16
 800ac0e:	d100      	bne.n	800ac12 <HAL_RCC_OscConfig+0x526>
 800ac10:	e07b      	b.n	800ad0a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6a1b      	ldr	r3, [r3, #32]
 800ac16:	2b02      	cmp	r3, #2
 800ac18:	d156      	bne.n	800acc8 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac1a:	4b3f      	ldr	r3, [pc, #252]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac1c:	681a      	ldr	r2, [r3, #0]
 800ac1e:	4b3e      	ldr	r3, [pc, #248]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac20:	4942      	ldr	r1, [pc, #264]	@ (800ad2c <HAL_RCC_OscConfig+0x640>)
 800ac22:	400a      	ands	r2, r1
 800ac24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac26:	f7fe fa23 	bl	8009070 <HAL_GetTick>
 800ac2a:	0003      	movs	r3, r0
 800ac2c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac2e:	e008      	b.n	800ac42 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac30:	f7fe fa1e 	bl	8009070 <HAL_GetTick>
 800ac34:	0002      	movs	r2, r0
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	1ad3      	subs	r3, r2, r3
 800ac3a:	2b02      	cmp	r3, #2
 800ac3c:	d901      	bls.n	800ac42 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800ac3e:	2303      	movs	r3, #3
 800ac40:	e0ae      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac42:	4b35      	ldr	r3, [pc, #212]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	2380      	movs	r3, #128	@ 0x80
 800ac48:	049b      	lsls	r3, r3, #18
 800ac4a:	4013      	ands	r3, r2
 800ac4c:	d1f0      	bne.n	800ac30 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ac4e:	4b32      	ldr	r3, [pc, #200]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac50:	68db      	ldr	r3, [r3, #12]
 800ac52:	4a37      	ldr	r2, [pc, #220]	@ (800ad30 <HAL_RCC_OscConfig+0x644>)
 800ac54:	4013      	ands	r3, r2
 800ac56:	0019      	movs	r1, r3
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac60:	431a      	orrs	r2, r3
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac66:	021b      	lsls	r3, r3, #8
 800ac68:	431a      	orrs	r2, r3
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac6e:	431a      	orrs	r2, r3
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac74:	431a      	orrs	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac7a:	431a      	orrs	r2, r3
 800ac7c:	4b26      	ldr	r3, [pc, #152]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac7e:	430a      	orrs	r2, r1
 800ac80:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ac82:	4b25      	ldr	r3, [pc, #148]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac84:	681a      	ldr	r2, [r3, #0]
 800ac86:	4b24      	ldr	r3, [pc, #144]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac88:	2180      	movs	r1, #128	@ 0x80
 800ac8a:	0449      	lsls	r1, r1, #17
 800ac8c:	430a      	orrs	r2, r1
 800ac8e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800ac90:	4b21      	ldr	r3, [pc, #132]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac92:	68da      	ldr	r2, [r3, #12]
 800ac94:	4b20      	ldr	r3, [pc, #128]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ac96:	2180      	movs	r1, #128	@ 0x80
 800ac98:	0549      	lsls	r1, r1, #21
 800ac9a:	430a      	orrs	r2, r1
 800ac9c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac9e:	f7fe f9e7 	bl	8009070 <HAL_GetTick>
 800aca2:	0003      	movs	r3, r0
 800aca4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aca6:	e008      	b.n	800acba <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aca8:	f7fe f9e2 	bl	8009070 <HAL_GetTick>
 800acac:	0002      	movs	r2, r0
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	1ad3      	subs	r3, r2, r3
 800acb2:	2b02      	cmp	r3, #2
 800acb4:	d901      	bls.n	800acba <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800acb6:	2303      	movs	r3, #3
 800acb8:	e072      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800acba:	4b17      	ldr	r3, [pc, #92]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800acbc:	681a      	ldr	r2, [r3, #0]
 800acbe:	2380      	movs	r3, #128	@ 0x80
 800acc0:	049b      	lsls	r3, r3, #18
 800acc2:	4013      	ands	r3, r2
 800acc4:	d0f0      	beq.n	800aca8 <HAL_RCC_OscConfig+0x5bc>
 800acc6:	e06a      	b.n	800ad9e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800acc8:	4b13      	ldr	r3, [pc, #76]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800acca:	681a      	ldr	r2, [r3, #0]
 800accc:	4b12      	ldr	r3, [pc, #72]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800acce:	4917      	ldr	r1, [pc, #92]	@ (800ad2c <HAL_RCC_OscConfig+0x640>)
 800acd0:	400a      	ands	r2, r1
 800acd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acd4:	f7fe f9cc 	bl	8009070 <HAL_GetTick>
 800acd8:	0003      	movs	r3, r0
 800acda:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acdc:	e008      	b.n	800acf0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800acde:	f7fe f9c7 	bl	8009070 <HAL_GetTick>
 800ace2:	0002      	movs	r2, r0
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	1ad3      	subs	r3, r2, r3
 800ace8:	2b02      	cmp	r3, #2
 800acea:	d901      	bls.n	800acf0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800acec:	2303      	movs	r3, #3
 800acee:	e057      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acf0:	4b09      	ldr	r3, [pc, #36]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800acf2:	681a      	ldr	r2, [r3, #0]
 800acf4:	2380      	movs	r3, #128	@ 0x80
 800acf6:	049b      	lsls	r3, r3, #18
 800acf8:	4013      	ands	r3, r2
 800acfa:	d1f0      	bne.n	800acde <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800acfc:	4b06      	ldr	r3, [pc, #24]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800acfe:	68da      	ldr	r2, [r3, #12]
 800ad00:	4b05      	ldr	r3, [pc, #20]	@ (800ad18 <HAL_RCC_OscConfig+0x62c>)
 800ad02:	490c      	ldr	r1, [pc, #48]	@ (800ad34 <HAL_RCC_OscConfig+0x648>)
 800ad04:	400a      	ands	r2, r1
 800ad06:	60da      	str	r2, [r3, #12]
 800ad08:	e049      	b.n	800ad9e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6a1b      	ldr	r3, [r3, #32]
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d112      	bne.n	800ad38 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800ad12:	2301      	movs	r3, #1
 800ad14:	e044      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
 800ad16:	46c0      	nop			@ (mov r8, r8)
 800ad18:	40021000 	.word	0x40021000
 800ad1c:	40007000 	.word	0x40007000
 800ad20:	00001388 	.word	0x00001388
 800ad24:	efffffff 	.word	0xefffffff
 800ad28:	ffbfffff 	.word	0xffbfffff
 800ad2c:	feffffff 	.word	0xfeffffff
 800ad30:	11c1808c 	.word	0x11c1808c
 800ad34:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800ad38:	4b1b      	ldr	r3, [pc, #108]	@ (800ada8 <HAL_RCC_OscConfig+0x6bc>)
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	2203      	movs	r2, #3
 800ad42:	401a      	ands	r2, r3
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad48:	429a      	cmp	r2, r3
 800ad4a:	d126      	bne.n	800ad9a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	2270      	movs	r2, #112	@ 0x70
 800ad50:	401a      	ands	r2, r3
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d11f      	bne.n	800ad9a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ad5a:	697a      	ldr	r2, [r7, #20]
 800ad5c:	23fe      	movs	r3, #254	@ 0xfe
 800ad5e:	01db      	lsls	r3, r3, #7
 800ad60:	401a      	ands	r2, r3
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad66:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	d116      	bne.n	800ad9a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ad6c:	697a      	ldr	r2, [r7, #20]
 800ad6e:	23f8      	movs	r3, #248	@ 0xf8
 800ad70:	039b      	lsls	r3, r3, #14
 800ad72:	401a      	ands	r2, r3
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ad78:	429a      	cmp	r2, r3
 800ad7a:	d10e      	bne.n	800ad9a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800ad7c:	697a      	ldr	r2, [r7, #20]
 800ad7e:	23e0      	movs	r3, #224	@ 0xe0
 800ad80:	051b      	lsls	r3, r3, #20
 800ad82:	401a      	ands	r2, r3
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d106      	bne.n	800ad9a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	0f5b      	lsrs	r3, r3, #29
 800ad90:	075a      	lsls	r2, r3, #29
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d001      	beq.n	800ad9e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e000      	b.n	800ada0 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800ad9e:	2300      	movs	r3, #0
}
 800ada0:	0018      	movs	r0, r3
 800ada2:	46bd      	mov	sp, r7
 800ada4:	b008      	add	sp, #32
 800ada6:	bd80      	pop	{r7, pc}
 800ada8:	40021000 	.word	0x40021000

0800adac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b084      	sub	sp, #16
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
 800adb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d101      	bne.n	800adc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800adbc:	2301      	movs	r3, #1
 800adbe:	e0e9      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800adc0:	4b76      	ldr	r3, [pc, #472]	@ (800af9c <HAL_RCC_ClockConfig+0x1f0>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	2207      	movs	r2, #7
 800adc6:	4013      	ands	r3, r2
 800adc8:	683a      	ldr	r2, [r7, #0]
 800adca:	429a      	cmp	r2, r3
 800adcc:	d91e      	bls.n	800ae0c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800adce:	4b73      	ldr	r3, [pc, #460]	@ (800af9c <HAL_RCC_ClockConfig+0x1f0>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	2207      	movs	r2, #7
 800add4:	4393      	bics	r3, r2
 800add6:	0019      	movs	r1, r3
 800add8:	4b70      	ldr	r3, [pc, #448]	@ (800af9c <HAL_RCC_ClockConfig+0x1f0>)
 800adda:	683a      	ldr	r2, [r7, #0]
 800addc:	430a      	orrs	r2, r1
 800adde:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ade0:	f7fe f946 	bl	8009070 <HAL_GetTick>
 800ade4:	0003      	movs	r3, r0
 800ade6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ade8:	e009      	b.n	800adfe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800adea:	f7fe f941 	bl	8009070 <HAL_GetTick>
 800adee:	0002      	movs	r2, r0
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	1ad3      	subs	r3, r2, r3
 800adf4:	4a6a      	ldr	r2, [pc, #424]	@ (800afa0 <HAL_RCC_ClockConfig+0x1f4>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d901      	bls.n	800adfe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800adfa:	2303      	movs	r3, #3
 800adfc:	e0ca      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800adfe:	4b67      	ldr	r3, [pc, #412]	@ (800af9c <HAL_RCC_ClockConfig+0x1f0>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	2207      	movs	r2, #7
 800ae04:	4013      	ands	r3, r2
 800ae06:	683a      	ldr	r2, [r7, #0]
 800ae08:	429a      	cmp	r2, r3
 800ae0a:	d1ee      	bne.n	800adea <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2202      	movs	r2, #2
 800ae12:	4013      	ands	r3, r2
 800ae14:	d015      	beq.n	800ae42 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	2204      	movs	r2, #4
 800ae1c:	4013      	ands	r3, r2
 800ae1e:	d006      	beq.n	800ae2e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800ae20:	4b60      	ldr	r3, [pc, #384]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800ae22:	689a      	ldr	r2, [r3, #8]
 800ae24:	4b5f      	ldr	r3, [pc, #380]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800ae26:	21e0      	movs	r1, #224	@ 0xe0
 800ae28:	01c9      	lsls	r1, r1, #7
 800ae2a:	430a      	orrs	r2, r1
 800ae2c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ae2e:	4b5d      	ldr	r3, [pc, #372]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800ae30:	689b      	ldr	r3, [r3, #8]
 800ae32:	4a5d      	ldr	r2, [pc, #372]	@ (800afa8 <HAL_RCC_ClockConfig+0x1fc>)
 800ae34:	4013      	ands	r3, r2
 800ae36:	0019      	movs	r1, r3
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	689a      	ldr	r2, [r3, #8]
 800ae3c:	4b59      	ldr	r3, [pc, #356]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800ae3e:	430a      	orrs	r2, r1
 800ae40:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	2201      	movs	r2, #1
 800ae48:	4013      	ands	r3, r2
 800ae4a:	d057      	beq.n	800aefc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	d107      	bne.n	800ae64 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae54:	4b53      	ldr	r3, [pc, #332]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800ae56:	681a      	ldr	r2, [r3, #0]
 800ae58:	2380      	movs	r3, #128	@ 0x80
 800ae5a:	029b      	lsls	r3, r3, #10
 800ae5c:	4013      	ands	r3, r2
 800ae5e:	d12b      	bne.n	800aeb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ae60:	2301      	movs	r3, #1
 800ae62:	e097      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	2b02      	cmp	r3, #2
 800ae6a:	d107      	bne.n	800ae7c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ae6c:	4b4d      	ldr	r3, [pc, #308]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800ae6e:	681a      	ldr	r2, [r3, #0]
 800ae70:	2380      	movs	r3, #128	@ 0x80
 800ae72:	049b      	lsls	r3, r3, #18
 800ae74:	4013      	ands	r3, r2
 800ae76:	d11f      	bne.n	800aeb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ae78:	2301      	movs	r3, #1
 800ae7a:	e08b      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	685b      	ldr	r3, [r3, #4]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d107      	bne.n	800ae94 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae84:	4b47      	ldr	r3, [pc, #284]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	2380      	movs	r3, #128	@ 0x80
 800ae8a:	00db      	lsls	r3, r3, #3
 800ae8c:	4013      	ands	r3, r2
 800ae8e:	d113      	bne.n	800aeb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800ae90:	2301      	movs	r3, #1
 800ae92:	e07f      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	2b03      	cmp	r3, #3
 800ae9a:	d106      	bne.n	800aeaa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ae9c:	4b41      	ldr	r3, [pc, #260]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800ae9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aea0:	2202      	movs	r2, #2
 800aea2:	4013      	ands	r3, r2
 800aea4:	d108      	bne.n	800aeb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800aea6:	2301      	movs	r3, #1
 800aea8:	e074      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aeaa:	4b3e      	ldr	r3, [pc, #248]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800aeac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aeae:	2202      	movs	r2, #2
 800aeb0:	4013      	ands	r3, r2
 800aeb2:	d101      	bne.n	800aeb8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	e06d      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800aeb8:	4b3a      	ldr	r3, [pc, #232]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800aeba:	689b      	ldr	r3, [r3, #8]
 800aebc:	2207      	movs	r2, #7
 800aebe:	4393      	bics	r3, r2
 800aec0:	0019      	movs	r1, r3
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	685a      	ldr	r2, [r3, #4]
 800aec6:	4b37      	ldr	r3, [pc, #220]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800aec8:	430a      	orrs	r2, r1
 800aeca:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aecc:	f7fe f8d0 	bl	8009070 <HAL_GetTick>
 800aed0:	0003      	movs	r3, r0
 800aed2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aed4:	e009      	b.n	800aeea <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aed6:	f7fe f8cb 	bl	8009070 <HAL_GetTick>
 800aeda:	0002      	movs	r2, r0
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	1ad3      	subs	r3, r2, r3
 800aee0:	4a2f      	ldr	r2, [pc, #188]	@ (800afa0 <HAL_RCC_ClockConfig+0x1f4>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d901      	bls.n	800aeea <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800aee6:	2303      	movs	r3, #3
 800aee8:	e054      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aeea:	4b2e      	ldr	r3, [pc, #184]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800aeec:	689b      	ldr	r3, [r3, #8]
 800aeee:	2238      	movs	r2, #56	@ 0x38
 800aef0:	401a      	ands	r2, r3
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	00db      	lsls	r3, r3, #3
 800aef8:	429a      	cmp	r2, r3
 800aefa:	d1ec      	bne.n	800aed6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800aefc:	4b27      	ldr	r3, [pc, #156]	@ (800af9c <HAL_RCC_ClockConfig+0x1f0>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2207      	movs	r2, #7
 800af02:	4013      	ands	r3, r2
 800af04:	683a      	ldr	r2, [r7, #0]
 800af06:	429a      	cmp	r2, r3
 800af08:	d21e      	bcs.n	800af48 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800af0a:	4b24      	ldr	r3, [pc, #144]	@ (800af9c <HAL_RCC_ClockConfig+0x1f0>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	2207      	movs	r2, #7
 800af10:	4393      	bics	r3, r2
 800af12:	0019      	movs	r1, r3
 800af14:	4b21      	ldr	r3, [pc, #132]	@ (800af9c <HAL_RCC_ClockConfig+0x1f0>)
 800af16:	683a      	ldr	r2, [r7, #0]
 800af18:	430a      	orrs	r2, r1
 800af1a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800af1c:	f7fe f8a8 	bl	8009070 <HAL_GetTick>
 800af20:	0003      	movs	r3, r0
 800af22:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800af24:	e009      	b.n	800af3a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800af26:	f7fe f8a3 	bl	8009070 <HAL_GetTick>
 800af2a:	0002      	movs	r2, r0
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	1ad3      	subs	r3, r2, r3
 800af30:	4a1b      	ldr	r2, [pc, #108]	@ (800afa0 <HAL_RCC_ClockConfig+0x1f4>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d901      	bls.n	800af3a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800af36:	2303      	movs	r3, #3
 800af38:	e02c      	b.n	800af94 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800af3a:	4b18      	ldr	r3, [pc, #96]	@ (800af9c <HAL_RCC_ClockConfig+0x1f0>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	2207      	movs	r2, #7
 800af40:	4013      	ands	r3, r2
 800af42:	683a      	ldr	r2, [r7, #0]
 800af44:	429a      	cmp	r2, r3
 800af46:	d1ee      	bne.n	800af26 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2204      	movs	r2, #4
 800af4e:	4013      	ands	r3, r2
 800af50:	d009      	beq.n	800af66 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800af52:	4b14      	ldr	r3, [pc, #80]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800af54:	689b      	ldr	r3, [r3, #8]
 800af56:	4a15      	ldr	r2, [pc, #84]	@ (800afac <HAL_RCC_ClockConfig+0x200>)
 800af58:	4013      	ands	r3, r2
 800af5a:	0019      	movs	r1, r3
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	68da      	ldr	r2, [r3, #12]
 800af60:	4b10      	ldr	r3, [pc, #64]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800af62:	430a      	orrs	r2, r1
 800af64:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800af66:	f000 f829 	bl	800afbc <HAL_RCC_GetSysClockFreq>
 800af6a:	0001      	movs	r1, r0
 800af6c:	4b0d      	ldr	r3, [pc, #52]	@ (800afa4 <HAL_RCC_ClockConfig+0x1f8>)
 800af6e:	689b      	ldr	r3, [r3, #8]
 800af70:	0a1b      	lsrs	r3, r3, #8
 800af72:	220f      	movs	r2, #15
 800af74:	401a      	ands	r2, r3
 800af76:	4b0e      	ldr	r3, [pc, #56]	@ (800afb0 <HAL_RCC_ClockConfig+0x204>)
 800af78:	0092      	lsls	r2, r2, #2
 800af7a:	58d3      	ldr	r3, [r2, r3]
 800af7c:	221f      	movs	r2, #31
 800af7e:	4013      	ands	r3, r2
 800af80:	000a      	movs	r2, r1
 800af82:	40da      	lsrs	r2, r3
 800af84:	4b0b      	ldr	r3, [pc, #44]	@ (800afb4 <HAL_RCC_ClockConfig+0x208>)
 800af86:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800af88:	4b0b      	ldr	r3, [pc, #44]	@ (800afb8 <HAL_RCC_ClockConfig+0x20c>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	0018      	movs	r0, r3
 800af8e:	f7fe f813 	bl	8008fb8 <HAL_InitTick>
 800af92:	0003      	movs	r3, r0
}
 800af94:	0018      	movs	r0, r3
 800af96:	46bd      	mov	sp, r7
 800af98:	b004      	add	sp, #16
 800af9a:	bd80      	pop	{r7, pc}
 800af9c:	40022000 	.word	0x40022000
 800afa0:	00001388 	.word	0x00001388
 800afa4:	40021000 	.word	0x40021000
 800afa8:	fffff0ff 	.word	0xfffff0ff
 800afac:	ffff8fff 	.word	0xffff8fff
 800afb0:	0801c188 	.word	0x0801c188
 800afb4:	20000004 	.word	0x20000004
 800afb8:	20000008 	.word	0x20000008

0800afbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b086      	sub	sp, #24
 800afc0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800afc2:	4b3c      	ldr	r3, [pc, #240]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800afc4:	689b      	ldr	r3, [r3, #8]
 800afc6:	2238      	movs	r2, #56	@ 0x38
 800afc8:	4013      	ands	r3, r2
 800afca:	d10f      	bne.n	800afec <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800afcc:	4b39      	ldr	r3, [pc, #228]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	0adb      	lsrs	r3, r3, #11
 800afd2:	2207      	movs	r2, #7
 800afd4:	4013      	ands	r3, r2
 800afd6:	2201      	movs	r2, #1
 800afd8:	409a      	lsls	r2, r3
 800afda:	0013      	movs	r3, r2
 800afdc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800afde:	6839      	ldr	r1, [r7, #0]
 800afe0:	4835      	ldr	r0, [pc, #212]	@ (800b0b8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800afe2:	f7f5 f8b7 	bl	8000154 <__udivsi3>
 800afe6:	0003      	movs	r3, r0
 800afe8:	613b      	str	r3, [r7, #16]
 800afea:	e05d      	b.n	800b0a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800afec:	4b31      	ldr	r3, [pc, #196]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800afee:	689b      	ldr	r3, [r3, #8]
 800aff0:	2238      	movs	r2, #56	@ 0x38
 800aff2:	4013      	ands	r3, r2
 800aff4:	2b08      	cmp	r3, #8
 800aff6:	d102      	bne.n	800affe <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800aff8:	4b30      	ldr	r3, [pc, #192]	@ (800b0bc <HAL_RCC_GetSysClockFreq+0x100>)
 800affa:	613b      	str	r3, [r7, #16]
 800affc:	e054      	b.n	800b0a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800affe:	4b2d      	ldr	r3, [pc, #180]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800b000:	689b      	ldr	r3, [r3, #8]
 800b002:	2238      	movs	r2, #56	@ 0x38
 800b004:	4013      	ands	r3, r2
 800b006:	2b10      	cmp	r3, #16
 800b008:	d138      	bne.n	800b07c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800b00a:	4b2a      	ldr	r3, [pc, #168]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800b00c:	68db      	ldr	r3, [r3, #12]
 800b00e:	2203      	movs	r2, #3
 800b010:	4013      	ands	r3, r2
 800b012:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b014:	4b27      	ldr	r3, [pc, #156]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800b016:	68db      	ldr	r3, [r3, #12]
 800b018:	091b      	lsrs	r3, r3, #4
 800b01a:	2207      	movs	r2, #7
 800b01c:	4013      	ands	r3, r2
 800b01e:	3301      	adds	r3, #1
 800b020:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	2b03      	cmp	r3, #3
 800b026:	d10d      	bne.n	800b044 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b028:	68b9      	ldr	r1, [r7, #8]
 800b02a:	4824      	ldr	r0, [pc, #144]	@ (800b0bc <HAL_RCC_GetSysClockFreq+0x100>)
 800b02c:	f7f5 f892 	bl	8000154 <__udivsi3>
 800b030:	0003      	movs	r3, r0
 800b032:	0019      	movs	r1, r3
 800b034:	4b1f      	ldr	r3, [pc, #124]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800b036:	68db      	ldr	r3, [r3, #12]
 800b038:	0a1b      	lsrs	r3, r3, #8
 800b03a:	227f      	movs	r2, #127	@ 0x7f
 800b03c:	4013      	ands	r3, r2
 800b03e:	434b      	muls	r3, r1
 800b040:	617b      	str	r3, [r7, #20]
        break;
 800b042:	e00d      	b.n	800b060 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800b044:	68b9      	ldr	r1, [r7, #8]
 800b046:	481c      	ldr	r0, [pc, #112]	@ (800b0b8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800b048:	f7f5 f884 	bl	8000154 <__udivsi3>
 800b04c:	0003      	movs	r3, r0
 800b04e:	0019      	movs	r1, r3
 800b050:	4b18      	ldr	r3, [pc, #96]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	0a1b      	lsrs	r3, r3, #8
 800b056:	227f      	movs	r2, #127	@ 0x7f
 800b058:	4013      	ands	r3, r2
 800b05a:	434b      	muls	r3, r1
 800b05c:	617b      	str	r3, [r7, #20]
        break;
 800b05e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800b060:	4b14      	ldr	r3, [pc, #80]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800b062:	68db      	ldr	r3, [r3, #12]
 800b064:	0f5b      	lsrs	r3, r3, #29
 800b066:	2207      	movs	r2, #7
 800b068:	4013      	ands	r3, r2
 800b06a:	3301      	adds	r3, #1
 800b06c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800b06e:	6879      	ldr	r1, [r7, #4]
 800b070:	6978      	ldr	r0, [r7, #20]
 800b072:	f7f5 f86f 	bl	8000154 <__udivsi3>
 800b076:	0003      	movs	r3, r0
 800b078:	613b      	str	r3, [r7, #16]
 800b07a:	e015      	b.n	800b0a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800b07c:	4b0d      	ldr	r3, [pc, #52]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800b07e:	689b      	ldr	r3, [r3, #8]
 800b080:	2238      	movs	r2, #56	@ 0x38
 800b082:	4013      	ands	r3, r2
 800b084:	2b20      	cmp	r3, #32
 800b086:	d103      	bne.n	800b090 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800b088:	2380      	movs	r3, #128	@ 0x80
 800b08a:	021b      	lsls	r3, r3, #8
 800b08c:	613b      	str	r3, [r7, #16]
 800b08e:	e00b      	b.n	800b0a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800b090:	4b08      	ldr	r3, [pc, #32]	@ (800b0b4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800b092:	689b      	ldr	r3, [r3, #8]
 800b094:	2238      	movs	r2, #56	@ 0x38
 800b096:	4013      	ands	r3, r2
 800b098:	2b18      	cmp	r3, #24
 800b09a:	d103      	bne.n	800b0a4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800b09c:	23fa      	movs	r3, #250	@ 0xfa
 800b09e:	01db      	lsls	r3, r3, #7
 800b0a0:	613b      	str	r3, [r7, #16]
 800b0a2:	e001      	b.n	800b0a8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b0a8:	693b      	ldr	r3, [r7, #16]
}
 800b0aa:	0018      	movs	r0, r3
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	b006      	add	sp, #24
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	46c0      	nop			@ (mov r8, r8)
 800b0b4:	40021000 	.word	0x40021000
 800b0b8:	00f42400 	.word	0x00f42400
 800b0bc:	007a1200 	.word	0x007a1200

0800b0c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b0c4:	4b02      	ldr	r3, [pc, #8]	@ (800b0d0 <HAL_RCC_GetHCLKFreq+0x10>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
}
 800b0c8:	0018      	movs	r0, r3
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
 800b0ce:	46c0      	nop			@ (mov r8, r8)
 800b0d0:	20000004 	.word	0x20000004

0800b0d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b0d4:	b5b0      	push	{r4, r5, r7, lr}
 800b0d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800b0d8:	f7ff fff2 	bl	800b0c0 <HAL_RCC_GetHCLKFreq>
 800b0dc:	0004      	movs	r4, r0
 800b0de:	f7ff faf9 	bl	800a6d4 <LL_RCC_GetAPB1Prescaler>
 800b0e2:	0003      	movs	r3, r0
 800b0e4:	0b1a      	lsrs	r2, r3, #12
 800b0e6:	4b05      	ldr	r3, [pc, #20]	@ (800b0fc <HAL_RCC_GetPCLK1Freq+0x28>)
 800b0e8:	0092      	lsls	r2, r2, #2
 800b0ea:	58d3      	ldr	r3, [r2, r3]
 800b0ec:	221f      	movs	r2, #31
 800b0ee:	4013      	ands	r3, r2
 800b0f0:	40dc      	lsrs	r4, r3
 800b0f2:	0023      	movs	r3, r4
}
 800b0f4:	0018      	movs	r0, r3
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bdb0      	pop	{r4, r5, r7, pc}
 800b0fa:	46c0      	nop			@ (mov r8, r8)
 800b0fc:	0801c1c8 	.word	0x0801c1c8

0800b100 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b086      	sub	sp, #24
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800b108:	2313      	movs	r3, #19
 800b10a:	18fb      	adds	r3, r7, r3
 800b10c:	2200      	movs	r2, #0
 800b10e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b110:	2312      	movs	r3, #18
 800b112:	18fb      	adds	r3, r7, r3
 800b114:	2200      	movs	r2, #0
 800b116:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681a      	ldr	r2, [r3, #0]
 800b11c:	2380      	movs	r3, #128	@ 0x80
 800b11e:	029b      	lsls	r3, r3, #10
 800b120:	4013      	ands	r3, r2
 800b122:	d100      	bne.n	800b126 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800b124:	e0ad      	b.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b126:	2011      	movs	r0, #17
 800b128:	183b      	adds	r3, r7, r0
 800b12a:	2200      	movs	r2, #0
 800b12c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b12e:	4b47      	ldr	r3, [pc, #284]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b130:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b132:	2380      	movs	r3, #128	@ 0x80
 800b134:	055b      	lsls	r3, r3, #21
 800b136:	4013      	ands	r3, r2
 800b138:	d110      	bne.n	800b15c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b13a:	4b44      	ldr	r3, [pc, #272]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b13c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b13e:	4b43      	ldr	r3, [pc, #268]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b140:	2180      	movs	r1, #128	@ 0x80
 800b142:	0549      	lsls	r1, r1, #21
 800b144:	430a      	orrs	r2, r1
 800b146:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b148:	4b40      	ldr	r3, [pc, #256]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b14a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b14c:	2380      	movs	r3, #128	@ 0x80
 800b14e:	055b      	lsls	r3, r3, #21
 800b150:	4013      	ands	r3, r2
 800b152:	60bb      	str	r3, [r7, #8]
 800b154:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b156:	183b      	adds	r3, r7, r0
 800b158:	2201      	movs	r2, #1
 800b15a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b15c:	4b3c      	ldr	r3, [pc, #240]	@ (800b250 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800b15e:	681a      	ldr	r2, [r3, #0]
 800b160:	4b3b      	ldr	r3, [pc, #236]	@ (800b250 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800b162:	2180      	movs	r1, #128	@ 0x80
 800b164:	0049      	lsls	r1, r1, #1
 800b166:	430a      	orrs	r2, r1
 800b168:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b16a:	f7fd ff81 	bl	8009070 <HAL_GetTick>
 800b16e:	0003      	movs	r3, r0
 800b170:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b172:	e00b      	b.n	800b18c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b174:	f7fd ff7c 	bl	8009070 <HAL_GetTick>
 800b178:	0002      	movs	r2, r0
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	1ad3      	subs	r3, r2, r3
 800b17e:	2b02      	cmp	r3, #2
 800b180:	d904      	bls.n	800b18c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800b182:	2313      	movs	r3, #19
 800b184:	18fb      	adds	r3, r7, r3
 800b186:	2203      	movs	r2, #3
 800b188:	701a      	strb	r2, [r3, #0]
        break;
 800b18a:	e005      	b.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b18c:	4b30      	ldr	r3, [pc, #192]	@ (800b250 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800b18e:	681a      	ldr	r2, [r3, #0]
 800b190:	2380      	movs	r3, #128	@ 0x80
 800b192:	005b      	lsls	r3, r3, #1
 800b194:	4013      	ands	r3, r2
 800b196:	d0ed      	beq.n	800b174 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800b198:	2313      	movs	r3, #19
 800b19a:	18fb      	adds	r3, r7, r3
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d15e      	bne.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b1a2:	4b2a      	ldr	r3, [pc, #168]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b1a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b1a6:	23c0      	movs	r3, #192	@ 0xc0
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	4013      	ands	r3, r2
 800b1ac:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d019      	beq.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1b8:	697a      	ldr	r2, [r7, #20]
 800b1ba:	429a      	cmp	r2, r3
 800b1bc:	d014      	beq.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b1be:	4b23      	ldr	r3, [pc, #140]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b1c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1c2:	4a24      	ldr	r2, [pc, #144]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800b1c4:	4013      	ands	r3, r2
 800b1c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b1c8:	4b20      	ldr	r3, [pc, #128]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b1ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b1cc:	4b1f      	ldr	r3, [pc, #124]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b1ce:	2180      	movs	r1, #128	@ 0x80
 800b1d0:	0249      	lsls	r1, r1, #9
 800b1d2:	430a      	orrs	r2, r1
 800b1d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b1d6:	4b1d      	ldr	r3, [pc, #116]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b1d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b1da:	4b1c      	ldr	r3, [pc, #112]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b1dc:	491e      	ldr	r1, [pc, #120]	@ (800b258 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800b1de:	400a      	ands	r2, r1
 800b1e0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b1e2:	4b1a      	ldr	r3, [pc, #104]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b1e4:	697a      	ldr	r2, [r7, #20]
 800b1e6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	2201      	movs	r2, #1
 800b1ec:	4013      	ands	r3, r2
 800b1ee:	d016      	beq.n	800b21e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1f0:	f7fd ff3e 	bl	8009070 <HAL_GetTick>
 800b1f4:	0003      	movs	r3, r0
 800b1f6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b1f8:	e00c      	b.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b1fa:	f7fd ff39 	bl	8009070 <HAL_GetTick>
 800b1fe:	0002      	movs	r2, r0
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	1ad3      	subs	r3, r2, r3
 800b204:	4a15      	ldr	r2, [pc, #84]	@ (800b25c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d904      	bls.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800b20a:	2313      	movs	r3, #19
 800b20c:	18fb      	adds	r3, r7, r3
 800b20e:	2203      	movs	r2, #3
 800b210:	701a      	strb	r2, [r3, #0]
            break;
 800b212:	e004      	b.n	800b21e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b214:	4b0d      	ldr	r3, [pc, #52]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b218:	2202      	movs	r2, #2
 800b21a:	4013      	ands	r3, r2
 800b21c:	d0ed      	beq.n	800b1fa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800b21e:	2313      	movs	r3, #19
 800b220:	18fb      	adds	r3, r7, r3
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d10a      	bne.n	800b23e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b228:	4b08      	ldr	r3, [pc, #32]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b22a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b22c:	4a09      	ldr	r2, [pc, #36]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800b22e:	4013      	ands	r3, r2
 800b230:	0019      	movs	r1, r3
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b236:	4b05      	ldr	r3, [pc, #20]	@ (800b24c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800b238:	430a      	orrs	r2, r1
 800b23a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b23c:	e016      	b.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b23e:	2312      	movs	r3, #18
 800b240:	18fb      	adds	r3, r7, r3
 800b242:	2213      	movs	r2, #19
 800b244:	18ba      	adds	r2, r7, r2
 800b246:	7812      	ldrb	r2, [r2, #0]
 800b248:	701a      	strb	r2, [r3, #0]
 800b24a:	e00f      	b.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800b24c:	40021000 	.word	0x40021000
 800b250:	40007000 	.word	0x40007000
 800b254:	fffffcff 	.word	0xfffffcff
 800b258:	fffeffff 	.word	0xfffeffff
 800b25c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b260:	2312      	movs	r3, #18
 800b262:	18fb      	adds	r3, r7, r3
 800b264:	2213      	movs	r2, #19
 800b266:	18ba      	adds	r2, r7, r2
 800b268:	7812      	ldrb	r2, [r2, #0]
 800b26a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b26c:	2311      	movs	r3, #17
 800b26e:	18fb      	adds	r3, r7, r3
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	2b01      	cmp	r3, #1
 800b274:	d105      	bne.n	800b282 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b276:	4bb6      	ldr	r3, [pc, #728]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b278:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b27a:	4bb5      	ldr	r3, [pc, #724]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b27c:	49b5      	ldr	r1, [pc, #724]	@ (800b554 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800b27e:	400a      	ands	r2, r1
 800b280:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2201      	movs	r2, #1
 800b288:	4013      	ands	r3, r2
 800b28a:	d009      	beq.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b28c:	4bb0      	ldr	r3, [pc, #704]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b28e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b290:	2203      	movs	r2, #3
 800b292:	4393      	bics	r3, r2
 800b294:	0019      	movs	r1, r3
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	685a      	ldr	r2, [r3, #4]
 800b29a:	4bad      	ldr	r3, [pc, #692]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b29c:	430a      	orrs	r2, r1
 800b29e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	2202      	movs	r2, #2
 800b2a6:	4013      	ands	r3, r2
 800b2a8:	d009      	beq.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b2aa:	4ba9      	ldr	r3, [pc, #676]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2ae:	220c      	movs	r2, #12
 800b2b0:	4393      	bics	r3, r2
 800b2b2:	0019      	movs	r1, r3
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	689a      	ldr	r2, [r3, #8]
 800b2b8:	4ba5      	ldr	r3, [pc, #660]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2ba:	430a      	orrs	r2, r1
 800b2bc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	2204      	movs	r2, #4
 800b2c4:	4013      	ands	r3, r2
 800b2c6:	d009      	beq.n	800b2dc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b2c8:	4ba1      	ldr	r3, [pc, #644]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2cc:	2230      	movs	r2, #48	@ 0x30
 800b2ce:	4393      	bics	r3, r2
 800b2d0:	0019      	movs	r1, r3
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	68da      	ldr	r2, [r3, #12]
 800b2d6:	4b9e      	ldr	r3, [pc, #632]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2d8:	430a      	orrs	r2, r1
 800b2da:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	2210      	movs	r2, #16
 800b2e2:	4013      	ands	r3, r2
 800b2e4:	d009      	beq.n	800b2fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b2e6:	4b9a      	ldr	r3, [pc, #616]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2ea:	4a9b      	ldr	r2, [pc, #620]	@ (800b558 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800b2ec:	4013      	ands	r3, r2
 800b2ee:	0019      	movs	r1, r3
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	691a      	ldr	r2, [r3, #16]
 800b2f4:	4b96      	ldr	r3, [pc, #600]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b2f6:	430a      	orrs	r2, r1
 800b2f8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	2380      	movs	r3, #128	@ 0x80
 800b300:	015b      	lsls	r3, r3, #5
 800b302:	4013      	ands	r3, r2
 800b304:	d009      	beq.n	800b31a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800b306:	4b92      	ldr	r3, [pc, #584]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b30a:	4a94      	ldr	r2, [pc, #592]	@ (800b55c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800b30c:	4013      	ands	r3, r2
 800b30e:	0019      	movs	r1, r3
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	695a      	ldr	r2, [r3, #20]
 800b314:	4b8e      	ldr	r3, [pc, #568]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b316:	430a      	orrs	r2, r1
 800b318:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681a      	ldr	r2, [r3, #0]
 800b31e:	2380      	movs	r3, #128	@ 0x80
 800b320:	009b      	lsls	r3, r3, #2
 800b322:	4013      	ands	r3, r2
 800b324:	d009      	beq.n	800b33a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b326:	4b8a      	ldr	r3, [pc, #552]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b32a:	4a8d      	ldr	r2, [pc, #564]	@ (800b560 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800b32c:	4013      	ands	r3, r2
 800b32e:	0019      	movs	r1, r3
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b334:	4b86      	ldr	r3, [pc, #536]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b336:	430a      	orrs	r2, r1
 800b338:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681a      	ldr	r2, [r3, #0]
 800b33e:	2380      	movs	r3, #128	@ 0x80
 800b340:	00db      	lsls	r3, r3, #3
 800b342:	4013      	ands	r3, r2
 800b344:	d009      	beq.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b346:	4b82      	ldr	r3, [pc, #520]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b34a:	4a86      	ldr	r2, [pc, #536]	@ (800b564 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800b34c:	4013      	ands	r3, r2
 800b34e:	0019      	movs	r1, r3
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b354:	4b7e      	ldr	r3, [pc, #504]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b356:	430a      	orrs	r2, r1
 800b358:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2220      	movs	r2, #32
 800b360:	4013      	ands	r3, r2
 800b362:	d009      	beq.n	800b378 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b364:	4b7a      	ldr	r3, [pc, #488]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b368:	4a7f      	ldr	r2, [pc, #508]	@ (800b568 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800b36a:	4013      	ands	r3, r2
 800b36c:	0019      	movs	r1, r3
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	699a      	ldr	r2, [r3, #24]
 800b372:	4b77      	ldr	r3, [pc, #476]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b374:	430a      	orrs	r2, r1
 800b376:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	2240      	movs	r2, #64	@ 0x40
 800b37e:	4013      	ands	r3, r2
 800b380:	d009      	beq.n	800b396 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b382:	4b73      	ldr	r3, [pc, #460]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b386:	4a79      	ldr	r2, [pc, #484]	@ (800b56c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800b388:	4013      	ands	r3, r2
 800b38a:	0019      	movs	r1, r3
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	69da      	ldr	r2, [r3, #28]
 800b390:	4b6f      	ldr	r3, [pc, #444]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b392:	430a      	orrs	r2, r1
 800b394:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681a      	ldr	r2, [r3, #0]
 800b39a:	2380      	movs	r3, #128	@ 0x80
 800b39c:	01db      	lsls	r3, r3, #7
 800b39e:	4013      	ands	r3, r2
 800b3a0:	d015      	beq.n	800b3ce <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b3a2:	4b6b      	ldr	r3, [pc, #428]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b3a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3a6:	009b      	lsls	r3, r3, #2
 800b3a8:	0899      	lsrs	r1, r3, #2
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3ae:	4b68      	ldr	r3, [pc, #416]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b3b0:	430a      	orrs	r2, r1
 800b3b2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3b8:	2380      	movs	r3, #128	@ 0x80
 800b3ba:	05db      	lsls	r3, r3, #23
 800b3bc:	429a      	cmp	r2, r3
 800b3be:	d106      	bne.n	800b3ce <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b3c0:	4b63      	ldr	r3, [pc, #396]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b3c2:	68da      	ldr	r2, [r3, #12]
 800b3c4:	4b62      	ldr	r3, [pc, #392]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b3c6:	2180      	movs	r1, #128	@ 0x80
 800b3c8:	0249      	lsls	r1, r1, #9
 800b3ca:	430a      	orrs	r2, r1
 800b3cc:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681a      	ldr	r2, [r3, #0]
 800b3d2:	2380      	movs	r3, #128	@ 0x80
 800b3d4:	031b      	lsls	r3, r3, #12
 800b3d6:	4013      	ands	r3, r2
 800b3d8:	d009      	beq.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b3da:	4b5d      	ldr	r3, [pc, #372]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b3dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3de:	2240      	movs	r2, #64	@ 0x40
 800b3e0:	4393      	bics	r3, r2
 800b3e2:	0019      	movs	r1, r3
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b3e8:	4b59      	ldr	r3, [pc, #356]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b3ea:	430a      	orrs	r2, r1
 800b3ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681a      	ldr	r2, [r3, #0]
 800b3f2:	2380      	movs	r3, #128	@ 0x80
 800b3f4:	039b      	lsls	r3, r3, #14
 800b3f6:	4013      	ands	r3, r2
 800b3f8:	d016      	beq.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800b3fa:	4b55      	ldr	r3, [pc, #340]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b3fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3fe:	4a5c      	ldr	r2, [pc, #368]	@ (800b570 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800b400:	4013      	ands	r3, r2
 800b402:	0019      	movs	r1, r3
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b408:	4b51      	ldr	r3, [pc, #324]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b40a:	430a      	orrs	r2, r1
 800b40c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b412:	2380      	movs	r3, #128	@ 0x80
 800b414:	03db      	lsls	r3, r3, #15
 800b416:	429a      	cmp	r2, r3
 800b418:	d106      	bne.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b41a:	4b4d      	ldr	r3, [pc, #308]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b41c:	68da      	ldr	r2, [r3, #12]
 800b41e:	4b4c      	ldr	r3, [pc, #304]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b420:	2180      	movs	r1, #128	@ 0x80
 800b422:	0449      	lsls	r1, r1, #17
 800b424:	430a      	orrs	r2, r1
 800b426:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681a      	ldr	r2, [r3, #0]
 800b42c:	2380      	movs	r3, #128	@ 0x80
 800b42e:	03db      	lsls	r3, r3, #15
 800b430:	4013      	ands	r3, r2
 800b432:	d016      	beq.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800b434:	4b46      	ldr	r3, [pc, #280]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b438:	4a4e      	ldr	r2, [pc, #312]	@ (800b574 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800b43a:	4013      	ands	r3, r2
 800b43c:	0019      	movs	r1, r3
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b442:	4b43      	ldr	r3, [pc, #268]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b444:	430a      	orrs	r2, r1
 800b446:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b44c:	2380      	movs	r3, #128	@ 0x80
 800b44e:	045b      	lsls	r3, r3, #17
 800b450:	429a      	cmp	r2, r3
 800b452:	d106      	bne.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b454:	4b3e      	ldr	r3, [pc, #248]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b456:	68da      	ldr	r2, [r3, #12]
 800b458:	4b3d      	ldr	r3, [pc, #244]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b45a:	2180      	movs	r1, #128	@ 0x80
 800b45c:	0449      	lsls	r1, r1, #17
 800b45e:	430a      	orrs	r2, r1
 800b460:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681a      	ldr	r2, [r3, #0]
 800b466:	2380      	movs	r3, #128	@ 0x80
 800b468:	011b      	lsls	r3, r3, #4
 800b46a:	4013      	ands	r3, r2
 800b46c:	d014      	beq.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800b46e:	4b38      	ldr	r3, [pc, #224]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b472:	2203      	movs	r2, #3
 800b474:	4393      	bics	r3, r2
 800b476:	0019      	movs	r1, r3
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6a1a      	ldr	r2, [r3, #32]
 800b47c:	4b34      	ldr	r3, [pc, #208]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b47e:	430a      	orrs	r2, r1
 800b480:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6a1b      	ldr	r3, [r3, #32]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d106      	bne.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b48a:	4b31      	ldr	r3, [pc, #196]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b48c:	68da      	ldr	r2, [r3, #12]
 800b48e:	4b30      	ldr	r3, [pc, #192]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b490:	2180      	movs	r1, #128	@ 0x80
 800b492:	0249      	lsls	r1, r1, #9
 800b494:	430a      	orrs	r2, r1
 800b496:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681a      	ldr	r2, [r3, #0]
 800b49c:	2380      	movs	r3, #128	@ 0x80
 800b49e:	019b      	lsls	r3, r3, #6
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	d014      	beq.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800b4a4:	4b2a      	ldr	r3, [pc, #168]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b4a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4a8:	220c      	movs	r2, #12
 800b4aa:	4393      	bics	r3, r2
 800b4ac:	0019      	movs	r1, r3
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b4b2:	4b27      	ldr	r3, [pc, #156]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b4b4:	430a      	orrs	r2, r1
 800b4b6:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4bc:	2b04      	cmp	r3, #4
 800b4be:	d106      	bne.n	800b4ce <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b4c0:	4b23      	ldr	r3, [pc, #140]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b4c2:	68da      	ldr	r2, [r3, #12]
 800b4c4:	4b22      	ldr	r3, [pc, #136]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b4c6:	2180      	movs	r1, #128	@ 0x80
 800b4c8:	0249      	lsls	r1, r1, #9
 800b4ca:	430a      	orrs	r2, r1
 800b4cc:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681a      	ldr	r2, [r3, #0]
 800b4d2:	2380      	movs	r3, #128	@ 0x80
 800b4d4:	045b      	lsls	r3, r3, #17
 800b4d6:	4013      	ands	r3, r2
 800b4d8:	d016      	beq.n	800b508 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b4da:	4b1d      	ldr	r3, [pc, #116]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b4dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4de:	4a22      	ldr	r2, [pc, #136]	@ (800b568 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800b4e0:	4013      	ands	r3, r2
 800b4e2:	0019      	movs	r1, r3
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4e8:	4b19      	ldr	r3, [pc, #100]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b4ea:	430a      	orrs	r2, r1
 800b4ec:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4f2:	2380      	movs	r3, #128	@ 0x80
 800b4f4:	019b      	lsls	r3, r3, #6
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d106      	bne.n	800b508 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b4fa:	4b15      	ldr	r3, [pc, #84]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b4fc:	68da      	ldr	r2, [r3, #12]
 800b4fe:	4b14      	ldr	r3, [pc, #80]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b500:	2180      	movs	r1, #128	@ 0x80
 800b502:	0449      	lsls	r1, r1, #17
 800b504:	430a      	orrs	r2, r1
 800b506:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681a      	ldr	r2, [r3, #0]
 800b50c:	2380      	movs	r3, #128	@ 0x80
 800b50e:	049b      	lsls	r3, r3, #18
 800b510:	4013      	ands	r3, r2
 800b512:	d016      	beq.n	800b542 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b514:	4b0e      	ldr	r3, [pc, #56]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b518:	4a10      	ldr	r2, [pc, #64]	@ (800b55c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800b51a:	4013      	ands	r3, r2
 800b51c:	0019      	movs	r1, r3
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b522:	4b0b      	ldr	r3, [pc, #44]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b524:	430a      	orrs	r2, r1
 800b526:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b52c:	2380      	movs	r3, #128	@ 0x80
 800b52e:	005b      	lsls	r3, r3, #1
 800b530:	429a      	cmp	r2, r3
 800b532:	d106      	bne.n	800b542 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b534:	4b06      	ldr	r3, [pc, #24]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b536:	68da      	ldr	r2, [r3, #12]
 800b538:	4b05      	ldr	r3, [pc, #20]	@ (800b550 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b53a:	2180      	movs	r1, #128	@ 0x80
 800b53c:	0449      	lsls	r1, r1, #17
 800b53e:	430a      	orrs	r2, r1
 800b540:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800b542:	2312      	movs	r3, #18
 800b544:	18fb      	adds	r3, r7, r3
 800b546:	781b      	ldrb	r3, [r3, #0]
}
 800b548:	0018      	movs	r0, r3
 800b54a:	46bd      	mov	sp, r7
 800b54c:	b006      	add	sp, #24
 800b54e:	bd80      	pop	{r7, pc}
 800b550:	40021000 	.word	0x40021000
 800b554:	efffffff 	.word	0xefffffff
 800b558:	fffff3ff 	.word	0xfffff3ff
 800b55c:	fffffcff 	.word	0xfffffcff
 800b560:	fff3ffff 	.word	0xfff3ffff
 800b564:	ffcfffff 	.word	0xffcfffff
 800b568:	ffffcfff 	.word	0xffffcfff
 800b56c:	ffff3fff 	.word	0xffff3fff
 800b570:	ffbfffff 	.word	0xffbfffff
 800b574:	feffffff 	.word	0xfeffffff

0800b578 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b578:	b5b0      	push	{r4, r5, r7, lr}
 800b57a:	b084      	sub	sp, #16
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b580:	230f      	movs	r3, #15
 800b582:	18fb      	adds	r3, r7, r3
 800b584:	2201      	movs	r2, #1
 800b586:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d100      	bne.n	800b590 <HAL_RTC_Init+0x18>
 800b58e:	e08c      	b.n	800b6aa <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2229      	movs	r2, #41	@ 0x29
 800b594:	5c9b      	ldrb	r3, [r3, r2]
 800b596:	b2db      	uxtb	r3, r3
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d10b      	bne.n	800b5b4 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2228      	movs	r2, #40	@ 0x28
 800b5a0:	2100      	movs	r1, #0
 800b5a2:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2288      	movs	r2, #136	@ 0x88
 800b5a8:	0212      	lsls	r2, r2, #8
 800b5aa:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	0018      	movs	r0, r3
 800b5b0:	f7fc fcc4 	bl	8007f3c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2229      	movs	r2, #41	@ 0x29
 800b5b8:	2102      	movs	r1, #2
 800b5ba:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	68db      	ldr	r3, [r3, #12]
 800b5c2:	2210      	movs	r2, #16
 800b5c4:	4013      	ands	r3, r2
 800b5c6:	2b10      	cmp	r3, #16
 800b5c8:	d062      	beq.n	800b690 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	22ca      	movs	r2, #202	@ 0xca
 800b5d0:	625a      	str	r2, [r3, #36]	@ 0x24
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	2253      	movs	r2, #83	@ 0x53
 800b5d8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800b5da:	250f      	movs	r5, #15
 800b5dc:	197c      	adds	r4, r7, r5
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	0018      	movs	r0, r3
 800b5e2:	f000 f891 	bl	800b708 <RTC_EnterInitMode>
 800b5e6:	0003      	movs	r3, r0
 800b5e8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800b5ea:	0028      	movs	r0, r5
 800b5ec:	183b      	adds	r3, r7, r0
 800b5ee:	781b      	ldrb	r3, [r3, #0]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d12c      	bne.n	800b64e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	699a      	ldr	r2, [r3, #24]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	492e      	ldr	r1, [pc, #184]	@ (800b6b8 <HAL_RTC_Init+0x140>)
 800b600:	400a      	ands	r2, r1
 800b602:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	6999      	ldr	r1, [r3, #24]
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	689a      	ldr	r2, [r3, #8]
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	695b      	ldr	r3, [r3, #20]
 800b612:	431a      	orrs	r2, r3
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	69db      	ldr	r3, [r3, #28]
 800b618:	431a      	orrs	r2, r3
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	430a      	orrs	r2, r1
 800b620:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	687a      	ldr	r2, [r7, #4]
 800b628:	6912      	ldr	r2, [r2, #16]
 800b62a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	6919      	ldr	r1, [r3, #16]
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	68db      	ldr	r3, [r3, #12]
 800b636:	041a      	lsls	r2, r3, #16
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	430a      	orrs	r2, r1
 800b63e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800b640:	183c      	adds	r4, r7, r0
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	0018      	movs	r0, r3
 800b646:	f000 f8a1 	bl	800b78c <RTC_ExitInitMode>
 800b64a:	0003      	movs	r3, r0
 800b64c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800b64e:	230f      	movs	r3, #15
 800b650:	18fb      	adds	r3, r7, r3
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d116      	bne.n	800b686 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	699a      	ldr	r2, [r3, #24]
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	00d2      	lsls	r2, r2, #3
 800b664:	08d2      	lsrs	r2, r2, #3
 800b666:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	6999      	ldr	r1, [r3, #24]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	6a1b      	ldr	r3, [r3, #32]
 800b676:	431a      	orrs	r2, r3
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	699b      	ldr	r3, [r3, #24]
 800b67c:	431a      	orrs	r2, r3
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	430a      	orrs	r2, r1
 800b684:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	22ff      	movs	r2, #255	@ 0xff
 800b68c:	625a      	str	r2, [r3, #36]	@ 0x24
 800b68e:	e003      	b.n	800b698 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800b690:	230f      	movs	r3, #15
 800b692:	18fb      	adds	r3, r7, r3
 800b694:	2200      	movs	r2, #0
 800b696:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800b698:	230f      	movs	r3, #15
 800b69a:	18fb      	adds	r3, r7, r3
 800b69c:	781b      	ldrb	r3, [r3, #0]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d103      	bne.n	800b6aa <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2229      	movs	r2, #41	@ 0x29
 800b6a6:	2101      	movs	r1, #1
 800b6a8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800b6aa:	230f      	movs	r3, #15
 800b6ac:	18fb      	adds	r3, r7, r3
 800b6ae:	781b      	ldrb	r3, [r3, #0]
}
 800b6b0:	0018      	movs	r0, r3
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	b004      	add	sp, #16
 800b6b6:	bdb0      	pop	{r4, r5, r7, pc}
 800b6b8:	fb8fffbf 	.word	0xfb8fffbf

0800b6bc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b084      	sub	sp, #16
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4a0e      	ldr	r2, [pc, #56]	@ (800b704 <HAL_RTC_WaitForSynchro+0x48>)
 800b6ca:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800b6cc:	f7fd fcd0 	bl	8009070 <HAL_GetTick>
 800b6d0:	0003      	movs	r3, r0
 800b6d2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b6d4:	e00a      	b.n	800b6ec <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b6d6:	f7fd fccb 	bl	8009070 <HAL_GetTick>
 800b6da:	0002      	movs	r2, r0
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	1ad2      	subs	r2, r2, r3
 800b6e0:	23fa      	movs	r3, #250	@ 0xfa
 800b6e2:	009b      	lsls	r3, r3, #2
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	d901      	bls.n	800b6ec <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800b6e8:	2303      	movs	r3, #3
 800b6ea:	e006      	b.n	800b6fa <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	68db      	ldr	r3, [r3, #12]
 800b6f2:	2220      	movs	r2, #32
 800b6f4:	4013      	ands	r3, r2
 800b6f6:	d0ee      	beq.n	800b6d6 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	0018      	movs	r0, r3
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	b004      	add	sp, #16
 800b700:	bd80      	pop	{r7, pc}
 800b702:	46c0      	nop			@ (mov r8, r8)
 800b704:	0001005f 	.word	0x0001005f

0800b708 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800b710:	230f      	movs	r3, #15
 800b712:	18fb      	adds	r3, r7, r3
 800b714:	2200      	movs	r2, #0
 800b716:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	68db      	ldr	r3, [r3, #12]
 800b71e:	2240      	movs	r2, #64	@ 0x40
 800b720:	4013      	ands	r3, r2
 800b722:	d12c      	bne.n	800b77e <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	68da      	ldr	r2, [r3, #12]
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2180      	movs	r1, #128	@ 0x80
 800b730:	430a      	orrs	r2, r1
 800b732:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b734:	f7fd fc9c 	bl	8009070 <HAL_GetTick>
 800b738:	0003      	movs	r3, r0
 800b73a:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b73c:	e014      	b.n	800b768 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800b73e:	f7fd fc97 	bl	8009070 <HAL_GetTick>
 800b742:	0002      	movs	r2, r0
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	1ad2      	subs	r2, r2, r3
 800b748:	200f      	movs	r0, #15
 800b74a:	183b      	adds	r3, r7, r0
 800b74c:	1839      	adds	r1, r7, r0
 800b74e:	7809      	ldrb	r1, [r1, #0]
 800b750:	7019      	strb	r1, [r3, #0]
 800b752:	23fa      	movs	r3, #250	@ 0xfa
 800b754:	009b      	lsls	r3, r3, #2
 800b756:	429a      	cmp	r2, r3
 800b758:	d906      	bls.n	800b768 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800b75a:	183b      	adds	r3, r7, r0
 800b75c:	2203      	movs	r2, #3
 800b75e:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2229      	movs	r2, #41	@ 0x29
 800b764:	2103      	movs	r1, #3
 800b766:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	68db      	ldr	r3, [r3, #12]
 800b76e:	2240      	movs	r2, #64	@ 0x40
 800b770:	4013      	ands	r3, r2
 800b772:	d104      	bne.n	800b77e <RTC_EnterInitMode+0x76>
 800b774:	230f      	movs	r3, #15
 800b776:	18fb      	adds	r3, r7, r3
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	2b03      	cmp	r3, #3
 800b77c:	d1df      	bne.n	800b73e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800b77e:	230f      	movs	r3, #15
 800b780:	18fb      	adds	r3, r7, r3
 800b782:	781b      	ldrb	r3, [r3, #0]
}
 800b784:	0018      	movs	r0, r3
 800b786:	46bd      	mov	sp, r7
 800b788:	b004      	add	sp, #16
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b78c:	b590      	push	{r4, r7, lr}
 800b78e:	b085      	sub	sp, #20
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b794:	240f      	movs	r4, #15
 800b796:	193b      	adds	r3, r7, r4
 800b798:	2200      	movs	r2, #0
 800b79a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b79c:	4b1c      	ldr	r3, [pc, #112]	@ (800b810 <RTC_ExitInitMode+0x84>)
 800b79e:	68da      	ldr	r2, [r3, #12]
 800b7a0:	4b1b      	ldr	r3, [pc, #108]	@ (800b810 <RTC_ExitInitMode+0x84>)
 800b7a2:	2180      	movs	r1, #128	@ 0x80
 800b7a4:	438a      	bics	r2, r1
 800b7a6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b7a8:	4b19      	ldr	r3, [pc, #100]	@ (800b810 <RTC_ExitInitMode+0x84>)
 800b7aa:	699b      	ldr	r3, [r3, #24]
 800b7ac:	2220      	movs	r2, #32
 800b7ae:	4013      	ands	r3, r2
 800b7b0:	d10d      	bne.n	800b7ce <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	0018      	movs	r0, r3
 800b7b6:	f7ff ff81 	bl	800b6bc <HAL_RTC_WaitForSynchro>
 800b7ba:	1e03      	subs	r3, r0, #0
 800b7bc:	d021      	beq.n	800b802 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2229      	movs	r2, #41	@ 0x29
 800b7c2:	2103      	movs	r1, #3
 800b7c4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800b7c6:	193b      	adds	r3, r7, r4
 800b7c8:	2203      	movs	r2, #3
 800b7ca:	701a      	strb	r2, [r3, #0]
 800b7cc:	e019      	b.n	800b802 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b7ce:	4b10      	ldr	r3, [pc, #64]	@ (800b810 <RTC_ExitInitMode+0x84>)
 800b7d0:	699a      	ldr	r2, [r3, #24]
 800b7d2:	4b0f      	ldr	r3, [pc, #60]	@ (800b810 <RTC_ExitInitMode+0x84>)
 800b7d4:	2120      	movs	r1, #32
 800b7d6:	438a      	bics	r2, r1
 800b7d8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	0018      	movs	r0, r3
 800b7de:	f7ff ff6d 	bl	800b6bc <HAL_RTC_WaitForSynchro>
 800b7e2:	1e03      	subs	r3, r0, #0
 800b7e4:	d007      	beq.n	800b7f6 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2229      	movs	r2, #41	@ 0x29
 800b7ea:	2103      	movs	r1, #3
 800b7ec:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800b7ee:	230f      	movs	r3, #15
 800b7f0:	18fb      	adds	r3, r7, r3
 800b7f2:	2203      	movs	r2, #3
 800b7f4:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b7f6:	4b06      	ldr	r3, [pc, #24]	@ (800b810 <RTC_ExitInitMode+0x84>)
 800b7f8:	699a      	ldr	r2, [r3, #24]
 800b7fa:	4b05      	ldr	r3, [pc, #20]	@ (800b810 <RTC_ExitInitMode+0x84>)
 800b7fc:	2120      	movs	r1, #32
 800b7fe:	430a      	orrs	r2, r1
 800b800:	619a      	str	r2, [r3, #24]
  }

  return status;
 800b802:	230f      	movs	r3, #15
 800b804:	18fb      	adds	r3, r7, r3
 800b806:	781b      	ldrb	r3, [r3, #0]
}
 800b808:	0018      	movs	r0, r3
 800b80a:	46bd      	mov	sp, r7
 800b80c:	b005      	add	sp, #20
 800b80e:	bd90      	pop	{r4, r7, pc}
 800b810:	40002800 	.word	0x40002800

0800b814 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b084      	sub	sp, #16
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d101      	bne.n	800b826 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b822:	2301      	movs	r3, #1
 800b824:	e0a8      	b.n	800b978 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d109      	bne.n	800b842 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	685a      	ldr	r2, [r3, #4]
 800b832:	2382      	movs	r3, #130	@ 0x82
 800b834:	005b      	lsls	r3, r3, #1
 800b836:	429a      	cmp	r2, r3
 800b838:	d009      	beq.n	800b84e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	61da      	str	r2, [r3, #28]
 800b840:	e005      	b.n	800b84e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2200      	movs	r2, #0
 800b846:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2200      	movs	r2, #0
 800b84c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2200      	movs	r2, #0
 800b852:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	225d      	movs	r2, #93	@ 0x5d
 800b858:	5c9b      	ldrb	r3, [r3, r2]
 800b85a:	b2db      	uxtb	r3, r3
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d107      	bne.n	800b870 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	225c      	movs	r2, #92	@ 0x5c
 800b864:	2100      	movs	r1, #0
 800b866:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	0018      	movs	r0, r3
 800b86c:	f7fc fba4 	bl	8007fb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	225d      	movs	r2, #93	@ 0x5d
 800b874:	2102      	movs	r1, #2
 800b876:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	681a      	ldr	r2, [r3, #0]
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	2140      	movs	r1, #64	@ 0x40
 800b884:	438a      	bics	r2, r1
 800b886:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	68da      	ldr	r2, [r3, #12]
 800b88c:	23e0      	movs	r3, #224	@ 0xe0
 800b88e:	00db      	lsls	r3, r3, #3
 800b890:	429a      	cmp	r2, r3
 800b892:	d902      	bls.n	800b89a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b894:	2300      	movs	r3, #0
 800b896:	60fb      	str	r3, [r7, #12]
 800b898:	e002      	b.n	800b8a0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b89a:	2380      	movs	r3, #128	@ 0x80
 800b89c:	015b      	lsls	r3, r3, #5
 800b89e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	68da      	ldr	r2, [r3, #12]
 800b8a4:	23f0      	movs	r3, #240	@ 0xf0
 800b8a6:	011b      	lsls	r3, r3, #4
 800b8a8:	429a      	cmp	r2, r3
 800b8aa:	d008      	beq.n	800b8be <HAL_SPI_Init+0xaa>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	68da      	ldr	r2, [r3, #12]
 800b8b0:	23e0      	movs	r3, #224	@ 0xe0
 800b8b2:	00db      	lsls	r3, r3, #3
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d002      	beq.n	800b8be <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	685a      	ldr	r2, [r3, #4]
 800b8c2:	2382      	movs	r3, #130	@ 0x82
 800b8c4:	005b      	lsls	r3, r3, #1
 800b8c6:	401a      	ands	r2, r3
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6899      	ldr	r1, [r3, #8]
 800b8cc:	2384      	movs	r3, #132	@ 0x84
 800b8ce:	021b      	lsls	r3, r3, #8
 800b8d0:	400b      	ands	r3, r1
 800b8d2:	431a      	orrs	r2, r3
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	691b      	ldr	r3, [r3, #16]
 800b8d8:	2102      	movs	r1, #2
 800b8da:	400b      	ands	r3, r1
 800b8dc:	431a      	orrs	r2, r3
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	695b      	ldr	r3, [r3, #20]
 800b8e2:	2101      	movs	r1, #1
 800b8e4:	400b      	ands	r3, r1
 800b8e6:	431a      	orrs	r2, r3
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6999      	ldr	r1, [r3, #24]
 800b8ec:	2380      	movs	r3, #128	@ 0x80
 800b8ee:	009b      	lsls	r3, r3, #2
 800b8f0:	400b      	ands	r3, r1
 800b8f2:	431a      	orrs	r2, r3
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	69db      	ldr	r3, [r3, #28]
 800b8f8:	2138      	movs	r1, #56	@ 0x38
 800b8fa:	400b      	ands	r3, r1
 800b8fc:	431a      	orrs	r2, r3
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6a1b      	ldr	r3, [r3, #32]
 800b902:	2180      	movs	r1, #128	@ 0x80
 800b904:	400b      	ands	r3, r1
 800b906:	431a      	orrs	r2, r3
 800b908:	0011      	movs	r1, r2
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b90e:	2380      	movs	r3, #128	@ 0x80
 800b910:	019b      	lsls	r3, r3, #6
 800b912:	401a      	ands	r2, r3
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	430a      	orrs	r2, r1
 800b91a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	699b      	ldr	r3, [r3, #24]
 800b920:	0c1b      	lsrs	r3, r3, #16
 800b922:	2204      	movs	r2, #4
 800b924:	401a      	ands	r2, r3
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b92a:	2110      	movs	r1, #16
 800b92c:	400b      	ands	r3, r1
 800b92e:	431a      	orrs	r2, r3
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b934:	2108      	movs	r1, #8
 800b936:	400b      	ands	r3, r1
 800b938:	431a      	orrs	r2, r3
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	68d9      	ldr	r1, [r3, #12]
 800b93e:	23f0      	movs	r3, #240	@ 0xf0
 800b940:	011b      	lsls	r3, r3, #4
 800b942:	400b      	ands	r3, r1
 800b944:	431a      	orrs	r2, r3
 800b946:	0011      	movs	r1, r2
 800b948:	68fa      	ldr	r2, [r7, #12]
 800b94a:	2380      	movs	r3, #128	@ 0x80
 800b94c:	015b      	lsls	r3, r3, #5
 800b94e:	401a      	ands	r2, r3
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	430a      	orrs	r2, r1
 800b956:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	69da      	ldr	r2, [r3, #28]
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4907      	ldr	r1, [pc, #28]	@ (800b980 <HAL_SPI_Init+0x16c>)
 800b964:	400a      	ands	r2, r1
 800b966:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2200      	movs	r2, #0
 800b96c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	225d      	movs	r2, #93	@ 0x5d
 800b972:	2101      	movs	r1, #1
 800b974:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b976:	2300      	movs	r3, #0
}
 800b978:	0018      	movs	r0, r3
 800b97a:	46bd      	mov	sp, r7
 800b97c:	b004      	add	sp, #16
 800b97e:	bd80      	pop	{r7, pc}
 800b980:	fffff7ff 	.word	0xfffff7ff

0800b984 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b088      	sub	sp, #32
 800b988:	af00      	add	r7, sp, #0
 800b98a:	60f8      	str	r0, [r7, #12]
 800b98c:	60b9      	str	r1, [r7, #8]
 800b98e:	603b      	str	r3, [r7, #0]
 800b990:	1dbb      	adds	r3, r7, #6
 800b992:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b994:	231f      	movs	r3, #31
 800b996:	18fb      	adds	r3, r7, r3
 800b998:	2200      	movs	r2, #0
 800b99a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	225c      	movs	r2, #92	@ 0x5c
 800b9a0:	5c9b      	ldrb	r3, [r3, r2]
 800b9a2:	2b01      	cmp	r3, #1
 800b9a4:	d101      	bne.n	800b9aa <HAL_SPI_Transmit+0x26>
 800b9a6:	2302      	movs	r3, #2
 800b9a8:	e147      	b.n	800bc3a <HAL_SPI_Transmit+0x2b6>
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	225c      	movs	r2, #92	@ 0x5c
 800b9ae:	2101      	movs	r1, #1
 800b9b0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b9b2:	f7fd fb5d 	bl	8009070 <HAL_GetTick>
 800b9b6:	0003      	movs	r3, r0
 800b9b8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b9ba:	2316      	movs	r3, #22
 800b9bc:	18fb      	adds	r3, r7, r3
 800b9be:	1dba      	adds	r2, r7, #6
 800b9c0:	8812      	ldrh	r2, [r2, #0]
 800b9c2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	225d      	movs	r2, #93	@ 0x5d
 800b9c8:	5c9b      	ldrb	r3, [r3, r2]
 800b9ca:	b2db      	uxtb	r3, r3
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d004      	beq.n	800b9da <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800b9d0:	231f      	movs	r3, #31
 800b9d2:	18fb      	adds	r3, r7, r3
 800b9d4:	2202      	movs	r2, #2
 800b9d6:	701a      	strb	r2, [r3, #0]
    goto error;
 800b9d8:	e128      	b.n	800bc2c <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d003      	beq.n	800b9e8 <HAL_SPI_Transmit+0x64>
 800b9e0:	1dbb      	adds	r3, r7, #6
 800b9e2:	881b      	ldrh	r3, [r3, #0]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d104      	bne.n	800b9f2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800b9e8:	231f      	movs	r3, #31
 800b9ea:	18fb      	adds	r3, r7, r3
 800b9ec:	2201      	movs	r2, #1
 800b9ee:	701a      	strb	r2, [r3, #0]
    goto error;
 800b9f0:	e11c      	b.n	800bc2c <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	225d      	movs	r2, #93	@ 0x5d
 800b9f6:	2103      	movs	r1, #3
 800b9f8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	68ba      	ldr	r2, [r7, #8]
 800ba04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	1dba      	adds	r2, r7, #6
 800ba0a:	8812      	ldrh	r2, [r2, #0]
 800ba0c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	1dba      	adds	r2, r7, #6
 800ba12:	8812      	ldrh	r2, [r2, #0]
 800ba14:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	2244      	movs	r2, #68	@ 0x44
 800ba20:	2100      	movs	r1, #0
 800ba22:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	2246      	movs	r2, #70	@ 0x46
 800ba28:	2100      	movs	r1, #0
 800ba2a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	2200      	movs	r2, #0
 800ba36:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	689a      	ldr	r2, [r3, #8]
 800ba3c:	2380      	movs	r3, #128	@ 0x80
 800ba3e:	021b      	lsls	r3, r3, #8
 800ba40:	429a      	cmp	r2, r3
 800ba42:	d110      	bne.n	800ba66 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	681a      	ldr	r2, [r3, #0]
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	2140      	movs	r1, #64	@ 0x40
 800ba50:	438a      	bics	r2, r1
 800ba52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	681a      	ldr	r2, [r3, #0]
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	2180      	movs	r1, #128	@ 0x80
 800ba60:	01c9      	lsls	r1, r1, #7
 800ba62:	430a      	orrs	r2, r1
 800ba64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	2240      	movs	r2, #64	@ 0x40
 800ba6e:	4013      	ands	r3, r2
 800ba70:	2b40      	cmp	r3, #64	@ 0x40
 800ba72:	d007      	beq.n	800ba84 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	681a      	ldr	r2, [r3, #0]
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	2140      	movs	r1, #64	@ 0x40
 800ba80:	430a      	orrs	r2, r1
 800ba82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	68da      	ldr	r2, [r3, #12]
 800ba88:	23e0      	movs	r3, #224	@ 0xe0
 800ba8a:	00db      	lsls	r3, r3, #3
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	d952      	bls.n	800bb36 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d004      	beq.n	800baa2 <HAL_SPI_Transmit+0x11e>
 800ba98:	2316      	movs	r3, #22
 800ba9a:	18fb      	adds	r3, r7, r3
 800ba9c:	881b      	ldrh	r3, [r3, #0]
 800ba9e:	2b01      	cmp	r3, #1
 800baa0:	d143      	bne.n	800bb2a <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baa6:	881a      	ldrh	r2, [r3, #0]
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bab2:	1c9a      	adds	r2, r3, #2
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800babc:	b29b      	uxth	r3, r3
 800babe:	3b01      	subs	r3, #1
 800bac0:	b29a      	uxth	r2, r3
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bac6:	e030      	b.n	800bb2a <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	689b      	ldr	r3, [r3, #8]
 800bace:	2202      	movs	r2, #2
 800bad0:	4013      	ands	r3, r2
 800bad2:	2b02      	cmp	r3, #2
 800bad4:	d112      	bne.n	800bafc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bada:	881a      	ldrh	r2, [r3, #0]
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bae6:	1c9a      	adds	r2, r3, #2
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800baf0:	b29b      	uxth	r3, r3
 800baf2:	3b01      	subs	r3, #1
 800baf4:	b29a      	uxth	r2, r3
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bafa:	e016      	b.n	800bb2a <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bafc:	f7fd fab8 	bl	8009070 <HAL_GetTick>
 800bb00:	0002      	movs	r2, r0
 800bb02:	69bb      	ldr	r3, [r7, #24]
 800bb04:	1ad3      	subs	r3, r2, r3
 800bb06:	683a      	ldr	r2, [r7, #0]
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d802      	bhi.n	800bb12 <HAL_SPI_Transmit+0x18e>
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	3301      	adds	r3, #1
 800bb10:	d102      	bne.n	800bb18 <HAL_SPI_Transmit+0x194>
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d108      	bne.n	800bb2a <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800bb18:	231f      	movs	r3, #31
 800bb1a:	18fb      	adds	r3, r7, r3
 800bb1c:	2203      	movs	r2, #3
 800bb1e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	225d      	movs	r2, #93	@ 0x5d
 800bb24:	2101      	movs	r1, #1
 800bb26:	5499      	strb	r1, [r3, r2]
          goto error;
 800bb28:	e080      	b.n	800bc2c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d1c9      	bne.n	800bac8 <HAL_SPI_Transmit+0x144>
 800bb34:	e053      	b.n	800bbde <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d004      	beq.n	800bb48 <HAL_SPI_Transmit+0x1c4>
 800bb3e:	2316      	movs	r3, #22
 800bb40:	18fb      	adds	r3, r7, r3
 800bb42:	881b      	ldrh	r3, [r3, #0]
 800bb44:	2b01      	cmp	r3, #1
 800bb46:	d145      	bne.n	800bbd4 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	330c      	adds	r3, #12
 800bb52:	7812      	ldrb	r2, [r2, #0]
 800bb54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb5a:	1c5a      	adds	r2, r3, #1
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	3b01      	subs	r3, #1
 800bb68:	b29a      	uxth	r2, r3
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800bb6e:	e031      	b.n	800bbd4 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	689b      	ldr	r3, [r3, #8]
 800bb76:	2202      	movs	r2, #2
 800bb78:	4013      	ands	r3, r2
 800bb7a:	2b02      	cmp	r3, #2
 800bb7c:	d113      	bne.n	800bba6 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	330c      	adds	r3, #12
 800bb88:	7812      	ldrb	r2, [r2, #0]
 800bb8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb90:	1c5a      	adds	r2, r3, #1
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	3b01      	subs	r3, #1
 800bb9e:	b29a      	uxth	r2, r3
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bba4:	e016      	b.n	800bbd4 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bba6:	f7fd fa63 	bl	8009070 <HAL_GetTick>
 800bbaa:	0002      	movs	r2, r0
 800bbac:	69bb      	ldr	r3, [r7, #24]
 800bbae:	1ad3      	subs	r3, r2, r3
 800bbb0:	683a      	ldr	r2, [r7, #0]
 800bbb2:	429a      	cmp	r2, r3
 800bbb4:	d802      	bhi.n	800bbbc <HAL_SPI_Transmit+0x238>
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	3301      	adds	r3, #1
 800bbba:	d102      	bne.n	800bbc2 <HAL_SPI_Transmit+0x23e>
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d108      	bne.n	800bbd4 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800bbc2:	231f      	movs	r3, #31
 800bbc4:	18fb      	adds	r3, r7, r3
 800bbc6:	2203      	movs	r2, #3
 800bbc8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	225d      	movs	r2, #93	@ 0x5d
 800bbce:	2101      	movs	r1, #1
 800bbd0:	5499      	strb	r1, [r3, r2]
          goto error;
 800bbd2:	e02b      	b.n	800bc2c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bbd8:	b29b      	uxth	r3, r3
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d1c8      	bne.n	800bb70 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bbde:	69ba      	ldr	r2, [r7, #24]
 800bbe0:	6839      	ldr	r1, [r7, #0]
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	0018      	movs	r0, r3
 800bbe6:	f000 f95d 	bl	800bea4 <SPI_EndRxTxTransaction>
 800bbea:	1e03      	subs	r3, r0, #0
 800bbec:	d002      	beq.n	800bbf4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	2220      	movs	r2, #32
 800bbf2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	689b      	ldr	r3, [r3, #8]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d10a      	bne.n	800bc12 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	613b      	str	r3, [r7, #16]
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	68db      	ldr	r3, [r3, #12]
 800bc06:	613b      	str	r3, [r7, #16]
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	689b      	ldr	r3, [r3, #8]
 800bc0e:	613b      	str	r3, [r7, #16]
 800bc10:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d004      	beq.n	800bc24 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800bc1a:	231f      	movs	r3, #31
 800bc1c:	18fb      	adds	r3, r7, r3
 800bc1e:	2201      	movs	r2, #1
 800bc20:	701a      	strb	r2, [r3, #0]
 800bc22:	e003      	b.n	800bc2c <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	225d      	movs	r2, #93	@ 0x5d
 800bc28:	2101      	movs	r1, #1
 800bc2a:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	225c      	movs	r2, #92	@ 0x5c
 800bc30:	2100      	movs	r1, #0
 800bc32:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800bc34:	231f      	movs	r3, #31
 800bc36:	18fb      	adds	r3, r7, r3
 800bc38:	781b      	ldrb	r3, [r3, #0]
}
 800bc3a:	0018      	movs	r0, r3
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	b008      	add	sp, #32
 800bc40:	bd80      	pop	{r7, pc}
	...

0800bc44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b088      	sub	sp, #32
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	60f8      	str	r0, [r7, #12]
 800bc4c:	60b9      	str	r1, [r7, #8]
 800bc4e:	603b      	str	r3, [r7, #0]
 800bc50:	1dfb      	adds	r3, r7, #7
 800bc52:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bc54:	f7fd fa0c 	bl	8009070 <HAL_GetTick>
 800bc58:	0002      	movs	r2, r0
 800bc5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc5c:	1a9b      	subs	r3, r3, r2
 800bc5e:	683a      	ldr	r2, [r7, #0]
 800bc60:	18d3      	adds	r3, r2, r3
 800bc62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800bc64:	f7fd fa04 	bl	8009070 <HAL_GetTick>
 800bc68:	0003      	movs	r3, r0
 800bc6a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800bc6c:	4b3a      	ldr	r3, [pc, #232]	@ (800bd58 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	015b      	lsls	r3, r3, #5
 800bc72:	0d1b      	lsrs	r3, r3, #20
 800bc74:	69fa      	ldr	r2, [r7, #28]
 800bc76:	4353      	muls	r3, r2
 800bc78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bc7a:	e058      	b.n	800bd2e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	3301      	adds	r3, #1
 800bc80:	d055      	beq.n	800bd2e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bc82:	f7fd f9f5 	bl	8009070 <HAL_GetTick>
 800bc86:	0002      	movs	r2, r0
 800bc88:	69bb      	ldr	r3, [r7, #24]
 800bc8a:	1ad3      	subs	r3, r2, r3
 800bc8c:	69fa      	ldr	r2, [r7, #28]
 800bc8e:	429a      	cmp	r2, r3
 800bc90:	d902      	bls.n	800bc98 <SPI_WaitFlagStateUntilTimeout+0x54>
 800bc92:	69fb      	ldr	r3, [r7, #28]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d142      	bne.n	800bd1e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	685a      	ldr	r2, [r3, #4]
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	21e0      	movs	r1, #224	@ 0xe0
 800bca4:	438a      	bics	r2, r1
 800bca6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	685a      	ldr	r2, [r3, #4]
 800bcac:	2382      	movs	r3, #130	@ 0x82
 800bcae:	005b      	lsls	r3, r3, #1
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d113      	bne.n	800bcdc <SPI_WaitFlagStateUntilTimeout+0x98>
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	689a      	ldr	r2, [r3, #8]
 800bcb8:	2380      	movs	r3, #128	@ 0x80
 800bcba:	021b      	lsls	r3, r3, #8
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d005      	beq.n	800bccc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	689a      	ldr	r2, [r3, #8]
 800bcc4:	2380      	movs	r3, #128	@ 0x80
 800bcc6:	00db      	lsls	r3, r3, #3
 800bcc8:	429a      	cmp	r2, r3
 800bcca:	d107      	bne.n	800bcdc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	681a      	ldr	r2, [r3, #0]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	2140      	movs	r1, #64	@ 0x40
 800bcd8:	438a      	bics	r2, r1
 800bcda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bce0:	2380      	movs	r3, #128	@ 0x80
 800bce2:	019b      	lsls	r3, r3, #6
 800bce4:	429a      	cmp	r2, r3
 800bce6:	d110      	bne.n	800bd0a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	681a      	ldr	r2, [r3, #0]
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	491a      	ldr	r1, [pc, #104]	@ (800bd5c <SPI_WaitFlagStateUntilTimeout+0x118>)
 800bcf4:	400a      	ands	r2, r1
 800bcf6:	601a      	str	r2, [r3, #0]
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	2180      	movs	r1, #128	@ 0x80
 800bd04:	0189      	lsls	r1, r1, #6
 800bd06:	430a      	orrs	r2, r1
 800bd08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	225d      	movs	r2, #93	@ 0x5d
 800bd0e:	2101      	movs	r1, #1
 800bd10:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	225c      	movs	r2, #92	@ 0x5c
 800bd16:	2100      	movs	r1, #0
 800bd18:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800bd1a:	2303      	movs	r3, #3
 800bd1c:	e017      	b.n	800bd4e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d101      	bne.n	800bd28 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800bd24:	2300      	movs	r3, #0
 800bd26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800bd28:	697b      	ldr	r3, [r7, #20]
 800bd2a:	3b01      	subs	r3, #1
 800bd2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	689b      	ldr	r3, [r3, #8]
 800bd34:	68ba      	ldr	r2, [r7, #8]
 800bd36:	4013      	ands	r3, r2
 800bd38:	68ba      	ldr	r2, [r7, #8]
 800bd3a:	1ad3      	subs	r3, r2, r3
 800bd3c:	425a      	negs	r2, r3
 800bd3e:	4153      	adcs	r3, r2
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	001a      	movs	r2, r3
 800bd44:	1dfb      	adds	r3, r7, #7
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	d197      	bne.n	800bc7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bd4c:	2300      	movs	r3, #0
}
 800bd4e:	0018      	movs	r0, r3
 800bd50:	46bd      	mov	sp, r7
 800bd52:	b008      	add	sp, #32
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	46c0      	nop			@ (mov r8, r8)
 800bd58:	20000004 	.word	0x20000004
 800bd5c:	ffffdfff 	.word	0xffffdfff

0800bd60 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b08a      	sub	sp, #40	@ 0x28
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	60f8      	str	r0, [r7, #12]
 800bd68:	60b9      	str	r1, [r7, #8]
 800bd6a:	607a      	str	r2, [r7, #4]
 800bd6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800bd6e:	2317      	movs	r3, #23
 800bd70:	18fb      	adds	r3, r7, r3
 800bd72:	2200      	movs	r2, #0
 800bd74:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800bd76:	f7fd f97b 	bl	8009070 <HAL_GetTick>
 800bd7a:	0002      	movs	r2, r0
 800bd7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd7e:	1a9b      	subs	r3, r3, r2
 800bd80:	683a      	ldr	r2, [r7, #0]
 800bd82:	18d3      	adds	r3, r2, r3
 800bd84:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800bd86:	f7fd f973 	bl	8009070 <HAL_GetTick>
 800bd8a:	0003      	movs	r3, r0
 800bd8c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	330c      	adds	r3, #12
 800bd94:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800bd96:	4b41      	ldr	r3, [pc, #260]	@ (800be9c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	0013      	movs	r3, r2
 800bd9c:	009b      	lsls	r3, r3, #2
 800bd9e:	189b      	adds	r3, r3, r2
 800bda0:	00da      	lsls	r2, r3, #3
 800bda2:	1ad3      	subs	r3, r2, r3
 800bda4:	0d1b      	lsrs	r3, r3, #20
 800bda6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bda8:	4353      	muls	r3, r2
 800bdaa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800bdac:	e068      	b.n	800be80 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800bdae:	68ba      	ldr	r2, [r7, #8]
 800bdb0:	23c0      	movs	r3, #192	@ 0xc0
 800bdb2:	00db      	lsls	r3, r3, #3
 800bdb4:	429a      	cmp	r2, r3
 800bdb6:	d10a      	bne.n	800bdce <SPI_WaitFifoStateUntilTimeout+0x6e>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d107      	bne.n	800bdce <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800bdbe:	69fb      	ldr	r3, [r7, #28]
 800bdc0:	781b      	ldrb	r3, [r3, #0]
 800bdc2:	b2da      	uxtb	r2, r3
 800bdc4:	2117      	movs	r1, #23
 800bdc6:	187b      	adds	r3, r7, r1
 800bdc8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800bdca:	187b      	adds	r3, r7, r1
 800bdcc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	3301      	adds	r3, #1
 800bdd2:	d055      	beq.n	800be80 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bdd4:	f7fd f94c 	bl	8009070 <HAL_GetTick>
 800bdd8:	0002      	movs	r2, r0
 800bdda:	6a3b      	ldr	r3, [r7, #32]
 800bddc:	1ad3      	subs	r3, r2, r3
 800bdde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d902      	bls.n	800bdea <SPI_WaitFifoStateUntilTimeout+0x8a>
 800bde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d142      	bne.n	800be70 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	685a      	ldr	r2, [r3, #4]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	21e0      	movs	r1, #224	@ 0xe0
 800bdf6:	438a      	bics	r2, r1
 800bdf8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	685a      	ldr	r2, [r3, #4]
 800bdfe:	2382      	movs	r3, #130	@ 0x82
 800be00:	005b      	lsls	r3, r3, #1
 800be02:	429a      	cmp	r2, r3
 800be04:	d113      	bne.n	800be2e <SPI_WaitFifoStateUntilTimeout+0xce>
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	689a      	ldr	r2, [r3, #8]
 800be0a:	2380      	movs	r3, #128	@ 0x80
 800be0c:	021b      	lsls	r3, r3, #8
 800be0e:	429a      	cmp	r2, r3
 800be10:	d005      	beq.n	800be1e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	689a      	ldr	r2, [r3, #8]
 800be16:	2380      	movs	r3, #128	@ 0x80
 800be18:	00db      	lsls	r3, r3, #3
 800be1a:	429a      	cmp	r2, r3
 800be1c:	d107      	bne.n	800be2e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	681a      	ldr	r2, [r3, #0]
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	2140      	movs	r1, #64	@ 0x40
 800be2a:	438a      	bics	r2, r1
 800be2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800be32:	2380      	movs	r3, #128	@ 0x80
 800be34:	019b      	lsls	r3, r3, #6
 800be36:	429a      	cmp	r2, r3
 800be38:	d110      	bne.n	800be5c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	681a      	ldr	r2, [r3, #0]
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	4916      	ldr	r1, [pc, #88]	@ (800bea0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800be46:	400a      	ands	r2, r1
 800be48:	601a      	str	r2, [r3, #0]
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	2180      	movs	r1, #128	@ 0x80
 800be56:	0189      	lsls	r1, r1, #6
 800be58:	430a      	orrs	r2, r1
 800be5a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	225d      	movs	r2, #93	@ 0x5d
 800be60:	2101      	movs	r1, #1
 800be62:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	225c      	movs	r2, #92	@ 0x5c
 800be68:	2100      	movs	r1, #0
 800be6a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800be6c:	2303      	movs	r3, #3
 800be6e:	e010      	b.n	800be92 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800be70:	69bb      	ldr	r3, [r7, #24]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d101      	bne.n	800be7a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800be76:	2300      	movs	r3, #0
 800be78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800be7a:	69bb      	ldr	r3, [r7, #24]
 800be7c:	3b01      	subs	r3, #1
 800be7e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	68ba      	ldr	r2, [r7, #8]
 800be88:	4013      	ands	r3, r2
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d18e      	bne.n	800bdae <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800be90:	2300      	movs	r3, #0
}
 800be92:	0018      	movs	r0, r3
 800be94:	46bd      	mov	sp, r7
 800be96:	b00a      	add	sp, #40	@ 0x28
 800be98:	bd80      	pop	{r7, pc}
 800be9a:	46c0      	nop			@ (mov r8, r8)
 800be9c:	20000004 	.word	0x20000004
 800bea0:	ffffdfff 	.word	0xffffdfff

0800bea4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b086      	sub	sp, #24
 800bea8:	af02      	add	r7, sp, #8
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	60b9      	str	r1, [r7, #8]
 800beae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800beb0:	68ba      	ldr	r2, [r7, #8]
 800beb2:	23c0      	movs	r3, #192	@ 0xc0
 800beb4:	0159      	lsls	r1, r3, #5
 800beb6:	68f8      	ldr	r0, [r7, #12]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	9300      	str	r3, [sp, #0]
 800bebc:	0013      	movs	r3, r2
 800bebe:	2200      	movs	r2, #0
 800bec0:	f7ff ff4e 	bl	800bd60 <SPI_WaitFifoStateUntilTimeout>
 800bec4:	1e03      	subs	r3, r0, #0
 800bec6:	d007      	beq.n	800bed8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800becc:	2220      	movs	r2, #32
 800bece:	431a      	orrs	r2, r3
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bed4:	2303      	movs	r3, #3
 800bed6:	e027      	b.n	800bf28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bed8:	68ba      	ldr	r2, [r7, #8]
 800beda:	68f8      	ldr	r0, [r7, #12]
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	9300      	str	r3, [sp, #0]
 800bee0:	0013      	movs	r3, r2
 800bee2:	2200      	movs	r2, #0
 800bee4:	2180      	movs	r1, #128	@ 0x80
 800bee6:	f7ff fead 	bl	800bc44 <SPI_WaitFlagStateUntilTimeout>
 800beea:	1e03      	subs	r3, r0, #0
 800beec:	d007      	beq.n	800befe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bef2:	2220      	movs	r2, #32
 800bef4:	431a      	orrs	r2, r3
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800befa:	2303      	movs	r3, #3
 800befc:	e014      	b.n	800bf28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800befe:	68ba      	ldr	r2, [r7, #8]
 800bf00:	23c0      	movs	r3, #192	@ 0xc0
 800bf02:	00d9      	lsls	r1, r3, #3
 800bf04:	68f8      	ldr	r0, [r7, #12]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	9300      	str	r3, [sp, #0]
 800bf0a:	0013      	movs	r3, r2
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	f7ff ff27 	bl	800bd60 <SPI_WaitFifoStateUntilTimeout>
 800bf12:	1e03      	subs	r3, r0, #0
 800bf14:	d007      	beq.n	800bf26 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf1a:	2220      	movs	r2, #32
 800bf1c:	431a      	orrs	r2, r3
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bf22:	2303      	movs	r3, #3
 800bf24:	e000      	b.n	800bf28 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bf26:	2300      	movs	r3, #0
}
 800bf28:	0018      	movs	r0, r3
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	b004      	add	sp, #16
 800bf2e:	bd80      	pop	{r7, pc}

0800bf30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b082      	sub	sp, #8
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d101      	bne.n	800bf42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bf3e:	2301      	movs	r3, #1
 800bf40:	e04a      	b.n	800bfd8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	223d      	movs	r2, #61	@ 0x3d
 800bf46:	5c9b      	ldrb	r3, [r3, r2]
 800bf48:	b2db      	uxtb	r3, r3
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d107      	bne.n	800bf5e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	223c      	movs	r2, #60	@ 0x3c
 800bf52:	2100      	movs	r1, #0
 800bf54:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	0018      	movs	r0, r3
 800bf5a:	f7fc f89b 	bl	8008094 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	223d      	movs	r2, #61	@ 0x3d
 800bf62:	2102      	movs	r1, #2
 800bf64:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681a      	ldr	r2, [r3, #0]
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	3304      	adds	r3, #4
 800bf6e:	0019      	movs	r1, r3
 800bf70:	0010      	movs	r0, r2
 800bf72:	f000 fb11 	bl	800c598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2248      	movs	r2, #72	@ 0x48
 800bf7a:	2101      	movs	r1, #1
 800bf7c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	223e      	movs	r2, #62	@ 0x3e
 800bf82:	2101      	movs	r1, #1
 800bf84:	5499      	strb	r1, [r3, r2]
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	223f      	movs	r2, #63	@ 0x3f
 800bf8a:	2101      	movs	r1, #1
 800bf8c:	5499      	strb	r1, [r3, r2]
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2240      	movs	r2, #64	@ 0x40
 800bf92:	2101      	movs	r1, #1
 800bf94:	5499      	strb	r1, [r3, r2]
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2241      	movs	r2, #65	@ 0x41
 800bf9a:	2101      	movs	r1, #1
 800bf9c:	5499      	strb	r1, [r3, r2]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2242      	movs	r2, #66	@ 0x42
 800bfa2:	2101      	movs	r1, #1
 800bfa4:	5499      	strb	r1, [r3, r2]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2243      	movs	r2, #67	@ 0x43
 800bfaa:	2101      	movs	r1, #1
 800bfac:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2244      	movs	r2, #68	@ 0x44
 800bfb2:	2101      	movs	r1, #1
 800bfb4:	5499      	strb	r1, [r3, r2]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	2245      	movs	r2, #69	@ 0x45
 800bfba:	2101      	movs	r1, #1
 800bfbc:	5499      	strb	r1, [r3, r2]
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2246      	movs	r2, #70	@ 0x46
 800bfc2:	2101      	movs	r1, #1
 800bfc4:	5499      	strb	r1, [r3, r2]
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2247      	movs	r2, #71	@ 0x47
 800bfca:	2101      	movs	r1, #1
 800bfcc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	223d      	movs	r2, #61	@ 0x3d
 800bfd2:	2101      	movs	r1, #1
 800bfd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bfd6:	2300      	movs	r3, #0
}
 800bfd8:	0018      	movs	r0, r3
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	b002      	add	sp, #8
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b082      	sub	sp, #8
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d101      	bne.n	800bff2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bfee:	2301      	movs	r3, #1
 800bff0:	e04a      	b.n	800c088 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	223d      	movs	r2, #61	@ 0x3d
 800bff6:	5c9b      	ldrb	r3, [r3, r2]
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d107      	bne.n	800c00e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	223c      	movs	r2, #60	@ 0x3c
 800c002:	2100      	movs	r1, #0
 800c004:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	0018      	movs	r0, r3
 800c00a:	f000 f841 	bl	800c090 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	223d      	movs	r2, #61	@ 0x3d
 800c012:	2102      	movs	r1, #2
 800c014:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	3304      	adds	r3, #4
 800c01e:	0019      	movs	r1, r3
 800c020:	0010      	movs	r0, r2
 800c022:	f000 fab9 	bl	800c598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2248      	movs	r2, #72	@ 0x48
 800c02a:	2101      	movs	r1, #1
 800c02c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	223e      	movs	r2, #62	@ 0x3e
 800c032:	2101      	movs	r1, #1
 800c034:	5499      	strb	r1, [r3, r2]
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	223f      	movs	r2, #63	@ 0x3f
 800c03a:	2101      	movs	r1, #1
 800c03c:	5499      	strb	r1, [r3, r2]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2240      	movs	r2, #64	@ 0x40
 800c042:	2101      	movs	r1, #1
 800c044:	5499      	strb	r1, [r3, r2]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2241      	movs	r2, #65	@ 0x41
 800c04a:	2101      	movs	r1, #1
 800c04c:	5499      	strb	r1, [r3, r2]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2242      	movs	r2, #66	@ 0x42
 800c052:	2101      	movs	r1, #1
 800c054:	5499      	strb	r1, [r3, r2]
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2243      	movs	r2, #67	@ 0x43
 800c05a:	2101      	movs	r1, #1
 800c05c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2244      	movs	r2, #68	@ 0x44
 800c062:	2101      	movs	r1, #1
 800c064:	5499      	strb	r1, [r3, r2]
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	2245      	movs	r2, #69	@ 0x45
 800c06a:	2101      	movs	r1, #1
 800c06c:	5499      	strb	r1, [r3, r2]
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2246      	movs	r2, #70	@ 0x46
 800c072:	2101      	movs	r1, #1
 800c074:	5499      	strb	r1, [r3, r2]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2247      	movs	r2, #71	@ 0x47
 800c07a:	2101      	movs	r1, #1
 800c07c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	223d      	movs	r2, #61	@ 0x3d
 800c082:	2101      	movs	r1, #1
 800c084:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c086:	2300      	movs	r3, #0
}
 800c088:	0018      	movs	r0, r3
 800c08a:	46bd      	mov	sp, r7
 800c08c:	b002      	add	sp, #8
 800c08e:	bd80      	pop	{r7, pc}

0800c090 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b082      	sub	sp, #8
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c098:	46c0      	nop			@ (mov r8, r8)
 800c09a:	46bd      	mov	sp, r7
 800c09c:	b002      	add	sp, #8
 800c09e:	bd80      	pop	{r7, pc}

0800c0a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b084      	sub	sp, #16
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
 800c0a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d108      	bne.n	800c0c2 <HAL_TIM_PWM_Start+0x22>
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	223e      	movs	r2, #62	@ 0x3e
 800c0b4:	5c9b      	ldrb	r3, [r3, r2]
 800c0b6:	b2db      	uxtb	r3, r3
 800c0b8:	3b01      	subs	r3, #1
 800c0ba:	1e5a      	subs	r2, r3, #1
 800c0bc:	4193      	sbcs	r3, r2
 800c0be:	b2db      	uxtb	r3, r3
 800c0c0:	e037      	b.n	800c132 <HAL_TIM_PWM_Start+0x92>
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	2b04      	cmp	r3, #4
 800c0c6:	d108      	bne.n	800c0da <HAL_TIM_PWM_Start+0x3a>
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	223f      	movs	r2, #63	@ 0x3f
 800c0cc:	5c9b      	ldrb	r3, [r3, r2]
 800c0ce:	b2db      	uxtb	r3, r3
 800c0d0:	3b01      	subs	r3, #1
 800c0d2:	1e5a      	subs	r2, r3, #1
 800c0d4:	4193      	sbcs	r3, r2
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	e02b      	b.n	800c132 <HAL_TIM_PWM_Start+0x92>
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	2b08      	cmp	r3, #8
 800c0de:	d108      	bne.n	800c0f2 <HAL_TIM_PWM_Start+0x52>
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2240      	movs	r2, #64	@ 0x40
 800c0e4:	5c9b      	ldrb	r3, [r3, r2]
 800c0e6:	b2db      	uxtb	r3, r3
 800c0e8:	3b01      	subs	r3, #1
 800c0ea:	1e5a      	subs	r2, r3, #1
 800c0ec:	4193      	sbcs	r3, r2
 800c0ee:	b2db      	uxtb	r3, r3
 800c0f0:	e01f      	b.n	800c132 <HAL_TIM_PWM_Start+0x92>
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	2b0c      	cmp	r3, #12
 800c0f6:	d108      	bne.n	800c10a <HAL_TIM_PWM_Start+0x6a>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2241      	movs	r2, #65	@ 0x41
 800c0fc:	5c9b      	ldrb	r3, [r3, r2]
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	3b01      	subs	r3, #1
 800c102:	1e5a      	subs	r2, r3, #1
 800c104:	4193      	sbcs	r3, r2
 800c106:	b2db      	uxtb	r3, r3
 800c108:	e013      	b.n	800c132 <HAL_TIM_PWM_Start+0x92>
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	2b10      	cmp	r3, #16
 800c10e:	d108      	bne.n	800c122 <HAL_TIM_PWM_Start+0x82>
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2242      	movs	r2, #66	@ 0x42
 800c114:	5c9b      	ldrb	r3, [r3, r2]
 800c116:	b2db      	uxtb	r3, r3
 800c118:	3b01      	subs	r3, #1
 800c11a:	1e5a      	subs	r2, r3, #1
 800c11c:	4193      	sbcs	r3, r2
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	e007      	b.n	800c132 <HAL_TIM_PWM_Start+0x92>
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2243      	movs	r2, #67	@ 0x43
 800c126:	5c9b      	ldrb	r3, [r3, r2]
 800c128:	b2db      	uxtb	r3, r3
 800c12a:	3b01      	subs	r3, #1
 800c12c:	1e5a      	subs	r2, r3, #1
 800c12e:	4193      	sbcs	r3, r2
 800c130:	b2db      	uxtb	r3, r3
 800c132:	2b00      	cmp	r3, #0
 800c134:	d001      	beq.n	800c13a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800c136:	2301      	movs	r3, #1
 800c138:	e090      	b.n	800c25c <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d104      	bne.n	800c14a <HAL_TIM_PWM_Start+0xaa>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	223e      	movs	r2, #62	@ 0x3e
 800c144:	2102      	movs	r1, #2
 800c146:	5499      	strb	r1, [r3, r2]
 800c148:	e023      	b.n	800c192 <HAL_TIM_PWM_Start+0xf2>
 800c14a:	683b      	ldr	r3, [r7, #0]
 800c14c:	2b04      	cmp	r3, #4
 800c14e:	d104      	bne.n	800c15a <HAL_TIM_PWM_Start+0xba>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	223f      	movs	r2, #63	@ 0x3f
 800c154:	2102      	movs	r1, #2
 800c156:	5499      	strb	r1, [r3, r2]
 800c158:	e01b      	b.n	800c192 <HAL_TIM_PWM_Start+0xf2>
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	2b08      	cmp	r3, #8
 800c15e:	d104      	bne.n	800c16a <HAL_TIM_PWM_Start+0xca>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2240      	movs	r2, #64	@ 0x40
 800c164:	2102      	movs	r1, #2
 800c166:	5499      	strb	r1, [r3, r2]
 800c168:	e013      	b.n	800c192 <HAL_TIM_PWM_Start+0xf2>
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	2b0c      	cmp	r3, #12
 800c16e:	d104      	bne.n	800c17a <HAL_TIM_PWM_Start+0xda>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2241      	movs	r2, #65	@ 0x41
 800c174:	2102      	movs	r1, #2
 800c176:	5499      	strb	r1, [r3, r2]
 800c178:	e00b      	b.n	800c192 <HAL_TIM_PWM_Start+0xf2>
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	2b10      	cmp	r3, #16
 800c17e:	d104      	bne.n	800c18a <HAL_TIM_PWM_Start+0xea>
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2242      	movs	r2, #66	@ 0x42
 800c184:	2102      	movs	r1, #2
 800c186:	5499      	strb	r1, [r3, r2]
 800c188:	e003      	b.n	800c192 <HAL_TIM_PWM_Start+0xf2>
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	2243      	movs	r2, #67	@ 0x43
 800c18e:	2102      	movs	r1, #2
 800c190:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	6839      	ldr	r1, [r7, #0]
 800c198:	2201      	movs	r2, #1
 800c19a:	0018      	movs	r0, r3
 800c19c:	f000 fd58 	bl	800cc50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	4a2f      	ldr	r2, [pc, #188]	@ (800c264 <HAL_TIM_PWM_Start+0x1c4>)
 800c1a6:	4293      	cmp	r3, r2
 800c1a8:	d00e      	beq.n	800c1c8 <HAL_TIM_PWM_Start+0x128>
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	4a2e      	ldr	r2, [pc, #184]	@ (800c268 <HAL_TIM_PWM_Start+0x1c8>)
 800c1b0:	4293      	cmp	r3, r2
 800c1b2:	d009      	beq.n	800c1c8 <HAL_TIM_PWM_Start+0x128>
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	4a2c      	ldr	r2, [pc, #176]	@ (800c26c <HAL_TIM_PWM_Start+0x1cc>)
 800c1ba:	4293      	cmp	r3, r2
 800c1bc:	d004      	beq.n	800c1c8 <HAL_TIM_PWM_Start+0x128>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	4a2b      	ldr	r2, [pc, #172]	@ (800c270 <HAL_TIM_PWM_Start+0x1d0>)
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	d101      	bne.n	800c1cc <HAL_TIM_PWM_Start+0x12c>
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	e000      	b.n	800c1ce <HAL_TIM_PWM_Start+0x12e>
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d008      	beq.n	800c1e4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	2180      	movs	r1, #128	@ 0x80
 800c1de:	0209      	lsls	r1, r1, #8
 800c1e0:	430a      	orrs	r2, r1
 800c1e2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	4a1e      	ldr	r2, [pc, #120]	@ (800c264 <HAL_TIM_PWM_Start+0x1c4>)
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d014      	beq.n	800c218 <HAL_TIM_PWM_Start+0x178>
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681a      	ldr	r2, [r3, #0]
 800c1f2:	2380      	movs	r3, #128	@ 0x80
 800c1f4:	05db      	lsls	r3, r3, #23
 800c1f6:	429a      	cmp	r2, r3
 800c1f8:	d00e      	beq.n	800c218 <HAL_TIM_PWM_Start+0x178>
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	4a1d      	ldr	r2, [pc, #116]	@ (800c274 <HAL_TIM_PWM_Start+0x1d4>)
 800c200:	4293      	cmp	r3, r2
 800c202:	d009      	beq.n	800c218 <HAL_TIM_PWM_Start+0x178>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	4a1b      	ldr	r2, [pc, #108]	@ (800c278 <HAL_TIM_PWM_Start+0x1d8>)
 800c20a:	4293      	cmp	r3, r2
 800c20c:	d004      	beq.n	800c218 <HAL_TIM_PWM_Start+0x178>
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	4a15      	ldr	r2, [pc, #84]	@ (800c268 <HAL_TIM_PWM_Start+0x1c8>)
 800c214:	4293      	cmp	r3, r2
 800c216:	d116      	bne.n	800c246 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	689b      	ldr	r3, [r3, #8]
 800c21e:	4a17      	ldr	r2, [pc, #92]	@ (800c27c <HAL_TIM_PWM_Start+0x1dc>)
 800c220:	4013      	ands	r3, r2
 800c222:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	2b06      	cmp	r3, #6
 800c228:	d016      	beq.n	800c258 <HAL_TIM_PWM_Start+0x1b8>
 800c22a:	68fa      	ldr	r2, [r7, #12]
 800c22c:	2380      	movs	r3, #128	@ 0x80
 800c22e:	025b      	lsls	r3, r3, #9
 800c230:	429a      	cmp	r2, r3
 800c232:	d011      	beq.n	800c258 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	681a      	ldr	r2, [r3, #0]
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	2101      	movs	r1, #1
 800c240:	430a      	orrs	r2, r1
 800c242:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c244:	e008      	b.n	800c258 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	681a      	ldr	r2, [r3, #0]
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	2101      	movs	r1, #1
 800c252:	430a      	orrs	r2, r1
 800c254:	601a      	str	r2, [r3, #0]
 800c256:	e000      	b.n	800c25a <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c258:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800c25a:	2300      	movs	r3, #0
}
 800c25c:	0018      	movs	r0, r3
 800c25e:	46bd      	mov	sp, r7
 800c260:	b004      	add	sp, #16
 800c262:	bd80      	pop	{r7, pc}
 800c264:	40012c00 	.word	0x40012c00
 800c268:	40014000 	.word	0x40014000
 800c26c:	40014400 	.word	0x40014400
 800c270:	40014800 	.word	0x40014800
 800c274:	40000400 	.word	0x40000400
 800c278:	40000800 	.word	0x40000800
 800c27c:	00010007 	.word	0x00010007

0800c280 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b082      	sub	sp, #8
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
 800c288:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	6839      	ldr	r1, [r7, #0]
 800c290:	2200      	movs	r2, #0
 800c292:	0018      	movs	r0, r3
 800c294:	f000 fcdc 	bl	800cc50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4a37      	ldr	r2, [pc, #220]	@ (800c37c <HAL_TIM_PWM_Stop+0xfc>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d00e      	beq.n	800c2c0 <HAL_TIM_PWM_Stop+0x40>
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	4a36      	ldr	r2, [pc, #216]	@ (800c380 <HAL_TIM_PWM_Stop+0x100>)
 800c2a8:	4293      	cmp	r3, r2
 800c2aa:	d009      	beq.n	800c2c0 <HAL_TIM_PWM_Stop+0x40>
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	4a34      	ldr	r2, [pc, #208]	@ (800c384 <HAL_TIM_PWM_Stop+0x104>)
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d004      	beq.n	800c2c0 <HAL_TIM_PWM_Stop+0x40>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	4a33      	ldr	r2, [pc, #204]	@ (800c388 <HAL_TIM_PWM_Stop+0x108>)
 800c2bc:	4293      	cmp	r3, r2
 800c2be:	d101      	bne.n	800c2c4 <HAL_TIM_PWM_Stop+0x44>
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	e000      	b.n	800c2c6 <HAL_TIM_PWM_Stop+0x46>
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d013      	beq.n	800c2f2 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	6a1b      	ldr	r3, [r3, #32]
 800c2d0:	4a2e      	ldr	r2, [pc, #184]	@ (800c38c <HAL_TIM_PWM_Stop+0x10c>)
 800c2d2:	4013      	ands	r3, r2
 800c2d4:	d10d      	bne.n	800c2f2 <HAL_TIM_PWM_Stop+0x72>
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	6a1b      	ldr	r3, [r3, #32]
 800c2dc:	4a2c      	ldr	r2, [pc, #176]	@ (800c390 <HAL_TIM_PWM_Stop+0x110>)
 800c2de:	4013      	ands	r3, r2
 800c2e0:	d107      	bne.n	800c2f2 <HAL_TIM_PWM_Stop+0x72>
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4929      	ldr	r1, [pc, #164]	@ (800c394 <HAL_TIM_PWM_Stop+0x114>)
 800c2ee:	400a      	ands	r2, r1
 800c2f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	6a1b      	ldr	r3, [r3, #32]
 800c2f8:	4a24      	ldr	r2, [pc, #144]	@ (800c38c <HAL_TIM_PWM_Stop+0x10c>)
 800c2fa:	4013      	ands	r3, r2
 800c2fc:	d10d      	bne.n	800c31a <HAL_TIM_PWM_Stop+0x9a>
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	6a1b      	ldr	r3, [r3, #32]
 800c304:	4a22      	ldr	r2, [pc, #136]	@ (800c390 <HAL_TIM_PWM_Stop+0x110>)
 800c306:	4013      	ands	r3, r2
 800c308:	d107      	bne.n	800c31a <HAL_TIM_PWM_Stop+0x9a>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	681a      	ldr	r2, [r3, #0]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	2101      	movs	r1, #1
 800c316:	438a      	bics	r2, r1
 800c318:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d104      	bne.n	800c32a <HAL_TIM_PWM_Stop+0xaa>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	223e      	movs	r2, #62	@ 0x3e
 800c324:	2101      	movs	r1, #1
 800c326:	5499      	strb	r1, [r3, r2]
 800c328:	e023      	b.n	800c372 <HAL_TIM_PWM_Stop+0xf2>
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	2b04      	cmp	r3, #4
 800c32e:	d104      	bne.n	800c33a <HAL_TIM_PWM_Stop+0xba>
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	223f      	movs	r2, #63	@ 0x3f
 800c334:	2101      	movs	r1, #1
 800c336:	5499      	strb	r1, [r3, r2]
 800c338:	e01b      	b.n	800c372 <HAL_TIM_PWM_Stop+0xf2>
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	2b08      	cmp	r3, #8
 800c33e:	d104      	bne.n	800c34a <HAL_TIM_PWM_Stop+0xca>
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2240      	movs	r2, #64	@ 0x40
 800c344:	2101      	movs	r1, #1
 800c346:	5499      	strb	r1, [r3, r2]
 800c348:	e013      	b.n	800c372 <HAL_TIM_PWM_Stop+0xf2>
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	2b0c      	cmp	r3, #12
 800c34e:	d104      	bne.n	800c35a <HAL_TIM_PWM_Stop+0xda>
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	2241      	movs	r2, #65	@ 0x41
 800c354:	2101      	movs	r1, #1
 800c356:	5499      	strb	r1, [r3, r2]
 800c358:	e00b      	b.n	800c372 <HAL_TIM_PWM_Stop+0xf2>
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	2b10      	cmp	r3, #16
 800c35e:	d104      	bne.n	800c36a <HAL_TIM_PWM_Stop+0xea>
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2242      	movs	r2, #66	@ 0x42
 800c364:	2101      	movs	r1, #1
 800c366:	5499      	strb	r1, [r3, r2]
 800c368:	e003      	b.n	800c372 <HAL_TIM_PWM_Stop+0xf2>
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2243      	movs	r2, #67	@ 0x43
 800c36e:	2101      	movs	r1, #1
 800c370:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800c372:	2300      	movs	r3, #0
}
 800c374:	0018      	movs	r0, r3
 800c376:	46bd      	mov	sp, r7
 800c378:	b002      	add	sp, #8
 800c37a:	bd80      	pop	{r7, pc}
 800c37c:	40012c00 	.word	0x40012c00
 800c380:	40014000 	.word	0x40014000
 800c384:	40014400 	.word	0x40014400
 800c388:	40014800 	.word	0x40014800
 800c38c:	00001111 	.word	0x00001111
 800c390:	00000444 	.word	0x00000444
 800c394:	ffff7fff 	.word	0xffff7fff

0800c398 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b086      	sub	sp, #24
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	60f8      	str	r0, [r7, #12]
 800c3a0:	60b9      	str	r1, [r7, #8]
 800c3a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c3a4:	2317      	movs	r3, #23
 800c3a6:	18fb      	adds	r3, r7, r3
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	223c      	movs	r2, #60	@ 0x3c
 800c3b0:	5c9b      	ldrb	r3, [r3, r2]
 800c3b2:	2b01      	cmp	r3, #1
 800c3b4:	d101      	bne.n	800c3ba <HAL_TIM_PWM_ConfigChannel+0x22>
 800c3b6:	2302      	movs	r3, #2
 800c3b8:	e0e5      	b.n	800c586 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	223c      	movs	r2, #60	@ 0x3c
 800c3be:	2101      	movs	r1, #1
 800c3c0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2b14      	cmp	r3, #20
 800c3c6:	d900      	bls.n	800c3ca <HAL_TIM_PWM_ConfigChannel+0x32>
 800c3c8:	e0d1      	b.n	800c56e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	009a      	lsls	r2, r3, #2
 800c3ce:	4b70      	ldr	r3, [pc, #448]	@ (800c590 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800c3d0:	18d3      	adds	r3, r2, r3
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	68ba      	ldr	r2, [r7, #8]
 800c3dc:	0011      	movs	r1, r2
 800c3de:	0018      	movs	r0, r3
 800c3e0:	f000 f972 	bl	800c6c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	699a      	ldr	r2, [r3, #24]
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	2108      	movs	r1, #8
 800c3f0:	430a      	orrs	r2, r1
 800c3f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	699a      	ldr	r2, [r3, #24]
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2104      	movs	r1, #4
 800c400:	438a      	bics	r2, r1
 800c402:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	6999      	ldr	r1, [r3, #24]
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	691a      	ldr	r2, [r3, #16]
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	430a      	orrs	r2, r1
 800c414:	619a      	str	r2, [r3, #24]
      break;
 800c416:	e0af      	b.n	800c578 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	68ba      	ldr	r2, [r7, #8]
 800c41e:	0011      	movs	r1, r2
 800c420:	0018      	movs	r0, r3
 800c422:	f000 f9db 	bl	800c7dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	699a      	ldr	r2, [r3, #24]
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	2180      	movs	r1, #128	@ 0x80
 800c432:	0109      	lsls	r1, r1, #4
 800c434:	430a      	orrs	r2, r1
 800c436:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	699a      	ldr	r2, [r3, #24]
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	4954      	ldr	r1, [pc, #336]	@ (800c594 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c444:	400a      	ands	r2, r1
 800c446:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	6999      	ldr	r1, [r3, #24]
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	691b      	ldr	r3, [r3, #16]
 800c452:	021a      	lsls	r2, r3, #8
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	430a      	orrs	r2, r1
 800c45a:	619a      	str	r2, [r3, #24]
      break;
 800c45c:	e08c      	b.n	800c578 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	68ba      	ldr	r2, [r7, #8]
 800c464:	0011      	movs	r1, r2
 800c466:	0018      	movs	r0, r3
 800c468:	f000 fa3c 	bl	800c8e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	69da      	ldr	r2, [r3, #28]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	2108      	movs	r1, #8
 800c478:	430a      	orrs	r2, r1
 800c47a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	69da      	ldr	r2, [r3, #28]
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	2104      	movs	r1, #4
 800c488:	438a      	bics	r2, r1
 800c48a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	69d9      	ldr	r1, [r3, #28]
 800c492:	68bb      	ldr	r3, [r7, #8]
 800c494:	691a      	ldr	r2, [r3, #16]
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	430a      	orrs	r2, r1
 800c49c:	61da      	str	r2, [r3, #28]
      break;
 800c49e:	e06b      	b.n	800c578 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	68ba      	ldr	r2, [r7, #8]
 800c4a6:	0011      	movs	r1, r2
 800c4a8:	0018      	movs	r0, r3
 800c4aa:	f000 faa3 	bl	800c9f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	69da      	ldr	r2, [r3, #28]
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	2180      	movs	r1, #128	@ 0x80
 800c4ba:	0109      	lsls	r1, r1, #4
 800c4bc:	430a      	orrs	r2, r1
 800c4be:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	69da      	ldr	r2, [r3, #28]
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	4932      	ldr	r1, [pc, #200]	@ (800c594 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c4cc:	400a      	ands	r2, r1
 800c4ce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	69d9      	ldr	r1, [r3, #28]
 800c4d6:	68bb      	ldr	r3, [r7, #8]
 800c4d8:	691b      	ldr	r3, [r3, #16]
 800c4da:	021a      	lsls	r2, r3, #8
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	430a      	orrs	r2, r1
 800c4e2:	61da      	str	r2, [r3, #28]
      break;
 800c4e4:	e048      	b.n	800c578 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	68ba      	ldr	r2, [r7, #8]
 800c4ec:	0011      	movs	r1, r2
 800c4ee:	0018      	movs	r0, r3
 800c4f0:	f000 faea 	bl	800cac8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	2108      	movs	r1, #8
 800c500:	430a      	orrs	r2, r1
 800c502:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	2104      	movs	r1, #4
 800c510:	438a      	bics	r2, r1
 800c512:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	691a      	ldr	r2, [r3, #16]
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	430a      	orrs	r2, r1
 800c524:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c526:	e027      	b.n	800c578 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	68ba      	ldr	r2, [r7, #8]
 800c52e:	0011      	movs	r1, r2
 800c530:	0018      	movs	r0, r3
 800c532:	f000 fb29 	bl	800cb88 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	2180      	movs	r1, #128	@ 0x80
 800c542:	0109      	lsls	r1, r1, #4
 800c544:	430a      	orrs	r2, r1
 800c546:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	4910      	ldr	r1, [pc, #64]	@ (800c594 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c554:	400a      	ands	r2, r1
 800c556:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	691b      	ldr	r3, [r3, #16]
 800c562:	021a      	lsls	r2, r3, #8
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	430a      	orrs	r2, r1
 800c56a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c56c:	e004      	b.n	800c578 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800c56e:	2317      	movs	r3, #23
 800c570:	18fb      	adds	r3, r7, r3
 800c572:	2201      	movs	r2, #1
 800c574:	701a      	strb	r2, [r3, #0]
      break;
 800c576:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	223c      	movs	r2, #60	@ 0x3c
 800c57c:	2100      	movs	r1, #0
 800c57e:	5499      	strb	r1, [r3, r2]

  return status;
 800c580:	2317      	movs	r3, #23
 800c582:	18fb      	adds	r3, r7, r3
 800c584:	781b      	ldrb	r3, [r3, #0]
}
 800c586:	0018      	movs	r0, r3
 800c588:	46bd      	mov	sp, r7
 800c58a:	b006      	add	sp, #24
 800c58c:	bd80      	pop	{r7, pc}
 800c58e:	46c0      	nop			@ (mov r8, r8)
 800c590:	0801c2a8 	.word	0x0801c2a8
 800c594:	fffffbff 	.word	0xfffffbff

0800c598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b084      	sub	sp, #16
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
 800c5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	4a3f      	ldr	r2, [pc, #252]	@ (800c6a8 <TIM_Base_SetConfig+0x110>)
 800c5ac:	4293      	cmp	r3, r2
 800c5ae:	d00c      	beq.n	800c5ca <TIM_Base_SetConfig+0x32>
 800c5b0:	687a      	ldr	r2, [r7, #4]
 800c5b2:	2380      	movs	r3, #128	@ 0x80
 800c5b4:	05db      	lsls	r3, r3, #23
 800c5b6:	429a      	cmp	r2, r3
 800c5b8:	d007      	beq.n	800c5ca <TIM_Base_SetConfig+0x32>
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	4a3b      	ldr	r2, [pc, #236]	@ (800c6ac <TIM_Base_SetConfig+0x114>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d003      	beq.n	800c5ca <TIM_Base_SetConfig+0x32>
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	4a3a      	ldr	r2, [pc, #232]	@ (800c6b0 <TIM_Base_SetConfig+0x118>)
 800c5c6:	4293      	cmp	r3, r2
 800c5c8:	d108      	bne.n	800c5dc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	2270      	movs	r2, #112	@ 0x70
 800c5ce:	4393      	bics	r3, r2
 800c5d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	685b      	ldr	r3, [r3, #4]
 800c5d6:	68fa      	ldr	r2, [r7, #12]
 800c5d8:	4313      	orrs	r3, r2
 800c5da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	4a32      	ldr	r2, [pc, #200]	@ (800c6a8 <TIM_Base_SetConfig+0x110>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d01c      	beq.n	800c61e <TIM_Base_SetConfig+0x86>
 800c5e4:	687a      	ldr	r2, [r7, #4]
 800c5e6:	2380      	movs	r3, #128	@ 0x80
 800c5e8:	05db      	lsls	r3, r3, #23
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	d017      	beq.n	800c61e <TIM_Base_SetConfig+0x86>
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	4a2e      	ldr	r2, [pc, #184]	@ (800c6ac <TIM_Base_SetConfig+0x114>)
 800c5f2:	4293      	cmp	r3, r2
 800c5f4:	d013      	beq.n	800c61e <TIM_Base_SetConfig+0x86>
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	4a2d      	ldr	r2, [pc, #180]	@ (800c6b0 <TIM_Base_SetConfig+0x118>)
 800c5fa:	4293      	cmp	r3, r2
 800c5fc:	d00f      	beq.n	800c61e <TIM_Base_SetConfig+0x86>
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	4a2c      	ldr	r2, [pc, #176]	@ (800c6b4 <TIM_Base_SetConfig+0x11c>)
 800c602:	4293      	cmp	r3, r2
 800c604:	d00b      	beq.n	800c61e <TIM_Base_SetConfig+0x86>
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	4a2b      	ldr	r2, [pc, #172]	@ (800c6b8 <TIM_Base_SetConfig+0x120>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d007      	beq.n	800c61e <TIM_Base_SetConfig+0x86>
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	4a2a      	ldr	r2, [pc, #168]	@ (800c6bc <TIM_Base_SetConfig+0x124>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d003      	beq.n	800c61e <TIM_Base_SetConfig+0x86>
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	4a29      	ldr	r2, [pc, #164]	@ (800c6c0 <TIM_Base_SetConfig+0x128>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d108      	bne.n	800c630 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	4a28      	ldr	r2, [pc, #160]	@ (800c6c4 <TIM_Base_SetConfig+0x12c>)
 800c622:	4013      	ands	r3, r2
 800c624:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	68db      	ldr	r3, [r3, #12]
 800c62a:	68fa      	ldr	r2, [r7, #12]
 800c62c:	4313      	orrs	r3, r2
 800c62e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	2280      	movs	r2, #128	@ 0x80
 800c634:	4393      	bics	r3, r2
 800c636:	001a      	movs	r2, r3
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	695b      	ldr	r3, [r3, #20]
 800c63c:	4313      	orrs	r3, r2
 800c63e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	68fa      	ldr	r2, [r7, #12]
 800c644:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	689a      	ldr	r2, [r3, #8]
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	681a      	ldr	r2, [r3, #0]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	4a13      	ldr	r2, [pc, #76]	@ (800c6a8 <TIM_Base_SetConfig+0x110>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d00b      	beq.n	800c676 <TIM_Base_SetConfig+0xde>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	4a15      	ldr	r2, [pc, #84]	@ (800c6b8 <TIM_Base_SetConfig+0x120>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d007      	beq.n	800c676 <TIM_Base_SetConfig+0xde>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	4a14      	ldr	r2, [pc, #80]	@ (800c6bc <TIM_Base_SetConfig+0x124>)
 800c66a:	4293      	cmp	r3, r2
 800c66c:	d003      	beq.n	800c676 <TIM_Base_SetConfig+0xde>
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	4a13      	ldr	r2, [pc, #76]	@ (800c6c0 <TIM_Base_SetConfig+0x128>)
 800c672:	4293      	cmp	r3, r2
 800c674:	d103      	bne.n	800c67e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	691a      	ldr	r2, [r3, #16]
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2201      	movs	r2, #1
 800c682:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	691b      	ldr	r3, [r3, #16]
 800c688:	2201      	movs	r2, #1
 800c68a:	4013      	ands	r3, r2
 800c68c:	2b01      	cmp	r3, #1
 800c68e:	d106      	bne.n	800c69e <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	691b      	ldr	r3, [r3, #16]
 800c694:	2201      	movs	r2, #1
 800c696:	4393      	bics	r3, r2
 800c698:	001a      	movs	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	611a      	str	r2, [r3, #16]
  }
}
 800c69e:	46c0      	nop			@ (mov r8, r8)
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	b004      	add	sp, #16
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	46c0      	nop			@ (mov r8, r8)
 800c6a8:	40012c00 	.word	0x40012c00
 800c6ac:	40000400 	.word	0x40000400
 800c6b0:	40000800 	.word	0x40000800
 800c6b4:	40002000 	.word	0x40002000
 800c6b8:	40014000 	.word	0x40014000
 800c6bc:	40014400 	.word	0x40014400
 800c6c0:	40014800 	.word	0x40014800
 800c6c4:	fffffcff 	.word	0xfffffcff

0800c6c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b086      	sub	sp, #24
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
 800c6d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6a1b      	ldr	r3, [r3, #32]
 800c6d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	6a1b      	ldr	r3, [r3, #32]
 800c6dc:	2201      	movs	r2, #1
 800c6de:	4393      	bics	r3, r2
 800c6e0:	001a      	movs	r2, r3
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	685b      	ldr	r3, [r3, #4]
 800c6ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	699b      	ldr	r3, [r3, #24]
 800c6f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	4a32      	ldr	r2, [pc, #200]	@ (800c7c0 <TIM_OC1_SetConfig+0xf8>)
 800c6f6:	4013      	ands	r3, r2
 800c6f8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2203      	movs	r2, #3
 800c6fe:	4393      	bics	r3, r2
 800c700:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	68fa      	ldr	r2, [r7, #12]
 800c708:	4313      	orrs	r3, r2
 800c70a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c70c:	697b      	ldr	r3, [r7, #20]
 800c70e:	2202      	movs	r2, #2
 800c710:	4393      	bics	r3, r2
 800c712:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	689b      	ldr	r3, [r3, #8]
 800c718:	697a      	ldr	r2, [r7, #20]
 800c71a:	4313      	orrs	r3, r2
 800c71c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	4a28      	ldr	r2, [pc, #160]	@ (800c7c4 <TIM_OC1_SetConfig+0xfc>)
 800c722:	4293      	cmp	r3, r2
 800c724:	d00b      	beq.n	800c73e <TIM_OC1_SetConfig+0x76>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	4a27      	ldr	r2, [pc, #156]	@ (800c7c8 <TIM_OC1_SetConfig+0x100>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d007      	beq.n	800c73e <TIM_OC1_SetConfig+0x76>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	4a26      	ldr	r2, [pc, #152]	@ (800c7cc <TIM_OC1_SetConfig+0x104>)
 800c732:	4293      	cmp	r3, r2
 800c734:	d003      	beq.n	800c73e <TIM_OC1_SetConfig+0x76>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	4a25      	ldr	r2, [pc, #148]	@ (800c7d0 <TIM_OC1_SetConfig+0x108>)
 800c73a:	4293      	cmp	r3, r2
 800c73c:	d10c      	bne.n	800c758 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c73e:	697b      	ldr	r3, [r7, #20]
 800c740:	2208      	movs	r2, #8
 800c742:	4393      	bics	r3, r2
 800c744:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	68db      	ldr	r3, [r3, #12]
 800c74a:	697a      	ldr	r2, [r7, #20]
 800c74c:	4313      	orrs	r3, r2
 800c74e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	2204      	movs	r2, #4
 800c754:	4393      	bics	r3, r2
 800c756:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	4a1a      	ldr	r2, [pc, #104]	@ (800c7c4 <TIM_OC1_SetConfig+0xfc>)
 800c75c:	4293      	cmp	r3, r2
 800c75e:	d00b      	beq.n	800c778 <TIM_OC1_SetConfig+0xb0>
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	4a19      	ldr	r2, [pc, #100]	@ (800c7c8 <TIM_OC1_SetConfig+0x100>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d007      	beq.n	800c778 <TIM_OC1_SetConfig+0xb0>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	4a18      	ldr	r2, [pc, #96]	@ (800c7cc <TIM_OC1_SetConfig+0x104>)
 800c76c:	4293      	cmp	r3, r2
 800c76e:	d003      	beq.n	800c778 <TIM_OC1_SetConfig+0xb0>
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	4a17      	ldr	r2, [pc, #92]	@ (800c7d0 <TIM_OC1_SetConfig+0x108>)
 800c774:	4293      	cmp	r3, r2
 800c776:	d111      	bne.n	800c79c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	4a16      	ldr	r2, [pc, #88]	@ (800c7d4 <TIM_OC1_SetConfig+0x10c>)
 800c77c:	4013      	ands	r3, r2
 800c77e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	4a15      	ldr	r2, [pc, #84]	@ (800c7d8 <TIM_OC1_SetConfig+0x110>)
 800c784:	4013      	ands	r3, r2
 800c786:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	695b      	ldr	r3, [r3, #20]
 800c78c:	693a      	ldr	r2, [r7, #16]
 800c78e:	4313      	orrs	r3, r2
 800c790:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	699b      	ldr	r3, [r3, #24]
 800c796:	693a      	ldr	r2, [r7, #16]
 800c798:	4313      	orrs	r3, r2
 800c79a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	693a      	ldr	r2, [r7, #16]
 800c7a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	68fa      	ldr	r2, [r7, #12]
 800c7a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	685a      	ldr	r2, [r3, #4]
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	697a      	ldr	r2, [r7, #20]
 800c7b4:	621a      	str	r2, [r3, #32]
}
 800c7b6:	46c0      	nop			@ (mov r8, r8)
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	b006      	add	sp, #24
 800c7bc:	bd80      	pop	{r7, pc}
 800c7be:	46c0      	nop			@ (mov r8, r8)
 800c7c0:	fffeff8f 	.word	0xfffeff8f
 800c7c4:	40012c00 	.word	0x40012c00
 800c7c8:	40014000 	.word	0x40014000
 800c7cc:	40014400 	.word	0x40014400
 800c7d0:	40014800 	.word	0x40014800
 800c7d4:	fffffeff 	.word	0xfffffeff
 800c7d8:	fffffdff 	.word	0xfffffdff

0800c7dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b086      	sub	sp, #24
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
 800c7e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	6a1b      	ldr	r3, [r3, #32]
 800c7ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	6a1b      	ldr	r3, [r3, #32]
 800c7f0:	2210      	movs	r2, #16
 800c7f2:	4393      	bics	r3, r2
 800c7f4:	001a      	movs	r2, r3
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	685b      	ldr	r3, [r3, #4]
 800c7fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	699b      	ldr	r3, [r3, #24]
 800c804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	4a2e      	ldr	r2, [pc, #184]	@ (800c8c4 <TIM_OC2_SetConfig+0xe8>)
 800c80a:	4013      	ands	r3, r2
 800c80c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	4a2d      	ldr	r2, [pc, #180]	@ (800c8c8 <TIM_OC2_SetConfig+0xec>)
 800c812:	4013      	ands	r3, r2
 800c814:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	021b      	lsls	r3, r3, #8
 800c81c:	68fa      	ldr	r2, [r7, #12]
 800c81e:	4313      	orrs	r3, r2
 800c820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c822:	697b      	ldr	r3, [r7, #20]
 800c824:	2220      	movs	r2, #32
 800c826:	4393      	bics	r3, r2
 800c828:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	689b      	ldr	r3, [r3, #8]
 800c82e:	011b      	lsls	r3, r3, #4
 800c830:	697a      	ldr	r2, [r7, #20]
 800c832:	4313      	orrs	r3, r2
 800c834:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	4a24      	ldr	r2, [pc, #144]	@ (800c8cc <TIM_OC2_SetConfig+0xf0>)
 800c83a:	4293      	cmp	r3, r2
 800c83c:	d10d      	bne.n	800c85a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c83e:	697b      	ldr	r3, [r7, #20]
 800c840:	2280      	movs	r2, #128	@ 0x80
 800c842:	4393      	bics	r3, r2
 800c844:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	68db      	ldr	r3, [r3, #12]
 800c84a:	011b      	lsls	r3, r3, #4
 800c84c:	697a      	ldr	r2, [r7, #20]
 800c84e:	4313      	orrs	r3, r2
 800c850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	2240      	movs	r2, #64	@ 0x40
 800c856:	4393      	bics	r3, r2
 800c858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	4a1b      	ldr	r2, [pc, #108]	@ (800c8cc <TIM_OC2_SetConfig+0xf0>)
 800c85e:	4293      	cmp	r3, r2
 800c860:	d00b      	beq.n	800c87a <TIM_OC2_SetConfig+0x9e>
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	4a1a      	ldr	r2, [pc, #104]	@ (800c8d0 <TIM_OC2_SetConfig+0xf4>)
 800c866:	4293      	cmp	r3, r2
 800c868:	d007      	beq.n	800c87a <TIM_OC2_SetConfig+0x9e>
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	4a19      	ldr	r2, [pc, #100]	@ (800c8d4 <TIM_OC2_SetConfig+0xf8>)
 800c86e:	4293      	cmp	r3, r2
 800c870:	d003      	beq.n	800c87a <TIM_OC2_SetConfig+0x9e>
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	4a18      	ldr	r2, [pc, #96]	@ (800c8d8 <TIM_OC2_SetConfig+0xfc>)
 800c876:	4293      	cmp	r3, r2
 800c878:	d113      	bne.n	800c8a2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	4a17      	ldr	r2, [pc, #92]	@ (800c8dc <TIM_OC2_SetConfig+0x100>)
 800c87e:	4013      	ands	r3, r2
 800c880:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c882:	693b      	ldr	r3, [r7, #16]
 800c884:	4a16      	ldr	r2, [pc, #88]	@ (800c8e0 <TIM_OC2_SetConfig+0x104>)
 800c886:	4013      	ands	r3, r2
 800c888:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	695b      	ldr	r3, [r3, #20]
 800c88e:	009b      	lsls	r3, r3, #2
 800c890:	693a      	ldr	r2, [r7, #16]
 800c892:	4313      	orrs	r3, r2
 800c894:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	699b      	ldr	r3, [r3, #24]
 800c89a:	009b      	lsls	r3, r3, #2
 800c89c:	693a      	ldr	r2, [r7, #16]
 800c89e:	4313      	orrs	r3, r2
 800c8a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	693a      	ldr	r2, [r7, #16]
 800c8a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	68fa      	ldr	r2, [r7, #12]
 800c8ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	685a      	ldr	r2, [r3, #4]
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	697a      	ldr	r2, [r7, #20]
 800c8ba:	621a      	str	r2, [r3, #32]
}
 800c8bc:	46c0      	nop			@ (mov r8, r8)
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	b006      	add	sp, #24
 800c8c2:	bd80      	pop	{r7, pc}
 800c8c4:	feff8fff 	.word	0xfeff8fff
 800c8c8:	fffffcff 	.word	0xfffffcff
 800c8cc:	40012c00 	.word	0x40012c00
 800c8d0:	40014000 	.word	0x40014000
 800c8d4:	40014400 	.word	0x40014400
 800c8d8:	40014800 	.word	0x40014800
 800c8dc:	fffffbff 	.word	0xfffffbff
 800c8e0:	fffff7ff 	.word	0xfffff7ff

0800c8e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b086      	sub	sp, #24
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
 800c8ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6a1b      	ldr	r3, [r3, #32]
 800c8f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	6a1b      	ldr	r3, [r3, #32]
 800c8f8:	4a33      	ldr	r2, [pc, #204]	@ (800c9c8 <TIM_OC3_SetConfig+0xe4>)
 800c8fa:	401a      	ands	r2, r3
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	685b      	ldr	r3, [r3, #4]
 800c904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	69db      	ldr	r3, [r3, #28]
 800c90a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	4a2f      	ldr	r2, [pc, #188]	@ (800c9cc <TIM_OC3_SetConfig+0xe8>)
 800c910:	4013      	ands	r3, r2
 800c912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	2203      	movs	r2, #3
 800c918:	4393      	bics	r3, r2
 800c91a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	68fa      	ldr	r2, [r7, #12]
 800c922:	4313      	orrs	r3, r2
 800c924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	4a29      	ldr	r2, [pc, #164]	@ (800c9d0 <TIM_OC3_SetConfig+0xec>)
 800c92a:	4013      	ands	r3, r2
 800c92c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	689b      	ldr	r3, [r3, #8]
 800c932:	021b      	lsls	r3, r3, #8
 800c934:	697a      	ldr	r2, [r7, #20]
 800c936:	4313      	orrs	r3, r2
 800c938:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	4a25      	ldr	r2, [pc, #148]	@ (800c9d4 <TIM_OC3_SetConfig+0xf0>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	d10d      	bne.n	800c95e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c942:	697b      	ldr	r3, [r7, #20]
 800c944:	4a24      	ldr	r2, [pc, #144]	@ (800c9d8 <TIM_OC3_SetConfig+0xf4>)
 800c946:	4013      	ands	r3, r2
 800c948:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	68db      	ldr	r3, [r3, #12]
 800c94e:	021b      	lsls	r3, r3, #8
 800c950:	697a      	ldr	r2, [r7, #20]
 800c952:	4313      	orrs	r3, r2
 800c954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	4a20      	ldr	r2, [pc, #128]	@ (800c9dc <TIM_OC3_SetConfig+0xf8>)
 800c95a:	4013      	ands	r3, r2
 800c95c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	4a1c      	ldr	r2, [pc, #112]	@ (800c9d4 <TIM_OC3_SetConfig+0xf0>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d00b      	beq.n	800c97e <TIM_OC3_SetConfig+0x9a>
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	4a1d      	ldr	r2, [pc, #116]	@ (800c9e0 <TIM_OC3_SetConfig+0xfc>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d007      	beq.n	800c97e <TIM_OC3_SetConfig+0x9a>
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	4a1c      	ldr	r2, [pc, #112]	@ (800c9e4 <TIM_OC3_SetConfig+0x100>)
 800c972:	4293      	cmp	r3, r2
 800c974:	d003      	beq.n	800c97e <TIM_OC3_SetConfig+0x9a>
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	4a1b      	ldr	r2, [pc, #108]	@ (800c9e8 <TIM_OC3_SetConfig+0x104>)
 800c97a:	4293      	cmp	r3, r2
 800c97c:	d113      	bne.n	800c9a6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	4a1a      	ldr	r2, [pc, #104]	@ (800c9ec <TIM_OC3_SetConfig+0x108>)
 800c982:	4013      	ands	r3, r2
 800c984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c986:	693b      	ldr	r3, [r7, #16]
 800c988:	4a19      	ldr	r2, [pc, #100]	@ (800c9f0 <TIM_OC3_SetConfig+0x10c>)
 800c98a:	4013      	ands	r3, r2
 800c98c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	695b      	ldr	r3, [r3, #20]
 800c992:	011b      	lsls	r3, r3, #4
 800c994:	693a      	ldr	r2, [r7, #16]
 800c996:	4313      	orrs	r3, r2
 800c998:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	699b      	ldr	r3, [r3, #24]
 800c99e:	011b      	lsls	r3, r3, #4
 800c9a0:	693a      	ldr	r2, [r7, #16]
 800c9a2:	4313      	orrs	r3, r2
 800c9a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	693a      	ldr	r2, [r7, #16]
 800c9aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	68fa      	ldr	r2, [r7, #12]
 800c9b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	685a      	ldr	r2, [r3, #4]
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	697a      	ldr	r2, [r7, #20]
 800c9be:	621a      	str	r2, [r3, #32]
}
 800c9c0:	46c0      	nop			@ (mov r8, r8)
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	b006      	add	sp, #24
 800c9c6:	bd80      	pop	{r7, pc}
 800c9c8:	fffffeff 	.word	0xfffffeff
 800c9cc:	fffeff8f 	.word	0xfffeff8f
 800c9d0:	fffffdff 	.word	0xfffffdff
 800c9d4:	40012c00 	.word	0x40012c00
 800c9d8:	fffff7ff 	.word	0xfffff7ff
 800c9dc:	fffffbff 	.word	0xfffffbff
 800c9e0:	40014000 	.word	0x40014000
 800c9e4:	40014400 	.word	0x40014400
 800c9e8:	40014800 	.word	0x40014800
 800c9ec:	ffffefff 	.word	0xffffefff
 800c9f0:	ffffdfff 	.word	0xffffdfff

0800c9f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b086      	sub	sp, #24
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
 800c9fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6a1b      	ldr	r3, [r3, #32]
 800ca02:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	6a1b      	ldr	r3, [r3, #32]
 800ca08:	4a26      	ldr	r2, [pc, #152]	@ (800caa4 <TIM_OC4_SetConfig+0xb0>)
 800ca0a:	401a      	ands	r2, r3
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	685b      	ldr	r3, [r3, #4]
 800ca14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	69db      	ldr	r3, [r3, #28]
 800ca1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	4a22      	ldr	r2, [pc, #136]	@ (800caa8 <TIM_OC4_SetConfig+0xb4>)
 800ca20:	4013      	ands	r3, r2
 800ca22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	4a21      	ldr	r2, [pc, #132]	@ (800caac <TIM_OC4_SetConfig+0xb8>)
 800ca28:	4013      	ands	r3, r2
 800ca2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	021b      	lsls	r3, r3, #8
 800ca32:	68fa      	ldr	r2, [r7, #12]
 800ca34:	4313      	orrs	r3, r2
 800ca36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ca38:	693b      	ldr	r3, [r7, #16]
 800ca3a:	4a1d      	ldr	r2, [pc, #116]	@ (800cab0 <TIM_OC4_SetConfig+0xbc>)
 800ca3c:	4013      	ands	r3, r2
 800ca3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	689b      	ldr	r3, [r3, #8]
 800ca44:	031b      	lsls	r3, r3, #12
 800ca46:	693a      	ldr	r2, [r7, #16]
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	4a19      	ldr	r2, [pc, #100]	@ (800cab4 <TIM_OC4_SetConfig+0xc0>)
 800ca50:	4293      	cmp	r3, r2
 800ca52:	d00b      	beq.n	800ca6c <TIM_OC4_SetConfig+0x78>
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	4a18      	ldr	r2, [pc, #96]	@ (800cab8 <TIM_OC4_SetConfig+0xc4>)
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d007      	beq.n	800ca6c <TIM_OC4_SetConfig+0x78>
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	4a17      	ldr	r2, [pc, #92]	@ (800cabc <TIM_OC4_SetConfig+0xc8>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d003      	beq.n	800ca6c <TIM_OC4_SetConfig+0x78>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	4a16      	ldr	r2, [pc, #88]	@ (800cac0 <TIM_OC4_SetConfig+0xcc>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d109      	bne.n	800ca80 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	4a15      	ldr	r2, [pc, #84]	@ (800cac4 <TIM_OC4_SetConfig+0xd0>)
 800ca70:	4013      	ands	r3, r2
 800ca72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	695b      	ldr	r3, [r3, #20]
 800ca78:	019b      	lsls	r3, r3, #6
 800ca7a:	697a      	ldr	r2, [r7, #20]
 800ca7c:	4313      	orrs	r3, r2
 800ca7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	697a      	ldr	r2, [r7, #20]
 800ca84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	68fa      	ldr	r2, [r7, #12]
 800ca8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	685a      	ldr	r2, [r3, #4]
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	693a      	ldr	r2, [r7, #16]
 800ca98:	621a      	str	r2, [r3, #32]
}
 800ca9a:	46c0      	nop			@ (mov r8, r8)
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	b006      	add	sp, #24
 800caa0:	bd80      	pop	{r7, pc}
 800caa2:	46c0      	nop			@ (mov r8, r8)
 800caa4:	ffffefff 	.word	0xffffefff
 800caa8:	feff8fff 	.word	0xfeff8fff
 800caac:	fffffcff 	.word	0xfffffcff
 800cab0:	ffffdfff 	.word	0xffffdfff
 800cab4:	40012c00 	.word	0x40012c00
 800cab8:	40014000 	.word	0x40014000
 800cabc:	40014400 	.word	0x40014400
 800cac0:	40014800 	.word	0x40014800
 800cac4:	ffffbfff 	.word	0xffffbfff

0800cac8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b086      	sub	sp, #24
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
 800cad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	6a1b      	ldr	r3, [r3, #32]
 800cad6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6a1b      	ldr	r3, [r3, #32]
 800cadc:	4a23      	ldr	r2, [pc, #140]	@ (800cb6c <TIM_OC5_SetConfig+0xa4>)
 800cade:	401a      	ands	r2, r3
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	685b      	ldr	r3, [r3, #4]
 800cae8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800caee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	4a1f      	ldr	r2, [pc, #124]	@ (800cb70 <TIM_OC5_SetConfig+0xa8>)
 800caf4:	4013      	ands	r3, r2
 800caf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	68fa      	ldr	r2, [r7, #12]
 800cafe:	4313      	orrs	r3, r2
 800cb00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cb02:	693b      	ldr	r3, [r7, #16]
 800cb04:	4a1b      	ldr	r2, [pc, #108]	@ (800cb74 <TIM_OC5_SetConfig+0xac>)
 800cb06:	4013      	ands	r3, r2
 800cb08:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	689b      	ldr	r3, [r3, #8]
 800cb0e:	041b      	lsls	r3, r3, #16
 800cb10:	693a      	ldr	r2, [r7, #16]
 800cb12:	4313      	orrs	r3, r2
 800cb14:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	4a17      	ldr	r2, [pc, #92]	@ (800cb78 <TIM_OC5_SetConfig+0xb0>)
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d00b      	beq.n	800cb36 <TIM_OC5_SetConfig+0x6e>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	4a16      	ldr	r2, [pc, #88]	@ (800cb7c <TIM_OC5_SetConfig+0xb4>)
 800cb22:	4293      	cmp	r3, r2
 800cb24:	d007      	beq.n	800cb36 <TIM_OC5_SetConfig+0x6e>
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	4a15      	ldr	r2, [pc, #84]	@ (800cb80 <TIM_OC5_SetConfig+0xb8>)
 800cb2a:	4293      	cmp	r3, r2
 800cb2c:	d003      	beq.n	800cb36 <TIM_OC5_SetConfig+0x6e>
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	4a14      	ldr	r2, [pc, #80]	@ (800cb84 <TIM_OC5_SetConfig+0xbc>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	d109      	bne.n	800cb4a <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cb36:	697b      	ldr	r3, [r7, #20]
 800cb38:	4a0c      	ldr	r2, [pc, #48]	@ (800cb6c <TIM_OC5_SetConfig+0xa4>)
 800cb3a:	4013      	ands	r3, r2
 800cb3c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	695b      	ldr	r3, [r3, #20]
 800cb42:	021b      	lsls	r3, r3, #8
 800cb44:	697a      	ldr	r2, [r7, #20]
 800cb46:	4313      	orrs	r3, r2
 800cb48:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	697a      	ldr	r2, [r7, #20]
 800cb4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	68fa      	ldr	r2, [r7, #12]
 800cb54:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cb56:	683b      	ldr	r3, [r7, #0]
 800cb58:	685a      	ldr	r2, [r3, #4]
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	693a      	ldr	r2, [r7, #16]
 800cb62:	621a      	str	r2, [r3, #32]
}
 800cb64:	46c0      	nop			@ (mov r8, r8)
 800cb66:	46bd      	mov	sp, r7
 800cb68:	b006      	add	sp, #24
 800cb6a:	bd80      	pop	{r7, pc}
 800cb6c:	fffeffff 	.word	0xfffeffff
 800cb70:	fffeff8f 	.word	0xfffeff8f
 800cb74:	fffdffff 	.word	0xfffdffff
 800cb78:	40012c00 	.word	0x40012c00
 800cb7c:	40014000 	.word	0x40014000
 800cb80:	40014400 	.word	0x40014400
 800cb84:	40014800 	.word	0x40014800

0800cb88 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b086      	sub	sp, #24
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6a1b      	ldr	r3, [r3, #32]
 800cb96:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	6a1b      	ldr	r3, [r3, #32]
 800cb9c:	4a24      	ldr	r2, [pc, #144]	@ (800cc30 <TIM_OC6_SetConfig+0xa8>)
 800cb9e:	401a      	ands	r2, r3
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	4a20      	ldr	r2, [pc, #128]	@ (800cc34 <TIM_OC6_SetConfig+0xac>)
 800cbb4:	4013      	ands	r3, r2
 800cbb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	021b      	lsls	r3, r3, #8
 800cbbe:	68fa      	ldr	r2, [r7, #12]
 800cbc0:	4313      	orrs	r3, r2
 800cbc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cbc4:	693b      	ldr	r3, [r7, #16]
 800cbc6:	4a1c      	ldr	r2, [pc, #112]	@ (800cc38 <TIM_OC6_SetConfig+0xb0>)
 800cbc8:	4013      	ands	r3, r2
 800cbca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	689b      	ldr	r3, [r3, #8]
 800cbd0:	051b      	lsls	r3, r3, #20
 800cbd2:	693a      	ldr	r2, [r7, #16]
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	4a18      	ldr	r2, [pc, #96]	@ (800cc3c <TIM_OC6_SetConfig+0xb4>)
 800cbdc:	4293      	cmp	r3, r2
 800cbde:	d00b      	beq.n	800cbf8 <TIM_OC6_SetConfig+0x70>
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	4a17      	ldr	r2, [pc, #92]	@ (800cc40 <TIM_OC6_SetConfig+0xb8>)
 800cbe4:	4293      	cmp	r3, r2
 800cbe6:	d007      	beq.n	800cbf8 <TIM_OC6_SetConfig+0x70>
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	4a16      	ldr	r2, [pc, #88]	@ (800cc44 <TIM_OC6_SetConfig+0xbc>)
 800cbec:	4293      	cmp	r3, r2
 800cbee:	d003      	beq.n	800cbf8 <TIM_OC6_SetConfig+0x70>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	4a15      	ldr	r2, [pc, #84]	@ (800cc48 <TIM_OC6_SetConfig+0xc0>)
 800cbf4:	4293      	cmp	r3, r2
 800cbf6:	d109      	bne.n	800cc0c <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cbf8:	697b      	ldr	r3, [r7, #20]
 800cbfa:	4a14      	ldr	r2, [pc, #80]	@ (800cc4c <TIM_OC6_SetConfig+0xc4>)
 800cbfc:	4013      	ands	r3, r2
 800cbfe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	695b      	ldr	r3, [r3, #20]
 800cc04:	029b      	lsls	r3, r3, #10
 800cc06:	697a      	ldr	r2, [r7, #20]
 800cc08:	4313      	orrs	r3, r2
 800cc0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	697a      	ldr	r2, [r7, #20]
 800cc10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	68fa      	ldr	r2, [r7, #12]
 800cc16:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	685a      	ldr	r2, [r3, #4]
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	693a      	ldr	r2, [r7, #16]
 800cc24:	621a      	str	r2, [r3, #32]
}
 800cc26:	46c0      	nop			@ (mov r8, r8)
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	b006      	add	sp, #24
 800cc2c:	bd80      	pop	{r7, pc}
 800cc2e:	46c0      	nop			@ (mov r8, r8)
 800cc30:	ffefffff 	.word	0xffefffff
 800cc34:	feff8fff 	.word	0xfeff8fff
 800cc38:	ffdfffff 	.word	0xffdfffff
 800cc3c:	40012c00 	.word	0x40012c00
 800cc40:	40014000 	.word	0x40014000
 800cc44:	40014400 	.word	0x40014400
 800cc48:	40014800 	.word	0x40014800
 800cc4c:	fffbffff 	.word	0xfffbffff

0800cc50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b086      	sub	sp, #24
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	60f8      	str	r0, [r7, #12]
 800cc58:	60b9      	str	r1, [r7, #8]
 800cc5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	221f      	movs	r2, #31
 800cc60:	4013      	ands	r3, r2
 800cc62:	2201      	movs	r2, #1
 800cc64:	409a      	lsls	r2, r3
 800cc66:	0013      	movs	r3, r2
 800cc68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	6a1b      	ldr	r3, [r3, #32]
 800cc6e:	697a      	ldr	r2, [r7, #20]
 800cc70:	43d2      	mvns	r2, r2
 800cc72:	401a      	ands	r2, r3
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	6a1a      	ldr	r2, [r3, #32]
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	211f      	movs	r1, #31
 800cc80:	400b      	ands	r3, r1
 800cc82:	6879      	ldr	r1, [r7, #4]
 800cc84:	4099      	lsls	r1, r3
 800cc86:	000b      	movs	r3, r1
 800cc88:	431a      	orrs	r2, r3
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	621a      	str	r2, [r3, #32]
}
 800cc8e:	46c0      	nop			@ (mov r8, r8)
 800cc90:	46bd      	mov	sp, r7
 800cc92:	b006      	add	sp, #24
 800cc94:	bd80      	pop	{r7, pc}
	...

0800cc98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b084      	sub	sp, #16
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
 800cca0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cca2:	2300      	movs	r3, #0
 800cca4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	223c      	movs	r2, #60	@ 0x3c
 800ccaa:	5c9b      	ldrb	r3, [r3, r2]
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d101      	bne.n	800ccb4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ccb0:	2302      	movs	r3, #2
 800ccb2:	e06f      	b.n	800cd94 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	223c      	movs	r2, #60	@ 0x3c
 800ccb8:	2101      	movs	r1, #1
 800ccba:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	22ff      	movs	r2, #255	@ 0xff
 800ccc0:	4393      	bics	r3, r2
 800ccc2:	001a      	movs	r2, r3
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	68db      	ldr	r3, [r3, #12]
 800ccc8:	4313      	orrs	r3, r2
 800ccca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	4a33      	ldr	r2, [pc, #204]	@ (800cd9c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800ccd0:	401a      	ands	r2, r3
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	689b      	ldr	r3, [r3, #8]
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	4a30      	ldr	r2, [pc, #192]	@ (800cda0 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800ccde:	401a      	ands	r2, r3
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	685b      	ldr	r3, [r3, #4]
 800cce4:	4313      	orrs	r3, r2
 800cce6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	4a2e      	ldr	r2, [pc, #184]	@ (800cda4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800ccec:	401a      	ands	r2, r3
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	4313      	orrs	r3, r2
 800ccf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	4a2b      	ldr	r2, [pc, #172]	@ (800cda8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800ccfa:	401a      	ands	r2, r3
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	691b      	ldr	r3, [r3, #16]
 800cd00:	4313      	orrs	r3, r2
 800cd02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	4a29      	ldr	r2, [pc, #164]	@ (800cdac <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800cd08:	401a      	ands	r2, r3
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	695b      	ldr	r3, [r3, #20]
 800cd0e:	4313      	orrs	r3, r2
 800cd10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	4a26      	ldr	r2, [pc, #152]	@ (800cdb0 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800cd16:	401a      	ands	r2, r3
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd1c:	4313      	orrs	r3, r2
 800cd1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	4a24      	ldr	r2, [pc, #144]	@ (800cdb4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800cd24:	401a      	ands	r2, r3
 800cd26:	683b      	ldr	r3, [r7, #0]
 800cd28:	699b      	ldr	r3, [r3, #24]
 800cd2a:	041b      	lsls	r3, r3, #16
 800cd2c:	4313      	orrs	r3, r2
 800cd2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	4a21      	ldr	r2, [pc, #132]	@ (800cdb8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800cd34:	401a      	ands	r2, r3
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	69db      	ldr	r3, [r3, #28]
 800cd3a:	4313      	orrs	r3, r2
 800cd3c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	4a1e      	ldr	r2, [pc, #120]	@ (800cdbc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800cd44:	4293      	cmp	r3, r2
 800cd46:	d11c      	bne.n	800cd82 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	4a1d      	ldr	r2, [pc, #116]	@ (800cdc0 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800cd4c:	401a      	ands	r2, r3
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd52:	051b      	lsls	r3, r3, #20
 800cd54:	4313      	orrs	r3, r2
 800cd56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	4a1a      	ldr	r2, [pc, #104]	@ (800cdc4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800cd5c:	401a      	ands	r2, r3
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	6a1b      	ldr	r3, [r3, #32]
 800cd62:	4313      	orrs	r3, r2
 800cd64:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	4a17      	ldr	r2, [pc, #92]	@ (800cdc8 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800cd6a:	401a      	ands	r2, r3
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd70:	4313      	orrs	r3, r2
 800cd72:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	4a15      	ldr	r2, [pc, #84]	@ (800cdcc <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800cd78:	401a      	ands	r2, r3
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd7e:	4313      	orrs	r3, r2
 800cd80:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	68fa      	ldr	r2, [r7, #12]
 800cd88:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	223c      	movs	r2, #60	@ 0x3c
 800cd8e:	2100      	movs	r1, #0
 800cd90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cd92:	2300      	movs	r3, #0
}
 800cd94:	0018      	movs	r0, r3
 800cd96:	46bd      	mov	sp, r7
 800cd98:	b004      	add	sp, #16
 800cd9a:	bd80      	pop	{r7, pc}
 800cd9c:	fffffcff 	.word	0xfffffcff
 800cda0:	fffffbff 	.word	0xfffffbff
 800cda4:	fffff7ff 	.word	0xfffff7ff
 800cda8:	ffffefff 	.word	0xffffefff
 800cdac:	ffffdfff 	.word	0xffffdfff
 800cdb0:	ffffbfff 	.word	0xffffbfff
 800cdb4:	fff0ffff 	.word	0xfff0ffff
 800cdb8:	efffffff 	.word	0xefffffff
 800cdbc:	40012c00 	.word	0x40012c00
 800cdc0:	ff0fffff 	.word	0xff0fffff
 800cdc4:	feffffff 	.word	0xfeffffff
 800cdc8:	fdffffff 	.word	0xfdffffff
 800cdcc:	dfffffff 	.word	0xdfffffff

0800cdd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b082      	sub	sp, #8
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d101      	bne.n	800cde2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cdde:	2301      	movs	r3, #1
 800cde0:	e046      	b.n	800ce70 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2288      	movs	r2, #136	@ 0x88
 800cde6:	589b      	ldr	r3, [r3, r2]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d107      	bne.n	800cdfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	2284      	movs	r2, #132	@ 0x84
 800cdf0:	2100      	movs	r1, #0
 800cdf2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	0018      	movs	r0, r3
 800cdf8:	f7fb f9a8 	bl	800814c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2288      	movs	r2, #136	@ 0x88
 800ce00:	2124      	movs	r1, #36	@ 0x24
 800ce02:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	681a      	ldr	r2, [r3, #0]
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	2101      	movs	r1, #1
 800ce10:	438a      	bics	r2, r1
 800ce12:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d003      	beq.n	800ce24 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	0018      	movs	r0, r3
 800ce20:	f000 fd0c 	bl	800d83c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	0018      	movs	r0, r3
 800ce28:	f000 f9b2 	bl	800d190 <UART_SetConfig>
 800ce2c:	0003      	movs	r3, r0
 800ce2e:	2b01      	cmp	r3, #1
 800ce30:	d101      	bne.n	800ce36 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800ce32:	2301      	movs	r3, #1
 800ce34:	e01c      	b.n	800ce70 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	685a      	ldr	r2, [r3, #4]
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	490d      	ldr	r1, [pc, #52]	@ (800ce78 <HAL_UART_Init+0xa8>)
 800ce42:	400a      	ands	r2, r1
 800ce44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	689a      	ldr	r2, [r3, #8]
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	212a      	movs	r1, #42	@ 0x2a
 800ce52:	438a      	bics	r2, r1
 800ce54:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	681a      	ldr	r2, [r3, #0]
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	2101      	movs	r1, #1
 800ce62:	430a      	orrs	r2, r1
 800ce64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	0018      	movs	r0, r3
 800ce6a:	f000 fd9b 	bl	800d9a4 <UART_CheckIdleState>
 800ce6e:	0003      	movs	r3, r0
}
 800ce70:	0018      	movs	r0, r3
 800ce72:	46bd      	mov	sp, r7
 800ce74:	b002      	add	sp, #8
 800ce76:	bd80      	pop	{r7, pc}
 800ce78:	ffffb7ff 	.word	0xffffb7ff

0800ce7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b08a      	sub	sp, #40	@ 0x28
 800ce80:	af02      	add	r7, sp, #8
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	603b      	str	r3, [r7, #0]
 800ce88:	1dbb      	adds	r3, r7, #6
 800ce8a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	2288      	movs	r2, #136	@ 0x88
 800ce90:	589b      	ldr	r3, [r3, r2]
 800ce92:	2b20      	cmp	r3, #32
 800ce94:	d000      	beq.n	800ce98 <HAL_UART_Transmit+0x1c>
 800ce96:	e090      	b.n	800cfba <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d003      	beq.n	800cea6 <HAL_UART_Transmit+0x2a>
 800ce9e:	1dbb      	adds	r3, r7, #6
 800cea0:	881b      	ldrh	r3, [r3, #0]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d101      	bne.n	800ceaa <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800cea6:	2301      	movs	r3, #1
 800cea8:	e088      	b.n	800cfbc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	689a      	ldr	r2, [r3, #8]
 800ceae:	2380      	movs	r3, #128	@ 0x80
 800ceb0:	015b      	lsls	r3, r3, #5
 800ceb2:	429a      	cmp	r2, r3
 800ceb4:	d109      	bne.n	800ceca <HAL_UART_Transmit+0x4e>
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	691b      	ldr	r3, [r3, #16]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d105      	bne.n	800ceca <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800cebe:	68bb      	ldr	r3, [r7, #8]
 800cec0:	2201      	movs	r2, #1
 800cec2:	4013      	ands	r3, r2
 800cec4:	d001      	beq.n	800ceca <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800cec6:	2301      	movs	r3, #1
 800cec8:	e078      	b.n	800cfbc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	2290      	movs	r2, #144	@ 0x90
 800cece:	2100      	movs	r1, #0
 800ced0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	2288      	movs	r2, #136	@ 0x88
 800ced6:	2121      	movs	r1, #33	@ 0x21
 800ced8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ceda:	f7fc f8c9 	bl	8009070 <HAL_GetTick>
 800cede:	0003      	movs	r3, r0
 800cee0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	1dba      	adds	r2, r7, #6
 800cee6:	2154      	movs	r1, #84	@ 0x54
 800cee8:	8812      	ldrh	r2, [r2, #0]
 800ceea:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	1dba      	adds	r2, r7, #6
 800cef0:	2156      	movs	r1, #86	@ 0x56
 800cef2:	8812      	ldrh	r2, [r2, #0]
 800cef4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	689a      	ldr	r2, [r3, #8]
 800cefa:	2380      	movs	r3, #128	@ 0x80
 800cefc:	015b      	lsls	r3, r3, #5
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d108      	bne.n	800cf14 <HAL_UART_Transmit+0x98>
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	691b      	ldr	r3, [r3, #16]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d104      	bne.n	800cf14 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	61bb      	str	r3, [r7, #24]
 800cf12:	e003      	b.n	800cf1c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800cf14:	68bb      	ldr	r3, [r7, #8]
 800cf16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cf1c:	e030      	b.n	800cf80 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cf1e:	697a      	ldr	r2, [r7, #20]
 800cf20:	68f8      	ldr	r0, [r7, #12]
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	9300      	str	r3, [sp, #0]
 800cf26:	0013      	movs	r3, r2
 800cf28:	2200      	movs	r2, #0
 800cf2a:	2180      	movs	r1, #128	@ 0x80
 800cf2c:	f000 fde4 	bl	800daf8 <UART_WaitOnFlagUntilTimeout>
 800cf30:	1e03      	subs	r3, r0, #0
 800cf32:	d005      	beq.n	800cf40 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2288      	movs	r2, #136	@ 0x88
 800cf38:	2120      	movs	r1, #32
 800cf3a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800cf3c:	2303      	movs	r3, #3
 800cf3e:	e03d      	b.n	800cfbc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800cf40:	69fb      	ldr	r3, [r7, #28]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d10b      	bne.n	800cf5e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cf46:	69bb      	ldr	r3, [r7, #24]
 800cf48:	881b      	ldrh	r3, [r3, #0]
 800cf4a:	001a      	movs	r2, r3
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	05d2      	lsls	r2, r2, #23
 800cf52:	0dd2      	lsrs	r2, r2, #23
 800cf54:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800cf56:	69bb      	ldr	r3, [r7, #24]
 800cf58:	3302      	adds	r3, #2
 800cf5a:	61bb      	str	r3, [r7, #24]
 800cf5c:	e007      	b.n	800cf6e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800cf5e:	69fb      	ldr	r3, [r7, #28]
 800cf60:	781a      	ldrb	r2, [r3, #0]
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800cf68:	69fb      	ldr	r3, [r7, #28]
 800cf6a:	3301      	adds	r3, #1
 800cf6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	2256      	movs	r2, #86	@ 0x56
 800cf72:	5a9b      	ldrh	r3, [r3, r2]
 800cf74:	b29b      	uxth	r3, r3
 800cf76:	3b01      	subs	r3, #1
 800cf78:	b299      	uxth	r1, r3
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	2256      	movs	r2, #86	@ 0x56
 800cf7e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	2256      	movs	r2, #86	@ 0x56
 800cf84:	5a9b      	ldrh	r3, [r3, r2]
 800cf86:	b29b      	uxth	r3, r3
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d1c8      	bne.n	800cf1e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cf8c:	697a      	ldr	r2, [r7, #20]
 800cf8e:	68f8      	ldr	r0, [r7, #12]
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	9300      	str	r3, [sp, #0]
 800cf94:	0013      	movs	r3, r2
 800cf96:	2200      	movs	r2, #0
 800cf98:	2140      	movs	r1, #64	@ 0x40
 800cf9a:	f000 fdad 	bl	800daf8 <UART_WaitOnFlagUntilTimeout>
 800cf9e:	1e03      	subs	r3, r0, #0
 800cfa0:	d005      	beq.n	800cfae <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	2288      	movs	r2, #136	@ 0x88
 800cfa6:	2120      	movs	r1, #32
 800cfa8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800cfaa:	2303      	movs	r3, #3
 800cfac:	e006      	b.n	800cfbc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	2288      	movs	r2, #136	@ 0x88
 800cfb2:	2120      	movs	r1, #32
 800cfb4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	e000      	b.n	800cfbc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800cfba:	2302      	movs	r3, #2
  }
}
 800cfbc:	0018      	movs	r0, r3
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	b008      	add	sp, #32
 800cfc2:	bd80      	pop	{r7, pc}

0800cfc4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b08a      	sub	sp, #40	@ 0x28
 800cfc8:	af02      	add	r7, sp, #8
 800cfca:	60f8      	str	r0, [r7, #12]
 800cfcc:	60b9      	str	r1, [r7, #8]
 800cfce:	603b      	str	r3, [r7, #0]
 800cfd0:	1dbb      	adds	r3, r7, #6
 800cfd2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	228c      	movs	r2, #140	@ 0x8c
 800cfd8:	589b      	ldr	r3, [r3, r2]
 800cfda:	2b20      	cmp	r3, #32
 800cfdc:	d000      	beq.n	800cfe0 <HAL_UART_Receive+0x1c>
 800cfde:	e0d0      	b.n	800d182 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d003      	beq.n	800cfee <HAL_UART_Receive+0x2a>
 800cfe6:	1dbb      	adds	r3, r7, #6
 800cfe8:	881b      	ldrh	r3, [r3, #0]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d101      	bne.n	800cff2 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800cfee:	2301      	movs	r3, #1
 800cff0:	e0c8      	b.n	800d184 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	689a      	ldr	r2, [r3, #8]
 800cff6:	2380      	movs	r3, #128	@ 0x80
 800cff8:	015b      	lsls	r3, r3, #5
 800cffa:	429a      	cmp	r2, r3
 800cffc:	d109      	bne.n	800d012 <HAL_UART_Receive+0x4e>
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	691b      	ldr	r3, [r3, #16]
 800d002:	2b00      	cmp	r3, #0
 800d004:	d105      	bne.n	800d012 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	2201      	movs	r2, #1
 800d00a:	4013      	ands	r3, r2
 800d00c:	d001      	beq.n	800d012 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800d00e:	2301      	movs	r3, #1
 800d010:	e0b8      	b.n	800d184 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	2290      	movs	r2, #144	@ 0x90
 800d016:	2100      	movs	r1, #0
 800d018:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	228c      	movs	r2, #140	@ 0x8c
 800d01e:	2122      	movs	r1, #34	@ 0x22
 800d020:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	2200      	movs	r2, #0
 800d026:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d028:	f7fc f822 	bl	8009070 <HAL_GetTick>
 800d02c:	0003      	movs	r3, r0
 800d02e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	1dba      	adds	r2, r7, #6
 800d034:	215c      	movs	r1, #92	@ 0x5c
 800d036:	8812      	ldrh	r2, [r2, #0]
 800d038:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	1dba      	adds	r2, r7, #6
 800d03e:	215e      	movs	r1, #94	@ 0x5e
 800d040:	8812      	ldrh	r2, [r2, #0]
 800d042:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	689a      	ldr	r2, [r3, #8]
 800d048:	2380      	movs	r3, #128	@ 0x80
 800d04a:	015b      	lsls	r3, r3, #5
 800d04c:	429a      	cmp	r2, r3
 800d04e:	d10d      	bne.n	800d06c <HAL_UART_Receive+0xa8>
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	691b      	ldr	r3, [r3, #16]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d104      	bne.n	800d062 <HAL_UART_Receive+0x9e>
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	2260      	movs	r2, #96	@ 0x60
 800d05c:	494b      	ldr	r1, [pc, #300]	@ (800d18c <HAL_UART_Receive+0x1c8>)
 800d05e:	5299      	strh	r1, [r3, r2]
 800d060:	e02e      	b.n	800d0c0 <HAL_UART_Receive+0xfc>
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	2260      	movs	r2, #96	@ 0x60
 800d066:	21ff      	movs	r1, #255	@ 0xff
 800d068:	5299      	strh	r1, [r3, r2]
 800d06a:	e029      	b.n	800d0c0 <HAL_UART_Receive+0xfc>
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	689b      	ldr	r3, [r3, #8]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d10d      	bne.n	800d090 <HAL_UART_Receive+0xcc>
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	691b      	ldr	r3, [r3, #16]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d104      	bne.n	800d086 <HAL_UART_Receive+0xc2>
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	2260      	movs	r2, #96	@ 0x60
 800d080:	21ff      	movs	r1, #255	@ 0xff
 800d082:	5299      	strh	r1, [r3, r2]
 800d084:	e01c      	b.n	800d0c0 <HAL_UART_Receive+0xfc>
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	2260      	movs	r2, #96	@ 0x60
 800d08a:	217f      	movs	r1, #127	@ 0x7f
 800d08c:	5299      	strh	r1, [r3, r2]
 800d08e:	e017      	b.n	800d0c0 <HAL_UART_Receive+0xfc>
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	689a      	ldr	r2, [r3, #8]
 800d094:	2380      	movs	r3, #128	@ 0x80
 800d096:	055b      	lsls	r3, r3, #21
 800d098:	429a      	cmp	r2, r3
 800d09a:	d10d      	bne.n	800d0b8 <HAL_UART_Receive+0xf4>
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	691b      	ldr	r3, [r3, #16]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d104      	bne.n	800d0ae <HAL_UART_Receive+0xea>
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	2260      	movs	r2, #96	@ 0x60
 800d0a8:	217f      	movs	r1, #127	@ 0x7f
 800d0aa:	5299      	strh	r1, [r3, r2]
 800d0ac:	e008      	b.n	800d0c0 <HAL_UART_Receive+0xfc>
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	2260      	movs	r2, #96	@ 0x60
 800d0b2:	213f      	movs	r1, #63	@ 0x3f
 800d0b4:	5299      	strh	r1, [r3, r2]
 800d0b6:	e003      	b.n	800d0c0 <HAL_UART_Receive+0xfc>
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	2260      	movs	r2, #96	@ 0x60
 800d0bc:	2100      	movs	r1, #0
 800d0be:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800d0c0:	2312      	movs	r3, #18
 800d0c2:	18fb      	adds	r3, r7, r3
 800d0c4:	68fa      	ldr	r2, [r7, #12]
 800d0c6:	2160      	movs	r1, #96	@ 0x60
 800d0c8:	5a52      	ldrh	r2, [r2, r1]
 800d0ca:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	689a      	ldr	r2, [r3, #8]
 800d0d0:	2380      	movs	r3, #128	@ 0x80
 800d0d2:	015b      	lsls	r3, r3, #5
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	d108      	bne.n	800d0ea <HAL_UART_Receive+0x126>
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	691b      	ldr	r3, [r3, #16]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d104      	bne.n	800d0ea <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	61bb      	str	r3, [r7, #24]
 800d0e8:	e003      	b.n	800d0f2 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800d0f2:	e03a      	b.n	800d16a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d0f4:	697a      	ldr	r2, [r7, #20]
 800d0f6:	68f8      	ldr	r0, [r7, #12]
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	9300      	str	r3, [sp, #0]
 800d0fc:	0013      	movs	r3, r2
 800d0fe:	2200      	movs	r2, #0
 800d100:	2120      	movs	r1, #32
 800d102:	f000 fcf9 	bl	800daf8 <UART_WaitOnFlagUntilTimeout>
 800d106:	1e03      	subs	r3, r0, #0
 800d108:	d005      	beq.n	800d116 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	228c      	movs	r2, #140	@ 0x8c
 800d10e:	2120      	movs	r1, #32
 800d110:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800d112:	2303      	movs	r3, #3
 800d114:	e036      	b.n	800d184 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800d116:	69fb      	ldr	r3, [r7, #28]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d10e      	bne.n	800d13a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d122:	b29b      	uxth	r3, r3
 800d124:	2212      	movs	r2, #18
 800d126:	18ba      	adds	r2, r7, r2
 800d128:	8812      	ldrh	r2, [r2, #0]
 800d12a:	4013      	ands	r3, r2
 800d12c:	b29a      	uxth	r2, r3
 800d12e:	69bb      	ldr	r3, [r7, #24]
 800d130:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d132:	69bb      	ldr	r3, [r7, #24]
 800d134:	3302      	adds	r3, #2
 800d136:	61bb      	str	r3, [r7, #24]
 800d138:	e00e      	b.n	800d158 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d140:	b2db      	uxtb	r3, r3
 800d142:	2212      	movs	r2, #18
 800d144:	18ba      	adds	r2, r7, r2
 800d146:	8812      	ldrh	r2, [r2, #0]
 800d148:	b2d2      	uxtb	r2, r2
 800d14a:	4013      	ands	r3, r2
 800d14c:	b2da      	uxtb	r2, r3
 800d14e:	69fb      	ldr	r3, [r7, #28]
 800d150:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800d152:	69fb      	ldr	r3, [r7, #28]
 800d154:	3301      	adds	r3, #1
 800d156:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	225e      	movs	r2, #94	@ 0x5e
 800d15c:	5a9b      	ldrh	r3, [r3, r2]
 800d15e:	b29b      	uxth	r3, r3
 800d160:	3b01      	subs	r3, #1
 800d162:	b299      	uxth	r1, r3
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	225e      	movs	r2, #94	@ 0x5e
 800d168:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	225e      	movs	r2, #94	@ 0x5e
 800d16e:	5a9b      	ldrh	r3, [r3, r2]
 800d170:	b29b      	uxth	r3, r3
 800d172:	2b00      	cmp	r3, #0
 800d174:	d1be      	bne.n	800d0f4 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	228c      	movs	r2, #140	@ 0x8c
 800d17a:	2120      	movs	r1, #32
 800d17c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800d17e:	2300      	movs	r3, #0
 800d180:	e000      	b.n	800d184 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800d182:	2302      	movs	r3, #2
  }
}
 800d184:	0018      	movs	r0, r3
 800d186:	46bd      	mov	sp, r7
 800d188:	b008      	add	sp, #32
 800d18a:	bd80      	pop	{r7, pc}
 800d18c:	000001ff 	.word	0x000001ff

0800d190 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d190:	b5b0      	push	{r4, r5, r7, lr}
 800d192:	b090      	sub	sp, #64	@ 0x40
 800d194:	af00      	add	r7, sp, #0
 800d196:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d198:	231a      	movs	r3, #26
 800d19a:	2220      	movs	r2, #32
 800d19c:	189b      	adds	r3, r3, r2
 800d19e:	19db      	adds	r3, r3, r7
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1a6:	689a      	ldr	r2, [r3, #8]
 800d1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1aa:	691b      	ldr	r3, [r3, #16]
 800d1ac:	431a      	orrs	r2, r3
 800d1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b0:	695b      	ldr	r3, [r3, #20]
 800d1b2:	431a      	orrs	r2, r3
 800d1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b6:	69db      	ldr	r3, [r3, #28]
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	4ac1      	ldr	r2, [pc, #772]	@ (800d4c8 <UART_SetConfig+0x338>)
 800d1c4:	4013      	ands	r3, r2
 800d1c6:	0019      	movs	r1, r3
 800d1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ca:	681a      	ldr	r2, [r3, #0]
 800d1cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1ce:	430b      	orrs	r3, r1
 800d1d0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	685b      	ldr	r3, [r3, #4]
 800d1d8:	4abc      	ldr	r2, [pc, #752]	@ (800d4cc <UART_SetConfig+0x33c>)
 800d1da:	4013      	ands	r3, r2
 800d1dc:	0018      	movs	r0, r3
 800d1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e0:	68d9      	ldr	r1, [r3, #12]
 800d1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e4:	681a      	ldr	r2, [r3, #0]
 800d1e6:	0003      	movs	r3, r0
 800d1e8:	430b      	orrs	r3, r1
 800d1ea:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ee:	699b      	ldr	r3, [r3, #24]
 800d1f0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	4ab6      	ldr	r2, [pc, #728]	@ (800d4d0 <UART_SetConfig+0x340>)
 800d1f8:	4293      	cmp	r3, r2
 800d1fa:	d009      	beq.n	800d210 <UART_SetConfig+0x80>
 800d1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	4ab4      	ldr	r2, [pc, #720]	@ (800d4d4 <UART_SetConfig+0x344>)
 800d202:	4293      	cmp	r3, r2
 800d204:	d004      	beq.n	800d210 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d208:	6a1b      	ldr	r3, [r3, #32]
 800d20a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d20c:	4313      	orrs	r3, r2
 800d20e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	689b      	ldr	r3, [r3, #8]
 800d216:	4ab0      	ldr	r2, [pc, #704]	@ (800d4d8 <UART_SetConfig+0x348>)
 800d218:	4013      	ands	r3, r2
 800d21a:	0019      	movs	r1, r3
 800d21c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d21e:	681a      	ldr	r2, [r3, #0]
 800d220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d222:	430b      	orrs	r3, r1
 800d224:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d22c:	220f      	movs	r2, #15
 800d22e:	4393      	bics	r3, r2
 800d230:	0018      	movs	r0, r3
 800d232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d234:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800d236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d238:	681a      	ldr	r2, [r3, #0]
 800d23a:	0003      	movs	r3, r0
 800d23c:	430b      	orrs	r3, r1
 800d23e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	4aa5      	ldr	r2, [pc, #660]	@ (800d4dc <UART_SetConfig+0x34c>)
 800d246:	4293      	cmp	r3, r2
 800d248:	d131      	bne.n	800d2ae <UART_SetConfig+0x11e>
 800d24a:	4ba5      	ldr	r3, [pc, #660]	@ (800d4e0 <UART_SetConfig+0x350>)
 800d24c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d24e:	2203      	movs	r2, #3
 800d250:	4013      	ands	r3, r2
 800d252:	2b03      	cmp	r3, #3
 800d254:	d01d      	beq.n	800d292 <UART_SetConfig+0x102>
 800d256:	d823      	bhi.n	800d2a0 <UART_SetConfig+0x110>
 800d258:	2b02      	cmp	r3, #2
 800d25a:	d00c      	beq.n	800d276 <UART_SetConfig+0xe6>
 800d25c:	d820      	bhi.n	800d2a0 <UART_SetConfig+0x110>
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d002      	beq.n	800d268 <UART_SetConfig+0xd8>
 800d262:	2b01      	cmp	r3, #1
 800d264:	d00e      	beq.n	800d284 <UART_SetConfig+0xf4>
 800d266:	e01b      	b.n	800d2a0 <UART_SetConfig+0x110>
 800d268:	231b      	movs	r3, #27
 800d26a:	2220      	movs	r2, #32
 800d26c:	189b      	adds	r3, r3, r2
 800d26e:	19db      	adds	r3, r3, r7
 800d270:	2200      	movs	r2, #0
 800d272:	701a      	strb	r2, [r3, #0]
 800d274:	e154      	b.n	800d520 <UART_SetConfig+0x390>
 800d276:	231b      	movs	r3, #27
 800d278:	2220      	movs	r2, #32
 800d27a:	189b      	adds	r3, r3, r2
 800d27c:	19db      	adds	r3, r3, r7
 800d27e:	2202      	movs	r2, #2
 800d280:	701a      	strb	r2, [r3, #0]
 800d282:	e14d      	b.n	800d520 <UART_SetConfig+0x390>
 800d284:	231b      	movs	r3, #27
 800d286:	2220      	movs	r2, #32
 800d288:	189b      	adds	r3, r3, r2
 800d28a:	19db      	adds	r3, r3, r7
 800d28c:	2204      	movs	r2, #4
 800d28e:	701a      	strb	r2, [r3, #0]
 800d290:	e146      	b.n	800d520 <UART_SetConfig+0x390>
 800d292:	231b      	movs	r3, #27
 800d294:	2220      	movs	r2, #32
 800d296:	189b      	adds	r3, r3, r2
 800d298:	19db      	adds	r3, r3, r7
 800d29a:	2208      	movs	r2, #8
 800d29c:	701a      	strb	r2, [r3, #0]
 800d29e:	e13f      	b.n	800d520 <UART_SetConfig+0x390>
 800d2a0:	231b      	movs	r3, #27
 800d2a2:	2220      	movs	r2, #32
 800d2a4:	189b      	adds	r3, r3, r2
 800d2a6:	19db      	adds	r3, r3, r7
 800d2a8:	2210      	movs	r2, #16
 800d2aa:	701a      	strb	r2, [r3, #0]
 800d2ac:	e138      	b.n	800d520 <UART_SetConfig+0x390>
 800d2ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	4a8c      	ldr	r2, [pc, #560]	@ (800d4e4 <UART_SetConfig+0x354>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d131      	bne.n	800d31c <UART_SetConfig+0x18c>
 800d2b8:	4b89      	ldr	r3, [pc, #548]	@ (800d4e0 <UART_SetConfig+0x350>)
 800d2ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2bc:	220c      	movs	r2, #12
 800d2be:	4013      	ands	r3, r2
 800d2c0:	2b0c      	cmp	r3, #12
 800d2c2:	d01d      	beq.n	800d300 <UART_SetConfig+0x170>
 800d2c4:	d823      	bhi.n	800d30e <UART_SetConfig+0x17e>
 800d2c6:	2b08      	cmp	r3, #8
 800d2c8:	d00c      	beq.n	800d2e4 <UART_SetConfig+0x154>
 800d2ca:	d820      	bhi.n	800d30e <UART_SetConfig+0x17e>
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d002      	beq.n	800d2d6 <UART_SetConfig+0x146>
 800d2d0:	2b04      	cmp	r3, #4
 800d2d2:	d00e      	beq.n	800d2f2 <UART_SetConfig+0x162>
 800d2d4:	e01b      	b.n	800d30e <UART_SetConfig+0x17e>
 800d2d6:	231b      	movs	r3, #27
 800d2d8:	2220      	movs	r2, #32
 800d2da:	189b      	adds	r3, r3, r2
 800d2dc:	19db      	adds	r3, r3, r7
 800d2de:	2200      	movs	r2, #0
 800d2e0:	701a      	strb	r2, [r3, #0]
 800d2e2:	e11d      	b.n	800d520 <UART_SetConfig+0x390>
 800d2e4:	231b      	movs	r3, #27
 800d2e6:	2220      	movs	r2, #32
 800d2e8:	189b      	adds	r3, r3, r2
 800d2ea:	19db      	adds	r3, r3, r7
 800d2ec:	2202      	movs	r2, #2
 800d2ee:	701a      	strb	r2, [r3, #0]
 800d2f0:	e116      	b.n	800d520 <UART_SetConfig+0x390>
 800d2f2:	231b      	movs	r3, #27
 800d2f4:	2220      	movs	r2, #32
 800d2f6:	189b      	adds	r3, r3, r2
 800d2f8:	19db      	adds	r3, r3, r7
 800d2fa:	2204      	movs	r2, #4
 800d2fc:	701a      	strb	r2, [r3, #0]
 800d2fe:	e10f      	b.n	800d520 <UART_SetConfig+0x390>
 800d300:	231b      	movs	r3, #27
 800d302:	2220      	movs	r2, #32
 800d304:	189b      	adds	r3, r3, r2
 800d306:	19db      	adds	r3, r3, r7
 800d308:	2208      	movs	r2, #8
 800d30a:	701a      	strb	r2, [r3, #0]
 800d30c:	e108      	b.n	800d520 <UART_SetConfig+0x390>
 800d30e:	231b      	movs	r3, #27
 800d310:	2220      	movs	r2, #32
 800d312:	189b      	adds	r3, r3, r2
 800d314:	19db      	adds	r3, r3, r7
 800d316:	2210      	movs	r2, #16
 800d318:	701a      	strb	r2, [r3, #0]
 800d31a:	e101      	b.n	800d520 <UART_SetConfig+0x390>
 800d31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	4a71      	ldr	r2, [pc, #452]	@ (800d4e8 <UART_SetConfig+0x358>)
 800d322:	4293      	cmp	r3, r2
 800d324:	d131      	bne.n	800d38a <UART_SetConfig+0x1fa>
 800d326:	4b6e      	ldr	r3, [pc, #440]	@ (800d4e0 <UART_SetConfig+0x350>)
 800d328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d32a:	2230      	movs	r2, #48	@ 0x30
 800d32c:	4013      	ands	r3, r2
 800d32e:	2b30      	cmp	r3, #48	@ 0x30
 800d330:	d01d      	beq.n	800d36e <UART_SetConfig+0x1de>
 800d332:	d823      	bhi.n	800d37c <UART_SetConfig+0x1ec>
 800d334:	2b20      	cmp	r3, #32
 800d336:	d00c      	beq.n	800d352 <UART_SetConfig+0x1c2>
 800d338:	d820      	bhi.n	800d37c <UART_SetConfig+0x1ec>
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d002      	beq.n	800d344 <UART_SetConfig+0x1b4>
 800d33e:	2b10      	cmp	r3, #16
 800d340:	d00e      	beq.n	800d360 <UART_SetConfig+0x1d0>
 800d342:	e01b      	b.n	800d37c <UART_SetConfig+0x1ec>
 800d344:	231b      	movs	r3, #27
 800d346:	2220      	movs	r2, #32
 800d348:	189b      	adds	r3, r3, r2
 800d34a:	19db      	adds	r3, r3, r7
 800d34c:	2200      	movs	r2, #0
 800d34e:	701a      	strb	r2, [r3, #0]
 800d350:	e0e6      	b.n	800d520 <UART_SetConfig+0x390>
 800d352:	231b      	movs	r3, #27
 800d354:	2220      	movs	r2, #32
 800d356:	189b      	adds	r3, r3, r2
 800d358:	19db      	adds	r3, r3, r7
 800d35a:	2202      	movs	r2, #2
 800d35c:	701a      	strb	r2, [r3, #0]
 800d35e:	e0df      	b.n	800d520 <UART_SetConfig+0x390>
 800d360:	231b      	movs	r3, #27
 800d362:	2220      	movs	r2, #32
 800d364:	189b      	adds	r3, r3, r2
 800d366:	19db      	adds	r3, r3, r7
 800d368:	2204      	movs	r2, #4
 800d36a:	701a      	strb	r2, [r3, #0]
 800d36c:	e0d8      	b.n	800d520 <UART_SetConfig+0x390>
 800d36e:	231b      	movs	r3, #27
 800d370:	2220      	movs	r2, #32
 800d372:	189b      	adds	r3, r3, r2
 800d374:	19db      	adds	r3, r3, r7
 800d376:	2208      	movs	r2, #8
 800d378:	701a      	strb	r2, [r3, #0]
 800d37a:	e0d1      	b.n	800d520 <UART_SetConfig+0x390>
 800d37c:	231b      	movs	r3, #27
 800d37e:	2220      	movs	r2, #32
 800d380:	189b      	adds	r3, r3, r2
 800d382:	19db      	adds	r3, r3, r7
 800d384:	2210      	movs	r2, #16
 800d386:	701a      	strb	r2, [r3, #0]
 800d388:	e0ca      	b.n	800d520 <UART_SetConfig+0x390>
 800d38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	4a57      	ldr	r2, [pc, #348]	@ (800d4ec <UART_SetConfig+0x35c>)
 800d390:	4293      	cmp	r3, r2
 800d392:	d106      	bne.n	800d3a2 <UART_SetConfig+0x212>
 800d394:	231b      	movs	r3, #27
 800d396:	2220      	movs	r2, #32
 800d398:	189b      	adds	r3, r3, r2
 800d39a:	19db      	adds	r3, r3, r7
 800d39c:	2200      	movs	r2, #0
 800d39e:	701a      	strb	r2, [r3, #0]
 800d3a0:	e0be      	b.n	800d520 <UART_SetConfig+0x390>
 800d3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	4a52      	ldr	r2, [pc, #328]	@ (800d4f0 <UART_SetConfig+0x360>)
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	d106      	bne.n	800d3ba <UART_SetConfig+0x22a>
 800d3ac:	231b      	movs	r3, #27
 800d3ae:	2220      	movs	r2, #32
 800d3b0:	189b      	adds	r3, r3, r2
 800d3b2:	19db      	adds	r3, r3, r7
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	701a      	strb	r2, [r3, #0]
 800d3b8:	e0b2      	b.n	800d520 <UART_SetConfig+0x390>
 800d3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	4a4d      	ldr	r2, [pc, #308]	@ (800d4f4 <UART_SetConfig+0x364>)
 800d3c0:	4293      	cmp	r3, r2
 800d3c2:	d106      	bne.n	800d3d2 <UART_SetConfig+0x242>
 800d3c4:	231b      	movs	r3, #27
 800d3c6:	2220      	movs	r2, #32
 800d3c8:	189b      	adds	r3, r3, r2
 800d3ca:	19db      	adds	r3, r3, r7
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	701a      	strb	r2, [r3, #0]
 800d3d0:	e0a6      	b.n	800d520 <UART_SetConfig+0x390>
 800d3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	4a3e      	ldr	r2, [pc, #248]	@ (800d4d0 <UART_SetConfig+0x340>)
 800d3d8:	4293      	cmp	r3, r2
 800d3da:	d13e      	bne.n	800d45a <UART_SetConfig+0x2ca>
 800d3dc:	4b40      	ldr	r3, [pc, #256]	@ (800d4e0 <UART_SetConfig+0x350>)
 800d3de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d3e0:	23c0      	movs	r3, #192	@ 0xc0
 800d3e2:	011b      	lsls	r3, r3, #4
 800d3e4:	4013      	ands	r3, r2
 800d3e6:	22c0      	movs	r2, #192	@ 0xc0
 800d3e8:	0112      	lsls	r2, r2, #4
 800d3ea:	4293      	cmp	r3, r2
 800d3ec:	d027      	beq.n	800d43e <UART_SetConfig+0x2ae>
 800d3ee:	22c0      	movs	r2, #192	@ 0xc0
 800d3f0:	0112      	lsls	r2, r2, #4
 800d3f2:	4293      	cmp	r3, r2
 800d3f4:	d82a      	bhi.n	800d44c <UART_SetConfig+0x2bc>
 800d3f6:	2280      	movs	r2, #128	@ 0x80
 800d3f8:	0112      	lsls	r2, r2, #4
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d011      	beq.n	800d422 <UART_SetConfig+0x292>
 800d3fe:	2280      	movs	r2, #128	@ 0x80
 800d400:	0112      	lsls	r2, r2, #4
 800d402:	4293      	cmp	r3, r2
 800d404:	d822      	bhi.n	800d44c <UART_SetConfig+0x2bc>
 800d406:	2b00      	cmp	r3, #0
 800d408:	d004      	beq.n	800d414 <UART_SetConfig+0x284>
 800d40a:	2280      	movs	r2, #128	@ 0x80
 800d40c:	00d2      	lsls	r2, r2, #3
 800d40e:	4293      	cmp	r3, r2
 800d410:	d00e      	beq.n	800d430 <UART_SetConfig+0x2a0>
 800d412:	e01b      	b.n	800d44c <UART_SetConfig+0x2bc>
 800d414:	231b      	movs	r3, #27
 800d416:	2220      	movs	r2, #32
 800d418:	189b      	adds	r3, r3, r2
 800d41a:	19db      	adds	r3, r3, r7
 800d41c:	2200      	movs	r2, #0
 800d41e:	701a      	strb	r2, [r3, #0]
 800d420:	e07e      	b.n	800d520 <UART_SetConfig+0x390>
 800d422:	231b      	movs	r3, #27
 800d424:	2220      	movs	r2, #32
 800d426:	189b      	adds	r3, r3, r2
 800d428:	19db      	adds	r3, r3, r7
 800d42a:	2202      	movs	r2, #2
 800d42c:	701a      	strb	r2, [r3, #0]
 800d42e:	e077      	b.n	800d520 <UART_SetConfig+0x390>
 800d430:	231b      	movs	r3, #27
 800d432:	2220      	movs	r2, #32
 800d434:	189b      	adds	r3, r3, r2
 800d436:	19db      	adds	r3, r3, r7
 800d438:	2204      	movs	r2, #4
 800d43a:	701a      	strb	r2, [r3, #0]
 800d43c:	e070      	b.n	800d520 <UART_SetConfig+0x390>
 800d43e:	231b      	movs	r3, #27
 800d440:	2220      	movs	r2, #32
 800d442:	189b      	adds	r3, r3, r2
 800d444:	19db      	adds	r3, r3, r7
 800d446:	2208      	movs	r2, #8
 800d448:	701a      	strb	r2, [r3, #0]
 800d44a:	e069      	b.n	800d520 <UART_SetConfig+0x390>
 800d44c:	231b      	movs	r3, #27
 800d44e:	2220      	movs	r2, #32
 800d450:	189b      	adds	r3, r3, r2
 800d452:	19db      	adds	r3, r3, r7
 800d454:	2210      	movs	r2, #16
 800d456:	701a      	strb	r2, [r3, #0]
 800d458:	e062      	b.n	800d520 <UART_SetConfig+0x390>
 800d45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	4a1d      	ldr	r2, [pc, #116]	@ (800d4d4 <UART_SetConfig+0x344>)
 800d460:	4293      	cmp	r3, r2
 800d462:	d157      	bne.n	800d514 <UART_SetConfig+0x384>
 800d464:	4b1e      	ldr	r3, [pc, #120]	@ (800d4e0 <UART_SetConfig+0x350>)
 800d466:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d468:	23c0      	movs	r3, #192	@ 0xc0
 800d46a:	009b      	lsls	r3, r3, #2
 800d46c:	4013      	ands	r3, r2
 800d46e:	22c0      	movs	r2, #192	@ 0xc0
 800d470:	0092      	lsls	r2, r2, #2
 800d472:	4293      	cmp	r3, r2
 800d474:	d040      	beq.n	800d4f8 <UART_SetConfig+0x368>
 800d476:	22c0      	movs	r2, #192	@ 0xc0
 800d478:	0092      	lsls	r2, r2, #2
 800d47a:	4293      	cmp	r3, r2
 800d47c:	d843      	bhi.n	800d506 <UART_SetConfig+0x376>
 800d47e:	2280      	movs	r2, #128	@ 0x80
 800d480:	0092      	lsls	r2, r2, #2
 800d482:	4293      	cmp	r3, r2
 800d484:	d011      	beq.n	800d4aa <UART_SetConfig+0x31a>
 800d486:	2280      	movs	r2, #128	@ 0x80
 800d488:	0092      	lsls	r2, r2, #2
 800d48a:	4293      	cmp	r3, r2
 800d48c:	d83b      	bhi.n	800d506 <UART_SetConfig+0x376>
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d004      	beq.n	800d49c <UART_SetConfig+0x30c>
 800d492:	2280      	movs	r2, #128	@ 0x80
 800d494:	0052      	lsls	r2, r2, #1
 800d496:	4293      	cmp	r3, r2
 800d498:	d00e      	beq.n	800d4b8 <UART_SetConfig+0x328>
 800d49a:	e034      	b.n	800d506 <UART_SetConfig+0x376>
 800d49c:	231b      	movs	r3, #27
 800d49e:	2220      	movs	r2, #32
 800d4a0:	189b      	adds	r3, r3, r2
 800d4a2:	19db      	adds	r3, r3, r7
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	701a      	strb	r2, [r3, #0]
 800d4a8:	e03a      	b.n	800d520 <UART_SetConfig+0x390>
 800d4aa:	231b      	movs	r3, #27
 800d4ac:	2220      	movs	r2, #32
 800d4ae:	189b      	adds	r3, r3, r2
 800d4b0:	19db      	adds	r3, r3, r7
 800d4b2:	2202      	movs	r2, #2
 800d4b4:	701a      	strb	r2, [r3, #0]
 800d4b6:	e033      	b.n	800d520 <UART_SetConfig+0x390>
 800d4b8:	231b      	movs	r3, #27
 800d4ba:	2220      	movs	r2, #32
 800d4bc:	189b      	adds	r3, r3, r2
 800d4be:	19db      	adds	r3, r3, r7
 800d4c0:	2204      	movs	r2, #4
 800d4c2:	701a      	strb	r2, [r3, #0]
 800d4c4:	e02c      	b.n	800d520 <UART_SetConfig+0x390>
 800d4c6:	46c0      	nop			@ (mov r8, r8)
 800d4c8:	cfff69f3 	.word	0xcfff69f3
 800d4cc:	ffffcfff 	.word	0xffffcfff
 800d4d0:	40008000 	.word	0x40008000
 800d4d4:	40008400 	.word	0x40008400
 800d4d8:	11fff4ff 	.word	0x11fff4ff
 800d4dc:	40013800 	.word	0x40013800
 800d4e0:	40021000 	.word	0x40021000
 800d4e4:	40004400 	.word	0x40004400
 800d4e8:	40004800 	.word	0x40004800
 800d4ec:	40004c00 	.word	0x40004c00
 800d4f0:	40005000 	.word	0x40005000
 800d4f4:	40013c00 	.word	0x40013c00
 800d4f8:	231b      	movs	r3, #27
 800d4fa:	2220      	movs	r2, #32
 800d4fc:	189b      	adds	r3, r3, r2
 800d4fe:	19db      	adds	r3, r3, r7
 800d500:	2208      	movs	r2, #8
 800d502:	701a      	strb	r2, [r3, #0]
 800d504:	e00c      	b.n	800d520 <UART_SetConfig+0x390>
 800d506:	231b      	movs	r3, #27
 800d508:	2220      	movs	r2, #32
 800d50a:	189b      	adds	r3, r3, r2
 800d50c:	19db      	adds	r3, r3, r7
 800d50e:	2210      	movs	r2, #16
 800d510:	701a      	strb	r2, [r3, #0]
 800d512:	e005      	b.n	800d520 <UART_SetConfig+0x390>
 800d514:	231b      	movs	r3, #27
 800d516:	2220      	movs	r2, #32
 800d518:	189b      	adds	r3, r3, r2
 800d51a:	19db      	adds	r3, r3, r7
 800d51c:	2210      	movs	r2, #16
 800d51e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	4ac1      	ldr	r2, [pc, #772]	@ (800d82c <UART_SetConfig+0x69c>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d005      	beq.n	800d536 <UART_SetConfig+0x3a6>
 800d52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	4ac0      	ldr	r2, [pc, #768]	@ (800d830 <UART_SetConfig+0x6a0>)
 800d530:	4293      	cmp	r3, r2
 800d532:	d000      	beq.n	800d536 <UART_SetConfig+0x3a6>
 800d534:	e093      	b.n	800d65e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d536:	231b      	movs	r3, #27
 800d538:	2220      	movs	r2, #32
 800d53a:	189b      	adds	r3, r3, r2
 800d53c:	19db      	adds	r3, r3, r7
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	2b08      	cmp	r3, #8
 800d542:	d015      	beq.n	800d570 <UART_SetConfig+0x3e0>
 800d544:	dc18      	bgt.n	800d578 <UART_SetConfig+0x3e8>
 800d546:	2b04      	cmp	r3, #4
 800d548:	d00d      	beq.n	800d566 <UART_SetConfig+0x3d6>
 800d54a:	dc15      	bgt.n	800d578 <UART_SetConfig+0x3e8>
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d002      	beq.n	800d556 <UART_SetConfig+0x3c6>
 800d550:	2b02      	cmp	r3, #2
 800d552:	d005      	beq.n	800d560 <UART_SetConfig+0x3d0>
 800d554:	e010      	b.n	800d578 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d556:	f7fd fdbd 	bl	800b0d4 <HAL_RCC_GetPCLK1Freq>
 800d55a:	0003      	movs	r3, r0
 800d55c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d55e:	e014      	b.n	800d58a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d560:	4bb4      	ldr	r3, [pc, #720]	@ (800d834 <UART_SetConfig+0x6a4>)
 800d562:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d564:	e011      	b.n	800d58a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d566:	f7fd fd29 	bl	800afbc <HAL_RCC_GetSysClockFreq>
 800d56a:	0003      	movs	r3, r0
 800d56c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d56e:	e00c      	b.n	800d58a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d570:	2380      	movs	r3, #128	@ 0x80
 800d572:	021b      	lsls	r3, r3, #8
 800d574:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d576:	e008      	b.n	800d58a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800d578:	2300      	movs	r3, #0
 800d57a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d57c:	231a      	movs	r3, #26
 800d57e:	2220      	movs	r2, #32
 800d580:	189b      	adds	r3, r3, r2
 800d582:	19db      	adds	r3, r3, r7
 800d584:	2201      	movs	r2, #1
 800d586:	701a      	strb	r2, [r3, #0]
        break;
 800d588:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d58a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d100      	bne.n	800d592 <UART_SetConfig+0x402>
 800d590:	e135      	b.n	800d7fe <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d594:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d596:	4ba8      	ldr	r3, [pc, #672]	@ (800d838 <UART_SetConfig+0x6a8>)
 800d598:	0052      	lsls	r2, r2, #1
 800d59a:	5ad3      	ldrh	r3, [r2, r3]
 800d59c:	0019      	movs	r1, r3
 800d59e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d5a0:	f7f2 fdd8 	bl	8000154 <__udivsi3>
 800d5a4:	0003      	movs	r3, r0
 800d5a6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d5a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5aa:	685a      	ldr	r2, [r3, #4]
 800d5ac:	0013      	movs	r3, r2
 800d5ae:	005b      	lsls	r3, r3, #1
 800d5b0:	189b      	adds	r3, r3, r2
 800d5b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5b4:	429a      	cmp	r2, r3
 800d5b6:	d305      	bcc.n	800d5c4 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ba:	685b      	ldr	r3, [r3, #4]
 800d5bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d5be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5c0:	429a      	cmp	r2, r3
 800d5c2:	d906      	bls.n	800d5d2 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800d5c4:	231a      	movs	r3, #26
 800d5c6:	2220      	movs	r2, #32
 800d5c8:	189b      	adds	r3, r3, r2
 800d5ca:	19db      	adds	r3, r3, r7
 800d5cc:	2201      	movs	r2, #1
 800d5ce:	701a      	strb	r2, [r3, #0]
 800d5d0:	e044      	b.n	800d65c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d5d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5d4:	61bb      	str	r3, [r7, #24]
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	61fb      	str	r3, [r7, #28]
 800d5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d5de:	4b96      	ldr	r3, [pc, #600]	@ (800d838 <UART_SetConfig+0x6a8>)
 800d5e0:	0052      	lsls	r2, r2, #1
 800d5e2:	5ad3      	ldrh	r3, [r2, r3]
 800d5e4:	613b      	str	r3, [r7, #16]
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	617b      	str	r3, [r7, #20]
 800d5ea:	693a      	ldr	r2, [r7, #16]
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	69b8      	ldr	r0, [r7, #24]
 800d5f0:	69f9      	ldr	r1, [r7, #28]
 800d5f2:	f7f2 ff9d 	bl	8000530 <__aeabi_uldivmod>
 800d5f6:	0002      	movs	r2, r0
 800d5f8:	000b      	movs	r3, r1
 800d5fa:	0e11      	lsrs	r1, r2, #24
 800d5fc:	021d      	lsls	r5, r3, #8
 800d5fe:	430d      	orrs	r5, r1
 800d600:	0214      	lsls	r4, r2, #8
 800d602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d604:	685b      	ldr	r3, [r3, #4]
 800d606:	085b      	lsrs	r3, r3, #1
 800d608:	60bb      	str	r3, [r7, #8]
 800d60a:	2300      	movs	r3, #0
 800d60c:	60fb      	str	r3, [r7, #12]
 800d60e:	68b8      	ldr	r0, [r7, #8]
 800d610:	68f9      	ldr	r1, [r7, #12]
 800d612:	1900      	adds	r0, r0, r4
 800d614:	4169      	adcs	r1, r5
 800d616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d618:	685b      	ldr	r3, [r3, #4]
 800d61a:	603b      	str	r3, [r7, #0]
 800d61c:	2300      	movs	r3, #0
 800d61e:	607b      	str	r3, [r7, #4]
 800d620:	683a      	ldr	r2, [r7, #0]
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f7f2 ff84 	bl	8000530 <__aeabi_uldivmod>
 800d628:	0002      	movs	r2, r0
 800d62a:	000b      	movs	r3, r1
 800d62c:	0013      	movs	r3, r2
 800d62e:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d630:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d632:	23c0      	movs	r3, #192	@ 0xc0
 800d634:	009b      	lsls	r3, r3, #2
 800d636:	429a      	cmp	r2, r3
 800d638:	d309      	bcc.n	800d64e <UART_SetConfig+0x4be>
 800d63a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d63c:	2380      	movs	r3, #128	@ 0x80
 800d63e:	035b      	lsls	r3, r3, #13
 800d640:	429a      	cmp	r2, r3
 800d642:	d204      	bcs.n	800d64e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800d644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d64a:	60da      	str	r2, [r3, #12]
 800d64c:	e006      	b.n	800d65c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800d64e:	231a      	movs	r3, #26
 800d650:	2220      	movs	r2, #32
 800d652:	189b      	adds	r3, r3, r2
 800d654:	19db      	adds	r3, r3, r7
 800d656:	2201      	movs	r2, #1
 800d658:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800d65a:	e0d0      	b.n	800d7fe <UART_SetConfig+0x66e>
 800d65c:	e0cf      	b.n	800d7fe <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d660:	69da      	ldr	r2, [r3, #28]
 800d662:	2380      	movs	r3, #128	@ 0x80
 800d664:	021b      	lsls	r3, r3, #8
 800d666:	429a      	cmp	r2, r3
 800d668:	d000      	beq.n	800d66c <UART_SetConfig+0x4dc>
 800d66a:	e070      	b.n	800d74e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800d66c:	231b      	movs	r3, #27
 800d66e:	2220      	movs	r2, #32
 800d670:	189b      	adds	r3, r3, r2
 800d672:	19db      	adds	r3, r3, r7
 800d674:	781b      	ldrb	r3, [r3, #0]
 800d676:	2b08      	cmp	r3, #8
 800d678:	d015      	beq.n	800d6a6 <UART_SetConfig+0x516>
 800d67a:	dc18      	bgt.n	800d6ae <UART_SetConfig+0x51e>
 800d67c:	2b04      	cmp	r3, #4
 800d67e:	d00d      	beq.n	800d69c <UART_SetConfig+0x50c>
 800d680:	dc15      	bgt.n	800d6ae <UART_SetConfig+0x51e>
 800d682:	2b00      	cmp	r3, #0
 800d684:	d002      	beq.n	800d68c <UART_SetConfig+0x4fc>
 800d686:	2b02      	cmp	r3, #2
 800d688:	d005      	beq.n	800d696 <UART_SetConfig+0x506>
 800d68a:	e010      	b.n	800d6ae <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d68c:	f7fd fd22 	bl	800b0d4 <HAL_RCC_GetPCLK1Freq>
 800d690:	0003      	movs	r3, r0
 800d692:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d694:	e014      	b.n	800d6c0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d696:	4b67      	ldr	r3, [pc, #412]	@ (800d834 <UART_SetConfig+0x6a4>)
 800d698:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d69a:	e011      	b.n	800d6c0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d69c:	f7fd fc8e 	bl	800afbc <HAL_RCC_GetSysClockFreq>
 800d6a0:	0003      	movs	r3, r0
 800d6a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d6a4:	e00c      	b.n	800d6c0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d6a6:	2380      	movs	r3, #128	@ 0x80
 800d6a8:	021b      	lsls	r3, r3, #8
 800d6aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d6ac:	e008      	b.n	800d6c0 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d6b2:	231a      	movs	r3, #26
 800d6b4:	2220      	movs	r2, #32
 800d6b6:	189b      	adds	r3, r3, r2
 800d6b8:	19db      	adds	r3, r3, r7
 800d6ba:	2201      	movs	r2, #1
 800d6bc:	701a      	strb	r2, [r3, #0]
        break;
 800d6be:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d6c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d100      	bne.n	800d6c8 <UART_SetConfig+0x538>
 800d6c6:	e09a      	b.n	800d7fe <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d6cc:	4b5a      	ldr	r3, [pc, #360]	@ (800d838 <UART_SetConfig+0x6a8>)
 800d6ce:	0052      	lsls	r2, r2, #1
 800d6d0:	5ad3      	ldrh	r3, [r2, r3]
 800d6d2:	0019      	movs	r1, r3
 800d6d4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d6d6:	f7f2 fd3d 	bl	8000154 <__udivsi3>
 800d6da:	0003      	movs	r3, r0
 800d6dc:	005a      	lsls	r2, r3, #1
 800d6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e0:	685b      	ldr	r3, [r3, #4]
 800d6e2:	085b      	lsrs	r3, r3, #1
 800d6e4:	18d2      	adds	r2, r2, r3
 800d6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e8:	685b      	ldr	r3, [r3, #4]
 800d6ea:	0019      	movs	r1, r3
 800d6ec:	0010      	movs	r0, r2
 800d6ee:	f7f2 fd31 	bl	8000154 <__udivsi3>
 800d6f2:	0003      	movs	r3, r0
 800d6f4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d6f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f8:	2b0f      	cmp	r3, #15
 800d6fa:	d921      	bls.n	800d740 <UART_SetConfig+0x5b0>
 800d6fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6fe:	2380      	movs	r3, #128	@ 0x80
 800d700:	025b      	lsls	r3, r3, #9
 800d702:	429a      	cmp	r2, r3
 800d704:	d21c      	bcs.n	800d740 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d708:	b29a      	uxth	r2, r3
 800d70a:	200e      	movs	r0, #14
 800d70c:	2420      	movs	r4, #32
 800d70e:	1903      	adds	r3, r0, r4
 800d710:	19db      	adds	r3, r3, r7
 800d712:	210f      	movs	r1, #15
 800d714:	438a      	bics	r2, r1
 800d716:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d71a:	085b      	lsrs	r3, r3, #1
 800d71c:	b29b      	uxth	r3, r3
 800d71e:	2207      	movs	r2, #7
 800d720:	4013      	ands	r3, r2
 800d722:	b299      	uxth	r1, r3
 800d724:	1903      	adds	r3, r0, r4
 800d726:	19db      	adds	r3, r3, r7
 800d728:	1902      	adds	r2, r0, r4
 800d72a:	19d2      	adds	r2, r2, r7
 800d72c:	8812      	ldrh	r2, [r2, #0]
 800d72e:	430a      	orrs	r2, r1
 800d730:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800d732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	1902      	adds	r2, r0, r4
 800d738:	19d2      	adds	r2, r2, r7
 800d73a:	8812      	ldrh	r2, [r2, #0]
 800d73c:	60da      	str	r2, [r3, #12]
 800d73e:	e05e      	b.n	800d7fe <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800d740:	231a      	movs	r3, #26
 800d742:	2220      	movs	r2, #32
 800d744:	189b      	adds	r3, r3, r2
 800d746:	19db      	adds	r3, r3, r7
 800d748:	2201      	movs	r2, #1
 800d74a:	701a      	strb	r2, [r3, #0]
 800d74c:	e057      	b.n	800d7fe <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d74e:	231b      	movs	r3, #27
 800d750:	2220      	movs	r2, #32
 800d752:	189b      	adds	r3, r3, r2
 800d754:	19db      	adds	r3, r3, r7
 800d756:	781b      	ldrb	r3, [r3, #0]
 800d758:	2b08      	cmp	r3, #8
 800d75a:	d015      	beq.n	800d788 <UART_SetConfig+0x5f8>
 800d75c:	dc18      	bgt.n	800d790 <UART_SetConfig+0x600>
 800d75e:	2b04      	cmp	r3, #4
 800d760:	d00d      	beq.n	800d77e <UART_SetConfig+0x5ee>
 800d762:	dc15      	bgt.n	800d790 <UART_SetConfig+0x600>
 800d764:	2b00      	cmp	r3, #0
 800d766:	d002      	beq.n	800d76e <UART_SetConfig+0x5de>
 800d768:	2b02      	cmp	r3, #2
 800d76a:	d005      	beq.n	800d778 <UART_SetConfig+0x5e8>
 800d76c:	e010      	b.n	800d790 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d76e:	f7fd fcb1 	bl	800b0d4 <HAL_RCC_GetPCLK1Freq>
 800d772:	0003      	movs	r3, r0
 800d774:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d776:	e014      	b.n	800d7a2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d778:	4b2e      	ldr	r3, [pc, #184]	@ (800d834 <UART_SetConfig+0x6a4>)
 800d77a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d77c:	e011      	b.n	800d7a2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d77e:	f7fd fc1d 	bl	800afbc <HAL_RCC_GetSysClockFreq>
 800d782:	0003      	movs	r3, r0
 800d784:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d786:	e00c      	b.n	800d7a2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d788:	2380      	movs	r3, #128	@ 0x80
 800d78a:	021b      	lsls	r3, r3, #8
 800d78c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d78e:	e008      	b.n	800d7a2 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800d790:	2300      	movs	r3, #0
 800d792:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d794:	231a      	movs	r3, #26
 800d796:	2220      	movs	r2, #32
 800d798:	189b      	adds	r3, r3, r2
 800d79a:	19db      	adds	r3, r3, r7
 800d79c:	2201      	movs	r2, #1
 800d79e:	701a      	strb	r2, [r3, #0]
        break;
 800d7a0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800d7a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d02a      	beq.n	800d7fe <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d7ac:	4b22      	ldr	r3, [pc, #136]	@ (800d838 <UART_SetConfig+0x6a8>)
 800d7ae:	0052      	lsls	r2, r2, #1
 800d7b0:	5ad3      	ldrh	r3, [r2, r3]
 800d7b2:	0019      	movs	r1, r3
 800d7b4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d7b6:	f7f2 fccd 	bl	8000154 <__udivsi3>
 800d7ba:	0003      	movs	r3, r0
 800d7bc:	001a      	movs	r2, r3
 800d7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7c0:	685b      	ldr	r3, [r3, #4]
 800d7c2:	085b      	lsrs	r3, r3, #1
 800d7c4:	18d2      	adds	r2, r2, r3
 800d7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7c8:	685b      	ldr	r3, [r3, #4]
 800d7ca:	0019      	movs	r1, r3
 800d7cc:	0010      	movs	r0, r2
 800d7ce:	f7f2 fcc1 	bl	8000154 <__udivsi3>
 800d7d2:	0003      	movs	r3, r0
 800d7d4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7d8:	2b0f      	cmp	r3, #15
 800d7da:	d90a      	bls.n	800d7f2 <UART_SetConfig+0x662>
 800d7dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d7de:	2380      	movs	r3, #128	@ 0x80
 800d7e0:	025b      	lsls	r3, r3, #9
 800d7e2:	429a      	cmp	r2, r3
 800d7e4:	d205      	bcs.n	800d7f2 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7e8:	b29a      	uxth	r2, r3
 800d7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	60da      	str	r2, [r3, #12]
 800d7f0:	e005      	b.n	800d7fe <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800d7f2:	231a      	movs	r3, #26
 800d7f4:	2220      	movs	r2, #32
 800d7f6:	189b      	adds	r3, r3, r2
 800d7f8:	19db      	adds	r3, r3, r7
 800d7fa:	2201      	movs	r2, #1
 800d7fc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d800:	226a      	movs	r2, #106	@ 0x6a
 800d802:	2101      	movs	r1, #1
 800d804:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800d806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d808:	2268      	movs	r2, #104	@ 0x68
 800d80a:	2101      	movs	r1, #1
 800d80c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d80e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d810:	2200      	movs	r2, #0
 800d812:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d816:	2200      	movs	r2, #0
 800d818:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d81a:	231a      	movs	r3, #26
 800d81c:	2220      	movs	r2, #32
 800d81e:	189b      	adds	r3, r3, r2
 800d820:	19db      	adds	r3, r3, r7
 800d822:	781b      	ldrb	r3, [r3, #0]
}
 800d824:	0018      	movs	r0, r3
 800d826:	46bd      	mov	sp, r7
 800d828:	b010      	add	sp, #64	@ 0x40
 800d82a:	bdb0      	pop	{r4, r5, r7, pc}
 800d82c:	40008000 	.word	0x40008000
 800d830:	40008400 	.word	0x40008400
 800d834:	00f42400 	.word	0x00f42400
 800d838:	0801c2fc 	.word	0x0801c2fc

0800d83c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b082      	sub	sp, #8
 800d840:	af00      	add	r7, sp, #0
 800d842:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d848:	2208      	movs	r2, #8
 800d84a:	4013      	ands	r3, r2
 800d84c:	d00b      	beq.n	800d866 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	685b      	ldr	r3, [r3, #4]
 800d854:	4a4a      	ldr	r2, [pc, #296]	@ (800d980 <UART_AdvFeatureConfig+0x144>)
 800d856:	4013      	ands	r3, r2
 800d858:	0019      	movs	r1, r3
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	430a      	orrs	r2, r1
 800d864:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d86a:	2201      	movs	r2, #1
 800d86c:	4013      	ands	r3, r2
 800d86e:	d00b      	beq.n	800d888 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	685b      	ldr	r3, [r3, #4]
 800d876:	4a43      	ldr	r2, [pc, #268]	@ (800d984 <UART_AdvFeatureConfig+0x148>)
 800d878:	4013      	ands	r3, r2
 800d87a:	0019      	movs	r1, r3
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	430a      	orrs	r2, r1
 800d886:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d88c:	2202      	movs	r2, #2
 800d88e:	4013      	ands	r3, r2
 800d890:	d00b      	beq.n	800d8aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	685b      	ldr	r3, [r3, #4]
 800d898:	4a3b      	ldr	r2, [pc, #236]	@ (800d988 <UART_AdvFeatureConfig+0x14c>)
 800d89a:	4013      	ands	r3, r2
 800d89c:	0019      	movs	r1, r3
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	430a      	orrs	r2, r1
 800d8a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8ae:	2204      	movs	r2, #4
 800d8b0:	4013      	ands	r3, r2
 800d8b2:	d00b      	beq.n	800d8cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	685b      	ldr	r3, [r3, #4]
 800d8ba:	4a34      	ldr	r2, [pc, #208]	@ (800d98c <UART_AdvFeatureConfig+0x150>)
 800d8bc:	4013      	ands	r3, r2
 800d8be:	0019      	movs	r1, r3
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	430a      	orrs	r2, r1
 800d8ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8d0:	2210      	movs	r2, #16
 800d8d2:	4013      	ands	r3, r2
 800d8d4:	d00b      	beq.n	800d8ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	689b      	ldr	r3, [r3, #8]
 800d8dc:	4a2c      	ldr	r2, [pc, #176]	@ (800d990 <UART_AdvFeatureConfig+0x154>)
 800d8de:	4013      	ands	r3, r2
 800d8e0:	0019      	movs	r1, r3
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	430a      	orrs	r2, r1
 800d8ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8f2:	2220      	movs	r2, #32
 800d8f4:	4013      	ands	r3, r2
 800d8f6:	d00b      	beq.n	800d910 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	689b      	ldr	r3, [r3, #8]
 800d8fe:	4a25      	ldr	r2, [pc, #148]	@ (800d994 <UART_AdvFeatureConfig+0x158>)
 800d900:	4013      	ands	r3, r2
 800d902:	0019      	movs	r1, r3
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	430a      	orrs	r2, r1
 800d90e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d914:	2240      	movs	r2, #64	@ 0x40
 800d916:	4013      	ands	r3, r2
 800d918:	d01d      	beq.n	800d956 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	685b      	ldr	r3, [r3, #4]
 800d920:	4a1d      	ldr	r2, [pc, #116]	@ (800d998 <UART_AdvFeatureConfig+0x15c>)
 800d922:	4013      	ands	r3, r2
 800d924:	0019      	movs	r1, r3
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	430a      	orrs	r2, r1
 800d930:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d936:	2380      	movs	r3, #128	@ 0x80
 800d938:	035b      	lsls	r3, r3, #13
 800d93a:	429a      	cmp	r2, r3
 800d93c:	d10b      	bne.n	800d956 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	685b      	ldr	r3, [r3, #4]
 800d944:	4a15      	ldr	r2, [pc, #84]	@ (800d99c <UART_AdvFeatureConfig+0x160>)
 800d946:	4013      	ands	r3, r2
 800d948:	0019      	movs	r1, r3
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	430a      	orrs	r2, r1
 800d954:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d95a:	2280      	movs	r2, #128	@ 0x80
 800d95c:	4013      	ands	r3, r2
 800d95e:	d00b      	beq.n	800d978 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	685b      	ldr	r3, [r3, #4]
 800d966:	4a0e      	ldr	r2, [pc, #56]	@ (800d9a0 <UART_AdvFeatureConfig+0x164>)
 800d968:	4013      	ands	r3, r2
 800d96a:	0019      	movs	r1, r3
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	430a      	orrs	r2, r1
 800d976:	605a      	str	r2, [r3, #4]
  }
}
 800d978:	46c0      	nop			@ (mov r8, r8)
 800d97a:	46bd      	mov	sp, r7
 800d97c:	b002      	add	sp, #8
 800d97e:	bd80      	pop	{r7, pc}
 800d980:	ffff7fff 	.word	0xffff7fff
 800d984:	fffdffff 	.word	0xfffdffff
 800d988:	fffeffff 	.word	0xfffeffff
 800d98c:	fffbffff 	.word	0xfffbffff
 800d990:	ffffefff 	.word	0xffffefff
 800d994:	ffffdfff 	.word	0xffffdfff
 800d998:	ffefffff 	.word	0xffefffff
 800d99c:	ff9fffff 	.word	0xff9fffff
 800d9a0:	fff7ffff 	.word	0xfff7ffff

0800d9a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b092      	sub	sp, #72	@ 0x48
 800d9a8:	af02      	add	r7, sp, #8
 800d9aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	2290      	movs	r2, #144	@ 0x90
 800d9b0:	2100      	movs	r1, #0
 800d9b2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d9b4:	f7fb fb5c 	bl	8009070 <HAL_GetTick>
 800d9b8:	0003      	movs	r3, r0
 800d9ba:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	2208      	movs	r2, #8
 800d9c4:	4013      	ands	r3, r2
 800d9c6:	2b08      	cmp	r3, #8
 800d9c8:	d12d      	bne.n	800da26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d9ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9cc:	2280      	movs	r2, #128	@ 0x80
 800d9ce:	0391      	lsls	r1, r2, #14
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	4a47      	ldr	r2, [pc, #284]	@ (800daf0 <UART_CheckIdleState+0x14c>)
 800d9d4:	9200      	str	r2, [sp, #0]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	f000 f88e 	bl	800daf8 <UART_WaitOnFlagUntilTimeout>
 800d9dc:	1e03      	subs	r3, r0, #0
 800d9de:	d022      	beq.n	800da26 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d9e0:	f3ef 8310 	mrs	r3, PRIMASK
 800d9e4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800d9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d9e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d9ea:	2301      	movs	r3, #1
 800d9ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9f0:	f383 8810 	msr	PRIMASK, r3
}
 800d9f4:	46c0      	nop			@ (mov r8, r8)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	681a      	ldr	r2, [r3, #0]
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	2180      	movs	r1, #128	@ 0x80
 800da02:	438a      	bics	r2, r1
 800da04:	601a      	str	r2, [r3, #0]
 800da06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da0c:	f383 8810 	msr	PRIMASK, r3
}
 800da10:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2288      	movs	r2, #136	@ 0x88
 800da16:	2120      	movs	r1, #32
 800da18:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	2284      	movs	r2, #132	@ 0x84
 800da1e:	2100      	movs	r1, #0
 800da20:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800da22:	2303      	movs	r3, #3
 800da24:	e060      	b.n	800dae8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	2204      	movs	r2, #4
 800da2e:	4013      	ands	r3, r2
 800da30:	2b04      	cmp	r3, #4
 800da32:	d146      	bne.n	800dac2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800da34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da36:	2280      	movs	r2, #128	@ 0x80
 800da38:	03d1      	lsls	r1, r2, #15
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	4a2c      	ldr	r2, [pc, #176]	@ (800daf0 <UART_CheckIdleState+0x14c>)
 800da3e:	9200      	str	r2, [sp, #0]
 800da40:	2200      	movs	r2, #0
 800da42:	f000 f859 	bl	800daf8 <UART_WaitOnFlagUntilTimeout>
 800da46:	1e03      	subs	r3, r0, #0
 800da48:	d03b      	beq.n	800dac2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da4a:	f3ef 8310 	mrs	r3, PRIMASK
 800da4e:	60fb      	str	r3, [r7, #12]
  return(result);
 800da50:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800da52:	637b      	str	r3, [r7, #52]	@ 0x34
 800da54:	2301      	movs	r3, #1
 800da56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	f383 8810 	msr	PRIMASK, r3
}
 800da5e:	46c0      	nop			@ (mov r8, r8)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	681a      	ldr	r2, [r3, #0]
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	4922      	ldr	r1, [pc, #136]	@ (800daf4 <UART_CheckIdleState+0x150>)
 800da6c:	400a      	ands	r2, r1
 800da6e:	601a      	str	r2, [r3, #0]
 800da70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da72:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da74:	697b      	ldr	r3, [r7, #20]
 800da76:	f383 8810 	msr	PRIMASK, r3
}
 800da7a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da7c:	f3ef 8310 	mrs	r3, PRIMASK
 800da80:	61bb      	str	r3, [r7, #24]
  return(result);
 800da82:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da84:	633b      	str	r3, [r7, #48]	@ 0x30
 800da86:	2301      	movs	r3, #1
 800da88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da8a:	69fb      	ldr	r3, [r7, #28]
 800da8c:	f383 8810 	msr	PRIMASK, r3
}
 800da90:	46c0      	nop			@ (mov r8, r8)
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	689a      	ldr	r2, [r3, #8]
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	2101      	movs	r1, #1
 800da9e:	438a      	bics	r2, r1
 800daa0:	609a      	str	r2, [r3, #8]
 800daa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800daa6:	6a3b      	ldr	r3, [r7, #32]
 800daa8:	f383 8810 	msr	PRIMASK, r3
}
 800daac:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	228c      	movs	r2, #140	@ 0x8c
 800dab2:	2120      	movs	r1, #32
 800dab4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	2284      	movs	r2, #132	@ 0x84
 800daba:	2100      	movs	r1, #0
 800dabc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dabe:	2303      	movs	r3, #3
 800dac0:	e012      	b.n	800dae8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	2288      	movs	r2, #136	@ 0x88
 800dac6:	2120      	movs	r1, #32
 800dac8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	228c      	movs	r2, #140	@ 0x8c
 800dace:	2120      	movs	r1, #32
 800dad0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	2200      	movs	r2, #0
 800dad6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	2200      	movs	r2, #0
 800dadc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2284      	movs	r2, #132	@ 0x84
 800dae2:	2100      	movs	r1, #0
 800dae4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800dae6:	2300      	movs	r3, #0
}
 800dae8:	0018      	movs	r0, r3
 800daea:	46bd      	mov	sp, r7
 800daec:	b010      	add	sp, #64	@ 0x40
 800daee:	bd80      	pop	{r7, pc}
 800daf0:	01ffffff 	.word	0x01ffffff
 800daf4:	fffffedf 	.word	0xfffffedf

0800daf8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b084      	sub	sp, #16
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	60f8      	str	r0, [r7, #12]
 800db00:	60b9      	str	r1, [r7, #8]
 800db02:	603b      	str	r3, [r7, #0]
 800db04:	1dfb      	adds	r3, r7, #7
 800db06:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800db08:	e051      	b.n	800dbae <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800db0a:	69bb      	ldr	r3, [r7, #24]
 800db0c:	3301      	adds	r3, #1
 800db0e:	d04e      	beq.n	800dbae <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800db10:	f7fb faae 	bl	8009070 <HAL_GetTick>
 800db14:	0002      	movs	r2, r0
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	1ad3      	subs	r3, r2, r3
 800db1a:	69ba      	ldr	r2, [r7, #24]
 800db1c:	429a      	cmp	r2, r3
 800db1e:	d302      	bcc.n	800db26 <UART_WaitOnFlagUntilTimeout+0x2e>
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d101      	bne.n	800db2a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800db26:	2303      	movs	r3, #3
 800db28:	e051      	b.n	800dbce <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	2204      	movs	r2, #4
 800db32:	4013      	ands	r3, r2
 800db34:	d03b      	beq.n	800dbae <UART_WaitOnFlagUntilTimeout+0xb6>
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	2b80      	cmp	r3, #128	@ 0x80
 800db3a:	d038      	beq.n	800dbae <UART_WaitOnFlagUntilTimeout+0xb6>
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	2b40      	cmp	r3, #64	@ 0x40
 800db40:	d035      	beq.n	800dbae <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	69db      	ldr	r3, [r3, #28]
 800db48:	2208      	movs	r2, #8
 800db4a:	4013      	ands	r3, r2
 800db4c:	2b08      	cmp	r3, #8
 800db4e:	d111      	bne.n	800db74 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	2208      	movs	r2, #8
 800db56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	0018      	movs	r0, r3
 800db5c:	f000 f83c 	bl	800dbd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	2290      	movs	r2, #144	@ 0x90
 800db64:	2108      	movs	r1, #8
 800db66:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	2284      	movs	r2, #132	@ 0x84
 800db6c:	2100      	movs	r1, #0
 800db6e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800db70:	2301      	movs	r3, #1
 800db72:	e02c      	b.n	800dbce <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	69da      	ldr	r2, [r3, #28]
 800db7a:	2380      	movs	r3, #128	@ 0x80
 800db7c:	011b      	lsls	r3, r3, #4
 800db7e:	401a      	ands	r2, r3
 800db80:	2380      	movs	r3, #128	@ 0x80
 800db82:	011b      	lsls	r3, r3, #4
 800db84:	429a      	cmp	r2, r3
 800db86:	d112      	bne.n	800dbae <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	2280      	movs	r2, #128	@ 0x80
 800db8e:	0112      	lsls	r2, r2, #4
 800db90:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	0018      	movs	r0, r3
 800db96:	f000 f81f 	bl	800dbd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	2290      	movs	r2, #144	@ 0x90
 800db9e:	2120      	movs	r1, #32
 800dba0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	2284      	movs	r2, #132	@ 0x84
 800dba6:	2100      	movs	r1, #0
 800dba8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800dbaa:	2303      	movs	r3, #3
 800dbac:	e00f      	b.n	800dbce <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	69db      	ldr	r3, [r3, #28]
 800dbb4:	68ba      	ldr	r2, [r7, #8]
 800dbb6:	4013      	ands	r3, r2
 800dbb8:	68ba      	ldr	r2, [r7, #8]
 800dbba:	1ad3      	subs	r3, r2, r3
 800dbbc:	425a      	negs	r2, r3
 800dbbe:	4153      	adcs	r3, r2
 800dbc0:	b2db      	uxtb	r3, r3
 800dbc2:	001a      	movs	r2, r3
 800dbc4:	1dfb      	adds	r3, r7, #7
 800dbc6:	781b      	ldrb	r3, [r3, #0]
 800dbc8:	429a      	cmp	r2, r3
 800dbca:	d09e      	beq.n	800db0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dbcc:	2300      	movs	r3, #0
}
 800dbce:	0018      	movs	r0, r3
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	b004      	add	sp, #16
 800dbd4:	bd80      	pop	{r7, pc}
	...

0800dbd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b08e      	sub	sp, #56	@ 0x38
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dbe0:	f3ef 8310 	mrs	r3, PRIMASK
 800dbe4:	617b      	str	r3, [r7, #20]
  return(result);
 800dbe6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dbe8:	637b      	str	r3, [r7, #52]	@ 0x34
 800dbea:	2301      	movs	r3, #1
 800dbec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbee:	69bb      	ldr	r3, [r7, #24]
 800dbf0:	f383 8810 	msr	PRIMASK, r3
}
 800dbf4:	46c0      	nop			@ (mov r8, r8)
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	681a      	ldr	r2, [r3, #0]
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	4926      	ldr	r1, [pc, #152]	@ (800dc9c <UART_EndRxTransfer+0xc4>)
 800dc02:	400a      	ands	r2, r1
 800dc04:	601a      	str	r2, [r3, #0]
 800dc06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc0a:	69fb      	ldr	r3, [r7, #28]
 800dc0c:	f383 8810 	msr	PRIMASK, r3
}
 800dc10:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc12:	f3ef 8310 	mrs	r3, PRIMASK
 800dc16:	623b      	str	r3, [r7, #32]
  return(result);
 800dc18:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dc1a:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc1c:	2301      	movs	r3, #1
 800dc1e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc22:	f383 8810 	msr	PRIMASK, r3
}
 800dc26:	46c0      	nop			@ (mov r8, r8)
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	689a      	ldr	r2, [r3, #8]
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	491b      	ldr	r1, [pc, #108]	@ (800dca0 <UART_EndRxTransfer+0xc8>)
 800dc34:	400a      	ands	r2, r1
 800dc36:	609a      	str	r2, [r3, #8]
 800dc38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc3e:	f383 8810 	msr	PRIMASK, r3
}
 800dc42:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dc48:	2b01      	cmp	r3, #1
 800dc4a:	d118      	bne.n	800dc7e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dc4c:	f3ef 8310 	mrs	r3, PRIMASK
 800dc50:	60bb      	str	r3, [r7, #8]
  return(result);
 800dc52:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dc56:	2301      	movs	r3, #1
 800dc58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	f383 8810 	msr	PRIMASK, r3
}
 800dc60:	46c0      	nop			@ (mov r8, r8)
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	681a      	ldr	r2, [r3, #0]
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	2110      	movs	r1, #16
 800dc6e:	438a      	bics	r2, r1
 800dc70:	601a      	str	r2, [r3, #0]
 800dc72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dc76:	693b      	ldr	r3, [r7, #16]
 800dc78:	f383 8810 	msr	PRIMASK, r3
}
 800dc7c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	228c      	movs	r2, #140	@ 0x8c
 800dc82:	2120      	movs	r1, #32
 800dc84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	2200      	movs	r2, #0
 800dc90:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dc92:	46c0      	nop			@ (mov r8, r8)
 800dc94:	46bd      	mov	sp, r7
 800dc96:	b00e      	add	sp, #56	@ 0x38
 800dc98:	bd80      	pop	{r7, pc}
 800dc9a:	46c0      	nop			@ (mov r8, r8)
 800dc9c:	fffffedf 	.word	0xfffffedf
 800dca0:	effffffe 	.word	0xeffffffe

0800dca4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b084      	sub	sp, #16
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	2284      	movs	r2, #132	@ 0x84
 800dcb0:	5c9b      	ldrb	r3, [r3, r2]
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	d101      	bne.n	800dcba <HAL_UARTEx_DisableFifoMode+0x16>
 800dcb6:	2302      	movs	r3, #2
 800dcb8:	e027      	b.n	800dd0a <HAL_UARTEx_DisableFifoMode+0x66>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2284      	movs	r2, #132	@ 0x84
 800dcbe:	2101      	movs	r1, #1
 800dcc0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	2288      	movs	r2, #136	@ 0x88
 800dcc6:	2124      	movs	r1, #36	@ 0x24
 800dcc8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	681a      	ldr	r2, [r3, #0]
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	2101      	movs	r1, #1
 800dcde:	438a      	bics	r2, r1
 800dce0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	4a0b      	ldr	r2, [pc, #44]	@ (800dd14 <HAL_UARTEx_DisableFifoMode+0x70>)
 800dce6:	4013      	ands	r3, r2
 800dce8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	2200      	movs	r2, #0
 800dcee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	68fa      	ldr	r2, [r7, #12]
 800dcf6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2288      	movs	r2, #136	@ 0x88
 800dcfc:	2120      	movs	r1, #32
 800dcfe:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	2284      	movs	r2, #132	@ 0x84
 800dd04:	2100      	movs	r1, #0
 800dd06:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800dd08:	2300      	movs	r3, #0
}
 800dd0a:	0018      	movs	r0, r3
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	b004      	add	sp, #16
 800dd10:	bd80      	pop	{r7, pc}
 800dd12:	46c0      	nop			@ (mov r8, r8)
 800dd14:	dfffffff 	.word	0xdfffffff

0800dd18 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b084      	sub	sp, #16
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2284      	movs	r2, #132	@ 0x84
 800dd26:	5c9b      	ldrb	r3, [r3, r2]
 800dd28:	2b01      	cmp	r3, #1
 800dd2a:	d101      	bne.n	800dd30 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dd2c:	2302      	movs	r3, #2
 800dd2e:	e02e      	b.n	800dd8e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2284      	movs	r2, #132	@ 0x84
 800dd34:	2101      	movs	r1, #1
 800dd36:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2288      	movs	r2, #136	@ 0x88
 800dd3c:	2124      	movs	r1, #36	@ 0x24
 800dd3e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	681a      	ldr	r2, [r3, #0]
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	2101      	movs	r1, #1
 800dd54:	438a      	bics	r2, r1
 800dd56:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	689b      	ldr	r3, [r3, #8]
 800dd5e:	00db      	lsls	r3, r3, #3
 800dd60:	08d9      	lsrs	r1, r3, #3
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	683a      	ldr	r2, [r7, #0]
 800dd68:	430a      	orrs	r2, r1
 800dd6a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	0018      	movs	r0, r3
 800dd70:	f000 f854 	bl	800de1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	68fa      	ldr	r2, [r7, #12]
 800dd7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2288      	movs	r2, #136	@ 0x88
 800dd80:	2120      	movs	r1, #32
 800dd82:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2284      	movs	r2, #132	@ 0x84
 800dd88:	2100      	movs	r1, #0
 800dd8a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800dd8c:	2300      	movs	r3, #0
}
 800dd8e:	0018      	movs	r0, r3
 800dd90:	46bd      	mov	sp, r7
 800dd92:	b004      	add	sp, #16
 800dd94:	bd80      	pop	{r7, pc}
	...

0800dd98 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b084      	sub	sp, #16
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
 800dda0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2284      	movs	r2, #132	@ 0x84
 800dda6:	5c9b      	ldrb	r3, [r3, r2]
 800dda8:	2b01      	cmp	r3, #1
 800ddaa:	d101      	bne.n	800ddb0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ddac:	2302      	movs	r3, #2
 800ddae:	e02f      	b.n	800de10 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2284      	movs	r2, #132	@ 0x84
 800ddb4:	2101      	movs	r1, #1
 800ddb6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2288      	movs	r2, #136	@ 0x88
 800ddbc:	2124      	movs	r1, #36	@ 0x24
 800ddbe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	681a      	ldr	r2, [r3, #0]
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	2101      	movs	r1, #1
 800ddd4:	438a      	bics	r2, r1
 800ddd6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	689b      	ldr	r3, [r3, #8]
 800ddde:	4a0e      	ldr	r2, [pc, #56]	@ (800de18 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800dde0:	4013      	ands	r3, r2
 800dde2:	0019      	movs	r1, r3
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	683a      	ldr	r2, [r7, #0]
 800ddea:	430a      	orrs	r2, r1
 800ddec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	0018      	movs	r0, r3
 800ddf2:	f000 f813 	bl	800de1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	68fa      	ldr	r2, [r7, #12]
 800ddfc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	2288      	movs	r2, #136	@ 0x88
 800de02:	2120      	movs	r1, #32
 800de04:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	2284      	movs	r2, #132	@ 0x84
 800de0a:	2100      	movs	r1, #0
 800de0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800de0e:	2300      	movs	r3, #0
}
 800de10:	0018      	movs	r0, r3
 800de12:	46bd      	mov	sp, r7
 800de14:	b004      	add	sp, #16
 800de16:	bd80      	pop	{r7, pc}
 800de18:	f1ffffff 	.word	0xf1ffffff

0800de1c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800de1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de1e:	b085      	sub	sp, #20
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d108      	bne.n	800de3e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	226a      	movs	r2, #106	@ 0x6a
 800de30:	2101      	movs	r1, #1
 800de32:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	2268      	movs	r2, #104	@ 0x68
 800de38:	2101      	movs	r1, #1
 800de3a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800de3c:	e043      	b.n	800dec6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800de3e:	260f      	movs	r6, #15
 800de40:	19bb      	adds	r3, r7, r6
 800de42:	2208      	movs	r2, #8
 800de44:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800de46:	200e      	movs	r0, #14
 800de48:	183b      	adds	r3, r7, r0
 800de4a:	2208      	movs	r2, #8
 800de4c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	689b      	ldr	r3, [r3, #8]
 800de54:	0e5b      	lsrs	r3, r3, #25
 800de56:	b2da      	uxtb	r2, r3
 800de58:	240d      	movs	r4, #13
 800de5a:	193b      	adds	r3, r7, r4
 800de5c:	2107      	movs	r1, #7
 800de5e:	400a      	ands	r2, r1
 800de60:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	689b      	ldr	r3, [r3, #8]
 800de68:	0f5b      	lsrs	r3, r3, #29
 800de6a:	b2da      	uxtb	r2, r3
 800de6c:	250c      	movs	r5, #12
 800de6e:	197b      	adds	r3, r7, r5
 800de70:	2107      	movs	r1, #7
 800de72:	400a      	ands	r2, r1
 800de74:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800de76:	183b      	adds	r3, r7, r0
 800de78:	781b      	ldrb	r3, [r3, #0]
 800de7a:	197a      	adds	r2, r7, r5
 800de7c:	7812      	ldrb	r2, [r2, #0]
 800de7e:	4914      	ldr	r1, [pc, #80]	@ (800ded0 <UARTEx_SetNbDataToProcess+0xb4>)
 800de80:	5c8a      	ldrb	r2, [r1, r2]
 800de82:	435a      	muls	r2, r3
 800de84:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800de86:	197b      	adds	r3, r7, r5
 800de88:	781b      	ldrb	r3, [r3, #0]
 800de8a:	4a12      	ldr	r2, [pc, #72]	@ (800ded4 <UARTEx_SetNbDataToProcess+0xb8>)
 800de8c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800de8e:	0019      	movs	r1, r3
 800de90:	f7f2 f9ea 	bl	8000268 <__divsi3>
 800de94:	0003      	movs	r3, r0
 800de96:	b299      	uxth	r1, r3
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	226a      	movs	r2, #106	@ 0x6a
 800de9c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800de9e:	19bb      	adds	r3, r7, r6
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	193a      	adds	r2, r7, r4
 800dea4:	7812      	ldrb	r2, [r2, #0]
 800dea6:	490a      	ldr	r1, [pc, #40]	@ (800ded0 <UARTEx_SetNbDataToProcess+0xb4>)
 800dea8:	5c8a      	ldrb	r2, [r1, r2]
 800deaa:	435a      	muls	r2, r3
 800deac:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800deae:	193b      	adds	r3, r7, r4
 800deb0:	781b      	ldrb	r3, [r3, #0]
 800deb2:	4a08      	ldr	r2, [pc, #32]	@ (800ded4 <UARTEx_SetNbDataToProcess+0xb8>)
 800deb4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800deb6:	0019      	movs	r1, r3
 800deb8:	f7f2 f9d6 	bl	8000268 <__divsi3>
 800debc:	0003      	movs	r3, r0
 800debe:	b299      	uxth	r1, r3
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2268      	movs	r2, #104	@ 0x68
 800dec4:	5299      	strh	r1, [r3, r2]
}
 800dec6:	46c0      	nop			@ (mov r8, r8)
 800dec8:	46bd      	mov	sp, r7
 800deca:	b005      	add	sp, #20
 800decc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dece:	46c0      	nop			@ (mov r8, r8)
 800ded0:	0801c314 	.word	0x0801c314
 800ded4:	0801c31c 	.word	0x0801c31c

0800ded8 <sulp>:
 800ded8:	b570      	push	{r4, r5, r6, lr}
 800deda:	0016      	movs	r6, r2
 800dedc:	000d      	movs	r5, r1
 800dede:	f002 f92b 	bl	8010138 <__ulp>
 800dee2:	2e00      	cmp	r6, #0
 800dee4:	d00d      	beq.n	800df02 <sulp+0x2a>
 800dee6:	236b      	movs	r3, #107	@ 0x6b
 800dee8:	006a      	lsls	r2, r5, #1
 800deea:	0d52      	lsrs	r2, r2, #21
 800deec:	1a9b      	subs	r3, r3, r2
 800deee:	2b00      	cmp	r3, #0
 800def0:	dd07      	ble.n	800df02 <sulp+0x2a>
 800def2:	2400      	movs	r4, #0
 800def4:	4a03      	ldr	r2, [pc, #12]	@ (800df04 <sulp+0x2c>)
 800def6:	051b      	lsls	r3, r3, #20
 800def8:	189d      	adds	r5, r3, r2
 800defa:	002b      	movs	r3, r5
 800defc:	0022      	movs	r2, r4
 800defe:	f7f4 fd21 	bl	8002944 <__aeabi_dmul>
 800df02:	bd70      	pop	{r4, r5, r6, pc}
 800df04:	3ff00000 	.word	0x3ff00000

0800df08 <_strtod_l>:
 800df08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df0a:	b0a3      	sub	sp, #140	@ 0x8c
 800df0c:	921b      	str	r2, [sp, #108]	@ 0x6c
 800df0e:	2200      	movs	r2, #0
 800df10:	2600      	movs	r6, #0
 800df12:	2700      	movs	r7, #0
 800df14:	9005      	str	r0, [sp, #20]
 800df16:	9109      	str	r1, [sp, #36]	@ 0x24
 800df18:	921e      	str	r2, [sp, #120]	@ 0x78
 800df1a:	911d      	str	r1, [sp, #116]	@ 0x74
 800df1c:	780a      	ldrb	r2, [r1, #0]
 800df1e:	2a2b      	cmp	r2, #43	@ 0x2b
 800df20:	d053      	beq.n	800dfca <_strtod_l+0xc2>
 800df22:	d83f      	bhi.n	800dfa4 <_strtod_l+0x9c>
 800df24:	2a0d      	cmp	r2, #13
 800df26:	d839      	bhi.n	800df9c <_strtod_l+0x94>
 800df28:	2a08      	cmp	r2, #8
 800df2a:	d839      	bhi.n	800dfa0 <_strtod_l+0x98>
 800df2c:	2a00      	cmp	r2, #0
 800df2e:	d042      	beq.n	800dfb6 <_strtod_l+0xae>
 800df30:	2200      	movs	r2, #0
 800df32:	9212      	str	r2, [sp, #72]	@ 0x48
 800df34:	2100      	movs	r1, #0
 800df36:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800df38:	910c      	str	r1, [sp, #48]	@ 0x30
 800df3a:	782a      	ldrb	r2, [r5, #0]
 800df3c:	2a30      	cmp	r2, #48	@ 0x30
 800df3e:	d000      	beq.n	800df42 <_strtod_l+0x3a>
 800df40:	e083      	b.n	800e04a <_strtod_l+0x142>
 800df42:	786a      	ldrb	r2, [r5, #1]
 800df44:	3120      	adds	r1, #32
 800df46:	438a      	bics	r2, r1
 800df48:	2a58      	cmp	r2, #88	@ 0x58
 800df4a:	d000      	beq.n	800df4e <_strtod_l+0x46>
 800df4c:	e073      	b.n	800e036 <_strtod_l+0x12e>
 800df4e:	9302      	str	r3, [sp, #8]
 800df50:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800df52:	4a9b      	ldr	r2, [pc, #620]	@ (800e1c0 <_strtod_l+0x2b8>)
 800df54:	9301      	str	r3, [sp, #4]
 800df56:	ab1e      	add	r3, sp, #120	@ 0x78
 800df58:	9300      	str	r3, [sp, #0]
 800df5a:	9805      	ldr	r0, [sp, #20]
 800df5c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800df5e:	a91d      	add	r1, sp, #116	@ 0x74
 800df60:	f001 f9ac 	bl	800f2bc <__gethex>
 800df64:	230f      	movs	r3, #15
 800df66:	0002      	movs	r2, r0
 800df68:	401a      	ands	r2, r3
 800df6a:	0004      	movs	r4, r0
 800df6c:	9206      	str	r2, [sp, #24]
 800df6e:	4218      	tst	r0, r3
 800df70:	d005      	beq.n	800df7e <_strtod_l+0x76>
 800df72:	2a06      	cmp	r2, #6
 800df74:	d12b      	bne.n	800dfce <_strtod_l+0xc6>
 800df76:	2300      	movs	r3, #0
 800df78:	3501      	adds	r5, #1
 800df7a:	951d      	str	r5, [sp, #116]	@ 0x74
 800df7c:	9312      	str	r3, [sp, #72]	@ 0x48
 800df7e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800df80:	2b00      	cmp	r3, #0
 800df82:	d002      	beq.n	800df8a <_strtod_l+0x82>
 800df84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800df86:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800df88:	6013      	str	r3, [r2, #0]
 800df8a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d019      	beq.n	800dfc4 <_strtod_l+0xbc>
 800df90:	2380      	movs	r3, #128	@ 0x80
 800df92:	0030      	movs	r0, r6
 800df94:	061b      	lsls	r3, r3, #24
 800df96:	18f9      	adds	r1, r7, r3
 800df98:	b023      	add	sp, #140	@ 0x8c
 800df9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df9c:	2a20      	cmp	r2, #32
 800df9e:	d1c7      	bne.n	800df30 <_strtod_l+0x28>
 800dfa0:	3101      	adds	r1, #1
 800dfa2:	e7ba      	b.n	800df1a <_strtod_l+0x12>
 800dfa4:	2a2d      	cmp	r2, #45	@ 0x2d
 800dfa6:	d1c3      	bne.n	800df30 <_strtod_l+0x28>
 800dfa8:	3a2c      	subs	r2, #44	@ 0x2c
 800dfaa:	9212      	str	r2, [sp, #72]	@ 0x48
 800dfac:	1c4a      	adds	r2, r1, #1
 800dfae:	921d      	str	r2, [sp, #116]	@ 0x74
 800dfb0:	784a      	ldrb	r2, [r1, #1]
 800dfb2:	2a00      	cmp	r2, #0
 800dfb4:	d1be      	bne.n	800df34 <_strtod_l+0x2c>
 800dfb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfb8:	931d      	str	r3, [sp, #116]	@ 0x74
 800dfba:	2300      	movs	r3, #0
 800dfbc:	9312      	str	r3, [sp, #72]	@ 0x48
 800dfbe:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d1df      	bne.n	800df84 <_strtod_l+0x7c>
 800dfc4:	0030      	movs	r0, r6
 800dfc6:	0039      	movs	r1, r7
 800dfc8:	e7e6      	b.n	800df98 <_strtod_l+0x90>
 800dfca:	2200      	movs	r2, #0
 800dfcc:	e7ed      	b.n	800dfaa <_strtod_l+0xa2>
 800dfce:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800dfd0:	2a00      	cmp	r2, #0
 800dfd2:	d007      	beq.n	800dfe4 <_strtod_l+0xdc>
 800dfd4:	2135      	movs	r1, #53	@ 0x35
 800dfd6:	a820      	add	r0, sp, #128	@ 0x80
 800dfd8:	f002 f9a4 	bl	8010324 <__copybits>
 800dfdc:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800dfde:	9805      	ldr	r0, [sp, #20]
 800dfe0:	f001 fd66 	bl	800fab0 <_Bfree>
 800dfe4:	9806      	ldr	r0, [sp, #24]
 800dfe6:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800dfe8:	3801      	subs	r0, #1
 800dfea:	2804      	cmp	r0, #4
 800dfec:	d806      	bhi.n	800dffc <_strtod_l+0xf4>
 800dfee:	f7f2 f89d 	bl	800012c <__gnu_thumb1_case_uqi>
 800dff2:	0312      	.short	0x0312
 800dff4:	1e1c      	.short	0x1e1c
 800dff6:	12          	.byte	0x12
 800dff7:	00          	.byte	0x00
 800dff8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dffa:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800dffc:	05e4      	lsls	r4, r4, #23
 800dffe:	d502      	bpl.n	800e006 <_strtod_l+0xfe>
 800e000:	2380      	movs	r3, #128	@ 0x80
 800e002:	061b      	lsls	r3, r3, #24
 800e004:	431f      	orrs	r7, r3
 800e006:	4b6f      	ldr	r3, [pc, #444]	@ (800e1c4 <_strtod_l+0x2bc>)
 800e008:	423b      	tst	r3, r7
 800e00a:	d1b8      	bne.n	800df7e <_strtod_l+0x76>
 800e00c:	f001 f868 	bl	800f0e0 <__errno>
 800e010:	2322      	movs	r3, #34	@ 0x22
 800e012:	6003      	str	r3, [r0, #0]
 800e014:	e7b3      	b.n	800df7e <_strtod_l+0x76>
 800e016:	496c      	ldr	r1, [pc, #432]	@ (800e1c8 <_strtod_l+0x2c0>)
 800e018:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e01a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e01c:	400a      	ands	r2, r1
 800e01e:	496b      	ldr	r1, [pc, #428]	@ (800e1cc <_strtod_l+0x2c4>)
 800e020:	185b      	adds	r3, r3, r1
 800e022:	051b      	lsls	r3, r3, #20
 800e024:	431a      	orrs	r2, r3
 800e026:	0017      	movs	r7, r2
 800e028:	e7e8      	b.n	800dffc <_strtod_l+0xf4>
 800e02a:	4f66      	ldr	r7, [pc, #408]	@ (800e1c4 <_strtod_l+0x2bc>)
 800e02c:	e7e6      	b.n	800dffc <_strtod_l+0xf4>
 800e02e:	2601      	movs	r6, #1
 800e030:	4f67      	ldr	r7, [pc, #412]	@ (800e1d0 <_strtod_l+0x2c8>)
 800e032:	4276      	negs	r6, r6
 800e034:	e7e2      	b.n	800dffc <_strtod_l+0xf4>
 800e036:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e038:	1c5a      	adds	r2, r3, #1
 800e03a:	921d      	str	r2, [sp, #116]	@ 0x74
 800e03c:	785b      	ldrb	r3, [r3, #1]
 800e03e:	2b30      	cmp	r3, #48	@ 0x30
 800e040:	d0f9      	beq.n	800e036 <_strtod_l+0x12e>
 800e042:	2b00      	cmp	r3, #0
 800e044:	d09b      	beq.n	800df7e <_strtod_l+0x76>
 800e046:	2301      	movs	r3, #1
 800e048:	930c      	str	r3, [sp, #48]	@ 0x30
 800e04a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e04c:	220a      	movs	r2, #10
 800e04e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e050:	2300      	movs	r3, #0
 800e052:	9310      	str	r3, [sp, #64]	@ 0x40
 800e054:	930d      	str	r3, [sp, #52]	@ 0x34
 800e056:	9308      	str	r3, [sp, #32]
 800e058:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800e05a:	7804      	ldrb	r4, [r0, #0]
 800e05c:	0023      	movs	r3, r4
 800e05e:	3b30      	subs	r3, #48	@ 0x30
 800e060:	b2d9      	uxtb	r1, r3
 800e062:	2909      	cmp	r1, #9
 800e064:	d927      	bls.n	800e0b6 <_strtod_l+0x1ae>
 800e066:	2201      	movs	r2, #1
 800e068:	495a      	ldr	r1, [pc, #360]	@ (800e1d4 <_strtod_l+0x2cc>)
 800e06a:	f000 ffd9 	bl	800f020 <strncmp>
 800e06e:	2800      	cmp	r0, #0
 800e070:	d033      	beq.n	800e0da <_strtod_l+0x1d2>
 800e072:	2000      	movs	r0, #0
 800e074:	0023      	movs	r3, r4
 800e076:	4684      	mov	ip, r0
 800e078:	9a08      	ldr	r2, [sp, #32]
 800e07a:	900e      	str	r0, [sp, #56]	@ 0x38
 800e07c:	9206      	str	r2, [sp, #24]
 800e07e:	2220      	movs	r2, #32
 800e080:	0019      	movs	r1, r3
 800e082:	4391      	bics	r1, r2
 800e084:	000a      	movs	r2, r1
 800e086:	2100      	movs	r1, #0
 800e088:	9107      	str	r1, [sp, #28]
 800e08a:	2a45      	cmp	r2, #69	@ 0x45
 800e08c:	d000      	beq.n	800e090 <_strtod_l+0x188>
 800e08e:	e0cb      	b.n	800e228 <_strtod_l+0x320>
 800e090:	9b06      	ldr	r3, [sp, #24]
 800e092:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e094:	4303      	orrs	r3, r0
 800e096:	4313      	orrs	r3, r2
 800e098:	428b      	cmp	r3, r1
 800e09a:	d08c      	beq.n	800dfb6 <_strtod_l+0xae>
 800e09c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e09e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	931d      	str	r3, [sp, #116]	@ 0x74
 800e0a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0a6:	785b      	ldrb	r3, [r3, #1]
 800e0a8:	2b2b      	cmp	r3, #43	@ 0x2b
 800e0aa:	d07b      	beq.n	800e1a4 <_strtod_l+0x29c>
 800e0ac:	000c      	movs	r4, r1
 800e0ae:	2b2d      	cmp	r3, #45	@ 0x2d
 800e0b0:	d17e      	bne.n	800e1b0 <_strtod_l+0x2a8>
 800e0b2:	2401      	movs	r4, #1
 800e0b4:	e077      	b.n	800e1a6 <_strtod_l+0x29e>
 800e0b6:	9908      	ldr	r1, [sp, #32]
 800e0b8:	2908      	cmp	r1, #8
 800e0ba:	dc09      	bgt.n	800e0d0 <_strtod_l+0x1c8>
 800e0bc:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e0be:	4351      	muls	r1, r2
 800e0c0:	185b      	adds	r3, r3, r1
 800e0c2:	930d      	str	r3, [sp, #52]	@ 0x34
 800e0c4:	9b08      	ldr	r3, [sp, #32]
 800e0c6:	3001      	adds	r0, #1
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	9308      	str	r3, [sp, #32]
 800e0cc:	901d      	str	r0, [sp, #116]	@ 0x74
 800e0ce:	e7c3      	b.n	800e058 <_strtod_l+0x150>
 800e0d0:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e0d2:	4355      	muls	r5, r2
 800e0d4:	195b      	adds	r3, r3, r5
 800e0d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e0d8:	e7f4      	b.n	800e0c4 <_strtod_l+0x1bc>
 800e0da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e0dc:	1c5a      	adds	r2, r3, #1
 800e0de:	921d      	str	r2, [sp, #116]	@ 0x74
 800e0e0:	9a08      	ldr	r2, [sp, #32]
 800e0e2:	785b      	ldrb	r3, [r3, #1]
 800e0e4:	2a00      	cmp	r2, #0
 800e0e6:	d03e      	beq.n	800e166 <_strtod_l+0x25e>
 800e0e8:	900e      	str	r0, [sp, #56]	@ 0x38
 800e0ea:	9206      	str	r2, [sp, #24]
 800e0ec:	001a      	movs	r2, r3
 800e0ee:	3a30      	subs	r2, #48	@ 0x30
 800e0f0:	2a09      	cmp	r2, #9
 800e0f2:	d912      	bls.n	800e11a <_strtod_l+0x212>
 800e0f4:	2201      	movs	r2, #1
 800e0f6:	4694      	mov	ip, r2
 800e0f8:	e7c1      	b.n	800e07e <_strtod_l+0x176>
 800e0fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e0fc:	3001      	adds	r0, #1
 800e0fe:	1c5a      	adds	r2, r3, #1
 800e100:	921d      	str	r2, [sp, #116]	@ 0x74
 800e102:	785b      	ldrb	r3, [r3, #1]
 800e104:	2b30      	cmp	r3, #48	@ 0x30
 800e106:	d0f8      	beq.n	800e0fa <_strtod_l+0x1f2>
 800e108:	001a      	movs	r2, r3
 800e10a:	3a31      	subs	r2, #49	@ 0x31
 800e10c:	2a08      	cmp	r2, #8
 800e10e:	d844      	bhi.n	800e19a <_strtod_l+0x292>
 800e110:	900e      	str	r0, [sp, #56]	@ 0x38
 800e112:	2000      	movs	r0, #0
 800e114:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e116:	9006      	str	r0, [sp, #24]
 800e118:	9213      	str	r2, [sp, #76]	@ 0x4c
 800e11a:	001c      	movs	r4, r3
 800e11c:	1c42      	adds	r2, r0, #1
 800e11e:	3c30      	subs	r4, #48	@ 0x30
 800e120:	2b30      	cmp	r3, #48	@ 0x30
 800e122:	d01a      	beq.n	800e15a <_strtod_l+0x252>
 800e124:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e126:	9906      	ldr	r1, [sp, #24]
 800e128:	189b      	adds	r3, r3, r2
 800e12a:	930e      	str	r3, [sp, #56]	@ 0x38
 800e12c:	230a      	movs	r3, #10
 800e12e:	469c      	mov	ip, r3
 800e130:	9d06      	ldr	r5, [sp, #24]
 800e132:	1c4b      	adds	r3, r1, #1
 800e134:	1b5d      	subs	r5, r3, r5
 800e136:	42aa      	cmp	r2, r5
 800e138:	dc17      	bgt.n	800e16a <_strtod_l+0x262>
 800e13a:	43c3      	mvns	r3, r0
 800e13c:	9a06      	ldr	r2, [sp, #24]
 800e13e:	17db      	asrs	r3, r3, #31
 800e140:	4003      	ands	r3, r0
 800e142:	18d1      	adds	r1, r2, r3
 800e144:	3201      	adds	r2, #1
 800e146:	18d3      	adds	r3, r2, r3
 800e148:	9306      	str	r3, [sp, #24]
 800e14a:	2908      	cmp	r1, #8
 800e14c:	dc1c      	bgt.n	800e188 <_strtod_l+0x280>
 800e14e:	230a      	movs	r3, #10
 800e150:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e152:	4353      	muls	r3, r2
 800e154:	2200      	movs	r2, #0
 800e156:	18e3      	adds	r3, r4, r3
 800e158:	930d      	str	r3, [sp, #52]	@ 0x34
 800e15a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e15c:	0010      	movs	r0, r2
 800e15e:	1c59      	adds	r1, r3, #1
 800e160:	911d      	str	r1, [sp, #116]	@ 0x74
 800e162:	785b      	ldrb	r3, [r3, #1]
 800e164:	e7c2      	b.n	800e0ec <_strtod_l+0x1e4>
 800e166:	9808      	ldr	r0, [sp, #32]
 800e168:	e7cc      	b.n	800e104 <_strtod_l+0x1fc>
 800e16a:	2908      	cmp	r1, #8
 800e16c:	dc05      	bgt.n	800e17a <_strtod_l+0x272>
 800e16e:	4665      	mov	r5, ip
 800e170:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e172:	4369      	muls	r1, r5
 800e174:	910d      	str	r1, [sp, #52]	@ 0x34
 800e176:	0019      	movs	r1, r3
 800e178:	e7da      	b.n	800e130 <_strtod_l+0x228>
 800e17a:	2b10      	cmp	r3, #16
 800e17c:	dcfb      	bgt.n	800e176 <_strtod_l+0x26e>
 800e17e:	4661      	mov	r1, ip
 800e180:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e182:	434d      	muls	r5, r1
 800e184:	9510      	str	r5, [sp, #64]	@ 0x40
 800e186:	e7f6      	b.n	800e176 <_strtod_l+0x26e>
 800e188:	2200      	movs	r2, #0
 800e18a:	290f      	cmp	r1, #15
 800e18c:	dce5      	bgt.n	800e15a <_strtod_l+0x252>
 800e18e:	230a      	movs	r3, #10
 800e190:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e192:	435d      	muls	r5, r3
 800e194:	1963      	adds	r3, r4, r5
 800e196:	9310      	str	r3, [sp, #64]	@ 0x40
 800e198:	e7df      	b.n	800e15a <_strtod_l+0x252>
 800e19a:	2200      	movs	r2, #0
 800e19c:	920e      	str	r2, [sp, #56]	@ 0x38
 800e19e:	9206      	str	r2, [sp, #24]
 800e1a0:	3201      	adds	r2, #1
 800e1a2:	e7a8      	b.n	800e0f6 <_strtod_l+0x1ee>
 800e1a4:	2400      	movs	r4, #0
 800e1a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1a8:	3302      	adds	r3, #2
 800e1aa:	931d      	str	r3, [sp, #116]	@ 0x74
 800e1ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1ae:	789b      	ldrb	r3, [r3, #2]
 800e1b0:	001a      	movs	r2, r3
 800e1b2:	3a30      	subs	r2, #48	@ 0x30
 800e1b4:	2a09      	cmp	r2, #9
 800e1b6:	d913      	bls.n	800e1e0 <_strtod_l+0x2d8>
 800e1b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1ba:	921d      	str	r2, [sp, #116]	@ 0x74
 800e1bc:	2200      	movs	r2, #0
 800e1be:	e032      	b.n	800e226 <_strtod_l+0x31e>
 800e1c0:	0801c4a0 	.word	0x0801c4a0
 800e1c4:	7ff00000 	.word	0x7ff00000
 800e1c8:	ffefffff 	.word	0xffefffff
 800e1cc:	00000433 	.word	0x00000433
 800e1d0:	7fffffff 	.word	0x7fffffff
 800e1d4:	0801c324 	.word	0x0801c324
 800e1d8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e1da:	1c5a      	adds	r2, r3, #1
 800e1dc:	921d      	str	r2, [sp, #116]	@ 0x74
 800e1de:	785b      	ldrb	r3, [r3, #1]
 800e1e0:	2b30      	cmp	r3, #48	@ 0x30
 800e1e2:	d0f9      	beq.n	800e1d8 <_strtod_l+0x2d0>
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	9207      	str	r2, [sp, #28]
 800e1e8:	001a      	movs	r2, r3
 800e1ea:	3a31      	subs	r2, #49	@ 0x31
 800e1ec:	2a08      	cmp	r2, #8
 800e1ee:	d81b      	bhi.n	800e228 <_strtod_l+0x320>
 800e1f0:	3b30      	subs	r3, #48	@ 0x30
 800e1f2:	001a      	movs	r2, r3
 800e1f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e1f6:	9307      	str	r3, [sp, #28]
 800e1f8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e1fa:	1c59      	adds	r1, r3, #1
 800e1fc:	911d      	str	r1, [sp, #116]	@ 0x74
 800e1fe:	785b      	ldrb	r3, [r3, #1]
 800e200:	001d      	movs	r5, r3
 800e202:	3d30      	subs	r5, #48	@ 0x30
 800e204:	2d09      	cmp	r5, #9
 800e206:	d93a      	bls.n	800e27e <_strtod_l+0x376>
 800e208:	9d07      	ldr	r5, [sp, #28]
 800e20a:	1b49      	subs	r1, r1, r5
 800e20c:	000d      	movs	r5, r1
 800e20e:	49b3      	ldr	r1, [pc, #716]	@ (800e4dc <_strtod_l+0x5d4>)
 800e210:	9107      	str	r1, [sp, #28]
 800e212:	2d08      	cmp	r5, #8
 800e214:	dc03      	bgt.n	800e21e <_strtod_l+0x316>
 800e216:	9207      	str	r2, [sp, #28]
 800e218:	428a      	cmp	r2, r1
 800e21a:	dd00      	ble.n	800e21e <_strtod_l+0x316>
 800e21c:	9107      	str	r1, [sp, #28]
 800e21e:	2c00      	cmp	r4, #0
 800e220:	d002      	beq.n	800e228 <_strtod_l+0x320>
 800e222:	9a07      	ldr	r2, [sp, #28]
 800e224:	4252      	negs	r2, r2
 800e226:	9207      	str	r2, [sp, #28]
 800e228:	9a06      	ldr	r2, [sp, #24]
 800e22a:	2a00      	cmp	r2, #0
 800e22c:	d14b      	bne.n	800e2c6 <_strtod_l+0x3be>
 800e22e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e230:	4310      	orrs	r0, r2
 800e232:	d000      	beq.n	800e236 <_strtod_l+0x32e>
 800e234:	e6a3      	b.n	800df7e <_strtod_l+0x76>
 800e236:	4662      	mov	r2, ip
 800e238:	2a00      	cmp	r2, #0
 800e23a:	d000      	beq.n	800e23e <_strtod_l+0x336>
 800e23c:	e6bb      	b.n	800dfb6 <_strtod_l+0xae>
 800e23e:	2b69      	cmp	r3, #105	@ 0x69
 800e240:	d025      	beq.n	800e28e <_strtod_l+0x386>
 800e242:	dc21      	bgt.n	800e288 <_strtod_l+0x380>
 800e244:	2b49      	cmp	r3, #73	@ 0x49
 800e246:	d022      	beq.n	800e28e <_strtod_l+0x386>
 800e248:	2b4e      	cmp	r3, #78	@ 0x4e
 800e24a:	d000      	beq.n	800e24e <_strtod_l+0x346>
 800e24c:	e6b3      	b.n	800dfb6 <_strtod_l+0xae>
 800e24e:	49a4      	ldr	r1, [pc, #656]	@ (800e4e0 <_strtod_l+0x5d8>)
 800e250:	a81d      	add	r0, sp, #116	@ 0x74
 800e252:	f001 fa69 	bl	800f728 <__match>
 800e256:	2800      	cmp	r0, #0
 800e258:	d100      	bne.n	800e25c <_strtod_l+0x354>
 800e25a:	e6ac      	b.n	800dfb6 <_strtod_l+0xae>
 800e25c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e25e:	781b      	ldrb	r3, [r3, #0]
 800e260:	2b28      	cmp	r3, #40	@ 0x28
 800e262:	d12a      	bne.n	800e2ba <_strtod_l+0x3b2>
 800e264:	499f      	ldr	r1, [pc, #636]	@ (800e4e4 <_strtod_l+0x5dc>)
 800e266:	aa20      	add	r2, sp, #128	@ 0x80
 800e268:	a81d      	add	r0, sp, #116	@ 0x74
 800e26a:	f001 fa71 	bl	800f750 <__hexnan>
 800e26e:	2805      	cmp	r0, #5
 800e270:	d123      	bne.n	800e2ba <_strtod_l+0x3b2>
 800e272:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e274:	4a9c      	ldr	r2, [pc, #624]	@ (800e4e8 <_strtod_l+0x5e0>)
 800e276:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e278:	431a      	orrs	r2, r3
 800e27a:	0017      	movs	r7, r2
 800e27c:	e67f      	b.n	800df7e <_strtod_l+0x76>
 800e27e:	210a      	movs	r1, #10
 800e280:	434a      	muls	r2, r1
 800e282:	18d2      	adds	r2, r2, r3
 800e284:	3a30      	subs	r2, #48	@ 0x30
 800e286:	e7b7      	b.n	800e1f8 <_strtod_l+0x2f0>
 800e288:	2b6e      	cmp	r3, #110	@ 0x6e
 800e28a:	d0e0      	beq.n	800e24e <_strtod_l+0x346>
 800e28c:	e693      	b.n	800dfb6 <_strtod_l+0xae>
 800e28e:	4997      	ldr	r1, [pc, #604]	@ (800e4ec <_strtod_l+0x5e4>)
 800e290:	a81d      	add	r0, sp, #116	@ 0x74
 800e292:	f001 fa49 	bl	800f728 <__match>
 800e296:	2800      	cmp	r0, #0
 800e298:	d100      	bne.n	800e29c <_strtod_l+0x394>
 800e29a:	e68c      	b.n	800dfb6 <_strtod_l+0xae>
 800e29c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e29e:	4994      	ldr	r1, [pc, #592]	@ (800e4f0 <_strtod_l+0x5e8>)
 800e2a0:	3b01      	subs	r3, #1
 800e2a2:	a81d      	add	r0, sp, #116	@ 0x74
 800e2a4:	931d      	str	r3, [sp, #116]	@ 0x74
 800e2a6:	f001 fa3f 	bl	800f728 <__match>
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	d102      	bne.n	800e2b4 <_strtod_l+0x3ac>
 800e2ae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e2b0:	3301      	adds	r3, #1
 800e2b2:	931d      	str	r3, [sp, #116]	@ 0x74
 800e2b4:	2600      	movs	r6, #0
 800e2b6:	4f8c      	ldr	r7, [pc, #560]	@ (800e4e8 <_strtod_l+0x5e0>)
 800e2b8:	e661      	b.n	800df7e <_strtod_l+0x76>
 800e2ba:	488e      	ldr	r0, [pc, #568]	@ (800e4f4 <_strtod_l+0x5ec>)
 800e2bc:	f000 ff46 	bl	800f14c <nan>
 800e2c0:	0006      	movs	r6, r0
 800e2c2:	000f      	movs	r7, r1
 800e2c4:	e65b      	b.n	800df7e <_strtod_l+0x76>
 800e2c6:	9b07      	ldr	r3, [sp, #28]
 800e2c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e2ca:	1a9b      	subs	r3, r3, r2
 800e2cc:	930c      	str	r3, [sp, #48]	@ 0x30
 800e2ce:	9b08      	ldr	r3, [sp, #32]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d101      	bne.n	800e2d8 <_strtod_l+0x3d0>
 800e2d4:	9b06      	ldr	r3, [sp, #24]
 800e2d6:	9308      	str	r3, [sp, #32]
 800e2d8:	9c06      	ldr	r4, [sp, #24]
 800e2da:	2c10      	cmp	r4, #16
 800e2dc:	dd00      	ble.n	800e2e0 <_strtod_l+0x3d8>
 800e2de:	2410      	movs	r4, #16
 800e2e0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800e2e2:	f7f5 faab 	bl	800383c <__aeabi_ui2d>
 800e2e6:	9b06      	ldr	r3, [sp, #24]
 800e2e8:	0006      	movs	r6, r0
 800e2ea:	000f      	movs	r7, r1
 800e2ec:	2b09      	cmp	r3, #9
 800e2ee:	dc13      	bgt.n	800e318 <_strtod_l+0x410>
 800e2f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d100      	bne.n	800e2f8 <_strtod_l+0x3f0>
 800e2f6:	e642      	b.n	800df7e <_strtod_l+0x76>
 800e2f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	dc00      	bgt.n	800e300 <_strtod_l+0x3f8>
 800e2fe:	e07e      	b.n	800e3fe <_strtod_l+0x4f6>
 800e300:	2b16      	cmp	r3, #22
 800e302:	dc63      	bgt.n	800e3cc <_strtod_l+0x4c4>
 800e304:	497c      	ldr	r1, [pc, #496]	@ (800e4f8 <_strtod_l+0x5f0>)
 800e306:	00db      	lsls	r3, r3, #3
 800e308:	18c9      	adds	r1, r1, r3
 800e30a:	0032      	movs	r2, r6
 800e30c:	6808      	ldr	r0, [r1, #0]
 800e30e:	6849      	ldr	r1, [r1, #4]
 800e310:	003b      	movs	r3, r7
 800e312:	f7f4 fb17 	bl	8002944 <__aeabi_dmul>
 800e316:	e7d3      	b.n	800e2c0 <_strtod_l+0x3b8>
 800e318:	0022      	movs	r2, r4
 800e31a:	4b77      	ldr	r3, [pc, #476]	@ (800e4f8 <_strtod_l+0x5f0>)
 800e31c:	3a09      	subs	r2, #9
 800e31e:	00d2      	lsls	r2, r2, #3
 800e320:	189b      	adds	r3, r3, r2
 800e322:	681a      	ldr	r2, [r3, #0]
 800e324:	685b      	ldr	r3, [r3, #4]
 800e326:	f7f4 fb0d 	bl	8002944 <__aeabi_dmul>
 800e32a:	0006      	movs	r6, r0
 800e32c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e32e:	000f      	movs	r7, r1
 800e330:	f7f5 fa84 	bl	800383c <__aeabi_ui2d>
 800e334:	000b      	movs	r3, r1
 800e336:	0002      	movs	r2, r0
 800e338:	0039      	movs	r1, r7
 800e33a:	0030      	movs	r0, r6
 800e33c:	f7f3 fb02 	bl	8001944 <__aeabi_dadd>
 800e340:	9b06      	ldr	r3, [sp, #24]
 800e342:	0006      	movs	r6, r0
 800e344:	000f      	movs	r7, r1
 800e346:	2b0f      	cmp	r3, #15
 800e348:	ddd2      	ble.n	800e2f0 <_strtod_l+0x3e8>
 800e34a:	9b06      	ldr	r3, [sp, #24]
 800e34c:	1b1c      	subs	r4, r3, r4
 800e34e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e350:	18e4      	adds	r4, r4, r3
 800e352:	2c00      	cmp	r4, #0
 800e354:	dc00      	bgt.n	800e358 <_strtod_l+0x450>
 800e356:	e09b      	b.n	800e490 <_strtod_l+0x588>
 800e358:	220f      	movs	r2, #15
 800e35a:	0023      	movs	r3, r4
 800e35c:	4013      	ands	r3, r2
 800e35e:	4214      	tst	r4, r2
 800e360:	d00a      	beq.n	800e378 <_strtod_l+0x470>
 800e362:	4965      	ldr	r1, [pc, #404]	@ (800e4f8 <_strtod_l+0x5f0>)
 800e364:	00db      	lsls	r3, r3, #3
 800e366:	18c9      	adds	r1, r1, r3
 800e368:	0032      	movs	r2, r6
 800e36a:	6808      	ldr	r0, [r1, #0]
 800e36c:	6849      	ldr	r1, [r1, #4]
 800e36e:	003b      	movs	r3, r7
 800e370:	f7f4 fae8 	bl	8002944 <__aeabi_dmul>
 800e374:	0006      	movs	r6, r0
 800e376:	000f      	movs	r7, r1
 800e378:	230f      	movs	r3, #15
 800e37a:	439c      	bics	r4, r3
 800e37c:	d073      	beq.n	800e466 <_strtod_l+0x55e>
 800e37e:	3326      	adds	r3, #38	@ 0x26
 800e380:	33ff      	adds	r3, #255	@ 0xff
 800e382:	429c      	cmp	r4, r3
 800e384:	dd4b      	ble.n	800e41e <_strtod_l+0x516>
 800e386:	2300      	movs	r3, #0
 800e388:	9306      	str	r3, [sp, #24]
 800e38a:	9307      	str	r3, [sp, #28]
 800e38c:	930d      	str	r3, [sp, #52]	@ 0x34
 800e38e:	9308      	str	r3, [sp, #32]
 800e390:	2322      	movs	r3, #34	@ 0x22
 800e392:	2600      	movs	r6, #0
 800e394:	9a05      	ldr	r2, [sp, #20]
 800e396:	4f54      	ldr	r7, [pc, #336]	@ (800e4e8 <_strtod_l+0x5e0>)
 800e398:	6013      	str	r3, [r2, #0]
 800e39a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e39c:	42b3      	cmp	r3, r6
 800e39e:	d100      	bne.n	800e3a2 <_strtod_l+0x49a>
 800e3a0:	e5ed      	b.n	800df7e <_strtod_l+0x76>
 800e3a2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e3a4:	9805      	ldr	r0, [sp, #20]
 800e3a6:	f001 fb83 	bl	800fab0 <_Bfree>
 800e3aa:	9908      	ldr	r1, [sp, #32]
 800e3ac:	9805      	ldr	r0, [sp, #20]
 800e3ae:	f001 fb7f 	bl	800fab0 <_Bfree>
 800e3b2:	9907      	ldr	r1, [sp, #28]
 800e3b4:	9805      	ldr	r0, [sp, #20]
 800e3b6:	f001 fb7b 	bl	800fab0 <_Bfree>
 800e3ba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e3bc:	9805      	ldr	r0, [sp, #20]
 800e3be:	f001 fb77 	bl	800fab0 <_Bfree>
 800e3c2:	9906      	ldr	r1, [sp, #24]
 800e3c4:	9805      	ldr	r0, [sp, #20]
 800e3c6:	f001 fb73 	bl	800fab0 <_Bfree>
 800e3ca:	e5d8      	b.n	800df7e <_strtod_l+0x76>
 800e3cc:	2325      	movs	r3, #37	@ 0x25
 800e3ce:	9a06      	ldr	r2, [sp, #24]
 800e3d0:	1a9b      	subs	r3, r3, r2
 800e3d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e3d4:	4293      	cmp	r3, r2
 800e3d6:	dbb8      	blt.n	800e34a <_strtod_l+0x442>
 800e3d8:	240f      	movs	r4, #15
 800e3da:	9b06      	ldr	r3, [sp, #24]
 800e3dc:	4d46      	ldr	r5, [pc, #280]	@ (800e4f8 <_strtod_l+0x5f0>)
 800e3de:	1ae4      	subs	r4, r4, r3
 800e3e0:	00e1      	lsls	r1, r4, #3
 800e3e2:	1869      	adds	r1, r5, r1
 800e3e4:	0032      	movs	r2, r6
 800e3e6:	6808      	ldr	r0, [r1, #0]
 800e3e8:	6849      	ldr	r1, [r1, #4]
 800e3ea:	003b      	movs	r3, r7
 800e3ec:	f7f4 faaa 	bl	8002944 <__aeabi_dmul>
 800e3f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e3f2:	1b1c      	subs	r4, r3, r4
 800e3f4:	00e4      	lsls	r4, r4, #3
 800e3f6:	192d      	adds	r5, r5, r4
 800e3f8:	682a      	ldr	r2, [r5, #0]
 800e3fa:	686b      	ldr	r3, [r5, #4]
 800e3fc:	e789      	b.n	800e312 <_strtod_l+0x40a>
 800e3fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e400:	3316      	adds	r3, #22
 800e402:	dba2      	blt.n	800e34a <_strtod_l+0x442>
 800e404:	9907      	ldr	r1, [sp, #28]
 800e406:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e408:	4b3b      	ldr	r3, [pc, #236]	@ (800e4f8 <_strtod_l+0x5f0>)
 800e40a:	1a52      	subs	r2, r2, r1
 800e40c:	00d2      	lsls	r2, r2, #3
 800e40e:	189b      	adds	r3, r3, r2
 800e410:	0030      	movs	r0, r6
 800e412:	681a      	ldr	r2, [r3, #0]
 800e414:	685b      	ldr	r3, [r3, #4]
 800e416:	0039      	movs	r1, r7
 800e418:	f7f3 fe5a 	bl	80020d0 <__aeabi_ddiv>
 800e41c:	e750      	b.n	800e2c0 <_strtod_l+0x3b8>
 800e41e:	2300      	movs	r3, #0
 800e420:	0030      	movs	r0, r6
 800e422:	0039      	movs	r1, r7
 800e424:	4d35      	ldr	r5, [pc, #212]	@ (800e4fc <_strtod_l+0x5f4>)
 800e426:	1124      	asrs	r4, r4, #4
 800e428:	9309      	str	r3, [sp, #36]	@ 0x24
 800e42a:	2c01      	cmp	r4, #1
 800e42c:	dc1e      	bgt.n	800e46c <_strtod_l+0x564>
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d001      	beq.n	800e436 <_strtod_l+0x52e>
 800e432:	0006      	movs	r6, r0
 800e434:	000f      	movs	r7, r1
 800e436:	4b32      	ldr	r3, [pc, #200]	@ (800e500 <_strtod_l+0x5f8>)
 800e438:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e43a:	18ff      	adds	r7, r7, r3
 800e43c:	4b2f      	ldr	r3, [pc, #188]	@ (800e4fc <_strtod_l+0x5f4>)
 800e43e:	00d5      	lsls	r5, r2, #3
 800e440:	195d      	adds	r5, r3, r5
 800e442:	0032      	movs	r2, r6
 800e444:	6828      	ldr	r0, [r5, #0]
 800e446:	6869      	ldr	r1, [r5, #4]
 800e448:	003b      	movs	r3, r7
 800e44a:	f7f4 fa7b 	bl	8002944 <__aeabi_dmul>
 800e44e:	4b26      	ldr	r3, [pc, #152]	@ (800e4e8 <_strtod_l+0x5e0>)
 800e450:	4a2c      	ldr	r2, [pc, #176]	@ (800e504 <_strtod_l+0x5fc>)
 800e452:	0006      	movs	r6, r0
 800e454:	400b      	ands	r3, r1
 800e456:	4293      	cmp	r3, r2
 800e458:	d895      	bhi.n	800e386 <_strtod_l+0x47e>
 800e45a:	4a2b      	ldr	r2, [pc, #172]	@ (800e508 <_strtod_l+0x600>)
 800e45c:	4293      	cmp	r3, r2
 800e45e:	d913      	bls.n	800e488 <_strtod_l+0x580>
 800e460:	2601      	movs	r6, #1
 800e462:	4f2a      	ldr	r7, [pc, #168]	@ (800e50c <_strtod_l+0x604>)
 800e464:	4276      	negs	r6, r6
 800e466:	2300      	movs	r3, #0
 800e468:	9309      	str	r3, [sp, #36]	@ 0x24
 800e46a:	e086      	b.n	800e57a <_strtod_l+0x672>
 800e46c:	2201      	movs	r2, #1
 800e46e:	4214      	tst	r4, r2
 800e470:	d004      	beq.n	800e47c <_strtod_l+0x574>
 800e472:	682a      	ldr	r2, [r5, #0]
 800e474:	686b      	ldr	r3, [r5, #4]
 800e476:	f7f4 fa65 	bl	8002944 <__aeabi_dmul>
 800e47a:	2301      	movs	r3, #1
 800e47c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e47e:	1064      	asrs	r4, r4, #1
 800e480:	3201      	adds	r2, #1
 800e482:	9209      	str	r2, [sp, #36]	@ 0x24
 800e484:	3508      	adds	r5, #8
 800e486:	e7d0      	b.n	800e42a <_strtod_l+0x522>
 800e488:	23d4      	movs	r3, #212	@ 0xd4
 800e48a:	049b      	lsls	r3, r3, #18
 800e48c:	18cf      	adds	r7, r1, r3
 800e48e:	e7ea      	b.n	800e466 <_strtod_l+0x55e>
 800e490:	2c00      	cmp	r4, #0
 800e492:	d0e8      	beq.n	800e466 <_strtod_l+0x55e>
 800e494:	4264      	negs	r4, r4
 800e496:	230f      	movs	r3, #15
 800e498:	0022      	movs	r2, r4
 800e49a:	401a      	ands	r2, r3
 800e49c:	421c      	tst	r4, r3
 800e49e:	d00a      	beq.n	800e4b6 <_strtod_l+0x5ae>
 800e4a0:	4b15      	ldr	r3, [pc, #84]	@ (800e4f8 <_strtod_l+0x5f0>)
 800e4a2:	00d2      	lsls	r2, r2, #3
 800e4a4:	189b      	adds	r3, r3, r2
 800e4a6:	0030      	movs	r0, r6
 800e4a8:	681a      	ldr	r2, [r3, #0]
 800e4aa:	685b      	ldr	r3, [r3, #4]
 800e4ac:	0039      	movs	r1, r7
 800e4ae:	f7f3 fe0f 	bl	80020d0 <__aeabi_ddiv>
 800e4b2:	0006      	movs	r6, r0
 800e4b4:	000f      	movs	r7, r1
 800e4b6:	1124      	asrs	r4, r4, #4
 800e4b8:	d0d5      	beq.n	800e466 <_strtod_l+0x55e>
 800e4ba:	2c1f      	cmp	r4, #31
 800e4bc:	dd28      	ble.n	800e510 <_strtod_l+0x608>
 800e4be:	2300      	movs	r3, #0
 800e4c0:	9306      	str	r3, [sp, #24]
 800e4c2:	9307      	str	r3, [sp, #28]
 800e4c4:	930d      	str	r3, [sp, #52]	@ 0x34
 800e4c6:	9308      	str	r3, [sp, #32]
 800e4c8:	2322      	movs	r3, #34	@ 0x22
 800e4ca:	9a05      	ldr	r2, [sp, #20]
 800e4cc:	2600      	movs	r6, #0
 800e4ce:	6013      	str	r3, [r2, #0]
 800e4d0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e4d2:	2700      	movs	r7, #0
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d000      	beq.n	800e4da <_strtod_l+0x5d2>
 800e4d8:	e763      	b.n	800e3a2 <_strtod_l+0x49a>
 800e4da:	e550      	b.n	800df7e <_strtod_l+0x76>
 800e4dc:	00004e1f 	.word	0x00004e1f
 800e4e0:	0801c32f 	.word	0x0801c32f
 800e4e4:	0801c48c 	.word	0x0801c48c
 800e4e8:	7ff00000 	.word	0x7ff00000
 800e4ec:	0801c326 	.word	0x0801c326
 800e4f0:	0801c329 	.word	0x0801c329
 800e4f4:	0801c489 	.word	0x0801c489
 800e4f8:	0801c618 	.word	0x0801c618
 800e4fc:	0801c5f0 	.word	0x0801c5f0
 800e500:	fcb00000 	.word	0xfcb00000
 800e504:	7ca00000 	.word	0x7ca00000
 800e508:	7c900000 	.word	0x7c900000
 800e50c:	7fefffff 	.word	0x7fefffff
 800e510:	2310      	movs	r3, #16
 800e512:	0022      	movs	r2, r4
 800e514:	401a      	ands	r2, r3
 800e516:	9209      	str	r2, [sp, #36]	@ 0x24
 800e518:	421c      	tst	r4, r3
 800e51a:	d001      	beq.n	800e520 <_strtod_l+0x618>
 800e51c:	335a      	adds	r3, #90	@ 0x5a
 800e51e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e520:	0030      	movs	r0, r6
 800e522:	0039      	movs	r1, r7
 800e524:	2300      	movs	r3, #0
 800e526:	4dc0      	ldr	r5, [pc, #768]	@ (800e828 <_strtod_l+0x920>)
 800e528:	2201      	movs	r2, #1
 800e52a:	4214      	tst	r4, r2
 800e52c:	d004      	beq.n	800e538 <_strtod_l+0x630>
 800e52e:	682a      	ldr	r2, [r5, #0]
 800e530:	686b      	ldr	r3, [r5, #4]
 800e532:	f7f4 fa07 	bl	8002944 <__aeabi_dmul>
 800e536:	2301      	movs	r3, #1
 800e538:	1064      	asrs	r4, r4, #1
 800e53a:	3508      	adds	r5, #8
 800e53c:	2c00      	cmp	r4, #0
 800e53e:	d1f3      	bne.n	800e528 <_strtod_l+0x620>
 800e540:	2b00      	cmp	r3, #0
 800e542:	d001      	beq.n	800e548 <_strtod_l+0x640>
 800e544:	0006      	movs	r6, r0
 800e546:	000f      	movs	r7, r1
 800e548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d00d      	beq.n	800e56a <_strtod_l+0x662>
 800e54e:	236b      	movs	r3, #107	@ 0x6b
 800e550:	007a      	lsls	r2, r7, #1
 800e552:	0d52      	lsrs	r2, r2, #21
 800e554:	0039      	movs	r1, r7
 800e556:	1a9b      	subs	r3, r3, r2
 800e558:	2b00      	cmp	r3, #0
 800e55a:	dd06      	ble.n	800e56a <_strtod_l+0x662>
 800e55c:	2b1f      	cmp	r3, #31
 800e55e:	dd5c      	ble.n	800e61a <_strtod_l+0x712>
 800e560:	2600      	movs	r6, #0
 800e562:	2b34      	cmp	r3, #52	@ 0x34
 800e564:	dd52      	ble.n	800e60c <_strtod_l+0x704>
 800e566:	27dc      	movs	r7, #220	@ 0xdc
 800e568:	04bf      	lsls	r7, r7, #18
 800e56a:	2200      	movs	r2, #0
 800e56c:	2300      	movs	r3, #0
 800e56e:	0030      	movs	r0, r6
 800e570:	0039      	movs	r1, r7
 800e572:	f7f1 ff75 	bl	8000460 <__aeabi_dcmpeq>
 800e576:	2800      	cmp	r0, #0
 800e578:	d1a1      	bne.n	800e4be <_strtod_l+0x5b6>
 800e57a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e57c:	9a08      	ldr	r2, [sp, #32]
 800e57e:	9300      	str	r3, [sp, #0]
 800e580:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e582:	9b06      	ldr	r3, [sp, #24]
 800e584:	9805      	ldr	r0, [sp, #20]
 800e586:	f001 fafb 	bl	800fb80 <__s2b>
 800e58a:	900d      	str	r0, [sp, #52]	@ 0x34
 800e58c:	2800      	cmp	r0, #0
 800e58e:	d100      	bne.n	800e592 <_strtod_l+0x68a>
 800e590:	e6f9      	b.n	800e386 <_strtod_l+0x47e>
 800e592:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e594:	9907      	ldr	r1, [sp, #28]
 800e596:	43db      	mvns	r3, r3
 800e598:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e59a:	17db      	asrs	r3, r3, #31
 800e59c:	1a52      	subs	r2, r2, r1
 800e59e:	9214      	str	r2, [sp, #80]	@ 0x50
 800e5a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e5a2:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800e5a4:	17d2      	asrs	r2, r2, #31
 800e5a6:	4011      	ands	r1, r2
 800e5a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e5aa:	9114      	str	r1, [sp, #80]	@ 0x50
 800e5ac:	401a      	ands	r2, r3
 800e5ae:	2300      	movs	r3, #0
 800e5b0:	921a      	str	r2, [sp, #104]	@ 0x68
 800e5b2:	9306      	str	r3, [sp, #24]
 800e5b4:	9307      	str	r3, [sp, #28]
 800e5b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e5b8:	9805      	ldr	r0, [sp, #20]
 800e5ba:	6859      	ldr	r1, [r3, #4]
 800e5bc:	f001 fa34 	bl	800fa28 <_Balloc>
 800e5c0:	9008      	str	r0, [sp, #32]
 800e5c2:	2800      	cmp	r0, #0
 800e5c4:	d100      	bne.n	800e5c8 <_strtod_l+0x6c0>
 800e5c6:	e6e3      	b.n	800e390 <_strtod_l+0x488>
 800e5c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e5ca:	300c      	adds	r0, #12
 800e5cc:	0019      	movs	r1, r3
 800e5ce:	691a      	ldr	r2, [r3, #16]
 800e5d0:	310c      	adds	r1, #12
 800e5d2:	3202      	adds	r2, #2
 800e5d4:	0092      	lsls	r2, r2, #2
 800e5d6:	f000 fdb0 	bl	800f13a <memcpy>
 800e5da:	ab20      	add	r3, sp, #128	@ 0x80
 800e5dc:	9301      	str	r3, [sp, #4]
 800e5de:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e5e0:	9300      	str	r3, [sp, #0]
 800e5e2:	0032      	movs	r2, r6
 800e5e4:	003b      	movs	r3, r7
 800e5e6:	9805      	ldr	r0, [sp, #20]
 800e5e8:	9610      	str	r6, [sp, #64]	@ 0x40
 800e5ea:	9711      	str	r7, [sp, #68]	@ 0x44
 800e5ec:	f001 fe10 	bl	8010210 <__d2b>
 800e5f0:	901e      	str	r0, [sp, #120]	@ 0x78
 800e5f2:	2800      	cmp	r0, #0
 800e5f4:	d100      	bne.n	800e5f8 <_strtod_l+0x6f0>
 800e5f6:	e6cb      	b.n	800e390 <_strtod_l+0x488>
 800e5f8:	2101      	movs	r1, #1
 800e5fa:	9805      	ldr	r0, [sp, #20]
 800e5fc:	f001 fb5c 	bl	800fcb8 <__i2b>
 800e600:	9007      	str	r0, [sp, #28]
 800e602:	2800      	cmp	r0, #0
 800e604:	d10e      	bne.n	800e624 <_strtod_l+0x71c>
 800e606:	2300      	movs	r3, #0
 800e608:	9307      	str	r3, [sp, #28]
 800e60a:	e6c1      	b.n	800e390 <_strtod_l+0x488>
 800e60c:	234b      	movs	r3, #75	@ 0x4b
 800e60e:	1a9a      	subs	r2, r3, r2
 800e610:	3b4c      	subs	r3, #76	@ 0x4c
 800e612:	4093      	lsls	r3, r2
 800e614:	4019      	ands	r1, r3
 800e616:	000f      	movs	r7, r1
 800e618:	e7a7      	b.n	800e56a <_strtod_l+0x662>
 800e61a:	2201      	movs	r2, #1
 800e61c:	4252      	negs	r2, r2
 800e61e:	409a      	lsls	r2, r3
 800e620:	4016      	ands	r6, r2
 800e622:	e7a2      	b.n	800e56a <_strtod_l+0x662>
 800e624:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800e626:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e628:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800e62a:	1ad4      	subs	r4, r2, r3
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	db01      	blt.n	800e634 <_strtod_l+0x72c>
 800e630:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800e632:	195d      	adds	r5, r3, r5
 800e634:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e636:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e638:	1a5b      	subs	r3, r3, r1
 800e63a:	2136      	movs	r1, #54	@ 0x36
 800e63c:	189b      	adds	r3, r3, r2
 800e63e:	1a8a      	subs	r2, r1, r2
 800e640:	497a      	ldr	r1, [pc, #488]	@ (800e82c <_strtod_l+0x924>)
 800e642:	2001      	movs	r0, #1
 800e644:	468c      	mov	ip, r1
 800e646:	2100      	movs	r1, #0
 800e648:	3b01      	subs	r3, #1
 800e64a:	9115      	str	r1, [sp, #84]	@ 0x54
 800e64c:	9016      	str	r0, [sp, #88]	@ 0x58
 800e64e:	4563      	cmp	r3, ip
 800e650:	da06      	bge.n	800e660 <_strtod_l+0x758>
 800e652:	4661      	mov	r1, ip
 800e654:	1ac9      	subs	r1, r1, r3
 800e656:	1a52      	subs	r2, r2, r1
 800e658:	291f      	cmp	r1, #31
 800e65a:	dc3f      	bgt.n	800e6dc <_strtod_l+0x7d4>
 800e65c:	4088      	lsls	r0, r1
 800e65e:	9016      	str	r0, [sp, #88]	@ 0x58
 800e660:	18ab      	adds	r3, r5, r2
 800e662:	930e      	str	r3, [sp, #56]	@ 0x38
 800e664:	18a4      	adds	r4, r4, r2
 800e666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e668:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e66a:	191c      	adds	r4, r3, r4
 800e66c:	002b      	movs	r3, r5
 800e66e:	4295      	cmp	r5, r2
 800e670:	dd00      	ble.n	800e674 <_strtod_l+0x76c>
 800e672:	0013      	movs	r3, r2
 800e674:	42a3      	cmp	r3, r4
 800e676:	dd00      	ble.n	800e67a <_strtod_l+0x772>
 800e678:	0023      	movs	r3, r4
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	dd04      	ble.n	800e688 <_strtod_l+0x780>
 800e67e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e680:	1ae4      	subs	r4, r4, r3
 800e682:	1ad2      	subs	r2, r2, r3
 800e684:	920e      	str	r2, [sp, #56]	@ 0x38
 800e686:	1aed      	subs	r5, r5, r3
 800e688:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	dd16      	ble.n	800e6bc <_strtod_l+0x7b4>
 800e68e:	001a      	movs	r2, r3
 800e690:	9907      	ldr	r1, [sp, #28]
 800e692:	9805      	ldr	r0, [sp, #20]
 800e694:	f001 fbd2 	bl	800fe3c <__pow5mult>
 800e698:	9007      	str	r0, [sp, #28]
 800e69a:	2800      	cmp	r0, #0
 800e69c:	d0b3      	beq.n	800e606 <_strtod_l+0x6fe>
 800e69e:	0001      	movs	r1, r0
 800e6a0:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800e6a2:	9805      	ldr	r0, [sp, #20]
 800e6a4:	f001 fb20 	bl	800fce8 <__multiply>
 800e6a8:	9013      	str	r0, [sp, #76]	@ 0x4c
 800e6aa:	2800      	cmp	r0, #0
 800e6ac:	d100      	bne.n	800e6b0 <_strtod_l+0x7a8>
 800e6ae:	e66f      	b.n	800e390 <_strtod_l+0x488>
 800e6b0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e6b2:	9805      	ldr	r0, [sp, #20]
 800e6b4:	f001 f9fc 	bl	800fab0 <_Bfree>
 800e6b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e6ba:	931e      	str	r3, [sp, #120]	@ 0x78
 800e6bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	dc12      	bgt.n	800e6e8 <_strtod_l+0x7e0>
 800e6c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	dd18      	ble.n	800e6fa <_strtod_l+0x7f2>
 800e6c8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e6ca:	9908      	ldr	r1, [sp, #32]
 800e6cc:	9805      	ldr	r0, [sp, #20]
 800e6ce:	f001 fbb5 	bl	800fe3c <__pow5mult>
 800e6d2:	9008      	str	r0, [sp, #32]
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d110      	bne.n	800e6fa <_strtod_l+0x7f2>
 800e6d8:	2300      	movs	r3, #0
 800e6da:	e658      	b.n	800e38e <_strtod_l+0x486>
 800e6dc:	4954      	ldr	r1, [pc, #336]	@ (800e830 <_strtod_l+0x928>)
 800e6de:	1acb      	subs	r3, r1, r3
 800e6e0:	0001      	movs	r1, r0
 800e6e2:	4099      	lsls	r1, r3
 800e6e4:	9115      	str	r1, [sp, #84]	@ 0x54
 800e6e6:	e7ba      	b.n	800e65e <_strtod_l+0x756>
 800e6e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e6ea:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e6ec:	9805      	ldr	r0, [sp, #20]
 800e6ee:	f001 fc01 	bl	800fef4 <__lshift>
 800e6f2:	901e      	str	r0, [sp, #120]	@ 0x78
 800e6f4:	2800      	cmp	r0, #0
 800e6f6:	d1e4      	bne.n	800e6c2 <_strtod_l+0x7ba>
 800e6f8:	e64a      	b.n	800e390 <_strtod_l+0x488>
 800e6fa:	2c00      	cmp	r4, #0
 800e6fc:	dd07      	ble.n	800e70e <_strtod_l+0x806>
 800e6fe:	0022      	movs	r2, r4
 800e700:	9908      	ldr	r1, [sp, #32]
 800e702:	9805      	ldr	r0, [sp, #20]
 800e704:	f001 fbf6 	bl	800fef4 <__lshift>
 800e708:	9008      	str	r0, [sp, #32]
 800e70a:	2800      	cmp	r0, #0
 800e70c:	d0e4      	beq.n	800e6d8 <_strtod_l+0x7d0>
 800e70e:	2d00      	cmp	r5, #0
 800e710:	dd08      	ble.n	800e724 <_strtod_l+0x81c>
 800e712:	002a      	movs	r2, r5
 800e714:	9907      	ldr	r1, [sp, #28]
 800e716:	9805      	ldr	r0, [sp, #20]
 800e718:	f001 fbec 	bl	800fef4 <__lshift>
 800e71c:	9007      	str	r0, [sp, #28]
 800e71e:	2800      	cmp	r0, #0
 800e720:	d100      	bne.n	800e724 <_strtod_l+0x81c>
 800e722:	e635      	b.n	800e390 <_strtod_l+0x488>
 800e724:	9a08      	ldr	r2, [sp, #32]
 800e726:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e728:	9805      	ldr	r0, [sp, #20]
 800e72a:	f001 fc6b 	bl	8010004 <__mdiff>
 800e72e:	9006      	str	r0, [sp, #24]
 800e730:	2800      	cmp	r0, #0
 800e732:	d100      	bne.n	800e736 <_strtod_l+0x82e>
 800e734:	e62c      	b.n	800e390 <_strtod_l+0x488>
 800e736:	68c3      	ldr	r3, [r0, #12]
 800e738:	9907      	ldr	r1, [sp, #28]
 800e73a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e73c:	2300      	movs	r3, #0
 800e73e:	60c3      	str	r3, [r0, #12]
 800e740:	f001 fc44 	bl	800ffcc <__mcmp>
 800e744:	2800      	cmp	r0, #0
 800e746:	da3b      	bge.n	800e7c0 <_strtod_l+0x8b8>
 800e748:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e74a:	4333      	orrs	r3, r6
 800e74c:	d167      	bne.n	800e81e <_strtod_l+0x916>
 800e74e:	033b      	lsls	r3, r7, #12
 800e750:	d165      	bne.n	800e81e <_strtod_l+0x916>
 800e752:	22d6      	movs	r2, #214	@ 0xd6
 800e754:	4b37      	ldr	r3, [pc, #220]	@ (800e834 <_strtod_l+0x92c>)
 800e756:	04d2      	lsls	r2, r2, #19
 800e758:	403b      	ands	r3, r7
 800e75a:	4293      	cmp	r3, r2
 800e75c:	d95f      	bls.n	800e81e <_strtod_l+0x916>
 800e75e:	9b06      	ldr	r3, [sp, #24]
 800e760:	695b      	ldr	r3, [r3, #20]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d103      	bne.n	800e76e <_strtod_l+0x866>
 800e766:	9b06      	ldr	r3, [sp, #24]
 800e768:	691b      	ldr	r3, [r3, #16]
 800e76a:	2b01      	cmp	r3, #1
 800e76c:	dd57      	ble.n	800e81e <_strtod_l+0x916>
 800e76e:	9906      	ldr	r1, [sp, #24]
 800e770:	2201      	movs	r2, #1
 800e772:	9805      	ldr	r0, [sp, #20]
 800e774:	f001 fbbe 	bl	800fef4 <__lshift>
 800e778:	9907      	ldr	r1, [sp, #28]
 800e77a:	9006      	str	r0, [sp, #24]
 800e77c:	f001 fc26 	bl	800ffcc <__mcmp>
 800e780:	2800      	cmp	r0, #0
 800e782:	dd4c      	ble.n	800e81e <_strtod_l+0x916>
 800e784:	4b2b      	ldr	r3, [pc, #172]	@ (800e834 <_strtod_l+0x92c>)
 800e786:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e788:	403b      	ands	r3, r7
 800e78a:	2a00      	cmp	r2, #0
 800e78c:	d074      	beq.n	800e878 <_strtod_l+0x970>
 800e78e:	22d6      	movs	r2, #214	@ 0xd6
 800e790:	04d2      	lsls	r2, r2, #19
 800e792:	4293      	cmp	r3, r2
 800e794:	d870      	bhi.n	800e878 <_strtod_l+0x970>
 800e796:	22dc      	movs	r2, #220	@ 0xdc
 800e798:	0492      	lsls	r2, r2, #18
 800e79a:	4293      	cmp	r3, r2
 800e79c:	d800      	bhi.n	800e7a0 <_strtod_l+0x898>
 800e79e:	e693      	b.n	800e4c8 <_strtod_l+0x5c0>
 800e7a0:	0030      	movs	r0, r6
 800e7a2:	0039      	movs	r1, r7
 800e7a4:	4b24      	ldr	r3, [pc, #144]	@ (800e838 <_strtod_l+0x930>)
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	f7f4 f8cc 	bl	8002944 <__aeabi_dmul>
 800e7ac:	4b21      	ldr	r3, [pc, #132]	@ (800e834 <_strtod_l+0x92c>)
 800e7ae:	0006      	movs	r6, r0
 800e7b0:	000f      	movs	r7, r1
 800e7b2:	420b      	tst	r3, r1
 800e7b4:	d000      	beq.n	800e7b8 <_strtod_l+0x8b0>
 800e7b6:	e5f4      	b.n	800e3a2 <_strtod_l+0x49a>
 800e7b8:	2322      	movs	r3, #34	@ 0x22
 800e7ba:	9a05      	ldr	r2, [sp, #20]
 800e7bc:	6013      	str	r3, [r2, #0]
 800e7be:	e5f0      	b.n	800e3a2 <_strtod_l+0x49a>
 800e7c0:	970e      	str	r7, [sp, #56]	@ 0x38
 800e7c2:	2800      	cmp	r0, #0
 800e7c4:	d175      	bne.n	800e8b2 <_strtod_l+0x9aa>
 800e7c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e7c8:	033b      	lsls	r3, r7, #12
 800e7ca:	0b1b      	lsrs	r3, r3, #12
 800e7cc:	2a00      	cmp	r2, #0
 800e7ce:	d039      	beq.n	800e844 <_strtod_l+0x93c>
 800e7d0:	4a1a      	ldr	r2, [pc, #104]	@ (800e83c <_strtod_l+0x934>)
 800e7d2:	4293      	cmp	r3, r2
 800e7d4:	d138      	bne.n	800e848 <_strtod_l+0x940>
 800e7d6:	2101      	movs	r1, #1
 800e7d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7da:	4249      	negs	r1, r1
 800e7dc:	0032      	movs	r2, r6
 800e7de:	0008      	movs	r0, r1
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d00b      	beq.n	800e7fc <_strtod_l+0x8f4>
 800e7e4:	24d4      	movs	r4, #212	@ 0xd4
 800e7e6:	4b13      	ldr	r3, [pc, #76]	@ (800e834 <_strtod_l+0x92c>)
 800e7e8:	0008      	movs	r0, r1
 800e7ea:	403b      	ands	r3, r7
 800e7ec:	04e4      	lsls	r4, r4, #19
 800e7ee:	42a3      	cmp	r3, r4
 800e7f0:	d804      	bhi.n	800e7fc <_strtod_l+0x8f4>
 800e7f2:	306c      	adds	r0, #108	@ 0x6c
 800e7f4:	0d1b      	lsrs	r3, r3, #20
 800e7f6:	1ac3      	subs	r3, r0, r3
 800e7f8:	4099      	lsls	r1, r3
 800e7fa:	0008      	movs	r0, r1
 800e7fc:	4282      	cmp	r2, r0
 800e7fe:	d123      	bne.n	800e848 <_strtod_l+0x940>
 800e800:	4b0f      	ldr	r3, [pc, #60]	@ (800e840 <_strtod_l+0x938>)
 800e802:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e804:	4299      	cmp	r1, r3
 800e806:	d102      	bne.n	800e80e <_strtod_l+0x906>
 800e808:	3201      	adds	r2, #1
 800e80a:	d100      	bne.n	800e80e <_strtod_l+0x906>
 800e80c:	e5c0      	b.n	800e390 <_strtod_l+0x488>
 800e80e:	4b09      	ldr	r3, [pc, #36]	@ (800e834 <_strtod_l+0x92c>)
 800e810:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e812:	2600      	movs	r6, #0
 800e814:	401a      	ands	r2, r3
 800e816:	0013      	movs	r3, r2
 800e818:	2280      	movs	r2, #128	@ 0x80
 800e81a:	0352      	lsls	r2, r2, #13
 800e81c:	189f      	adds	r7, r3, r2
 800e81e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e820:	2b00      	cmp	r3, #0
 800e822:	d1bd      	bne.n	800e7a0 <_strtod_l+0x898>
 800e824:	e5bd      	b.n	800e3a2 <_strtod_l+0x49a>
 800e826:	46c0      	nop			@ (mov r8, r8)
 800e828:	0801c4b8 	.word	0x0801c4b8
 800e82c:	fffffc02 	.word	0xfffffc02
 800e830:	fffffbe2 	.word	0xfffffbe2
 800e834:	7ff00000 	.word	0x7ff00000
 800e838:	39500000 	.word	0x39500000
 800e83c:	000fffff 	.word	0x000fffff
 800e840:	7fefffff 	.word	0x7fefffff
 800e844:	4333      	orrs	r3, r6
 800e846:	d09d      	beq.n	800e784 <_strtod_l+0x87c>
 800e848:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d01c      	beq.n	800e888 <_strtod_l+0x980>
 800e84e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e850:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e852:	4213      	tst	r3, r2
 800e854:	d0e3      	beq.n	800e81e <_strtod_l+0x916>
 800e856:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e858:	0030      	movs	r0, r6
 800e85a:	0039      	movs	r1, r7
 800e85c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d016      	beq.n	800e890 <_strtod_l+0x988>
 800e862:	f7ff fb39 	bl	800ded8 <sulp>
 800e866:	0002      	movs	r2, r0
 800e868:	000b      	movs	r3, r1
 800e86a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e86c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e86e:	f7f3 f869 	bl	8001944 <__aeabi_dadd>
 800e872:	0006      	movs	r6, r0
 800e874:	000f      	movs	r7, r1
 800e876:	e7d2      	b.n	800e81e <_strtod_l+0x916>
 800e878:	2601      	movs	r6, #1
 800e87a:	4a92      	ldr	r2, [pc, #584]	@ (800eac4 <_strtod_l+0xbbc>)
 800e87c:	4276      	negs	r6, r6
 800e87e:	189b      	adds	r3, r3, r2
 800e880:	4a91      	ldr	r2, [pc, #580]	@ (800eac8 <_strtod_l+0xbc0>)
 800e882:	431a      	orrs	r2, r3
 800e884:	0017      	movs	r7, r2
 800e886:	e7ca      	b.n	800e81e <_strtod_l+0x916>
 800e888:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e88a:	4233      	tst	r3, r6
 800e88c:	d0c7      	beq.n	800e81e <_strtod_l+0x916>
 800e88e:	e7e2      	b.n	800e856 <_strtod_l+0x94e>
 800e890:	f7ff fb22 	bl	800ded8 <sulp>
 800e894:	0002      	movs	r2, r0
 800e896:	000b      	movs	r3, r1
 800e898:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e89a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e89c:	f7f4 fb38 	bl	8002f10 <__aeabi_dsub>
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	0006      	movs	r6, r0
 800e8a6:	000f      	movs	r7, r1
 800e8a8:	f7f1 fdda 	bl	8000460 <__aeabi_dcmpeq>
 800e8ac:	2800      	cmp	r0, #0
 800e8ae:	d0b6      	beq.n	800e81e <_strtod_l+0x916>
 800e8b0:	e60a      	b.n	800e4c8 <_strtod_l+0x5c0>
 800e8b2:	9907      	ldr	r1, [sp, #28]
 800e8b4:	9806      	ldr	r0, [sp, #24]
 800e8b6:	f001 fd0b 	bl	80102d0 <__ratio>
 800e8ba:	2380      	movs	r3, #128	@ 0x80
 800e8bc:	2200      	movs	r2, #0
 800e8be:	05db      	lsls	r3, r3, #23
 800e8c0:	0004      	movs	r4, r0
 800e8c2:	000d      	movs	r5, r1
 800e8c4:	f7f1 fddc 	bl	8000480 <__aeabi_dcmple>
 800e8c8:	2800      	cmp	r0, #0
 800e8ca:	d06c      	beq.n	800e9a6 <_strtod_l+0xa9e>
 800e8cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d177      	bne.n	800e9c2 <_strtod_l+0xaba>
 800e8d2:	2e00      	cmp	r6, #0
 800e8d4:	d157      	bne.n	800e986 <_strtod_l+0xa7e>
 800e8d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8d8:	031b      	lsls	r3, r3, #12
 800e8da:	d15a      	bne.n	800e992 <_strtod_l+0xa8a>
 800e8dc:	2200      	movs	r2, #0
 800e8de:	0020      	movs	r0, r4
 800e8e0:	0029      	movs	r1, r5
 800e8e2:	4b7a      	ldr	r3, [pc, #488]	@ (800eacc <_strtod_l+0xbc4>)
 800e8e4:	f7f1 fdc2 	bl	800046c <__aeabi_dcmplt>
 800e8e8:	2800      	cmp	r0, #0
 800e8ea:	d159      	bne.n	800e9a0 <_strtod_l+0xa98>
 800e8ec:	0020      	movs	r0, r4
 800e8ee:	0029      	movs	r1, r5
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	4b77      	ldr	r3, [pc, #476]	@ (800ead0 <_strtod_l+0xbc8>)
 800e8f4:	f7f4 f826 	bl	8002944 <__aeabi_dmul>
 800e8f8:	0004      	movs	r4, r0
 800e8fa:	000d      	movs	r5, r1
 800e8fc:	2380      	movs	r3, #128	@ 0x80
 800e8fe:	061b      	lsls	r3, r3, #24
 800e900:	18eb      	adds	r3, r5, r3
 800e902:	940a      	str	r4, [sp, #40]	@ 0x28
 800e904:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e906:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e908:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e90a:	9216      	str	r2, [sp, #88]	@ 0x58
 800e90c:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e90e:	4a71      	ldr	r2, [pc, #452]	@ (800ead4 <_strtod_l+0xbcc>)
 800e910:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e912:	4013      	ands	r3, r2
 800e914:	9315      	str	r3, [sp, #84]	@ 0x54
 800e916:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e918:	4b6f      	ldr	r3, [pc, #444]	@ (800ead8 <_strtod_l+0xbd0>)
 800e91a:	429a      	cmp	r2, r3
 800e91c:	d000      	beq.n	800e920 <_strtod_l+0xa18>
 800e91e:	e087      	b.n	800ea30 <_strtod_l+0xb28>
 800e920:	4a6e      	ldr	r2, [pc, #440]	@ (800eadc <_strtod_l+0xbd4>)
 800e922:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e924:	4694      	mov	ip, r2
 800e926:	4463      	add	r3, ip
 800e928:	001f      	movs	r7, r3
 800e92a:	0030      	movs	r0, r6
 800e92c:	0019      	movs	r1, r3
 800e92e:	f001 fc03 	bl	8010138 <__ulp>
 800e932:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e934:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e936:	f7f4 f805 	bl	8002944 <__aeabi_dmul>
 800e93a:	0032      	movs	r2, r6
 800e93c:	003b      	movs	r3, r7
 800e93e:	f7f3 f801 	bl	8001944 <__aeabi_dadd>
 800e942:	4a64      	ldr	r2, [pc, #400]	@ (800ead4 <_strtod_l+0xbcc>)
 800e944:	4b66      	ldr	r3, [pc, #408]	@ (800eae0 <_strtod_l+0xbd8>)
 800e946:	0006      	movs	r6, r0
 800e948:	400a      	ands	r2, r1
 800e94a:	429a      	cmp	r2, r3
 800e94c:	d940      	bls.n	800e9d0 <_strtod_l+0xac8>
 800e94e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e950:	4a64      	ldr	r2, [pc, #400]	@ (800eae4 <_strtod_l+0xbdc>)
 800e952:	4293      	cmp	r3, r2
 800e954:	d103      	bne.n	800e95e <_strtod_l+0xa56>
 800e956:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e958:	3301      	adds	r3, #1
 800e95a:	d100      	bne.n	800e95e <_strtod_l+0xa56>
 800e95c:	e518      	b.n	800e390 <_strtod_l+0x488>
 800e95e:	2601      	movs	r6, #1
 800e960:	4f60      	ldr	r7, [pc, #384]	@ (800eae4 <_strtod_l+0xbdc>)
 800e962:	4276      	negs	r6, r6
 800e964:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e966:	9805      	ldr	r0, [sp, #20]
 800e968:	f001 f8a2 	bl	800fab0 <_Bfree>
 800e96c:	9908      	ldr	r1, [sp, #32]
 800e96e:	9805      	ldr	r0, [sp, #20]
 800e970:	f001 f89e 	bl	800fab0 <_Bfree>
 800e974:	9907      	ldr	r1, [sp, #28]
 800e976:	9805      	ldr	r0, [sp, #20]
 800e978:	f001 f89a 	bl	800fab0 <_Bfree>
 800e97c:	9906      	ldr	r1, [sp, #24]
 800e97e:	9805      	ldr	r0, [sp, #20]
 800e980:	f001 f896 	bl	800fab0 <_Bfree>
 800e984:	e617      	b.n	800e5b6 <_strtod_l+0x6ae>
 800e986:	2e01      	cmp	r6, #1
 800e988:	d103      	bne.n	800e992 <_strtod_l+0xa8a>
 800e98a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d100      	bne.n	800e992 <_strtod_l+0xa8a>
 800e990:	e59a      	b.n	800e4c8 <_strtod_l+0x5c0>
 800e992:	2300      	movs	r3, #0
 800e994:	4c54      	ldr	r4, [pc, #336]	@ (800eae8 <_strtod_l+0xbe0>)
 800e996:	4d4d      	ldr	r5, [pc, #308]	@ (800eacc <_strtod_l+0xbc4>)
 800e998:	930a      	str	r3, [sp, #40]	@ 0x28
 800e99a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e99c:	2400      	movs	r4, #0
 800e99e:	e7b2      	b.n	800e906 <_strtod_l+0x9fe>
 800e9a0:	2400      	movs	r4, #0
 800e9a2:	4d4b      	ldr	r5, [pc, #300]	@ (800ead0 <_strtod_l+0xbc8>)
 800e9a4:	e7aa      	b.n	800e8fc <_strtod_l+0x9f4>
 800e9a6:	0020      	movs	r0, r4
 800e9a8:	0029      	movs	r1, r5
 800e9aa:	4b49      	ldr	r3, [pc, #292]	@ (800ead0 <_strtod_l+0xbc8>)
 800e9ac:	2200      	movs	r2, #0
 800e9ae:	f7f3 ffc9 	bl	8002944 <__aeabi_dmul>
 800e9b2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e9b4:	0004      	movs	r4, r0
 800e9b6:	000d      	movs	r5, r1
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d09f      	beq.n	800e8fc <_strtod_l+0x9f4>
 800e9bc:	940a      	str	r4, [sp, #40]	@ 0x28
 800e9be:	950b      	str	r5, [sp, #44]	@ 0x2c
 800e9c0:	e7a1      	b.n	800e906 <_strtod_l+0x9fe>
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	4c41      	ldr	r4, [pc, #260]	@ (800eacc <_strtod_l+0xbc4>)
 800e9c6:	0025      	movs	r5, r4
 800e9c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800e9ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e9cc:	001c      	movs	r4, r3
 800e9ce:	e79a      	b.n	800e906 <_strtod_l+0x9fe>
 800e9d0:	23d4      	movs	r3, #212	@ 0xd4
 800e9d2:	049b      	lsls	r3, r3, #18
 800e9d4:	18cf      	adds	r7, r1, r3
 800e9d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9d8:	9710      	str	r7, [sp, #64]	@ 0x40
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d1c2      	bne.n	800e964 <_strtod_l+0xa5c>
 800e9de:	4b3d      	ldr	r3, [pc, #244]	@ (800ead4 <_strtod_l+0xbcc>)
 800e9e0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e9e2:	403b      	ands	r3, r7
 800e9e4:	429a      	cmp	r2, r3
 800e9e6:	d1bd      	bne.n	800e964 <_strtod_l+0xa5c>
 800e9e8:	0020      	movs	r0, r4
 800e9ea:	0029      	movs	r1, r5
 800e9ec:	f7f1 fe24 	bl	8000638 <__aeabi_d2lz>
 800e9f0:	f7f1 fe7c 	bl	80006ec <__aeabi_l2d>
 800e9f4:	0002      	movs	r2, r0
 800e9f6:	000b      	movs	r3, r1
 800e9f8:	0020      	movs	r0, r4
 800e9fa:	0029      	movs	r1, r5
 800e9fc:	f7f4 fa88 	bl	8002f10 <__aeabi_dsub>
 800ea00:	033c      	lsls	r4, r7, #12
 800ea02:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ea04:	0b24      	lsrs	r4, r4, #12
 800ea06:	4334      	orrs	r4, r6
 800ea08:	900e      	str	r0, [sp, #56]	@ 0x38
 800ea0a:	910f      	str	r1, [sp, #60]	@ 0x3c
 800ea0c:	4a37      	ldr	r2, [pc, #220]	@ (800eaec <_strtod_l+0xbe4>)
 800ea0e:	431c      	orrs	r4, r3
 800ea10:	d052      	beq.n	800eab8 <_strtod_l+0xbb0>
 800ea12:	4b37      	ldr	r3, [pc, #220]	@ (800eaf0 <_strtod_l+0xbe8>)
 800ea14:	f7f1 fd2a 	bl	800046c <__aeabi_dcmplt>
 800ea18:	2800      	cmp	r0, #0
 800ea1a:	d000      	beq.n	800ea1e <_strtod_l+0xb16>
 800ea1c:	e4c1      	b.n	800e3a2 <_strtod_l+0x49a>
 800ea1e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800ea20:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ea22:	4a34      	ldr	r2, [pc, #208]	@ (800eaf4 <_strtod_l+0xbec>)
 800ea24:	4b2a      	ldr	r3, [pc, #168]	@ (800ead0 <_strtod_l+0xbc8>)
 800ea26:	f7f1 fd35 	bl	8000494 <__aeabi_dcmpgt>
 800ea2a:	2800      	cmp	r0, #0
 800ea2c:	d09a      	beq.n	800e964 <_strtod_l+0xa5c>
 800ea2e:	e4b8      	b.n	800e3a2 <_strtod_l+0x49a>
 800ea30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d02a      	beq.n	800ea8c <_strtod_l+0xb84>
 800ea36:	23d4      	movs	r3, #212	@ 0xd4
 800ea38:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ea3a:	04db      	lsls	r3, r3, #19
 800ea3c:	429a      	cmp	r2, r3
 800ea3e:	d825      	bhi.n	800ea8c <_strtod_l+0xb84>
 800ea40:	0020      	movs	r0, r4
 800ea42:	0029      	movs	r1, r5
 800ea44:	4a2c      	ldr	r2, [pc, #176]	@ (800eaf8 <_strtod_l+0xbf0>)
 800ea46:	4b2d      	ldr	r3, [pc, #180]	@ (800eafc <_strtod_l+0xbf4>)
 800ea48:	f7f1 fd1a 	bl	8000480 <__aeabi_dcmple>
 800ea4c:	2800      	cmp	r0, #0
 800ea4e:	d016      	beq.n	800ea7e <_strtod_l+0xb76>
 800ea50:	0020      	movs	r0, r4
 800ea52:	0029      	movs	r1, r5
 800ea54:	f7f1 fdd2 	bl	80005fc <__aeabi_d2uiz>
 800ea58:	2800      	cmp	r0, #0
 800ea5a:	d100      	bne.n	800ea5e <_strtod_l+0xb56>
 800ea5c:	3001      	adds	r0, #1
 800ea5e:	f7f4 feed 	bl	800383c <__aeabi_ui2d>
 800ea62:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ea64:	0004      	movs	r4, r0
 800ea66:	000d      	movs	r5, r1
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d122      	bne.n	800eab2 <_strtod_l+0xbaa>
 800ea6c:	2380      	movs	r3, #128	@ 0x80
 800ea6e:	061b      	lsls	r3, r3, #24
 800ea70:	18cb      	adds	r3, r1, r3
 800ea72:	9018      	str	r0, [sp, #96]	@ 0x60
 800ea74:	9319      	str	r3, [sp, #100]	@ 0x64
 800ea76:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800ea78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea7a:	9216      	str	r2, [sp, #88]	@ 0x58
 800ea7c:	9317      	str	r3, [sp, #92]	@ 0x5c
 800ea7e:	22d6      	movs	r2, #214	@ 0xd6
 800ea80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ea82:	04d2      	lsls	r2, r2, #19
 800ea84:	189b      	adds	r3, r3, r2
 800ea86:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ea88:	1a9b      	subs	r3, r3, r2
 800ea8a:	9317      	str	r3, [sp, #92]	@ 0x5c
 800ea8c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ea8e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ea90:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800ea92:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800ea94:	f001 fb50 	bl	8010138 <__ulp>
 800ea98:	0002      	movs	r2, r0
 800ea9a:	000b      	movs	r3, r1
 800ea9c:	0030      	movs	r0, r6
 800ea9e:	0039      	movs	r1, r7
 800eaa0:	f7f3 ff50 	bl	8002944 <__aeabi_dmul>
 800eaa4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800eaa6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eaa8:	f7f2 ff4c 	bl	8001944 <__aeabi_dadd>
 800eaac:	0006      	movs	r6, r0
 800eaae:	000f      	movs	r7, r1
 800eab0:	e791      	b.n	800e9d6 <_strtod_l+0xace>
 800eab2:	9418      	str	r4, [sp, #96]	@ 0x60
 800eab4:	9519      	str	r5, [sp, #100]	@ 0x64
 800eab6:	e7de      	b.n	800ea76 <_strtod_l+0xb6e>
 800eab8:	4b11      	ldr	r3, [pc, #68]	@ (800eb00 <_strtod_l+0xbf8>)
 800eaba:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800eabc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800eabe:	f7f1 fcd5 	bl	800046c <__aeabi_dcmplt>
 800eac2:	e7b2      	b.n	800ea2a <_strtod_l+0xb22>
 800eac4:	fff00000 	.word	0xfff00000
 800eac8:	000fffff 	.word	0x000fffff
 800eacc:	3ff00000 	.word	0x3ff00000
 800ead0:	3fe00000 	.word	0x3fe00000
 800ead4:	7ff00000 	.word	0x7ff00000
 800ead8:	7fe00000 	.word	0x7fe00000
 800eadc:	fcb00000 	.word	0xfcb00000
 800eae0:	7c9fffff 	.word	0x7c9fffff
 800eae4:	7fefffff 	.word	0x7fefffff
 800eae8:	bff00000 	.word	0xbff00000
 800eaec:	94a03595 	.word	0x94a03595
 800eaf0:	3fdfffff 	.word	0x3fdfffff
 800eaf4:	35afe535 	.word	0x35afe535
 800eaf8:	ffc00000 	.word	0xffc00000
 800eafc:	41dfffff 	.word	0x41dfffff
 800eb00:	3fcfffff 	.word	0x3fcfffff

0800eb04 <strtod>:
 800eb04:	b510      	push	{r4, lr}
 800eb06:	4c04      	ldr	r4, [pc, #16]	@ (800eb18 <strtod+0x14>)
 800eb08:	000a      	movs	r2, r1
 800eb0a:	0001      	movs	r1, r0
 800eb0c:	4b03      	ldr	r3, [pc, #12]	@ (800eb1c <strtod+0x18>)
 800eb0e:	6820      	ldr	r0, [r4, #0]
 800eb10:	f7ff f9fa 	bl	800df08 <_strtod_l>
 800eb14:	bd10      	pop	{r4, pc}
 800eb16:	46c0      	nop			@ (mov r8, r8)
 800eb18:	20000188 	.word	0x20000188
 800eb1c:	2000001c 	.word	0x2000001c

0800eb20 <_strtol_l.isra.0>:
 800eb20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb22:	b085      	sub	sp, #20
 800eb24:	0017      	movs	r7, r2
 800eb26:	001e      	movs	r6, r3
 800eb28:	9003      	str	r0, [sp, #12]
 800eb2a:	9101      	str	r1, [sp, #4]
 800eb2c:	2b24      	cmp	r3, #36	@ 0x24
 800eb2e:	d823      	bhi.n	800eb78 <_strtol_l.isra.0+0x58>
 800eb30:	000c      	movs	r4, r1
 800eb32:	2b01      	cmp	r3, #1
 800eb34:	d020      	beq.n	800eb78 <_strtol_l.isra.0+0x58>
 800eb36:	4b3d      	ldr	r3, [pc, #244]	@ (800ec2c <_strtol_l.isra.0+0x10c>)
 800eb38:	2208      	movs	r2, #8
 800eb3a:	469c      	mov	ip, r3
 800eb3c:	0023      	movs	r3, r4
 800eb3e:	4661      	mov	r1, ip
 800eb40:	781d      	ldrb	r5, [r3, #0]
 800eb42:	3401      	adds	r4, #1
 800eb44:	5d48      	ldrb	r0, [r1, r5]
 800eb46:	0001      	movs	r1, r0
 800eb48:	4011      	ands	r1, r2
 800eb4a:	4210      	tst	r0, r2
 800eb4c:	d1f6      	bne.n	800eb3c <_strtol_l.isra.0+0x1c>
 800eb4e:	2d2d      	cmp	r5, #45	@ 0x2d
 800eb50:	d119      	bne.n	800eb86 <_strtol_l.isra.0+0x66>
 800eb52:	7825      	ldrb	r5, [r4, #0]
 800eb54:	1c9c      	adds	r4, r3, #2
 800eb56:	2301      	movs	r3, #1
 800eb58:	9300      	str	r3, [sp, #0]
 800eb5a:	2210      	movs	r2, #16
 800eb5c:	0033      	movs	r3, r6
 800eb5e:	4393      	bics	r3, r2
 800eb60:	d11d      	bne.n	800eb9e <_strtol_l.isra.0+0x7e>
 800eb62:	2d30      	cmp	r5, #48	@ 0x30
 800eb64:	d115      	bne.n	800eb92 <_strtol_l.isra.0+0x72>
 800eb66:	2120      	movs	r1, #32
 800eb68:	7823      	ldrb	r3, [r4, #0]
 800eb6a:	438b      	bics	r3, r1
 800eb6c:	2b58      	cmp	r3, #88	@ 0x58
 800eb6e:	d110      	bne.n	800eb92 <_strtol_l.isra.0+0x72>
 800eb70:	7865      	ldrb	r5, [r4, #1]
 800eb72:	3402      	adds	r4, #2
 800eb74:	2610      	movs	r6, #16
 800eb76:	e012      	b.n	800eb9e <_strtol_l.isra.0+0x7e>
 800eb78:	f000 fab2 	bl	800f0e0 <__errno>
 800eb7c:	2316      	movs	r3, #22
 800eb7e:	6003      	str	r3, [r0, #0]
 800eb80:	2000      	movs	r0, #0
 800eb82:	b005      	add	sp, #20
 800eb84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb86:	9100      	str	r1, [sp, #0]
 800eb88:	2d2b      	cmp	r5, #43	@ 0x2b
 800eb8a:	d1e6      	bne.n	800eb5a <_strtol_l.isra.0+0x3a>
 800eb8c:	7825      	ldrb	r5, [r4, #0]
 800eb8e:	1c9c      	adds	r4, r3, #2
 800eb90:	e7e3      	b.n	800eb5a <_strtol_l.isra.0+0x3a>
 800eb92:	2e00      	cmp	r6, #0
 800eb94:	d1ee      	bne.n	800eb74 <_strtol_l.isra.0+0x54>
 800eb96:	360a      	adds	r6, #10
 800eb98:	2d30      	cmp	r5, #48	@ 0x30
 800eb9a:	d100      	bne.n	800eb9e <_strtol_l.isra.0+0x7e>
 800eb9c:	3e02      	subs	r6, #2
 800eb9e:	4a24      	ldr	r2, [pc, #144]	@ (800ec30 <_strtol_l.isra.0+0x110>)
 800eba0:	9b00      	ldr	r3, [sp, #0]
 800eba2:	4694      	mov	ip, r2
 800eba4:	4463      	add	r3, ip
 800eba6:	0031      	movs	r1, r6
 800eba8:	0018      	movs	r0, r3
 800ebaa:	9302      	str	r3, [sp, #8]
 800ebac:	f7f1 fb58 	bl	8000260 <__aeabi_uidivmod>
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	4684      	mov	ip, r0
 800ebb4:	0010      	movs	r0, r2
 800ebb6:	002b      	movs	r3, r5
 800ebb8:	3b30      	subs	r3, #48	@ 0x30
 800ebba:	2b09      	cmp	r3, #9
 800ebbc:	d811      	bhi.n	800ebe2 <_strtol_l.isra.0+0xc2>
 800ebbe:	001d      	movs	r5, r3
 800ebc0:	42ae      	cmp	r6, r5
 800ebc2:	dd1d      	ble.n	800ec00 <_strtol_l.isra.0+0xe0>
 800ebc4:	1c53      	adds	r3, r2, #1
 800ebc6:	d009      	beq.n	800ebdc <_strtol_l.isra.0+0xbc>
 800ebc8:	2201      	movs	r2, #1
 800ebca:	4252      	negs	r2, r2
 800ebcc:	4584      	cmp	ip, r0
 800ebce:	d305      	bcc.n	800ebdc <_strtol_l.isra.0+0xbc>
 800ebd0:	d101      	bne.n	800ebd6 <_strtol_l.isra.0+0xb6>
 800ebd2:	42a9      	cmp	r1, r5
 800ebd4:	db11      	blt.n	800ebfa <_strtol_l.isra.0+0xda>
 800ebd6:	2201      	movs	r2, #1
 800ebd8:	4370      	muls	r0, r6
 800ebda:	1828      	adds	r0, r5, r0
 800ebdc:	7825      	ldrb	r5, [r4, #0]
 800ebde:	3401      	adds	r4, #1
 800ebe0:	e7e9      	b.n	800ebb6 <_strtol_l.isra.0+0x96>
 800ebe2:	002b      	movs	r3, r5
 800ebe4:	3b41      	subs	r3, #65	@ 0x41
 800ebe6:	2b19      	cmp	r3, #25
 800ebe8:	d801      	bhi.n	800ebee <_strtol_l.isra.0+0xce>
 800ebea:	3d37      	subs	r5, #55	@ 0x37
 800ebec:	e7e8      	b.n	800ebc0 <_strtol_l.isra.0+0xa0>
 800ebee:	002b      	movs	r3, r5
 800ebf0:	3b61      	subs	r3, #97	@ 0x61
 800ebf2:	2b19      	cmp	r3, #25
 800ebf4:	d804      	bhi.n	800ec00 <_strtol_l.isra.0+0xe0>
 800ebf6:	3d57      	subs	r5, #87	@ 0x57
 800ebf8:	e7e2      	b.n	800ebc0 <_strtol_l.isra.0+0xa0>
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	4252      	negs	r2, r2
 800ebfe:	e7ed      	b.n	800ebdc <_strtol_l.isra.0+0xbc>
 800ec00:	1c53      	adds	r3, r2, #1
 800ec02:	d108      	bne.n	800ec16 <_strtol_l.isra.0+0xf6>
 800ec04:	2322      	movs	r3, #34	@ 0x22
 800ec06:	9a03      	ldr	r2, [sp, #12]
 800ec08:	9802      	ldr	r0, [sp, #8]
 800ec0a:	6013      	str	r3, [r2, #0]
 800ec0c:	2f00      	cmp	r7, #0
 800ec0e:	d0b8      	beq.n	800eb82 <_strtol_l.isra.0+0x62>
 800ec10:	1e63      	subs	r3, r4, #1
 800ec12:	9301      	str	r3, [sp, #4]
 800ec14:	e007      	b.n	800ec26 <_strtol_l.isra.0+0x106>
 800ec16:	9b00      	ldr	r3, [sp, #0]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d000      	beq.n	800ec1e <_strtol_l.isra.0+0xfe>
 800ec1c:	4240      	negs	r0, r0
 800ec1e:	2f00      	cmp	r7, #0
 800ec20:	d0af      	beq.n	800eb82 <_strtol_l.isra.0+0x62>
 800ec22:	2a00      	cmp	r2, #0
 800ec24:	d1f4      	bne.n	800ec10 <_strtol_l.isra.0+0xf0>
 800ec26:	9b01      	ldr	r3, [sp, #4]
 800ec28:	603b      	str	r3, [r7, #0]
 800ec2a:	e7aa      	b.n	800eb82 <_strtol_l.isra.0+0x62>
 800ec2c:	0801c4e1 	.word	0x0801c4e1
 800ec30:	7fffffff 	.word	0x7fffffff

0800ec34 <strtol>:
 800ec34:	b510      	push	{r4, lr}
 800ec36:	4c04      	ldr	r4, [pc, #16]	@ (800ec48 <strtol+0x14>)
 800ec38:	0013      	movs	r3, r2
 800ec3a:	000a      	movs	r2, r1
 800ec3c:	0001      	movs	r1, r0
 800ec3e:	6820      	ldr	r0, [r4, #0]
 800ec40:	f7ff ff6e 	bl	800eb20 <_strtol_l.isra.0>
 800ec44:	bd10      	pop	{r4, pc}
 800ec46:	46c0      	nop			@ (mov r8, r8)
 800ec48:	20000188 	.word	0x20000188

0800ec4c <_strtoll_l.isra.0>:
 800ec4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec4e:	b08d      	sub	sp, #52	@ 0x34
 800ec50:	000c      	movs	r4, r1
 800ec52:	9102      	str	r1, [sp, #8]
 800ec54:	001e      	movs	r6, r3
 800ec56:	2108      	movs	r1, #8
 800ec58:	4f4c      	ldr	r7, [pc, #304]	@ (800ed8c <_strtoll_l.isra.0+0x140>)
 800ec5a:	900a      	str	r0, [sp, #40]	@ 0x28
 800ec5c:	9203      	str	r2, [sp, #12]
 800ec5e:	0023      	movs	r3, r4
 800ec60:	781a      	ldrb	r2, [r3, #0]
 800ec62:	3401      	adds	r4, #1
 800ec64:	5cbd      	ldrb	r5, [r7, r2]
 800ec66:	0028      	movs	r0, r5
 800ec68:	4008      	ands	r0, r1
 800ec6a:	420d      	tst	r5, r1
 800ec6c:	d1f7      	bne.n	800ec5e <_strtoll_l.isra.0+0x12>
 800ec6e:	0015      	movs	r5, r2
 800ec70:	2a2d      	cmp	r2, #45	@ 0x2d
 800ec72:	d112      	bne.n	800ec9a <_strtoll_l.isra.0+0x4e>
 800ec74:	7825      	ldrb	r5, [r4, #0]
 800ec76:	1c9c      	adds	r4, r3, #2
 800ec78:	2301      	movs	r3, #1
 800ec7a:	9301      	str	r3, [sp, #4]
 800ec7c:	2210      	movs	r2, #16
 800ec7e:	0033      	movs	r3, r6
 800ec80:	4393      	bics	r3, r2
 800ec82:	d116      	bne.n	800ecb2 <_strtoll_l.isra.0+0x66>
 800ec84:	2d30      	cmp	r5, #48	@ 0x30
 800ec86:	d10e      	bne.n	800eca6 <_strtoll_l.isra.0+0x5a>
 800ec88:	2120      	movs	r1, #32
 800ec8a:	7823      	ldrb	r3, [r4, #0]
 800ec8c:	438b      	bics	r3, r1
 800ec8e:	2b58      	cmp	r3, #88	@ 0x58
 800ec90:	d109      	bne.n	800eca6 <_strtoll_l.isra.0+0x5a>
 800ec92:	7865      	ldrb	r5, [r4, #1]
 800ec94:	3402      	adds	r4, #2
 800ec96:	2610      	movs	r6, #16
 800ec98:	e00b      	b.n	800ecb2 <_strtoll_l.isra.0+0x66>
 800ec9a:	9001      	str	r0, [sp, #4]
 800ec9c:	2a2b      	cmp	r2, #43	@ 0x2b
 800ec9e:	d1ed      	bne.n	800ec7c <_strtoll_l.isra.0+0x30>
 800eca0:	7825      	ldrb	r5, [r4, #0]
 800eca2:	1c9c      	adds	r4, r3, #2
 800eca4:	e7ea      	b.n	800ec7c <_strtoll_l.isra.0+0x30>
 800eca6:	2e00      	cmp	r6, #0
 800eca8:	d1f5      	bne.n	800ec96 <_strtoll_l.isra.0+0x4a>
 800ecaa:	360a      	adds	r6, #10
 800ecac:	2d30      	cmp	r5, #48	@ 0x30
 800ecae:	d100      	bne.n	800ecb2 <_strtoll_l.isra.0+0x66>
 800ecb0:	3e02      	subs	r6, #2
 800ecb2:	2001      	movs	r0, #1
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	4936      	ldr	r1, [pc, #216]	@ (800ed90 <_strtoll_l.isra.0+0x144>)
 800ecb8:	9a01      	ldr	r2, [sp, #4]
 800ecba:	4240      	negs	r0, r0
 800ecbc:	1812      	adds	r2, r2, r0
 800ecbe:	414b      	adcs	r3, r1
 800ecc0:	9204      	str	r2, [sp, #16]
 800ecc2:	9305      	str	r3, [sp, #20]
 800ecc4:	9804      	ldr	r0, [sp, #16]
 800ecc6:	9905      	ldr	r1, [sp, #20]
 800ecc8:	17f3      	asrs	r3, r6, #31
 800ecca:	0032      	movs	r2, r6
 800eccc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ecce:	f7f1 fc2f 	bl	8000530 <__aeabi_uldivmod>
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	000f      	movs	r7, r1
 800ecd6:	9008      	str	r0, [sp, #32]
 800ecd8:	2100      	movs	r1, #0
 800ecda:	2000      	movs	r0, #0
 800ecdc:	9209      	str	r2, [sp, #36]	@ 0x24
 800ecde:	002a      	movs	r2, r5
 800ece0:	3a30      	subs	r2, #48	@ 0x30
 800ece2:	2a09      	cmp	r2, #9
 800ece4:	d823      	bhi.n	800ed2e <_strtoll_l.isra.0+0xe2>
 800ece6:	0015      	movs	r5, r2
 800ece8:	42ae      	cmp	r6, r5
 800ecea:	dd2f      	ble.n	800ed4c <_strtoll_l.isra.0+0x100>
 800ecec:	1c5a      	adds	r2, r3, #1
 800ecee:	d01b      	beq.n	800ed28 <_strtoll_l.isra.0+0xdc>
 800ecf0:	42b9      	cmp	r1, r7
 800ecf2:	d828      	bhi.n	800ed46 <_strtoll_l.isra.0+0xfa>
 800ecf4:	d102      	bne.n	800ecfc <_strtoll_l.isra.0+0xb0>
 800ecf6:	9b08      	ldr	r3, [sp, #32]
 800ecf8:	4298      	cmp	r0, r3
 800ecfa:	d824      	bhi.n	800ed46 <_strtoll_l.isra.0+0xfa>
 800ecfc:	9b08      	ldr	r3, [sp, #32]
 800ecfe:	4283      	cmp	r3, r0
 800ed00:	d104      	bne.n	800ed0c <_strtoll_l.isra.0+0xc0>
 800ed02:	428f      	cmp	r7, r1
 800ed04:	d102      	bne.n	800ed0c <_strtoll_l.isra.0+0xc0>
 800ed06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed08:	42ab      	cmp	r3, r5
 800ed0a:	db1c      	blt.n	800ed46 <_strtoll_l.isra.0+0xfa>
 800ed0c:	0002      	movs	r2, r0
 800ed0e:	000b      	movs	r3, r1
 800ed10:	0030      	movs	r0, r6
 800ed12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ed14:	f7f1 fc2c 	bl	8000570 <__aeabi_lmul>
 800ed18:	17eb      	asrs	r3, r5, #31
 800ed1a:	9506      	str	r5, [sp, #24]
 800ed1c:	9307      	str	r3, [sp, #28]
 800ed1e:	9a06      	ldr	r2, [sp, #24]
 800ed20:	9b07      	ldr	r3, [sp, #28]
 800ed22:	1880      	adds	r0, r0, r2
 800ed24:	4159      	adcs	r1, r3
 800ed26:	2301      	movs	r3, #1
 800ed28:	7825      	ldrb	r5, [r4, #0]
 800ed2a:	3401      	adds	r4, #1
 800ed2c:	e7d7      	b.n	800ecde <_strtoll_l.isra.0+0x92>
 800ed2e:	002a      	movs	r2, r5
 800ed30:	3a41      	subs	r2, #65	@ 0x41
 800ed32:	2a19      	cmp	r2, #25
 800ed34:	d801      	bhi.n	800ed3a <_strtoll_l.isra.0+0xee>
 800ed36:	3d37      	subs	r5, #55	@ 0x37
 800ed38:	e7d6      	b.n	800ece8 <_strtoll_l.isra.0+0x9c>
 800ed3a:	002a      	movs	r2, r5
 800ed3c:	3a61      	subs	r2, #97	@ 0x61
 800ed3e:	2a19      	cmp	r2, #25
 800ed40:	d804      	bhi.n	800ed4c <_strtoll_l.isra.0+0x100>
 800ed42:	3d57      	subs	r5, #87	@ 0x57
 800ed44:	e7d0      	b.n	800ece8 <_strtoll_l.isra.0+0x9c>
 800ed46:	2301      	movs	r3, #1
 800ed48:	425b      	negs	r3, r3
 800ed4a:	e7ed      	b.n	800ed28 <_strtoll_l.isra.0+0xdc>
 800ed4c:	1c5a      	adds	r2, r3, #1
 800ed4e:	d109      	bne.n	800ed64 <_strtoll_l.isra.0+0x118>
 800ed50:	9804      	ldr	r0, [sp, #16]
 800ed52:	9905      	ldr	r1, [sp, #20]
 800ed54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed56:	3323      	adds	r3, #35	@ 0x23
 800ed58:	6013      	str	r3, [r2, #0]
 800ed5a:	9b03      	ldr	r3, [sp, #12]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d10e      	bne.n	800ed7e <_strtoll_l.isra.0+0x132>
 800ed60:	b00d      	add	sp, #52	@ 0x34
 800ed62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed64:	9a01      	ldr	r2, [sp, #4]
 800ed66:	2a00      	cmp	r2, #0
 800ed68:	d004      	beq.n	800ed74 <_strtoll_l.isra.0+0x128>
 800ed6a:	0005      	movs	r5, r0
 800ed6c:	000e      	movs	r6, r1
 800ed6e:	2100      	movs	r1, #0
 800ed70:	4268      	negs	r0, r5
 800ed72:	41b1      	sbcs	r1, r6
 800ed74:	9a03      	ldr	r2, [sp, #12]
 800ed76:	2a00      	cmp	r2, #0
 800ed78:	d0f2      	beq.n	800ed60 <_strtoll_l.isra.0+0x114>
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d001      	beq.n	800ed82 <_strtoll_l.isra.0+0x136>
 800ed7e:	1e63      	subs	r3, r4, #1
 800ed80:	9302      	str	r3, [sp, #8]
 800ed82:	9b03      	ldr	r3, [sp, #12]
 800ed84:	9a02      	ldr	r2, [sp, #8]
 800ed86:	601a      	str	r2, [r3, #0]
 800ed88:	e7ea      	b.n	800ed60 <_strtoll_l.isra.0+0x114>
 800ed8a:	46c0      	nop			@ (mov r8, r8)
 800ed8c:	0801c4e1 	.word	0x0801c4e1
 800ed90:	7fffffff 	.word	0x7fffffff

0800ed94 <strtoll>:
 800ed94:	b510      	push	{r4, lr}
 800ed96:	4c04      	ldr	r4, [pc, #16]	@ (800eda8 <strtoll+0x14>)
 800ed98:	0013      	movs	r3, r2
 800ed9a:	000a      	movs	r2, r1
 800ed9c:	0001      	movs	r1, r0
 800ed9e:	6820      	ldr	r0, [r4, #0]
 800eda0:	f7ff ff54 	bl	800ec4c <_strtoll_l.isra.0>
 800eda4:	bd10      	pop	{r4, pc}
 800eda6:	46c0      	nop			@ (mov r8, r8)
 800eda8:	20000188 	.word	0x20000188

0800edac <std>:
 800edac:	2300      	movs	r3, #0
 800edae:	b510      	push	{r4, lr}
 800edb0:	0004      	movs	r4, r0
 800edb2:	6003      	str	r3, [r0, #0]
 800edb4:	6043      	str	r3, [r0, #4]
 800edb6:	6083      	str	r3, [r0, #8]
 800edb8:	8181      	strh	r1, [r0, #12]
 800edba:	6643      	str	r3, [r0, #100]	@ 0x64
 800edbc:	81c2      	strh	r2, [r0, #14]
 800edbe:	6103      	str	r3, [r0, #16]
 800edc0:	6143      	str	r3, [r0, #20]
 800edc2:	6183      	str	r3, [r0, #24]
 800edc4:	0019      	movs	r1, r3
 800edc6:	2208      	movs	r2, #8
 800edc8:	305c      	adds	r0, #92	@ 0x5c
 800edca:	f000 f921 	bl	800f010 <memset>
 800edce:	4b0b      	ldr	r3, [pc, #44]	@ (800edfc <std+0x50>)
 800edd0:	6224      	str	r4, [r4, #32]
 800edd2:	6263      	str	r3, [r4, #36]	@ 0x24
 800edd4:	4b0a      	ldr	r3, [pc, #40]	@ (800ee00 <std+0x54>)
 800edd6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800edd8:	4b0a      	ldr	r3, [pc, #40]	@ (800ee04 <std+0x58>)
 800edda:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800eddc:	4b0a      	ldr	r3, [pc, #40]	@ (800ee08 <std+0x5c>)
 800edde:	6323      	str	r3, [r4, #48]	@ 0x30
 800ede0:	4b0a      	ldr	r3, [pc, #40]	@ (800ee0c <std+0x60>)
 800ede2:	429c      	cmp	r4, r3
 800ede4:	d005      	beq.n	800edf2 <std+0x46>
 800ede6:	4b0a      	ldr	r3, [pc, #40]	@ (800ee10 <std+0x64>)
 800ede8:	429c      	cmp	r4, r3
 800edea:	d002      	beq.n	800edf2 <std+0x46>
 800edec:	4b09      	ldr	r3, [pc, #36]	@ (800ee14 <std+0x68>)
 800edee:	429c      	cmp	r4, r3
 800edf0:	d103      	bne.n	800edfa <std+0x4e>
 800edf2:	0020      	movs	r0, r4
 800edf4:	3058      	adds	r0, #88	@ 0x58
 800edf6:	f000 f99d 	bl	800f134 <__retarget_lock_init_recursive>
 800edfa:	bd10      	pop	{r4, pc}
 800edfc:	0800ef79 	.word	0x0800ef79
 800ee00:	0800efa1 	.word	0x0800efa1
 800ee04:	0800efd9 	.word	0x0800efd9
 800ee08:	0800f005 	.word	0x0800f005
 800ee0c:	200014f8 	.word	0x200014f8
 800ee10:	20001560 	.word	0x20001560
 800ee14:	200015c8 	.word	0x200015c8

0800ee18 <stdio_exit_handler>:
 800ee18:	b510      	push	{r4, lr}
 800ee1a:	4a03      	ldr	r2, [pc, #12]	@ (800ee28 <stdio_exit_handler+0x10>)
 800ee1c:	4903      	ldr	r1, [pc, #12]	@ (800ee2c <stdio_exit_handler+0x14>)
 800ee1e:	4804      	ldr	r0, [pc, #16]	@ (800ee30 <stdio_exit_handler+0x18>)
 800ee20:	f000 f86c 	bl	800eefc <_fwalk_sglue>
 800ee24:	bd10      	pop	{r4, pc}
 800ee26:	46c0      	nop			@ (mov r8, r8)
 800ee28:	20000010 	.word	0x20000010
 800ee2c:	08010d11 	.word	0x08010d11
 800ee30:	2000018c 	.word	0x2000018c

0800ee34 <cleanup_stdio>:
 800ee34:	6841      	ldr	r1, [r0, #4]
 800ee36:	4b0b      	ldr	r3, [pc, #44]	@ (800ee64 <cleanup_stdio+0x30>)
 800ee38:	b510      	push	{r4, lr}
 800ee3a:	0004      	movs	r4, r0
 800ee3c:	4299      	cmp	r1, r3
 800ee3e:	d001      	beq.n	800ee44 <cleanup_stdio+0x10>
 800ee40:	f001 ff66 	bl	8010d10 <_fflush_r>
 800ee44:	68a1      	ldr	r1, [r4, #8]
 800ee46:	4b08      	ldr	r3, [pc, #32]	@ (800ee68 <cleanup_stdio+0x34>)
 800ee48:	4299      	cmp	r1, r3
 800ee4a:	d002      	beq.n	800ee52 <cleanup_stdio+0x1e>
 800ee4c:	0020      	movs	r0, r4
 800ee4e:	f001 ff5f 	bl	8010d10 <_fflush_r>
 800ee52:	68e1      	ldr	r1, [r4, #12]
 800ee54:	4b05      	ldr	r3, [pc, #20]	@ (800ee6c <cleanup_stdio+0x38>)
 800ee56:	4299      	cmp	r1, r3
 800ee58:	d002      	beq.n	800ee60 <cleanup_stdio+0x2c>
 800ee5a:	0020      	movs	r0, r4
 800ee5c:	f001 ff58 	bl	8010d10 <_fflush_r>
 800ee60:	bd10      	pop	{r4, pc}
 800ee62:	46c0      	nop			@ (mov r8, r8)
 800ee64:	200014f8 	.word	0x200014f8
 800ee68:	20001560 	.word	0x20001560
 800ee6c:	200015c8 	.word	0x200015c8

0800ee70 <global_stdio_init.part.0>:
 800ee70:	b510      	push	{r4, lr}
 800ee72:	4b09      	ldr	r3, [pc, #36]	@ (800ee98 <global_stdio_init.part.0+0x28>)
 800ee74:	4a09      	ldr	r2, [pc, #36]	@ (800ee9c <global_stdio_init.part.0+0x2c>)
 800ee76:	2104      	movs	r1, #4
 800ee78:	601a      	str	r2, [r3, #0]
 800ee7a:	4809      	ldr	r0, [pc, #36]	@ (800eea0 <global_stdio_init.part.0+0x30>)
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	f7ff ff95 	bl	800edac <std>
 800ee82:	2201      	movs	r2, #1
 800ee84:	2109      	movs	r1, #9
 800ee86:	4807      	ldr	r0, [pc, #28]	@ (800eea4 <global_stdio_init.part.0+0x34>)
 800ee88:	f7ff ff90 	bl	800edac <std>
 800ee8c:	2202      	movs	r2, #2
 800ee8e:	2112      	movs	r1, #18
 800ee90:	4805      	ldr	r0, [pc, #20]	@ (800eea8 <global_stdio_init.part.0+0x38>)
 800ee92:	f7ff ff8b 	bl	800edac <std>
 800ee96:	bd10      	pop	{r4, pc}
 800ee98:	20001630 	.word	0x20001630
 800ee9c:	0800ee19 	.word	0x0800ee19
 800eea0:	200014f8 	.word	0x200014f8
 800eea4:	20001560 	.word	0x20001560
 800eea8:	200015c8 	.word	0x200015c8

0800eeac <__sfp_lock_acquire>:
 800eeac:	b510      	push	{r4, lr}
 800eeae:	4802      	ldr	r0, [pc, #8]	@ (800eeb8 <__sfp_lock_acquire+0xc>)
 800eeb0:	f000 f941 	bl	800f136 <__retarget_lock_acquire_recursive>
 800eeb4:	bd10      	pop	{r4, pc}
 800eeb6:	46c0      	nop			@ (mov r8, r8)
 800eeb8:	20001639 	.word	0x20001639

0800eebc <__sfp_lock_release>:
 800eebc:	b510      	push	{r4, lr}
 800eebe:	4802      	ldr	r0, [pc, #8]	@ (800eec8 <__sfp_lock_release+0xc>)
 800eec0:	f000 f93a 	bl	800f138 <__retarget_lock_release_recursive>
 800eec4:	bd10      	pop	{r4, pc}
 800eec6:	46c0      	nop			@ (mov r8, r8)
 800eec8:	20001639 	.word	0x20001639

0800eecc <__sinit>:
 800eecc:	b510      	push	{r4, lr}
 800eece:	0004      	movs	r4, r0
 800eed0:	f7ff ffec 	bl	800eeac <__sfp_lock_acquire>
 800eed4:	6a23      	ldr	r3, [r4, #32]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d002      	beq.n	800eee0 <__sinit+0x14>
 800eeda:	f7ff ffef 	bl	800eebc <__sfp_lock_release>
 800eede:	bd10      	pop	{r4, pc}
 800eee0:	4b04      	ldr	r3, [pc, #16]	@ (800eef4 <__sinit+0x28>)
 800eee2:	6223      	str	r3, [r4, #32]
 800eee4:	4b04      	ldr	r3, [pc, #16]	@ (800eef8 <__sinit+0x2c>)
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d1f6      	bne.n	800eeda <__sinit+0xe>
 800eeec:	f7ff ffc0 	bl	800ee70 <global_stdio_init.part.0>
 800eef0:	e7f3      	b.n	800eeda <__sinit+0xe>
 800eef2:	46c0      	nop			@ (mov r8, r8)
 800eef4:	0800ee35 	.word	0x0800ee35
 800eef8:	20001630 	.word	0x20001630

0800eefc <_fwalk_sglue>:
 800eefc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eefe:	0014      	movs	r4, r2
 800ef00:	2600      	movs	r6, #0
 800ef02:	9000      	str	r0, [sp, #0]
 800ef04:	9101      	str	r1, [sp, #4]
 800ef06:	68a5      	ldr	r5, [r4, #8]
 800ef08:	6867      	ldr	r7, [r4, #4]
 800ef0a:	3f01      	subs	r7, #1
 800ef0c:	d504      	bpl.n	800ef18 <_fwalk_sglue+0x1c>
 800ef0e:	6824      	ldr	r4, [r4, #0]
 800ef10:	2c00      	cmp	r4, #0
 800ef12:	d1f8      	bne.n	800ef06 <_fwalk_sglue+0xa>
 800ef14:	0030      	movs	r0, r6
 800ef16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ef18:	89ab      	ldrh	r3, [r5, #12]
 800ef1a:	2b01      	cmp	r3, #1
 800ef1c:	d908      	bls.n	800ef30 <_fwalk_sglue+0x34>
 800ef1e:	220e      	movs	r2, #14
 800ef20:	5eab      	ldrsh	r3, [r5, r2]
 800ef22:	3301      	adds	r3, #1
 800ef24:	d004      	beq.n	800ef30 <_fwalk_sglue+0x34>
 800ef26:	0029      	movs	r1, r5
 800ef28:	9800      	ldr	r0, [sp, #0]
 800ef2a:	9b01      	ldr	r3, [sp, #4]
 800ef2c:	4798      	blx	r3
 800ef2e:	4306      	orrs	r6, r0
 800ef30:	3568      	adds	r5, #104	@ 0x68
 800ef32:	e7ea      	b.n	800ef0a <_fwalk_sglue+0xe>

0800ef34 <siprintf>:
 800ef34:	b40e      	push	{r1, r2, r3}
 800ef36:	b510      	push	{r4, lr}
 800ef38:	2400      	movs	r4, #0
 800ef3a:	490c      	ldr	r1, [pc, #48]	@ (800ef6c <siprintf+0x38>)
 800ef3c:	b09d      	sub	sp, #116	@ 0x74
 800ef3e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ef40:	9002      	str	r0, [sp, #8]
 800ef42:	9006      	str	r0, [sp, #24]
 800ef44:	9107      	str	r1, [sp, #28]
 800ef46:	9104      	str	r1, [sp, #16]
 800ef48:	4809      	ldr	r0, [pc, #36]	@ (800ef70 <siprintf+0x3c>)
 800ef4a:	490a      	ldr	r1, [pc, #40]	@ (800ef74 <siprintf+0x40>)
 800ef4c:	cb04      	ldmia	r3!, {r2}
 800ef4e:	9105      	str	r1, [sp, #20]
 800ef50:	6800      	ldr	r0, [r0, #0]
 800ef52:	a902      	add	r1, sp, #8
 800ef54:	9301      	str	r3, [sp, #4]
 800ef56:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ef58:	f001 fa96 	bl	8010488 <_svfiprintf_r>
 800ef5c:	9b02      	ldr	r3, [sp, #8]
 800ef5e:	701c      	strb	r4, [r3, #0]
 800ef60:	b01d      	add	sp, #116	@ 0x74
 800ef62:	bc10      	pop	{r4}
 800ef64:	bc08      	pop	{r3}
 800ef66:	b003      	add	sp, #12
 800ef68:	4718      	bx	r3
 800ef6a:	46c0      	nop			@ (mov r8, r8)
 800ef6c:	7fffffff 	.word	0x7fffffff
 800ef70:	20000188 	.word	0x20000188
 800ef74:	ffff0208 	.word	0xffff0208

0800ef78 <__sread>:
 800ef78:	b570      	push	{r4, r5, r6, lr}
 800ef7a:	000c      	movs	r4, r1
 800ef7c:	250e      	movs	r5, #14
 800ef7e:	5f49      	ldrsh	r1, [r1, r5]
 800ef80:	f000 f886 	bl	800f090 <_read_r>
 800ef84:	2800      	cmp	r0, #0
 800ef86:	db03      	blt.n	800ef90 <__sread+0x18>
 800ef88:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800ef8a:	181b      	adds	r3, r3, r0
 800ef8c:	6563      	str	r3, [r4, #84]	@ 0x54
 800ef8e:	bd70      	pop	{r4, r5, r6, pc}
 800ef90:	89a3      	ldrh	r3, [r4, #12]
 800ef92:	4a02      	ldr	r2, [pc, #8]	@ (800ef9c <__sread+0x24>)
 800ef94:	4013      	ands	r3, r2
 800ef96:	81a3      	strh	r3, [r4, #12]
 800ef98:	e7f9      	b.n	800ef8e <__sread+0x16>
 800ef9a:	46c0      	nop			@ (mov r8, r8)
 800ef9c:	ffffefff 	.word	0xffffefff

0800efa0 <__swrite>:
 800efa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efa2:	001f      	movs	r7, r3
 800efa4:	898b      	ldrh	r3, [r1, #12]
 800efa6:	0005      	movs	r5, r0
 800efa8:	000c      	movs	r4, r1
 800efaa:	0016      	movs	r6, r2
 800efac:	05db      	lsls	r3, r3, #23
 800efae:	d505      	bpl.n	800efbc <__swrite+0x1c>
 800efb0:	230e      	movs	r3, #14
 800efb2:	5ec9      	ldrsh	r1, [r1, r3]
 800efb4:	2200      	movs	r2, #0
 800efb6:	2302      	movs	r3, #2
 800efb8:	f000 f856 	bl	800f068 <_lseek_r>
 800efbc:	89a3      	ldrh	r3, [r4, #12]
 800efbe:	4a05      	ldr	r2, [pc, #20]	@ (800efd4 <__swrite+0x34>)
 800efc0:	0028      	movs	r0, r5
 800efc2:	4013      	ands	r3, r2
 800efc4:	81a3      	strh	r3, [r4, #12]
 800efc6:	0032      	movs	r2, r6
 800efc8:	230e      	movs	r3, #14
 800efca:	5ee1      	ldrsh	r1, [r4, r3]
 800efcc:	003b      	movs	r3, r7
 800efce:	f000 f873 	bl	800f0b8 <_write_r>
 800efd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efd4:	ffffefff 	.word	0xffffefff

0800efd8 <__sseek>:
 800efd8:	b570      	push	{r4, r5, r6, lr}
 800efda:	000c      	movs	r4, r1
 800efdc:	250e      	movs	r5, #14
 800efde:	5f49      	ldrsh	r1, [r1, r5]
 800efe0:	f000 f842 	bl	800f068 <_lseek_r>
 800efe4:	89a3      	ldrh	r3, [r4, #12]
 800efe6:	1c42      	adds	r2, r0, #1
 800efe8:	d103      	bne.n	800eff2 <__sseek+0x1a>
 800efea:	4a05      	ldr	r2, [pc, #20]	@ (800f000 <__sseek+0x28>)
 800efec:	4013      	ands	r3, r2
 800efee:	81a3      	strh	r3, [r4, #12]
 800eff0:	bd70      	pop	{r4, r5, r6, pc}
 800eff2:	2280      	movs	r2, #128	@ 0x80
 800eff4:	0152      	lsls	r2, r2, #5
 800eff6:	4313      	orrs	r3, r2
 800eff8:	81a3      	strh	r3, [r4, #12]
 800effa:	6560      	str	r0, [r4, #84]	@ 0x54
 800effc:	e7f8      	b.n	800eff0 <__sseek+0x18>
 800effe:	46c0      	nop			@ (mov r8, r8)
 800f000:	ffffefff 	.word	0xffffefff

0800f004 <__sclose>:
 800f004:	b510      	push	{r4, lr}
 800f006:	230e      	movs	r3, #14
 800f008:	5ec9      	ldrsh	r1, [r1, r3]
 800f00a:	f000 f81b 	bl	800f044 <_close_r>
 800f00e:	bd10      	pop	{r4, pc}

0800f010 <memset>:
 800f010:	0003      	movs	r3, r0
 800f012:	1882      	adds	r2, r0, r2
 800f014:	4293      	cmp	r3, r2
 800f016:	d100      	bne.n	800f01a <memset+0xa>
 800f018:	4770      	bx	lr
 800f01a:	7019      	strb	r1, [r3, #0]
 800f01c:	3301      	adds	r3, #1
 800f01e:	e7f9      	b.n	800f014 <memset+0x4>

0800f020 <strncmp>:
 800f020:	b530      	push	{r4, r5, lr}
 800f022:	0005      	movs	r5, r0
 800f024:	1e10      	subs	r0, r2, #0
 800f026:	d00b      	beq.n	800f040 <strncmp+0x20>
 800f028:	2400      	movs	r4, #0
 800f02a:	3a01      	subs	r2, #1
 800f02c:	5d2b      	ldrb	r3, [r5, r4]
 800f02e:	5d08      	ldrb	r0, [r1, r4]
 800f030:	4283      	cmp	r3, r0
 800f032:	d104      	bne.n	800f03e <strncmp+0x1e>
 800f034:	4294      	cmp	r4, r2
 800f036:	d002      	beq.n	800f03e <strncmp+0x1e>
 800f038:	3401      	adds	r4, #1
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d1f6      	bne.n	800f02c <strncmp+0xc>
 800f03e:	1a18      	subs	r0, r3, r0
 800f040:	bd30      	pop	{r4, r5, pc}
	...

0800f044 <_close_r>:
 800f044:	2300      	movs	r3, #0
 800f046:	b570      	push	{r4, r5, r6, lr}
 800f048:	4d06      	ldr	r5, [pc, #24]	@ (800f064 <_close_r+0x20>)
 800f04a:	0004      	movs	r4, r0
 800f04c:	0008      	movs	r0, r1
 800f04e:	602b      	str	r3, [r5, #0]
 800f050:	f7f9 f9b5 	bl	80083be <_close>
 800f054:	1c43      	adds	r3, r0, #1
 800f056:	d103      	bne.n	800f060 <_close_r+0x1c>
 800f058:	682b      	ldr	r3, [r5, #0]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d000      	beq.n	800f060 <_close_r+0x1c>
 800f05e:	6023      	str	r3, [r4, #0]
 800f060:	bd70      	pop	{r4, r5, r6, pc}
 800f062:	46c0      	nop			@ (mov r8, r8)
 800f064:	20001634 	.word	0x20001634

0800f068 <_lseek_r>:
 800f068:	b570      	push	{r4, r5, r6, lr}
 800f06a:	0004      	movs	r4, r0
 800f06c:	0008      	movs	r0, r1
 800f06e:	0011      	movs	r1, r2
 800f070:	001a      	movs	r2, r3
 800f072:	2300      	movs	r3, #0
 800f074:	4d05      	ldr	r5, [pc, #20]	@ (800f08c <_lseek_r+0x24>)
 800f076:	602b      	str	r3, [r5, #0]
 800f078:	f7f9 f9c2 	bl	8008400 <_lseek>
 800f07c:	1c43      	adds	r3, r0, #1
 800f07e:	d103      	bne.n	800f088 <_lseek_r+0x20>
 800f080:	682b      	ldr	r3, [r5, #0]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d000      	beq.n	800f088 <_lseek_r+0x20>
 800f086:	6023      	str	r3, [r4, #0]
 800f088:	bd70      	pop	{r4, r5, r6, pc}
 800f08a:	46c0      	nop			@ (mov r8, r8)
 800f08c:	20001634 	.word	0x20001634

0800f090 <_read_r>:
 800f090:	b570      	push	{r4, r5, r6, lr}
 800f092:	0004      	movs	r4, r0
 800f094:	0008      	movs	r0, r1
 800f096:	0011      	movs	r1, r2
 800f098:	001a      	movs	r2, r3
 800f09a:	2300      	movs	r3, #0
 800f09c:	4d05      	ldr	r5, [pc, #20]	@ (800f0b4 <_read_r+0x24>)
 800f09e:	602b      	str	r3, [r5, #0]
 800f0a0:	f7f9 f954 	bl	800834c <_read>
 800f0a4:	1c43      	adds	r3, r0, #1
 800f0a6:	d103      	bne.n	800f0b0 <_read_r+0x20>
 800f0a8:	682b      	ldr	r3, [r5, #0]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d000      	beq.n	800f0b0 <_read_r+0x20>
 800f0ae:	6023      	str	r3, [r4, #0]
 800f0b0:	bd70      	pop	{r4, r5, r6, pc}
 800f0b2:	46c0      	nop			@ (mov r8, r8)
 800f0b4:	20001634 	.word	0x20001634

0800f0b8 <_write_r>:
 800f0b8:	b570      	push	{r4, r5, r6, lr}
 800f0ba:	0004      	movs	r4, r0
 800f0bc:	0008      	movs	r0, r1
 800f0be:	0011      	movs	r1, r2
 800f0c0:	001a      	movs	r2, r3
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	4d05      	ldr	r5, [pc, #20]	@ (800f0dc <_write_r+0x24>)
 800f0c6:	602b      	str	r3, [r5, #0]
 800f0c8:	f7f9 f95d 	bl	8008386 <_write>
 800f0cc:	1c43      	adds	r3, r0, #1
 800f0ce:	d103      	bne.n	800f0d8 <_write_r+0x20>
 800f0d0:	682b      	ldr	r3, [r5, #0]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d000      	beq.n	800f0d8 <_write_r+0x20>
 800f0d6:	6023      	str	r3, [r4, #0]
 800f0d8:	bd70      	pop	{r4, r5, r6, pc}
 800f0da:	46c0      	nop			@ (mov r8, r8)
 800f0dc:	20001634 	.word	0x20001634

0800f0e0 <__errno>:
 800f0e0:	4b01      	ldr	r3, [pc, #4]	@ (800f0e8 <__errno+0x8>)
 800f0e2:	6818      	ldr	r0, [r3, #0]
 800f0e4:	4770      	bx	lr
 800f0e6:	46c0      	nop			@ (mov r8, r8)
 800f0e8:	20000188 	.word	0x20000188

0800f0ec <__libc_init_array>:
 800f0ec:	b570      	push	{r4, r5, r6, lr}
 800f0ee:	2600      	movs	r6, #0
 800f0f0:	4c0c      	ldr	r4, [pc, #48]	@ (800f124 <__libc_init_array+0x38>)
 800f0f2:	4d0d      	ldr	r5, [pc, #52]	@ (800f128 <__libc_init_array+0x3c>)
 800f0f4:	1b64      	subs	r4, r4, r5
 800f0f6:	10a4      	asrs	r4, r4, #2
 800f0f8:	42a6      	cmp	r6, r4
 800f0fa:	d109      	bne.n	800f110 <__libc_init_array+0x24>
 800f0fc:	2600      	movs	r6, #0
 800f0fe:	f002 facd 	bl	801169c <_init>
 800f102:	4c0a      	ldr	r4, [pc, #40]	@ (800f12c <__libc_init_array+0x40>)
 800f104:	4d0a      	ldr	r5, [pc, #40]	@ (800f130 <__libc_init_array+0x44>)
 800f106:	1b64      	subs	r4, r4, r5
 800f108:	10a4      	asrs	r4, r4, #2
 800f10a:	42a6      	cmp	r6, r4
 800f10c:	d105      	bne.n	800f11a <__libc_init_array+0x2e>
 800f10e:	bd70      	pop	{r4, r5, r6, pc}
 800f110:	00b3      	lsls	r3, r6, #2
 800f112:	58eb      	ldr	r3, [r5, r3]
 800f114:	4798      	blx	r3
 800f116:	3601      	adds	r6, #1
 800f118:	e7ee      	b.n	800f0f8 <__libc_init_array+0xc>
 800f11a:	00b3      	lsls	r3, r6, #2
 800f11c:	58eb      	ldr	r3, [r5, r3]
 800f11e:	4798      	blx	r3
 800f120:	3601      	adds	r6, #1
 800f122:	e7f2      	b.n	800f10a <__libc_init_array+0x1e>
 800f124:	0801c708 	.word	0x0801c708
 800f128:	0801c708 	.word	0x0801c708
 800f12c:	0801c70c 	.word	0x0801c70c
 800f130:	0801c708 	.word	0x0801c708

0800f134 <__retarget_lock_init_recursive>:
 800f134:	4770      	bx	lr

0800f136 <__retarget_lock_acquire_recursive>:
 800f136:	4770      	bx	lr

0800f138 <__retarget_lock_release_recursive>:
 800f138:	4770      	bx	lr

0800f13a <memcpy>:
 800f13a:	2300      	movs	r3, #0
 800f13c:	b510      	push	{r4, lr}
 800f13e:	429a      	cmp	r2, r3
 800f140:	d100      	bne.n	800f144 <memcpy+0xa>
 800f142:	bd10      	pop	{r4, pc}
 800f144:	5ccc      	ldrb	r4, [r1, r3]
 800f146:	54c4      	strb	r4, [r0, r3]
 800f148:	3301      	adds	r3, #1
 800f14a:	e7f8      	b.n	800f13e <memcpy+0x4>

0800f14c <nan>:
 800f14c:	2000      	movs	r0, #0
 800f14e:	4901      	ldr	r1, [pc, #4]	@ (800f154 <nan+0x8>)
 800f150:	4770      	bx	lr
 800f152:	46c0      	nop			@ (mov r8, r8)
 800f154:	7ff80000 	.word	0x7ff80000

0800f158 <_free_r>:
 800f158:	b570      	push	{r4, r5, r6, lr}
 800f15a:	0005      	movs	r5, r0
 800f15c:	1e0c      	subs	r4, r1, #0
 800f15e:	d010      	beq.n	800f182 <_free_r+0x2a>
 800f160:	3c04      	subs	r4, #4
 800f162:	6823      	ldr	r3, [r4, #0]
 800f164:	2b00      	cmp	r3, #0
 800f166:	da00      	bge.n	800f16a <_free_r+0x12>
 800f168:	18e4      	adds	r4, r4, r3
 800f16a:	0028      	movs	r0, r5
 800f16c:	f000 fc4c 	bl	800fa08 <__malloc_lock>
 800f170:	4a1d      	ldr	r2, [pc, #116]	@ (800f1e8 <_free_r+0x90>)
 800f172:	6813      	ldr	r3, [r2, #0]
 800f174:	2b00      	cmp	r3, #0
 800f176:	d105      	bne.n	800f184 <_free_r+0x2c>
 800f178:	6063      	str	r3, [r4, #4]
 800f17a:	6014      	str	r4, [r2, #0]
 800f17c:	0028      	movs	r0, r5
 800f17e:	f000 fc4b 	bl	800fa18 <__malloc_unlock>
 800f182:	bd70      	pop	{r4, r5, r6, pc}
 800f184:	42a3      	cmp	r3, r4
 800f186:	d908      	bls.n	800f19a <_free_r+0x42>
 800f188:	6820      	ldr	r0, [r4, #0]
 800f18a:	1821      	adds	r1, r4, r0
 800f18c:	428b      	cmp	r3, r1
 800f18e:	d1f3      	bne.n	800f178 <_free_r+0x20>
 800f190:	6819      	ldr	r1, [r3, #0]
 800f192:	685b      	ldr	r3, [r3, #4]
 800f194:	1809      	adds	r1, r1, r0
 800f196:	6021      	str	r1, [r4, #0]
 800f198:	e7ee      	b.n	800f178 <_free_r+0x20>
 800f19a:	001a      	movs	r2, r3
 800f19c:	685b      	ldr	r3, [r3, #4]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d001      	beq.n	800f1a6 <_free_r+0x4e>
 800f1a2:	42a3      	cmp	r3, r4
 800f1a4:	d9f9      	bls.n	800f19a <_free_r+0x42>
 800f1a6:	6811      	ldr	r1, [r2, #0]
 800f1a8:	1850      	adds	r0, r2, r1
 800f1aa:	42a0      	cmp	r0, r4
 800f1ac:	d10b      	bne.n	800f1c6 <_free_r+0x6e>
 800f1ae:	6820      	ldr	r0, [r4, #0]
 800f1b0:	1809      	adds	r1, r1, r0
 800f1b2:	1850      	adds	r0, r2, r1
 800f1b4:	6011      	str	r1, [r2, #0]
 800f1b6:	4283      	cmp	r3, r0
 800f1b8:	d1e0      	bne.n	800f17c <_free_r+0x24>
 800f1ba:	6818      	ldr	r0, [r3, #0]
 800f1bc:	685b      	ldr	r3, [r3, #4]
 800f1be:	1841      	adds	r1, r0, r1
 800f1c0:	6011      	str	r1, [r2, #0]
 800f1c2:	6053      	str	r3, [r2, #4]
 800f1c4:	e7da      	b.n	800f17c <_free_r+0x24>
 800f1c6:	42a0      	cmp	r0, r4
 800f1c8:	d902      	bls.n	800f1d0 <_free_r+0x78>
 800f1ca:	230c      	movs	r3, #12
 800f1cc:	602b      	str	r3, [r5, #0]
 800f1ce:	e7d5      	b.n	800f17c <_free_r+0x24>
 800f1d0:	6820      	ldr	r0, [r4, #0]
 800f1d2:	1821      	adds	r1, r4, r0
 800f1d4:	428b      	cmp	r3, r1
 800f1d6:	d103      	bne.n	800f1e0 <_free_r+0x88>
 800f1d8:	6819      	ldr	r1, [r3, #0]
 800f1da:	685b      	ldr	r3, [r3, #4]
 800f1dc:	1809      	adds	r1, r1, r0
 800f1de:	6021      	str	r1, [r4, #0]
 800f1e0:	6063      	str	r3, [r4, #4]
 800f1e2:	6054      	str	r4, [r2, #4]
 800f1e4:	e7ca      	b.n	800f17c <_free_r+0x24>
 800f1e6:	46c0      	nop			@ (mov r8, r8)
 800f1e8:	20001640 	.word	0x20001640

0800f1ec <rshift>:
 800f1ec:	0002      	movs	r2, r0
 800f1ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f1f0:	6904      	ldr	r4, [r0, #16]
 800f1f2:	b085      	sub	sp, #20
 800f1f4:	3214      	adds	r2, #20
 800f1f6:	114b      	asrs	r3, r1, #5
 800f1f8:	0016      	movs	r6, r2
 800f1fa:	9302      	str	r3, [sp, #8]
 800f1fc:	429c      	cmp	r4, r3
 800f1fe:	dd31      	ble.n	800f264 <rshift+0x78>
 800f200:	261f      	movs	r6, #31
 800f202:	000f      	movs	r7, r1
 800f204:	009b      	lsls	r3, r3, #2
 800f206:	00a5      	lsls	r5, r4, #2
 800f208:	18d3      	adds	r3, r2, r3
 800f20a:	4037      	ands	r7, r6
 800f20c:	1955      	adds	r5, r2, r5
 800f20e:	9300      	str	r3, [sp, #0]
 800f210:	9701      	str	r7, [sp, #4]
 800f212:	4231      	tst	r1, r6
 800f214:	d10d      	bne.n	800f232 <rshift+0x46>
 800f216:	0016      	movs	r6, r2
 800f218:	0019      	movs	r1, r3
 800f21a:	428d      	cmp	r5, r1
 800f21c:	d836      	bhi.n	800f28c <rshift+0xa0>
 800f21e:	9b00      	ldr	r3, [sp, #0]
 800f220:	2600      	movs	r6, #0
 800f222:	3b03      	subs	r3, #3
 800f224:	429d      	cmp	r5, r3
 800f226:	d302      	bcc.n	800f22e <rshift+0x42>
 800f228:	9b02      	ldr	r3, [sp, #8]
 800f22a:	1ae4      	subs	r4, r4, r3
 800f22c:	00a6      	lsls	r6, r4, #2
 800f22e:	1996      	adds	r6, r2, r6
 800f230:	e018      	b.n	800f264 <rshift+0x78>
 800f232:	2120      	movs	r1, #32
 800f234:	9e01      	ldr	r6, [sp, #4]
 800f236:	9f01      	ldr	r7, [sp, #4]
 800f238:	1b89      	subs	r1, r1, r6
 800f23a:	9e00      	ldr	r6, [sp, #0]
 800f23c:	9103      	str	r1, [sp, #12]
 800f23e:	ce02      	ldmia	r6!, {r1}
 800f240:	4694      	mov	ip, r2
 800f242:	40f9      	lsrs	r1, r7
 800f244:	42b5      	cmp	r5, r6
 800f246:	d816      	bhi.n	800f276 <rshift+0x8a>
 800f248:	9b00      	ldr	r3, [sp, #0]
 800f24a:	2600      	movs	r6, #0
 800f24c:	3301      	adds	r3, #1
 800f24e:	429d      	cmp	r5, r3
 800f250:	d303      	bcc.n	800f25a <rshift+0x6e>
 800f252:	9b02      	ldr	r3, [sp, #8]
 800f254:	1ae4      	subs	r4, r4, r3
 800f256:	00a6      	lsls	r6, r4, #2
 800f258:	3e04      	subs	r6, #4
 800f25a:	1996      	adds	r6, r2, r6
 800f25c:	6031      	str	r1, [r6, #0]
 800f25e:	2900      	cmp	r1, #0
 800f260:	d000      	beq.n	800f264 <rshift+0x78>
 800f262:	3604      	adds	r6, #4
 800f264:	1ab1      	subs	r1, r6, r2
 800f266:	1089      	asrs	r1, r1, #2
 800f268:	6101      	str	r1, [r0, #16]
 800f26a:	4296      	cmp	r6, r2
 800f26c:	d101      	bne.n	800f272 <rshift+0x86>
 800f26e:	2300      	movs	r3, #0
 800f270:	6143      	str	r3, [r0, #20]
 800f272:	b005      	add	sp, #20
 800f274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f276:	6837      	ldr	r7, [r6, #0]
 800f278:	9b03      	ldr	r3, [sp, #12]
 800f27a:	409f      	lsls	r7, r3
 800f27c:	430f      	orrs	r7, r1
 800f27e:	4661      	mov	r1, ip
 800f280:	c180      	stmia	r1!, {r7}
 800f282:	468c      	mov	ip, r1
 800f284:	9b01      	ldr	r3, [sp, #4]
 800f286:	ce02      	ldmia	r6!, {r1}
 800f288:	40d9      	lsrs	r1, r3
 800f28a:	e7db      	b.n	800f244 <rshift+0x58>
 800f28c:	c980      	ldmia	r1!, {r7}
 800f28e:	c680      	stmia	r6!, {r7}
 800f290:	e7c3      	b.n	800f21a <rshift+0x2e>

0800f292 <__hexdig_fun>:
 800f292:	0002      	movs	r2, r0
 800f294:	3a30      	subs	r2, #48	@ 0x30
 800f296:	0003      	movs	r3, r0
 800f298:	2a09      	cmp	r2, #9
 800f29a:	d802      	bhi.n	800f2a2 <__hexdig_fun+0x10>
 800f29c:	3b20      	subs	r3, #32
 800f29e:	b2d8      	uxtb	r0, r3
 800f2a0:	4770      	bx	lr
 800f2a2:	0002      	movs	r2, r0
 800f2a4:	3a61      	subs	r2, #97	@ 0x61
 800f2a6:	2a05      	cmp	r2, #5
 800f2a8:	d801      	bhi.n	800f2ae <__hexdig_fun+0x1c>
 800f2aa:	3b47      	subs	r3, #71	@ 0x47
 800f2ac:	e7f7      	b.n	800f29e <__hexdig_fun+0xc>
 800f2ae:	001a      	movs	r2, r3
 800f2b0:	3a41      	subs	r2, #65	@ 0x41
 800f2b2:	2000      	movs	r0, #0
 800f2b4:	2a05      	cmp	r2, #5
 800f2b6:	d8f3      	bhi.n	800f2a0 <__hexdig_fun+0xe>
 800f2b8:	3b27      	subs	r3, #39	@ 0x27
 800f2ba:	e7f0      	b.n	800f29e <__hexdig_fun+0xc>

0800f2bc <__gethex>:
 800f2bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2be:	b089      	sub	sp, #36	@ 0x24
 800f2c0:	9307      	str	r3, [sp, #28]
 800f2c2:	680b      	ldr	r3, [r1, #0]
 800f2c4:	9201      	str	r2, [sp, #4]
 800f2c6:	9003      	str	r0, [sp, #12]
 800f2c8:	9106      	str	r1, [sp, #24]
 800f2ca:	1c9a      	adds	r2, r3, #2
 800f2cc:	0011      	movs	r1, r2
 800f2ce:	3201      	adds	r2, #1
 800f2d0:	1e50      	subs	r0, r2, #1
 800f2d2:	7800      	ldrb	r0, [r0, #0]
 800f2d4:	2830      	cmp	r0, #48	@ 0x30
 800f2d6:	d0f9      	beq.n	800f2cc <__gethex+0x10>
 800f2d8:	1acb      	subs	r3, r1, r3
 800f2da:	3b02      	subs	r3, #2
 800f2dc:	9305      	str	r3, [sp, #20]
 800f2de:	9100      	str	r1, [sp, #0]
 800f2e0:	f7ff ffd7 	bl	800f292 <__hexdig_fun>
 800f2e4:	2300      	movs	r3, #0
 800f2e6:	001d      	movs	r5, r3
 800f2e8:	9302      	str	r3, [sp, #8]
 800f2ea:	4298      	cmp	r0, r3
 800f2ec:	d11e      	bne.n	800f32c <__gethex+0x70>
 800f2ee:	2201      	movs	r2, #1
 800f2f0:	49a6      	ldr	r1, [pc, #664]	@ (800f58c <__gethex+0x2d0>)
 800f2f2:	9800      	ldr	r0, [sp, #0]
 800f2f4:	f7ff fe94 	bl	800f020 <strncmp>
 800f2f8:	0007      	movs	r7, r0
 800f2fa:	42a8      	cmp	r0, r5
 800f2fc:	d000      	beq.n	800f300 <__gethex+0x44>
 800f2fe:	e06a      	b.n	800f3d6 <__gethex+0x11a>
 800f300:	9b00      	ldr	r3, [sp, #0]
 800f302:	7858      	ldrb	r0, [r3, #1]
 800f304:	1c5c      	adds	r4, r3, #1
 800f306:	f7ff ffc4 	bl	800f292 <__hexdig_fun>
 800f30a:	2301      	movs	r3, #1
 800f30c:	9302      	str	r3, [sp, #8]
 800f30e:	42a8      	cmp	r0, r5
 800f310:	d02f      	beq.n	800f372 <__gethex+0xb6>
 800f312:	9400      	str	r4, [sp, #0]
 800f314:	9b00      	ldr	r3, [sp, #0]
 800f316:	7818      	ldrb	r0, [r3, #0]
 800f318:	2830      	cmp	r0, #48	@ 0x30
 800f31a:	d009      	beq.n	800f330 <__gethex+0x74>
 800f31c:	f7ff ffb9 	bl	800f292 <__hexdig_fun>
 800f320:	4242      	negs	r2, r0
 800f322:	4142      	adcs	r2, r0
 800f324:	2301      	movs	r3, #1
 800f326:	0025      	movs	r5, r4
 800f328:	9202      	str	r2, [sp, #8]
 800f32a:	9305      	str	r3, [sp, #20]
 800f32c:	9c00      	ldr	r4, [sp, #0]
 800f32e:	e004      	b.n	800f33a <__gethex+0x7e>
 800f330:	9b00      	ldr	r3, [sp, #0]
 800f332:	3301      	adds	r3, #1
 800f334:	9300      	str	r3, [sp, #0]
 800f336:	e7ed      	b.n	800f314 <__gethex+0x58>
 800f338:	3401      	adds	r4, #1
 800f33a:	7820      	ldrb	r0, [r4, #0]
 800f33c:	f7ff ffa9 	bl	800f292 <__hexdig_fun>
 800f340:	1e07      	subs	r7, r0, #0
 800f342:	d1f9      	bne.n	800f338 <__gethex+0x7c>
 800f344:	2201      	movs	r2, #1
 800f346:	0020      	movs	r0, r4
 800f348:	4990      	ldr	r1, [pc, #576]	@ (800f58c <__gethex+0x2d0>)
 800f34a:	f7ff fe69 	bl	800f020 <strncmp>
 800f34e:	2800      	cmp	r0, #0
 800f350:	d10d      	bne.n	800f36e <__gethex+0xb2>
 800f352:	2d00      	cmp	r5, #0
 800f354:	d106      	bne.n	800f364 <__gethex+0xa8>
 800f356:	3401      	adds	r4, #1
 800f358:	0025      	movs	r5, r4
 800f35a:	7820      	ldrb	r0, [r4, #0]
 800f35c:	f7ff ff99 	bl	800f292 <__hexdig_fun>
 800f360:	2800      	cmp	r0, #0
 800f362:	d102      	bne.n	800f36a <__gethex+0xae>
 800f364:	1b2d      	subs	r5, r5, r4
 800f366:	00af      	lsls	r7, r5, #2
 800f368:	e003      	b.n	800f372 <__gethex+0xb6>
 800f36a:	3401      	adds	r4, #1
 800f36c:	e7f5      	b.n	800f35a <__gethex+0x9e>
 800f36e:	2d00      	cmp	r5, #0
 800f370:	d1f8      	bne.n	800f364 <__gethex+0xa8>
 800f372:	2220      	movs	r2, #32
 800f374:	7823      	ldrb	r3, [r4, #0]
 800f376:	0026      	movs	r6, r4
 800f378:	4393      	bics	r3, r2
 800f37a:	2b50      	cmp	r3, #80	@ 0x50
 800f37c:	d11d      	bne.n	800f3ba <__gethex+0xfe>
 800f37e:	7863      	ldrb	r3, [r4, #1]
 800f380:	2b2b      	cmp	r3, #43	@ 0x2b
 800f382:	d02d      	beq.n	800f3e0 <__gethex+0x124>
 800f384:	2b2d      	cmp	r3, #45	@ 0x2d
 800f386:	d02f      	beq.n	800f3e8 <__gethex+0x12c>
 800f388:	2300      	movs	r3, #0
 800f38a:	1c66      	adds	r6, r4, #1
 800f38c:	9304      	str	r3, [sp, #16]
 800f38e:	7830      	ldrb	r0, [r6, #0]
 800f390:	f7ff ff7f 	bl	800f292 <__hexdig_fun>
 800f394:	1e43      	subs	r3, r0, #1
 800f396:	b2db      	uxtb	r3, r3
 800f398:	0005      	movs	r5, r0
 800f39a:	2b18      	cmp	r3, #24
 800f39c:	d82a      	bhi.n	800f3f4 <__gethex+0x138>
 800f39e:	7870      	ldrb	r0, [r6, #1]
 800f3a0:	f7ff ff77 	bl	800f292 <__hexdig_fun>
 800f3a4:	1e43      	subs	r3, r0, #1
 800f3a6:	b2db      	uxtb	r3, r3
 800f3a8:	3601      	adds	r6, #1
 800f3aa:	3d10      	subs	r5, #16
 800f3ac:	2b18      	cmp	r3, #24
 800f3ae:	d91d      	bls.n	800f3ec <__gethex+0x130>
 800f3b0:	9b04      	ldr	r3, [sp, #16]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d000      	beq.n	800f3b8 <__gethex+0xfc>
 800f3b6:	426d      	negs	r5, r5
 800f3b8:	197f      	adds	r7, r7, r5
 800f3ba:	9b06      	ldr	r3, [sp, #24]
 800f3bc:	601e      	str	r6, [r3, #0]
 800f3be:	9b02      	ldr	r3, [sp, #8]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d019      	beq.n	800f3f8 <__gethex+0x13c>
 800f3c4:	9b05      	ldr	r3, [sp, #20]
 800f3c6:	2606      	movs	r6, #6
 800f3c8:	425a      	negs	r2, r3
 800f3ca:	4153      	adcs	r3, r2
 800f3cc:	425b      	negs	r3, r3
 800f3ce:	401e      	ands	r6, r3
 800f3d0:	0030      	movs	r0, r6
 800f3d2:	b009      	add	sp, #36	@ 0x24
 800f3d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f3d6:	2301      	movs	r3, #1
 800f3d8:	2700      	movs	r7, #0
 800f3da:	9c00      	ldr	r4, [sp, #0]
 800f3dc:	9302      	str	r3, [sp, #8]
 800f3de:	e7c8      	b.n	800f372 <__gethex+0xb6>
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	9304      	str	r3, [sp, #16]
 800f3e4:	1ca6      	adds	r6, r4, #2
 800f3e6:	e7d2      	b.n	800f38e <__gethex+0xd2>
 800f3e8:	2301      	movs	r3, #1
 800f3ea:	e7fa      	b.n	800f3e2 <__gethex+0x126>
 800f3ec:	230a      	movs	r3, #10
 800f3ee:	435d      	muls	r5, r3
 800f3f0:	182d      	adds	r5, r5, r0
 800f3f2:	e7d4      	b.n	800f39e <__gethex+0xe2>
 800f3f4:	0026      	movs	r6, r4
 800f3f6:	e7e0      	b.n	800f3ba <__gethex+0xfe>
 800f3f8:	9b00      	ldr	r3, [sp, #0]
 800f3fa:	9902      	ldr	r1, [sp, #8]
 800f3fc:	1ae3      	subs	r3, r4, r3
 800f3fe:	3b01      	subs	r3, #1
 800f400:	2b07      	cmp	r3, #7
 800f402:	dc0a      	bgt.n	800f41a <__gethex+0x15e>
 800f404:	9803      	ldr	r0, [sp, #12]
 800f406:	f000 fb0f 	bl	800fa28 <_Balloc>
 800f40a:	1e05      	subs	r5, r0, #0
 800f40c:	d108      	bne.n	800f420 <__gethex+0x164>
 800f40e:	002a      	movs	r2, r5
 800f410:	21e4      	movs	r1, #228	@ 0xe4
 800f412:	4b5f      	ldr	r3, [pc, #380]	@ (800f590 <__gethex+0x2d4>)
 800f414:	485f      	ldr	r0, [pc, #380]	@ (800f594 <__gethex+0x2d8>)
 800f416:	f001 fd77 	bl	8010f08 <__assert_func>
 800f41a:	3101      	adds	r1, #1
 800f41c:	105b      	asrs	r3, r3, #1
 800f41e:	e7ef      	b.n	800f400 <__gethex+0x144>
 800f420:	0003      	movs	r3, r0
 800f422:	3314      	adds	r3, #20
 800f424:	9302      	str	r3, [sp, #8]
 800f426:	9305      	str	r3, [sp, #20]
 800f428:	2300      	movs	r3, #0
 800f42a:	001e      	movs	r6, r3
 800f42c:	9304      	str	r3, [sp, #16]
 800f42e:	9b00      	ldr	r3, [sp, #0]
 800f430:	42a3      	cmp	r3, r4
 800f432:	d338      	bcc.n	800f4a6 <__gethex+0x1ea>
 800f434:	9c05      	ldr	r4, [sp, #20]
 800f436:	9b02      	ldr	r3, [sp, #8]
 800f438:	c440      	stmia	r4!, {r6}
 800f43a:	1ae4      	subs	r4, r4, r3
 800f43c:	10a4      	asrs	r4, r4, #2
 800f43e:	0030      	movs	r0, r6
 800f440:	612c      	str	r4, [r5, #16]
 800f442:	f000 fbe9 	bl	800fc18 <__hi0bits>
 800f446:	9b01      	ldr	r3, [sp, #4]
 800f448:	0164      	lsls	r4, r4, #5
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	1a26      	subs	r6, r4, r0
 800f44e:	9300      	str	r3, [sp, #0]
 800f450:	429e      	cmp	r6, r3
 800f452:	dd52      	ble.n	800f4fa <__gethex+0x23e>
 800f454:	1af6      	subs	r6, r6, r3
 800f456:	0031      	movs	r1, r6
 800f458:	0028      	movs	r0, r5
 800f45a:	f000 ff84 	bl	8010366 <__any_on>
 800f45e:	1e04      	subs	r4, r0, #0
 800f460:	d00f      	beq.n	800f482 <__gethex+0x1c6>
 800f462:	2401      	movs	r4, #1
 800f464:	211f      	movs	r1, #31
 800f466:	0020      	movs	r0, r4
 800f468:	1e73      	subs	r3, r6, #1
 800f46a:	4019      	ands	r1, r3
 800f46c:	4088      	lsls	r0, r1
 800f46e:	0001      	movs	r1, r0
 800f470:	115a      	asrs	r2, r3, #5
 800f472:	9802      	ldr	r0, [sp, #8]
 800f474:	0092      	lsls	r2, r2, #2
 800f476:	5812      	ldr	r2, [r2, r0]
 800f478:	420a      	tst	r2, r1
 800f47a:	d002      	beq.n	800f482 <__gethex+0x1c6>
 800f47c:	42a3      	cmp	r3, r4
 800f47e:	dc34      	bgt.n	800f4ea <__gethex+0x22e>
 800f480:	2402      	movs	r4, #2
 800f482:	0031      	movs	r1, r6
 800f484:	0028      	movs	r0, r5
 800f486:	f7ff feb1 	bl	800f1ec <rshift>
 800f48a:	19bf      	adds	r7, r7, r6
 800f48c:	9b01      	ldr	r3, [sp, #4]
 800f48e:	689b      	ldr	r3, [r3, #8]
 800f490:	42bb      	cmp	r3, r7
 800f492:	da42      	bge.n	800f51a <__gethex+0x25e>
 800f494:	0029      	movs	r1, r5
 800f496:	9803      	ldr	r0, [sp, #12]
 800f498:	f000 fb0a 	bl	800fab0 <_Bfree>
 800f49c:	2300      	movs	r3, #0
 800f49e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f4a0:	26a3      	movs	r6, #163	@ 0xa3
 800f4a2:	6013      	str	r3, [r2, #0]
 800f4a4:	e794      	b.n	800f3d0 <__gethex+0x114>
 800f4a6:	3c01      	subs	r4, #1
 800f4a8:	7823      	ldrb	r3, [r4, #0]
 800f4aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800f4ac:	d012      	beq.n	800f4d4 <__gethex+0x218>
 800f4ae:	9b04      	ldr	r3, [sp, #16]
 800f4b0:	2b20      	cmp	r3, #32
 800f4b2:	d104      	bne.n	800f4be <__gethex+0x202>
 800f4b4:	9b05      	ldr	r3, [sp, #20]
 800f4b6:	c340      	stmia	r3!, {r6}
 800f4b8:	2600      	movs	r6, #0
 800f4ba:	9305      	str	r3, [sp, #20]
 800f4bc:	9604      	str	r6, [sp, #16]
 800f4be:	7820      	ldrb	r0, [r4, #0]
 800f4c0:	f7ff fee7 	bl	800f292 <__hexdig_fun>
 800f4c4:	230f      	movs	r3, #15
 800f4c6:	4018      	ands	r0, r3
 800f4c8:	9b04      	ldr	r3, [sp, #16]
 800f4ca:	4098      	lsls	r0, r3
 800f4cc:	3304      	adds	r3, #4
 800f4ce:	4306      	orrs	r6, r0
 800f4d0:	9304      	str	r3, [sp, #16]
 800f4d2:	e7ac      	b.n	800f42e <__gethex+0x172>
 800f4d4:	9b00      	ldr	r3, [sp, #0]
 800f4d6:	42a3      	cmp	r3, r4
 800f4d8:	d8e9      	bhi.n	800f4ae <__gethex+0x1f2>
 800f4da:	2201      	movs	r2, #1
 800f4dc:	0020      	movs	r0, r4
 800f4de:	492b      	ldr	r1, [pc, #172]	@ (800f58c <__gethex+0x2d0>)
 800f4e0:	f7ff fd9e 	bl	800f020 <strncmp>
 800f4e4:	2800      	cmp	r0, #0
 800f4e6:	d1e2      	bne.n	800f4ae <__gethex+0x1f2>
 800f4e8:	e7a1      	b.n	800f42e <__gethex+0x172>
 800f4ea:	0028      	movs	r0, r5
 800f4ec:	1eb1      	subs	r1, r6, #2
 800f4ee:	f000 ff3a 	bl	8010366 <__any_on>
 800f4f2:	2800      	cmp	r0, #0
 800f4f4:	d0c4      	beq.n	800f480 <__gethex+0x1c4>
 800f4f6:	2403      	movs	r4, #3
 800f4f8:	e7c3      	b.n	800f482 <__gethex+0x1c6>
 800f4fa:	9b00      	ldr	r3, [sp, #0]
 800f4fc:	2400      	movs	r4, #0
 800f4fe:	429e      	cmp	r6, r3
 800f500:	dac4      	bge.n	800f48c <__gethex+0x1d0>
 800f502:	1b9e      	subs	r6, r3, r6
 800f504:	0029      	movs	r1, r5
 800f506:	0032      	movs	r2, r6
 800f508:	9803      	ldr	r0, [sp, #12]
 800f50a:	f000 fcf3 	bl	800fef4 <__lshift>
 800f50e:	0003      	movs	r3, r0
 800f510:	3314      	adds	r3, #20
 800f512:	0005      	movs	r5, r0
 800f514:	1bbf      	subs	r7, r7, r6
 800f516:	9302      	str	r3, [sp, #8]
 800f518:	e7b8      	b.n	800f48c <__gethex+0x1d0>
 800f51a:	9b01      	ldr	r3, [sp, #4]
 800f51c:	685e      	ldr	r6, [r3, #4]
 800f51e:	42be      	cmp	r6, r7
 800f520:	dd6f      	ble.n	800f602 <__gethex+0x346>
 800f522:	9b00      	ldr	r3, [sp, #0]
 800f524:	1bf6      	subs	r6, r6, r7
 800f526:	42b3      	cmp	r3, r6
 800f528:	dc36      	bgt.n	800f598 <__gethex+0x2dc>
 800f52a:	9b01      	ldr	r3, [sp, #4]
 800f52c:	68db      	ldr	r3, [r3, #12]
 800f52e:	2b02      	cmp	r3, #2
 800f530:	d024      	beq.n	800f57c <__gethex+0x2c0>
 800f532:	2b03      	cmp	r3, #3
 800f534:	d026      	beq.n	800f584 <__gethex+0x2c8>
 800f536:	2b01      	cmp	r3, #1
 800f538:	d117      	bne.n	800f56a <__gethex+0x2ae>
 800f53a:	9b00      	ldr	r3, [sp, #0]
 800f53c:	42b3      	cmp	r3, r6
 800f53e:	d114      	bne.n	800f56a <__gethex+0x2ae>
 800f540:	2b01      	cmp	r3, #1
 800f542:	d10b      	bne.n	800f55c <__gethex+0x2a0>
 800f544:	9b01      	ldr	r3, [sp, #4]
 800f546:	9a07      	ldr	r2, [sp, #28]
 800f548:	685b      	ldr	r3, [r3, #4]
 800f54a:	2662      	movs	r6, #98	@ 0x62
 800f54c:	6013      	str	r3, [r2, #0]
 800f54e:	2301      	movs	r3, #1
 800f550:	9a02      	ldr	r2, [sp, #8]
 800f552:	612b      	str	r3, [r5, #16]
 800f554:	6013      	str	r3, [r2, #0]
 800f556:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f558:	601d      	str	r5, [r3, #0]
 800f55a:	e739      	b.n	800f3d0 <__gethex+0x114>
 800f55c:	9900      	ldr	r1, [sp, #0]
 800f55e:	0028      	movs	r0, r5
 800f560:	3901      	subs	r1, #1
 800f562:	f000 ff00 	bl	8010366 <__any_on>
 800f566:	2800      	cmp	r0, #0
 800f568:	d1ec      	bne.n	800f544 <__gethex+0x288>
 800f56a:	0029      	movs	r1, r5
 800f56c:	9803      	ldr	r0, [sp, #12]
 800f56e:	f000 fa9f 	bl	800fab0 <_Bfree>
 800f572:	2300      	movs	r3, #0
 800f574:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f576:	2650      	movs	r6, #80	@ 0x50
 800f578:	6013      	str	r3, [r2, #0]
 800f57a:	e729      	b.n	800f3d0 <__gethex+0x114>
 800f57c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d1f3      	bne.n	800f56a <__gethex+0x2ae>
 800f582:	e7df      	b.n	800f544 <__gethex+0x288>
 800f584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f586:	2b00      	cmp	r3, #0
 800f588:	d1dc      	bne.n	800f544 <__gethex+0x288>
 800f58a:	e7ee      	b.n	800f56a <__gethex+0x2ae>
 800f58c:	0801c324 	.word	0x0801c324
 800f590:	0801c33a 	.word	0x0801c33a
 800f594:	0801c34b 	.word	0x0801c34b
 800f598:	1e77      	subs	r7, r6, #1
 800f59a:	2c00      	cmp	r4, #0
 800f59c:	d12f      	bne.n	800f5fe <__gethex+0x342>
 800f59e:	2f00      	cmp	r7, #0
 800f5a0:	d004      	beq.n	800f5ac <__gethex+0x2f0>
 800f5a2:	0039      	movs	r1, r7
 800f5a4:	0028      	movs	r0, r5
 800f5a6:	f000 fede 	bl	8010366 <__any_on>
 800f5aa:	0004      	movs	r4, r0
 800f5ac:	231f      	movs	r3, #31
 800f5ae:	117a      	asrs	r2, r7, #5
 800f5b0:	401f      	ands	r7, r3
 800f5b2:	3b1e      	subs	r3, #30
 800f5b4:	40bb      	lsls	r3, r7
 800f5b6:	9902      	ldr	r1, [sp, #8]
 800f5b8:	0092      	lsls	r2, r2, #2
 800f5ba:	5852      	ldr	r2, [r2, r1]
 800f5bc:	421a      	tst	r2, r3
 800f5be:	d001      	beq.n	800f5c4 <__gethex+0x308>
 800f5c0:	2302      	movs	r3, #2
 800f5c2:	431c      	orrs	r4, r3
 800f5c4:	9b00      	ldr	r3, [sp, #0]
 800f5c6:	0031      	movs	r1, r6
 800f5c8:	1b9b      	subs	r3, r3, r6
 800f5ca:	2602      	movs	r6, #2
 800f5cc:	0028      	movs	r0, r5
 800f5ce:	9300      	str	r3, [sp, #0]
 800f5d0:	f7ff fe0c 	bl	800f1ec <rshift>
 800f5d4:	9b01      	ldr	r3, [sp, #4]
 800f5d6:	685f      	ldr	r7, [r3, #4]
 800f5d8:	2c00      	cmp	r4, #0
 800f5da:	d03f      	beq.n	800f65c <__gethex+0x3a0>
 800f5dc:	9b01      	ldr	r3, [sp, #4]
 800f5de:	68db      	ldr	r3, [r3, #12]
 800f5e0:	2b02      	cmp	r3, #2
 800f5e2:	d010      	beq.n	800f606 <__gethex+0x34a>
 800f5e4:	2b03      	cmp	r3, #3
 800f5e6:	d012      	beq.n	800f60e <__gethex+0x352>
 800f5e8:	2b01      	cmp	r3, #1
 800f5ea:	d106      	bne.n	800f5fa <__gethex+0x33e>
 800f5ec:	07a2      	lsls	r2, r4, #30
 800f5ee:	d504      	bpl.n	800f5fa <__gethex+0x33e>
 800f5f0:	9a02      	ldr	r2, [sp, #8]
 800f5f2:	6812      	ldr	r2, [r2, #0]
 800f5f4:	4314      	orrs	r4, r2
 800f5f6:	421c      	tst	r4, r3
 800f5f8:	d10c      	bne.n	800f614 <__gethex+0x358>
 800f5fa:	2310      	movs	r3, #16
 800f5fc:	e02d      	b.n	800f65a <__gethex+0x39e>
 800f5fe:	2401      	movs	r4, #1
 800f600:	e7d4      	b.n	800f5ac <__gethex+0x2f0>
 800f602:	2601      	movs	r6, #1
 800f604:	e7e8      	b.n	800f5d8 <__gethex+0x31c>
 800f606:	2301      	movs	r3, #1
 800f608:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f60a:	1a9b      	subs	r3, r3, r2
 800f60c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f60e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f610:	2b00      	cmp	r3, #0
 800f612:	d0f2      	beq.n	800f5fa <__gethex+0x33e>
 800f614:	692b      	ldr	r3, [r5, #16]
 800f616:	2000      	movs	r0, #0
 800f618:	9302      	str	r3, [sp, #8]
 800f61a:	009b      	lsls	r3, r3, #2
 800f61c:	9304      	str	r3, [sp, #16]
 800f61e:	002b      	movs	r3, r5
 800f620:	9a04      	ldr	r2, [sp, #16]
 800f622:	3314      	adds	r3, #20
 800f624:	1899      	adds	r1, r3, r2
 800f626:	681a      	ldr	r2, [r3, #0]
 800f628:	1c54      	adds	r4, r2, #1
 800f62a:	d01c      	beq.n	800f666 <__gethex+0x3aa>
 800f62c:	3201      	adds	r2, #1
 800f62e:	601a      	str	r2, [r3, #0]
 800f630:	002b      	movs	r3, r5
 800f632:	3314      	adds	r3, #20
 800f634:	2e02      	cmp	r6, #2
 800f636:	d13f      	bne.n	800f6b8 <__gethex+0x3fc>
 800f638:	9a01      	ldr	r2, [sp, #4]
 800f63a:	9900      	ldr	r1, [sp, #0]
 800f63c:	6812      	ldr	r2, [r2, #0]
 800f63e:	3a01      	subs	r2, #1
 800f640:	428a      	cmp	r2, r1
 800f642:	d109      	bne.n	800f658 <__gethex+0x39c>
 800f644:	000a      	movs	r2, r1
 800f646:	201f      	movs	r0, #31
 800f648:	4010      	ands	r0, r2
 800f64a:	2201      	movs	r2, #1
 800f64c:	4082      	lsls	r2, r0
 800f64e:	1149      	asrs	r1, r1, #5
 800f650:	0089      	lsls	r1, r1, #2
 800f652:	58cb      	ldr	r3, [r1, r3]
 800f654:	4213      	tst	r3, r2
 800f656:	d13d      	bne.n	800f6d4 <__gethex+0x418>
 800f658:	2320      	movs	r3, #32
 800f65a:	431e      	orrs	r6, r3
 800f65c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f65e:	601d      	str	r5, [r3, #0]
 800f660:	9b07      	ldr	r3, [sp, #28]
 800f662:	601f      	str	r7, [r3, #0]
 800f664:	e6b4      	b.n	800f3d0 <__gethex+0x114>
 800f666:	c301      	stmia	r3!, {r0}
 800f668:	4299      	cmp	r1, r3
 800f66a:	d8dc      	bhi.n	800f626 <__gethex+0x36a>
 800f66c:	68ab      	ldr	r3, [r5, #8]
 800f66e:	9a02      	ldr	r2, [sp, #8]
 800f670:	429a      	cmp	r2, r3
 800f672:	db18      	blt.n	800f6a6 <__gethex+0x3ea>
 800f674:	6869      	ldr	r1, [r5, #4]
 800f676:	9803      	ldr	r0, [sp, #12]
 800f678:	3101      	adds	r1, #1
 800f67a:	f000 f9d5 	bl	800fa28 <_Balloc>
 800f67e:	1e04      	subs	r4, r0, #0
 800f680:	d104      	bne.n	800f68c <__gethex+0x3d0>
 800f682:	0022      	movs	r2, r4
 800f684:	2184      	movs	r1, #132	@ 0x84
 800f686:	4b1d      	ldr	r3, [pc, #116]	@ (800f6fc <__gethex+0x440>)
 800f688:	481d      	ldr	r0, [pc, #116]	@ (800f700 <__gethex+0x444>)
 800f68a:	e6c4      	b.n	800f416 <__gethex+0x15a>
 800f68c:	0029      	movs	r1, r5
 800f68e:	692a      	ldr	r2, [r5, #16]
 800f690:	310c      	adds	r1, #12
 800f692:	3202      	adds	r2, #2
 800f694:	0092      	lsls	r2, r2, #2
 800f696:	300c      	adds	r0, #12
 800f698:	f7ff fd4f 	bl	800f13a <memcpy>
 800f69c:	0029      	movs	r1, r5
 800f69e:	9803      	ldr	r0, [sp, #12]
 800f6a0:	f000 fa06 	bl	800fab0 <_Bfree>
 800f6a4:	0025      	movs	r5, r4
 800f6a6:	692b      	ldr	r3, [r5, #16]
 800f6a8:	1c5a      	adds	r2, r3, #1
 800f6aa:	612a      	str	r2, [r5, #16]
 800f6ac:	2201      	movs	r2, #1
 800f6ae:	3304      	adds	r3, #4
 800f6b0:	009b      	lsls	r3, r3, #2
 800f6b2:	18eb      	adds	r3, r5, r3
 800f6b4:	605a      	str	r2, [r3, #4]
 800f6b6:	e7bb      	b.n	800f630 <__gethex+0x374>
 800f6b8:	692a      	ldr	r2, [r5, #16]
 800f6ba:	9902      	ldr	r1, [sp, #8]
 800f6bc:	428a      	cmp	r2, r1
 800f6be:	dd0b      	ble.n	800f6d8 <__gethex+0x41c>
 800f6c0:	2101      	movs	r1, #1
 800f6c2:	0028      	movs	r0, r5
 800f6c4:	f7ff fd92 	bl	800f1ec <rshift>
 800f6c8:	9b01      	ldr	r3, [sp, #4]
 800f6ca:	3701      	adds	r7, #1
 800f6cc:	689b      	ldr	r3, [r3, #8]
 800f6ce:	42bb      	cmp	r3, r7
 800f6d0:	da00      	bge.n	800f6d4 <__gethex+0x418>
 800f6d2:	e6df      	b.n	800f494 <__gethex+0x1d8>
 800f6d4:	2601      	movs	r6, #1
 800f6d6:	e7bf      	b.n	800f658 <__gethex+0x39c>
 800f6d8:	221f      	movs	r2, #31
 800f6da:	9c00      	ldr	r4, [sp, #0]
 800f6dc:	9900      	ldr	r1, [sp, #0]
 800f6de:	4014      	ands	r4, r2
 800f6e0:	4211      	tst	r1, r2
 800f6e2:	d0f7      	beq.n	800f6d4 <__gethex+0x418>
 800f6e4:	9a04      	ldr	r2, [sp, #16]
 800f6e6:	189b      	adds	r3, r3, r2
 800f6e8:	3b04      	subs	r3, #4
 800f6ea:	6818      	ldr	r0, [r3, #0]
 800f6ec:	f000 fa94 	bl	800fc18 <__hi0bits>
 800f6f0:	2320      	movs	r3, #32
 800f6f2:	1b1b      	subs	r3, r3, r4
 800f6f4:	4298      	cmp	r0, r3
 800f6f6:	dbe3      	blt.n	800f6c0 <__gethex+0x404>
 800f6f8:	e7ec      	b.n	800f6d4 <__gethex+0x418>
 800f6fa:	46c0      	nop			@ (mov r8, r8)
 800f6fc:	0801c33a 	.word	0x0801c33a
 800f700:	0801c34b 	.word	0x0801c34b

0800f704 <L_shift>:
 800f704:	2308      	movs	r3, #8
 800f706:	b570      	push	{r4, r5, r6, lr}
 800f708:	2520      	movs	r5, #32
 800f70a:	1a9a      	subs	r2, r3, r2
 800f70c:	0092      	lsls	r2, r2, #2
 800f70e:	1aad      	subs	r5, r5, r2
 800f710:	6843      	ldr	r3, [r0, #4]
 800f712:	6804      	ldr	r4, [r0, #0]
 800f714:	001e      	movs	r6, r3
 800f716:	40ae      	lsls	r6, r5
 800f718:	40d3      	lsrs	r3, r2
 800f71a:	4334      	orrs	r4, r6
 800f71c:	6004      	str	r4, [r0, #0]
 800f71e:	6043      	str	r3, [r0, #4]
 800f720:	3004      	adds	r0, #4
 800f722:	4288      	cmp	r0, r1
 800f724:	d3f4      	bcc.n	800f710 <L_shift+0xc>
 800f726:	bd70      	pop	{r4, r5, r6, pc}

0800f728 <__match>:
 800f728:	b530      	push	{r4, r5, lr}
 800f72a:	6803      	ldr	r3, [r0, #0]
 800f72c:	780c      	ldrb	r4, [r1, #0]
 800f72e:	3301      	adds	r3, #1
 800f730:	2c00      	cmp	r4, #0
 800f732:	d102      	bne.n	800f73a <__match+0x12>
 800f734:	6003      	str	r3, [r0, #0]
 800f736:	2001      	movs	r0, #1
 800f738:	bd30      	pop	{r4, r5, pc}
 800f73a:	781a      	ldrb	r2, [r3, #0]
 800f73c:	0015      	movs	r5, r2
 800f73e:	3d41      	subs	r5, #65	@ 0x41
 800f740:	2d19      	cmp	r5, #25
 800f742:	d800      	bhi.n	800f746 <__match+0x1e>
 800f744:	3220      	adds	r2, #32
 800f746:	3101      	adds	r1, #1
 800f748:	42a2      	cmp	r2, r4
 800f74a:	d0ef      	beq.n	800f72c <__match+0x4>
 800f74c:	2000      	movs	r0, #0
 800f74e:	e7f3      	b.n	800f738 <__match+0x10>

0800f750 <__hexnan>:
 800f750:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f752:	680b      	ldr	r3, [r1, #0]
 800f754:	b08b      	sub	sp, #44	@ 0x2c
 800f756:	9201      	str	r2, [sp, #4]
 800f758:	9901      	ldr	r1, [sp, #4]
 800f75a:	115a      	asrs	r2, r3, #5
 800f75c:	0092      	lsls	r2, r2, #2
 800f75e:	188a      	adds	r2, r1, r2
 800f760:	9202      	str	r2, [sp, #8]
 800f762:	0019      	movs	r1, r3
 800f764:	221f      	movs	r2, #31
 800f766:	4011      	ands	r1, r2
 800f768:	9008      	str	r0, [sp, #32]
 800f76a:	9106      	str	r1, [sp, #24]
 800f76c:	4213      	tst	r3, r2
 800f76e:	d002      	beq.n	800f776 <__hexnan+0x26>
 800f770:	9b02      	ldr	r3, [sp, #8]
 800f772:	3304      	adds	r3, #4
 800f774:	9302      	str	r3, [sp, #8]
 800f776:	9b02      	ldr	r3, [sp, #8]
 800f778:	2500      	movs	r5, #0
 800f77a:	1f1f      	subs	r7, r3, #4
 800f77c:	003e      	movs	r6, r7
 800f77e:	003c      	movs	r4, r7
 800f780:	9b08      	ldr	r3, [sp, #32]
 800f782:	603d      	str	r5, [r7, #0]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	9507      	str	r5, [sp, #28]
 800f788:	9305      	str	r3, [sp, #20]
 800f78a:	9503      	str	r5, [sp, #12]
 800f78c:	9b05      	ldr	r3, [sp, #20]
 800f78e:	3301      	adds	r3, #1
 800f790:	9309      	str	r3, [sp, #36]	@ 0x24
 800f792:	9b05      	ldr	r3, [sp, #20]
 800f794:	785b      	ldrb	r3, [r3, #1]
 800f796:	9304      	str	r3, [sp, #16]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d028      	beq.n	800f7ee <__hexnan+0x9e>
 800f79c:	9804      	ldr	r0, [sp, #16]
 800f79e:	f7ff fd78 	bl	800f292 <__hexdig_fun>
 800f7a2:	2800      	cmp	r0, #0
 800f7a4:	d155      	bne.n	800f852 <__hexnan+0x102>
 800f7a6:	9b04      	ldr	r3, [sp, #16]
 800f7a8:	2b20      	cmp	r3, #32
 800f7aa:	d819      	bhi.n	800f7e0 <__hexnan+0x90>
 800f7ac:	9b03      	ldr	r3, [sp, #12]
 800f7ae:	9a07      	ldr	r2, [sp, #28]
 800f7b0:	4293      	cmp	r3, r2
 800f7b2:	dd12      	ble.n	800f7da <__hexnan+0x8a>
 800f7b4:	42b4      	cmp	r4, r6
 800f7b6:	d206      	bcs.n	800f7c6 <__hexnan+0x76>
 800f7b8:	2d07      	cmp	r5, #7
 800f7ba:	dc04      	bgt.n	800f7c6 <__hexnan+0x76>
 800f7bc:	002a      	movs	r2, r5
 800f7be:	0031      	movs	r1, r6
 800f7c0:	0020      	movs	r0, r4
 800f7c2:	f7ff ff9f 	bl	800f704 <L_shift>
 800f7c6:	9b01      	ldr	r3, [sp, #4]
 800f7c8:	2508      	movs	r5, #8
 800f7ca:	429c      	cmp	r4, r3
 800f7cc:	d905      	bls.n	800f7da <__hexnan+0x8a>
 800f7ce:	1f26      	subs	r6, r4, #4
 800f7d0:	2500      	movs	r5, #0
 800f7d2:	0034      	movs	r4, r6
 800f7d4:	9b03      	ldr	r3, [sp, #12]
 800f7d6:	6035      	str	r5, [r6, #0]
 800f7d8:	9307      	str	r3, [sp, #28]
 800f7da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7dc:	9305      	str	r3, [sp, #20]
 800f7de:	e7d5      	b.n	800f78c <__hexnan+0x3c>
 800f7e0:	9b04      	ldr	r3, [sp, #16]
 800f7e2:	2b29      	cmp	r3, #41	@ 0x29
 800f7e4:	d15a      	bne.n	800f89c <__hexnan+0x14c>
 800f7e6:	9b05      	ldr	r3, [sp, #20]
 800f7e8:	9a08      	ldr	r2, [sp, #32]
 800f7ea:	3302      	adds	r3, #2
 800f7ec:	6013      	str	r3, [r2, #0]
 800f7ee:	9b03      	ldr	r3, [sp, #12]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d053      	beq.n	800f89c <__hexnan+0x14c>
 800f7f4:	42b4      	cmp	r4, r6
 800f7f6:	d206      	bcs.n	800f806 <__hexnan+0xb6>
 800f7f8:	2d07      	cmp	r5, #7
 800f7fa:	dc04      	bgt.n	800f806 <__hexnan+0xb6>
 800f7fc:	002a      	movs	r2, r5
 800f7fe:	0031      	movs	r1, r6
 800f800:	0020      	movs	r0, r4
 800f802:	f7ff ff7f 	bl	800f704 <L_shift>
 800f806:	9b01      	ldr	r3, [sp, #4]
 800f808:	429c      	cmp	r4, r3
 800f80a:	d936      	bls.n	800f87a <__hexnan+0x12a>
 800f80c:	001a      	movs	r2, r3
 800f80e:	0023      	movs	r3, r4
 800f810:	cb02      	ldmia	r3!, {r1}
 800f812:	c202      	stmia	r2!, {r1}
 800f814:	429f      	cmp	r7, r3
 800f816:	d2fb      	bcs.n	800f810 <__hexnan+0xc0>
 800f818:	9b02      	ldr	r3, [sp, #8]
 800f81a:	1c62      	adds	r2, r4, #1
 800f81c:	1ed9      	subs	r1, r3, #3
 800f81e:	2304      	movs	r3, #4
 800f820:	4291      	cmp	r1, r2
 800f822:	d305      	bcc.n	800f830 <__hexnan+0xe0>
 800f824:	9b02      	ldr	r3, [sp, #8]
 800f826:	3b04      	subs	r3, #4
 800f828:	1b1b      	subs	r3, r3, r4
 800f82a:	089b      	lsrs	r3, r3, #2
 800f82c:	3301      	adds	r3, #1
 800f82e:	009b      	lsls	r3, r3, #2
 800f830:	9a01      	ldr	r2, [sp, #4]
 800f832:	18d3      	adds	r3, r2, r3
 800f834:	2200      	movs	r2, #0
 800f836:	c304      	stmia	r3!, {r2}
 800f838:	429f      	cmp	r7, r3
 800f83a:	d2fc      	bcs.n	800f836 <__hexnan+0xe6>
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d104      	bne.n	800f84c <__hexnan+0xfc>
 800f842:	9b01      	ldr	r3, [sp, #4]
 800f844:	429f      	cmp	r7, r3
 800f846:	d127      	bne.n	800f898 <__hexnan+0x148>
 800f848:	2301      	movs	r3, #1
 800f84a:	603b      	str	r3, [r7, #0]
 800f84c:	2005      	movs	r0, #5
 800f84e:	b00b      	add	sp, #44	@ 0x2c
 800f850:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f852:	9b03      	ldr	r3, [sp, #12]
 800f854:	3501      	adds	r5, #1
 800f856:	3301      	adds	r3, #1
 800f858:	9303      	str	r3, [sp, #12]
 800f85a:	2d08      	cmp	r5, #8
 800f85c:	dd06      	ble.n	800f86c <__hexnan+0x11c>
 800f85e:	9b01      	ldr	r3, [sp, #4]
 800f860:	429c      	cmp	r4, r3
 800f862:	d9ba      	bls.n	800f7da <__hexnan+0x8a>
 800f864:	2300      	movs	r3, #0
 800f866:	2501      	movs	r5, #1
 800f868:	3c04      	subs	r4, #4
 800f86a:	6023      	str	r3, [r4, #0]
 800f86c:	220f      	movs	r2, #15
 800f86e:	6823      	ldr	r3, [r4, #0]
 800f870:	4010      	ands	r0, r2
 800f872:	011b      	lsls	r3, r3, #4
 800f874:	4303      	orrs	r3, r0
 800f876:	6023      	str	r3, [r4, #0]
 800f878:	e7af      	b.n	800f7da <__hexnan+0x8a>
 800f87a:	9b06      	ldr	r3, [sp, #24]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d0dd      	beq.n	800f83c <__hexnan+0xec>
 800f880:	2320      	movs	r3, #32
 800f882:	9a06      	ldr	r2, [sp, #24]
 800f884:	9902      	ldr	r1, [sp, #8]
 800f886:	1a9b      	subs	r3, r3, r2
 800f888:	2201      	movs	r2, #1
 800f88a:	4252      	negs	r2, r2
 800f88c:	40da      	lsrs	r2, r3
 800f88e:	3904      	subs	r1, #4
 800f890:	680b      	ldr	r3, [r1, #0]
 800f892:	4013      	ands	r3, r2
 800f894:	600b      	str	r3, [r1, #0]
 800f896:	e7d1      	b.n	800f83c <__hexnan+0xec>
 800f898:	3f04      	subs	r7, #4
 800f89a:	e7cf      	b.n	800f83c <__hexnan+0xec>
 800f89c:	2004      	movs	r0, #4
 800f89e:	e7d6      	b.n	800f84e <__hexnan+0xfe>

0800f8a0 <sbrk_aligned>:
 800f8a0:	b570      	push	{r4, r5, r6, lr}
 800f8a2:	4e0f      	ldr	r6, [pc, #60]	@ (800f8e0 <sbrk_aligned+0x40>)
 800f8a4:	000d      	movs	r5, r1
 800f8a6:	6831      	ldr	r1, [r6, #0]
 800f8a8:	0004      	movs	r4, r0
 800f8aa:	2900      	cmp	r1, #0
 800f8ac:	d102      	bne.n	800f8b4 <sbrk_aligned+0x14>
 800f8ae:	f001 fb0d 	bl	8010ecc <_sbrk_r>
 800f8b2:	6030      	str	r0, [r6, #0]
 800f8b4:	0029      	movs	r1, r5
 800f8b6:	0020      	movs	r0, r4
 800f8b8:	f001 fb08 	bl	8010ecc <_sbrk_r>
 800f8bc:	1c43      	adds	r3, r0, #1
 800f8be:	d103      	bne.n	800f8c8 <sbrk_aligned+0x28>
 800f8c0:	2501      	movs	r5, #1
 800f8c2:	426d      	negs	r5, r5
 800f8c4:	0028      	movs	r0, r5
 800f8c6:	bd70      	pop	{r4, r5, r6, pc}
 800f8c8:	2303      	movs	r3, #3
 800f8ca:	1cc5      	adds	r5, r0, #3
 800f8cc:	439d      	bics	r5, r3
 800f8ce:	42a8      	cmp	r0, r5
 800f8d0:	d0f8      	beq.n	800f8c4 <sbrk_aligned+0x24>
 800f8d2:	1a29      	subs	r1, r5, r0
 800f8d4:	0020      	movs	r0, r4
 800f8d6:	f001 faf9 	bl	8010ecc <_sbrk_r>
 800f8da:	3001      	adds	r0, #1
 800f8dc:	d1f2      	bne.n	800f8c4 <sbrk_aligned+0x24>
 800f8de:	e7ef      	b.n	800f8c0 <sbrk_aligned+0x20>
 800f8e0:	2000163c 	.word	0x2000163c

0800f8e4 <_malloc_r>:
 800f8e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f8e6:	2203      	movs	r2, #3
 800f8e8:	1ccb      	adds	r3, r1, #3
 800f8ea:	4393      	bics	r3, r2
 800f8ec:	3308      	adds	r3, #8
 800f8ee:	0005      	movs	r5, r0
 800f8f0:	001f      	movs	r7, r3
 800f8f2:	2b0c      	cmp	r3, #12
 800f8f4:	d234      	bcs.n	800f960 <_malloc_r+0x7c>
 800f8f6:	270c      	movs	r7, #12
 800f8f8:	42b9      	cmp	r1, r7
 800f8fa:	d833      	bhi.n	800f964 <_malloc_r+0x80>
 800f8fc:	0028      	movs	r0, r5
 800f8fe:	f000 f883 	bl	800fa08 <__malloc_lock>
 800f902:	4e37      	ldr	r6, [pc, #220]	@ (800f9e0 <_malloc_r+0xfc>)
 800f904:	6833      	ldr	r3, [r6, #0]
 800f906:	001c      	movs	r4, r3
 800f908:	2c00      	cmp	r4, #0
 800f90a:	d12f      	bne.n	800f96c <_malloc_r+0x88>
 800f90c:	0039      	movs	r1, r7
 800f90e:	0028      	movs	r0, r5
 800f910:	f7ff ffc6 	bl	800f8a0 <sbrk_aligned>
 800f914:	0004      	movs	r4, r0
 800f916:	1c43      	adds	r3, r0, #1
 800f918:	d15f      	bne.n	800f9da <_malloc_r+0xf6>
 800f91a:	6834      	ldr	r4, [r6, #0]
 800f91c:	9400      	str	r4, [sp, #0]
 800f91e:	9b00      	ldr	r3, [sp, #0]
 800f920:	2b00      	cmp	r3, #0
 800f922:	d14a      	bne.n	800f9ba <_malloc_r+0xd6>
 800f924:	2c00      	cmp	r4, #0
 800f926:	d052      	beq.n	800f9ce <_malloc_r+0xea>
 800f928:	6823      	ldr	r3, [r4, #0]
 800f92a:	0028      	movs	r0, r5
 800f92c:	18e3      	adds	r3, r4, r3
 800f92e:	9900      	ldr	r1, [sp, #0]
 800f930:	9301      	str	r3, [sp, #4]
 800f932:	f001 facb 	bl	8010ecc <_sbrk_r>
 800f936:	9b01      	ldr	r3, [sp, #4]
 800f938:	4283      	cmp	r3, r0
 800f93a:	d148      	bne.n	800f9ce <_malloc_r+0xea>
 800f93c:	6823      	ldr	r3, [r4, #0]
 800f93e:	0028      	movs	r0, r5
 800f940:	1aff      	subs	r7, r7, r3
 800f942:	0039      	movs	r1, r7
 800f944:	f7ff ffac 	bl	800f8a0 <sbrk_aligned>
 800f948:	3001      	adds	r0, #1
 800f94a:	d040      	beq.n	800f9ce <_malloc_r+0xea>
 800f94c:	6823      	ldr	r3, [r4, #0]
 800f94e:	19db      	adds	r3, r3, r7
 800f950:	6023      	str	r3, [r4, #0]
 800f952:	6833      	ldr	r3, [r6, #0]
 800f954:	685a      	ldr	r2, [r3, #4]
 800f956:	2a00      	cmp	r2, #0
 800f958:	d133      	bne.n	800f9c2 <_malloc_r+0xde>
 800f95a:	9b00      	ldr	r3, [sp, #0]
 800f95c:	6033      	str	r3, [r6, #0]
 800f95e:	e019      	b.n	800f994 <_malloc_r+0xb0>
 800f960:	2b00      	cmp	r3, #0
 800f962:	dac9      	bge.n	800f8f8 <_malloc_r+0x14>
 800f964:	230c      	movs	r3, #12
 800f966:	602b      	str	r3, [r5, #0]
 800f968:	2000      	movs	r0, #0
 800f96a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f96c:	6821      	ldr	r1, [r4, #0]
 800f96e:	1bc9      	subs	r1, r1, r7
 800f970:	d420      	bmi.n	800f9b4 <_malloc_r+0xd0>
 800f972:	290b      	cmp	r1, #11
 800f974:	d90a      	bls.n	800f98c <_malloc_r+0xa8>
 800f976:	19e2      	adds	r2, r4, r7
 800f978:	6027      	str	r7, [r4, #0]
 800f97a:	42a3      	cmp	r3, r4
 800f97c:	d104      	bne.n	800f988 <_malloc_r+0xa4>
 800f97e:	6032      	str	r2, [r6, #0]
 800f980:	6863      	ldr	r3, [r4, #4]
 800f982:	6011      	str	r1, [r2, #0]
 800f984:	6053      	str	r3, [r2, #4]
 800f986:	e005      	b.n	800f994 <_malloc_r+0xb0>
 800f988:	605a      	str	r2, [r3, #4]
 800f98a:	e7f9      	b.n	800f980 <_malloc_r+0x9c>
 800f98c:	6862      	ldr	r2, [r4, #4]
 800f98e:	42a3      	cmp	r3, r4
 800f990:	d10e      	bne.n	800f9b0 <_malloc_r+0xcc>
 800f992:	6032      	str	r2, [r6, #0]
 800f994:	0028      	movs	r0, r5
 800f996:	f000 f83f 	bl	800fa18 <__malloc_unlock>
 800f99a:	0020      	movs	r0, r4
 800f99c:	2207      	movs	r2, #7
 800f99e:	300b      	adds	r0, #11
 800f9a0:	1d23      	adds	r3, r4, #4
 800f9a2:	4390      	bics	r0, r2
 800f9a4:	1ac2      	subs	r2, r0, r3
 800f9a6:	4298      	cmp	r0, r3
 800f9a8:	d0df      	beq.n	800f96a <_malloc_r+0x86>
 800f9aa:	1a1b      	subs	r3, r3, r0
 800f9ac:	50a3      	str	r3, [r4, r2]
 800f9ae:	e7dc      	b.n	800f96a <_malloc_r+0x86>
 800f9b0:	605a      	str	r2, [r3, #4]
 800f9b2:	e7ef      	b.n	800f994 <_malloc_r+0xb0>
 800f9b4:	0023      	movs	r3, r4
 800f9b6:	6864      	ldr	r4, [r4, #4]
 800f9b8:	e7a6      	b.n	800f908 <_malloc_r+0x24>
 800f9ba:	9c00      	ldr	r4, [sp, #0]
 800f9bc:	6863      	ldr	r3, [r4, #4]
 800f9be:	9300      	str	r3, [sp, #0]
 800f9c0:	e7ad      	b.n	800f91e <_malloc_r+0x3a>
 800f9c2:	001a      	movs	r2, r3
 800f9c4:	685b      	ldr	r3, [r3, #4]
 800f9c6:	42a3      	cmp	r3, r4
 800f9c8:	d1fb      	bne.n	800f9c2 <_malloc_r+0xde>
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	e7da      	b.n	800f984 <_malloc_r+0xa0>
 800f9ce:	230c      	movs	r3, #12
 800f9d0:	0028      	movs	r0, r5
 800f9d2:	602b      	str	r3, [r5, #0]
 800f9d4:	f000 f820 	bl	800fa18 <__malloc_unlock>
 800f9d8:	e7c6      	b.n	800f968 <_malloc_r+0x84>
 800f9da:	6007      	str	r7, [r0, #0]
 800f9dc:	e7da      	b.n	800f994 <_malloc_r+0xb0>
 800f9de:	46c0      	nop			@ (mov r8, r8)
 800f9e0:	20001640 	.word	0x20001640

0800f9e4 <__ascii_mbtowc>:
 800f9e4:	b082      	sub	sp, #8
 800f9e6:	2900      	cmp	r1, #0
 800f9e8:	d100      	bne.n	800f9ec <__ascii_mbtowc+0x8>
 800f9ea:	a901      	add	r1, sp, #4
 800f9ec:	1e10      	subs	r0, r2, #0
 800f9ee:	d006      	beq.n	800f9fe <__ascii_mbtowc+0x1a>
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d006      	beq.n	800fa02 <__ascii_mbtowc+0x1e>
 800f9f4:	7813      	ldrb	r3, [r2, #0]
 800f9f6:	600b      	str	r3, [r1, #0]
 800f9f8:	7810      	ldrb	r0, [r2, #0]
 800f9fa:	1e43      	subs	r3, r0, #1
 800f9fc:	4198      	sbcs	r0, r3
 800f9fe:	b002      	add	sp, #8
 800fa00:	4770      	bx	lr
 800fa02:	2002      	movs	r0, #2
 800fa04:	4240      	negs	r0, r0
 800fa06:	e7fa      	b.n	800f9fe <__ascii_mbtowc+0x1a>

0800fa08 <__malloc_lock>:
 800fa08:	b510      	push	{r4, lr}
 800fa0a:	4802      	ldr	r0, [pc, #8]	@ (800fa14 <__malloc_lock+0xc>)
 800fa0c:	f7ff fb93 	bl	800f136 <__retarget_lock_acquire_recursive>
 800fa10:	bd10      	pop	{r4, pc}
 800fa12:	46c0      	nop			@ (mov r8, r8)
 800fa14:	20001638 	.word	0x20001638

0800fa18 <__malloc_unlock>:
 800fa18:	b510      	push	{r4, lr}
 800fa1a:	4802      	ldr	r0, [pc, #8]	@ (800fa24 <__malloc_unlock+0xc>)
 800fa1c:	f7ff fb8c 	bl	800f138 <__retarget_lock_release_recursive>
 800fa20:	bd10      	pop	{r4, pc}
 800fa22:	46c0      	nop			@ (mov r8, r8)
 800fa24:	20001638 	.word	0x20001638

0800fa28 <_Balloc>:
 800fa28:	b570      	push	{r4, r5, r6, lr}
 800fa2a:	69c5      	ldr	r5, [r0, #28]
 800fa2c:	0006      	movs	r6, r0
 800fa2e:	000c      	movs	r4, r1
 800fa30:	2d00      	cmp	r5, #0
 800fa32:	d10e      	bne.n	800fa52 <_Balloc+0x2a>
 800fa34:	2010      	movs	r0, #16
 800fa36:	f001 fab3 	bl	8010fa0 <malloc>
 800fa3a:	1e02      	subs	r2, r0, #0
 800fa3c:	61f0      	str	r0, [r6, #28]
 800fa3e:	d104      	bne.n	800fa4a <_Balloc+0x22>
 800fa40:	216b      	movs	r1, #107	@ 0x6b
 800fa42:	4b19      	ldr	r3, [pc, #100]	@ (800faa8 <_Balloc+0x80>)
 800fa44:	4819      	ldr	r0, [pc, #100]	@ (800faac <_Balloc+0x84>)
 800fa46:	f001 fa5f 	bl	8010f08 <__assert_func>
 800fa4a:	6045      	str	r5, [r0, #4]
 800fa4c:	6085      	str	r5, [r0, #8]
 800fa4e:	6005      	str	r5, [r0, #0]
 800fa50:	60c5      	str	r5, [r0, #12]
 800fa52:	69f5      	ldr	r5, [r6, #28]
 800fa54:	68eb      	ldr	r3, [r5, #12]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d013      	beq.n	800fa82 <_Balloc+0x5a>
 800fa5a:	69f3      	ldr	r3, [r6, #28]
 800fa5c:	00a2      	lsls	r2, r4, #2
 800fa5e:	68db      	ldr	r3, [r3, #12]
 800fa60:	189b      	adds	r3, r3, r2
 800fa62:	6818      	ldr	r0, [r3, #0]
 800fa64:	2800      	cmp	r0, #0
 800fa66:	d118      	bne.n	800fa9a <_Balloc+0x72>
 800fa68:	2101      	movs	r1, #1
 800fa6a:	000d      	movs	r5, r1
 800fa6c:	40a5      	lsls	r5, r4
 800fa6e:	1d6a      	adds	r2, r5, #5
 800fa70:	0030      	movs	r0, r6
 800fa72:	0092      	lsls	r2, r2, #2
 800fa74:	f001 fa66 	bl	8010f44 <_calloc_r>
 800fa78:	2800      	cmp	r0, #0
 800fa7a:	d00c      	beq.n	800fa96 <_Balloc+0x6e>
 800fa7c:	6044      	str	r4, [r0, #4]
 800fa7e:	6085      	str	r5, [r0, #8]
 800fa80:	e00d      	b.n	800fa9e <_Balloc+0x76>
 800fa82:	2221      	movs	r2, #33	@ 0x21
 800fa84:	2104      	movs	r1, #4
 800fa86:	0030      	movs	r0, r6
 800fa88:	f001 fa5c 	bl	8010f44 <_calloc_r>
 800fa8c:	69f3      	ldr	r3, [r6, #28]
 800fa8e:	60e8      	str	r0, [r5, #12]
 800fa90:	68db      	ldr	r3, [r3, #12]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d1e1      	bne.n	800fa5a <_Balloc+0x32>
 800fa96:	2000      	movs	r0, #0
 800fa98:	bd70      	pop	{r4, r5, r6, pc}
 800fa9a:	6802      	ldr	r2, [r0, #0]
 800fa9c:	601a      	str	r2, [r3, #0]
 800fa9e:	2300      	movs	r3, #0
 800faa0:	6103      	str	r3, [r0, #16]
 800faa2:	60c3      	str	r3, [r0, #12]
 800faa4:	e7f8      	b.n	800fa98 <_Balloc+0x70>
 800faa6:	46c0      	nop			@ (mov r8, r8)
 800faa8:	0801c3ab 	.word	0x0801c3ab
 800faac:	0801c3c2 	.word	0x0801c3c2

0800fab0 <_Bfree>:
 800fab0:	b570      	push	{r4, r5, r6, lr}
 800fab2:	69c6      	ldr	r6, [r0, #28]
 800fab4:	0005      	movs	r5, r0
 800fab6:	000c      	movs	r4, r1
 800fab8:	2e00      	cmp	r6, #0
 800faba:	d10e      	bne.n	800fada <_Bfree+0x2a>
 800fabc:	2010      	movs	r0, #16
 800fabe:	f001 fa6f 	bl	8010fa0 <malloc>
 800fac2:	1e02      	subs	r2, r0, #0
 800fac4:	61e8      	str	r0, [r5, #28]
 800fac6:	d104      	bne.n	800fad2 <_Bfree+0x22>
 800fac8:	218f      	movs	r1, #143	@ 0x8f
 800faca:	4b09      	ldr	r3, [pc, #36]	@ (800faf0 <_Bfree+0x40>)
 800facc:	4809      	ldr	r0, [pc, #36]	@ (800faf4 <_Bfree+0x44>)
 800face:	f001 fa1b 	bl	8010f08 <__assert_func>
 800fad2:	6046      	str	r6, [r0, #4]
 800fad4:	6086      	str	r6, [r0, #8]
 800fad6:	6006      	str	r6, [r0, #0]
 800fad8:	60c6      	str	r6, [r0, #12]
 800fada:	2c00      	cmp	r4, #0
 800fadc:	d007      	beq.n	800faee <_Bfree+0x3e>
 800fade:	69eb      	ldr	r3, [r5, #28]
 800fae0:	6862      	ldr	r2, [r4, #4]
 800fae2:	68db      	ldr	r3, [r3, #12]
 800fae4:	0092      	lsls	r2, r2, #2
 800fae6:	189b      	adds	r3, r3, r2
 800fae8:	681a      	ldr	r2, [r3, #0]
 800faea:	6022      	str	r2, [r4, #0]
 800faec:	601c      	str	r4, [r3, #0]
 800faee:	bd70      	pop	{r4, r5, r6, pc}
 800faf0:	0801c3ab 	.word	0x0801c3ab
 800faf4:	0801c3c2 	.word	0x0801c3c2

0800faf8 <__multadd>:
 800faf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fafa:	000f      	movs	r7, r1
 800fafc:	9001      	str	r0, [sp, #4]
 800fafe:	000c      	movs	r4, r1
 800fb00:	001e      	movs	r6, r3
 800fb02:	2000      	movs	r0, #0
 800fb04:	690d      	ldr	r5, [r1, #16]
 800fb06:	3714      	adds	r7, #20
 800fb08:	683b      	ldr	r3, [r7, #0]
 800fb0a:	3001      	adds	r0, #1
 800fb0c:	b299      	uxth	r1, r3
 800fb0e:	4351      	muls	r1, r2
 800fb10:	0c1b      	lsrs	r3, r3, #16
 800fb12:	4353      	muls	r3, r2
 800fb14:	1989      	adds	r1, r1, r6
 800fb16:	0c0e      	lsrs	r6, r1, #16
 800fb18:	199b      	adds	r3, r3, r6
 800fb1a:	0c1e      	lsrs	r6, r3, #16
 800fb1c:	b289      	uxth	r1, r1
 800fb1e:	041b      	lsls	r3, r3, #16
 800fb20:	185b      	adds	r3, r3, r1
 800fb22:	c708      	stmia	r7!, {r3}
 800fb24:	4285      	cmp	r5, r0
 800fb26:	dcef      	bgt.n	800fb08 <__multadd+0x10>
 800fb28:	2e00      	cmp	r6, #0
 800fb2a:	d022      	beq.n	800fb72 <__multadd+0x7a>
 800fb2c:	68a3      	ldr	r3, [r4, #8]
 800fb2e:	42ab      	cmp	r3, r5
 800fb30:	dc19      	bgt.n	800fb66 <__multadd+0x6e>
 800fb32:	6861      	ldr	r1, [r4, #4]
 800fb34:	9801      	ldr	r0, [sp, #4]
 800fb36:	3101      	adds	r1, #1
 800fb38:	f7ff ff76 	bl	800fa28 <_Balloc>
 800fb3c:	1e07      	subs	r7, r0, #0
 800fb3e:	d105      	bne.n	800fb4c <__multadd+0x54>
 800fb40:	003a      	movs	r2, r7
 800fb42:	21ba      	movs	r1, #186	@ 0xba
 800fb44:	4b0c      	ldr	r3, [pc, #48]	@ (800fb78 <__multadd+0x80>)
 800fb46:	480d      	ldr	r0, [pc, #52]	@ (800fb7c <__multadd+0x84>)
 800fb48:	f001 f9de 	bl	8010f08 <__assert_func>
 800fb4c:	0021      	movs	r1, r4
 800fb4e:	6922      	ldr	r2, [r4, #16]
 800fb50:	310c      	adds	r1, #12
 800fb52:	3202      	adds	r2, #2
 800fb54:	0092      	lsls	r2, r2, #2
 800fb56:	300c      	adds	r0, #12
 800fb58:	f7ff faef 	bl	800f13a <memcpy>
 800fb5c:	0021      	movs	r1, r4
 800fb5e:	9801      	ldr	r0, [sp, #4]
 800fb60:	f7ff ffa6 	bl	800fab0 <_Bfree>
 800fb64:	003c      	movs	r4, r7
 800fb66:	1d2b      	adds	r3, r5, #4
 800fb68:	009b      	lsls	r3, r3, #2
 800fb6a:	18e3      	adds	r3, r4, r3
 800fb6c:	3501      	adds	r5, #1
 800fb6e:	605e      	str	r6, [r3, #4]
 800fb70:	6125      	str	r5, [r4, #16]
 800fb72:	0020      	movs	r0, r4
 800fb74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fb76:	46c0      	nop			@ (mov r8, r8)
 800fb78:	0801c33a 	.word	0x0801c33a
 800fb7c:	0801c3c2 	.word	0x0801c3c2

0800fb80 <__s2b>:
 800fb80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb82:	0007      	movs	r7, r0
 800fb84:	0018      	movs	r0, r3
 800fb86:	000c      	movs	r4, r1
 800fb88:	3008      	adds	r0, #8
 800fb8a:	2109      	movs	r1, #9
 800fb8c:	9301      	str	r3, [sp, #4]
 800fb8e:	0015      	movs	r5, r2
 800fb90:	f7f0 fb6a 	bl	8000268 <__divsi3>
 800fb94:	2301      	movs	r3, #1
 800fb96:	2100      	movs	r1, #0
 800fb98:	4283      	cmp	r3, r0
 800fb9a:	db0a      	blt.n	800fbb2 <__s2b+0x32>
 800fb9c:	0038      	movs	r0, r7
 800fb9e:	f7ff ff43 	bl	800fa28 <_Balloc>
 800fba2:	1e01      	subs	r1, r0, #0
 800fba4:	d108      	bne.n	800fbb8 <__s2b+0x38>
 800fba6:	000a      	movs	r2, r1
 800fba8:	4b19      	ldr	r3, [pc, #100]	@ (800fc10 <__s2b+0x90>)
 800fbaa:	481a      	ldr	r0, [pc, #104]	@ (800fc14 <__s2b+0x94>)
 800fbac:	31d3      	adds	r1, #211	@ 0xd3
 800fbae:	f001 f9ab 	bl	8010f08 <__assert_func>
 800fbb2:	005b      	lsls	r3, r3, #1
 800fbb4:	3101      	adds	r1, #1
 800fbb6:	e7ef      	b.n	800fb98 <__s2b+0x18>
 800fbb8:	9b08      	ldr	r3, [sp, #32]
 800fbba:	6143      	str	r3, [r0, #20]
 800fbbc:	2301      	movs	r3, #1
 800fbbe:	6103      	str	r3, [r0, #16]
 800fbc0:	2d09      	cmp	r5, #9
 800fbc2:	dd18      	ble.n	800fbf6 <__s2b+0x76>
 800fbc4:	0023      	movs	r3, r4
 800fbc6:	3309      	adds	r3, #9
 800fbc8:	001e      	movs	r6, r3
 800fbca:	9300      	str	r3, [sp, #0]
 800fbcc:	1964      	adds	r4, r4, r5
 800fbce:	7833      	ldrb	r3, [r6, #0]
 800fbd0:	220a      	movs	r2, #10
 800fbd2:	0038      	movs	r0, r7
 800fbd4:	3b30      	subs	r3, #48	@ 0x30
 800fbd6:	f7ff ff8f 	bl	800faf8 <__multadd>
 800fbda:	3601      	adds	r6, #1
 800fbdc:	0001      	movs	r1, r0
 800fbde:	42a6      	cmp	r6, r4
 800fbe0:	d1f5      	bne.n	800fbce <__s2b+0x4e>
 800fbe2:	002c      	movs	r4, r5
 800fbe4:	9b00      	ldr	r3, [sp, #0]
 800fbe6:	3c08      	subs	r4, #8
 800fbe8:	191c      	adds	r4, r3, r4
 800fbea:	002e      	movs	r6, r5
 800fbec:	9b01      	ldr	r3, [sp, #4]
 800fbee:	429e      	cmp	r6, r3
 800fbf0:	db04      	blt.n	800fbfc <__s2b+0x7c>
 800fbf2:	0008      	movs	r0, r1
 800fbf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fbf6:	2509      	movs	r5, #9
 800fbf8:	340a      	adds	r4, #10
 800fbfa:	e7f6      	b.n	800fbea <__s2b+0x6a>
 800fbfc:	1b63      	subs	r3, r4, r5
 800fbfe:	5d9b      	ldrb	r3, [r3, r6]
 800fc00:	220a      	movs	r2, #10
 800fc02:	0038      	movs	r0, r7
 800fc04:	3b30      	subs	r3, #48	@ 0x30
 800fc06:	f7ff ff77 	bl	800faf8 <__multadd>
 800fc0a:	3601      	adds	r6, #1
 800fc0c:	0001      	movs	r1, r0
 800fc0e:	e7ed      	b.n	800fbec <__s2b+0x6c>
 800fc10:	0801c33a 	.word	0x0801c33a
 800fc14:	0801c3c2 	.word	0x0801c3c2

0800fc18 <__hi0bits>:
 800fc18:	2280      	movs	r2, #128	@ 0x80
 800fc1a:	0003      	movs	r3, r0
 800fc1c:	0252      	lsls	r2, r2, #9
 800fc1e:	2000      	movs	r0, #0
 800fc20:	4293      	cmp	r3, r2
 800fc22:	d201      	bcs.n	800fc28 <__hi0bits+0x10>
 800fc24:	041b      	lsls	r3, r3, #16
 800fc26:	3010      	adds	r0, #16
 800fc28:	2280      	movs	r2, #128	@ 0x80
 800fc2a:	0452      	lsls	r2, r2, #17
 800fc2c:	4293      	cmp	r3, r2
 800fc2e:	d201      	bcs.n	800fc34 <__hi0bits+0x1c>
 800fc30:	3008      	adds	r0, #8
 800fc32:	021b      	lsls	r3, r3, #8
 800fc34:	2280      	movs	r2, #128	@ 0x80
 800fc36:	0552      	lsls	r2, r2, #21
 800fc38:	4293      	cmp	r3, r2
 800fc3a:	d201      	bcs.n	800fc40 <__hi0bits+0x28>
 800fc3c:	3004      	adds	r0, #4
 800fc3e:	011b      	lsls	r3, r3, #4
 800fc40:	2280      	movs	r2, #128	@ 0x80
 800fc42:	05d2      	lsls	r2, r2, #23
 800fc44:	4293      	cmp	r3, r2
 800fc46:	d201      	bcs.n	800fc4c <__hi0bits+0x34>
 800fc48:	3002      	adds	r0, #2
 800fc4a:	009b      	lsls	r3, r3, #2
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	db03      	blt.n	800fc58 <__hi0bits+0x40>
 800fc50:	3001      	adds	r0, #1
 800fc52:	4213      	tst	r3, r2
 800fc54:	d100      	bne.n	800fc58 <__hi0bits+0x40>
 800fc56:	2020      	movs	r0, #32
 800fc58:	4770      	bx	lr

0800fc5a <__lo0bits>:
 800fc5a:	6803      	ldr	r3, [r0, #0]
 800fc5c:	0001      	movs	r1, r0
 800fc5e:	2207      	movs	r2, #7
 800fc60:	0018      	movs	r0, r3
 800fc62:	4010      	ands	r0, r2
 800fc64:	4213      	tst	r3, r2
 800fc66:	d00d      	beq.n	800fc84 <__lo0bits+0x2a>
 800fc68:	3a06      	subs	r2, #6
 800fc6a:	2000      	movs	r0, #0
 800fc6c:	4213      	tst	r3, r2
 800fc6e:	d105      	bne.n	800fc7c <__lo0bits+0x22>
 800fc70:	3002      	adds	r0, #2
 800fc72:	4203      	tst	r3, r0
 800fc74:	d003      	beq.n	800fc7e <__lo0bits+0x24>
 800fc76:	40d3      	lsrs	r3, r2
 800fc78:	0010      	movs	r0, r2
 800fc7a:	600b      	str	r3, [r1, #0]
 800fc7c:	4770      	bx	lr
 800fc7e:	089b      	lsrs	r3, r3, #2
 800fc80:	600b      	str	r3, [r1, #0]
 800fc82:	e7fb      	b.n	800fc7c <__lo0bits+0x22>
 800fc84:	b29a      	uxth	r2, r3
 800fc86:	2a00      	cmp	r2, #0
 800fc88:	d101      	bne.n	800fc8e <__lo0bits+0x34>
 800fc8a:	2010      	movs	r0, #16
 800fc8c:	0c1b      	lsrs	r3, r3, #16
 800fc8e:	b2da      	uxtb	r2, r3
 800fc90:	2a00      	cmp	r2, #0
 800fc92:	d101      	bne.n	800fc98 <__lo0bits+0x3e>
 800fc94:	3008      	adds	r0, #8
 800fc96:	0a1b      	lsrs	r3, r3, #8
 800fc98:	071a      	lsls	r2, r3, #28
 800fc9a:	d101      	bne.n	800fca0 <__lo0bits+0x46>
 800fc9c:	3004      	adds	r0, #4
 800fc9e:	091b      	lsrs	r3, r3, #4
 800fca0:	079a      	lsls	r2, r3, #30
 800fca2:	d101      	bne.n	800fca8 <__lo0bits+0x4e>
 800fca4:	3002      	adds	r0, #2
 800fca6:	089b      	lsrs	r3, r3, #2
 800fca8:	07da      	lsls	r2, r3, #31
 800fcaa:	d4e9      	bmi.n	800fc80 <__lo0bits+0x26>
 800fcac:	3001      	adds	r0, #1
 800fcae:	085b      	lsrs	r3, r3, #1
 800fcb0:	d1e6      	bne.n	800fc80 <__lo0bits+0x26>
 800fcb2:	2020      	movs	r0, #32
 800fcb4:	e7e2      	b.n	800fc7c <__lo0bits+0x22>
	...

0800fcb8 <__i2b>:
 800fcb8:	b510      	push	{r4, lr}
 800fcba:	000c      	movs	r4, r1
 800fcbc:	2101      	movs	r1, #1
 800fcbe:	f7ff feb3 	bl	800fa28 <_Balloc>
 800fcc2:	2800      	cmp	r0, #0
 800fcc4:	d107      	bne.n	800fcd6 <__i2b+0x1e>
 800fcc6:	2146      	movs	r1, #70	@ 0x46
 800fcc8:	4c05      	ldr	r4, [pc, #20]	@ (800fce0 <__i2b+0x28>)
 800fcca:	0002      	movs	r2, r0
 800fccc:	4b05      	ldr	r3, [pc, #20]	@ (800fce4 <__i2b+0x2c>)
 800fcce:	0020      	movs	r0, r4
 800fcd0:	31ff      	adds	r1, #255	@ 0xff
 800fcd2:	f001 f919 	bl	8010f08 <__assert_func>
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	6144      	str	r4, [r0, #20]
 800fcda:	6103      	str	r3, [r0, #16]
 800fcdc:	bd10      	pop	{r4, pc}
 800fcde:	46c0      	nop			@ (mov r8, r8)
 800fce0:	0801c3c2 	.word	0x0801c3c2
 800fce4:	0801c33a 	.word	0x0801c33a

0800fce8 <__multiply>:
 800fce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fcea:	0014      	movs	r4, r2
 800fcec:	690a      	ldr	r2, [r1, #16]
 800fcee:	6923      	ldr	r3, [r4, #16]
 800fcf0:	000d      	movs	r5, r1
 800fcf2:	b089      	sub	sp, #36	@ 0x24
 800fcf4:	429a      	cmp	r2, r3
 800fcf6:	db02      	blt.n	800fcfe <__multiply+0x16>
 800fcf8:	0023      	movs	r3, r4
 800fcfa:	000c      	movs	r4, r1
 800fcfc:	001d      	movs	r5, r3
 800fcfe:	6927      	ldr	r7, [r4, #16]
 800fd00:	692e      	ldr	r6, [r5, #16]
 800fd02:	6861      	ldr	r1, [r4, #4]
 800fd04:	19bb      	adds	r3, r7, r6
 800fd06:	9300      	str	r3, [sp, #0]
 800fd08:	68a3      	ldr	r3, [r4, #8]
 800fd0a:	19ba      	adds	r2, r7, r6
 800fd0c:	4293      	cmp	r3, r2
 800fd0e:	da00      	bge.n	800fd12 <__multiply+0x2a>
 800fd10:	3101      	adds	r1, #1
 800fd12:	f7ff fe89 	bl	800fa28 <_Balloc>
 800fd16:	4684      	mov	ip, r0
 800fd18:	2800      	cmp	r0, #0
 800fd1a:	d106      	bne.n	800fd2a <__multiply+0x42>
 800fd1c:	21b1      	movs	r1, #177	@ 0xb1
 800fd1e:	4662      	mov	r2, ip
 800fd20:	4b44      	ldr	r3, [pc, #272]	@ (800fe34 <__multiply+0x14c>)
 800fd22:	4845      	ldr	r0, [pc, #276]	@ (800fe38 <__multiply+0x150>)
 800fd24:	0049      	lsls	r1, r1, #1
 800fd26:	f001 f8ef 	bl	8010f08 <__assert_func>
 800fd2a:	0002      	movs	r2, r0
 800fd2c:	19bb      	adds	r3, r7, r6
 800fd2e:	3214      	adds	r2, #20
 800fd30:	009b      	lsls	r3, r3, #2
 800fd32:	18d3      	adds	r3, r2, r3
 800fd34:	9301      	str	r3, [sp, #4]
 800fd36:	2100      	movs	r1, #0
 800fd38:	0013      	movs	r3, r2
 800fd3a:	9801      	ldr	r0, [sp, #4]
 800fd3c:	4283      	cmp	r3, r0
 800fd3e:	d328      	bcc.n	800fd92 <__multiply+0xaa>
 800fd40:	0023      	movs	r3, r4
 800fd42:	00bf      	lsls	r7, r7, #2
 800fd44:	3314      	adds	r3, #20
 800fd46:	9304      	str	r3, [sp, #16]
 800fd48:	3514      	adds	r5, #20
 800fd4a:	19db      	adds	r3, r3, r7
 800fd4c:	00b6      	lsls	r6, r6, #2
 800fd4e:	9302      	str	r3, [sp, #8]
 800fd50:	19ab      	adds	r3, r5, r6
 800fd52:	9307      	str	r3, [sp, #28]
 800fd54:	2304      	movs	r3, #4
 800fd56:	9305      	str	r3, [sp, #20]
 800fd58:	0023      	movs	r3, r4
 800fd5a:	9902      	ldr	r1, [sp, #8]
 800fd5c:	3315      	adds	r3, #21
 800fd5e:	4299      	cmp	r1, r3
 800fd60:	d305      	bcc.n	800fd6e <__multiply+0x86>
 800fd62:	1b0c      	subs	r4, r1, r4
 800fd64:	3c15      	subs	r4, #21
 800fd66:	08a4      	lsrs	r4, r4, #2
 800fd68:	3401      	adds	r4, #1
 800fd6a:	00a3      	lsls	r3, r4, #2
 800fd6c:	9305      	str	r3, [sp, #20]
 800fd6e:	9b07      	ldr	r3, [sp, #28]
 800fd70:	429d      	cmp	r5, r3
 800fd72:	d310      	bcc.n	800fd96 <__multiply+0xae>
 800fd74:	9b00      	ldr	r3, [sp, #0]
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	dd05      	ble.n	800fd86 <__multiply+0x9e>
 800fd7a:	9b01      	ldr	r3, [sp, #4]
 800fd7c:	3b04      	subs	r3, #4
 800fd7e:	9301      	str	r3, [sp, #4]
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d052      	beq.n	800fe2c <__multiply+0x144>
 800fd86:	4663      	mov	r3, ip
 800fd88:	4660      	mov	r0, ip
 800fd8a:	9a00      	ldr	r2, [sp, #0]
 800fd8c:	611a      	str	r2, [r3, #16]
 800fd8e:	b009      	add	sp, #36	@ 0x24
 800fd90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd92:	c302      	stmia	r3!, {r1}
 800fd94:	e7d1      	b.n	800fd3a <__multiply+0x52>
 800fd96:	682c      	ldr	r4, [r5, #0]
 800fd98:	b2a4      	uxth	r4, r4
 800fd9a:	2c00      	cmp	r4, #0
 800fd9c:	d01f      	beq.n	800fdde <__multiply+0xf6>
 800fd9e:	2300      	movs	r3, #0
 800fda0:	0017      	movs	r7, r2
 800fda2:	9e04      	ldr	r6, [sp, #16]
 800fda4:	9303      	str	r3, [sp, #12]
 800fda6:	ce08      	ldmia	r6!, {r3}
 800fda8:	6839      	ldr	r1, [r7, #0]
 800fdaa:	9306      	str	r3, [sp, #24]
 800fdac:	466b      	mov	r3, sp
 800fdae:	8b1b      	ldrh	r3, [r3, #24]
 800fdb0:	b288      	uxth	r0, r1
 800fdb2:	4363      	muls	r3, r4
 800fdb4:	181b      	adds	r3, r3, r0
 800fdb6:	9803      	ldr	r0, [sp, #12]
 800fdb8:	0c09      	lsrs	r1, r1, #16
 800fdba:	181b      	adds	r3, r3, r0
 800fdbc:	9806      	ldr	r0, [sp, #24]
 800fdbe:	0c00      	lsrs	r0, r0, #16
 800fdc0:	4360      	muls	r0, r4
 800fdc2:	1840      	adds	r0, r0, r1
 800fdc4:	0c19      	lsrs	r1, r3, #16
 800fdc6:	1841      	adds	r1, r0, r1
 800fdc8:	0c08      	lsrs	r0, r1, #16
 800fdca:	b29b      	uxth	r3, r3
 800fdcc:	0409      	lsls	r1, r1, #16
 800fdce:	4319      	orrs	r1, r3
 800fdd0:	9b02      	ldr	r3, [sp, #8]
 800fdd2:	9003      	str	r0, [sp, #12]
 800fdd4:	c702      	stmia	r7!, {r1}
 800fdd6:	42b3      	cmp	r3, r6
 800fdd8:	d8e5      	bhi.n	800fda6 <__multiply+0xbe>
 800fdda:	9b05      	ldr	r3, [sp, #20]
 800fddc:	50d0      	str	r0, [r2, r3]
 800fdde:	682c      	ldr	r4, [r5, #0]
 800fde0:	0c24      	lsrs	r4, r4, #16
 800fde2:	d020      	beq.n	800fe26 <__multiply+0x13e>
 800fde4:	2100      	movs	r1, #0
 800fde6:	0010      	movs	r0, r2
 800fde8:	6813      	ldr	r3, [r2, #0]
 800fdea:	9e04      	ldr	r6, [sp, #16]
 800fdec:	9103      	str	r1, [sp, #12]
 800fdee:	6831      	ldr	r1, [r6, #0]
 800fdf0:	6807      	ldr	r7, [r0, #0]
 800fdf2:	b289      	uxth	r1, r1
 800fdf4:	4361      	muls	r1, r4
 800fdf6:	0c3f      	lsrs	r7, r7, #16
 800fdf8:	19c9      	adds	r1, r1, r7
 800fdfa:	9f03      	ldr	r7, [sp, #12]
 800fdfc:	b29b      	uxth	r3, r3
 800fdfe:	19c9      	adds	r1, r1, r7
 800fe00:	040f      	lsls	r7, r1, #16
 800fe02:	431f      	orrs	r7, r3
 800fe04:	6007      	str	r7, [r0, #0]
 800fe06:	ce80      	ldmia	r6!, {r7}
 800fe08:	6843      	ldr	r3, [r0, #4]
 800fe0a:	0c3f      	lsrs	r7, r7, #16
 800fe0c:	4367      	muls	r7, r4
 800fe0e:	b29b      	uxth	r3, r3
 800fe10:	0c09      	lsrs	r1, r1, #16
 800fe12:	18fb      	adds	r3, r7, r3
 800fe14:	185b      	adds	r3, r3, r1
 800fe16:	0c19      	lsrs	r1, r3, #16
 800fe18:	9103      	str	r1, [sp, #12]
 800fe1a:	9902      	ldr	r1, [sp, #8]
 800fe1c:	3004      	adds	r0, #4
 800fe1e:	42b1      	cmp	r1, r6
 800fe20:	d8e5      	bhi.n	800fdee <__multiply+0x106>
 800fe22:	9905      	ldr	r1, [sp, #20]
 800fe24:	5053      	str	r3, [r2, r1]
 800fe26:	3504      	adds	r5, #4
 800fe28:	3204      	adds	r2, #4
 800fe2a:	e7a0      	b.n	800fd6e <__multiply+0x86>
 800fe2c:	9b00      	ldr	r3, [sp, #0]
 800fe2e:	3b01      	subs	r3, #1
 800fe30:	9300      	str	r3, [sp, #0]
 800fe32:	e79f      	b.n	800fd74 <__multiply+0x8c>
 800fe34:	0801c33a 	.word	0x0801c33a
 800fe38:	0801c3c2 	.word	0x0801c3c2

0800fe3c <__pow5mult>:
 800fe3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe3e:	2303      	movs	r3, #3
 800fe40:	0015      	movs	r5, r2
 800fe42:	0007      	movs	r7, r0
 800fe44:	000e      	movs	r6, r1
 800fe46:	401a      	ands	r2, r3
 800fe48:	421d      	tst	r5, r3
 800fe4a:	d008      	beq.n	800fe5e <__pow5mult+0x22>
 800fe4c:	4925      	ldr	r1, [pc, #148]	@ (800fee4 <__pow5mult+0xa8>)
 800fe4e:	3a01      	subs	r2, #1
 800fe50:	0092      	lsls	r2, r2, #2
 800fe52:	5852      	ldr	r2, [r2, r1]
 800fe54:	2300      	movs	r3, #0
 800fe56:	0031      	movs	r1, r6
 800fe58:	f7ff fe4e 	bl	800faf8 <__multadd>
 800fe5c:	0006      	movs	r6, r0
 800fe5e:	10ad      	asrs	r5, r5, #2
 800fe60:	d03d      	beq.n	800fede <__pow5mult+0xa2>
 800fe62:	69fc      	ldr	r4, [r7, #28]
 800fe64:	2c00      	cmp	r4, #0
 800fe66:	d10f      	bne.n	800fe88 <__pow5mult+0x4c>
 800fe68:	2010      	movs	r0, #16
 800fe6a:	f001 f899 	bl	8010fa0 <malloc>
 800fe6e:	1e02      	subs	r2, r0, #0
 800fe70:	61f8      	str	r0, [r7, #28]
 800fe72:	d105      	bne.n	800fe80 <__pow5mult+0x44>
 800fe74:	21b4      	movs	r1, #180	@ 0xb4
 800fe76:	4b1c      	ldr	r3, [pc, #112]	@ (800fee8 <__pow5mult+0xac>)
 800fe78:	481c      	ldr	r0, [pc, #112]	@ (800feec <__pow5mult+0xb0>)
 800fe7a:	31ff      	adds	r1, #255	@ 0xff
 800fe7c:	f001 f844 	bl	8010f08 <__assert_func>
 800fe80:	6044      	str	r4, [r0, #4]
 800fe82:	6084      	str	r4, [r0, #8]
 800fe84:	6004      	str	r4, [r0, #0]
 800fe86:	60c4      	str	r4, [r0, #12]
 800fe88:	69fb      	ldr	r3, [r7, #28]
 800fe8a:	689c      	ldr	r4, [r3, #8]
 800fe8c:	9301      	str	r3, [sp, #4]
 800fe8e:	2c00      	cmp	r4, #0
 800fe90:	d108      	bne.n	800fea4 <__pow5mult+0x68>
 800fe92:	0038      	movs	r0, r7
 800fe94:	4916      	ldr	r1, [pc, #88]	@ (800fef0 <__pow5mult+0xb4>)
 800fe96:	f7ff ff0f 	bl	800fcb8 <__i2b>
 800fe9a:	9b01      	ldr	r3, [sp, #4]
 800fe9c:	0004      	movs	r4, r0
 800fe9e:	6098      	str	r0, [r3, #8]
 800fea0:	2300      	movs	r3, #0
 800fea2:	6003      	str	r3, [r0, #0]
 800fea4:	2301      	movs	r3, #1
 800fea6:	421d      	tst	r5, r3
 800fea8:	d00a      	beq.n	800fec0 <__pow5mult+0x84>
 800feaa:	0031      	movs	r1, r6
 800feac:	0022      	movs	r2, r4
 800feae:	0038      	movs	r0, r7
 800feb0:	f7ff ff1a 	bl	800fce8 <__multiply>
 800feb4:	0031      	movs	r1, r6
 800feb6:	9001      	str	r0, [sp, #4]
 800feb8:	0038      	movs	r0, r7
 800feba:	f7ff fdf9 	bl	800fab0 <_Bfree>
 800febe:	9e01      	ldr	r6, [sp, #4]
 800fec0:	106d      	asrs	r5, r5, #1
 800fec2:	d00c      	beq.n	800fede <__pow5mult+0xa2>
 800fec4:	6820      	ldr	r0, [r4, #0]
 800fec6:	2800      	cmp	r0, #0
 800fec8:	d107      	bne.n	800feda <__pow5mult+0x9e>
 800feca:	0022      	movs	r2, r4
 800fecc:	0021      	movs	r1, r4
 800fece:	0038      	movs	r0, r7
 800fed0:	f7ff ff0a 	bl	800fce8 <__multiply>
 800fed4:	2300      	movs	r3, #0
 800fed6:	6020      	str	r0, [r4, #0]
 800fed8:	6003      	str	r3, [r0, #0]
 800feda:	0004      	movs	r4, r0
 800fedc:	e7e2      	b.n	800fea4 <__pow5mult+0x68>
 800fede:	0030      	movs	r0, r6
 800fee0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fee2:	46c0      	nop			@ (mov r8, r8)
 800fee4:	0801c5e4 	.word	0x0801c5e4
 800fee8:	0801c3ab 	.word	0x0801c3ab
 800feec:	0801c3c2 	.word	0x0801c3c2
 800fef0:	00000271 	.word	0x00000271

0800fef4 <__lshift>:
 800fef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fef6:	000c      	movs	r4, r1
 800fef8:	0016      	movs	r6, r2
 800fefa:	6923      	ldr	r3, [r4, #16]
 800fefc:	1157      	asrs	r7, r2, #5
 800fefe:	b085      	sub	sp, #20
 800ff00:	18fb      	adds	r3, r7, r3
 800ff02:	9301      	str	r3, [sp, #4]
 800ff04:	3301      	adds	r3, #1
 800ff06:	9300      	str	r3, [sp, #0]
 800ff08:	6849      	ldr	r1, [r1, #4]
 800ff0a:	68a3      	ldr	r3, [r4, #8]
 800ff0c:	9002      	str	r0, [sp, #8]
 800ff0e:	9a00      	ldr	r2, [sp, #0]
 800ff10:	4293      	cmp	r3, r2
 800ff12:	db10      	blt.n	800ff36 <__lshift+0x42>
 800ff14:	9802      	ldr	r0, [sp, #8]
 800ff16:	f7ff fd87 	bl	800fa28 <_Balloc>
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	0001      	movs	r1, r0
 800ff1e:	0005      	movs	r5, r0
 800ff20:	001a      	movs	r2, r3
 800ff22:	3114      	adds	r1, #20
 800ff24:	4298      	cmp	r0, r3
 800ff26:	d10c      	bne.n	800ff42 <__lshift+0x4e>
 800ff28:	21ef      	movs	r1, #239	@ 0xef
 800ff2a:	002a      	movs	r2, r5
 800ff2c:	4b25      	ldr	r3, [pc, #148]	@ (800ffc4 <__lshift+0xd0>)
 800ff2e:	4826      	ldr	r0, [pc, #152]	@ (800ffc8 <__lshift+0xd4>)
 800ff30:	0049      	lsls	r1, r1, #1
 800ff32:	f000 ffe9 	bl	8010f08 <__assert_func>
 800ff36:	3101      	adds	r1, #1
 800ff38:	005b      	lsls	r3, r3, #1
 800ff3a:	e7e8      	b.n	800ff0e <__lshift+0x1a>
 800ff3c:	0098      	lsls	r0, r3, #2
 800ff3e:	500a      	str	r2, [r1, r0]
 800ff40:	3301      	adds	r3, #1
 800ff42:	42bb      	cmp	r3, r7
 800ff44:	dbfa      	blt.n	800ff3c <__lshift+0x48>
 800ff46:	43fb      	mvns	r3, r7
 800ff48:	17db      	asrs	r3, r3, #31
 800ff4a:	401f      	ands	r7, r3
 800ff4c:	00bf      	lsls	r7, r7, #2
 800ff4e:	0023      	movs	r3, r4
 800ff50:	201f      	movs	r0, #31
 800ff52:	19c9      	adds	r1, r1, r7
 800ff54:	0037      	movs	r7, r6
 800ff56:	6922      	ldr	r2, [r4, #16]
 800ff58:	3314      	adds	r3, #20
 800ff5a:	0092      	lsls	r2, r2, #2
 800ff5c:	189a      	adds	r2, r3, r2
 800ff5e:	4007      	ands	r7, r0
 800ff60:	4206      	tst	r6, r0
 800ff62:	d029      	beq.n	800ffb8 <__lshift+0xc4>
 800ff64:	3001      	adds	r0, #1
 800ff66:	1bc0      	subs	r0, r0, r7
 800ff68:	9003      	str	r0, [sp, #12]
 800ff6a:	468c      	mov	ip, r1
 800ff6c:	2000      	movs	r0, #0
 800ff6e:	681e      	ldr	r6, [r3, #0]
 800ff70:	40be      	lsls	r6, r7
 800ff72:	4306      	orrs	r6, r0
 800ff74:	4660      	mov	r0, ip
 800ff76:	c040      	stmia	r0!, {r6}
 800ff78:	4684      	mov	ip, r0
 800ff7a:	9e03      	ldr	r6, [sp, #12]
 800ff7c:	cb01      	ldmia	r3!, {r0}
 800ff7e:	40f0      	lsrs	r0, r6
 800ff80:	429a      	cmp	r2, r3
 800ff82:	d8f4      	bhi.n	800ff6e <__lshift+0x7a>
 800ff84:	0026      	movs	r6, r4
 800ff86:	3615      	adds	r6, #21
 800ff88:	2304      	movs	r3, #4
 800ff8a:	42b2      	cmp	r2, r6
 800ff8c:	d304      	bcc.n	800ff98 <__lshift+0xa4>
 800ff8e:	1b13      	subs	r3, r2, r4
 800ff90:	3b15      	subs	r3, #21
 800ff92:	089b      	lsrs	r3, r3, #2
 800ff94:	3301      	adds	r3, #1
 800ff96:	009b      	lsls	r3, r3, #2
 800ff98:	50c8      	str	r0, [r1, r3]
 800ff9a:	2800      	cmp	r0, #0
 800ff9c:	d002      	beq.n	800ffa4 <__lshift+0xb0>
 800ff9e:	9b01      	ldr	r3, [sp, #4]
 800ffa0:	3302      	adds	r3, #2
 800ffa2:	9300      	str	r3, [sp, #0]
 800ffa4:	9b00      	ldr	r3, [sp, #0]
 800ffa6:	9802      	ldr	r0, [sp, #8]
 800ffa8:	3b01      	subs	r3, #1
 800ffaa:	0021      	movs	r1, r4
 800ffac:	612b      	str	r3, [r5, #16]
 800ffae:	f7ff fd7f 	bl	800fab0 <_Bfree>
 800ffb2:	0028      	movs	r0, r5
 800ffb4:	b005      	add	sp, #20
 800ffb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffb8:	cb01      	ldmia	r3!, {r0}
 800ffba:	c101      	stmia	r1!, {r0}
 800ffbc:	429a      	cmp	r2, r3
 800ffbe:	d8fb      	bhi.n	800ffb8 <__lshift+0xc4>
 800ffc0:	e7f0      	b.n	800ffa4 <__lshift+0xb0>
 800ffc2:	46c0      	nop			@ (mov r8, r8)
 800ffc4:	0801c33a 	.word	0x0801c33a
 800ffc8:	0801c3c2 	.word	0x0801c3c2

0800ffcc <__mcmp>:
 800ffcc:	b530      	push	{r4, r5, lr}
 800ffce:	690b      	ldr	r3, [r1, #16]
 800ffd0:	6904      	ldr	r4, [r0, #16]
 800ffd2:	0002      	movs	r2, r0
 800ffd4:	1ae0      	subs	r0, r4, r3
 800ffd6:	429c      	cmp	r4, r3
 800ffd8:	d10f      	bne.n	800fffa <__mcmp+0x2e>
 800ffda:	3214      	adds	r2, #20
 800ffdc:	009b      	lsls	r3, r3, #2
 800ffde:	3114      	adds	r1, #20
 800ffe0:	0014      	movs	r4, r2
 800ffe2:	18c9      	adds	r1, r1, r3
 800ffe4:	18d2      	adds	r2, r2, r3
 800ffe6:	3a04      	subs	r2, #4
 800ffe8:	3904      	subs	r1, #4
 800ffea:	6815      	ldr	r5, [r2, #0]
 800ffec:	680b      	ldr	r3, [r1, #0]
 800ffee:	429d      	cmp	r5, r3
 800fff0:	d004      	beq.n	800fffc <__mcmp+0x30>
 800fff2:	2001      	movs	r0, #1
 800fff4:	429d      	cmp	r5, r3
 800fff6:	d200      	bcs.n	800fffa <__mcmp+0x2e>
 800fff8:	3802      	subs	r0, #2
 800fffa:	bd30      	pop	{r4, r5, pc}
 800fffc:	4294      	cmp	r4, r2
 800fffe:	d3f2      	bcc.n	800ffe6 <__mcmp+0x1a>
 8010000:	e7fb      	b.n	800fffa <__mcmp+0x2e>
	...

08010004 <__mdiff>:
 8010004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010006:	000c      	movs	r4, r1
 8010008:	b087      	sub	sp, #28
 801000a:	9000      	str	r0, [sp, #0]
 801000c:	0011      	movs	r1, r2
 801000e:	0020      	movs	r0, r4
 8010010:	0017      	movs	r7, r2
 8010012:	f7ff ffdb 	bl	800ffcc <__mcmp>
 8010016:	1e05      	subs	r5, r0, #0
 8010018:	d110      	bne.n	801003c <__mdiff+0x38>
 801001a:	0001      	movs	r1, r0
 801001c:	9800      	ldr	r0, [sp, #0]
 801001e:	f7ff fd03 	bl	800fa28 <_Balloc>
 8010022:	1e02      	subs	r2, r0, #0
 8010024:	d104      	bne.n	8010030 <__mdiff+0x2c>
 8010026:	4b40      	ldr	r3, [pc, #256]	@ (8010128 <__mdiff+0x124>)
 8010028:	4840      	ldr	r0, [pc, #256]	@ (801012c <__mdiff+0x128>)
 801002a:	4941      	ldr	r1, [pc, #260]	@ (8010130 <__mdiff+0x12c>)
 801002c:	f000 ff6c 	bl	8010f08 <__assert_func>
 8010030:	2301      	movs	r3, #1
 8010032:	6145      	str	r5, [r0, #20]
 8010034:	6103      	str	r3, [r0, #16]
 8010036:	0010      	movs	r0, r2
 8010038:	b007      	add	sp, #28
 801003a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801003c:	2600      	movs	r6, #0
 801003e:	42b0      	cmp	r0, r6
 8010040:	da03      	bge.n	801004a <__mdiff+0x46>
 8010042:	0023      	movs	r3, r4
 8010044:	003c      	movs	r4, r7
 8010046:	001f      	movs	r7, r3
 8010048:	3601      	adds	r6, #1
 801004a:	6861      	ldr	r1, [r4, #4]
 801004c:	9800      	ldr	r0, [sp, #0]
 801004e:	f7ff fceb 	bl	800fa28 <_Balloc>
 8010052:	1e02      	subs	r2, r0, #0
 8010054:	d103      	bne.n	801005e <__mdiff+0x5a>
 8010056:	4b34      	ldr	r3, [pc, #208]	@ (8010128 <__mdiff+0x124>)
 8010058:	4834      	ldr	r0, [pc, #208]	@ (801012c <__mdiff+0x128>)
 801005a:	4936      	ldr	r1, [pc, #216]	@ (8010134 <__mdiff+0x130>)
 801005c:	e7e6      	b.n	801002c <__mdiff+0x28>
 801005e:	6923      	ldr	r3, [r4, #16]
 8010060:	3414      	adds	r4, #20
 8010062:	9300      	str	r3, [sp, #0]
 8010064:	009b      	lsls	r3, r3, #2
 8010066:	18e3      	adds	r3, r4, r3
 8010068:	0021      	movs	r1, r4
 801006a:	9401      	str	r4, [sp, #4]
 801006c:	003c      	movs	r4, r7
 801006e:	9302      	str	r3, [sp, #8]
 8010070:	693b      	ldr	r3, [r7, #16]
 8010072:	3414      	adds	r4, #20
 8010074:	009b      	lsls	r3, r3, #2
 8010076:	18e3      	adds	r3, r4, r3
 8010078:	9303      	str	r3, [sp, #12]
 801007a:	0003      	movs	r3, r0
 801007c:	60c6      	str	r6, [r0, #12]
 801007e:	468c      	mov	ip, r1
 8010080:	2000      	movs	r0, #0
 8010082:	3314      	adds	r3, #20
 8010084:	9304      	str	r3, [sp, #16]
 8010086:	9305      	str	r3, [sp, #20]
 8010088:	4663      	mov	r3, ip
 801008a:	cb20      	ldmia	r3!, {r5}
 801008c:	b2a9      	uxth	r1, r5
 801008e:	000e      	movs	r6, r1
 8010090:	469c      	mov	ip, r3
 8010092:	cc08      	ldmia	r4!, {r3}
 8010094:	0c2d      	lsrs	r5, r5, #16
 8010096:	b299      	uxth	r1, r3
 8010098:	1a71      	subs	r1, r6, r1
 801009a:	1809      	adds	r1, r1, r0
 801009c:	0c1b      	lsrs	r3, r3, #16
 801009e:	1408      	asrs	r0, r1, #16
 80100a0:	1aeb      	subs	r3, r5, r3
 80100a2:	181b      	adds	r3, r3, r0
 80100a4:	1418      	asrs	r0, r3, #16
 80100a6:	b289      	uxth	r1, r1
 80100a8:	041b      	lsls	r3, r3, #16
 80100aa:	4319      	orrs	r1, r3
 80100ac:	9b05      	ldr	r3, [sp, #20]
 80100ae:	c302      	stmia	r3!, {r1}
 80100b0:	9305      	str	r3, [sp, #20]
 80100b2:	9b03      	ldr	r3, [sp, #12]
 80100b4:	42a3      	cmp	r3, r4
 80100b6:	d8e7      	bhi.n	8010088 <__mdiff+0x84>
 80100b8:	0039      	movs	r1, r7
 80100ba:	9c03      	ldr	r4, [sp, #12]
 80100bc:	3115      	adds	r1, #21
 80100be:	2304      	movs	r3, #4
 80100c0:	428c      	cmp	r4, r1
 80100c2:	d304      	bcc.n	80100ce <__mdiff+0xca>
 80100c4:	1be3      	subs	r3, r4, r7
 80100c6:	3b15      	subs	r3, #21
 80100c8:	089b      	lsrs	r3, r3, #2
 80100ca:	3301      	adds	r3, #1
 80100cc:	009b      	lsls	r3, r3, #2
 80100ce:	9901      	ldr	r1, [sp, #4]
 80100d0:	18cd      	adds	r5, r1, r3
 80100d2:	9904      	ldr	r1, [sp, #16]
 80100d4:	002e      	movs	r6, r5
 80100d6:	18cb      	adds	r3, r1, r3
 80100d8:	001f      	movs	r7, r3
 80100da:	9902      	ldr	r1, [sp, #8]
 80100dc:	428e      	cmp	r6, r1
 80100de:	d311      	bcc.n	8010104 <__mdiff+0x100>
 80100e0:	9c02      	ldr	r4, [sp, #8]
 80100e2:	1ee9      	subs	r1, r5, #3
 80100e4:	2000      	movs	r0, #0
 80100e6:	428c      	cmp	r4, r1
 80100e8:	d304      	bcc.n	80100f4 <__mdiff+0xf0>
 80100ea:	0021      	movs	r1, r4
 80100ec:	3103      	adds	r1, #3
 80100ee:	1b49      	subs	r1, r1, r5
 80100f0:	0889      	lsrs	r1, r1, #2
 80100f2:	0088      	lsls	r0, r1, #2
 80100f4:	181b      	adds	r3, r3, r0
 80100f6:	3b04      	subs	r3, #4
 80100f8:	6819      	ldr	r1, [r3, #0]
 80100fa:	2900      	cmp	r1, #0
 80100fc:	d010      	beq.n	8010120 <__mdiff+0x11c>
 80100fe:	9b00      	ldr	r3, [sp, #0]
 8010100:	6113      	str	r3, [r2, #16]
 8010102:	e798      	b.n	8010036 <__mdiff+0x32>
 8010104:	4684      	mov	ip, r0
 8010106:	ce02      	ldmia	r6!, {r1}
 8010108:	b288      	uxth	r0, r1
 801010a:	4460      	add	r0, ip
 801010c:	1400      	asrs	r0, r0, #16
 801010e:	0c0c      	lsrs	r4, r1, #16
 8010110:	1904      	adds	r4, r0, r4
 8010112:	4461      	add	r1, ip
 8010114:	1420      	asrs	r0, r4, #16
 8010116:	b289      	uxth	r1, r1
 8010118:	0424      	lsls	r4, r4, #16
 801011a:	4321      	orrs	r1, r4
 801011c:	c702      	stmia	r7!, {r1}
 801011e:	e7dc      	b.n	80100da <__mdiff+0xd6>
 8010120:	9900      	ldr	r1, [sp, #0]
 8010122:	3901      	subs	r1, #1
 8010124:	9100      	str	r1, [sp, #0]
 8010126:	e7e6      	b.n	80100f6 <__mdiff+0xf2>
 8010128:	0801c33a 	.word	0x0801c33a
 801012c:	0801c3c2 	.word	0x0801c3c2
 8010130:	00000237 	.word	0x00000237
 8010134:	00000245 	.word	0x00000245

08010138 <__ulp>:
 8010138:	b510      	push	{r4, lr}
 801013a:	2400      	movs	r4, #0
 801013c:	4b0c      	ldr	r3, [pc, #48]	@ (8010170 <__ulp+0x38>)
 801013e:	4a0d      	ldr	r2, [pc, #52]	@ (8010174 <__ulp+0x3c>)
 8010140:	400b      	ands	r3, r1
 8010142:	189b      	adds	r3, r3, r2
 8010144:	42a3      	cmp	r3, r4
 8010146:	dc06      	bgt.n	8010156 <__ulp+0x1e>
 8010148:	425b      	negs	r3, r3
 801014a:	151a      	asrs	r2, r3, #20
 801014c:	2a13      	cmp	r2, #19
 801014e:	dc05      	bgt.n	801015c <__ulp+0x24>
 8010150:	2380      	movs	r3, #128	@ 0x80
 8010152:	031b      	lsls	r3, r3, #12
 8010154:	4113      	asrs	r3, r2
 8010156:	0019      	movs	r1, r3
 8010158:	0020      	movs	r0, r4
 801015a:	bd10      	pop	{r4, pc}
 801015c:	3a14      	subs	r2, #20
 801015e:	2401      	movs	r4, #1
 8010160:	2a1e      	cmp	r2, #30
 8010162:	dc02      	bgt.n	801016a <__ulp+0x32>
 8010164:	2480      	movs	r4, #128	@ 0x80
 8010166:	0624      	lsls	r4, r4, #24
 8010168:	40d4      	lsrs	r4, r2
 801016a:	2300      	movs	r3, #0
 801016c:	e7f3      	b.n	8010156 <__ulp+0x1e>
 801016e:	46c0      	nop			@ (mov r8, r8)
 8010170:	7ff00000 	.word	0x7ff00000
 8010174:	fcc00000 	.word	0xfcc00000

08010178 <__b2d>:
 8010178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801017a:	0006      	movs	r6, r0
 801017c:	6903      	ldr	r3, [r0, #16]
 801017e:	3614      	adds	r6, #20
 8010180:	009b      	lsls	r3, r3, #2
 8010182:	18f3      	adds	r3, r6, r3
 8010184:	1f1d      	subs	r5, r3, #4
 8010186:	682c      	ldr	r4, [r5, #0]
 8010188:	000f      	movs	r7, r1
 801018a:	0020      	movs	r0, r4
 801018c:	9301      	str	r3, [sp, #4]
 801018e:	f7ff fd43 	bl	800fc18 <__hi0bits>
 8010192:	2220      	movs	r2, #32
 8010194:	1a12      	subs	r2, r2, r0
 8010196:	603a      	str	r2, [r7, #0]
 8010198:	0003      	movs	r3, r0
 801019a:	4a1c      	ldr	r2, [pc, #112]	@ (801020c <__b2d+0x94>)
 801019c:	280a      	cmp	r0, #10
 801019e:	dc15      	bgt.n	80101cc <__b2d+0x54>
 80101a0:	210b      	movs	r1, #11
 80101a2:	0027      	movs	r7, r4
 80101a4:	1a09      	subs	r1, r1, r0
 80101a6:	40cf      	lsrs	r7, r1
 80101a8:	433a      	orrs	r2, r7
 80101aa:	468c      	mov	ip, r1
 80101ac:	0011      	movs	r1, r2
 80101ae:	2200      	movs	r2, #0
 80101b0:	42ae      	cmp	r6, r5
 80101b2:	d202      	bcs.n	80101ba <__b2d+0x42>
 80101b4:	9a01      	ldr	r2, [sp, #4]
 80101b6:	3a08      	subs	r2, #8
 80101b8:	6812      	ldr	r2, [r2, #0]
 80101ba:	3315      	adds	r3, #21
 80101bc:	409c      	lsls	r4, r3
 80101be:	4663      	mov	r3, ip
 80101c0:	0027      	movs	r7, r4
 80101c2:	40da      	lsrs	r2, r3
 80101c4:	4317      	orrs	r7, r2
 80101c6:	0038      	movs	r0, r7
 80101c8:	b003      	add	sp, #12
 80101ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101cc:	2700      	movs	r7, #0
 80101ce:	42ae      	cmp	r6, r5
 80101d0:	d202      	bcs.n	80101d8 <__b2d+0x60>
 80101d2:	9d01      	ldr	r5, [sp, #4]
 80101d4:	3d08      	subs	r5, #8
 80101d6:	682f      	ldr	r7, [r5, #0]
 80101d8:	210b      	movs	r1, #11
 80101da:	4249      	negs	r1, r1
 80101dc:	468c      	mov	ip, r1
 80101de:	449c      	add	ip, r3
 80101e0:	2b0b      	cmp	r3, #11
 80101e2:	d010      	beq.n	8010206 <__b2d+0x8e>
 80101e4:	4661      	mov	r1, ip
 80101e6:	2320      	movs	r3, #32
 80101e8:	408c      	lsls	r4, r1
 80101ea:	1a5b      	subs	r3, r3, r1
 80101ec:	0039      	movs	r1, r7
 80101ee:	40d9      	lsrs	r1, r3
 80101f0:	430c      	orrs	r4, r1
 80101f2:	4322      	orrs	r2, r4
 80101f4:	0011      	movs	r1, r2
 80101f6:	2200      	movs	r2, #0
 80101f8:	42b5      	cmp	r5, r6
 80101fa:	d901      	bls.n	8010200 <__b2d+0x88>
 80101fc:	3d04      	subs	r5, #4
 80101fe:	682a      	ldr	r2, [r5, #0]
 8010200:	4664      	mov	r4, ip
 8010202:	40a7      	lsls	r7, r4
 8010204:	e7dd      	b.n	80101c2 <__b2d+0x4a>
 8010206:	4322      	orrs	r2, r4
 8010208:	0011      	movs	r1, r2
 801020a:	e7dc      	b.n	80101c6 <__b2d+0x4e>
 801020c:	3ff00000 	.word	0x3ff00000

08010210 <__d2b>:
 8010210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010212:	2101      	movs	r1, #1
 8010214:	0016      	movs	r6, r2
 8010216:	001f      	movs	r7, r3
 8010218:	f7ff fc06 	bl	800fa28 <_Balloc>
 801021c:	1e04      	subs	r4, r0, #0
 801021e:	d105      	bne.n	801022c <__d2b+0x1c>
 8010220:	0022      	movs	r2, r4
 8010222:	4b25      	ldr	r3, [pc, #148]	@ (80102b8 <__d2b+0xa8>)
 8010224:	4825      	ldr	r0, [pc, #148]	@ (80102bc <__d2b+0xac>)
 8010226:	4926      	ldr	r1, [pc, #152]	@ (80102c0 <__d2b+0xb0>)
 8010228:	f000 fe6e 	bl	8010f08 <__assert_func>
 801022c:	033b      	lsls	r3, r7, #12
 801022e:	007d      	lsls	r5, r7, #1
 8010230:	0b1b      	lsrs	r3, r3, #12
 8010232:	0d6d      	lsrs	r5, r5, #21
 8010234:	d002      	beq.n	801023c <__d2b+0x2c>
 8010236:	2280      	movs	r2, #128	@ 0x80
 8010238:	0352      	lsls	r2, r2, #13
 801023a:	4313      	orrs	r3, r2
 801023c:	9301      	str	r3, [sp, #4]
 801023e:	2e00      	cmp	r6, #0
 8010240:	d025      	beq.n	801028e <__d2b+0x7e>
 8010242:	4668      	mov	r0, sp
 8010244:	9600      	str	r6, [sp, #0]
 8010246:	f7ff fd08 	bl	800fc5a <__lo0bits>
 801024a:	9b01      	ldr	r3, [sp, #4]
 801024c:	9900      	ldr	r1, [sp, #0]
 801024e:	2800      	cmp	r0, #0
 8010250:	d01b      	beq.n	801028a <__d2b+0x7a>
 8010252:	2220      	movs	r2, #32
 8010254:	001e      	movs	r6, r3
 8010256:	1a12      	subs	r2, r2, r0
 8010258:	4096      	lsls	r6, r2
 801025a:	0032      	movs	r2, r6
 801025c:	40c3      	lsrs	r3, r0
 801025e:	430a      	orrs	r2, r1
 8010260:	6162      	str	r2, [r4, #20]
 8010262:	9301      	str	r3, [sp, #4]
 8010264:	9e01      	ldr	r6, [sp, #4]
 8010266:	61a6      	str	r6, [r4, #24]
 8010268:	1e73      	subs	r3, r6, #1
 801026a:	419e      	sbcs	r6, r3
 801026c:	3601      	adds	r6, #1
 801026e:	6126      	str	r6, [r4, #16]
 8010270:	2d00      	cmp	r5, #0
 8010272:	d014      	beq.n	801029e <__d2b+0x8e>
 8010274:	2635      	movs	r6, #53	@ 0x35
 8010276:	4b13      	ldr	r3, [pc, #76]	@ (80102c4 <__d2b+0xb4>)
 8010278:	18ed      	adds	r5, r5, r3
 801027a:	9b08      	ldr	r3, [sp, #32]
 801027c:	182d      	adds	r5, r5, r0
 801027e:	601d      	str	r5, [r3, #0]
 8010280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010282:	1a36      	subs	r6, r6, r0
 8010284:	601e      	str	r6, [r3, #0]
 8010286:	0020      	movs	r0, r4
 8010288:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801028a:	6161      	str	r1, [r4, #20]
 801028c:	e7ea      	b.n	8010264 <__d2b+0x54>
 801028e:	a801      	add	r0, sp, #4
 8010290:	f7ff fce3 	bl	800fc5a <__lo0bits>
 8010294:	9b01      	ldr	r3, [sp, #4]
 8010296:	2601      	movs	r6, #1
 8010298:	6163      	str	r3, [r4, #20]
 801029a:	3020      	adds	r0, #32
 801029c:	e7e7      	b.n	801026e <__d2b+0x5e>
 801029e:	4b0a      	ldr	r3, [pc, #40]	@ (80102c8 <__d2b+0xb8>)
 80102a0:	18c0      	adds	r0, r0, r3
 80102a2:	9b08      	ldr	r3, [sp, #32]
 80102a4:	6018      	str	r0, [r3, #0]
 80102a6:	4b09      	ldr	r3, [pc, #36]	@ (80102cc <__d2b+0xbc>)
 80102a8:	18f3      	adds	r3, r6, r3
 80102aa:	009b      	lsls	r3, r3, #2
 80102ac:	18e3      	adds	r3, r4, r3
 80102ae:	6958      	ldr	r0, [r3, #20]
 80102b0:	f7ff fcb2 	bl	800fc18 <__hi0bits>
 80102b4:	0176      	lsls	r6, r6, #5
 80102b6:	e7e3      	b.n	8010280 <__d2b+0x70>
 80102b8:	0801c33a 	.word	0x0801c33a
 80102bc:	0801c3c2 	.word	0x0801c3c2
 80102c0:	0000030f 	.word	0x0000030f
 80102c4:	fffffbcd 	.word	0xfffffbcd
 80102c8:	fffffbce 	.word	0xfffffbce
 80102cc:	3fffffff 	.word	0x3fffffff

080102d0 <__ratio>:
 80102d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80102d2:	b087      	sub	sp, #28
 80102d4:	000f      	movs	r7, r1
 80102d6:	a904      	add	r1, sp, #16
 80102d8:	0006      	movs	r6, r0
 80102da:	f7ff ff4d 	bl	8010178 <__b2d>
 80102de:	9000      	str	r0, [sp, #0]
 80102e0:	9101      	str	r1, [sp, #4]
 80102e2:	9b00      	ldr	r3, [sp, #0]
 80102e4:	9c01      	ldr	r4, [sp, #4]
 80102e6:	0038      	movs	r0, r7
 80102e8:	a905      	add	r1, sp, #20
 80102ea:	9302      	str	r3, [sp, #8]
 80102ec:	9403      	str	r4, [sp, #12]
 80102ee:	f7ff ff43 	bl	8010178 <__b2d>
 80102f2:	000d      	movs	r5, r1
 80102f4:	0002      	movs	r2, r0
 80102f6:	000b      	movs	r3, r1
 80102f8:	6930      	ldr	r0, [r6, #16]
 80102fa:	6939      	ldr	r1, [r7, #16]
 80102fc:	9e04      	ldr	r6, [sp, #16]
 80102fe:	1a40      	subs	r0, r0, r1
 8010300:	9905      	ldr	r1, [sp, #20]
 8010302:	0140      	lsls	r0, r0, #5
 8010304:	1a71      	subs	r1, r6, r1
 8010306:	1841      	adds	r1, r0, r1
 8010308:	0508      	lsls	r0, r1, #20
 801030a:	2900      	cmp	r1, #0
 801030c:	dd08      	ble.n	8010320 <__ratio+0x50>
 801030e:	9901      	ldr	r1, [sp, #4]
 8010310:	1841      	adds	r1, r0, r1
 8010312:	9103      	str	r1, [sp, #12]
 8010314:	9802      	ldr	r0, [sp, #8]
 8010316:	9903      	ldr	r1, [sp, #12]
 8010318:	f7f1 feda 	bl	80020d0 <__aeabi_ddiv>
 801031c:	b007      	add	sp, #28
 801031e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010320:	1a2b      	subs	r3, r5, r0
 8010322:	e7f7      	b.n	8010314 <__ratio+0x44>

08010324 <__copybits>:
 8010324:	b570      	push	{r4, r5, r6, lr}
 8010326:	0014      	movs	r4, r2
 8010328:	0005      	movs	r5, r0
 801032a:	3901      	subs	r1, #1
 801032c:	6913      	ldr	r3, [r2, #16]
 801032e:	1149      	asrs	r1, r1, #5
 8010330:	3101      	adds	r1, #1
 8010332:	0089      	lsls	r1, r1, #2
 8010334:	3414      	adds	r4, #20
 8010336:	009b      	lsls	r3, r3, #2
 8010338:	1841      	adds	r1, r0, r1
 801033a:	18e3      	adds	r3, r4, r3
 801033c:	42a3      	cmp	r3, r4
 801033e:	d80d      	bhi.n	801035c <__copybits+0x38>
 8010340:	0014      	movs	r4, r2
 8010342:	3411      	adds	r4, #17
 8010344:	2500      	movs	r5, #0
 8010346:	42a3      	cmp	r3, r4
 8010348:	d303      	bcc.n	8010352 <__copybits+0x2e>
 801034a:	1a9b      	subs	r3, r3, r2
 801034c:	3b11      	subs	r3, #17
 801034e:	089b      	lsrs	r3, r3, #2
 8010350:	009d      	lsls	r5, r3, #2
 8010352:	2300      	movs	r3, #0
 8010354:	1940      	adds	r0, r0, r5
 8010356:	4281      	cmp	r1, r0
 8010358:	d803      	bhi.n	8010362 <__copybits+0x3e>
 801035a:	bd70      	pop	{r4, r5, r6, pc}
 801035c:	cc40      	ldmia	r4!, {r6}
 801035e:	c540      	stmia	r5!, {r6}
 8010360:	e7ec      	b.n	801033c <__copybits+0x18>
 8010362:	c008      	stmia	r0!, {r3}
 8010364:	e7f7      	b.n	8010356 <__copybits+0x32>

08010366 <__any_on>:
 8010366:	0002      	movs	r2, r0
 8010368:	6900      	ldr	r0, [r0, #16]
 801036a:	b510      	push	{r4, lr}
 801036c:	3214      	adds	r2, #20
 801036e:	114b      	asrs	r3, r1, #5
 8010370:	4298      	cmp	r0, r3
 8010372:	db13      	blt.n	801039c <__any_on+0x36>
 8010374:	dd0c      	ble.n	8010390 <__any_on+0x2a>
 8010376:	241f      	movs	r4, #31
 8010378:	0008      	movs	r0, r1
 801037a:	4020      	ands	r0, r4
 801037c:	4221      	tst	r1, r4
 801037e:	d007      	beq.n	8010390 <__any_on+0x2a>
 8010380:	0099      	lsls	r1, r3, #2
 8010382:	588c      	ldr	r4, [r1, r2]
 8010384:	0021      	movs	r1, r4
 8010386:	40c1      	lsrs	r1, r0
 8010388:	4081      	lsls	r1, r0
 801038a:	2001      	movs	r0, #1
 801038c:	428c      	cmp	r4, r1
 801038e:	d104      	bne.n	801039a <__any_on+0x34>
 8010390:	009b      	lsls	r3, r3, #2
 8010392:	18d3      	adds	r3, r2, r3
 8010394:	4293      	cmp	r3, r2
 8010396:	d803      	bhi.n	80103a0 <__any_on+0x3a>
 8010398:	2000      	movs	r0, #0
 801039a:	bd10      	pop	{r4, pc}
 801039c:	0003      	movs	r3, r0
 801039e:	e7f7      	b.n	8010390 <__any_on+0x2a>
 80103a0:	3b04      	subs	r3, #4
 80103a2:	6819      	ldr	r1, [r3, #0]
 80103a4:	2900      	cmp	r1, #0
 80103a6:	d0f5      	beq.n	8010394 <__any_on+0x2e>
 80103a8:	2001      	movs	r0, #1
 80103aa:	e7f6      	b.n	801039a <__any_on+0x34>

080103ac <__ascii_wctomb>:
 80103ac:	0003      	movs	r3, r0
 80103ae:	1e08      	subs	r0, r1, #0
 80103b0:	d005      	beq.n	80103be <__ascii_wctomb+0x12>
 80103b2:	2aff      	cmp	r2, #255	@ 0xff
 80103b4:	d904      	bls.n	80103c0 <__ascii_wctomb+0x14>
 80103b6:	228a      	movs	r2, #138	@ 0x8a
 80103b8:	2001      	movs	r0, #1
 80103ba:	601a      	str	r2, [r3, #0]
 80103bc:	4240      	negs	r0, r0
 80103be:	4770      	bx	lr
 80103c0:	2001      	movs	r0, #1
 80103c2:	700a      	strb	r2, [r1, #0]
 80103c4:	e7fb      	b.n	80103be <__ascii_wctomb+0x12>
	...

080103c8 <__ssputs_r>:
 80103c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103ca:	688e      	ldr	r6, [r1, #8]
 80103cc:	b085      	sub	sp, #20
 80103ce:	001f      	movs	r7, r3
 80103d0:	000c      	movs	r4, r1
 80103d2:	680b      	ldr	r3, [r1, #0]
 80103d4:	9002      	str	r0, [sp, #8]
 80103d6:	9203      	str	r2, [sp, #12]
 80103d8:	42be      	cmp	r6, r7
 80103da:	d830      	bhi.n	801043e <__ssputs_r+0x76>
 80103dc:	210c      	movs	r1, #12
 80103de:	5e62      	ldrsh	r2, [r4, r1]
 80103e0:	2190      	movs	r1, #144	@ 0x90
 80103e2:	00c9      	lsls	r1, r1, #3
 80103e4:	420a      	tst	r2, r1
 80103e6:	d028      	beq.n	801043a <__ssputs_r+0x72>
 80103e8:	2003      	movs	r0, #3
 80103ea:	6921      	ldr	r1, [r4, #16]
 80103ec:	1a5b      	subs	r3, r3, r1
 80103ee:	9301      	str	r3, [sp, #4]
 80103f0:	6963      	ldr	r3, [r4, #20]
 80103f2:	4343      	muls	r3, r0
 80103f4:	9801      	ldr	r0, [sp, #4]
 80103f6:	0fdd      	lsrs	r5, r3, #31
 80103f8:	18ed      	adds	r5, r5, r3
 80103fa:	1c7b      	adds	r3, r7, #1
 80103fc:	181b      	adds	r3, r3, r0
 80103fe:	106d      	asrs	r5, r5, #1
 8010400:	42ab      	cmp	r3, r5
 8010402:	d900      	bls.n	8010406 <__ssputs_r+0x3e>
 8010404:	001d      	movs	r5, r3
 8010406:	0552      	lsls	r2, r2, #21
 8010408:	d528      	bpl.n	801045c <__ssputs_r+0x94>
 801040a:	0029      	movs	r1, r5
 801040c:	9802      	ldr	r0, [sp, #8]
 801040e:	f7ff fa69 	bl	800f8e4 <_malloc_r>
 8010412:	1e06      	subs	r6, r0, #0
 8010414:	d02c      	beq.n	8010470 <__ssputs_r+0xa8>
 8010416:	9a01      	ldr	r2, [sp, #4]
 8010418:	6921      	ldr	r1, [r4, #16]
 801041a:	f7fe fe8e 	bl	800f13a <memcpy>
 801041e:	89a2      	ldrh	r2, [r4, #12]
 8010420:	4b18      	ldr	r3, [pc, #96]	@ (8010484 <__ssputs_r+0xbc>)
 8010422:	401a      	ands	r2, r3
 8010424:	2380      	movs	r3, #128	@ 0x80
 8010426:	4313      	orrs	r3, r2
 8010428:	81a3      	strh	r3, [r4, #12]
 801042a:	9b01      	ldr	r3, [sp, #4]
 801042c:	6126      	str	r6, [r4, #16]
 801042e:	18f6      	adds	r6, r6, r3
 8010430:	6026      	str	r6, [r4, #0]
 8010432:	003e      	movs	r6, r7
 8010434:	6165      	str	r5, [r4, #20]
 8010436:	1aed      	subs	r5, r5, r3
 8010438:	60a5      	str	r5, [r4, #8]
 801043a:	42be      	cmp	r6, r7
 801043c:	d900      	bls.n	8010440 <__ssputs_r+0x78>
 801043e:	003e      	movs	r6, r7
 8010440:	0032      	movs	r2, r6
 8010442:	9903      	ldr	r1, [sp, #12]
 8010444:	6820      	ldr	r0, [r4, #0]
 8010446:	f000 fd2f 	bl	8010ea8 <memmove>
 801044a:	2000      	movs	r0, #0
 801044c:	68a3      	ldr	r3, [r4, #8]
 801044e:	1b9b      	subs	r3, r3, r6
 8010450:	60a3      	str	r3, [r4, #8]
 8010452:	6823      	ldr	r3, [r4, #0]
 8010454:	199b      	adds	r3, r3, r6
 8010456:	6023      	str	r3, [r4, #0]
 8010458:	b005      	add	sp, #20
 801045a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801045c:	002a      	movs	r2, r5
 801045e:	9802      	ldr	r0, [sp, #8]
 8010460:	f000 fda8 	bl	8010fb4 <_realloc_r>
 8010464:	1e06      	subs	r6, r0, #0
 8010466:	d1e0      	bne.n	801042a <__ssputs_r+0x62>
 8010468:	6921      	ldr	r1, [r4, #16]
 801046a:	9802      	ldr	r0, [sp, #8]
 801046c:	f7fe fe74 	bl	800f158 <_free_r>
 8010470:	230c      	movs	r3, #12
 8010472:	2001      	movs	r0, #1
 8010474:	9a02      	ldr	r2, [sp, #8]
 8010476:	4240      	negs	r0, r0
 8010478:	6013      	str	r3, [r2, #0]
 801047a:	89a2      	ldrh	r2, [r4, #12]
 801047c:	3334      	adds	r3, #52	@ 0x34
 801047e:	4313      	orrs	r3, r2
 8010480:	81a3      	strh	r3, [r4, #12]
 8010482:	e7e9      	b.n	8010458 <__ssputs_r+0x90>
 8010484:	fffffb7f 	.word	0xfffffb7f

08010488 <_svfiprintf_r>:
 8010488:	b5f0      	push	{r4, r5, r6, r7, lr}
 801048a:	b0a1      	sub	sp, #132	@ 0x84
 801048c:	9003      	str	r0, [sp, #12]
 801048e:	001d      	movs	r5, r3
 8010490:	898b      	ldrh	r3, [r1, #12]
 8010492:	000f      	movs	r7, r1
 8010494:	0016      	movs	r6, r2
 8010496:	061b      	lsls	r3, r3, #24
 8010498:	d511      	bpl.n	80104be <_svfiprintf_r+0x36>
 801049a:	690b      	ldr	r3, [r1, #16]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d10e      	bne.n	80104be <_svfiprintf_r+0x36>
 80104a0:	2140      	movs	r1, #64	@ 0x40
 80104a2:	f7ff fa1f 	bl	800f8e4 <_malloc_r>
 80104a6:	6038      	str	r0, [r7, #0]
 80104a8:	6138      	str	r0, [r7, #16]
 80104aa:	2800      	cmp	r0, #0
 80104ac:	d105      	bne.n	80104ba <_svfiprintf_r+0x32>
 80104ae:	230c      	movs	r3, #12
 80104b0:	9a03      	ldr	r2, [sp, #12]
 80104b2:	6013      	str	r3, [r2, #0]
 80104b4:	2001      	movs	r0, #1
 80104b6:	4240      	negs	r0, r0
 80104b8:	e0cf      	b.n	801065a <_svfiprintf_r+0x1d2>
 80104ba:	2340      	movs	r3, #64	@ 0x40
 80104bc:	617b      	str	r3, [r7, #20]
 80104be:	2300      	movs	r3, #0
 80104c0:	ac08      	add	r4, sp, #32
 80104c2:	6163      	str	r3, [r4, #20]
 80104c4:	3320      	adds	r3, #32
 80104c6:	7663      	strb	r3, [r4, #25]
 80104c8:	3310      	adds	r3, #16
 80104ca:	76a3      	strb	r3, [r4, #26]
 80104cc:	9507      	str	r5, [sp, #28]
 80104ce:	0035      	movs	r5, r6
 80104d0:	782b      	ldrb	r3, [r5, #0]
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d001      	beq.n	80104da <_svfiprintf_r+0x52>
 80104d6:	2b25      	cmp	r3, #37	@ 0x25
 80104d8:	d148      	bne.n	801056c <_svfiprintf_r+0xe4>
 80104da:	1bab      	subs	r3, r5, r6
 80104dc:	9305      	str	r3, [sp, #20]
 80104de:	42b5      	cmp	r5, r6
 80104e0:	d00b      	beq.n	80104fa <_svfiprintf_r+0x72>
 80104e2:	0032      	movs	r2, r6
 80104e4:	0039      	movs	r1, r7
 80104e6:	9803      	ldr	r0, [sp, #12]
 80104e8:	f7ff ff6e 	bl	80103c8 <__ssputs_r>
 80104ec:	3001      	adds	r0, #1
 80104ee:	d100      	bne.n	80104f2 <_svfiprintf_r+0x6a>
 80104f0:	e0ae      	b.n	8010650 <_svfiprintf_r+0x1c8>
 80104f2:	6963      	ldr	r3, [r4, #20]
 80104f4:	9a05      	ldr	r2, [sp, #20]
 80104f6:	189b      	adds	r3, r3, r2
 80104f8:	6163      	str	r3, [r4, #20]
 80104fa:	782b      	ldrb	r3, [r5, #0]
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d100      	bne.n	8010502 <_svfiprintf_r+0x7a>
 8010500:	e0a6      	b.n	8010650 <_svfiprintf_r+0x1c8>
 8010502:	2201      	movs	r2, #1
 8010504:	2300      	movs	r3, #0
 8010506:	4252      	negs	r2, r2
 8010508:	6062      	str	r2, [r4, #4]
 801050a:	a904      	add	r1, sp, #16
 801050c:	3254      	adds	r2, #84	@ 0x54
 801050e:	1852      	adds	r2, r2, r1
 8010510:	1c6e      	adds	r6, r5, #1
 8010512:	6023      	str	r3, [r4, #0]
 8010514:	60e3      	str	r3, [r4, #12]
 8010516:	60a3      	str	r3, [r4, #8]
 8010518:	7013      	strb	r3, [r2, #0]
 801051a:	65a3      	str	r3, [r4, #88]	@ 0x58
 801051c:	4b54      	ldr	r3, [pc, #336]	@ (8010670 <_svfiprintf_r+0x1e8>)
 801051e:	2205      	movs	r2, #5
 8010520:	0018      	movs	r0, r3
 8010522:	7831      	ldrb	r1, [r6, #0]
 8010524:	9305      	str	r3, [sp, #20]
 8010526:	f000 fce3 	bl	8010ef0 <memchr>
 801052a:	1c75      	adds	r5, r6, #1
 801052c:	2800      	cmp	r0, #0
 801052e:	d11f      	bne.n	8010570 <_svfiprintf_r+0xe8>
 8010530:	6822      	ldr	r2, [r4, #0]
 8010532:	06d3      	lsls	r3, r2, #27
 8010534:	d504      	bpl.n	8010540 <_svfiprintf_r+0xb8>
 8010536:	2353      	movs	r3, #83	@ 0x53
 8010538:	a904      	add	r1, sp, #16
 801053a:	185b      	adds	r3, r3, r1
 801053c:	2120      	movs	r1, #32
 801053e:	7019      	strb	r1, [r3, #0]
 8010540:	0713      	lsls	r3, r2, #28
 8010542:	d504      	bpl.n	801054e <_svfiprintf_r+0xc6>
 8010544:	2353      	movs	r3, #83	@ 0x53
 8010546:	a904      	add	r1, sp, #16
 8010548:	185b      	adds	r3, r3, r1
 801054a:	212b      	movs	r1, #43	@ 0x2b
 801054c:	7019      	strb	r1, [r3, #0]
 801054e:	7833      	ldrb	r3, [r6, #0]
 8010550:	2b2a      	cmp	r3, #42	@ 0x2a
 8010552:	d016      	beq.n	8010582 <_svfiprintf_r+0xfa>
 8010554:	0035      	movs	r5, r6
 8010556:	2100      	movs	r1, #0
 8010558:	200a      	movs	r0, #10
 801055a:	68e3      	ldr	r3, [r4, #12]
 801055c:	782a      	ldrb	r2, [r5, #0]
 801055e:	1c6e      	adds	r6, r5, #1
 8010560:	3a30      	subs	r2, #48	@ 0x30
 8010562:	2a09      	cmp	r2, #9
 8010564:	d950      	bls.n	8010608 <_svfiprintf_r+0x180>
 8010566:	2900      	cmp	r1, #0
 8010568:	d111      	bne.n	801058e <_svfiprintf_r+0x106>
 801056a:	e017      	b.n	801059c <_svfiprintf_r+0x114>
 801056c:	3501      	adds	r5, #1
 801056e:	e7af      	b.n	80104d0 <_svfiprintf_r+0x48>
 8010570:	9b05      	ldr	r3, [sp, #20]
 8010572:	6822      	ldr	r2, [r4, #0]
 8010574:	1ac0      	subs	r0, r0, r3
 8010576:	2301      	movs	r3, #1
 8010578:	4083      	lsls	r3, r0
 801057a:	4313      	orrs	r3, r2
 801057c:	002e      	movs	r6, r5
 801057e:	6023      	str	r3, [r4, #0]
 8010580:	e7cc      	b.n	801051c <_svfiprintf_r+0x94>
 8010582:	9b07      	ldr	r3, [sp, #28]
 8010584:	1d19      	adds	r1, r3, #4
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	9107      	str	r1, [sp, #28]
 801058a:	2b00      	cmp	r3, #0
 801058c:	db01      	blt.n	8010592 <_svfiprintf_r+0x10a>
 801058e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010590:	e004      	b.n	801059c <_svfiprintf_r+0x114>
 8010592:	425b      	negs	r3, r3
 8010594:	60e3      	str	r3, [r4, #12]
 8010596:	2302      	movs	r3, #2
 8010598:	4313      	orrs	r3, r2
 801059a:	6023      	str	r3, [r4, #0]
 801059c:	782b      	ldrb	r3, [r5, #0]
 801059e:	2b2e      	cmp	r3, #46	@ 0x2e
 80105a0:	d10c      	bne.n	80105bc <_svfiprintf_r+0x134>
 80105a2:	786b      	ldrb	r3, [r5, #1]
 80105a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80105a6:	d134      	bne.n	8010612 <_svfiprintf_r+0x18a>
 80105a8:	9b07      	ldr	r3, [sp, #28]
 80105aa:	3502      	adds	r5, #2
 80105ac:	1d1a      	adds	r2, r3, #4
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	9207      	str	r2, [sp, #28]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	da01      	bge.n	80105ba <_svfiprintf_r+0x132>
 80105b6:	2301      	movs	r3, #1
 80105b8:	425b      	negs	r3, r3
 80105ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80105bc:	4e2d      	ldr	r6, [pc, #180]	@ (8010674 <_svfiprintf_r+0x1ec>)
 80105be:	2203      	movs	r2, #3
 80105c0:	0030      	movs	r0, r6
 80105c2:	7829      	ldrb	r1, [r5, #0]
 80105c4:	f000 fc94 	bl	8010ef0 <memchr>
 80105c8:	2800      	cmp	r0, #0
 80105ca:	d006      	beq.n	80105da <_svfiprintf_r+0x152>
 80105cc:	2340      	movs	r3, #64	@ 0x40
 80105ce:	1b80      	subs	r0, r0, r6
 80105d0:	4083      	lsls	r3, r0
 80105d2:	6822      	ldr	r2, [r4, #0]
 80105d4:	3501      	adds	r5, #1
 80105d6:	4313      	orrs	r3, r2
 80105d8:	6023      	str	r3, [r4, #0]
 80105da:	7829      	ldrb	r1, [r5, #0]
 80105dc:	2206      	movs	r2, #6
 80105de:	4826      	ldr	r0, [pc, #152]	@ (8010678 <_svfiprintf_r+0x1f0>)
 80105e0:	1c6e      	adds	r6, r5, #1
 80105e2:	7621      	strb	r1, [r4, #24]
 80105e4:	f000 fc84 	bl	8010ef0 <memchr>
 80105e8:	2800      	cmp	r0, #0
 80105ea:	d038      	beq.n	801065e <_svfiprintf_r+0x1d6>
 80105ec:	4b23      	ldr	r3, [pc, #140]	@ (801067c <_svfiprintf_r+0x1f4>)
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d122      	bne.n	8010638 <_svfiprintf_r+0x1b0>
 80105f2:	2207      	movs	r2, #7
 80105f4:	9b07      	ldr	r3, [sp, #28]
 80105f6:	3307      	adds	r3, #7
 80105f8:	4393      	bics	r3, r2
 80105fa:	3308      	adds	r3, #8
 80105fc:	9307      	str	r3, [sp, #28]
 80105fe:	6963      	ldr	r3, [r4, #20]
 8010600:	9a04      	ldr	r2, [sp, #16]
 8010602:	189b      	adds	r3, r3, r2
 8010604:	6163      	str	r3, [r4, #20]
 8010606:	e762      	b.n	80104ce <_svfiprintf_r+0x46>
 8010608:	4343      	muls	r3, r0
 801060a:	0035      	movs	r5, r6
 801060c:	2101      	movs	r1, #1
 801060e:	189b      	adds	r3, r3, r2
 8010610:	e7a4      	b.n	801055c <_svfiprintf_r+0xd4>
 8010612:	2300      	movs	r3, #0
 8010614:	200a      	movs	r0, #10
 8010616:	0019      	movs	r1, r3
 8010618:	3501      	adds	r5, #1
 801061a:	6063      	str	r3, [r4, #4]
 801061c:	782a      	ldrb	r2, [r5, #0]
 801061e:	1c6e      	adds	r6, r5, #1
 8010620:	3a30      	subs	r2, #48	@ 0x30
 8010622:	2a09      	cmp	r2, #9
 8010624:	d903      	bls.n	801062e <_svfiprintf_r+0x1a6>
 8010626:	2b00      	cmp	r3, #0
 8010628:	d0c8      	beq.n	80105bc <_svfiprintf_r+0x134>
 801062a:	9109      	str	r1, [sp, #36]	@ 0x24
 801062c:	e7c6      	b.n	80105bc <_svfiprintf_r+0x134>
 801062e:	4341      	muls	r1, r0
 8010630:	0035      	movs	r5, r6
 8010632:	2301      	movs	r3, #1
 8010634:	1889      	adds	r1, r1, r2
 8010636:	e7f1      	b.n	801061c <_svfiprintf_r+0x194>
 8010638:	aa07      	add	r2, sp, #28
 801063a:	9200      	str	r2, [sp, #0]
 801063c:	0021      	movs	r1, r4
 801063e:	003a      	movs	r2, r7
 8010640:	4b0f      	ldr	r3, [pc, #60]	@ (8010680 <_svfiprintf_r+0x1f8>)
 8010642:	9803      	ldr	r0, [sp, #12]
 8010644:	e000      	b.n	8010648 <_svfiprintf_r+0x1c0>
 8010646:	bf00      	nop
 8010648:	9004      	str	r0, [sp, #16]
 801064a:	9b04      	ldr	r3, [sp, #16]
 801064c:	3301      	adds	r3, #1
 801064e:	d1d6      	bne.n	80105fe <_svfiprintf_r+0x176>
 8010650:	89bb      	ldrh	r3, [r7, #12]
 8010652:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8010654:	065b      	lsls	r3, r3, #25
 8010656:	d500      	bpl.n	801065a <_svfiprintf_r+0x1d2>
 8010658:	e72c      	b.n	80104b4 <_svfiprintf_r+0x2c>
 801065a:	b021      	add	sp, #132	@ 0x84
 801065c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801065e:	aa07      	add	r2, sp, #28
 8010660:	9200      	str	r2, [sp, #0]
 8010662:	0021      	movs	r1, r4
 8010664:	003a      	movs	r2, r7
 8010666:	4b06      	ldr	r3, [pc, #24]	@ (8010680 <_svfiprintf_r+0x1f8>)
 8010668:	9803      	ldr	r0, [sp, #12]
 801066a:	f000 f9bf 	bl	80109ec <_printf_i>
 801066e:	e7eb      	b.n	8010648 <_svfiprintf_r+0x1c0>
 8010670:	0801c41b 	.word	0x0801c41b
 8010674:	0801c421 	.word	0x0801c421
 8010678:	0801c425 	.word	0x0801c425
 801067c:	00000000 	.word	0x00000000
 8010680:	080103c9 	.word	0x080103c9

08010684 <__sfputc_r>:
 8010684:	6893      	ldr	r3, [r2, #8]
 8010686:	b510      	push	{r4, lr}
 8010688:	3b01      	subs	r3, #1
 801068a:	6093      	str	r3, [r2, #8]
 801068c:	2b00      	cmp	r3, #0
 801068e:	da04      	bge.n	801069a <__sfputc_r+0x16>
 8010690:	6994      	ldr	r4, [r2, #24]
 8010692:	42a3      	cmp	r3, r4
 8010694:	db07      	blt.n	80106a6 <__sfputc_r+0x22>
 8010696:	290a      	cmp	r1, #10
 8010698:	d005      	beq.n	80106a6 <__sfputc_r+0x22>
 801069a:	6813      	ldr	r3, [r2, #0]
 801069c:	1c58      	adds	r0, r3, #1
 801069e:	6010      	str	r0, [r2, #0]
 80106a0:	7019      	strb	r1, [r3, #0]
 80106a2:	0008      	movs	r0, r1
 80106a4:	bd10      	pop	{r4, pc}
 80106a6:	f000 fb5e 	bl	8010d66 <__swbuf_r>
 80106aa:	0001      	movs	r1, r0
 80106ac:	e7f9      	b.n	80106a2 <__sfputc_r+0x1e>

080106ae <__sfputs_r>:
 80106ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106b0:	0006      	movs	r6, r0
 80106b2:	000f      	movs	r7, r1
 80106b4:	0014      	movs	r4, r2
 80106b6:	18d5      	adds	r5, r2, r3
 80106b8:	42ac      	cmp	r4, r5
 80106ba:	d101      	bne.n	80106c0 <__sfputs_r+0x12>
 80106bc:	2000      	movs	r0, #0
 80106be:	e007      	b.n	80106d0 <__sfputs_r+0x22>
 80106c0:	7821      	ldrb	r1, [r4, #0]
 80106c2:	003a      	movs	r2, r7
 80106c4:	0030      	movs	r0, r6
 80106c6:	f7ff ffdd 	bl	8010684 <__sfputc_r>
 80106ca:	3401      	adds	r4, #1
 80106cc:	1c43      	adds	r3, r0, #1
 80106ce:	d1f3      	bne.n	80106b8 <__sfputs_r+0xa>
 80106d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080106d4 <_vfiprintf_r>:
 80106d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80106d6:	b0a1      	sub	sp, #132	@ 0x84
 80106d8:	000f      	movs	r7, r1
 80106da:	0015      	movs	r5, r2
 80106dc:	001e      	movs	r6, r3
 80106de:	9003      	str	r0, [sp, #12]
 80106e0:	2800      	cmp	r0, #0
 80106e2:	d004      	beq.n	80106ee <_vfiprintf_r+0x1a>
 80106e4:	6a03      	ldr	r3, [r0, #32]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d101      	bne.n	80106ee <_vfiprintf_r+0x1a>
 80106ea:	f7fe fbef 	bl	800eecc <__sinit>
 80106ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80106f0:	07db      	lsls	r3, r3, #31
 80106f2:	d405      	bmi.n	8010700 <_vfiprintf_r+0x2c>
 80106f4:	89bb      	ldrh	r3, [r7, #12]
 80106f6:	059b      	lsls	r3, r3, #22
 80106f8:	d402      	bmi.n	8010700 <_vfiprintf_r+0x2c>
 80106fa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80106fc:	f7fe fd1b 	bl	800f136 <__retarget_lock_acquire_recursive>
 8010700:	89bb      	ldrh	r3, [r7, #12]
 8010702:	071b      	lsls	r3, r3, #28
 8010704:	d502      	bpl.n	801070c <_vfiprintf_r+0x38>
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	2b00      	cmp	r3, #0
 801070a:	d113      	bne.n	8010734 <_vfiprintf_r+0x60>
 801070c:	0039      	movs	r1, r7
 801070e:	9803      	ldr	r0, [sp, #12]
 8010710:	f000 fb6c 	bl	8010dec <__swsetup_r>
 8010714:	2800      	cmp	r0, #0
 8010716:	d00d      	beq.n	8010734 <_vfiprintf_r+0x60>
 8010718:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801071a:	07db      	lsls	r3, r3, #31
 801071c:	d503      	bpl.n	8010726 <_vfiprintf_r+0x52>
 801071e:	2001      	movs	r0, #1
 8010720:	4240      	negs	r0, r0
 8010722:	b021      	add	sp, #132	@ 0x84
 8010724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010726:	89bb      	ldrh	r3, [r7, #12]
 8010728:	059b      	lsls	r3, r3, #22
 801072a:	d4f8      	bmi.n	801071e <_vfiprintf_r+0x4a>
 801072c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801072e:	f7fe fd03 	bl	800f138 <__retarget_lock_release_recursive>
 8010732:	e7f4      	b.n	801071e <_vfiprintf_r+0x4a>
 8010734:	2300      	movs	r3, #0
 8010736:	ac08      	add	r4, sp, #32
 8010738:	6163      	str	r3, [r4, #20]
 801073a:	3320      	adds	r3, #32
 801073c:	7663      	strb	r3, [r4, #25]
 801073e:	3310      	adds	r3, #16
 8010740:	76a3      	strb	r3, [r4, #26]
 8010742:	9607      	str	r6, [sp, #28]
 8010744:	002e      	movs	r6, r5
 8010746:	7833      	ldrb	r3, [r6, #0]
 8010748:	2b00      	cmp	r3, #0
 801074a:	d001      	beq.n	8010750 <_vfiprintf_r+0x7c>
 801074c:	2b25      	cmp	r3, #37	@ 0x25
 801074e:	d148      	bne.n	80107e2 <_vfiprintf_r+0x10e>
 8010750:	1b73      	subs	r3, r6, r5
 8010752:	9305      	str	r3, [sp, #20]
 8010754:	42ae      	cmp	r6, r5
 8010756:	d00b      	beq.n	8010770 <_vfiprintf_r+0x9c>
 8010758:	002a      	movs	r2, r5
 801075a:	0039      	movs	r1, r7
 801075c:	9803      	ldr	r0, [sp, #12]
 801075e:	f7ff ffa6 	bl	80106ae <__sfputs_r>
 8010762:	3001      	adds	r0, #1
 8010764:	d100      	bne.n	8010768 <_vfiprintf_r+0x94>
 8010766:	e0ae      	b.n	80108c6 <_vfiprintf_r+0x1f2>
 8010768:	6963      	ldr	r3, [r4, #20]
 801076a:	9a05      	ldr	r2, [sp, #20]
 801076c:	189b      	adds	r3, r3, r2
 801076e:	6163      	str	r3, [r4, #20]
 8010770:	7833      	ldrb	r3, [r6, #0]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d100      	bne.n	8010778 <_vfiprintf_r+0xa4>
 8010776:	e0a6      	b.n	80108c6 <_vfiprintf_r+0x1f2>
 8010778:	2201      	movs	r2, #1
 801077a:	2300      	movs	r3, #0
 801077c:	4252      	negs	r2, r2
 801077e:	6062      	str	r2, [r4, #4]
 8010780:	a904      	add	r1, sp, #16
 8010782:	3254      	adds	r2, #84	@ 0x54
 8010784:	1852      	adds	r2, r2, r1
 8010786:	1c75      	adds	r5, r6, #1
 8010788:	6023      	str	r3, [r4, #0]
 801078a:	60e3      	str	r3, [r4, #12]
 801078c:	60a3      	str	r3, [r4, #8]
 801078e:	7013      	strb	r3, [r2, #0]
 8010790:	65a3      	str	r3, [r4, #88]	@ 0x58
 8010792:	4b59      	ldr	r3, [pc, #356]	@ (80108f8 <_vfiprintf_r+0x224>)
 8010794:	2205      	movs	r2, #5
 8010796:	0018      	movs	r0, r3
 8010798:	7829      	ldrb	r1, [r5, #0]
 801079a:	9305      	str	r3, [sp, #20]
 801079c:	f000 fba8 	bl	8010ef0 <memchr>
 80107a0:	1c6e      	adds	r6, r5, #1
 80107a2:	2800      	cmp	r0, #0
 80107a4:	d11f      	bne.n	80107e6 <_vfiprintf_r+0x112>
 80107a6:	6822      	ldr	r2, [r4, #0]
 80107a8:	06d3      	lsls	r3, r2, #27
 80107aa:	d504      	bpl.n	80107b6 <_vfiprintf_r+0xe2>
 80107ac:	2353      	movs	r3, #83	@ 0x53
 80107ae:	a904      	add	r1, sp, #16
 80107b0:	185b      	adds	r3, r3, r1
 80107b2:	2120      	movs	r1, #32
 80107b4:	7019      	strb	r1, [r3, #0]
 80107b6:	0713      	lsls	r3, r2, #28
 80107b8:	d504      	bpl.n	80107c4 <_vfiprintf_r+0xf0>
 80107ba:	2353      	movs	r3, #83	@ 0x53
 80107bc:	a904      	add	r1, sp, #16
 80107be:	185b      	adds	r3, r3, r1
 80107c0:	212b      	movs	r1, #43	@ 0x2b
 80107c2:	7019      	strb	r1, [r3, #0]
 80107c4:	782b      	ldrb	r3, [r5, #0]
 80107c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80107c8:	d016      	beq.n	80107f8 <_vfiprintf_r+0x124>
 80107ca:	002e      	movs	r6, r5
 80107cc:	2100      	movs	r1, #0
 80107ce:	200a      	movs	r0, #10
 80107d0:	68e3      	ldr	r3, [r4, #12]
 80107d2:	7832      	ldrb	r2, [r6, #0]
 80107d4:	1c75      	adds	r5, r6, #1
 80107d6:	3a30      	subs	r2, #48	@ 0x30
 80107d8:	2a09      	cmp	r2, #9
 80107da:	d950      	bls.n	801087e <_vfiprintf_r+0x1aa>
 80107dc:	2900      	cmp	r1, #0
 80107de:	d111      	bne.n	8010804 <_vfiprintf_r+0x130>
 80107e0:	e017      	b.n	8010812 <_vfiprintf_r+0x13e>
 80107e2:	3601      	adds	r6, #1
 80107e4:	e7af      	b.n	8010746 <_vfiprintf_r+0x72>
 80107e6:	9b05      	ldr	r3, [sp, #20]
 80107e8:	6822      	ldr	r2, [r4, #0]
 80107ea:	1ac0      	subs	r0, r0, r3
 80107ec:	2301      	movs	r3, #1
 80107ee:	4083      	lsls	r3, r0
 80107f0:	4313      	orrs	r3, r2
 80107f2:	0035      	movs	r5, r6
 80107f4:	6023      	str	r3, [r4, #0]
 80107f6:	e7cc      	b.n	8010792 <_vfiprintf_r+0xbe>
 80107f8:	9b07      	ldr	r3, [sp, #28]
 80107fa:	1d19      	adds	r1, r3, #4
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	9107      	str	r1, [sp, #28]
 8010800:	2b00      	cmp	r3, #0
 8010802:	db01      	blt.n	8010808 <_vfiprintf_r+0x134>
 8010804:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010806:	e004      	b.n	8010812 <_vfiprintf_r+0x13e>
 8010808:	425b      	negs	r3, r3
 801080a:	60e3      	str	r3, [r4, #12]
 801080c:	2302      	movs	r3, #2
 801080e:	4313      	orrs	r3, r2
 8010810:	6023      	str	r3, [r4, #0]
 8010812:	7833      	ldrb	r3, [r6, #0]
 8010814:	2b2e      	cmp	r3, #46	@ 0x2e
 8010816:	d10c      	bne.n	8010832 <_vfiprintf_r+0x15e>
 8010818:	7873      	ldrb	r3, [r6, #1]
 801081a:	2b2a      	cmp	r3, #42	@ 0x2a
 801081c:	d134      	bne.n	8010888 <_vfiprintf_r+0x1b4>
 801081e:	9b07      	ldr	r3, [sp, #28]
 8010820:	3602      	adds	r6, #2
 8010822:	1d1a      	adds	r2, r3, #4
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	9207      	str	r2, [sp, #28]
 8010828:	2b00      	cmp	r3, #0
 801082a:	da01      	bge.n	8010830 <_vfiprintf_r+0x15c>
 801082c:	2301      	movs	r3, #1
 801082e:	425b      	negs	r3, r3
 8010830:	9309      	str	r3, [sp, #36]	@ 0x24
 8010832:	4d32      	ldr	r5, [pc, #200]	@ (80108fc <_vfiprintf_r+0x228>)
 8010834:	2203      	movs	r2, #3
 8010836:	0028      	movs	r0, r5
 8010838:	7831      	ldrb	r1, [r6, #0]
 801083a:	f000 fb59 	bl	8010ef0 <memchr>
 801083e:	2800      	cmp	r0, #0
 8010840:	d006      	beq.n	8010850 <_vfiprintf_r+0x17c>
 8010842:	2340      	movs	r3, #64	@ 0x40
 8010844:	1b40      	subs	r0, r0, r5
 8010846:	4083      	lsls	r3, r0
 8010848:	6822      	ldr	r2, [r4, #0]
 801084a:	3601      	adds	r6, #1
 801084c:	4313      	orrs	r3, r2
 801084e:	6023      	str	r3, [r4, #0]
 8010850:	7831      	ldrb	r1, [r6, #0]
 8010852:	2206      	movs	r2, #6
 8010854:	482a      	ldr	r0, [pc, #168]	@ (8010900 <_vfiprintf_r+0x22c>)
 8010856:	1c75      	adds	r5, r6, #1
 8010858:	7621      	strb	r1, [r4, #24]
 801085a:	f000 fb49 	bl	8010ef0 <memchr>
 801085e:	2800      	cmp	r0, #0
 8010860:	d040      	beq.n	80108e4 <_vfiprintf_r+0x210>
 8010862:	4b28      	ldr	r3, [pc, #160]	@ (8010904 <_vfiprintf_r+0x230>)
 8010864:	2b00      	cmp	r3, #0
 8010866:	d122      	bne.n	80108ae <_vfiprintf_r+0x1da>
 8010868:	2207      	movs	r2, #7
 801086a:	9b07      	ldr	r3, [sp, #28]
 801086c:	3307      	adds	r3, #7
 801086e:	4393      	bics	r3, r2
 8010870:	3308      	adds	r3, #8
 8010872:	9307      	str	r3, [sp, #28]
 8010874:	6963      	ldr	r3, [r4, #20]
 8010876:	9a04      	ldr	r2, [sp, #16]
 8010878:	189b      	adds	r3, r3, r2
 801087a:	6163      	str	r3, [r4, #20]
 801087c:	e762      	b.n	8010744 <_vfiprintf_r+0x70>
 801087e:	4343      	muls	r3, r0
 8010880:	002e      	movs	r6, r5
 8010882:	2101      	movs	r1, #1
 8010884:	189b      	adds	r3, r3, r2
 8010886:	e7a4      	b.n	80107d2 <_vfiprintf_r+0xfe>
 8010888:	2300      	movs	r3, #0
 801088a:	200a      	movs	r0, #10
 801088c:	0019      	movs	r1, r3
 801088e:	3601      	adds	r6, #1
 8010890:	6063      	str	r3, [r4, #4]
 8010892:	7832      	ldrb	r2, [r6, #0]
 8010894:	1c75      	adds	r5, r6, #1
 8010896:	3a30      	subs	r2, #48	@ 0x30
 8010898:	2a09      	cmp	r2, #9
 801089a:	d903      	bls.n	80108a4 <_vfiprintf_r+0x1d0>
 801089c:	2b00      	cmp	r3, #0
 801089e:	d0c8      	beq.n	8010832 <_vfiprintf_r+0x15e>
 80108a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80108a2:	e7c6      	b.n	8010832 <_vfiprintf_r+0x15e>
 80108a4:	4341      	muls	r1, r0
 80108a6:	002e      	movs	r6, r5
 80108a8:	2301      	movs	r3, #1
 80108aa:	1889      	adds	r1, r1, r2
 80108ac:	e7f1      	b.n	8010892 <_vfiprintf_r+0x1be>
 80108ae:	aa07      	add	r2, sp, #28
 80108b0:	9200      	str	r2, [sp, #0]
 80108b2:	0021      	movs	r1, r4
 80108b4:	003a      	movs	r2, r7
 80108b6:	4b14      	ldr	r3, [pc, #80]	@ (8010908 <_vfiprintf_r+0x234>)
 80108b8:	9803      	ldr	r0, [sp, #12]
 80108ba:	e000      	b.n	80108be <_vfiprintf_r+0x1ea>
 80108bc:	bf00      	nop
 80108be:	9004      	str	r0, [sp, #16]
 80108c0:	9b04      	ldr	r3, [sp, #16]
 80108c2:	3301      	adds	r3, #1
 80108c4:	d1d6      	bne.n	8010874 <_vfiprintf_r+0x1a0>
 80108c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80108c8:	07db      	lsls	r3, r3, #31
 80108ca:	d405      	bmi.n	80108d8 <_vfiprintf_r+0x204>
 80108cc:	89bb      	ldrh	r3, [r7, #12]
 80108ce:	059b      	lsls	r3, r3, #22
 80108d0:	d402      	bmi.n	80108d8 <_vfiprintf_r+0x204>
 80108d2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80108d4:	f7fe fc30 	bl	800f138 <__retarget_lock_release_recursive>
 80108d8:	89bb      	ldrh	r3, [r7, #12]
 80108da:	065b      	lsls	r3, r3, #25
 80108dc:	d500      	bpl.n	80108e0 <_vfiprintf_r+0x20c>
 80108de:	e71e      	b.n	801071e <_vfiprintf_r+0x4a>
 80108e0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80108e2:	e71e      	b.n	8010722 <_vfiprintf_r+0x4e>
 80108e4:	aa07      	add	r2, sp, #28
 80108e6:	9200      	str	r2, [sp, #0]
 80108e8:	0021      	movs	r1, r4
 80108ea:	003a      	movs	r2, r7
 80108ec:	4b06      	ldr	r3, [pc, #24]	@ (8010908 <_vfiprintf_r+0x234>)
 80108ee:	9803      	ldr	r0, [sp, #12]
 80108f0:	f000 f87c 	bl	80109ec <_printf_i>
 80108f4:	e7e3      	b.n	80108be <_vfiprintf_r+0x1ea>
 80108f6:	46c0      	nop			@ (mov r8, r8)
 80108f8:	0801c41b 	.word	0x0801c41b
 80108fc:	0801c421 	.word	0x0801c421
 8010900:	0801c425 	.word	0x0801c425
 8010904:	00000000 	.word	0x00000000
 8010908:	080106af 	.word	0x080106af

0801090c <_printf_common>:
 801090c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801090e:	0016      	movs	r6, r2
 8010910:	9301      	str	r3, [sp, #4]
 8010912:	688a      	ldr	r2, [r1, #8]
 8010914:	690b      	ldr	r3, [r1, #16]
 8010916:	000c      	movs	r4, r1
 8010918:	9000      	str	r0, [sp, #0]
 801091a:	4293      	cmp	r3, r2
 801091c:	da00      	bge.n	8010920 <_printf_common+0x14>
 801091e:	0013      	movs	r3, r2
 8010920:	0022      	movs	r2, r4
 8010922:	6033      	str	r3, [r6, #0]
 8010924:	3243      	adds	r2, #67	@ 0x43
 8010926:	7812      	ldrb	r2, [r2, #0]
 8010928:	2a00      	cmp	r2, #0
 801092a:	d001      	beq.n	8010930 <_printf_common+0x24>
 801092c:	3301      	adds	r3, #1
 801092e:	6033      	str	r3, [r6, #0]
 8010930:	6823      	ldr	r3, [r4, #0]
 8010932:	069b      	lsls	r3, r3, #26
 8010934:	d502      	bpl.n	801093c <_printf_common+0x30>
 8010936:	6833      	ldr	r3, [r6, #0]
 8010938:	3302      	adds	r3, #2
 801093a:	6033      	str	r3, [r6, #0]
 801093c:	6822      	ldr	r2, [r4, #0]
 801093e:	2306      	movs	r3, #6
 8010940:	0015      	movs	r5, r2
 8010942:	401d      	ands	r5, r3
 8010944:	421a      	tst	r2, r3
 8010946:	d027      	beq.n	8010998 <_printf_common+0x8c>
 8010948:	0023      	movs	r3, r4
 801094a:	3343      	adds	r3, #67	@ 0x43
 801094c:	781b      	ldrb	r3, [r3, #0]
 801094e:	1e5a      	subs	r2, r3, #1
 8010950:	4193      	sbcs	r3, r2
 8010952:	6822      	ldr	r2, [r4, #0]
 8010954:	0692      	lsls	r2, r2, #26
 8010956:	d430      	bmi.n	80109ba <_printf_common+0xae>
 8010958:	0022      	movs	r2, r4
 801095a:	9901      	ldr	r1, [sp, #4]
 801095c:	9800      	ldr	r0, [sp, #0]
 801095e:	9d08      	ldr	r5, [sp, #32]
 8010960:	3243      	adds	r2, #67	@ 0x43
 8010962:	47a8      	blx	r5
 8010964:	3001      	adds	r0, #1
 8010966:	d025      	beq.n	80109b4 <_printf_common+0xa8>
 8010968:	2206      	movs	r2, #6
 801096a:	6823      	ldr	r3, [r4, #0]
 801096c:	2500      	movs	r5, #0
 801096e:	4013      	ands	r3, r2
 8010970:	2b04      	cmp	r3, #4
 8010972:	d105      	bne.n	8010980 <_printf_common+0x74>
 8010974:	6833      	ldr	r3, [r6, #0]
 8010976:	68e5      	ldr	r5, [r4, #12]
 8010978:	1aed      	subs	r5, r5, r3
 801097a:	43eb      	mvns	r3, r5
 801097c:	17db      	asrs	r3, r3, #31
 801097e:	401d      	ands	r5, r3
 8010980:	68a3      	ldr	r3, [r4, #8]
 8010982:	6922      	ldr	r2, [r4, #16]
 8010984:	4293      	cmp	r3, r2
 8010986:	dd01      	ble.n	801098c <_printf_common+0x80>
 8010988:	1a9b      	subs	r3, r3, r2
 801098a:	18ed      	adds	r5, r5, r3
 801098c:	2600      	movs	r6, #0
 801098e:	42b5      	cmp	r5, r6
 8010990:	d120      	bne.n	80109d4 <_printf_common+0xc8>
 8010992:	2000      	movs	r0, #0
 8010994:	e010      	b.n	80109b8 <_printf_common+0xac>
 8010996:	3501      	adds	r5, #1
 8010998:	68e3      	ldr	r3, [r4, #12]
 801099a:	6832      	ldr	r2, [r6, #0]
 801099c:	1a9b      	subs	r3, r3, r2
 801099e:	42ab      	cmp	r3, r5
 80109a0:	ddd2      	ble.n	8010948 <_printf_common+0x3c>
 80109a2:	0022      	movs	r2, r4
 80109a4:	2301      	movs	r3, #1
 80109a6:	9901      	ldr	r1, [sp, #4]
 80109a8:	9800      	ldr	r0, [sp, #0]
 80109aa:	9f08      	ldr	r7, [sp, #32]
 80109ac:	3219      	adds	r2, #25
 80109ae:	47b8      	blx	r7
 80109b0:	3001      	adds	r0, #1
 80109b2:	d1f0      	bne.n	8010996 <_printf_common+0x8a>
 80109b4:	2001      	movs	r0, #1
 80109b6:	4240      	negs	r0, r0
 80109b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80109ba:	2030      	movs	r0, #48	@ 0x30
 80109bc:	18e1      	adds	r1, r4, r3
 80109be:	3143      	adds	r1, #67	@ 0x43
 80109c0:	7008      	strb	r0, [r1, #0]
 80109c2:	0021      	movs	r1, r4
 80109c4:	1c5a      	adds	r2, r3, #1
 80109c6:	3145      	adds	r1, #69	@ 0x45
 80109c8:	7809      	ldrb	r1, [r1, #0]
 80109ca:	18a2      	adds	r2, r4, r2
 80109cc:	3243      	adds	r2, #67	@ 0x43
 80109ce:	3302      	adds	r3, #2
 80109d0:	7011      	strb	r1, [r2, #0]
 80109d2:	e7c1      	b.n	8010958 <_printf_common+0x4c>
 80109d4:	0022      	movs	r2, r4
 80109d6:	2301      	movs	r3, #1
 80109d8:	9901      	ldr	r1, [sp, #4]
 80109da:	9800      	ldr	r0, [sp, #0]
 80109dc:	9f08      	ldr	r7, [sp, #32]
 80109de:	321a      	adds	r2, #26
 80109e0:	47b8      	blx	r7
 80109e2:	3001      	adds	r0, #1
 80109e4:	d0e6      	beq.n	80109b4 <_printf_common+0xa8>
 80109e6:	3601      	adds	r6, #1
 80109e8:	e7d1      	b.n	801098e <_printf_common+0x82>
	...

080109ec <_printf_i>:
 80109ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80109ee:	b08b      	sub	sp, #44	@ 0x2c
 80109f0:	9206      	str	r2, [sp, #24]
 80109f2:	000a      	movs	r2, r1
 80109f4:	3243      	adds	r2, #67	@ 0x43
 80109f6:	9307      	str	r3, [sp, #28]
 80109f8:	9005      	str	r0, [sp, #20]
 80109fa:	9203      	str	r2, [sp, #12]
 80109fc:	7e0a      	ldrb	r2, [r1, #24]
 80109fe:	000c      	movs	r4, r1
 8010a00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a02:	2a78      	cmp	r2, #120	@ 0x78
 8010a04:	d809      	bhi.n	8010a1a <_printf_i+0x2e>
 8010a06:	2a62      	cmp	r2, #98	@ 0x62
 8010a08:	d80b      	bhi.n	8010a22 <_printf_i+0x36>
 8010a0a:	2a00      	cmp	r2, #0
 8010a0c:	d100      	bne.n	8010a10 <_printf_i+0x24>
 8010a0e:	e0ba      	b.n	8010b86 <_printf_i+0x19a>
 8010a10:	497a      	ldr	r1, [pc, #488]	@ (8010bfc <_printf_i+0x210>)
 8010a12:	9104      	str	r1, [sp, #16]
 8010a14:	2a58      	cmp	r2, #88	@ 0x58
 8010a16:	d100      	bne.n	8010a1a <_printf_i+0x2e>
 8010a18:	e08e      	b.n	8010b38 <_printf_i+0x14c>
 8010a1a:	0025      	movs	r5, r4
 8010a1c:	3542      	adds	r5, #66	@ 0x42
 8010a1e:	702a      	strb	r2, [r5, #0]
 8010a20:	e022      	b.n	8010a68 <_printf_i+0x7c>
 8010a22:	0010      	movs	r0, r2
 8010a24:	3863      	subs	r0, #99	@ 0x63
 8010a26:	2815      	cmp	r0, #21
 8010a28:	d8f7      	bhi.n	8010a1a <_printf_i+0x2e>
 8010a2a:	f7ef fb89 	bl	8000140 <__gnu_thumb1_case_shi>
 8010a2e:	0016      	.short	0x0016
 8010a30:	fff6001f 	.word	0xfff6001f
 8010a34:	fff6fff6 	.word	0xfff6fff6
 8010a38:	001ffff6 	.word	0x001ffff6
 8010a3c:	fff6fff6 	.word	0xfff6fff6
 8010a40:	fff6fff6 	.word	0xfff6fff6
 8010a44:	0036009f 	.word	0x0036009f
 8010a48:	fff6007e 	.word	0xfff6007e
 8010a4c:	00b0fff6 	.word	0x00b0fff6
 8010a50:	0036fff6 	.word	0x0036fff6
 8010a54:	fff6fff6 	.word	0xfff6fff6
 8010a58:	0082      	.short	0x0082
 8010a5a:	0025      	movs	r5, r4
 8010a5c:	681a      	ldr	r2, [r3, #0]
 8010a5e:	3542      	adds	r5, #66	@ 0x42
 8010a60:	1d11      	adds	r1, r2, #4
 8010a62:	6019      	str	r1, [r3, #0]
 8010a64:	6813      	ldr	r3, [r2, #0]
 8010a66:	702b      	strb	r3, [r5, #0]
 8010a68:	2301      	movs	r3, #1
 8010a6a:	e09e      	b.n	8010baa <_printf_i+0x1be>
 8010a6c:	6818      	ldr	r0, [r3, #0]
 8010a6e:	6809      	ldr	r1, [r1, #0]
 8010a70:	1d02      	adds	r2, r0, #4
 8010a72:	060d      	lsls	r5, r1, #24
 8010a74:	d50b      	bpl.n	8010a8e <_printf_i+0xa2>
 8010a76:	6806      	ldr	r6, [r0, #0]
 8010a78:	601a      	str	r2, [r3, #0]
 8010a7a:	2e00      	cmp	r6, #0
 8010a7c:	da03      	bge.n	8010a86 <_printf_i+0x9a>
 8010a7e:	232d      	movs	r3, #45	@ 0x2d
 8010a80:	9a03      	ldr	r2, [sp, #12]
 8010a82:	4276      	negs	r6, r6
 8010a84:	7013      	strb	r3, [r2, #0]
 8010a86:	4b5d      	ldr	r3, [pc, #372]	@ (8010bfc <_printf_i+0x210>)
 8010a88:	270a      	movs	r7, #10
 8010a8a:	9304      	str	r3, [sp, #16]
 8010a8c:	e018      	b.n	8010ac0 <_printf_i+0xd4>
 8010a8e:	6806      	ldr	r6, [r0, #0]
 8010a90:	601a      	str	r2, [r3, #0]
 8010a92:	0649      	lsls	r1, r1, #25
 8010a94:	d5f1      	bpl.n	8010a7a <_printf_i+0x8e>
 8010a96:	b236      	sxth	r6, r6
 8010a98:	e7ef      	b.n	8010a7a <_printf_i+0x8e>
 8010a9a:	6808      	ldr	r0, [r1, #0]
 8010a9c:	6819      	ldr	r1, [r3, #0]
 8010a9e:	c940      	ldmia	r1!, {r6}
 8010aa0:	0605      	lsls	r5, r0, #24
 8010aa2:	d402      	bmi.n	8010aaa <_printf_i+0xbe>
 8010aa4:	0640      	lsls	r0, r0, #25
 8010aa6:	d500      	bpl.n	8010aaa <_printf_i+0xbe>
 8010aa8:	b2b6      	uxth	r6, r6
 8010aaa:	6019      	str	r1, [r3, #0]
 8010aac:	4b53      	ldr	r3, [pc, #332]	@ (8010bfc <_printf_i+0x210>)
 8010aae:	270a      	movs	r7, #10
 8010ab0:	9304      	str	r3, [sp, #16]
 8010ab2:	2a6f      	cmp	r2, #111	@ 0x6f
 8010ab4:	d100      	bne.n	8010ab8 <_printf_i+0xcc>
 8010ab6:	3f02      	subs	r7, #2
 8010ab8:	0023      	movs	r3, r4
 8010aba:	2200      	movs	r2, #0
 8010abc:	3343      	adds	r3, #67	@ 0x43
 8010abe:	701a      	strb	r2, [r3, #0]
 8010ac0:	6863      	ldr	r3, [r4, #4]
 8010ac2:	60a3      	str	r3, [r4, #8]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	db06      	blt.n	8010ad6 <_printf_i+0xea>
 8010ac8:	2104      	movs	r1, #4
 8010aca:	6822      	ldr	r2, [r4, #0]
 8010acc:	9d03      	ldr	r5, [sp, #12]
 8010ace:	438a      	bics	r2, r1
 8010ad0:	6022      	str	r2, [r4, #0]
 8010ad2:	4333      	orrs	r3, r6
 8010ad4:	d00c      	beq.n	8010af0 <_printf_i+0x104>
 8010ad6:	9d03      	ldr	r5, [sp, #12]
 8010ad8:	0030      	movs	r0, r6
 8010ada:	0039      	movs	r1, r7
 8010adc:	f7ef fbc0 	bl	8000260 <__aeabi_uidivmod>
 8010ae0:	9b04      	ldr	r3, [sp, #16]
 8010ae2:	3d01      	subs	r5, #1
 8010ae4:	5c5b      	ldrb	r3, [r3, r1]
 8010ae6:	702b      	strb	r3, [r5, #0]
 8010ae8:	0033      	movs	r3, r6
 8010aea:	0006      	movs	r6, r0
 8010aec:	429f      	cmp	r7, r3
 8010aee:	d9f3      	bls.n	8010ad8 <_printf_i+0xec>
 8010af0:	2f08      	cmp	r7, #8
 8010af2:	d109      	bne.n	8010b08 <_printf_i+0x11c>
 8010af4:	6823      	ldr	r3, [r4, #0]
 8010af6:	07db      	lsls	r3, r3, #31
 8010af8:	d506      	bpl.n	8010b08 <_printf_i+0x11c>
 8010afa:	6862      	ldr	r2, [r4, #4]
 8010afc:	6923      	ldr	r3, [r4, #16]
 8010afe:	429a      	cmp	r2, r3
 8010b00:	dc02      	bgt.n	8010b08 <_printf_i+0x11c>
 8010b02:	2330      	movs	r3, #48	@ 0x30
 8010b04:	3d01      	subs	r5, #1
 8010b06:	702b      	strb	r3, [r5, #0]
 8010b08:	9b03      	ldr	r3, [sp, #12]
 8010b0a:	1b5b      	subs	r3, r3, r5
 8010b0c:	6123      	str	r3, [r4, #16]
 8010b0e:	9b07      	ldr	r3, [sp, #28]
 8010b10:	0021      	movs	r1, r4
 8010b12:	9300      	str	r3, [sp, #0]
 8010b14:	9805      	ldr	r0, [sp, #20]
 8010b16:	9b06      	ldr	r3, [sp, #24]
 8010b18:	aa09      	add	r2, sp, #36	@ 0x24
 8010b1a:	f7ff fef7 	bl	801090c <_printf_common>
 8010b1e:	3001      	adds	r0, #1
 8010b20:	d148      	bne.n	8010bb4 <_printf_i+0x1c8>
 8010b22:	2001      	movs	r0, #1
 8010b24:	4240      	negs	r0, r0
 8010b26:	b00b      	add	sp, #44	@ 0x2c
 8010b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010b2a:	2220      	movs	r2, #32
 8010b2c:	6809      	ldr	r1, [r1, #0]
 8010b2e:	430a      	orrs	r2, r1
 8010b30:	6022      	str	r2, [r4, #0]
 8010b32:	2278      	movs	r2, #120	@ 0x78
 8010b34:	4932      	ldr	r1, [pc, #200]	@ (8010c00 <_printf_i+0x214>)
 8010b36:	9104      	str	r1, [sp, #16]
 8010b38:	0021      	movs	r1, r4
 8010b3a:	3145      	adds	r1, #69	@ 0x45
 8010b3c:	700a      	strb	r2, [r1, #0]
 8010b3e:	6819      	ldr	r1, [r3, #0]
 8010b40:	6822      	ldr	r2, [r4, #0]
 8010b42:	c940      	ldmia	r1!, {r6}
 8010b44:	0610      	lsls	r0, r2, #24
 8010b46:	d402      	bmi.n	8010b4e <_printf_i+0x162>
 8010b48:	0650      	lsls	r0, r2, #25
 8010b4a:	d500      	bpl.n	8010b4e <_printf_i+0x162>
 8010b4c:	b2b6      	uxth	r6, r6
 8010b4e:	6019      	str	r1, [r3, #0]
 8010b50:	07d3      	lsls	r3, r2, #31
 8010b52:	d502      	bpl.n	8010b5a <_printf_i+0x16e>
 8010b54:	2320      	movs	r3, #32
 8010b56:	4313      	orrs	r3, r2
 8010b58:	6023      	str	r3, [r4, #0]
 8010b5a:	2e00      	cmp	r6, #0
 8010b5c:	d001      	beq.n	8010b62 <_printf_i+0x176>
 8010b5e:	2710      	movs	r7, #16
 8010b60:	e7aa      	b.n	8010ab8 <_printf_i+0xcc>
 8010b62:	2220      	movs	r2, #32
 8010b64:	6823      	ldr	r3, [r4, #0]
 8010b66:	4393      	bics	r3, r2
 8010b68:	6023      	str	r3, [r4, #0]
 8010b6a:	e7f8      	b.n	8010b5e <_printf_i+0x172>
 8010b6c:	681a      	ldr	r2, [r3, #0]
 8010b6e:	680d      	ldr	r5, [r1, #0]
 8010b70:	1d10      	adds	r0, r2, #4
 8010b72:	6949      	ldr	r1, [r1, #20]
 8010b74:	6018      	str	r0, [r3, #0]
 8010b76:	6813      	ldr	r3, [r2, #0]
 8010b78:	062e      	lsls	r6, r5, #24
 8010b7a:	d501      	bpl.n	8010b80 <_printf_i+0x194>
 8010b7c:	6019      	str	r1, [r3, #0]
 8010b7e:	e002      	b.n	8010b86 <_printf_i+0x19a>
 8010b80:	066d      	lsls	r5, r5, #25
 8010b82:	d5fb      	bpl.n	8010b7c <_printf_i+0x190>
 8010b84:	8019      	strh	r1, [r3, #0]
 8010b86:	2300      	movs	r3, #0
 8010b88:	9d03      	ldr	r5, [sp, #12]
 8010b8a:	6123      	str	r3, [r4, #16]
 8010b8c:	e7bf      	b.n	8010b0e <_printf_i+0x122>
 8010b8e:	681a      	ldr	r2, [r3, #0]
 8010b90:	1d11      	adds	r1, r2, #4
 8010b92:	6019      	str	r1, [r3, #0]
 8010b94:	6815      	ldr	r5, [r2, #0]
 8010b96:	2100      	movs	r1, #0
 8010b98:	0028      	movs	r0, r5
 8010b9a:	6862      	ldr	r2, [r4, #4]
 8010b9c:	f000 f9a8 	bl	8010ef0 <memchr>
 8010ba0:	2800      	cmp	r0, #0
 8010ba2:	d001      	beq.n	8010ba8 <_printf_i+0x1bc>
 8010ba4:	1b40      	subs	r0, r0, r5
 8010ba6:	6060      	str	r0, [r4, #4]
 8010ba8:	6863      	ldr	r3, [r4, #4]
 8010baa:	6123      	str	r3, [r4, #16]
 8010bac:	2300      	movs	r3, #0
 8010bae:	9a03      	ldr	r2, [sp, #12]
 8010bb0:	7013      	strb	r3, [r2, #0]
 8010bb2:	e7ac      	b.n	8010b0e <_printf_i+0x122>
 8010bb4:	002a      	movs	r2, r5
 8010bb6:	6923      	ldr	r3, [r4, #16]
 8010bb8:	9906      	ldr	r1, [sp, #24]
 8010bba:	9805      	ldr	r0, [sp, #20]
 8010bbc:	9d07      	ldr	r5, [sp, #28]
 8010bbe:	47a8      	blx	r5
 8010bc0:	3001      	adds	r0, #1
 8010bc2:	d0ae      	beq.n	8010b22 <_printf_i+0x136>
 8010bc4:	6823      	ldr	r3, [r4, #0]
 8010bc6:	079b      	lsls	r3, r3, #30
 8010bc8:	d415      	bmi.n	8010bf6 <_printf_i+0x20a>
 8010bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010bcc:	68e0      	ldr	r0, [r4, #12]
 8010bce:	4298      	cmp	r0, r3
 8010bd0:	daa9      	bge.n	8010b26 <_printf_i+0x13a>
 8010bd2:	0018      	movs	r0, r3
 8010bd4:	e7a7      	b.n	8010b26 <_printf_i+0x13a>
 8010bd6:	0022      	movs	r2, r4
 8010bd8:	2301      	movs	r3, #1
 8010bda:	9906      	ldr	r1, [sp, #24]
 8010bdc:	9805      	ldr	r0, [sp, #20]
 8010bde:	9e07      	ldr	r6, [sp, #28]
 8010be0:	3219      	adds	r2, #25
 8010be2:	47b0      	blx	r6
 8010be4:	3001      	adds	r0, #1
 8010be6:	d09c      	beq.n	8010b22 <_printf_i+0x136>
 8010be8:	3501      	adds	r5, #1
 8010bea:	68e3      	ldr	r3, [r4, #12]
 8010bec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010bee:	1a9b      	subs	r3, r3, r2
 8010bf0:	42ab      	cmp	r3, r5
 8010bf2:	dcf0      	bgt.n	8010bd6 <_printf_i+0x1ea>
 8010bf4:	e7e9      	b.n	8010bca <_printf_i+0x1de>
 8010bf6:	2500      	movs	r5, #0
 8010bf8:	e7f7      	b.n	8010bea <_printf_i+0x1fe>
 8010bfa:	46c0      	nop			@ (mov r8, r8)
 8010bfc:	0801c42c 	.word	0x0801c42c
 8010c00:	0801c43d 	.word	0x0801c43d

08010c04 <__sflush_r>:
 8010c04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c06:	220c      	movs	r2, #12
 8010c08:	5e8b      	ldrsh	r3, [r1, r2]
 8010c0a:	0005      	movs	r5, r0
 8010c0c:	000c      	movs	r4, r1
 8010c0e:	071a      	lsls	r2, r3, #28
 8010c10:	d456      	bmi.n	8010cc0 <__sflush_r+0xbc>
 8010c12:	684a      	ldr	r2, [r1, #4]
 8010c14:	2a00      	cmp	r2, #0
 8010c16:	dc02      	bgt.n	8010c1e <__sflush_r+0x1a>
 8010c18:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8010c1a:	2a00      	cmp	r2, #0
 8010c1c:	dd4e      	ble.n	8010cbc <__sflush_r+0xb8>
 8010c1e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8010c20:	2f00      	cmp	r7, #0
 8010c22:	d04b      	beq.n	8010cbc <__sflush_r+0xb8>
 8010c24:	2200      	movs	r2, #0
 8010c26:	2080      	movs	r0, #128	@ 0x80
 8010c28:	682e      	ldr	r6, [r5, #0]
 8010c2a:	602a      	str	r2, [r5, #0]
 8010c2c:	001a      	movs	r2, r3
 8010c2e:	0140      	lsls	r0, r0, #5
 8010c30:	6a21      	ldr	r1, [r4, #32]
 8010c32:	4002      	ands	r2, r0
 8010c34:	4203      	tst	r3, r0
 8010c36:	d033      	beq.n	8010ca0 <__sflush_r+0x9c>
 8010c38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010c3a:	89a3      	ldrh	r3, [r4, #12]
 8010c3c:	075b      	lsls	r3, r3, #29
 8010c3e:	d506      	bpl.n	8010c4e <__sflush_r+0x4a>
 8010c40:	6863      	ldr	r3, [r4, #4]
 8010c42:	1ad2      	subs	r2, r2, r3
 8010c44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d001      	beq.n	8010c4e <__sflush_r+0x4a>
 8010c4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010c4c:	1ad2      	subs	r2, r2, r3
 8010c4e:	2300      	movs	r3, #0
 8010c50:	0028      	movs	r0, r5
 8010c52:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8010c54:	6a21      	ldr	r1, [r4, #32]
 8010c56:	47b8      	blx	r7
 8010c58:	89a2      	ldrh	r2, [r4, #12]
 8010c5a:	1c43      	adds	r3, r0, #1
 8010c5c:	d106      	bne.n	8010c6c <__sflush_r+0x68>
 8010c5e:	6829      	ldr	r1, [r5, #0]
 8010c60:	291d      	cmp	r1, #29
 8010c62:	d846      	bhi.n	8010cf2 <__sflush_r+0xee>
 8010c64:	4b29      	ldr	r3, [pc, #164]	@ (8010d0c <__sflush_r+0x108>)
 8010c66:	40cb      	lsrs	r3, r1
 8010c68:	07db      	lsls	r3, r3, #31
 8010c6a:	d542      	bpl.n	8010cf2 <__sflush_r+0xee>
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	6063      	str	r3, [r4, #4]
 8010c70:	6923      	ldr	r3, [r4, #16]
 8010c72:	6023      	str	r3, [r4, #0]
 8010c74:	04d2      	lsls	r2, r2, #19
 8010c76:	d505      	bpl.n	8010c84 <__sflush_r+0x80>
 8010c78:	1c43      	adds	r3, r0, #1
 8010c7a:	d102      	bne.n	8010c82 <__sflush_r+0x7e>
 8010c7c:	682b      	ldr	r3, [r5, #0]
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d100      	bne.n	8010c84 <__sflush_r+0x80>
 8010c82:	6560      	str	r0, [r4, #84]	@ 0x54
 8010c84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c86:	602e      	str	r6, [r5, #0]
 8010c88:	2900      	cmp	r1, #0
 8010c8a:	d017      	beq.n	8010cbc <__sflush_r+0xb8>
 8010c8c:	0023      	movs	r3, r4
 8010c8e:	3344      	adds	r3, #68	@ 0x44
 8010c90:	4299      	cmp	r1, r3
 8010c92:	d002      	beq.n	8010c9a <__sflush_r+0x96>
 8010c94:	0028      	movs	r0, r5
 8010c96:	f7fe fa5f 	bl	800f158 <_free_r>
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8010c9e:	e00d      	b.n	8010cbc <__sflush_r+0xb8>
 8010ca0:	2301      	movs	r3, #1
 8010ca2:	0028      	movs	r0, r5
 8010ca4:	47b8      	blx	r7
 8010ca6:	0002      	movs	r2, r0
 8010ca8:	1c43      	adds	r3, r0, #1
 8010caa:	d1c6      	bne.n	8010c3a <__sflush_r+0x36>
 8010cac:	682b      	ldr	r3, [r5, #0]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d0c3      	beq.n	8010c3a <__sflush_r+0x36>
 8010cb2:	2b1d      	cmp	r3, #29
 8010cb4:	d001      	beq.n	8010cba <__sflush_r+0xb6>
 8010cb6:	2b16      	cmp	r3, #22
 8010cb8:	d11a      	bne.n	8010cf0 <__sflush_r+0xec>
 8010cba:	602e      	str	r6, [r5, #0]
 8010cbc:	2000      	movs	r0, #0
 8010cbe:	e01e      	b.n	8010cfe <__sflush_r+0xfa>
 8010cc0:	690e      	ldr	r6, [r1, #16]
 8010cc2:	2e00      	cmp	r6, #0
 8010cc4:	d0fa      	beq.n	8010cbc <__sflush_r+0xb8>
 8010cc6:	680f      	ldr	r7, [r1, #0]
 8010cc8:	600e      	str	r6, [r1, #0]
 8010cca:	1bba      	subs	r2, r7, r6
 8010ccc:	9201      	str	r2, [sp, #4]
 8010cce:	2200      	movs	r2, #0
 8010cd0:	079b      	lsls	r3, r3, #30
 8010cd2:	d100      	bne.n	8010cd6 <__sflush_r+0xd2>
 8010cd4:	694a      	ldr	r2, [r1, #20]
 8010cd6:	60a2      	str	r2, [r4, #8]
 8010cd8:	9b01      	ldr	r3, [sp, #4]
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	ddee      	ble.n	8010cbc <__sflush_r+0xb8>
 8010cde:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8010ce0:	0032      	movs	r2, r6
 8010ce2:	001f      	movs	r7, r3
 8010ce4:	0028      	movs	r0, r5
 8010ce6:	9b01      	ldr	r3, [sp, #4]
 8010ce8:	6a21      	ldr	r1, [r4, #32]
 8010cea:	47b8      	blx	r7
 8010cec:	2800      	cmp	r0, #0
 8010cee:	dc07      	bgt.n	8010d00 <__sflush_r+0xfc>
 8010cf0:	89a2      	ldrh	r2, [r4, #12]
 8010cf2:	2340      	movs	r3, #64	@ 0x40
 8010cf4:	2001      	movs	r0, #1
 8010cf6:	4313      	orrs	r3, r2
 8010cf8:	b21b      	sxth	r3, r3
 8010cfa:	81a3      	strh	r3, [r4, #12]
 8010cfc:	4240      	negs	r0, r0
 8010cfe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010d00:	9b01      	ldr	r3, [sp, #4]
 8010d02:	1836      	adds	r6, r6, r0
 8010d04:	1a1b      	subs	r3, r3, r0
 8010d06:	9301      	str	r3, [sp, #4]
 8010d08:	e7e6      	b.n	8010cd8 <__sflush_r+0xd4>
 8010d0a:	46c0      	nop			@ (mov r8, r8)
 8010d0c:	20400001 	.word	0x20400001

08010d10 <_fflush_r>:
 8010d10:	690b      	ldr	r3, [r1, #16]
 8010d12:	b570      	push	{r4, r5, r6, lr}
 8010d14:	0005      	movs	r5, r0
 8010d16:	000c      	movs	r4, r1
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d102      	bne.n	8010d22 <_fflush_r+0x12>
 8010d1c:	2500      	movs	r5, #0
 8010d1e:	0028      	movs	r0, r5
 8010d20:	bd70      	pop	{r4, r5, r6, pc}
 8010d22:	2800      	cmp	r0, #0
 8010d24:	d004      	beq.n	8010d30 <_fflush_r+0x20>
 8010d26:	6a03      	ldr	r3, [r0, #32]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d101      	bne.n	8010d30 <_fflush_r+0x20>
 8010d2c:	f7fe f8ce 	bl	800eecc <__sinit>
 8010d30:	220c      	movs	r2, #12
 8010d32:	5ea3      	ldrsh	r3, [r4, r2]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d0f1      	beq.n	8010d1c <_fflush_r+0xc>
 8010d38:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010d3a:	07d2      	lsls	r2, r2, #31
 8010d3c:	d404      	bmi.n	8010d48 <_fflush_r+0x38>
 8010d3e:	059b      	lsls	r3, r3, #22
 8010d40:	d402      	bmi.n	8010d48 <_fflush_r+0x38>
 8010d42:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d44:	f7fe f9f7 	bl	800f136 <__retarget_lock_acquire_recursive>
 8010d48:	0028      	movs	r0, r5
 8010d4a:	0021      	movs	r1, r4
 8010d4c:	f7ff ff5a 	bl	8010c04 <__sflush_r>
 8010d50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010d52:	0005      	movs	r5, r0
 8010d54:	07db      	lsls	r3, r3, #31
 8010d56:	d4e2      	bmi.n	8010d1e <_fflush_r+0xe>
 8010d58:	89a3      	ldrh	r3, [r4, #12]
 8010d5a:	059b      	lsls	r3, r3, #22
 8010d5c:	d4df      	bmi.n	8010d1e <_fflush_r+0xe>
 8010d5e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d60:	f7fe f9ea 	bl	800f138 <__retarget_lock_release_recursive>
 8010d64:	e7db      	b.n	8010d1e <_fflush_r+0xe>

08010d66 <__swbuf_r>:
 8010d66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d68:	0006      	movs	r6, r0
 8010d6a:	000d      	movs	r5, r1
 8010d6c:	0014      	movs	r4, r2
 8010d6e:	2800      	cmp	r0, #0
 8010d70:	d004      	beq.n	8010d7c <__swbuf_r+0x16>
 8010d72:	6a03      	ldr	r3, [r0, #32]
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d101      	bne.n	8010d7c <__swbuf_r+0x16>
 8010d78:	f7fe f8a8 	bl	800eecc <__sinit>
 8010d7c:	69a3      	ldr	r3, [r4, #24]
 8010d7e:	60a3      	str	r3, [r4, #8]
 8010d80:	89a3      	ldrh	r3, [r4, #12]
 8010d82:	071b      	lsls	r3, r3, #28
 8010d84:	d502      	bpl.n	8010d8c <__swbuf_r+0x26>
 8010d86:	6923      	ldr	r3, [r4, #16]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d109      	bne.n	8010da0 <__swbuf_r+0x3a>
 8010d8c:	0021      	movs	r1, r4
 8010d8e:	0030      	movs	r0, r6
 8010d90:	f000 f82c 	bl	8010dec <__swsetup_r>
 8010d94:	2800      	cmp	r0, #0
 8010d96:	d003      	beq.n	8010da0 <__swbuf_r+0x3a>
 8010d98:	2501      	movs	r5, #1
 8010d9a:	426d      	negs	r5, r5
 8010d9c:	0028      	movs	r0, r5
 8010d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010da0:	6923      	ldr	r3, [r4, #16]
 8010da2:	6820      	ldr	r0, [r4, #0]
 8010da4:	b2ef      	uxtb	r7, r5
 8010da6:	1ac0      	subs	r0, r0, r3
 8010da8:	6963      	ldr	r3, [r4, #20]
 8010daa:	b2ed      	uxtb	r5, r5
 8010dac:	4283      	cmp	r3, r0
 8010dae:	dc05      	bgt.n	8010dbc <__swbuf_r+0x56>
 8010db0:	0021      	movs	r1, r4
 8010db2:	0030      	movs	r0, r6
 8010db4:	f7ff ffac 	bl	8010d10 <_fflush_r>
 8010db8:	2800      	cmp	r0, #0
 8010dba:	d1ed      	bne.n	8010d98 <__swbuf_r+0x32>
 8010dbc:	68a3      	ldr	r3, [r4, #8]
 8010dbe:	3001      	adds	r0, #1
 8010dc0:	3b01      	subs	r3, #1
 8010dc2:	60a3      	str	r3, [r4, #8]
 8010dc4:	6823      	ldr	r3, [r4, #0]
 8010dc6:	1c5a      	adds	r2, r3, #1
 8010dc8:	6022      	str	r2, [r4, #0]
 8010dca:	701f      	strb	r7, [r3, #0]
 8010dcc:	6963      	ldr	r3, [r4, #20]
 8010dce:	4283      	cmp	r3, r0
 8010dd0:	d004      	beq.n	8010ddc <__swbuf_r+0x76>
 8010dd2:	89a3      	ldrh	r3, [r4, #12]
 8010dd4:	07db      	lsls	r3, r3, #31
 8010dd6:	d5e1      	bpl.n	8010d9c <__swbuf_r+0x36>
 8010dd8:	2d0a      	cmp	r5, #10
 8010dda:	d1df      	bne.n	8010d9c <__swbuf_r+0x36>
 8010ddc:	0021      	movs	r1, r4
 8010dde:	0030      	movs	r0, r6
 8010de0:	f7ff ff96 	bl	8010d10 <_fflush_r>
 8010de4:	2800      	cmp	r0, #0
 8010de6:	d0d9      	beq.n	8010d9c <__swbuf_r+0x36>
 8010de8:	e7d6      	b.n	8010d98 <__swbuf_r+0x32>
	...

08010dec <__swsetup_r>:
 8010dec:	4b2d      	ldr	r3, [pc, #180]	@ (8010ea4 <__swsetup_r+0xb8>)
 8010dee:	b570      	push	{r4, r5, r6, lr}
 8010df0:	0005      	movs	r5, r0
 8010df2:	6818      	ldr	r0, [r3, #0]
 8010df4:	000c      	movs	r4, r1
 8010df6:	2800      	cmp	r0, #0
 8010df8:	d004      	beq.n	8010e04 <__swsetup_r+0x18>
 8010dfa:	6a03      	ldr	r3, [r0, #32]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d101      	bne.n	8010e04 <__swsetup_r+0x18>
 8010e00:	f7fe f864 	bl	800eecc <__sinit>
 8010e04:	220c      	movs	r2, #12
 8010e06:	5ea3      	ldrsh	r3, [r4, r2]
 8010e08:	071a      	lsls	r2, r3, #28
 8010e0a:	d423      	bmi.n	8010e54 <__swsetup_r+0x68>
 8010e0c:	06da      	lsls	r2, r3, #27
 8010e0e:	d407      	bmi.n	8010e20 <__swsetup_r+0x34>
 8010e10:	2209      	movs	r2, #9
 8010e12:	602a      	str	r2, [r5, #0]
 8010e14:	2240      	movs	r2, #64	@ 0x40
 8010e16:	2001      	movs	r0, #1
 8010e18:	4313      	orrs	r3, r2
 8010e1a:	81a3      	strh	r3, [r4, #12]
 8010e1c:	4240      	negs	r0, r0
 8010e1e:	e03a      	b.n	8010e96 <__swsetup_r+0xaa>
 8010e20:	075b      	lsls	r3, r3, #29
 8010e22:	d513      	bpl.n	8010e4c <__swsetup_r+0x60>
 8010e24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010e26:	2900      	cmp	r1, #0
 8010e28:	d008      	beq.n	8010e3c <__swsetup_r+0x50>
 8010e2a:	0023      	movs	r3, r4
 8010e2c:	3344      	adds	r3, #68	@ 0x44
 8010e2e:	4299      	cmp	r1, r3
 8010e30:	d002      	beq.n	8010e38 <__swsetup_r+0x4c>
 8010e32:	0028      	movs	r0, r5
 8010e34:	f7fe f990 	bl	800f158 <_free_r>
 8010e38:	2300      	movs	r3, #0
 8010e3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e3c:	2224      	movs	r2, #36	@ 0x24
 8010e3e:	89a3      	ldrh	r3, [r4, #12]
 8010e40:	4393      	bics	r3, r2
 8010e42:	81a3      	strh	r3, [r4, #12]
 8010e44:	2300      	movs	r3, #0
 8010e46:	6063      	str	r3, [r4, #4]
 8010e48:	6923      	ldr	r3, [r4, #16]
 8010e4a:	6023      	str	r3, [r4, #0]
 8010e4c:	2308      	movs	r3, #8
 8010e4e:	89a2      	ldrh	r2, [r4, #12]
 8010e50:	4313      	orrs	r3, r2
 8010e52:	81a3      	strh	r3, [r4, #12]
 8010e54:	6923      	ldr	r3, [r4, #16]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d10b      	bne.n	8010e72 <__swsetup_r+0x86>
 8010e5a:	21a0      	movs	r1, #160	@ 0xa0
 8010e5c:	2280      	movs	r2, #128	@ 0x80
 8010e5e:	89a3      	ldrh	r3, [r4, #12]
 8010e60:	0089      	lsls	r1, r1, #2
 8010e62:	0092      	lsls	r2, r2, #2
 8010e64:	400b      	ands	r3, r1
 8010e66:	4293      	cmp	r3, r2
 8010e68:	d003      	beq.n	8010e72 <__swsetup_r+0x86>
 8010e6a:	0021      	movs	r1, r4
 8010e6c:	0028      	movs	r0, r5
 8010e6e:	f000 f90b 	bl	8011088 <__smakebuf_r>
 8010e72:	220c      	movs	r2, #12
 8010e74:	5ea3      	ldrsh	r3, [r4, r2]
 8010e76:	2101      	movs	r1, #1
 8010e78:	001a      	movs	r2, r3
 8010e7a:	400a      	ands	r2, r1
 8010e7c:	420b      	tst	r3, r1
 8010e7e:	d00b      	beq.n	8010e98 <__swsetup_r+0xac>
 8010e80:	2200      	movs	r2, #0
 8010e82:	60a2      	str	r2, [r4, #8]
 8010e84:	6962      	ldr	r2, [r4, #20]
 8010e86:	4252      	negs	r2, r2
 8010e88:	61a2      	str	r2, [r4, #24]
 8010e8a:	2000      	movs	r0, #0
 8010e8c:	6922      	ldr	r2, [r4, #16]
 8010e8e:	4282      	cmp	r2, r0
 8010e90:	d101      	bne.n	8010e96 <__swsetup_r+0xaa>
 8010e92:	061a      	lsls	r2, r3, #24
 8010e94:	d4be      	bmi.n	8010e14 <__swsetup_r+0x28>
 8010e96:	bd70      	pop	{r4, r5, r6, pc}
 8010e98:	0799      	lsls	r1, r3, #30
 8010e9a:	d400      	bmi.n	8010e9e <__swsetup_r+0xb2>
 8010e9c:	6962      	ldr	r2, [r4, #20]
 8010e9e:	60a2      	str	r2, [r4, #8]
 8010ea0:	e7f3      	b.n	8010e8a <__swsetup_r+0x9e>
 8010ea2:	46c0      	nop			@ (mov r8, r8)
 8010ea4:	20000188 	.word	0x20000188

08010ea8 <memmove>:
 8010ea8:	b510      	push	{r4, lr}
 8010eaa:	4288      	cmp	r0, r1
 8010eac:	d902      	bls.n	8010eb4 <memmove+0xc>
 8010eae:	188b      	adds	r3, r1, r2
 8010eb0:	4298      	cmp	r0, r3
 8010eb2:	d308      	bcc.n	8010ec6 <memmove+0x1e>
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	429a      	cmp	r2, r3
 8010eb8:	d007      	beq.n	8010eca <memmove+0x22>
 8010eba:	5ccc      	ldrb	r4, [r1, r3]
 8010ebc:	54c4      	strb	r4, [r0, r3]
 8010ebe:	3301      	adds	r3, #1
 8010ec0:	e7f9      	b.n	8010eb6 <memmove+0xe>
 8010ec2:	5c8b      	ldrb	r3, [r1, r2]
 8010ec4:	5483      	strb	r3, [r0, r2]
 8010ec6:	3a01      	subs	r2, #1
 8010ec8:	d2fb      	bcs.n	8010ec2 <memmove+0x1a>
 8010eca:	bd10      	pop	{r4, pc}

08010ecc <_sbrk_r>:
 8010ecc:	2300      	movs	r3, #0
 8010ece:	b570      	push	{r4, r5, r6, lr}
 8010ed0:	4d06      	ldr	r5, [pc, #24]	@ (8010eec <_sbrk_r+0x20>)
 8010ed2:	0004      	movs	r4, r0
 8010ed4:	0008      	movs	r0, r1
 8010ed6:	602b      	str	r3, [r5, #0]
 8010ed8:	f7f7 fa9e 	bl	8008418 <_sbrk>
 8010edc:	1c43      	adds	r3, r0, #1
 8010ede:	d103      	bne.n	8010ee8 <_sbrk_r+0x1c>
 8010ee0:	682b      	ldr	r3, [r5, #0]
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d000      	beq.n	8010ee8 <_sbrk_r+0x1c>
 8010ee6:	6023      	str	r3, [r4, #0]
 8010ee8:	bd70      	pop	{r4, r5, r6, pc}
 8010eea:	46c0      	nop			@ (mov r8, r8)
 8010eec:	20001634 	.word	0x20001634

08010ef0 <memchr>:
 8010ef0:	b2c9      	uxtb	r1, r1
 8010ef2:	1882      	adds	r2, r0, r2
 8010ef4:	4290      	cmp	r0, r2
 8010ef6:	d101      	bne.n	8010efc <memchr+0xc>
 8010ef8:	2000      	movs	r0, #0
 8010efa:	4770      	bx	lr
 8010efc:	7803      	ldrb	r3, [r0, #0]
 8010efe:	428b      	cmp	r3, r1
 8010f00:	d0fb      	beq.n	8010efa <memchr+0xa>
 8010f02:	3001      	adds	r0, #1
 8010f04:	e7f6      	b.n	8010ef4 <memchr+0x4>
	...

08010f08 <__assert_func>:
 8010f08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8010f0a:	0014      	movs	r4, r2
 8010f0c:	001a      	movs	r2, r3
 8010f0e:	4b09      	ldr	r3, [pc, #36]	@ (8010f34 <__assert_func+0x2c>)
 8010f10:	0005      	movs	r5, r0
 8010f12:	681b      	ldr	r3, [r3, #0]
 8010f14:	000e      	movs	r6, r1
 8010f16:	68d8      	ldr	r0, [r3, #12]
 8010f18:	4b07      	ldr	r3, [pc, #28]	@ (8010f38 <__assert_func+0x30>)
 8010f1a:	2c00      	cmp	r4, #0
 8010f1c:	d101      	bne.n	8010f22 <__assert_func+0x1a>
 8010f1e:	4b07      	ldr	r3, [pc, #28]	@ (8010f3c <__assert_func+0x34>)
 8010f20:	001c      	movs	r4, r3
 8010f22:	4907      	ldr	r1, [pc, #28]	@ (8010f40 <__assert_func+0x38>)
 8010f24:	9301      	str	r3, [sp, #4]
 8010f26:	9402      	str	r4, [sp, #8]
 8010f28:	002b      	movs	r3, r5
 8010f2a:	9600      	str	r6, [sp, #0]
 8010f2c:	f000 f872 	bl	8011014 <fiprintf>
 8010f30:	f000 f910 	bl	8011154 <abort>
 8010f34:	20000188 	.word	0x20000188
 8010f38:	0801c44e 	.word	0x0801c44e
 8010f3c:	0801c489 	.word	0x0801c489
 8010f40:	0801c45b 	.word	0x0801c45b

08010f44 <_calloc_r>:
 8010f44:	b570      	push	{r4, r5, r6, lr}
 8010f46:	0c0b      	lsrs	r3, r1, #16
 8010f48:	0c15      	lsrs	r5, r2, #16
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d11e      	bne.n	8010f8c <_calloc_r+0x48>
 8010f4e:	2d00      	cmp	r5, #0
 8010f50:	d10c      	bne.n	8010f6c <_calloc_r+0x28>
 8010f52:	b289      	uxth	r1, r1
 8010f54:	b294      	uxth	r4, r2
 8010f56:	434c      	muls	r4, r1
 8010f58:	0021      	movs	r1, r4
 8010f5a:	f7fe fcc3 	bl	800f8e4 <_malloc_r>
 8010f5e:	1e05      	subs	r5, r0, #0
 8010f60:	d01b      	beq.n	8010f9a <_calloc_r+0x56>
 8010f62:	0022      	movs	r2, r4
 8010f64:	2100      	movs	r1, #0
 8010f66:	f7fe f853 	bl	800f010 <memset>
 8010f6a:	e016      	b.n	8010f9a <_calloc_r+0x56>
 8010f6c:	1c2b      	adds	r3, r5, #0
 8010f6e:	1c0c      	adds	r4, r1, #0
 8010f70:	b289      	uxth	r1, r1
 8010f72:	b292      	uxth	r2, r2
 8010f74:	434a      	muls	r2, r1
 8010f76:	b29b      	uxth	r3, r3
 8010f78:	b2a1      	uxth	r1, r4
 8010f7a:	4359      	muls	r1, r3
 8010f7c:	0c14      	lsrs	r4, r2, #16
 8010f7e:	190c      	adds	r4, r1, r4
 8010f80:	0c23      	lsrs	r3, r4, #16
 8010f82:	d107      	bne.n	8010f94 <_calloc_r+0x50>
 8010f84:	0424      	lsls	r4, r4, #16
 8010f86:	b292      	uxth	r2, r2
 8010f88:	4314      	orrs	r4, r2
 8010f8a:	e7e5      	b.n	8010f58 <_calloc_r+0x14>
 8010f8c:	2d00      	cmp	r5, #0
 8010f8e:	d101      	bne.n	8010f94 <_calloc_r+0x50>
 8010f90:	1c14      	adds	r4, r2, #0
 8010f92:	e7ed      	b.n	8010f70 <_calloc_r+0x2c>
 8010f94:	230c      	movs	r3, #12
 8010f96:	2500      	movs	r5, #0
 8010f98:	6003      	str	r3, [r0, #0]
 8010f9a:	0028      	movs	r0, r5
 8010f9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010fa0 <malloc>:
 8010fa0:	b510      	push	{r4, lr}
 8010fa2:	4b03      	ldr	r3, [pc, #12]	@ (8010fb0 <malloc+0x10>)
 8010fa4:	0001      	movs	r1, r0
 8010fa6:	6818      	ldr	r0, [r3, #0]
 8010fa8:	f7fe fc9c 	bl	800f8e4 <_malloc_r>
 8010fac:	bd10      	pop	{r4, pc}
 8010fae:	46c0      	nop			@ (mov r8, r8)
 8010fb0:	20000188 	.word	0x20000188

08010fb4 <_realloc_r>:
 8010fb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010fb6:	0006      	movs	r6, r0
 8010fb8:	000c      	movs	r4, r1
 8010fba:	0015      	movs	r5, r2
 8010fbc:	2900      	cmp	r1, #0
 8010fbe:	d105      	bne.n	8010fcc <_realloc_r+0x18>
 8010fc0:	0011      	movs	r1, r2
 8010fc2:	f7fe fc8f 	bl	800f8e4 <_malloc_r>
 8010fc6:	0004      	movs	r4, r0
 8010fc8:	0020      	movs	r0, r4
 8010fca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010fcc:	2a00      	cmp	r2, #0
 8010fce:	d103      	bne.n	8010fd8 <_realloc_r+0x24>
 8010fd0:	f7fe f8c2 	bl	800f158 <_free_r>
 8010fd4:	002c      	movs	r4, r5
 8010fd6:	e7f7      	b.n	8010fc8 <_realloc_r+0x14>
 8010fd8:	f000 f8c3 	bl	8011162 <_malloc_usable_size_r>
 8010fdc:	0007      	movs	r7, r0
 8010fde:	4285      	cmp	r5, r0
 8010fe0:	d802      	bhi.n	8010fe8 <_realloc_r+0x34>
 8010fe2:	0843      	lsrs	r3, r0, #1
 8010fe4:	42ab      	cmp	r3, r5
 8010fe6:	d3ef      	bcc.n	8010fc8 <_realloc_r+0x14>
 8010fe8:	0029      	movs	r1, r5
 8010fea:	0030      	movs	r0, r6
 8010fec:	f7fe fc7a 	bl	800f8e4 <_malloc_r>
 8010ff0:	9001      	str	r0, [sp, #4]
 8010ff2:	2800      	cmp	r0, #0
 8010ff4:	d101      	bne.n	8010ffa <_realloc_r+0x46>
 8010ff6:	9c01      	ldr	r4, [sp, #4]
 8010ff8:	e7e6      	b.n	8010fc8 <_realloc_r+0x14>
 8010ffa:	002a      	movs	r2, r5
 8010ffc:	42bd      	cmp	r5, r7
 8010ffe:	d900      	bls.n	8011002 <_realloc_r+0x4e>
 8011000:	003a      	movs	r2, r7
 8011002:	0021      	movs	r1, r4
 8011004:	9801      	ldr	r0, [sp, #4]
 8011006:	f7fe f898 	bl	800f13a <memcpy>
 801100a:	0021      	movs	r1, r4
 801100c:	0030      	movs	r0, r6
 801100e:	f7fe f8a3 	bl	800f158 <_free_r>
 8011012:	e7f0      	b.n	8010ff6 <_realloc_r+0x42>

08011014 <fiprintf>:
 8011014:	b40e      	push	{r1, r2, r3}
 8011016:	b517      	push	{r0, r1, r2, r4, lr}
 8011018:	4c05      	ldr	r4, [pc, #20]	@ (8011030 <fiprintf+0x1c>)
 801101a:	ab05      	add	r3, sp, #20
 801101c:	cb04      	ldmia	r3!, {r2}
 801101e:	0001      	movs	r1, r0
 8011020:	6820      	ldr	r0, [r4, #0]
 8011022:	9301      	str	r3, [sp, #4]
 8011024:	f7ff fb56 	bl	80106d4 <_vfiprintf_r>
 8011028:	bc1e      	pop	{r1, r2, r3, r4}
 801102a:	bc08      	pop	{r3}
 801102c:	b003      	add	sp, #12
 801102e:	4718      	bx	r3
 8011030:	20000188 	.word	0x20000188

08011034 <__swhatbuf_r>:
 8011034:	b570      	push	{r4, r5, r6, lr}
 8011036:	000e      	movs	r6, r1
 8011038:	001d      	movs	r5, r3
 801103a:	230e      	movs	r3, #14
 801103c:	5ec9      	ldrsh	r1, [r1, r3]
 801103e:	0014      	movs	r4, r2
 8011040:	b096      	sub	sp, #88	@ 0x58
 8011042:	2900      	cmp	r1, #0
 8011044:	da0c      	bge.n	8011060 <__swhatbuf_r+0x2c>
 8011046:	89b2      	ldrh	r2, [r6, #12]
 8011048:	2380      	movs	r3, #128	@ 0x80
 801104a:	0011      	movs	r1, r2
 801104c:	4019      	ands	r1, r3
 801104e:	421a      	tst	r2, r3
 8011050:	d114      	bne.n	801107c <__swhatbuf_r+0x48>
 8011052:	2380      	movs	r3, #128	@ 0x80
 8011054:	00db      	lsls	r3, r3, #3
 8011056:	2000      	movs	r0, #0
 8011058:	6029      	str	r1, [r5, #0]
 801105a:	6023      	str	r3, [r4, #0]
 801105c:	b016      	add	sp, #88	@ 0x58
 801105e:	bd70      	pop	{r4, r5, r6, pc}
 8011060:	466a      	mov	r2, sp
 8011062:	f000 f853 	bl	801110c <_fstat_r>
 8011066:	2800      	cmp	r0, #0
 8011068:	dbed      	blt.n	8011046 <__swhatbuf_r+0x12>
 801106a:	23f0      	movs	r3, #240	@ 0xf0
 801106c:	9901      	ldr	r1, [sp, #4]
 801106e:	021b      	lsls	r3, r3, #8
 8011070:	4019      	ands	r1, r3
 8011072:	4b04      	ldr	r3, [pc, #16]	@ (8011084 <__swhatbuf_r+0x50>)
 8011074:	18c9      	adds	r1, r1, r3
 8011076:	424b      	negs	r3, r1
 8011078:	4159      	adcs	r1, r3
 801107a:	e7ea      	b.n	8011052 <__swhatbuf_r+0x1e>
 801107c:	2100      	movs	r1, #0
 801107e:	2340      	movs	r3, #64	@ 0x40
 8011080:	e7e9      	b.n	8011056 <__swhatbuf_r+0x22>
 8011082:	46c0      	nop			@ (mov r8, r8)
 8011084:	ffffe000 	.word	0xffffe000

08011088 <__smakebuf_r>:
 8011088:	b5f0      	push	{r4, r5, r6, r7, lr}
 801108a:	2602      	movs	r6, #2
 801108c:	898b      	ldrh	r3, [r1, #12]
 801108e:	0005      	movs	r5, r0
 8011090:	000c      	movs	r4, r1
 8011092:	b085      	sub	sp, #20
 8011094:	4233      	tst	r3, r6
 8011096:	d007      	beq.n	80110a8 <__smakebuf_r+0x20>
 8011098:	0023      	movs	r3, r4
 801109a:	3347      	adds	r3, #71	@ 0x47
 801109c:	6023      	str	r3, [r4, #0]
 801109e:	6123      	str	r3, [r4, #16]
 80110a0:	2301      	movs	r3, #1
 80110a2:	6163      	str	r3, [r4, #20]
 80110a4:	b005      	add	sp, #20
 80110a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110a8:	ab03      	add	r3, sp, #12
 80110aa:	aa02      	add	r2, sp, #8
 80110ac:	f7ff ffc2 	bl	8011034 <__swhatbuf_r>
 80110b0:	9f02      	ldr	r7, [sp, #8]
 80110b2:	9001      	str	r0, [sp, #4]
 80110b4:	0039      	movs	r1, r7
 80110b6:	0028      	movs	r0, r5
 80110b8:	f7fe fc14 	bl	800f8e4 <_malloc_r>
 80110bc:	2800      	cmp	r0, #0
 80110be:	d108      	bne.n	80110d2 <__smakebuf_r+0x4a>
 80110c0:	220c      	movs	r2, #12
 80110c2:	5ea3      	ldrsh	r3, [r4, r2]
 80110c4:	059a      	lsls	r2, r3, #22
 80110c6:	d4ed      	bmi.n	80110a4 <__smakebuf_r+0x1c>
 80110c8:	2203      	movs	r2, #3
 80110ca:	4393      	bics	r3, r2
 80110cc:	431e      	orrs	r6, r3
 80110ce:	81a6      	strh	r6, [r4, #12]
 80110d0:	e7e2      	b.n	8011098 <__smakebuf_r+0x10>
 80110d2:	2380      	movs	r3, #128	@ 0x80
 80110d4:	89a2      	ldrh	r2, [r4, #12]
 80110d6:	6020      	str	r0, [r4, #0]
 80110d8:	4313      	orrs	r3, r2
 80110da:	81a3      	strh	r3, [r4, #12]
 80110dc:	9b03      	ldr	r3, [sp, #12]
 80110de:	6120      	str	r0, [r4, #16]
 80110e0:	6167      	str	r7, [r4, #20]
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d00c      	beq.n	8011100 <__smakebuf_r+0x78>
 80110e6:	0028      	movs	r0, r5
 80110e8:	230e      	movs	r3, #14
 80110ea:	5ee1      	ldrsh	r1, [r4, r3]
 80110ec:	f000 f820 	bl	8011130 <_isatty_r>
 80110f0:	2800      	cmp	r0, #0
 80110f2:	d005      	beq.n	8011100 <__smakebuf_r+0x78>
 80110f4:	2303      	movs	r3, #3
 80110f6:	89a2      	ldrh	r2, [r4, #12]
 80110f8:	439a      	bics	r2, r3
 80110fa:	3b02      	subs	r3, #2
 80110fc:	4313      	orrs	r3, r2
 80110fe:	81a3      	strh	r3, [r4, #12]
 8011100:	89a3      	ldrh	r3, [r4, #12]
 8011102:	9a01      	ldr	r2, [sp, #4]
 8011104:	4313      	orrs	r3, r2
 8011106:	81a3      	strh	r3, [r4, #12]
 8011108:	e7cc      	b.n	80110a4 <__smakebuf_r+0x1c>
	...

0801110c <_fstat_r>:
 801110c:	2300      	movs	r3, #0
 801110e:	b570      	push	{r4, r5, r6, lr}
 8011110:	4d06      	ldr	r5, [pc, #24]	@ (801112c <_fstat_r+0x20>)
 8011112:	0004      	movs	r4, r0
 8011114:	0008      	movs	r0, r1
 8011116:	0011      	movs	r1, r2
 8011118:	602b      	str	r3, [r5, #0]
 801111a:	f7f7 f95a 	bl	80083d2 <_fstat>
 801111e:	1c43      	adds	r3, r0, #1
 8011120:	d103      	bne.n	801112a <_fstat_r+0x1e>
 8011122:	682b      	ldr	r3, [r5, #0]
 8011124:	2b00      	cmp	r3, #0
 8011126:	d000      	beq.n	801112a <_fstat_r+0x1e>
 8011128:	6023      	str	r3, [r4, #0]
 801112a:	bd70      	pop	{r4, r5, r6, pc}
 801112c:	20001634 	.word	0x20001634

08011130 <_isatty_r>:
 8011130:	2300      	movs	r3, #0
 8011132:	b570      	push	{r4, r5, r6, lr}
 8011134:	4d06      	ldr	r5, [pc, #24]	@ (8011150 <_isatty_r+0x20>)
 8011136:	0004      	movs	r4, r0
 8011138:	0008      	movs	r0, r1
 801113a:	602b      	str	r3, [r5, #0]
 801113c:	f7f7 f957 	bl	80083ee <_isatty>
 8011140:	1c43      	adds	r3, r0, #1
 8011142:	d103      	bne.n	801114c <_isatty_r+0x1c>
 8011144:	682b      	ldr	r3, [r5, #0]
 8011146:	2b00      	cmp	r3, #0
 8011148:	d000      	beq.n	801114c <_isatty_r+0x1c>
 801114a:	6023      	str	r3, [r4, #0]
 801114c:	bd70      	pop	{r4, r5, r6, pc}
 801114e:	46c0      	nop			@ (mov r8, r8)
 8011150:	20001634 	.word	0x20001634

08011154 <abort>:
 8011154:	2006      	movs	r0, #6
 8011156:	b510      	push	{r4, lr}
 8011158:	f000 f834 	bl	80111c4 <raise>
 801115c:	2001      	movs	r0, #1
 801115e:	f7f7 f8e8 	bl	8008332 <_exit>

08011162 <_malloc_usable_size_r>:
 8011162:	1f0b      	subs	r3, r1, #4
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	1f18      	subs	r0, r3, #4
 8011168:	2b00      	cmp	r3, #0
 801116a:	da01      	bge.n	8011170 <_malloc_usable_size_r+0xe>
 801116c:	580b      	ldr	r3, [r1, r0]
 801116e:	18c0      	adds	r0, r0, r3
 8011170:	4770      	bx	lr

08011172 <_raise_r>:
 8011172:	b570      	push	{r4, r5, r6, lr}
 8011174:	0004      	movs	r4, r0
 8011176:	000d      	movs	r5, r1
 8011178:	291f      	cmp	r1, #31
 801117a:	d904      	bls.n	8011186 <_raise_r+0x14>
 801117c:	2316      	movs	r3, #22
 801117e:	6003      	str	r3, [r0, #0]
 8011180:	2001      	movs	r0, #1
 8011182:	4240      	negs	r0, r0
 8011184:	bd70      	pop	{r4, r5, r6, pc}
 8011186:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8011188:	2b00      	cmp	r3, #0
 801118a:	d004      	beq.n	8011196 <_raise_r+0x24>
 801118c:	008a      	lsls	r2, r1, #2
 801118e:	189b      	adds	r3, r3, r2
 8011190:	681a      	ldr	r2, [r3, #0]
 8011192:	2a00      	cmp	r2, #0
 8011194:	d108      	bne.n	80111a8 <_raise_r+0x36>
 8011196:	0020      	movs	r0, r4
 8011198:	f000 f830 	bl	80111fc <_getpid_r>
 801119c:	002a      	movs	r2, r5
 801119e:	0001      	movs	r1, r0
 80111a0:	0020      	movs	r0, r4
 80111a2:	f000 f819 	bl	80111d8 <_kill_r>
 80111a6:	e7ed      	b.n	8011184 <_raise_r+0x12>
 80111a8:	2a01      	cmp	r2, #1
 80111aa:	d009      	beq.n	80111c0 <_raise_r+0x4e>
 80111ac:	1c51      	adds	r1, r2, #1
 80111ae:	d103      	bne.n	80111b8 <_raise_r+0x46>
 80111b0:	2316      	movs	r3, #22
 80111b2:	6003      	str	r3, [r0, #0]
 80111b4:	2001      	movs	r0, #1
 80111b6:	e7e5      	b.n	8011184 <_raise_r+0x12>
 80111b8:	2100      	movs	r1, #0
 80111ba:	0028      	movs	r0, r5
 80111bc:	6019      	str	r1, [r3, #0]
 80111be:	4790      	blx	r2
 80111c0:	2000      	movs	r0, #0
 80111c2:	e7df      	b.n	8011184 <_raise_r+0x12>

080111c4 <raise>:
 80111c4:	b510      	push	{r4, lr}
 80111c6:	4b03      	ldr	r3, [pc, #12]	@ (80111d4 <raise+0x10>)
 80111c8:	0001      	movs	r1, r0
 80111ca:	6818      	ldr	r0, [r3, #0]
 80111cc:	f7ff ffd1 	bl	8011172 <_raise_r>
 80111d0:	bd10      	pop	{r4, pc}
 80111d2:	46c0      	nop			@ (mov r8, r8)
 80111d4:	20000188 	.word	0x20000188

080111d8 <_kill_r>:
 80111d8:	2300      	movs	r3, #0
 80111da:	b570      	push	{r4, r5, r6, lr}
 80111dc:	4d06      	ldr	r5, [pc, #24]	@ (80111f8 <_kill_r+0x20>)
 80111de:	0004      	movs	r4, r0
 80111e0:	0008      	movs	r0, r1
 80111e2:	0011      	movs	r1, r2
 80111e4:	602b      	str	r3, [r5, #0]
 80111e6:	f7f7 f894 	bl	8008312 <_kill>
 80111ea:	1c43      	adds	r3, r0, #1
 80111ec:	d103      	bne.n	80111f6 <_kill_r+0x1e>
 80111ee:	682b      	ldr	r3, [r5, #0]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d000      	beq.n	80111f6 <_kill_r+0x1e>
 80111f4:	6023      	str	r3, [r4, #0]
 80111f6:	bd70      	pop	{r4, r5, r6, pc}
 80111f8:	20001634 	.word	0x20001634

080111fc <_getpid_r>:
 80111fc:	b510      	push	{r4, lr}
 80111fe:	f7f7 f882 	bl	8008306 <_getpid>
 8011202:	bd10      	pop	{r4, pc}

08011204 <fmod>:
 8011204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011206:	0014      	movs	r4, r2
 8011208:	001d      	movs	r5, r3
 801120a:	9000      	str	r0, [sp, #0]
 801120c:	9101      	str	r1, [sp, #4]
 801120e:	f000 f92d 	bl	801146c <__ieee754_fmod>
 8011212:	0022      	movs	r2, r4
 8011214:	0006      	movs	r6, r0
 8011216:	000f      	movs	r7, r1
 8011218:	9800      	ldr	r0, [sp, #0]
 801121a:	9901      	ldr	r1, [sp, #4]
 801121c:	002b      	movs	r3, r5
 801121e:	f7f2 fa81 	bl	8003724 <__aeabi_dcmpun>
 8011222:	2800      	cmp	r0, #0
 8011224:	d113      	bne.n	801124e <fmod+0x4a>
 8011226:	2200      	movs	r2, #0
 8011228:	2300      	movs	r3, #0
 801122a:	0020      	movs	r0, r4
 801122c:	0029      	movs	r1, r5
 801122e:	f7ef f917 	bl	8000460 <__aeabi_dcmpeq>
 8011232:	2800      	cmp	r0, #0
 8011234:	d00b      	beq.n	801124e <fmod+0x4a>
 8011236:	f7fd ff53 	bl	800f0e0 <__errno>
 801123a:	2321      	movs	r3, #33	@ 0x21
 801123c:	2200      	movs	r2, #0
 801123e:	6003      	str	r3, [r0, #0]
 8011240:	2300      	movs	r3, #0
 8011242:	0010      	movs	r0, r2
 8011244:	0019      	movs	r1, r3
 8011246:	f7f0 ff43 	bl	80020d0 <__aeabi_ddiv>
 801124a:	0006      	movs	r6, r0
 801124c:	000f      	movs	r7, r1
 801124e:	0030      	movs	r0, r6
 8011250:	0039      	movs	r1, r7
 8011252:	b003      	add	sp, #12
 8011254:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011256 <sqrt>:
 8011256:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011258:	0004      	movs	r4, r0
 801125a:	000d      	movs	r5, r1
 801125c:	f000 f822 	bl	80112a4 <__ieee754_sqrt>
 8011260:	0022      	movs	r2, r4
 8011262:	0006      	movs	r6, r0
 8011264:	000f      	movs	r7, r1
 8011266:	002b      	movs	r3, r5
 8011268:	0020      	movs	r0, r4
 801126a:	0029      	movs	r1, r5
 801126c:	f7f2 fa5a 	bl	8003724 <__aeabi_dcmpun>
 8011270:	2800      	cmp	r0, #0
 8011272:	d113      	bne.n	801129c <sqrt+0x46>
 8011274:	2200      	movs	r2, #0
 8011276:	2300      	movs	r3, #0
 8011278:	0020      	movs	r0, r4
 801127a:	0029      	movs	r1, r5
 801127c:	f7ef f8f6 	bl	800046c <__aeabi_dcmplt>
 8011280:	2800      	cmp	r0, #0
 8011282:	d00b      	beq.n	801129c <sqrt+0x46>
 8011284:	f7fd ff2c 	bl	800f0e0 <__errno>
 8011288:	2321      	movs	r3, #33	@ 0x21
 801128a:	2200      	movs	r2, #0
 801128c:	6003      	str	r3, [r0, #0]
 801128e:	2300      	movs	r3, #0
 8011290:	0010      	movs	r0, r2
 8011292:	0019      	movs	r1, r3
 8011294:	f7f0 ff1c 	bl	80020d0 <__aeabi_ddiv>
 8011298:	0006      	movs	r6, r0
 801129a:	000f      	movs	r7, r1
 801129c:	0030      	movs	r0, r6
 801129e:	0039      	movs	r1, r7
 80112a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080112a4 <__ieee754_sqrt>:
 80112a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112a6:	000a      	movs	r2, r1
 80112a8:	000d      	movs	r5, r1
 80112aa:	496b      	ldr	r1, [pc, #428]	@ (8011458 <__ieee754_sqrt+0x1b4>)
 80112ac:	0004      	movs	r4, r0
 80112ae:	0003      	movs	r3, r0
 80112b0:	0008      	movs	r0, r1
 80112b2:	b087      	sub	sp, #28
 80112b4:	4028      	ands	r0, r5
 80112b6:	4288      	cmp	r0, r1
 80112b8:	d111      	bne.n	80112de <__ieee754_sqrt+0x3a>
 80112ba:	0022      	movs	r2, r4
 80112bc:	002b      	movs	r3, r5
 80112be:	0020      	movs	r0, r4
 80112c0:	0029      	movs	r1, r5
 80112c2:	f7f1 fb3f 	bl	8002944 <__aeabi_dmul>
 80112c6:	0002      	movs	r2, r0
 80112c8:	000b      	movs	r3, r1
 80112ca:	0020      	movs	r0, r4
 80112cc:	0029      	movs	r1, r5
 80112ce:	f7f0 fb39 	bl	8001944 <__aeabi_dadd>
 80112d2:	0004      	movs	r4, r0
 80112d4:	000d      	movs	r5, r1
 80112d6:	0020      	movs	r0, r4
 80112d8:	0029      	movs	r1, r5
 80112da:	b007      	add	sp, #28
 80112dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80112de:	2d00      	cmp	r5, #0
 80112e0:	dc11      	bgt.n	8011306 <__ieee754_sqrt+0x62>
 80112e2:	0069      	lsls	r1, r5, #1
 80112e4:	0849      	lsrs	r1, r1, #1
 80112e6:	4321      	orrs	r1, r4
 80112e8:	d0f5      	beq.n	80112d6 <__ieee754_sqrt+0x32>
 80112ea:	2000      	movs	r0, #0
 80112ec:	4285      	cmp	r5, r0
 80112ee:	d010      	beq.n	8011312 <__ieee754_sqrt+0x6e>
 80112f0:	0022      	movs	r2, r4
 80112f2:	002b      	movs	r3, r5
 80112f4:	0020      	movs	r0, r4
 80112f6:	0029      	movs	r1, r5
 80112f8:	f7f1 fe0a 	bl	8002f10 <__aeabi_dsub>
 80112fc:	0002      	movs	r2, r0
 80112fe:	000b      	movs	r3, r1
 8011300:	f7f0 fee6 	bl	80020d0 <__aeabi_ddiv>
 8011304:	e7e5      	b.n	80112d2 <__ieee754_sqrt+0x2e>
 8011306:	1528      	asrs	r0, r5, #20
 8011308:	d115      	bne.n	8011336 <__ieee754_sqrt+0x92>
 801130a:	2480      	movs	r4, #128	@ 0x80
 801130c:	2100      	movs	r1, #0
 801130e:	0364      	lsls	r4, r4, #13
 8011310:	e007      	b.n	8011322 <__ieee754_sqrt+0x7e>
 8011312:	0ada      	lsrs	r2, r3, #11
 8011314:	3815      	subs	r0, #21
 8011316:	055b      	lsls	r3, r3, #21
 8011318:	2a00      	cmp	r2, #0
 801131a:	d0fa      	beq.n	8011312 <__ieee754_sqrt+0x6e>
 801131c:	e7f5      	b.n	801130a <__ieee754_sqrt+0x66>
 801131e:	0052      	lsls	r2, r2, #1
 8011320:	3101      	adds	r1, #1
 8011322:	4222      	tst	r2, r4
 8011324:	d0fb      	beq.n	801131e <__ieee754_sqrt+0x7a>
 8011326:	1e4c      	subs	r4, r1, #1
 8011328:	1b00      	subs	r0, r0, r4
 801132a:	2420      	movs	r4, #32
 801132c:	001d      	movs	r5, r3
 801132e:	1a64      	subs	r4, r4, r1
 8011330:	40e5      	lsrs	r5, r4
 8011332:	408b      	lsls	r3, r1
 8011334:	432a      	orrs	r2, r5
 8011336:	4949      	ldr	r1, [pc, #292]	@ (801145c <__ieee754_sqrt+0x1b8>)
 8011338:	0312      	lsls	r2, r2, #12
 801133a:	1844      	adds	r4, r0, r1
 801133c:	2180      	movs	r1, #128	@ 0x80
 801133e:	0b12      	lsrs	r2, r2, #12
 8011340:	0349      	lsls	r1, r1, #13
 8011342:	4311      	orrs	r1, r2
 8011344:	07c0      	lsls	r0, r0, #31
 8011346:	d403      	bmi.n	8011350 <__ieee754_sqrt+0xac>
 8011348:	0fda      	lsrs	r2, r3, #31
 801134a:	0049      	lsls	r1, r1, #1
 801134c:	1851      	adds	r1, r2, r1
 801134e:	005b      	lsls	r3, r3, #1
 8011350:	2500      	movs	r5, #0
 8011352:	1062      	asrs	r2, r4, #1
 8011354:	0049      	lsls	r1, r1, #1
 8011356:	2480      	movs	r4, #128	@ 0x80
 8011358:	9205      	str	r2, [sp, #20]
 801135a:	0fda      	lsrs	r2, r3, #31
 801135c:	1852      	adds	r2, r2, r1
 801135e:	2016      	movs	r0, #22
 8011360:	0029      	movs	r1, r5
 8011362:	005b      	lsls	r3, r3, #1
 8011364:	03a4      	lsls	r4, r4, #14
 8011366:	190e      	adds	r6, r1, r4
 8011368:	4296      	cmp	r6, r2
 801136a:	dc02      	bgt.n	8011372 <__ieee754_sqrt+0xce>
 801136c:	1931      	adds	r1, r6, r4
 801136e:	1b92      	subs	r2, r2, r6
 8011370:	192d      	adds	r5, r5, r4
 8011372:	0fde      	lsrs	r6, r3, #31
 8011374:	0052      	lsls	r2, r2, #1
 8011376:	3801      	subs	r0, #1
 8011378:	1992      	adds	r2, r2, r6
 801137a:	005b      	lsls	r3, r3, #1
 801137c:	0864      	lsrs	r4, r4, #1
 801137e:	2800      	cmp	r0, #0
 8011380:	d1f1      	bne.n	8011366 <__ieee754_sqrt+0xc2>
 8011382:	2620      	movs	r6, #32
 8011384:	2780      	movs	r7, #128	@ 0x80
 8011386:	0004      	movs	r4, r0
 8011388:	9604      	str	r6, [sp, #16]
 801138a:	063f      	lsls	r7, r7, #24
 801138c:	183e      	adds	r6, r7, r0
 801138e:	46b4      	mov	ip, r6
 8011390:	428a      	cmp	r2, r1
 8011392:	dc02      	bgt.n	801139a <__ieee754_sqrt+0xf6>
 8011394:	d114      	bne.n	80113c0 <__ieee754_sqrt+0x11c>
 8011396:	429e      	cmp	r6, r3
 8011398:	d812      	bhi.n	80113c0 <__ieee754_sqrt+0x11c>
 801139a:	4660      	mov	r0, ip
 801139c:	4666      	mov	r6, ip
 801139e:	19c0      	adds	r0, r0, r7
 80113a0:	9100      	str	r1, [sp, #0]
 80113a2:	2e00      	cmp	r6, #0
 80113a4:	da03      	bge.n	80113ae <__ieee754_sqrt+0x10a>
 80113a6:	43c6      	mvns	r6, r0
 80113a8:	0ff6      	lsrs	r6, r6, #31
 80113aa:	198e      	adds	r6, r1, r6
 80113ac:	9600      	str	r6, [sp, #0]
 80113ae:	1a52      	subs	r2, r2, r1
 80113b0:	4563      	cmp	r3, ip
 80113b2:	4189      	sbcs	r1, r1
 80113b4:	4249      	negs	r1, r1
 80113b6:	1a52      	subs	r2, r2, r1
 80113b8:	4661      	mov	r1, ip
 80113ba:	1a5b      	subs	r3, r3, r1
 80113bc:	9900      	ldr	r1, [sp, #0]
 80113be:	19e4      	adds	r4, r4, r7
 80113c0:	0fde      	lsrs	r6, r3, #31
 80113c2:	0052      	lsls	r2, r2, #1
 80113c4:	1992      	adds	r2, r2, r6
 80113c6:	9e04      	ldr	r6, [sp, #16]
 80113c8:	005b      	lsls	r3, r3, #1
 80113ca:	3e01      	subs	r6, #1
 80113cc:	087f      	lsrs	r7, r7, #1
 80113ce:	9604      	str	r6, [sp, #16]
 80113d0:	2e00      	cmp	r6, #0
 80113d2:	d1db      	bne.n	801138c <__ieee754_sqrt+0xe8>
 80113d4:	431a      	orrs	r2, r3
 80113d6:	d01f      	beq.n	8011418 <__ieee754_sqrt+0x174>
 80113d8:	4e21      	ldr	r6, [pc, #132]	@ (8011460 <__ieee754_sqrt+0x1bc>)
 80113da:	4f22      	ldr	r7, [pc, #136]	@ (8011464 <__ieee754_sqrt+0x1c0>)
 80113dc:	6830      	ldr	r0, [r6, #0]
 80113de:	6871      	ldr	r1, [r6, #4]
 80113e0:	683a      	ldr	r2, [r7, #0]
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	9200      	str	r2, [sp, #0]
 80113e6:	9301      	str	r3, [sp, #4]
 80113e8:	6832      	ldr	r2, [r6, #0]
 80113ea:	6873      	ldr	r3, [r6, #4]
 80113ec:	9202      	str	r2, [sp, #8]
 80113ee:	9303      	str	r3, [sp, #12]
 80113f0:	9a00      	ldr	r2, [sp, #0]
 80113f2:	9b01      	ldr	r3, [sp, #4]
 80113f4:	f7f1 fd8c 	bl	8002f10 <__aeabi_dsub>
 80113f8:	0002      	movs	r2, r0
 80113fa:	000b      	movs	r3, r1
 80113fc:	9802      	ldr	r0, [sp, #8]
 80113fe:	9903      	ldr	r1, [sp, #12]
 8011400:	f7ef f83e 	bl	8000480 <__aeabi_dcmple>
 8011404:	2800      	cmp	r0, #0
 8011406:	d007      	beq.n	8011418 <__ieee754_sqrt+0x174>
 8011408:	6830      	ldr	r0, [r6, #0]
 801140a:	6871      	ldr	r1, [r6, #4]
 801140c:	683a      	ldr	r2, [r7, #0]
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	1c67      	adds	r7, r4, #1
 8011412:	d10c      	bne.n	801142e <__ieee754_sqrt+0x18a>
 8011414:	9c04      	ldr	r4, [sp, #16]
 8011416:	3501      	adds	r5, #1
 8011418:	4a13      	ldr	r2, [pc, #76]	@ (8011468 <__ieee754_sqrt+0x1c4>)
 801141a:	106b      	asrs	r3, r5, #1
 801141c:	189b      	adds	r3, r3, r2
 801141e:	9a05      	ldr	r2, [sp, #20]
 8011420:	07ed      	lsls	r5, r5, #31
 8011422:	0864      	lsrs	r4, r4, #1
 8011424:	0512      	lsls	r2, r2, #20
 8011426:	4325      	orrs	r5, r4
 8011428:	0028      	movs	r0, r5
 801142a:	18d1      	adds	r1, r2, r3
 801142c:	e751      	b.n	80112d2 <__ieee754_sqrt+0x2e>
 801142e:	f7f0 fa89 	bl	8001944 <__aeabi_dadd>
 8011432:	6877      	ldr	r7, [r6, #4]
 8011434:	6836      	ldr	r6, [r6, #0]
 8011436:	0002      	movs	r2, r0
 8011438:	000b      	movs	r3, r1
 801143a:	0030      	movs	r0, r6
 801143c:	0039      	movs	r1, r7
 801143e:	f7ef f815 	bl	800046c <__aeabi_dcmplt>
 8011442:	2800      	cmp	r0, #0
 8011444:	d004      	beq.n	8011450 <__ieee754_sqrt+0x1ac>
 8011446:	3402      	adds	r4, #2
 8011448:	4263      	negs	r3, r4
 801144a:	4163      	adcs	r3, r4
 801144c:	18ed      	adds	r5, r5, r3
 801144e:	e7e3      	b.n	8011418 <__ieee754_sqrt+0x174>
 8011450:	2301      	movs	r3, #1
 8011452:	3401      	adds	r4, #1
 8011454:	439c      	bics	r4, r3
 8011456:	e7df      	b.n	8011418 <__ieee754_sqrt+0x174>
 8011458:	7ff00000 	.word	0x7ff00000
 801145c:	fffffc01 	.word	0xfffffc01
 8011460:	0801c6e8 	.word	0x0801c6e8
 8011464:	0801c6e0 	.word	0x0801c6e0
 8011468:	3fe00000 	.word	0x3fe00000

0801146c <__ieee754_fmod>:
 801146c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801146e:	b087      	sub	sp, #28
 8011470:	9200      	str	r2, [sp, #0]
 8011472:	9301      	str	r3, [sp, #4]
 8011474:	9b01      	ldr	r3, [sp, #4]
 8011476:	9e00      	ldr	r6, [sp, #0]
 8011478:	005c      	lsls	r4, r3, #1
 801147a:	0863      	lsrs	r3, r4, #1
 801147c:	001c      	movs	r4, r3
 801147e:	469c      	mov	ip, r3
 8011480:	9604      	str	r6, [sp, #16]
 8011482:	4334      	orrs	r4, r6
 8011484:	d00d      	beq.n	80114a2 <__ieee754_fmod+0x36>
 8011486:	4d7b      	ldr	r5, [pc, #492]	@ (8011674 <__ieee754_fmod+0x208>)
 8011488:	004c      	lsls	r4, r1, #1
 801148a:	9105      	str	r1, [sp, #20]
 801148c:	0864      	lsrs	r4, r4, #1
 801148e:	42ac      	cmp	r4, r5
 8011490:	d807      	bhi.n	80114a2 <__ieee754_fmod+0x36>
 8011492:	4663      	mov	r3, ip
 8011494:	4275      	negs	r5, r6
 8011496:	4335      	orrs	r5, r6
 8011498:	0fed      	lsrs	r5, r5, #31
 801149a:	431d      	orrs	r5, r3
 801149c:	4b76      	ldr	r3, [pc, #472]	@ (8011678 <__ieee754_fmod+0x20c>)
 801149e:	429d      	cmp	r5, r3
 80114a0:	d909      	bls.n	80114b6 <__ieee754_fmod+0x4a>
 80114a2:	9a00      	ldr	r2, [sp, #0]
 80114a4:	9b01      	ldr	r3, [sp, #4]
 80114a6:	f7f1 fa4d 	bl	8002944 <__aeabi_dmul>
 80114aa:	0002      	movs	r2, r0
 80114ac:	000b      	movs	r3, r1
 80114ae:	f7f0 fe0f 	bl	80020d0 <__aeabi_ddiv>
 80114b2:	b007      	add	sp, #28
 80114b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80114b6:	9b05      	ldr	r3, [sp, #20]
 80114b8:	0007      	movs	r7, r0
 80114ba:	0fdb      	lsrs	r3, r3, #31
 80114bc:	07db      	lsls	r3, r3, #31
 80114be:	0005      	movs	r5, r0
 80114c0:	9303      	str	r3, [sp, #12]
 80114c2:	4564      	cmp	r4, ip
 80114c4:	dc0a      	bgt.n	80114dc <__ieee754_fmod+0x70>
 80114c6:	dbf4      	blt.n	80114b2 <__ieee754_fmod+0x46>
 80114c8:	4286      	cmp	r6, r0
 80114ca:	d8f2      	bhi.n	80114b2 <__ieee754_fmod+0x46>
 80114cc:	d106      	bne.n	80114dc <__ieee754_fmod+0x70>
 80114ce:	9a03      	ldr	r2, [sp, #12]
 80114d0:	4b6a      	ldr	r3, [pc, #424]	@ (801167c <__ieee754_fmod+0x210>)
 80114d2:	0f12      	lsrs	r2, r2, #28
 80114d4:	189b      	adds	r3, r3, r2
 80114d6:	6818      	ldr	r0, [r3, #0]
 80114d8:	6859      	ldr	r1, [r3, #4]
 80114da:	e7ea      	b.n	80114b2 <__ieee754_fmod+0x46>
 80114dc:	9b05      	ldr	r3, [sp, #20]
 80114de:	4a66      	ldr	r2, [pc, #408]	@ (8011678 <__ieee754_fmod+0x20c>)
 80114e0:	4213      	tst	r3, r2
 80114e2:	d14e      	bne.n	8011582 <__ieee754_fmod+0x116>
 80114e4:	2c00      	cmp	r4, #0
 80114e6:	d145      	bne.n	8011574 <__ieee754_fmod+0x108>
 80114e8:	0039      	movs	r1, r7
 80114ea:	4865      	ldr	r0, [pc, #404]	@ (8011680 <__ieee754_fmod+0x214>)
 80114ec:	2900      	cmp	r1, #0
 80114ee:	dc3e      	bgt.n	801156e <__ieee754_fmod+0x102>
 80114f0:	4b61      	ldr	r3, [pc, #388]	@ (8011678 <__ieee754_fmod+0x20c>)
 80114f2:	9a01      	ldr	r2, [sp, #4]
 80114f4:	4213      	tst	r3, r2
 80114f6:	d152      	bne.n	801159e <__ieee754_fmod+0x132>
 80114f8:	4663      	mov	r3, ip
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d148      	bne.n	8011590 <__ieee754_fmod+0x124>
 80114fe:	4960      	ldr	r1, [pc, #384]	@ (8011680 <__ieee754_fmod+0x214>)
 8011500:	2e00      	cmp	r6, #0
 8011502:	dc42      	bgt.n	801158a <__ieee754_fmod+0x11e>
 8011504:	4e5f      	ldr	r6, [pc, #380]	@ (8011684 <__ieee754_fmod+0x218>)
 8011506:	42b0      	cmp	r0, r6
 8011508:	db4e      	blt.n	80115a8 <__ieee754_fmod+0x13c>
 801150a:	2480      	movs	r4, #128	@ 0x80
 801150c:	9b05      	ldr	r3, [sp, #20]
 801150e:	0364      	lsls	r4, r4, #13
 8011510:	031f      	lsls	r7, r3, #12
 8011512:	0b3f      	lsrs	r7, r7, #12
 8011514:	433c      	orrs	r4, r7
 8011516:	42b1      	cmp	r1, r6
 8011518:	db5a      	blt.n	80115d0 <__ieee754_fmod+0x164>
 801151a:	2280      	movs	r2, #128	@ 0x80
 801151c:	9b01      	ldr	r3, [sp, #4]
 801151e:	0352      	lsls	r2, r2, #13
 8011520:	031b      	lsls	r3, r3, #12
 8011522:	0b1b      	lsrs	r3, r3, #12
 8011524:	431a      	orrs	r2, r3
 8011526:	4694      	mov	ip, r2
 8011528:	1a40      	subs	r0, r0, r1
 801152a:	4663      	mov	r3, ip
 801152c:	9a04      	ldr	r2, [sp, #16]
 801152e:	1ae3      	subs	r3, r4, r3
 8011530:	1aaa      	subs	r2, r5, r2
 8011532:	2800      	cmp	r0, #0
 8011534:	d166      	bne.n	8011604 <__ieee754_fmod+0x198>
 8011536:	9804      	ldr	r0, [sp, #16]
 8011538:	4285      	cmp	r5, r0
 801153a:	4180      	sbcs	r0, r0
 801153c:	4240      	negs	r0, r0
 801153e:	1a1b      	subs	r3, r3, r0
 8011540:	d501      	bpl.n	8011546 <__ieee754_fmod+0xda>
 8011542:	002a      	movs	r2, r5
 8011544:	0023      	movs	r3, r4
 8011546:	0018      	movs	r0, r3
 8011548:	4310      	orrs	r0, r2
 801154a:	d0c0      	beq.n	80114ce <__ieee754_fmod+0x62>
 801154c:	2080      	movs	r0, #128	@ 0x80
 801154e:	0340      	lsls	r0, r0, #13
 8011550:	4283      	cmp	r3, r0
 8011552:	db6c      	blt.n	801162e <__ieee754_fmod+0x1c2>
 8011554:	42b1      	cmp	r1, r6
 8011556:	db70      	blt.n	801163a <__ieee754_fmod+0x1ce>
 8011558:	484b      	ldr	r0, [pc, #300]	@ (8011688 <__ieee754_fmod+0x21c>)
 801155a:	181b      	adds	r3, r3, r0
 801155c:	9803      	ldr	r0, [sp, #12]
 801155e:	4303      	orrs	r3, r0
 8011560:	484a      	ldr	r0, [pc, #296]	@ (801168c <__ieee754_fmod+0x220>)
 8011562:	1809      	adds	r1, r1, r0
 8011564:	050c      	lsls	r4, r1, #20
 8011566:	4323      	orrs	r3, r4
 8011568:	0019      	movs	r1, r3
 801156a:	0010      	movs	r0, r2
 801156c:	e7a1      	b.n	80114b2 <__ieee754_fmod+0x46>
 801156e:	3801      	subs	r0, #1
 8011570:	0049      	lsls	r1, r1, #1
 8011572:	e7bb      	b.n	80114ec <__ieee754_fmod+0x80>
 8011574:	4843      	ldr	r0, [pc, #268]	@ (8011684 <__ieee754_fmod+0x218>)
 8011576:	02e1      	lsls	r1, r4, #11
 8011578:	2900      	cmp	r1, #0
 801157a:	ddb9      	ble.n	80114f0 <__ieee754_fmod+0x84>
 801157c:	3801      	subs	r0, #1
 801157e:	0049      	lsls	r1, r1, #1
 8011580:	e7fa      	b.n	8011578 <__ieee754_fmod+0x10c>
 8011582:	4b43      	ldr	r3, [pc, #268]	@ (8011690 <__ieee754_fmod+0x224>)
 8011584:	1520      	asrs	r0, r4, #20
 8011586:	18c0      	adds	r0, r0, r3
 8011588:	e7b2      	b.n	80114f0 <__ieee754_fmod+0x84>
 801158a:	3901      	subs	r1, #1
 801158c:	0076      	lsls	r6, r6, #1
 801158e:	e7b7      	b.n	8011500 <__ieee754_fmod+0x94>
 8011590:	493c      	ldr	r1, [pc, #240]	@ (8011684 <__ieee754_fmod+0x218>)
 8011592:	02de      	lsls	r6, r3, #11
 8011594:	2e00      	cmp	r6, #0
 8011596:	ddb5      	ble.n	8011504 <__ieee754_fmod+0x98>
 8011598:	3901      	subs	r1, #1
 801159a:	0076      	lsls	r6, r6, #1
 801159c:	e7fa      	b.n	8011594 <__ieee754_fmod+0x128>
 801159e:	4663      	mov	r3, ip
 80115a0:	1519      	asrs	r1, r3, #20
 80115a2:	4b3b      	ldr	r3, [pc, #236]	@ (8011690 <__ieee754_fmod+0x224>)
 80115a4:	18c9      	adds	r1, r1, r3
 80115a6:	e7ad      	b.n	8011504 <__ieee754_fmod+0x98>
 80115a8:	1a35      	subs	r5, r6, r0
 80115aa:	2d1f      	cmp	r5, #31
 80115ac:	dc0a      	bgt.n	80115c4 <__ieee754_fmod+0x158>
 80115ae:	40ac      	lsls	r4, r5
 80115b0:	4b38      	ldr	r3, [pc, #224]	@ (8011694 <__ieee754_fmod+0x228>)
 80115b2:	0022      	movs	r2, r4
 80115b4:	18c4      	adds	r4, r0, r3
 80115b6:	003b      	movs	r3, r7
 80115b8:	40e3      	lsrs	r3, r4
 80115ba:	40af      	lsls	r7, r5
 80115bc:	001c      	movs	r4, r3
 80115be:	003d      	movs	r5, r7
 80115c0:	4314      	orrs	r4, r2
 80115c2:	e7a8      	b.n	8011516 <__ieee754_fmod+0xaa>
 80115c4:	4c34      	ldr	r4, [pc, #208]	@ (8011698 <__ieee754_fmod+0x22c>)
 80115c6:	2500      	movs	r5, #0
 80115c8:	1a24      	subs	r4, r4, r0
 80115ca:	40a7      	lsls	r7, r4
 80115cc:	003c      	movs	r4, r7
 80115ce:	e7a2      	b.n	8011516 <__ieee754_fmod+0xaa>
 80115d0:	1a77      	subs	r7, r6, r1
 80115d2:	2f1f      	cmp	r7, #31
 80115d4:	dc0f      	bgt.n	80115f6 <__ieee754_fmod+0x18a>
 80115d6:	4663      	mov	r3, ip
 80115d8:	4a2e      	ldr	r2, [pc, #184]	@ (8011694 <__ieee754_fmod+0x228>)
 80115da:	40bb      	lsls	r3, r7
 80115dc:	4694      	mov	ip, r2
 80115de:	448c      	add	ip, r1
 80115e0:	9304      	str	r3, [sp, #16]
 80115e2:	4663      	mov	r3, ip
 80115e4:	9a00      	ldr	r2, [sp, #0]
 80115e6:	40da      	lsrs	r2, r3
 80115e8:	9b04      	ldr	r3, [sp, #16]
 80115ea:	431a      	orrs	r2, r3
 80115ec:	9b00      	ldr	r3, [sp, #0]
 80115ee:	4694      	mov	ip, r2
 80115f0:	40bb      	lsls	r3, r7
 80115f2:	9304      	str	r3, [sp, #16]
 80115f4:	e798      	b.n	8011528 <__ieee754_fmod+0xbc>
 80115f6:	4b28      	ldr	r3, [pc, #160]	@ (8011698 <__ieee754_fmod+0x22c>)
 80115f8:	9a00      	ldr	r2, [sp, #0]
 80115fa:	1a5b      	subs	r3, r3, r1
 80115fc:	409a      	lsls	r2, r3
 80115fe:	2300      	movs	r3, #0
 8011600:	4694      	mov	ip, r2
 8011602:	e7f6      	b.n	80115f2 <__ieee754_fmod+0x186>
 8011604:	9f04      	ldr	r7, [sp, #16]
 8011606:	42bd      	cmp	r5, r7
 8011608:	41bf      	sbcs	r7, r7
 801160a:	427f      	negs	r7, r7
 801160c:	1bdb      	subs	r3, r3, r7
 801160e:	d505      	bpl.n	801161c <__ieee754_fmod+0x1b0>
 8011610:	0feb      	lsrs	r3, r5, #31
 8011612:	0064      	lsls	r4, r4, #1
 8011614:	18e4      	adds	r4, r4, r3
 8011616:	006d      	lsls	r5, r5, #1
 8011618:	3801      	subs	r0, #1
 801161a:	e786      	b.n	801152a <__ieee754_fmod+0xbe>
 801161c:	001c      	movs	r4, r3
 801161e:	4314      	orrs	r4, r2
 8011620:	d100      	bne.n	8011624 <__ieee754_fmod+0x1b8>
 8011622:	e754      	b.n	80114ce <__ieee754_fmod+0x62>
 8011624:	005b      	lsls	r3, r3, #1
 8011626:	0fd4      	lsrs	r4, r2, #31
 8011628:	191c      	adds	r4, r3, r4
 801162a:	0055      	lsls	r5, r2, #1
 801162c:	e7f4      	b.n	8011618 <__ieee754_fmod+0x1ac>
 801162e:	0fd4      	lsrs	r4, r2, #31
 8011630:	005b      	lsls	r3, r3, #1
 8011632:	191b      	adds	r3, r3, r4
 8011634:	0052      	lsls	r2, r2, #1
 8011636:	3901      	subs	r1, #1
 8011638:	e78a      	b.n	8011550 <__ieee754_fmod+0xe4>
 801163a:	1a76      	subs	r6, r6, r1
 801163c:	2e14      	cmp	r6, #20
 801163e:	dc0b      	bgt.n	8011658 <__ieee754_fmod+0x1ec>
 8011640:	40f2      	lsrs	r2, r6
 8011642:	0010      	movs	r0, r2
 8011644:	4a13      	ldr	r2, [pc, #76]	@ (8011694 <__ieee754_fmod+0x228>)
 8011646:	1889      	adds	r1, r1, r2
 8011648:	001a      	movs	r2, r3
 801164a:	408a      	lsls	r2, r1
 801164c:	4133      	asrs	r3, r6
 801164e:	4302      	orrs	r2, r0
 8011650:	9c03      	ldr	r4, [sp, #12]
 8011652:	431c      	orrs	r4, r3
 8011654:	0021      	movs	r1, r4
 8011656:	e788      	b.n	801156a <__ieee754_fmod+0xfe>
 8011658:	2e1f      	cmp	r6, #31
 801165a:	dc06      	bgt.n	801166a <__ieee754_fmod+0x1fe>
 801165c:	480d      	ldr	r0, [pc, #52]	@ (8011694 <__ieee754_fmod+0x228>)
 801165e:	40f2      	lsrs	r2, r6
 8011660:	1809      	adds	r1, r1, r0
 8011662:	408b      	lsls	r3, r1
 8011664:	431a      	orrs	r2, r3
 8011666:	9b03      	ldr	r3, [sp, #12]
 8011668:	e7f2      	b.n	8011650 <__ieee754_fmod+0x1e4>
 801166a:	4a0b      	ldr	r2, [pc, #44]	@ (8011698 <__ieee754_fmod+0x22c>)
 801166c:	1a52      	subs	r2, r2, r1
 801166e:	4113      	asrs	r3, r2
 8011670:	001a      	movs	r2, r3
 8011672:	e7f8      	b.n	8011666 <__ieee754_fmod+0x1fa>
 8011674:	7fefffff 	.word	0x7fefffff
 8011678:	7ff00000 	.word	0x7ff00000
 801167c:	0801c6f0 	.word	0x0801c6f0
 8011680:	fffffbed 	.word	0xfffffbed
 8011684:	fffffc02 	.word	0xfffffc02
 8011688:	fff00000 	.word	0xfff00000
 801168c:	000003ff 	.word	0x000003ff
 8011690:	fffffc01 	.word	0xfffffc01
 8011694:	0000041e 	.word	0x0000041e
 8011698:	fffffbe2 	.word	0xfffffbe2

0801169c <_init>:
 801169c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801169e:	46c0      	nop			@ (mov r8, r8)
 80116a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116a2:	bc08      	pop	{r3}
 80116a4:	469e      	mov	lr, r3
 80116a6:	4770      	bx	lr

080116a8 <_fini>:
 80116a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80116aa:	46c0      	nop			@ (mov r8, r8)
 80116ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80116ae:	bc08      	pop	{r3}
 80116b0:	469e      	mov	lr, r3
 80116b2:	4770      	bx	lr
 80116b4:	0000      	movs	r0, r0
	...

080116b8 <__FLASH_Program_Fast_veneer>:
 80116b8:	b401      	push	{r0}
 80116ba:	4802      	ldr	r0, [pc, #8]	@ (80116c4 <__FLASH_Program_Fast_veneer+0xc>)
 80116bc:	4684      	mov	ip, r0
 80116be:	bc01      	pop	{r0}
 80116c0:	4760      	bx	ip
 80116c2:	bf00      	nop
 80116c4:	200001d9 	.word	0x200001d9

Disassembly of section .data:

20000000 <checkTime>:
20000000:	                                         ..

20000002 <currentMenu>:
20000002:	                                         .

20000003 <canChange>:
20000003:	                                         .

20000004 <SystemCoreClock>:
20000004:	00f42400                                .$..

20000008 <uwTickPrio>:
20000008:	00000004                                ....

2000000c <uwTickFreq>:
2000000c:	00000001                                ....

20000010 <__sglue>:
20000010:	00000000 00000003 200014f8              ........... 

2000001c <__global_locale>:
2000001c:	00000043 00000000 00000000 00000000     C...............
	...
2000003c:	00000043 00000000 00000000 00000000     C...............
	...
2000005c:	00000043 00000000 00000000 00000000     C...............
	...
2000007c:	00000043 00000000 00000000 00000000     C...............
	...
2000009c:	00000043 00000000 00000000 00000000     C...............
	...
200000bc:	00000043 00000000 00000000 00000000     C...............
	...
200000dc:	00000043 00000000 00000000 00000000     C...............
	...
200000fc:	080103ad 0800f9e5 00000000 0801c4e0     ................
2000010c:	0801c324 0801c489 0801c489 0801c489     $...............
2000011c:	0801c489 0801c489 0801c489 0801c489     ................
2000012c:	0801c489 0801c489 ffffffff ffffffff     ................
2000013c:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000164:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20000188 <_impure_ptr>:
20000188:	2000018c                                ... 

2000018c <_impure_data>:
2000018c:	00000000 200014f8 20001560 200015c8     ....... `.. ... 
	...

200001d8 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200001d8:	b580      	push	{r7, lr}
200001da:	b088      	sub	sp, #32
200001dc:	af00      	add	r7, sp, #0
200001de:	6078      	str	r0, [r7, #4]
200001e0:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
200001e2:	231f      	movs	r3, #31
200001e4:	18fb      	adds	r3, r7, r3
200001e6:	2200      	movs	r2, #0
200001e8:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
200001ea:	687b      	ldr	r3, [r7, #4]
200001ec:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
200001ee:	683b      	ldr	r3, [r7, #0]
200001f0:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
200001f2:	4b1a      	ldr	r3, [pc, #104]	@ (2000025c <FLASH_Program_Fast+0x84>)
200001f4:	695a      	ldr	r2, [r3, #20]
200001f6:	4b19      	ldr	r3, [pc, #100]	@ (2000025c <FLASH_Program_Fast+0x84>)
200001f8:	2180      	movs	r1, #128	@ 0x80
200001fa:	02c9      	lsls	r1, r1, #11
200001fc:	430a      	orrs	r2, r1
200001fe:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000200:	f3ef 8310 	mrs	r3, PRIMASK
20000204:	60fb      	str	r3, [r7, #12]
  return(result);
20000206:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000208:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000020a:	b672      	cpsid	i
}
2000020c:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
2000020e:	e00f      	b.n	20000230 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000210:	697a      	ldr	r2, [r7, #20]
20000212:	69bb      	ldr	r3, [r7, #24]
20000214:	6812      	ldr	r2, [r2, #0]
20000216:	601a      	str	r2, [r3, #0]
    src += 4U;
20000218:	697b      	ldr	r3, [r7, #20]
2000021a:	3304      	adds	r3, #4
2000021c:	617b      	str	r3, [r7, #20]
    dest += 4U;
2000021e:	69bb      	ldr	r3, [r7, #24]
20000220:	3304      	adds	r3, #4
20000222:	61bb      	str	r3, [r7, #24]
    index++;
20000224:	211f      	movs	r1, #31
20000226:	187b      	adds	r3, r7, r1
20000228:	781a      	ldrb	r2, [r3, #0]
2000022a:	187b      	adds	r3, r7, r1
2000022c:	3201      	adds	r2, #1
2000022e:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000230:	231f      	movs	r3, #31
20000232:	18fb      	adds	r3, r7, r3
20000234:	781b      	ldrb	r3, [r3, #0]
20000236:	2b3f      	cmp	r3, #63	@ 0x3f
20000238:	d9ea      	bls.n	20000210 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
2000023a:	46c0      	nop			@ (mov r8, r8)
2000023c:	4b07      	ldr	r3, [pc, #28]	@ (2000025c <FLASH_Program_Fast+0x84>)
2000023e:	691a      	ldr	r2, [r3, #16]
20000240:	23c0      	movs	r3, #192	@ 0xc0
20000242:	029b      	lsls	r3, r3, #10
20000244:	4013      	ands	r3, r2
20000246:	d1f9      	bne.n	2000023c <FLASH_Program_Fast+0x64>
20000248:	693b      	ldr	r3, [r7, #16]
2000024a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
2000024c:	68bb      	ldr	r3, [r7, #8]
2000024e:	f383 8810 	msr	PRIMASK, r3
}
20000252:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000254:	46c0      	nop			@ (mov r8, r8)
20000256:	46bd      	mov	sp, r7
20000258:	b008      	add	sp, #32
2000025a:	bd80      	pop	{r7, pc}
2000025c:	40022000 	.word	0x40022000
