<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv</a>
time_elapsed: 0.089s
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
interface class PutImp#(type PUT_T = logic);
          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:2</a>: syntax error, unexpected pure
    pure virtual function void put(PUT_T a);
    ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:2</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
    pure virtual function void put(PUT_T a);
         ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
interface class GetImp#(type GET_T = logic);
          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:6</a>: syntax error, unexpected pure
    pure virtual function GET_T get();
    ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
    pure virtual function GET_T get();
         ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class Fifo#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:9</a>: syntax error, unexpected type, expecting &#39;)&#39;
class Fifo#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
            ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:9</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
class Fifo#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
                                         ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:10</a>: Unsupported: $ expression
    T myFifo [$:DEPTH-1];
              ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:11</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
    virtual function void put(T a);
    ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:11</a>: syntax error, unexpected IDENTIFIER, expecting &#39;)&#39;
    virtual function void put(T a);
                                ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:12</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
        myFifo.push_back(a);
                         ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
    virtual function T get();
    ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:17</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:19</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class Stack#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:19</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
class Stack#(type T = logic, int DEPTH=1) implements PutImp#(T), GetImp#(T);
                                          ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:20</a>: Unsupported: $ expression
    T myFifo [$:DEPTH-1];
              ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:21</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
    virtual function void put(T a);
    ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:21</a>: syntax error, unexpected IDENTIFIER, expecting &#39;)&#39;
    virtual function void put(T a);
                                ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:22</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
        myFifo.push_front(a);
                          ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:24</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
    virtual function T get();
    ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv:27</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: Cannot continue
        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/travis/miniconda/envs/sv-test-env/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/\* <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p158.sv</a>

</pre>
</body>