Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Apr 13 00:39:57 2023
| Host         : LAPTOP-NF4J7LE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_SRT_timing_summary_routed.rpt -pb top_SRT_timing_summary_routed.pb -rpx top_SRT_timing_summary_routed.rpx -warn_on_violation
| Design       : top_SRT
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    560         
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (560)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1514)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (560)
--------------------------
 There are 560 register/latch pins with no clock driven by root clock pin: u_sdu_dm/SDU_wyl/u_DIV/clk_rx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1514)
---------------------------------------------------
 There are 1514 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.629        0.000                      0                  778        0.126        0.000                      0                  778        3.750        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.629        0.000                      0                  778        0.126        0.000                      0                  778        3.750        0.000                       0                   240  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/cstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 1.950ns (20.823%)  route 7.415ns (79.177%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          3.051    11.680    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/A1
    SLICE_X14Y79         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.804 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/O
                         net (fo=5, routed)           0.830    12.634    u_SRT/D[0]
    SLICE_X15Y80         LUT4 (Prop_lut4_I2_O)        0.124    12.758 r  u_SRT/nstate1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.758    u_SRT/nstate1_carry_i_8_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.290 r  u_SRT/nstate1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.290    u_SRT/nstate1_carry_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.404 r  u_SRT/nstate1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.404    u_SRT/nstate1_carry__0_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.518 r  u_SRT/nstate1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.518    u_SRT/nstate1_carry__1_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.632 r  u_SRT/nstate1_carry__2/CO[3]
                         net (fo=1, routed)           0.851    14.483    u_SRT/u_PS/CO[0]
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.124    14.607 r  u_SRT/u_PS/cstate[0]_i_1/O
                         net (fo=1, routed)           0.000    14.607    u_SRT/nstate[0]
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.518    14.941    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
                         clock pessimism              0.301    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X15Y84         FDCE (Setup_fdce_C_D)        0.029    15.235    u_SRT/cstate_reg[0]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/size_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 0.861ns (11.069%)  route 6.918ns (88.931%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          3.051    11.680    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/A1
    SLICE_X14Y79         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.837 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/O
                         net (fo=5, routed)           1.184    13.021    u_SRT/D[10]
    SLICE_X14Y87         FDCE                                         r  u_SRT/size_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.943    u_SRT/CLK
    SLICE_X14Y87         FDCE                                         r  u_SRT/size_reg[10]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X14Y87         FDCE (Setup_fdce_C_D)       -0.294    14.890    u_SRT/size_reg[10]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/temp_data1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 0.861ns (11.267%)  route 6.781ns (88.733%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          3.051    11.680    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/A1
    SLICE_X14Y79         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.837 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/O
                         net (fo=5, routed)           1.047    12.884    u_SRT/D[10]
    SLICE_X14Y76         FDCE                                         r  u_SRT/temp_data1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.509    14.932    u_SRT/CLK
    SLICE_X14Y76         FDCE                                         r  u_SRT/temp_data1_reg[10]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X14Y76         FDCE (Setup_fdce_C_D)       -0.262    14.911    u_SRT/temp_data1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/size_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 0.861ns (11.661%)  route 6.522ns (88.339%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          3.044    11.673    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_25_25/A1
    SLICE_X12Y84         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.830 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_25_25/SP/O
                         net (fo=5, routed)           0.795    12.625    u_SRT/D[25]
    SLICE_X15Y87         FDCE                                         r  u_SRT/size_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.943    u_SRT/CLK
    SLICE_X15Y87         FDCE                                         r  u_SRT/size_reg[25]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X15Y87         FDCE (Setup_fdce_C_D)       -0.292    14.892    u_SRT/size_reg[25]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/size_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 0.861ns (11.820%)  route 6.423ns (88.180%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.794    11.423    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_14_14/A1
    SLICE_X14Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.580 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_14_14/SP/O
                         net (fo=5, routed)           0.946    12.526    u_SRT/D[14]
    SLICE_X15Y86         FDCE                                         r  u_SRT/size_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.942    u_SRT/CLK
    SLICE_X15Y86         FDCE                                         r  u_SRT/size_reg[14]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)       -0.334    14.849    u_SRT/size_reg[14]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/temp_data1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 0.861ns (11.725%)  route 6.482ns (88.275%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.822    11.451    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_29_29/A1
    SLICE_X14Y84         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.608 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_29_29/SP/O
                         net (fo=5, routed)           0.977    12.585    u_SRT/D[29]
    SLICE_X12Y86         FDCE                                         r  u_SRT/temp_data1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.942    u_SRT/CLK
    SLICE_X12Y86         FDCE                                         r  u_SRT/temp_data1_reg[29]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X12Y86         FDCE (Setup_fdce_C_D)       -0.259    14.924    u_SRT/temp_data1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/size_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.861ns (11.953%)  route 6.342ns (88.047%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.822    11.451    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_29_29/A1
    SLICE_X14Y84         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.608 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_29_29/SP/O
                         net (fo=5, routed)           0.837    12.445    u_SRT/D[29]
    SLICE_X13Y87         FDCE                                         r  u_SRT/size_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.943    u_SRT/CLK
    SLICE_X13Y87         FDCE                                         r  u_SRT/size_reg[29]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X13Y87         FDCE (Setup_fdce_C_D)       -0.312    14.872    u_SRT/size_reg[29]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/size_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 0.861ns (11.966%)  route 6.334ns (88.034%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.664    11.293    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_3_3/A1
    SLICE_X14Y80         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.450 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_3_3/SP/O
                         net (fo=5, routed)           0.987    12.437    u_SRT/D[3]
    SLICE_X15Y86         FDCE                                         r  u_SRT/size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.942    u_SRT/CLK
    SLICE_X15Y86         FDCE                                         r  u_SRT/size_reg[3]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)       -0.278    14.905    u_SRT/size_reg[3]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/size_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 0.828ns (11.168%)  route 6.586ns (88.832%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          3.051    11.680    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/A1
    SLICE_X14Y79         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.804 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/O
                         net (fo=5, routed)           0.852    12.656    u_SRT/D[0]
    SLICE_X14Y85         FDCE                                         r  u_SRT/size_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.942    u_SRT/CLK
    SLICE_X14Y85         FDCE                                         r  u_SRT/size_reg[0]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X14Y85         FDCE (Setup_fdce_C_D)       -0.047    15.136    u_SRT/size_reg[0]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -12.656    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/size_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 0.828ns (11.298%)  route 6.501ns (88.702%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.794    11.423    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_13_13/A1
    SLICE_X14Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.547 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_13_13/SP/O
                         net (fo=5, routed)           1.024    12.571    u_SRT/D[13]
    SLICE_X14Y87         FDCE                                         r  u_SRT/size_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520    14.943    u_SRT/CLK
    SLICE_X14Y87         FDCE                                         r  u_SRT/size_reg[13]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X14Y87         FDCE (Setup_fdce_C_D)       -0.034    15.150    u_SRT/size_reg[13]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  2.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.604     1.523    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X3Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/Q
                         net (fo=7, routed)           0.074     1.738    u_sdu_dm/SDU_wyl/u_DIV/cnt[8]
    SLICE_X2Y54          LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  u_sdu_dm/SDU_wyl/u_DIV/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.783    u_sdu_dm/SDU_wyl/u_DIV/cnt_0[6]
    SLICE_X2Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.877     2.042    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X2Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.121     1.657    u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.604     1.523    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X3Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/Q
                         net (fo=7, routed)           0.076     1.740    u_sdu_dm/SDU_wyl/u_DIV/cnt[8]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  u_sdu_dm/SDU_wyl/u_DIV/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.785    u_sdu_dm/SDU_wyl/u_DIV/cnt_0[5]
    SLICE_X2Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.877     2.042    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X2Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.121     1.657    u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_SRT/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/temp_address1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.482    u_SRT/CLK
    SLICE_X29Y79         FDCE                                         r  u_SRT/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  u_SRT/i_reg[4]/Q
                         net (fo=4, routed)           0.133     1.757    u_SRT/ta1[4]
    SLICE_X29Y78         FDCE                                         r  u_SRT/temp_address1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.830     1.995    u_SRT/CLK
    SLICE_X29Y78         FDCE                                         r  u_SRT/temp_address1_reg[4]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X29Y78         FDCE (Hold_fdce_C_D)         0.066     1.561    u_SRT/temp_address1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.472%)  route 0.105ns (33.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.604     1.523    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X2Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/Q
                         net (fo=8, routed)           0.105     1.793    u_sdu_dm/SDU_wyl/u_DIV/cnt[5]
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  u_sdu_dm/SDU_wyl/u_DIV/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.838    u_sdu_dm/SDU_wyl/u_DIV/cnt_0[8]
    SLICE_X3Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.877     2.042    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X3Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092     1.628    u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DIV/clk_rx_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.261%)  route 0.106ns (33.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.604     1.523    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X2Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.687 f  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[5]/Q
                         net (fo=8, routed)           0.106     1.794    u_sdu_dm/SDU_wyl/u_DIV/cnt[5]
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  u_sdu_dm/SDU_wyl/u_DIV/clk_rx_i_1/O
                         net (fo=1, routed)           0.000     1.839    u_sdu_dm/SDU_wyl/u_DIV/clk_rx
    SLICE_X3Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/clk_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.877     2.042    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X3Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/clk_rx_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.091     1.627    u_sdu_dm/SDU_wyl/u_DIV/clk_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_SRT/temp_data2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.186ns (11.314%)  route 1.458ns (88.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.570     1.489    u_SRT/CLK
    SLICE_X13Y83         FDCE                                         r  u_SRT/temp_data2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  u_SRT/temp_data2_reg[21]/Q
                         net (fo=1, routed)           0.337     1.968    u_SRT/temp_data2[21]
    SLICE_X13Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.013 r  u_SRT/dmg1_i_16/O
                         net (fo=2, routed)           1.121     3.133    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/D
    SLICE_X14Y83         RAMD32                                       r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.280     1.718    u_SRT/clk_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.052     1.770 r  u_SRT/dmg1_i_43/O
                         net (fo=1, routed)           0.242     2.012    u_SRT/clk_a
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.119 r  u_SRT/clk_a_BUFG_inst/O
                         net (fo=64, routed)          0.837     2.955    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/WCLK
    SLICE_X14Y83         RAMD32                                       r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/CLK
                         clock pessimism             -0.188     2.767    
    SLICE_X14Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.911    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_SRT/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SRT/temp_address1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.602%)  route 0.167ns (50.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.481    u_SRT/CLK
    SLICE_X30Y79         FDCE                                         r  u_SRT/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  u_SRT/i_reg[2]/Q
                         net (fo=8, routed)           0.167     1.812    u_SRT/ta1[2]
    SLICE_X28Y79         FDCE                                         r  u_SRT/temp_address1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.996    u_SRT/CLK
    SLICE_X28Y79         FDCE                                         r  u_SRT/temp_address1_reg[2]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X28Y79         FDCE (Hold_fdce_C_D)         0.070     1.586    u_SRT/temp_address1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.604     1.523    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X2Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/Q
                         net (fo=8, routed)           0.126     1.814    u_sdu_dm/SDU_wyl/u_DIV/cnt[6]
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.859 r  u_sdu_dm/SDU_wyl/u_DIV/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.859    u_sdu_dm/SDU_wyl/u_DIV/cnt_0[7]
    SLICE_X3Y54          FDPE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.877     2.042    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X3Y54          FDPE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[7]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y54          FDPE (Hold_fdpe_C_D)         0.092     1.628    u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.604     1.523    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X2Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[6]/Q
                         net (fo=8, routed)           0.126     1.814    u_sdu_dm/SDU_wyl/u_DIV/cnt[6]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  u_sdu_dm/SDU_wyl/u_DIV/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.859    u_sdu_dm/SDU_wyl/u_DIV/cnt_0[9]
    SLICE_X3Y54          FDPE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.877     2.042    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X3Y54          FDPE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[9]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X3Y54          FDPE (Hold_fdpe_C_D)         0.092     1.628    u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (69.982%)  route 0.097ns (30.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.604     1.523    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X1Y54          FDPE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDPE (Prop_fdpe_C_Q)         0.128     1.651 r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[1]/Q
                         net (fo=6, routed)           0.097     1.749    u_sdu_dm/SDU_wyl/u_DIV/cnt[1]
    SLICE_X1Y54          LUT6 (Prop_lut6_I5_O)        0.099     1.848 r  u_sdu_dm/SDU_wyl/u_DIV/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.848    u_sdu_dm/SDU_wyl/u_DIV/cnt_0[0]
    SLICE_X1Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.877     2.042    u_sdu_dm/SDU_wyl/u_DIV/CLK
    SLICE_X1Y54          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y54          FDCE (Hold_fdce_C_D)         0.091     1.614    u_sdu_dm/SDU_wyl/u_DIV/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   u_SRT/clk_a_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y84    u_SRT/cstate_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y83    u_SRT/cstate_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X28Y83    u_SRT/cstate_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y69     u_SRT/cycles_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y71     u_SRT/cycles_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y71     u_SRT/cycles_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y72     u_SRT/cycles_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y72     u_SRT/cycles_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y79    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1515 Endpoints
Min Delay          1515 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.897ns  (logic 2.700ns (14.288%)  route 16.197ns (85.712%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.277     6.431    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.555 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.872     9.427    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.583 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/SP/O
                         net (fo=6, routed)           1.260    10.842    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[7]
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.355    11.197 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_170/O
                         net (fo=1, routed)           1.221    12.418    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.542 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_147/O
                         net (fo=1, routed)           0.896    13.438    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    13.562 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_95/O
                         net (fo=1, routed)           0.669    14.232    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[7]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    14.356 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53/O
                         net (fo=1, routed)           0.000    14.356    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_4
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I1_O)      0.214    14.570 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26/O
                         net (fo=1, routed)           1.155    15.725    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.297    16.022 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10/O
                         net (fo=8, routed)           1.564    17.585    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I4_O)        0.152    17.737 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[1]_i_3/O
                         net (fo=1, routed)           0.834    18.571    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[1]_i_3_n_0
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.326    18.897 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[1]_i_1/O
                         net (fo=1, routed)           0.000    18.897    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[1]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.710ns  (logic 2.703ns (14.447%)  route 16.007ns (85.553%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.277     6.431    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.555 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.872     9.427    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.583 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/SP/O
                         net (fo=6, routed)           1.260    10.842    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[7]
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.355    11.197 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_170/O
                         net (fo=1, routed)           1.221    12.418    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.542 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_147/O
                         net (fo=1, routed)           0.896    13.438    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    13.562 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_95/O
                         net (fo=1, routed)           0.669    14.232    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[7]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    14.356 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53/O
                         net (fo=1, routed)           0.000    14.356    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_4
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I1_O)      0.214    14.570 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26/O
                         net (fo=1, routed)           1.155    15.725    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.297    16.022 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10/O
                         net (fo=8, routed)           1.564    17.585    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.154    17.739 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[6]_i_5/O
                         net (fo=1, routed)           0.644    18.383    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[6]_i_5_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I5_O)        0.327    18.710 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[6]_i_1/O
                         net (fo=1, routed)           0.000    18.710    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[6]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.584ns  (logic 2.706ns (14.561%)  route 15.878ns (85.439%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.277     6.431    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.555 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.993     9.548    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/A0
    SLICE_X14Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.704 f  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/O
                         net (fo=5, routed)           1.007    10.711    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[21]
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.355    11.066 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_191/O
                         net (fo=1, routed)           0.810    11.875    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[9]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.124    11.999 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_156/O
                         net (fo=1, routed)           0.914    12.914    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124    13.038 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_127/O
                         net (fo=1, routed)           0.996    14.034    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[21]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.124    14.158 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64/O
                         net (fo=1, routed)           0.000    14.158    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I1_O)      0.214    14.372 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[5]_i_31/O
                         net (fo=1, routed)           1.784    16.156    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3_2
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.297    16.453 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12/O
                         net (fo=8, routed)           0.829    17.282    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12_n_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.152    17.434 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.818    18.252    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[4]
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.332    18.584 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[4]_i_1/O
                         net (fo=1, routed)           0.000    18.584    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[4]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.442ns  (logic 2.706ns (14.673%)  route 15.736ns (85.327%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.277     6.431    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.555 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.993     9.548    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/A0
    SLICE_X14Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.704 f  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/O
                         net (fo=5, routed)           1.007    10.711    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[21]
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.355    11.066 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_191/O
                         net (fo=1, routed)           0.810    11.875    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[9]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.124    11.999 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_156/O
                         net (fo=1, routed)           0.914    12.914    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124    13.038 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_127/O
                         net (fo=1, routed)           0.996    14.034    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[21]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.124    14.158 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64/O
                         net (fo=1, routed)           0.000    14.158    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I1_O)      0.214    14.372 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[5]_i_31/O
                         net (fo=1, routed)           1.784    16.156    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3_2
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.297    16.453 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12/O
                         net (fo=8, routed)           0.829    17.282    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12_n_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.152    17.434 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.677    18.110    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[4]
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.332    18.442 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_2/O
                         net (fo=1, routed)           0.000    18.442    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_2_n_0
    SLICE_X6Y65          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.236ns  (logic 2.470ns (13.545%)  route 15.766ns (86.455%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.277     6.431    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.555 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.872     9.427    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.583 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/SP/O
                         net (fo=6, routed)           1.260    10.842    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[7]
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.355    11.197 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_170/O
                         net (fo=1, routed)           1.221    12.418    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.542 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_147/O
                         net (fo=1, routed)           0.896    13.438    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    13.562 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_95/O
                         net (fo=1, routed)           0.669    14.232    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[7]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    14.356 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53/O
                         net (fo=1, routed)           0.000    14.356    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_4
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I1_O)      0.214    14.570 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26/O
                         net (fo=1, routed)           1.155    15.725    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.297    16.022 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10/O
                         net (fo=8, routed)           1.564    17.585    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124    17.709 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3/O
                         net (fo=1, routed)           0.402    18.112    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[0]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124    18.236 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_1/O
                         net (fo=1, routed)           0.000    18.236    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.985ns  (logic 2.470ns (13.734%)  route 15.515ns (86.266%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.277     6.431    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.555 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.872     9.427    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.583 f  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/SP/O
                         net (fo=6, routed)           1.260    10.842    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[7]
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.355    11.197 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_170/O
                         net (fo=1, routed)           1.221    12.418    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.124    12.542 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_147/O
                         net (fo=1, routed)           0.896    13.438    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    13.562 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_95/O
                         net (fo=1, routed)           0.669    14.232    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[7]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    14.356 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53/O
                         net (fo=1, routed)           0.000    14.356    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_4
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I1_O)      0.214    14.570 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26/O
                         net (fo=1, routed)           1.155    15.725    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.297    16.022 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10/O
                         net (fo=8, routed)           1.564    17.585    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124    17.709 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_3/O
                         net (fo=1, routed)           0.151    17.861    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[2]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124    17.985 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_1/O
                         net (fo=1, routed)           0.000    17.985    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.963ns  (logic 2.470ns (13.751%)  route 15.493ns (86.249%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.277     6.431    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.555 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.993     9.548    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/A0
    SLICE_X14Y83         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.704 f  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/O
                         net (fo=5, routed)           1.007    10.711    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[21]
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.355    11.066 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_191/O
                         net (fo=1, routed)           0.810    11.875    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[9]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.124    11.999 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_156/O
                         net (fo=1, routed)           0.914    12.914    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124    13.038 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_127/O
                         net (fo=1, routed)           0.996    14.034    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[21]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.124    14.158 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64/O
                         net (fo=1, routed)           0.000    14.158    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I1_O)      0.214    14.372 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[5]_i_31/O
                         net (fo=1, routed)           1.784    16.156    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3_2
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.297    16.453 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12/O
                         net (fo=8, routed)           0.829    17.282    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12_n_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.124    17.406 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[3]_i_3/O
                         net (fo=1, routed)           0.433    17.839    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[3]
    SLICE_X7Y65          LUT6 (Prop_lut6_I3_O)        0.124    17.963 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[3]_i_1/O
                         net (fo=1, routed)           0.000    17.963    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[3]_i_1_n_0
    SLICE_X7Y65          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.253ns  (logic 1.579ns (11.914%)  route 11.674ns (88.086%))
  Logic Levels:           8  (FDRE=1 LUT2=2 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.277     6.431    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.555 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.872     9.427    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     9.583 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/SP/O
                         net (fo=6, routed)           1.188    10.770    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[7]
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.355    11.125 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[7]_i_5/O
                         net (fo=1, routed)           1.025    12.150    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx_reg[7]
    SLICE_X8Y69          LUT6 (Prop_lut6_I1_O)        0.124    12.274 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[7]_i_3/O
                         net (fo=1, routed)           0.863    13.137    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[7]_0
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.116    13.253 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[7]_i_2/O
                         net (fo=1, routed)           0.000    13.253    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[7]_i_2_n_0
    SLICE_X6Y63          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/FSM_onehot_curr_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.403ns  (logic 1.631ns (14.304%)  route 9.772ns (85.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         6.518    11.403    u_sdu_dm/SDU_wyl/u_DCP/rstn
    SLICE_X8Y67          FDPE                                         f  u_sdu_dm/SDU_wyl/u_DCP/FSM_onehot_curr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/FSM_onehot_curr_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.403ns  (logic 1.631ns (14.304%)  route 9.772ns (85.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         6.518    11.403    u_sdu_dm/SDU_wyl/u_DCP/rstn
    SLICE_X9Y67          FDCE                                         f  u_sdu_dm/SDU_wyl/u_DCP/FSM_onehot_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.141ns (69.117%)  route 0.063ns (30.883%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[8]/C
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[8]/Q
                         net (fo=3, routed)           0.063     0.204    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg_n_0_[8]
    SLICE_X12Y76         FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.812%)  route 0.061ns (27.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr_reg[14]/C
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr_reg[14]/Q
                         net (fo=3, routed)           0.061     0.225    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr_reg_n_0_[14]
    SLICE_X9Y79          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I_reg[14]/C
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I_reg[14]/Q
                         net (fo=1, routed)           0.054     0.195    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I__0[14]
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr[14]_i_1__0_n_0
    SLICE_X8Y79          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I_reg[26]/C
    SLICE_X9Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I_reg[26]/Q
                         net (fo=1, routed)           0.054     0.195    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/last_addr_I__0[26]
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr[26]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr[26]_i_1__0_n_0
    SLICE_X8Y81          FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_I/cur_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[13]/C
    SLICE_X13Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[13]/Q
                         net (fo=3, routed)           0.099     0.240    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg_n_0_[13]
    SLICE_X12Y77         FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[16]/C
    SLICE_X13Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[16]/Q
                         net (fo=3, routed)           0.099     0.240    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg_n_0_[16]
    SLICE_X12Y80         FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[10]/C
    SLICE_X13Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[10]/Q
                         net (fo=3, routed)           0.111     0.252    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg_n_0_[10]
    SLICE_X12Y76         FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[11]/C
    SLICE_X11Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[11]/Q
                         net (fo=3, routed)           0.111     0.252    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg_n_0_[11]
    SLICE_X10Y77         FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.430%)  route 0.113ns (44.570%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[7]/C
    SLICE_X13Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[7]/Q
                         net (fo=4, routed)           0.113     0.254    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg_n_0_[7]
    SLICE_X12Y75         FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[20]/C
    SLICE_X12Y80         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D_reg[20]/Q
                         net (fo=1, routed)           0.049     0.213    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/last_addr_D__0[20]
    SLICE_X13Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.258 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr[20]_i_1/O
                         net (fo=1, routed)           0.000     0.258    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr[20]_i_1_n_0
    SLICE_X13Y80         FDCE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/cur_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.673ns  (logic 2.308ns (14.726%)  route 13.365ns (85.274%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.822    11.451    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/A1
    SLICE_X14Y84         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.575 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=5, routed)           1.947    13.522    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[28]
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.646 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[2]_i_69/O
                         net (fo=1, routed)           1.215    14.861    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[12]
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.985 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[2]_i_61/O
                         net (fo=1, routed)           1.091    16.075    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[2]_i_34_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.199 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[2]_i_47/O
                         net (fo=1, routed)           0.518    16.718    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[28]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.842 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[2]_i_34/O
                         net (fo=1, routed)           0.000    16.842    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[2]_i_34_n_0
    SLICE_X8Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.051 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[2]_i_18/O
                         net (fo=1, routed)           1.192    18.243    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.297    18.540 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_8/O
                         net (fo=4, routed)           1.063    19.603    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_8_n_0
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    19.755 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[1]_i_3/O
                         net (fo=1, routed)           0.834    20.589    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[1]_i_3_n_0
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.326    20.915 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[1]_i_1/O
                         net (fo=1, routed)           0.000    20.915    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[1]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.292ns  (logic 2.717ns (17.767%)  route 12.575ns (82.233%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     5.237    u_SRT/CLK
    SLICE_X28Y83         FDCE                                         r  u_SRT/cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  u_SRT/cstate_reg[2]/Q
                         net (fo=59, routed)          1.514     7.169    u_SRT/cstate[2]
    SLICE_X28Y78         LUT6 (Prop_lut6_I1_O)        0.299     7.468 f  u_SRT/dmg1_i_56/O
                         net (fo=1, routed)           0.781     8.249    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_1
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.373 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.872    11.245    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156    11.401 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/SP/O
                         net (fo=6, routed)           1.260    12.661    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[7]
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.355    13.016 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_170/O
                         net (fo=1, routed)           1.221    14.237    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.361 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_147/O
                         net (fo=1, routed)           0.896    15.257    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    15.381 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_95/O
                         net (fo=1, routed)           0.669    16.050    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[7]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53/O
                         net (fo=1, routed)           0.000    16.174    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_4
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I1_O)      0.214    16.388 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26/O
                         net (fo=1, routed)           1.155    17.543    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.297    17.840 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10/O
                         net (fo=8, routed)           1.564    19.404    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.154    19.558 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[6]_i_5/O
                         net (fo=1, routed)           0.644    20.202    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[6]_i_5_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I5_O)        0.327    20.529 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[6]_i_1/O
                         net (fo=1, routed)           0.000    20.529    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[6]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.231ns  (logic 2.583ns (16.959%)  route 12.648ns (83.041%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.807    11.436    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/A1
    SLICE_X14Y83         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.593 f  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/O
                         net (fo=5, routed)           1.007    12.600    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[21]
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.355    12.955 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_191/O
                         net (fo=1, routed)           0.810    13.764    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[9]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.124    13.888 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_156/O
                         net (fo=1, routed)           0.914    14.802    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124    14.926 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_127/O
                         net (fo=1, routed)           0.996    15.923    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[21]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.047 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64/O
                         net (fo=1, routed)           0.000    16.047    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I1_O)      0.214    16.261 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[5]_i_31/O
                         net (fo=1, routed)           1.784    18.044    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3_2
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.297    18.341 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12/O
                         net (fo=8, routed)           0.829    19.170    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12_n_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.152    19.322 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.818    20.140    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[4]
    SLICE_X6Y63          LUT4 (Prop_lut4_I3_O)        0.332    20.472 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[4]_i_1/O
                         net (fo=1, routed)           0.000    20.472    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[4]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.089ns  (logic 2.583ns (17.118%)  route 12.506ns (82.882%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.807    11.436    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/A1
    SLICE_X14Y83         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.593 f  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/O
                         net (fo=5, routed)           1.007    12.600    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[21]
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.355    12.955 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_191/O
                         net (fo=1, routed)           0.810    13.764    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[9]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.124    13.888 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_156/O
                         net (fo=1, routed)           0.914    14.802    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124    14.926 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_127/O
                         net (fo=1, routed)           0.996    15.923    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[21]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.047 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64/O
                         net (fo=1, routed)           0.000    16.047    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I1_O)      0.214    16.261 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[5]_i_31/O
                         net (fo=1, routed)           1.784    18.044    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3_2
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.297    18.341 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12/O
                         net (fo=8, routed)           0.829    19.170    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12_n_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.152    19.322 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.677    19.999    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[4]
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.332    20.331 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_2/O
                         net (fo=1, routed)           0.000    20.331    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_2_n_0
    SLICE_X6Y65          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.011ns  (logic 2.078ns (13.843%)  route 12.933ns (86.157%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.822    11.451    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/A1
    SLICE_X14Y84         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.575 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_28_28/SP/O
                         net (fo=5, routed)           1.947    13.522    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[28]
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.646 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[2]_i_69/O
                         net (fo=1, routed)           1.215    14.861    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[12]
    SLICE_X6Y81          LUT6 (Prop_lut6_I4_O)        0.124    14.985 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[2]_i_61/O
                         net (fo=1, routed)           1.091    16.075    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[2]_i_34_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.199 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[2]_i_47/O
                         net (fo=1, routed)           0.518    16.718    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[28]
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.842 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[2]_i_34/O
                         net (fo=1, routed)           0.000    16.842    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[2]_i_34_n_0
    SLICE_X8Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.051 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[2]_i_18/O
                         net (fo=1, routed)           1.192    18.243    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.297    18.540 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_8/O
                         net (fo=4, routed)           1.063    19.603    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_8_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I3_O)        0.124    19.727 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3/O
                         net (fo=1, routed)           0.402    20.129    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[0]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124    20.253 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_1/O
                         net (fo=1, routed)           0.000    20.253    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.609ns  (logic 2.347ns (16.065%)  route 12.262ns (83.935%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.639     5.242    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  u_SRT/cstate_reg[0]/Q
                         net (fo=59, routed)          1.814     7.512    u_SRT/cstate[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.636 r  u_SRT/dmg1_i_54/O
                         net (fo=1, routed)           0.869     8.505    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_3
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.629 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          2.807    11.436    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/A1
    SLICE_X14Y83         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.593 f  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_21_21/SP/O
                         net (fo=5, routed)           1.007    12.600    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[21]
    SLICE_X11Y82         LUT6 (Prop_lut6_I0_O)        0.355    12.955 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_191/O
                         net (fo=1, routed)           0.810    13.764    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[9]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.124    13.888 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_156/O
                         net (fo=1, routed)           0.914    14.802    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124    14.926 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_127/O
                         net (fo=1, routed)           0.996    15.923    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[21]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.124    16.047 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64/O
                         net (fo=1, routed)           0.000    16.047    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_64_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I1_O)      0.214    16.261 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[5]_i_31/O
                         net (fo=1, routed)           1.784    18.044    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[0]_i_3_2
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.297    18.341 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12/O
                         net (fo=8, routed)           0.829    19.170    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_12_n_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.124    19.294 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[3]_i_3/O
                         net (fo=1, routed)           0.433    19.727    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[3]
    SLICE_X7Y65          LUT6 (Prop_lut6_I3_O)        0.124    19.851 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[3]_i_1/O
                         net (fo=1, routed)           0.000    19.851    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[3]_i_1_n_0
    SLICE_X7Y65          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.567ns  (logic 2.484ns (17.053%)  route 12.083ns (82.947%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     5.237    u_SRT/CLK
    SLICE_X28Y83         FDCE                                         r  u_SRT/cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  u_SRT/cstate_reg[2]/Q
                         net (fo=59, routed)          1.514     7.169    u_SRT/cstate[2]
    SLICE_X28Y78         LUT6 (Prop_lut6_I1_O)        0.299     7.468 f  u_SRT/dmg1_i_56/O
                         net (fo=1, routed)           0.781     8.249    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_1
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.373 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.872    11.245    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156    11.401 f  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/SP/O
                         net (fo=6, routed)           1.260    12.661    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[7]
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.355    13.016 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_170/O
                         net (fo=1, routed)           1.221    14.237    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/dout_D[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.124    14.361 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[5]_i_147/O
                         net (fo=1, routed)           0.896    15.257    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    15.381 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_95/O
                         net (fo=1, routed)           0.669    16.050    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dout_tx[7]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    16.174 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx[5]_i_53/O
                         net (fo=1, routed)           0.000    16.174    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_4
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I1_O)      0.214    16.388 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26/O
                         net (fo=1, routed)           1.155    17.543    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[5]_i_26_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.297    17.840 f  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10/O
                         net (fo=8, routed)           1.564    19.404    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[5]_i_10_n_0
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124    19.528 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_3/O
                         net (fo=1, routed)           0.151    19.679    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/h2c[2]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124    19.803 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_1/O
                         net (fo=1, routed)           0.000    19.803    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[2]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.835ns  (logic 1.593ns (16.198%)  route 8.242ns (83.802%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     5.237    u_SRT/CLK
    SLICE_X28Y83         FDCE                                         r  u_SRT/cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  u_SRT/cstate_reg[2]/Q
                         net (fo=59, routed)          1.514     7.169    u_SRT/cstate[2]
    SLICE_X28Y78         LUT6 (Prop_lut6_I1_O)        0.299     7.468 f  u_SRT/dmg1_i_56/O
                         net (fo=1, routed)           0.781     8.249    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/size_reg[31]_1
    SLICE_X14Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.373 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          2.872    11.245    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156    11.401 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_7_7/SP/O
                         net (fo=6, routed)           1.188    12.589    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[5]_i_139[7]
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.355    12.944 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_D/d_tx[7]_i_5/O
                         net (fo=1, routed)           1.025    13.969    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx_reg[7]
    SLICE_X8Y69          LUT6 (Prop_lut6_I1_O)        0.124    14.093 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/d_tx[7]_i_3/O
                         net (fo=1, routed)           0.863    14.956    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[7]_0
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.116    15.072 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[7]_i_2/O
                         net (fo=1, routed)           0.000    15.072    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx[7]_i_2_n_0
    SLICE_X6Y63          FDRE                                         r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/d_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 4.235ns (45.308%)  route 5.113ns (54.692%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.634     5.237    u_SRT/CLK
    SLICE_X28Y83         FDCE                                         r  u_SRT/cstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  u_SRT/cstate_reg[2]/Q
                         net (fo=59, routed)          1.717     7.373    u_SRT/cstate[2]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.299     7.672 r  u_SRT/done_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.396    11.067    done_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517    14.585 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    14.585    done
    N15                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 4.009ns (54.740%)  route 3.314ns (45.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.713     5.316    u_SRT/CLK
    SLICE_X0Y69          FDCE                                         r  u_SRT/cycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  u_SRT/cycles_reg[2]/Q
                         net (fo=2, routed)           3.314     9.086    cycles_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.639 r  cycles_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.639    cycles[2]
    J13                                                               r  cycles[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_SRT/cycles_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.396ns (79.292%)  route 0.365ns (20.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    u_SRT/CLK
    SLICE_X0Y71          FDCE                                         r  u_SRT/cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_SRT/cycles_reg[9]/Q
                         net (fo=2, routed)           0.365     2.019    cycles_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.274 r  cycles_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.274    cycles[9]
    T15                                                               r  cycles[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.397ns (79.141%)  route 0.368ns (20.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.595     1.514    u_SRT/CLK
    SLICE_X0Y70          FDCE                                         r  u_SRT/cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_SRT/cycles_reg[6]/Q
                         net (fo=2, routed)           0.368     2.023    cycles_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.279 r  cycles_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.279    cycles[6]
    U17                                                               r  cycles[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.373ns (76.929%)  route 0.412ns (23.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    u_SRT/CLK
    SLICE_X0Y71          FDCE                                         r  u_SRT/cycles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_SRT/cycles_reg[11]/Q
                         net (fo=2, routed)           0.412     2.066    cycles_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.298 r  cycles_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.298    cycles[11]
    T16                                                               r  cycles[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.389ns (76.738%)  route 0.421ns (23.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    u_SRT/CLK
    SLICE_X0Y71          FDCE                                         r  u_SRT/cycles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_SRT/cycles_reg[8]/Q
                         net (fo=2, routed)           0.421     2.075    cycles_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.324 r  cycles_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.324    cycles[8]
    V16                                                               r  cycles[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.393ns (76.790%)  route 0.421ns (23.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    u_SRT/CLK
    SLICE_X0Y72          FDCE                                         r  u_SRT/cycles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_SRT/cycles_reg[12]/Q
                         net (fo=2, routed)           0.421     2.075    cycles_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.328 r  cycles_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.328    cycles[12]
    V15                                                               r  cycles[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.393ns (75.964%)  route 0.441ns (24.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.595     1.514    u_SRT/CLK
    SLICE_X0Y70          FDCE                                         r  u_SRT/cycles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_SRT/cycles_reg[5]/Q
                         net (fo=2, routed)           0.441     2.096    cycles_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.349 r  cycles_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.349    cycles[5]
    V17                                                               r  cycles[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.397ns (76.072%)  route 0.439ns (23.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.595     1.514    u_SRT/CLK
    SLICE_X0Y70          FDCE                                         r  u_SRT/cycles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_SRT/cycles_reg[7]/Q
                         net (fo=2, routed)           0.439     2.095    cycles_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.351 r  cycles_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.351    cycles[7]
    U16                                                               r  cycles[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.412ns (73.364%)  route 0.513ns (26.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    u_SRT/CLK
    SLICE_X0Y72          FDCE                                         r  u_SRT/cycles_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_SRT/cycles_reg[14]/Q
                         net (fo=2, routed)           0.513     2.167    cycles_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.438 r  cycles_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.438    cycles[14]
    V12                                                               r  cycles[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.396ns (72.021%)  route 0.542ns (27.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    u_SRT/CLK
    SLICE_X0Y72          FDCE                                         r  u_SRT/cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_SRT/cycles_reg[13]/Q
                         net (fo=2, routed)           0.542     2.197    cycles_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.451 r  cycles_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.451    cycles[13]
    V14                                                               r  cycles[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_SRT/cycles_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycles[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.393ns (71.277%)  route 0.562ns (28.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.595     1.514    u_SRT/CLK
    SLICE_X0Y70          FDCE                                         r  u_SRT/cycles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_SRT/cycles_reg[4]/Q
                         net (fo=2, routed)           0.562     2.217    cycles_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.469 r  cycles_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.469    cycles[4]
    R18                                                               r  cycles[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           735 Endpoints
Min Delay           735 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_SRT/cstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.518ns  (logic 2.074ns (16.568%)  route 10.444ns (83.432%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.263     6.417    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          3.051     9.591    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/A1
    SLICE_X14Y79         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.715 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0/SP/O
                         net (fo=5, routed)           0.830    10.546    u_SRT/D[0]
    SLICE_X15Y80         LUT4 (Prop_lut4_I2_O)        0.124    10.670 r  u_SRT/nstate1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.670    u_SRT/nstate1_carry_i_8_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.202 r  u_SRT/nstate1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_SRT/nstate1_carry_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  u_SRT/nstate1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.316    u_SRT/nstate1_carry__0_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  u_SRT/nstate1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.430    u_SRT/nstate1_carry__1_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  u_SRT/nstate1_carry__2/CO[3]
                         net (fo=1, routed)           0.851    12.394    u_SRT/u_PS/CO[0]
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.518 r  u_SRT/u_PS/cstate[0]_i_1/O
                         net (fo=1, routed)           0.000    12.518    u_SRT/nstate[0]
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.518     4.941    u_SRT/CLK
    SLICE_X15Y84         FDCE                                         r  u_SRT/cstate_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_SRT/cstate_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.073ns  (logic 1.631ns (14.730%)  route 9.442ns (85.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         6.188    11.073    u_SRT/delay2_reg
    SLICE_X28Y83         FDCE                                         f  u_SRT/cstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.514     4.937    u_SRT/CLK
    SLICE_X28Y83         FDCE                                         r  u_SRT/cstate_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_SRT/cstate_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.073ns  (logic 1.631ns (14.730%)  route 9.442ns (85.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         6.188    11.073    u_SRT/delay2_reg
    SLICE_X28Y83         FDCE                                         f  u_SRT/cstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.514     4.937    u_SRT/CLK
    SLICE_X28Y83         FDCE                                         r  u_SRT/cstate_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_SRT/j_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.935ns  (logic 1.631ns (14.916%)  route 9.304ns (85.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         6.050    10.935    u_SRT/delay2_reg
    SLICE_X28Y82         FDCE                                         f  u_SRT/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513     4.936    u_SRT/CLK
    SLICE_X28Y82         FDCE                                         r  u_SRT/j_reg[0]/C

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_SRT/size_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.932ns  (logic 0.985ns (9.010%)  route 9.947ns (90.990%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.263     6.417    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          3.051     9.591    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/A1
    SLICE_X14Y79         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157     9.748 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/O
                         net (fo=5, routed)           1.184    10.932    u_SRT/D[10]
    SLICE_X14Y87         FDCE                                         r  u_SRT/size_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.943    u_SRT/CLK
    SLICE_X14Y87         FDCE                                         r  u_SRT/size_reg[10]/C

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_SRT/temp_data1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.795ns  (logic 0.985ns (9.124%)  route 9.810ns (90.876%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_sdu_dm/SDU_wyl/u_DCP/sel_mode_reg[5]/Q
                         net (fo=21, routed)          1.006     1.462    u_sdu_dm/SDU_wyl/u_DCP_n_9
    SLICE_X4Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.586 r  u_sdu_dm/SDU_wyl/dmg1_i_57/O
                         net (fo=28, routed)          1.444     3.030    u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/FSM_onehot_curr_state_reg[0]
    SLICE_X13Y67         LUT6 (Prop_lut6_I2_O)        0.124     3.154 r  u_sdu_dm/SDU_wyl/u_DCP/u_PRINT/dmg1_i_46/O
                         net (fo=44, routed)          3.263     6.417    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/d_tx_reg[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.541 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_4/O
                         net (fo=96, routed)          3.051     9.591    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/A1
    SLICE_X14Y79         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157     9.748 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_10_10/SP/O
                         net (fo=5, routed)           1.047    10.795    u_SRT/D[10]
    SLICE_X14Y76         FDCE                                         r  u_SRT/temp_data1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.509     4.932    u_SRT/CLK
    SLICE_X14Y76         FDCE                                         r  u_SRT/temp_data1_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_SRT/j_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.645ns  (logic 1.631ns (15.321%)  route 9.014ns (84.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         5.761    10.645    u_SRT/delay2_reg
    SLICE_X28Y80         FDPE                                         f  u_SRT/j_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.510     4.933    u_SRT/CLK
    SLICE_X28Y80         FDPE                                         r  u_SRT/j_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_SRT/j_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.645ns  (logic 1.631ns (15.321%)  route 9.014ns (84.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         5.761    10.645    u_SRT/delay2_reg
    SLICE_X28Y80         FDCE                                         f  u_SRT/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.510     4.933    u_SRT/CLK
    SLICE_X28Y80         FDCE                                         r  u_SRT/j_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_SRT/j_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.645ns  (logic 1.631ns (15.321%)  route 9.014ns (84.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         5.761    10.645    u_SRT/delay2_reg
    SLICE_X28Y80         FDCE                                         f  u_SRT/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.510     4.933    u_SRT/CLK
    SLICE_X28Y80         FDCE                                         r  u_SRT/j_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_SRT/j_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.645ns  (logic 1.631ns (15.321%)  route 9.014ns (84.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.254     4.761    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/rstn_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_B/FSM_sequential_curr_state[2]_i_3/O
                         net (fo=632, routed)         5.761    10.645    u_SRT/delay2_reg
    SLICE_X28Y80         FDCE                                         f  u_SRT/j_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.510     4.933    u_SRT/CLK
    SLICE_X28Y80         FDCE                                         r  u_SRT/j_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            u_SRT/u_DB/count_n_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.352ns (31.669%)  route 0.760ns (68.331%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  run (IN)
                         net (fo=0)                   0.000     0.000    run
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  run_IBUF_inst/O
                         net (fo=26, routed)          0.760     1.005    u_SRT/u_DB/run_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.050 r  u_SRT/u_DB/count_n[12]_i_2/O
                         net (fo=1, routed)           0.000     1.050    u_SRT/u_DB/count_n[12]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.113 r  u_SRT/u_DB/count_n_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.113    u_SRT/u_DB/count_n_reg[12]_i_1_n_4
    SLICE_X0Y57          FDCE                                         r  u_SRT/u_DB/count_n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.041    u_SRT/u_DB/CLK
    SLICE_X0Y57          FDCE                                         r  u_SRT/u_DB/count_n_reg[15]/C

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            u_SRT/u_DB/count_n_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.355ns (31.885%)  route 0.759ns (68.115%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  run (IN)
                         net (fo=0)                   0.000     0.000    run
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  run_IBUF_inst/O
                         net (fo=26, routed)          0.759     1.004    u_SRT/u_DB/run_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.049 r  u_SRT/u_DB/count_n[12]_i_3/O
                         net (fo=1, routed)           0.000     1.049    u_SRT/u_DB/count_n[12]_i_3_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.115 r  u_SRT/u_DB/count_n_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    u_SRT/u_DB/count_n_reg[12]_i_1_n_5
    SLICE_X0Y57          FDPE                                         r  u_SRT/u_DB/count_n_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.041    u_SRT/u_DB/CLK
    SLICE_X0Y57          FDPE                                         r  u_SRT/u_DB/count_n_reg[14]/C

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_SRT/temp_data1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.231ns (20.524%)  route 0.895ns (79.476%))
  Logic Levels:           3  (FDCE=1 LUT5=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/C
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/Q
                         net (fo=6, routed)           0.420     0.561    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/addr_R[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.606 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          0.335     0.941    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_9_9/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.045     0.986 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_9_9/SP/O
                         net (fo=5, routed)           0.139     1.126    u_SRT/D[9]
    SLICE_X14Y76         FDCE                                         r  u_SRT/temp_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.996    u_SRT/CLK
    SLICE_X14Y76         FDCE                                         r  u_SRT/temp_data1_reg[9]/C

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_SRT/temp_data1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.231ns (20.470%)  route 0.897ns (79.530%))
  Logic Levels:           3  (FDCE=1 LUT5=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/C
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/Q
                         net (fo=6, routed)           0.420     0.561    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/addr_R[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.606 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          0.339     0.945    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_12_12/A0
    SLICE_X14Y79         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.045     0.990 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_12_12/SP/O
                         net (fo=5, routed)           0.138     1.128    u_SRT/D[12]
    SLICE_X15Y77         FDCE                                         r  u_SRT/temp_data1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.833     1.998    u_SRT/CLK
    SLICE_X15Y77         FDCE                                         r  u_SRT/temp_data1_reg[12]/C

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            u_SRT/u_DB/count_n_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.359ns (31.034%)  route 0.799ns (68.966%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  run (IN)
                         net (fo=0)                   0.000     0.000    run
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  run_IBUF_inst/O
                         net (fo=26, routed)          0.799     1.043    u_SRT/u_DB/run_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.088 r  u_SRT/u_DB/count_n[16]_i_5/O
                         net (fo=1, routed)           0.000     1.088    u_SRT/u_DB/count_n[16]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.158 r  u_SRT/u_DB/count_n_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.158    u_SRT/u_DB/count_n_reg[16]_i_1_n_7
    SLICE_X0Y58          FDPE                                         r  u_SRT/u_DB/count_n_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.041    u_SRT/u_DB/CLK
    SLICE_X0Y58          FDPE                                         r  u_SRT/u_DB/count_n_reg[16]/C

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            u_SRT/u_DB/count_n_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.354ns (29.726%)  route 0.838ns (70.274%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  run (IN)
                         net (fo=0)                   0.000     0.000    run
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  run_IBUF_inst/O
                         net (fo=26, routed)          0.838     1.082    u_SRT/u_DB/run_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.127 r  u_SRT/u_DB/count_n[12]_i_4/O
                         net (fo=1, routed)           0.000     1.127    u_SRT/u_DB/count_n[12]_i_4_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.192 r  u_SRT/u_DB/count_n_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.192    u_SRT/u_DB/count_n_reg[12]_i_1_n_6
    SLICE_X0Y57          FDCE                                         r  u_SRT/u_DB/count_n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.041    u_SRT/u_DB/CLK
    SLICE_X0Y57          FDCE                                         r  u_SRT/u_DB/count_n_reg[13]/C

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            u_SRT/u_DB/count_n_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.395ns (33.113%)  route 0.799ns (66.887%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  run (IN)
                         net (fo=0)                   0.000     0.000    run
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  run_IBUF_inst/O
                         net (fo=26, routed)          0.799     1.043    u_SRT/u_DB/run_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.088 r  u_SRT/u_DB/count_n[16]_i_5/O
                         net (fo=1, routed)           0.000     1.088    u_SRT/u_DB/count_n[16]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.194 r  u_SRT/u_DB/count_n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.194    u_SRT/u_DB/count_n_reg[16]_i_1_n_6
    SLICE_X0Y58          FDPE                                         r  u_SRT/u_DB/count_n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.041    u_SRT/u_DB/CLK
    SLICE_X0Y58          FDPE                                         r  u_SRT/u_DB/count_n_reg[17]/C

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            u_SRT/u_DB/count_n_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.359ns (29.790%)  route 0.847ns (70.210%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  run (IN)
                         net (fo=0)                   0.000     0.000    run
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  run_IBUF_inst/O
                         net (fo=26, routed)          0.847     1.092    u_SRT/u_DB/run_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.137 r  u_SRT/u_DB/count_n[12]_i_5/O
                         net (fo=1, routed)           0.000     1.137    u_SRT/u_DB/count_n[12]_i_5_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.207 r  u_SRT/u_DB/count_n_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.207    u_SRT/u_DB/count_n_reg[12]_i_1_n_7
    SLICE_X0Y57          FDCE                                         r  u_SRT/u_DB/count_n_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.041    u_SRT/u_DB/CLK
    SLICE_X0Y57          FDCE                                         r  u_SRT/u_DB/count_n_reg[12]/C

Slack:                    inf
  Source:                 u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_SRT/temp_data1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.231ns (18.897%)  route 0.991ns (81.103%))
  Logic Levels:           3  (FDCE=1 LUT5=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDCE                         0.000     0.000 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/C
    SLICE_X13Y69         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/cur_addr_reg[0]/Q
                         net (fo=6, routed)           0.420     0.561    u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/addr_R[0]
    SLICE_X14Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.606 r  u_sdu_dm/SDU_wyl/u_DCP/u_DCP_R/dmg1_i_5/O
                         net (fo=96, routed)          0.335     0.941    u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_8_8/A0
    SLICE_X14Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.045     0.986 r  u_SRT/dmg1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_8_8/SP/O
                         net (fo=5, routed)           0.236     1.222    u_SRT/D[8]
    SLICE_X12Y78         FDCE                                         r  u_SRT/temp_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.834     1.999    u_SRT/CLK
    SLICE_X12Y78         FDCE                                         r  u_SRT/temp_data1_reg[8]/C

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            u_SRT/u_DB/count_n_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.469ns (38.205%)  route 0.759ns (61.795%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  run (IN)
                         net (fo=0)                   0.000     0.000    run
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  run_IBUF_inst/O
                         net (fo=26, routed)          0.759     1.004    u_SRT/u_DB/run_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.049 r  u_SRT/u_DB/count_n[12]_i_3/O
                         net (fo=1, routed)           0.000     1.049    u_SRT/u_DB/count_n[12]_i_3_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.164 r  u_SRT/u_DB/count_n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    u_SRT/u_DB/count_n_reg[12]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.229 r  u_SRT/u_DB/count_n_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.229    u_SRT/u_DB/count_n_reg[16]_i_1_n_5
    SLICE_X0Y58          FDPE                                         r  u_SRT/u_DB/count_n_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.876     2.041    u_SRT/u_DB/CLK
    SLICE_X0Y58          FDPE                                         r  u_SRT/u_DB/count_n_reg[18]/C





