{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743258858313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743258858313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 11:34:18 2025 " "Processing started: Sat Mar 29 11:34:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743258858313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258858313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258858314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743258858592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743258858592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overdrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overdrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overdrive-a " "Found design unit 1: overdrive-a" {  } { { "overdrive.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/overdrive.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865293 ""} { "Info" "ISGN_ENTITY_NAME" "1 overdrive " "Found entity 1: overdrive" {  } { { "overdrive.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/overdrive.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tremolo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tremolo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tremolo-a " "Found design unit 1: tremolo-a" {  } { { "tremolo.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/tremolo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865294 ""} { "Info" "ISGN_ENTITY_NAME" "1 tremolo " "Found entity 1: tremolo" {  } { { "tremolo.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/tremolo.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distortion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distortion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distortion-a " "Found design unit 1: distortion-a" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865294 ""} { "Info" "ISGN_ENTITY_NAME" "1 distortion " "Found entity 1: distortion" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booster-a " "Found design unit 1: booster-a" {  } { { "booster.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/booster.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865294 ""} { "Info" "ISGN_ENTITY_NAME" "1 booster " "Found entity 1: booster" {  } { { "booster.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/booster.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AD7928_cyclic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AD7928_cyclic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD7928_cyclic-a " "Found design unit 1: AD7928_cyclic-a" {  } { { "AD7928_cyclic.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/AD7928_cyclic.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865295 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD7928_cyclic " "Found entity 1: AD7928_cyclic" {  } { { "AD7928_cyclic.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/AD7928_cyclic.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testaudio_DE1SoC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testaudio_DE1SoC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testaudio_DE1SoC-a " "Found design unit 1: testaudio_DE1SoC-a" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865296 ""} { "Info" "ISGN_ENTITY_NAME" "1 testaudio_DE1SoC " "Found entity 1: testaudio_DE1SoC" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_setup-a " "Found design unit 1: au_setup-a" {  } { { "au_setup.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_setup.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865297 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_setup " "Found entity 1: au_setup" {  } { { "au_setup.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_setup.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_out-a " "Found design unit 1: au_out-a" {  } { { "au_out.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_out.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865297 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_out " "Found entity 1: au_out" {  } { { "au_out.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_out.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_in-a " "Found design unit 1: au_in-a" {  } { { "au_in.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_in.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865298 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_in " "Found entity 1: au_in" {  } { { "au_in.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/au_in.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743258865298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testaudio_DE1SoC " "Elaborating entity \"testaudio_DE1SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743258865341 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 testaudio_DE1SoC.vhd(26) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(26): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258865342 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 testaudio_DE1SoC.vhd(27) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(27): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258865342 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 testaudio_DE1SoC.vhd(28) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(28): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258865342 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 testaudio_DE1SoC.vhd(29) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(29): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258865342 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready testaudio_DE1SoC.vhd(137) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(137): object \"in_ready\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_ready testaudio_DE1SoC.vhd(138) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(138): object \"out_ready\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "multiplier testaudio_DE1SoC.vhd(145) " "VHDL Signal Declaration warning at testaudio_DE1SoC.vhd(145): used implicit default value for signal \"multiplier\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready testaudio_DE1SoC.vhd(148) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(148): object \"ready\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch0 testaudio_DE1SoC.vhd(149) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object \"ch0\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1 testaudio_DE1SoC.vhd(149) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object \"ch1\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch2 testaudio_DE1SoC.vhd(149) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object \"ch2\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch3 testaudio_DE1SoC.vhd(149) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(149): object \"ch3\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "velocidad testaudio_DE1SoC.vhd(151) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(151): object \"velocidad\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865343 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ataque testaudio_DE1SoC.vhd(151) " "Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(151): object \"ataque\" assigned a value but never read" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743258865344 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 testaudio_DE1SoC.vhd(239) " "VHDL Process Statement warning at testaudio_DE1SoC.vhd(239): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1743258865347 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 testaudio_DE1SoC.vhd(239) " "VHDL Process Statement warning at testaudio_DE1SoC.vhd(239): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1743258865347 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR testaudio_DE1SoC.vhd(239) " "VHDL Process Statement warning at testaudio_DE1SoC.vhd(239): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1743258865347 "|testaudio_DE1SoC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..0\] testaudio_DE1SoC.vhd(20) " "Using initial value X (don't care) for net \"LEDR\[8..0\]\" at testaudio_DE1SoC.vhd(20)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865348 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"LEDR\[9\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865350 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[6\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865351 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[5\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865351 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[4\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865351 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[3\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865352 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[2\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865352 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[1\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865352 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX5\[0\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865353 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[6\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865353 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[5\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865353 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[4\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865353 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[3\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865354 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[2\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865354 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[1\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865354 "|testaudio_DE1SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] testaudio_DE1SoC.vhd(239) " "Inferred latch for \"HEX4\[0\]\" at testaudio_DE1SoC.vhd(239)" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258865355 "|testaudio_DE1SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au_setup au_setup:inst1 " "Elaborating entity \"au_setup\" for hierarchy \"au_setup:inst1\"" {  } { { "testaudio_DE1SoC.vhd" "inst1" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258865377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au_in au_in:inst2 " "Elaborating entity \"au_in\" for hierarchy \"au_in:inst2\"" {  } { { "testaudio_DE1SoC.vhd" "inst2" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258865378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au_out au_out:inst3 " "Elaborating entity \"au_out\" for hierarchy \"au_out:inst3\"" {  } { { "testaudio_DE1SoC.vhd" "inst3" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258865379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD7928_cyclic AD7928_cyclic:inst4 " "Elaborating entity \"AD7928_cyclic\" for hierarchy \"AD7928_cyclic:inst4\"" {  } { { "testaudio_DE1SoC.vhd" "inst4" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258865380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distortion distortion:inst5 " "Elaborating entity \"distortion\" for hierarchy \"distortion:inst5\"" {  } { { "testaudio_DE1SoC.vhd" "inst5" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258865381 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(44) " "VHDL Process Statement warning at distortion.vhd(44): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258865381 "|testaudio_DE1SoC|distortion:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(45) " "VHDL Process Statement warning at distortion.vhd(45): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258865381 "|testaudio_DE1SoC|distortion:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(48) " "VHDL Process Statement warning at distortion.vhd(48): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258865381 "|testaudio_DE1SoC|distortion:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(51) " "VHDL Process Statement warning at distortion.vhd(51): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258865381 "|testaudio_DE1SoC|distortion:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sample_in distortion.vhd(54) " "VHDL Process Statement warning at distortion.vhd(54): signal \"sample_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "distortion.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743258865381 "|testaudio_DE1SoC|distortion:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booster distortion:inst5\|booster:s1 " "Elaborating entity \"booster\" for hierarchy \"distortion:inst5\|booster:s1\"" {  } { { "distortion.vhd" "s1" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/distortion.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258865382 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[0\]\$latch HEX5\[5\]\$latch " "Duplicate LATCH primitive \"HEX5\[0\]\$latch\" merged with LATCH primitive \"HEX5\[5\]\$latch\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1743258866209 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[3\]\$latch HEX5\[5\]\$latch " "Duplicate LATCH primitive \"HEX5\[3\]\$latch\" merged with LATCH primitive \"HEX5\[5\]\$latch\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1743258866209 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[4\]\$latch HEX5\[5\]\$latch " "Duplicate LATCH primitive \"HEX5\[4\]\$latch\" merged with LATCH primitive \"HEX5\[5\]\$latch\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1743258866209 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1743258866209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[6\]\$latch " "Latch HEX4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[5\]\$latch " "Latch HEX4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[4\]\$latch " "Latch HEX4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[3\]\$latch " "Latch HEX4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[4\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[4\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[2\]\$latch " "Latch HEX4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[1\]\$latch " "Latch HEX4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[4\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[4\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[0\]\$latch " "Latch HEX4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[1\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[1\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[6\]\$latch " "Latch HEX5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[5\]\$latch " "Latch HEX5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA distortion_value\[3\] " "Ports D and ENA on the latch are fed by the same signal distortion_value\[3\]" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743258866210 ""}  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743258866210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743258866388 "|testaudio_DE1SoC|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743258866388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743258866484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743258866874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743258866874 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743258866946 "|testaudio_DE1SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "/home/daniel/workspace/Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/testaudio_DE1SoC.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743258866946 "|testaudio_DE1SoC|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743258866946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "318 " "Implemented 318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743258866947 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743258866947 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743258866947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743258866947 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743258866947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743258866947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743258866955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 11:34:26 2025 " "Processing ended: Sat Mar 29 11:34:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743258866955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743258866955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743258866955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743258866955 ""}
