; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_mish_1(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %5 = shl i32 %4, 3, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 7, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = icmp slt i32 %8, 8, !dbg !14
  %10 = sext i32 %8 to i64, !dbg !15
  %11 = getelementptr float, ptr addrspace(1) %0, i64 %10, !dbg !15
  %12 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %11, i1 %9) #3, !dbg !16
  %13 = bitcast i32 %12 to float, !dbg !16
  %14 = fcmp ogt float %13, 2.000000e+01, !dbg !17
  %15 = fmul float %13, 0x3FF7154760000000, !dbg !18
  %16 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %15) #3, !dbg !18
  %17 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not.i1 = icmp eq i32 %17, 0, !dbg !19
  %18 = tail call float @llvm.nvvm.add.rz.ftz.f(float %16, float 1.000000e+00) #3, !dbg !19
  %19 = tail call float @llvm.nvvm.add.rz.f(float %16, float 1.000000e+00) #3, !dbg !19
  %.01.i2 = select i1 %.not.i1, float %19, float %18, !dbg !19
  %20 = bitcast float %.01.i2 to i32, !dbg !19
  %21 = add i32 %20, -1061158912, !dbg !19
  %22 = and i32 %21, -8388608, !dbg !19
  %23 = bitcast float %16 to i32, !dbg !19
  %24 = sub i32 %23, %22, !dbg !19
  %25 = bitcast i32 %24 to float, !dbg !19
  %26 = sub i32 1082130432, %22, !dbg !19
  %27 = bitcast i32 %26 to float, !dbg !19
  %28 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not14.i = icmp eq i32 %28, 0, !dbg !19
  %29 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 2.500000e-01, float %27, float -1.000000e+00) #3, !dbg !19
  %30 = tail call float @llvm.nvvm.fma.rn.f(float 2.500000e-01, float %27, float -1.000000e+00) #3, !dbg !19
  %.09.i = select i1 %.not14.i, float %30, float %29, !dbg !19
  %31 = fadd float %.09.i, %25, !dbg !19
  %32 = sitofp i32 %22 to float, !dbg !19
  %33 = fmul float %32, 0x3E80000000000000, !dbg !19
  %34 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not15.i = icmp eq i32 %34, 0, !dbg !19
  %35 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFA737EF00000000, float %31, float 0x3FBB000240000000) #3, !dbg !19
  %36 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFA737EF00000000, float %31, float 0x3FBB000240000000) #3, !dbg !19
  %.012.i = select i1 %.not15.i, float %36, float %35, !dbg !19
  %37 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not16.i = icmp eq i32 %37, 0, !dbg !19
  %38 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %31, float 0xBFC0EF1C00000000) #3, !dbg !19
  %39 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %31, float 0xBFC0EF1C00000000) #3, !dbg !19
  %.010.i = select i1 %.not16.i, float %39, float %38, !dbg !19
  %40 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not17.i = icmp eq i32 %40, 0, !dbg !19
  %41 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %31, float 0x3FC28C8EA0000000) #3, !dbg !19
  %42 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %31, float 0x3FC28C8EA0000000) #3, !dbg !19
  %.06.i3 = select i1 %.not17.i, float %42, float %41, !dbg !19
  %43 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not18.i = icmp eq i32 %43, 0, !dbg !19
  %44 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i3, float %31, float 0xBFC54D1BA0000000) #3, !dbg !19
  %45 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i3, float %31, float 0xBFC54D1BA0000000) #3, !dbg !19
  %.02.i4 = select i1 %.not18.i, float %45, float %44, !dbg !19
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not19.i = icmp eq i32 %46, 0, !dbg !19
  %47 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i4, float %31, float 0x3FC995F3C0000000) #3, !dbg !19
  %48 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i4, float %31, float 0x3FC995F3C0000000) #3, !dbg !19
  %.0.i5 = select i1 %.not19.i, float %48, float %47, !dbg !19
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not20.i = icmp eq i32 %49, 0, !dbg !19
  %50 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i5, float %31, float 0xBFD0000840000000) #3, !dbg !19
  %51 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i5, float %31, float 0xBFD0000840000000) #3, !dbg !19
  %.011.i = select i1 %.not20.i, float %51, float %50, !dbg !19
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not21.i = icmp eq i32 %52, 0, !dbg !19
  %53 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %31, float 0x3FD5555CC0000000) #3, !dbg !19
  %54 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %31, float 0x3FD5555CC0000000) #3, !dbg !19
  %.08.i = select i1 %.not21.i, float %54, float %53, !dbg !19
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not22.i = icmp eq i32 %55, 0, !dbg !19
  %56 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %31, float -5.000000e-01) #3, !dbg !19
  %57 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %31, float -5.000000e-01) #3, !dbg !19
  %.07.i = select i1 %.not22.i, float %57, float %56, !dbg !19
  %58 = fmul float %31, %.07.i, !dbg !19
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not23.i = icmp eq i32 %59, 0, !dbg !19
  %60 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %58, float %31, float %31) #3, !dbg !19
  %61 = tail call float @llvm.nvvm.fma.rn.f(float %58, float %31, float %31) #3, !dbg !19
  %.05.i6 = select i1 %.not23.i, float %61, float %60, !dbg !19
  %62 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not24.i = icmp eq i32 %62, 0, !dbg !19
  %63 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %33, float 0x3FE62E4300000000, float %.05.i6) #3, !dbg !19
  %64 = tail call float @llvm.nvvm.fma.rn.f(float %33, float 0x3FE62E4300000000, float %.05.i6) #3, !dbg !19
  %.04.i7 = select i1 %.not24.i, float %64, float %63, !dbg !19
  %65 = icmp ugt i32 %23, 2139095039, !dbg !19
  br i1 %65, label %66, label %__nv_log1pf.exit, !dbg !19

66:                                               ; preds = %3
  %67 = icmp sgt i32 %23, -1082130432, !dbg !19
  br i1 %67, label %__nv_fmaf_rn.exit.i, label %71, !dbg !19

__nv_fmaf_rn.exit.i:                              ; preds = %66
  %68 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !19
  %.not25.i = icmp eq i32 %68, 0, !dbg !19
  %69 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %16, float 0x7FF0000000000000, float 0x7FF0000000000000) #3, !dbg !19
  %70 = tail call float @llvm.nvvm.fma.rn.f(float %16, float 0x7FF0000000000000, float 0x7FF0000000000000) #3, !dbg !19
  %.03.i8 = select i1 %.not25.i, float %70, float %69, !dbg !19
  br label %71, !dbg !19

71:                                               ; preds = %__nv_fmaf_rn.exit.i, %66
  %r.0.i = phi float [ %.03.i8, %__nv_fmaf_rn.exit.i ], [ %.04.i7, %66 ], !dbg !19
  %72 = fcmp oeq float %16, 0.000000e+00, !dbg !19
  %r.1.i = select i1 %72, float -0.000000e+00, float %r.0.i, !dbg !19
  br label %__nv_log1pf.exit, !dbg !19

__nv_log1pf.exit:                                 ; preds = %3, %71
  %r.2.i = phi float [ %r.1.i, %71 ], [ %.04.i7, %3 ], !dbg !19
  %73 = select i1 %14, float %13, float %r.2.i, !dbg !20
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !21
  %.not.i = icmp eq i32 %74, 0, !dbg !21
  %75 = tail call float @llvm.nvvm.fabs.ftz.f(float %73) #3, !dbg !21
  %76 = tail call float @llvm.nvvm.fabs.f(float %73) #3, !dbg !21
  %.01.i = select i1 %.not.i, float %76, float %75, !dbg !21
  %77 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !21
  br i1 %77, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !21

__internal_fmad.exit1.i:                          ; preds = %__nv_log1pf.exit
  %78 = fmul float %.01.i, 0x4007154760000000, !dbg !21
  %79 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %78) #3, !dbg !21
  %80 = fadd float %79, 1.000000e+00, !dbg !21
  %81 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %80) #4, !dbg !21, !srcloc !22
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !21
  %.not6.i = icmp eq i32 %82, 0, !dbg !21
  %83 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %81, float -2.000000e+00, float 1.000000e+00) #3, !dbg !21
  %84 = tail call float @llvm.nvvm.fma.rn.f(float %81, float -2.000000e+00, float 1.000000e+00) #3, !dbg !21
  %.03.i = select i1 %.not6.i, float %84, float %83, !dbg !21
  %85 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !21
  %s.0.i = select i1 %85, float 1.000000e+00, float %.03.i, !dbg !21
  %86 = bitcast float %s.0.i to i32, !dbg !21
  %87 = bitcast float %73 to i32, !dbg !21
  %88 = and i32 %87, -2147483648, !dbg !21
  %89 = or i32 %88, %86, !dbg !21
  %90 = bitcast i32 %89 to float, !dbg !21
  br label %__nv_tanhf.exit, !dbg !21

__internal_fmad.exit3.i:                          ; preds = %__nv_log1pf.exit
  %91 = fmul float %73, %73, !dbg !21
  %92 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !21
  %.not1.i = icmp eq i32 %92, 0, !dbg !21
  %93 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %91, float 0xBFAAC795C0000000) #3, !dbg !21
  %94 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %91, float 0xBFAAC795C0000000) #3, !dbg !21
  %.06.i = select i1 %.not1.i, float %94, float %93, !dbg !21
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !21
  %.not2.i = icmp eq i32 %95, 0, !dbg !21
  %96 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %91, float 0x3FC10B2820000000) #3, !dbg !21
  %97 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %91, float 0x3FC10B2820000000) #3, !dbg !21
  %.05.i = select i1 %.not2.i, float %97, float %96, !dbg !21
  %98 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !21
  %.not3.i = icmp eq i32 %98, 0, !dbg !21
  %99 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %91, float 0xBFD5553DA0000000) #3, !dbg !21
  %100 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %91, float 0xBFD5553DA0000000) #3, !dbg !21
  %.0.i = select i1 %.not3.i, float %100, float %99, !dbg !21
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !21
  %.not4.i = icmp eq i32 %101, 0, !dbg !21
  %102 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %91, float 0.000000e+00) #3, !dbg !21
  %103 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %91, float 0.000000e+00) #3, !dbg !21
  %.04.i = select i1 %.not4.i, float %103, float %102, !dbg !21
  %104 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !21
  %.not5.i = icmp eq i32 %104, 0, !dbg !21
  %105 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %73, float %73) #3, !dbg !21
  %106 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %73, float %73) #3, !dbg !21
  %.02.i = select i1 %.not5.i, float %106, float %105, !dbg !21
  br label %__nv_tanhf.exit, !dbg !21

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi float [ %90, %__internal_fmad.exit1.i ], [ %.02.i, %__internal_fmad.exit3.i ], !dbg !21
  %107 = and i32 %6, 24, !dbg !12
  %108 = fmul float %s.1.i, %13, !dbg !23
  %109 = getelementptr float, ptr addrspace(1) %1, i64 %10, !dbg !24
  %110 = icmp eq i32 %107, 0, !dbg !25
  %111 = bitcast float %108 to i32, !dbg !25
  %112 = and i1 %110, %9, !dbg !25
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %111, ptr addrspace(1) %109, i1 %112) #3, !dbg !25
  ret void, !dbg !26
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.add.rz.ftz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.add.rz.f(float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }
attributes #4 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cqby7f5k6ku37y4vfngifcj5yvh76curx6hnljbxhpeenzgkyun2.py", directory: "inductor_cache/qb")
!4 = !{ptr @triton_poi_fused_mish_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_mish_1, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_mish_1", linkageName: "triton_poi_fused_mish_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 30, scope: !7)
!16 = !DILocation(line: 25, column: 35, scope: !7)
!17 = !DILocation(line: 27, column: 18, scope: !7)
!18 = !DILocation(line: 28, column: 23, scope: !7)
!19 = !DILocation(line: 29, column: 27, scope: !7)
!20 = !DILocation(line: 30, column: 32, scope: !7)
!21 = !DILocation(line: 31, column: 26, scope: !7)
!22 = !{i32 21046}
!23 = !DILocation(line: 32, column: 18, scope: !7)
!24 = !DILocation(line: 33, column: 25, scope: !7)
!25 = !DILocation(line: 33, column: 36, scope: !7)
!26 = !DILocation(line: 33, column: 4, scope: !7)
