TimeQuest Timing Analyzer report for radioberry
Thu Jan 28 20:17:42 2016
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'spi_sck'
 13. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 14. Slow 1200mV 85C Model Hold: 'spi_sck'
 15. Slow 1200mV 85C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 17. Slow 1200mV 85C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'spi_sck'
 19. Slow 1200mV 85C Model Removal: 'spi_sck'
 20. Slow 1200mV 85C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'spi_sck'
 52. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 53. Slow 1200mV 0C Model Hold: 'spi_sck'
 54. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 55. Slow 1200mV 0C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Recovery: 'spi_sck'
 58. Slow 1200mV 0C Model Removal: 'spi_sck'
 59. Slow 1200mV 0C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. MTBF Summary
 70. Synchronizer Summary
 71. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 83. Fast 1200mV 0C Model Setup Summary
 84. Fast 1200mV 0C Model Hold Summary
 85. Fast 1200mV 0C Model Recovery Summary
 86. Fast 1200mV 0C Model Removal Summary
 87. Fast 1200mV 0C Model Minimum Pulse Width Summary
 88. Fast 1200mV 0C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'spi_sck'
 90. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 91. Fast 1200mV 0C Model Hold: 'spi_sck'
 92. Fast 1200mV 0C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 94. Fast 1200mV 0C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'spi_sck'
 96. Fast 1200mV 0C Model Removal: 'spi_sck'
 97. Fast 1200mV 0C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
101. Setup Times
102. Hold Times
103. Clock to Output Times
104. Minimum Clock to Output Times
105. Propagation Delay
106. Minimum Propagation Delay
107. MTBF Summary
108. Synchronizer Summary
109. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
121. Multicorner Timing Analysis Summary
122. Setup Times
123. Hold Times
124. Clock to Output Times
125. Minimum Clock to Output Times
126. Progagation Delay
127. Minimum Progagation Delay
128. Board Trace Model Assignments
129. Input Transition Times
130. Slow Corner Signal Integrity Metrics
131. Fast Corner Signal Integrity Metrics
132. Setup Transfers
133. Hold Transfers
134. Recovery Transfers
135. Removal Transfers
136. Report TCCS
137. Report RSKM
138. Unconstrained Paths
139. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; radioberry                                                      ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C25E144C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.85        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  28.6%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+
; clk_10mhz                                                 ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                             ; { clk_10mhz }                                                 ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.559  ; 73.75 MHz  ; 0.000 ; 6.779  ; 50.00      ; 8         ; 59          ;       ;        ;           ;            ; false    ; clk_10mhz ; pllclock_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pllclock_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; spi_sck                                                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                             ; { spi_sck }                                                   ;
+-----------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 94.99 MHz  ; 94.99 MHz       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 133.12 MHz ; 133.12 MHz      ; spi_sck                                                   ;      ;
; 197.82 MHz ; 197.82 MHz      ; clk_10mhz                                                 ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -17.037 ; -512.654      ;
; spi_sck                                                   ; -3.377  ; -697.435      ;
; clk_10mhz                                                 ; 94.945  ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 0.424 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.438 ; 0.000         ;
; clk_10mhz                                                 ; 0.454 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.891 ; -192.337      ;
; spi_sck                                                   ; -2.849 ; -496.682      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 1.939 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.887 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; spi_sck                                                   ; -4.000 ; -758.746      ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.345  ; 0.000         ;
; clk_10mhz                                                 ; 49.758 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                             ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -17.037 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -17.037 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.671     ;
; -16.988 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.988 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.622     ;
; -16.891 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.891 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.525     ;
; -16.863 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.863 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.425     ;
; -16.838 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.838 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.472     ;
; -16.814 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.814 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.380     ; 14.376     ;
; -16.745 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.379     ;
; -16.745 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.379     ;
; -16.745 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.379     ;
; -16.745 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.379     ;
; -16.745 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.379     ;
; -16.745 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.379     ;
; -16.745 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.379     ;
; -16.745 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.308     ; 14.379     ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.377 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.411      ;
; -3.377 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.411      ;
; -3.377 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.411      ;
; -3.377 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.411      ;
; -3.377 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.411      ;
; -3.377 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.411      ;
; -3.377 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.411      ;
; -3.347 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.993      ; 5.361      ;
; -3.341 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.395      ;
; -3.341 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.395      ;
; -3.341 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.395      ;
; -3.341 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.395      ;
; -3.308 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 5.254      ;
; -3.308 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 5.254      ;
; -3.308 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 5.254      ;
; -3.308 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 5.254      ;
; -3.256 ; spi_slave:spi_slave_inst|rdata[11]                                                                                                ; rxfreq[11]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.285     ; 2.243      ;
; -3.223 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.298      ;
; -3.223 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.298      ;
; -3.223 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.298      ;
; -3.223 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.298      ;
; -3.223 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.298      ;
; -3.223 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.298      ;
; -3.223 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.298      ;
; -3.223 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.298      ;
; -3.129 ; spi_slave:spi_slave_inst|rdata[19]                                                                                                ; rxfreq[19]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.398     ; 2.003      ;
; -3.114 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.148      ;
; -3.114 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.148      ;
; -3.114 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.148      ;
; -3.114 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.148      ;
; -3.114 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.148      ;
; -3.114 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.148      ;
; -3.114 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.148      ;
; -3.101 ; spi_slave:spi_slave_inst|rdata[0]                                                                                                 ; rxfreq[0]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.329     ; 2.044      ;
; -3.100 ; spi_slave:spi_slave_inst|rdata[3]                                                                                                 ; rxfreq[3]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.329     ; 2.043      ;
; -3.091 ; spi_slave:spi_slave_inst|rdata[2]                                                                                                 ; rxfreq[2]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.285     ; 2.078      ;
; -3.084 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.993      ; 5.098      ;
; -3.084 ; spi_slave:spi_slave_inst|rdata[10]                                                                                                ; rxfreq[10]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.285     ; 2.071      ;
; -3.084 ; spi_slave:spi_slave_inst|rdata[14]                                                                                                ; rxfreq[14]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.285     ; 2.071      ;
; -3.078 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.132      ;
; -3.078 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.132      ;
; -3.078 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.132      ;
; -3.078 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.132      ;
; -3.065 ; spi_slave:spi_slave_inst|rdata[4]                                                                                                 ; rxfreq[4]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.329     ; 2.008      ;
; -3.063 ; spi_slave:spi_slave_inst|rdata[12]                                                                                                ; rxfreq[12]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.306     ; 2.029      ;
; -3.061 ; spi_slave:spi_slave_inst|rdata[9]                                                                                                 ; rxfreq[9]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.285     ; 2.048      ;
; -3.056 ; spi_slave:spi_slave_inst|rdata[15]                                                                                                ; rxfreq[15]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.285     ; 2.043      ;
; -3.054 ; spi_slave:spi_slave_inst|rdata[18]                                                                                                ; rxfreq[18]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.334     ; 1.992      ;
; -3.054 ; spi_slave:spi_slave_inst|rdata[16]                                                                                                ; rxfreq[16]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.329     ; 1.997      ;
; -3.046 ; spi_slave:spi_slave_inst|rdata[1]                                                                                                 ; rxfreq[1]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.329     ; 1.989      ;
; -3.045 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 4.991      ;
; -3.045 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 4.991      ;
; -3.045 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 4.991      ;
; -3.045 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 4.991      ;
; -3.042 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; 0.914      ; 4.977      ;
; -3.042 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; 0.914      ; 4.977      ;
; -3.042 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; 0.914      ; 4.977      ;
; -3.042 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.914      ; 4.977      ;
; -3.042 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; 0.914      ; 4.977      ;
; -3.042 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; 0.914      ; 4.977      ;
; -3.042 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; 0.914      ; 4.977      ;
; -3.042 ; spi_slave:spi_slave_inst|nb[0]                                                                                                    ; spi_slave:spi_slave_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; 0.914      ; 4.977      ;
; -3.034 ; spi_slave:spi_slave_inst|rdata[5]                                                                                                 ; rxfreq[5]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.306     ; 2.000      ;
; -3.029 ; spi_slave:spi_slave_inst|rdata[6]                                                                                                 ; rxfreq[6]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.306     ; 1.995      ;
; -3.029 ; spi_slave:spi_slave_inst|rdata[13]                                                                                                ; rxfreq[13]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.306     ; 1.995      ;
; -3.028 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.062      ;
; -3.028 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.062      ;
; -3.028 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.062      ;
; -3.028 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.062      ;
; -3.028 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.062      ;
; -3.028 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.062      ;
; -3.028 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 5.062      ;
; -3.024 ; spi_slave:spi_slave_inst|rdata[7]                                                                                                 ; rxfreq[7]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.329     ; 1.967      ;
; -3.022 ; spi_slave:spi_slave_inst|rdata[8]                                                                                                 ; rxfreq[8]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.285     ; 2.009      ;
; -3.013 ; spi_slave:spi_slave_inst|rdata[17]                                                                                                ; rxfreq[17]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.329     ; 1.956      ;
; -3.012 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.191     ; 3.342      ;
; -2.998 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.993      ; 5.012      ;
; -2.996 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.191     ; 3.326      ;
; -2.994 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                             ; spi_slave:spi_slave_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.701     ; 2.814      ;
; -2.992 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.046      ;
; -2.992 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.046      ;
; -2.992 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.046      ;
; -2.992 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.033      ; 5.046      ;
; -2.968 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                             ; spi_slave:spi_slave_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.812     ; 2.677      ;
; -2.960 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.035      ;
; -2.960 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.035      ;
; -2.960 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.035      ;
; -2.960 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.035      ;
; -2.960 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.035      ;
; -2.960 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.035      ;
; -2.960 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.035      ;
; -2.960 ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; 1.054      ; 5.035      ;
; -2.959 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 4.905      ;
; -2.959 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 4.905      ;
; -2.959 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 4.905      ;
; -2.959 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.925      ; 4.905      ;
; -2.935 ; spi_slave:spi_slave_inst|nb[3]                                                                                                    ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 4.969      ;
; -2.935 ; spi_slave:spi_slave_inst|nb[3]                                                                                                    ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 4.969      ;
; -2.935 ; spi_slave:spi_slave_inst|nb[3]                                                                                                    ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 4.969      ;
; -2.935 ; spi_slave:spi_slave_inst|nb[3]                                                                                                    ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 1.013      ; 4.969      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.945 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.977      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 94.950 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.972      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.113 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.809      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.132 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.790      ;
; 95.229 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.693      ;
; 95.231 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.691      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.284 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.638      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.396 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.525      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.398 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.523      ;
; 95.417 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.505      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
; 95.493 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.429      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.424 ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_slave:spi_slave_inst|rdata[3]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.168      ; 0.804      ;
; 0.424 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.192      ; 0.828      ;
; 0.425 ; spi_slave:spi_slave_inst|rreg[0]                                                                                                  ; spi_slave:spi_slave_inst|rdata[1]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.168      ; 0.805      ;
; 0.439 ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_slave:spi_slave_inst|rdata[19]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.168      ; 0.819      ;
; 0.454 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.144      ; 0.810      ;
; 0.476 ; spi_slave:spi_slave_inst|rreg[20]                                                                                                 ; spi_slave:spi_slave_inst|rdata[21]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.804      ;
; 0.478 ; spi_slave:spi_slave_inst|rreg[30]                                                                                                 ; spi_slave:spi_slave_inst|rdata[31]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.796      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                     ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_slave:spi_slave_inst|rdata[30]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.803      ;
; 0.485 ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_slave:spi_slave_inst|rdata[27]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.803      ;
; 0.485 ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_slave:spi_slave_inst|rdata[26]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.803      ;
; 0.486 ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_slave:spi_slave_inst|rdata[29]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.804      ;
; 0.486 ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_slave:spi_slave_inst|rdata[28]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.804      ;
; 0.486 ; spi_slave:spi_slave_inst|rreg[23]                                                                                                 ; spi_slave:spi_slave_inst|rdata[24]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.804      ;
; 0.487 ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_slave:spi_slave_inst|rdata[6]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.802      ;
; 0.488 ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_slave:spi_slave_inst|rdata[13]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.803      ;
; 0.489 ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_slave:spi_slave_inst|rdata[12]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.804      ;
; 0.494 ; spi_slave:spi_slave_inst|rreg[22]                                                                                                 ; spi_slave:spi_slave_inst|rdata[23]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.116      ; 0.822      ;
; 0.523 ; spi_slave:spi_slave_inst|treg[34]                                                                                                 ; spi_slave:spi_slave_inst|treg[35]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_inst|treg[33]                                                                                                 ; spi_slave:spi_slave_inst|treg[34]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_inst|treg[0]                                                                                                  ; spi_slave:spi_slave_inst|treg[1]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.526 ; spi_slave:spi_slave_inst|treg[17]                                                                                                 ; spi_slave:spi_slave_inst|treg[18]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_inst|treg[29]                                                                                                 ; spi_slave:spi_slave_inst|treg[30]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.528 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; spi_slave:spi_slave_inst|treg[41]                                                                                                 ; spi_slave:spi_slave_inst|treg[42]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.537 ; spi_slave:spi_slave_inst|rreg[20]                                                                                                 ; spi_slave:spi_slave_inst|rreg[21]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_inst|rreg[0]                                                                                                  ; spi_slave:spi_slave_inst|rreg[1]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.538 ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_slave:spi_slave_inst|rreg[13]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.538 ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_slave:spi_slave_inst|rreg[30]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.802      ;
; 0.538 ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.804      ;
; 0.539 ; spi_slave:spi_slave_inst|rreg[23]                                                                                                 ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.546 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.813      ;
; 0.547 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.192      ; 0.951      ;
; 0.552 ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.552 ; spi_slave:spi_slave_inst|rreg[17]                                                                                                 ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.818      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; spi_slave:spi_slave_inst|rreg[8]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[8]                                                                                                  ; spi_slave:spi_slave_inst|rreg[9]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[10]                                                                                                 ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_inst|rreg[1]                                                                                                  ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.557 ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.821      ;
; 0.619 ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_slave:spi_slave_inst|rdata[4]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.168      ; 0.999      ;
; 0.620 ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_slave:spi_slave_inst|rdata[16]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.155      ; 0.987      ;
; 0.623 ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; spi_slave:spi_slave_inst|rdata[17]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.168      ; 1.003      ;
; 0.625 ; spi_slave:spi_slave_inst|treg[37]                                                                                                 ; spi_slave:spi_slave_inst|treg[38]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.438      ; 1.275      ;
; 0.630 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.371      ; 1.255      ;
; 0.634 ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; spi_slave:spi_slave_inst|rdata[7]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.155      ; 1.001      ;
; 0.641 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.246      ; 1.141      ;
; 0.644 ; reset_handler:reset_handler_inst|reset                                                                                            ; rxFIFOReadStrobe                                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.782      ; 1.168      ;
; 0.650 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.917      ;
; 0.652 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.371      ; 1.277      ;
; 0.653 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.192      ; 1.057      ;
; 0.659 ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_slave:spi_slave_inst|rdata[5]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.158      ; 1.029      ;
; 0.665 ; spi_slave:spi_slave_inst|treg[32]                                                                                                 ; spi_slave:spi_slave_inst|treg[33]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_inst|treg[30]                                                                                                 ; spi_slave:spi_slave_inst|treg[31]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.666 ; spi_slave:spi_slave_inst|rreg[21]                                                                                                 ; spi_slave:spi_slave_inst|rdata[22]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.122      ; 1.000      ;
; 0.666 ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_slave:spi_slave_inst|rdata[25]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.134      ; 1.012      ;
; 0.667 ; spi_slave:spi_slave_inst|treg[42]                                                                                                 ; spi_slave:spi_slave_inst|treg[43]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.935      ;
; 0.669 ; spi_slave:spi_slave_inst|treg[40]                                                                                                 ; spi_slave:spi_slave_inst|treg[41]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.937      ;
; 0.680 ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_slave:spi_slave_inst|rreg[19]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 1.012      ;
; 0.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.334      ; 1.271      ;
; 0.701 ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 1.033      ;
; 0.701 ; spi_slave:spi_slave_inst|rreg[10]                                                                                                 ; spi_slave:spi_slave_inst|rdata[11]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 1.012      ;
; 0.702 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.969      ;
; 0.708 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.318      ; 1.280      ;
; 0.708 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.308      ; 1.270      ;
; 0.708 ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; spi_slave:spi_slave_inst|rdata[15]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 1.019      ;
; 0.710 ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.067      ; 0.989      ;
; 0.730 ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; spi_slave:spi_slave_inst|rdata[8]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.099      ; 1.041      ;
; 0.736 ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.002      ;
; 0.738 ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; spi_slave:spi_slave_inst|rreg[17]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.004      ;
; 0.741 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.209      ; 1.204      ;
; 0.742 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.209      ; 1.205      ;
; 0.743 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.262      ; 1.259      ;
; 0.744 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.209      ; 1.207      ;
; 0.749 ; spi_slave:spi_slave_inst|rreg[13]                                                                                                 ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.015      ;
; 0.751 ; spi_slave:spi_slave_inst|rreg[21]                                                                                                 ; spi_slave:spi_slave_inst|rreg[22]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.017      ;
; 0.751 ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 1.017      ;
; 0.752 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 1.083      ;
; 0.764 ; spi_slave:spi_slave_inst|treg[21]                                                                                                 ; spi_slave:spi_slave_inst|treg[22]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.060      ; 1.036      ;
; 0.766 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.262      ; 1.282      ;
; 0.775 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.193      ; 1.222      ;
; 0.777 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.281      ; 1.312      ;
; 0.779 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.119      ; 1.110      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.438 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.167      ;
; 0.440 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.172      ;
; 0.441 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.170      ;
; 0.444 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.173      ;
; 0.444 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.173      ;
; 0.445 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.177      ;
; 0.446 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.175      ;
; 0.446 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.175      ;
; 0.448 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.180      ;
; 0.450 ; receiver:receiver_inst|firX8R8:fir2|Racc[21]                                                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.185      ;
; 0.451 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.183      ;
; 0.453 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.182      ;
; 0.453 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.182      ;
; 0.453 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.182      ;
; 0.454 ; incnt[3]                                                                                                      ; incnt[3]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                  ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; incnt[2]                                                                                                      ; incnt[2]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.185      ;
; 0.459 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.188      ;
; 0.460 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.186      ;
; 0.465 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.194      ;
; 0.469 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.198      ;
; 0.469 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.198      ;
; 0.469 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.198      ;
; 0.471 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.203      ;
; 0.472 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.204      ;
; 0.474 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.203      ;
; 0.475 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.204      ;
; 0.476 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.205      ;
; 0.476 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.208      ;
; 0.477 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.209      ;
; 0.480 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.209      ;
; 0.480 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.209      ;
; 0.481 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.213      ;
; 0.482 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.214      ;
; 0.484 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.213      ;
; 0.484 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.213      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.214      ;
; 0.486 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.215      ;
; 0.488 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                            ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                                       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.779      ;
; 0.488 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.214      ;
; 0.489 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.218      ;
; 0.497 ; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.226      ;
; 0.502 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][1]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[1][1]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.231      ;
; 0.503 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.232      ;
; 0.504 ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.796      ;
; 0.510 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.235      ;
; 0.512 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.241      ;
; 0.516 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.245      ;
; 0.518 ; receiver:receiver_inst|firX8R8:fir2|waddr[3]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.247      ;
; 0.519 ; incnt[2]                                                                                                      ; adc[6]                                                                                                                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.810      ;
; 0.519 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.170      ;
; 0.522 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.251      ;
; 0.526 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.527 ; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.257      ;
; 0.527 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.527 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                      ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.179      ;
; 0.528 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.529 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.530 ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                      ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.530 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.530 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.530 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.531 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|raddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.182      ;
; 0.531 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|raddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.179      ;
; 0.531 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.254      ;
; 0.533 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.184      ;
; 0.534 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.534 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.534 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]           ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.535 ; incnt[2]                                                                                                      ; adc[7]                                                                                                                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.826      ;
; 0.535 ; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]          ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]    ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[20]          ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.536 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.536 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.827      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.762 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 0.877 ; reset_handler:reset_handler_inst|reset             ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.168      ;
; 1.091 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.094 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.386      ;
; 1.094 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.386      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.395      ;
; 1.104 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.395      ;
; 1.108 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; counter[12]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; counter[10]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; counter[14]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.402      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.974     ; 3.551      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.977     ; 3.548      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.972     ; 3.553      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.974     ; 3.551      ;
; -4.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.973     ; 3.552      ;
; -4.421 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.504     ; 3.551      ;
; -4.421 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.507     ; 3.548      ;
; -4.421 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.505     ; 3.550      ;
; -4.421 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.507     ; 3.548      ;
; -4.421 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.507     ; 3.548      ;
; -4.421 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.505     ; 3.550      ;
; -4.408 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.507     ; 3.535      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                                                                                                               ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.849 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.272     ; 3.568      ;
; -2.849 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.272     ; 3.568      ;
; -2.849 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.272     ; 3.568      ;
; -2.849 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.272     ; 3.568      ;
; -2.849 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.272     ; 3.568      ;
; -2.849 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.272     ; 3.568      ;
; -2.849 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.272     ; 3.568      ;
; -2.833 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[7]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.246      ; 3.570      ;
; -2.833 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[37]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.246      ; 3.570      ;
; -2.726 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[20]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.329      ; 3.546      ;
; -2.726 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[23]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.329      ; 3.546      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[3]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[4]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[5]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[16]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[17]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[18]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[19]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[44]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[45]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.721 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[47]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.357      ; 3.569      ;
; -2.652 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[8]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.394      ; 3.537      ;
; -2.652 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[9]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.394      ; 3.537      ;
; -2.652 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[10]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.394      ; 3.537      ;
; -2.652 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[11]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.394      ; 3.537      ;
; -2.652 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[12]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.394      ; 3.537      ;
; -2.652 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[13]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.394      ; 3.537      ;
; -2.652 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[14]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.394      ; 3.537      ;
; -2.652 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[15]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.394      ; 3.537      ;
; -2.623 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[6]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.432      ; 3.546      ;
; -2.623 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[21]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.432      ; 3.546      ;
; -2.623 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[22]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.432      ; 3.546      ;
; -2.586 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[24]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.472      ; 3.549      ;
; -2.586 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[25]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.472      ; 3.549      ;
; -2.586 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[26]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.472      ; 3.549      ;
; -2.586 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[27]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.472      ; 3.549      ;
; -2.586 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[28]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.472      ; 3.549      ;
; -2.564 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.591      ; 4.061      ;
; -2.564 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.591      ; 4.061      ;
; -2.564 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.591      ; 4.061      ;
; -2.564 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.591      ; 4.061      ;
; -2.515 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[38]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.564      ; 3.570      ;
; -2.505 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[0]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.573      ; 3.569      ;
; -2.505 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[1]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.573      ; 3.569      ;
; -2.505 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[2]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.573      ; 3.569      ;
; -2.505 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[29]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.573      ; 3.569      ;
; -2.505 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[30]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.573      ; 3.569      ;
; -2.505 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[31]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.573      ; 3.569      ;
; -2.465 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.694      ; 4.065      ;
; -2.465 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.694      ; 4.065      ;
; -2.465 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.694      ; 4.065      ;
; -2.465 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.694      ; 4.065      ;
; -2.427 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0~portb_address_reg0  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.598      ; 4.063      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[40]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.654      ; 3.570      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[41]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.654      ; 3.570      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[42]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.654      ; 3.570      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[43]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.654      ; 3.570      ;
; -2.416 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[36]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.661      ; 3.568      ;
; -2.416 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[46]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.661      ; 3.568      ;
; -2.413 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[32]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.667      ; 3.571      ;
; -2.413 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[33]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.667      ; 3.571      ;
; -2.413 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[34]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.667      ; 3.571      ;
; -2.413 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[35]                                                                                               ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.667      ; 3.571      ;
; -2.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.750      ; 4.048      ;
; -2.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.750      ; 4.048      ;
; -2.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.750      ; 4.048      ;
; -2.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.750      ; 4.048      ;
; -2.385 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.778      ; 4.069      ;
; -2.385 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.778      ; 4.069      ;
; -2.385 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.778      ; 4.069      ;
; -2.385 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.778      ; 4.069      ;
; -2.368 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.794      ; 4.068      ;
; -2.368 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.794      ; 4.068      ;
; -2.368 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.794      ; 4.068      ;
; -2.368 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.794      ; 4.068      ;
; -2.368 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.793      ; 4.067      ;
; -2.368 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.793      ; 4.067      ;
; -2.368 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.793      ; 4.067      ;
; -2.368 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.793      ; 4.067      ;
; -2.328 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36~portb_address_reg0 ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.701      ; 4.067      ;
; -2.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.838      ; 4.052      ;
; -2.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.838      ; 4.052      ;
; -2.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.838      ; 4.052      ;
; -2.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.838      ; 4.052      ;
; -2.299 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.859      ; 4.064      ;
; -2.299 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.859      ; 4.064      ;
; -2.299 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.859      ; 4.064      ;
; -2.299 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.859      ; 4.064      ;
; -2.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|done                                                                                                   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.294      ; 3.570      ;
; -2.281 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.858      ; 4.045      ;
; -2.281 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.858      ; 4.045      ;
; -2.281 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.858      ; 4.045      ;
; -2.281 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.858      ; 4.045      ;
; -2.281 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.863      ; 4.050      ;
; -2.281 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.863      ; 4.050      ;
; -2.281 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.863      ; 4.050      ;
; -2.281 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.863      ; 4.050      ;
; -2.263 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.899      ; 4.068      ;
; -2.263 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.899      ; 4.068      ;
; -2.263 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.899      ; 4.068      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                                                                                                                  ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.939 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.343      ;
; 1.944 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[17]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.156      ; 3.342      ;
; 1.944 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[16]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.156      ; 3.342      ;
; 1.944 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[7]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.156      ; 3.342      ;
; 1.944 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.156      ; 3.342      ;
; 1.944 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.156      ; 3.342      ;
; 1.944 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.156      ; 3.342      ;
; 1.944 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.156      ; 3.342      ;
; 1.944 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[19]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.156      ; 3.342      ;
; 1.968 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[13]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.133      ; 3.343      ;
; 1.968 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[12]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.133      ; 3.343      ;
; 1.968 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.133      ; 3.343      ;
; 1.968 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.133      ; 3.343      ;
; 1.989 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[15]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.343      ;
; 1.989 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[14]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.343      ;
; 1.989 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[11]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.343      ;
; 1.989 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[10]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.343      ;
; 1.989 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[9]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.343      ;
; 1.989 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[8]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.343      ;
; 1.989 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.112      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[5]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[6]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[7]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[8]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[9]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[10]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[11]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[12]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[13]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[14]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[15]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[19]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.343      ;
; 2.009 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[18]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.092      ; 3.343      ;
; 2.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[0]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.342      ;
; 2.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[1]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.342      ;
; 2.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[2]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.342      ;
; 2.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[3]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.342      ;
; 2.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[4]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.342      ;
; 2.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[16]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.342      ;
; 2.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[17]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.342      ;
; 2.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[18]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.068      ; 3.342      ;
; 2.047 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 3.327      ;
; 2.047 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 3.327      ;
; 2.080 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[25]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.343      ;
; 2.080 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[23]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.343      ;
; 2.080 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[21]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.343      ;
; 2.080 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[20]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.343      ;
; 2.087 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.326      ;
; 2.087 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.326      ;
; 2.087 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.326      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.327      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.327      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.327      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[31]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.010      ; 3.342      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[30]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.010      ; 3.342      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[29]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.010      ; 3.342      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[28]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.010      ; 3.342      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[27]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.010      ; 3.342      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[26]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.010      ; 3.342      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[24]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.010      ; 3.342      ;
; 2.090 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[22]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.010      ; 3.342      ;
; 2.097 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.324      ;
; 2.097 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.324      ;
; 2.097 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.324      ;
; 2.097 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.324      ;
; 2.097 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.324      ;
; 2.110 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.324      ;
; 2.110 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.324      ;
; 2.110 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.324      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[20]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.343      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[21]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.343      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[22]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.969      ; 3.343      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[23]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.968      ; 3.342      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[24]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.968      ; 3.342      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[25]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.968      ; 3.342      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[26]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.968      ; 3.342      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[27]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.968      ; 3.342      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[28]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.968      ; 3.342      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[29]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.968      ; 3.342      ;
; 2.132 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[30]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.968      ; 3.342      ;
; 2.154 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.326      ;
; 2.154 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.326      ;
; 2.154 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.326      ;
; 2.154 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.326      ;
; 2.154 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.326      ;
; 2.154 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.326      ;
; 2.154 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.326      ;
; 2.154 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.326      ;
; 2.171 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.343      ;
; 2.171 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.343      ;
; 2.171 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.343      ;
; 2.171 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.343      ;
; 2.171 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.343      ;
; 2.171 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.343      ;
; 2.171 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.343      ;
; 2.171 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.930      ; 3.343      ;
; 2.173 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.927      ; 3.342      ;
; 2.173 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.927      ; 3.342      ;
; 2.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.894      ; 3.323      ;
; 2.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[4]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.894      ; 3.323      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.887 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.874     ; 3.306      ;
; 4.903 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.871     ; 3.325      ;
; 4.903 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.874     ; 3.322      ;
; 4.903 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.873     ; 3.323      ;
; 4.903 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.874     ; 3.322      ;
; 4.903 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.874     ; 3.322      ;
; 4.903 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.873     ; 3.323      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.325      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.325      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.325      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.364     ; 3.321      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.359     ; 3.326      ;
; 5.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.325      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.361     ; 3.325      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.360     ; 3.326      ;
; 5.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.361     ; 3.325      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                                                                                ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[0]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[0]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[10]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[10]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[11]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[11]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[12]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[12]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[13]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[13]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[14]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[14]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[15]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[15]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[16]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[16]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[17]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[17]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[18]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[18]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[19]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[19]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[1]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[1]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[20]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[20]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[21]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[21]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[22]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[22]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[23]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[23]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[24]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[24]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[25]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[25]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[26]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[26]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[27]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[27]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[28]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[28]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[29]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[29]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[2]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[2]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[30]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[30]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[31]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[31]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[3]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[3]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[4]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[4]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[5]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[5]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[6]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[6]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[7]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[7]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[8]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[8]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[9]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[9]~_Duplicate_1                                                                                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41] ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[0]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[10]                 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[11]                 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[12]                 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[13]                 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[14]                 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[15]                 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[16]                 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[17]                 ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[1]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[2]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[3]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[4]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[5]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[6]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[7]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[8]                  ;
; 6.345 ; 6.746        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|reg_q[9]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[0]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[10]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[11]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[12]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[13]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[14]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[15]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[16]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[17]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[1]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[2]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[3]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[4]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[5]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[6]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[7]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[8]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[9]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[0]                  ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[10]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[11]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[12]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[13]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[14]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[15]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[16]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[17]                 ;
; 6.346 ; 6.747        ; 0.401          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[1]                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.758 ; 49.946       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.831 ; 50.051       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.832 ; 50.052       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.854 ; 49.854       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.854 ; 49.854       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|observablevcoout ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; 3.745 ; 4.150 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 3.745 ; 4.150 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; 1.741 ; 1.975 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 2.959 ; 3.179 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 2.959 ; 3.179 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; -0.798 ; -1.124 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.798 ; -1.124 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; -1.110 ; -1.337 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; -1.014 ; -1.290 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -1.014 ; -1.290 ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DEBUG_LED1 ; clk_10mhz  ; 8.945  ; 8.547  ; Rise       ; clk_10mhz                                                 ;
; DEBUG_LED2 ; clk_10mhz  ; 9.063  ; 8.695  ; Rise       ; clk_10mhz                                                 ;
; controlio  ; clk_10mhz  ; 2.631  ;        ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; controlio  ; clk_10mhz  ;        ; 2.502  ; Fall       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DEBUG_LED4 ; spi_sck    ; 11.552 ; 11.233 ; Fall       ; spi_sck                                                   ;
; spi_miso   ; spi_sck    ; 10.311 ; 10.343 ; Fall       ; spi_sck                                                   ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DEBUG_LED1 ; clk_10mhz  ; 8.705  ; 8.318  ; Rise       ; clk_10mhz                                                 ;
; DEBUG_LED2 ; clk_10mhz  ; 8.818  ; 8.460  ; Rise       ; clk_10mhz                                                 ;
; controlio  ; clk_10mhz  ; 2.156  ;        ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; controlio  ; clk_10mhz  ;        ; 2.031  ; Fall       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DEBUG_LED4 ; spi_sck    ; 10.167 ; 9.768  ; Fall       ; spi_sck                                                   ;
; spi_miso   ; spi_sck    ; 10.121 ; 10.159 ; Fall       ; spi_sck                                                   ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.703 ;       ;       ; 6.995 ;
; ad9866_clk ; ad9866_txclk ; 6.703 ;       ;       ; 6.995 ;
; spi_ce[0]  ; spi_miso     ; 7.819 ; 7.435 ; 8.041 ; 7.657 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.552 ;       ;       ; 6.834 ;
; ad9866_clk ; ad9866_txclk ; 6.552 ;       ;       ; 6.834 ;
; spi_ce[0]  ; spi_miso     ; 7.533 ; 7.165 ; 7.750 ; 7.382 ;
+------------+--------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.622         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                ;              ;                  ; -1.750       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                ;              ;                  ; -2.872       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.552         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                ;              ;                  ; -1.540       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                ;              ;                  ; -3.012       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.429         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                ;              ;                  ; -1.433       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                ;              ;                  ; -2.996       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -4.361         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                ;              ;                  ; -1.458       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                ;              ;                  ; -2.903       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -4.318         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                ;              ;                  ; -1.405       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                ;              ;                  ; -2.913       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.009         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                ;              ;                  ; -1.349       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                ;              ;                  ; -2.660       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.774         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                ;              ;                  ; -1.100       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                ;              ;                  ; -2.674       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.728         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                ;              ;                  ; -1.296       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                ;              ;                  ; -2.432       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.694         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                ;              ;                  ; -1.491       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                ;              ;                  ; -2.203       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.504         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                ;              ;                  ; -1.485       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                ;              ;                  ; -2.019       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.328         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                ;              ;                  ; -1.443       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                ;              ;                  ; -1.885       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -1.924         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                ;              ;                  ; 0.085        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                ;              ;                  ; -2.009       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 100.15 MHz ; 100.15 MHz      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 135.91 MHz ; 135.91 MHz      ; spi_sck                                                   ;      ;
; 210.84 MHz ; 210.84 MHz      ; clk_10mhz                                                 ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.374 ; -464.623      ;
; spi_sck                                                   ; -3.179  ; -653.028      ;
; clk_10mhz                                                 ; 95.257  ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 0.389 ; 0.000         ;
; clk_10mhz                                                 ; 0.402 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.181 ; -164.128      ;
; spi_sck                                                   ; -2.501 ; -406.884      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 1.549 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.272 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; spi_sck                                                   ; -4.000 ; -769.491      ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.368  ; 0.000         ;
; clk_10mhz                                                 ; 49.753 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                             ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -15.374 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.374 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.347     ;
; -15.304 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.304 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.216     ;
; -15.296 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.296 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.269     ;
; -15.247 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.247 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.220     ;
; -15.226 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.226 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.138     ;
; -15.177 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.177 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.031     ; 13.089     ;
; -15.167 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.140     ;
; -15.167 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.140     ;
; -15.167 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.140     ;
; -15.167 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.970     ; 13.140     ;
+---------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.179 ; spi_slave:spi_slave_inst|rdata[11]                                                                                                 ; rxfreq[11]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.322     ; 2.146      ;
; -3.064 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 5.066      ;
; -3.064 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 5.066      ;
; -3.064 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 5.066      ;
; -3.064 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 5.066      ;
; -3.064 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 5.066      ;
; -3.064 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 5.066      ;
; -3.064 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 5.066      ;
; -3.052 ; spi_slave:spi_slave_inst|rdata[19]                                                                                                 ; rxfreq[19]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.431     ; 1.910      ;
; -3.033 ; spi_slave:spi_slave_inst|rdata[0]                                                                                                  ; rxfreq[0]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.372     ; 1.950      ;
; -3.032 ; spi_slave:spi_slave_inst|rdata[3]                                                                                                  ; rxfreq[3]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.372     ; 1.949      ;
; -3.031 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.962      ; 5.015      ;
; -3.022 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 5.048      ;
; -3.022 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 5.048      ;
; -3.022 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 5.048      ;
; -3.022 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 5.048      ;
; -3.015 ; spi_slave:spi_slave_inst|rdata[2]                                                                                                  ; rxfreq[2]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.322     ; 1.982      ;
; -3.013 ; spi_slave:spi_slave_inst|rdata[14]                                                                                                 ; rxfreq[14]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.322     ; 1.980      ;
; -3.010 ; spi_slave:spi_slave_inst|rdata[10]                                                                                                 ; rxfreq[10]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.322     ; 1.977      ;
; -3.005 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.903      ; 4.930      ;
; -3.005 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.903      ; 4.930      ;
; -3.005 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.903      ; 4.930      ;
; -3.005 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.903      ; 4.930      ;
; -2.996 ; spi_slave:spi_slave_inst|rdata[4]                                                                                                  ; rxfreq[4]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.372     ; 1.913      ;
; -2.988 ; spi_slave:spi_slave_inst|rdata[12]                                                                                                 ; rxfreq[12]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.347     ; 1.930      ;
; -2.986 ; spi_slave:spi_slave_inst|rdata[16]                                                                                                 ; rxfreq[16]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.372     ; 1.903      ;
; -2.982 ; spi_slave:spi_slave_inst|rdata[9]                                                                                                  ; rxfreq[9]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.322     ; 1.949      ;
; -2.982 ; spi_slave:spi_slave_inst|rdata[15]                                                                                                 ; rxfreq[15]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.322     ; 1.949      ;
; -2.980 ; spi_slave:spi_slave_inst|rdata[1]                                                                                                  ; rxfreq[1]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.372     ; 1.897      ;
; -2.974 ; spi_slave:spi_slave_inst|rdata[18]                                                                                                 ; rxfreq[18]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.362     ; 1.901      ;
; -2.965 ; spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; rxfreq[5]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.347     ; 1.907      ;
; -2.962 ; spi_slave:spi_slave_inst|rdata[7]                                                                                                  ; rxfreq[7]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.372     ; 1.879      ;
; -2.962 ; spi_slave:spi_slave_inst|rdata[13]                                                                                                 ; rxfreq[13]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.347     ; 1.904      ;
; -2.960 ; spi_slave:spi_slave_inst|rdata[6]                                                                                                  ; rxfreq[6]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.347     ; 1.902      ;
; -2.953 ; spi_slave:spi_slave_inst|rdata[8]                                                                                                  ; rxfreq[8]                          ; spi_sck      ; spi_sck     ; 0.500        ; -1.322     ; 1.920      ;
; -2.948 ; spi_slave:spi_slave_inst|rdata[17]                                                                                                 ; rxfreq[17]                         ; spi_sck      ; spi_sck     ; 0.500        ; -1.372     ; 1.865      ;
; -2.920 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.296     ; 3.146      ;
; -2.904 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.296     ; 3.130      ;
; -2.902 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; 1.029      ; 4.953      ;
; -2.902 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; 1.029      ; 4.953      ;
; -2.902 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.029      ; 4.953      ;
; -2.902 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.029      ; 4.953      ;
; -2.902 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.029      ; 4.953      ;
; -2.902 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[1]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.029      ; 4.953      ;
; -2.902 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.029      ; 4.953      ;
; -2.902 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; 1.029      ; 4.953      ;
; -2.884 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                              ; spi_slave:spi_slave_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.744     ; 2.662      ;
; -2.854 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                              ; spi_slave:spi_slave_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.681     ; 2.695      ;
; -2.845 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                             ; spi_slave:spi_slave_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.695     ; 2.672      ;
; -2.837 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                              ; spi_slave:spi_slave_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.819     ; 2.540      ;
; -2.830 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                             ; spi_slave:spi_slave_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.695     ; 2.657      ;
; -2.828 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[7]                                                   ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.339     ; 3.011      ;
; -2.816 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                              ; spi_slave:spi_slave_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.500        ; -0.744     ; 2.594      ;
; -2.805 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; 0.029      ; 3.356      ;
; -2.795 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; 0.029      ; 3.346      ;
; -2.792 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                             ; spi_slave:spi_slave_inst|treg[18]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.699     ; 2.615      ;
; -2.784 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.296     ; 3.010      ;
; -2.779 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.781      ;
; -2.779 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.781      ;
; -2.779 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.781      ;
; -2.779 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.781      ;
; -2.779 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.781      ;
; -2.779 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.781      ;
; -2.779 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.781      ;
; -2.762 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                             ; spi_slave:spi_slave_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.500        ; -0.699     ; 2.585      ;
; -2.746 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.962      ; 4.730      ;
; -2.737 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 4.763      ;
; -2.737 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 4.763      ;
; -2.737 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 4.763      ;
; -2.737 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 4.763      ;
; -2.735 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; 0.892      ; 4.649      ;
; -2.735 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; 0.892      ; 4.649      ;
; -2.735 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; 0.892      ; 4.649      ;
; -2.735 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.892      ; 4.649      ;
; -2.735 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; 0.892      ; 4.649      ;
; -2.735 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; 0.892      ; 4.649      ;
; -2.735 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; 0.892      ; 4.649      ;
; -2.735 ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; spi_slave:spi_slave_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; 0.892      ; 4.649      ;
; -2.734 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.736      ;
; -2.734 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.736      ;
; -2.734 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.736      ;
; -2.734 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.736      ;
; -2.734 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.736      ;
; -2.734 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.736      ;
; -2.734 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[2]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.980      ; 4.736      ;
; -2.720 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.903      ; 4.645      ;
; -2.720 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.903      ; 4.645      ;
; -2.720 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.903      ; 4.645      ;
; -2.720 ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; spi_slave:spi_slave_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; 0.903      ; 4.645      ;
; -2.706 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[11]                                                  ; rxFIFOReadStrobe                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.153     ; 3.075      ;
; -2.701 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; 0.962      ; 4.685      ;
; -2.692 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 4.718      ;
; -2.692 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 4.718      ;
; -2.692 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 4.718      ;
; -2.692 ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; spi_slave:spi_slave_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; 1.004      ; 4.718      ;
; -2.682 ; spi_slave:spi_slave_inst|done                                                                                                      ; rxfreq[18]                         ; spi_sck      ; spi_sck     ; 0.500        ; -0.827     ; 2.144      ;
; -2.682 ; spi_slave:spi_slave_inst|done                                                                                                      ; rxfreq[19]                         ; spi_sck      ; spi_sck     ; 0.500        ; -0.827     ; 2.144      ;
; -2.682 ; spi_slave:spi_slave_inst|done                                                                                                      ; rxfreq[20]                         ; spi_sck      ; spi_sck     ; 0.500        ; -0.827     ; 2.144      ;
; -2.682 ; spi_slave:spi_slave_inst|done                                                                                                      ; rxfreq[21]                         ; spi_sck      ; spi_sck     ; 0.500        ; -0.827     ; 2.144      ;
; -2.682 ; spi_slave:spi_slave_inst|done                                                                                                      ; rxfreq[22]                         ; spi_sck      ; spi_sck     ; 0.500        ; -0.827     ; 2.144      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.257 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.674      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.258 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.673      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.432 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.499      ;
; 95.469 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.462      ;
; 95.470 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.461      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.523 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.408      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.569 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.362      ;
; 95.644 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.287      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.648 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.282      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.649 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.281      ;
; 95.781 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.150      ;
; 95.782 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.149      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.823 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.072     ; 4.107      ;
; 95.865 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.066      ;
; 95.865 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.066      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.389 ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_slave:spi_slave_inst|rdata[3]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.745      ;
; 0.390 ; spi_slave:spi_slave_inst|rreg[0]                                                                                                  ; spi_slave:spi_slave_inst|rdata[1]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.746      ;
; 0.404 ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_slave:spi_slave_inst|rdata[19]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.760      ;
; 0.427 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.143      ; 0.765      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                     ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.669      ;
; 0.437 ; spi_slave:spi_slave_inst|rreg[20]                                                                                                 ; spi_slave:spi_slave_inst|rdata[21]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.745      ;
; 0.441 ; spi_slave:spi_slave_inst|rreg[30]                                                                                                 ; spi_slave:spi_slave_inst|rdata[31]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.739      ;
; 0.445 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.747      ;
; 0.446 ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_slave:spi_slave_inst|rdata[30]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.744      ;
; 0.446 ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_slave:spi_slave_inst|rdata[26]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.744      ;
; 0.447 ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_slave:spi_slave_inst|rdata[29]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.745      ;
; 0.447 ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_slave:spi_slave_inst|rdata[28]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.745      ;
; 0.447 ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_slave:spi_slave_inst|rdata[27]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.745      ;
; 0.448 ; spi_slave:spi_slave_inst|rreg[23]                                                                                                 ; spi_slave:spi_slave_inst|rdata[24]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.746      ;
; 0.451 ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_slave:spi_slave_inst|rdata[13]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.744      ;
; 0.451 ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_slave:spi_slave_inst|rdata[6]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.744      ;
; 0.452 ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_slave:spi_slave_inst|rdata[12]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.098      ; 0.745      ;
; 0.453 ; spi_slave:spi_slave_inst|rreg[22]                                                                                                 ; spi_slave:spi_slave_inst|rdata[23]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.113      ; 0.761      ;
; 0.490 ; spi_slave:spi_slave_inst|treg[34]                                                                                                 ; spi_slave:spi_slave_inst|treg[35]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.736      ;
; 0.491 ; spi_slave:spi_slave_inst|treg[33]                                                                                                 ; spi_slave:spi_slave_inst|treg[34]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_inst|treg[0]                                                                                                  ; spi_slave:spi_slave_inst|treg[1]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.736      ;
; 0.495 ; spi_slave:spi_slave_inst|treg[17]                                                                                                 ; spi_slave:spi_slave_inst|treg[18]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_inst|treg[41]                                                                                                 ; spi_slave:spi_slave_inst|treg[42]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.496 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_inst|treg[29]                                                                                                 ; spi_slave:spi_slave_inst|treg[30]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.738      ;
; 0.498 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.747      ;
; 0.500 ; spi_slave:spi_slave_inst|rreg[20]                                                                                                 ; spi_slave:spi_slave_inst|rreg[21]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.745      ;
; 0.501 ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_slave:spi_slave_inst|rreg[30]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_slave:spi_slave_inst|rreg[13]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_inst|rreg[0]                                                                                                  ; spi_slave:spi_slave_inst|rreg[1]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.746      ;
; 0.501 ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[23]                                                                                                 ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.746      ;
; 0.513 ; spi_slave:spi_slave_inst|rreg[17]                                                                                                 ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.758      ;
; 0.515 ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.758      ;
; 0.515 ; spi_slave:spi_slave_inst|rreg[1]                                                                                                  ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_inst|rreg[8]                                                                                                  ; spi_slave:spi_slave_inst|rreg[9]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; spi_slave:spi_slave_inst|rreg[8]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.760      ;
; 0.517 ; spi_slave:spi_slave_inst|rreg[10]                                                                                                 ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.760      ;
; 0.518 ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.761      ;
; 0.535 ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_slave:spi_slave_inst|rdata[16]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.152      ; 0.882      ;
; 0.538 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.143      ; 0.876      ;
; 0.549 ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; spi_slave:spi_slave_inst|rdata[7]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.152      ; 0.896      ;
; 0.564 ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_slave:spi_slave_inst|rdata[4]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.920      ;
; 0.568 ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; spi_slave:spi_slave_inst|rdata[17]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.161      ; 0.924      ;
; 0.574 ; spi_slave:spi_slave_inst|treg[37]                                                                                                 ; spi_slave:spi_slave_inst|treg[38]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.373      ; 1.142      ;
; 0.579 ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_slave:spi_slave_inst|rdata[5]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.148      ; 0.922      ;
; 0.583 ; spi_slave:spi_slave_inst|rreg[21]                                                                                                 ; spi_slave:spi_slave_inst|rdata[22]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.118      ; 0.896      ;
; 0.585 ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_slave:spi_slave_inst|rdata[25]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.130      ; 0.910      ;
; 0.596 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.845      ;
; 0.600 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.310      ; 1.140      ;
; 0.607 ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_slave:spi_slave_inst|rreg[19]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.911      ;
; 0.616 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.191      ; 1.037      ;
; 0.621 ; spi_slave:spi_slave_inst|treg[32]                                                                                                 ; spi_slave:spi_slave_inst|treg[33]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.109      ; 0.926      ;
; 0.623 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.310      ; 1.163      ;
; 0.623 ; spi_slave:spi_slave_inst|treg[42]                                                                                                 ; spi_slave:spi_slave_inst|treg[43]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_inst|treg[30]                                                                                                 ; spi_slave:spi_slave_inst|treg[31]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.865      ;
; 0.624 ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.066      ; 0.885      ;
; 0.624 ; spi_slave:spi_slave_inst|treg[40]                                                                                                 ; spi_slave:spi_slave_inst|treg[41]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.627 ; spi_slave:spi_slave_inst|rreg[10]                                                                                                 ; spi_slave:spi_slave_inst|rdata[11]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.089      ; 0.911      ;
; 0.631 ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; spi_slave:spi_slave_inst|rdata[15]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.089      ; 0.915      ;
; 0.633 ; reset_handler:reset_handler_inst|reset                                                                                            ; rxFIFOReadStrobe                                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.740      ; 1.098      ;
; 0.638 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.143      ; 0.976      ;
; 0.644 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.290      ; 1.164      ;
; 0.646 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.895      ;
; 0.651 ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; spi_slave:spi_slave_inst|rdata[8]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.089      ; 0.935      ;
; 0.669 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.140      ; 1.004      ;
; 0.676 ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.921      ;
; 0.677 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.265      ; 1.172      ;
; 0.679 ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; spi_slave:spi_slave_inst|rreg[17]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.924      ;
; 0.690 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.187      ; 1.107      ;
; 0.690 ; spi_slave:spi_slave_inst|rreg[21]                                                                                                 ; spi_slave:spi_slave_inst|rreg[22]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.935      ;
; 0.691 ; spi_slave:spi_slave_inst|rreg[13]                                                                                                 ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.934      ;
; 0.692 ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.935      ;
; 0.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.140      ; 1.029      ;
; 0.700 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.187      ; 1.117      ;
; 0.700 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.187      ; 1.117      ;
; 0.705 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.237      ; 1.172      ;
; 0.716 ; spi_slave:spi_slave_inst|treg[21]                                                                                                 ; spi_slave:spi_slave_inst|treg[22]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.960      ;
; 0.722 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.207      ; 1.159      ;
; 0.727 ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_slave:spi_slave_inst|nb[2]                                                                                                    ; spi_sck      ; spi_sck     ; 0.000        ; 0.044      ; 0.966      ;
; 0.727 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.171      ; 1.128      ;
; 0.728 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.245      ; 1.203      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.968      ;
; 0.708 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.712 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.985      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 0.832 ; reset_handler:reset_handler_inst|reset             ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.098      ;
; 1.005 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.277      ;
; 1.012 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.278      ;
; 1.012 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.278      ;
; 1.012 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.282      ;
; 1.018 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.287      ;
; 1.021 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.287      ;
; 1.021 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.287      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.403 ; incnt[2]                                                                                                      ; incnt[2]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; incnt[3]                                                                                                      ; incnt[3]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                  ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.420 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.072      ;
; 0.424 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.074      ;
; 0.424 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.074      ;
; 0.424 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.076      ;
; 0.426 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.076      ;
; 0.427 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.079      ;
; 0.431 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.083      ;
; 0.433 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.079      ;
; 0.434 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.083      ;
; 0.434 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.083      ;
; 0.435 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.084      ;
; 0.440 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.089      ;
; 0.440 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.089      ;
; 0.441 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.090      ;
; 0.442 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.092      ;
; 0.447 ; receiver:receiver_inst|firX8R8:fir2|Racc[21]                                                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.101      ;
; 0.448 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.100      ;
; 0.449 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.101      ;
; 0.450 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                            ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                                       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.716      ;
; 0.450 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.102      ;
; 0.451 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.100      ;
; 0.452 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.101      ;
; 0.452 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.102      ;
; 0.452 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.102      ;
; 0.453 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.103      ;
; 0.453 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.105      ;
; 0.454 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.104      ;
; 0.455 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.105      ;
; 0.455 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.107      ;
; 0.456 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.108      ;
; 0.458 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.104      ;
; 0.460 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.109      ;
; 0.460 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.109      ;
; 0.463 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.112      ;
; 0.464 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.113      ;
; 0.468 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.117      ;
; 0.469 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][1]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[1][1]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.735      ;
; 0.469 ; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.116      ;
; 0.470 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.471 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.120      ;
; 0.472 ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.121      ;
; 0.473 ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.121      ;
; 0.474 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.123      ;
; 0.475 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.121      ;
; 0.478 ; incnt[2]                                                                                                      ; adc[6]                                                                                                                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.135      ;
; 0.486 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.135      ;
; 0.486 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.065      ;
; 0.486 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.487 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.753      ;
; 0.487 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.753      ;
; 0.488 ; receiver:receiver_inst|firX8R8:fir2|waddr[3]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.135      ;
; 0.491 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.070      ;
; 0.493 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                      ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                      ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|raddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.073      ;
; 0.494 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|raddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.070      ;
; 0.494 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.760      ;
; 0.496 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.075      ;
; 0.499 ; incnt[2]                                                                                                      ; adc[7]                                                                                                                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.765      ;
; 0.499 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|raddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.075      ;
; 0.499 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|raddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.075      ;
; 0.500 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|raddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.079      ;
; 0.501 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.150      ;
; 0.501 ; receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]          ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.767      ;
; 0.501 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[2]     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.767      ;
; 0.501 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.767      ;
; 0.501 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]           ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.501 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]    ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.767      ;
; 0.502 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[0]     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.768      ;
; 0.502 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.768      ;
; 0.502 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27]    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[27]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.768      ;
; 0.502 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31]    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[31]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.768      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.581     ; 3.235      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.584     ; 3.232      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.579     ; 3.237      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.581     ; 3.235      ;
; -4.181 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.580     ; 3.236      ;
; -3.738 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.138     ; 3.235      ;
; -3.738 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.141     ; 3.232      ;
; -3.738 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.141     ; 3.232      ;
; -3.738 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.141     ; 3.232      ;
; -3.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.139     ; 3.233      ;
; -3.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.139     ; 3.233      ;
; -3.729 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -2.141     ; 3.223      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                                                                                                   ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.501 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[7]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.259      ; 3.252      ;
; -2.501 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[37]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.259      ; 3.252      ;
; -2.428 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[20]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.309      ; 3.229      ;
; -2.428 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[23]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.309      ; 3.229      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[3]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[4]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[5]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[16]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[17]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[18]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[19]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[44]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[45]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.425 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[47]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.334      ; 3.251      ;
; -2.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.149     ; 3.251      ;
; -2.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.149     ; 3.251      ;
; -2.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.149     ; 3.251      ;
; -2.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[3]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.149     ; 3.251      ;
; -2.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[6]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.149     ; 3.251      ;
; -2.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[5]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.149     ; 3.251      ;
; -2.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[4]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.149     ; 3.251      ;
; -2.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[8]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.379      ; 3.225      ;
; -2.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[9]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.379      ; 3.225      ;
; -2.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[10]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.379      ; 3.225      ;
; -2.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[11]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.379      ; 3.225      ;
; -2.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[12]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.379      ; 3.225      ;
; -2.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[13]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.379      ; 3.225      ;
; -2.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[14]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.379      ; 3.225      ;
; -2.354 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[15]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.379      ; 3.225      ;
; -2.341 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[6]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.397      ; 3.230      ;
; -2.341 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[21]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.397      ; 3.230      ;
; -2.341 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[22]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.397      ; 3.230      ;
; -2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[24]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.451      ; 3.236      ;
; -2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[25]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.451      ; 3.236      ;
; -2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[26]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.451      ; 3.236      ;
; -2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[27]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.451      ; 3.236      ;
; -2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[28]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.451      ; 3.236      ;
; -2.238 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[0]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.522      ; 3.252      ;
; -2.238 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[1]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.522      ; 3.252      ;
; -2.238 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[2]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.522      ; 3.252      ;
; -2.238 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[29]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.522      ; 3.252      ;
; -2.238 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[30]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.522      ; 3.252      ;
; -2.238 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[31]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.522      ; 3.252      ;
; -2.235 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[38]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.525      ; 3.252      ;
; -2.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[40]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.598      ; 3.252      ;
; -2.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[41]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.598      ; 3.252      ;
; -2.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[42]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.598      ; 3.252      ;
; -2.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[43]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.598      ; 3.252      ;
; -2.155 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[36]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.604      ; 3.251      ;
; -2.155 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[46]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.604      ; 3.251      ;
; -2.152 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[32]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.609      ; 3.253      ;
; -2.152 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[33]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.609      ; 3.253      ;
; -2.152 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[34]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.609      ; 3.253      ;
; -2.152 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[35]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.609      ; 3.253      ;
; -2.129 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.645      ; 3.688      ;
; -2.129 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.645      ; 3.688      ;
; -2.129 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.645      ; 3.688      ;
; -2.129 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.645      ; 3.688      ;
; -2.020 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.757      ; 3.691      ;
; -2.020 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.757      ; 3.691      ;
; -2.020 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.757      ; 3.691      ;
; -2.020 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.757      ; 3.691      ;
; -2.012 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0~portb_address_reg0     ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.651      ; 3.692      ;
; -1.990 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[39]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.771      ; 3.253      ;
; -1.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.809      ; 3.675      ;
; -1.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.809      ; 3.675      ;
; -1.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.809      ; 3.675      ;
; -1.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.809      ; 3.675      ;
; -1.939 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.838      ; 3.691      ;
; -1.939 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.838      ; 3.691      ;
; -1.939 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.838      ; 3.691      ;
; -1.939 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.838      ; 3.691      ;
; -1.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.846      ; 3.689      ;
; -1.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.846      ; 3.689      ;
; -1.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.846      ; 3.689      ;
; -1.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.846      ; 3.689      ;
; -1.924 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.853      ; 3.691      ;
; -1.924 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.853      ; 3.691      ;
; -1.924 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.853      ; 3.691      ;
; -1.924 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.853      ; 3.691      ;
; -1.903 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.763      ; 3.695      ;
; -1.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.882      ; 3.679      ;
; -1.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.882      ; 3.679      ;
; -1.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.882      ; 3.679      ;
; -1.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.882      ; 3.679      ;
; -1.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.689      ;
; -1.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.689      ;
; -1.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.689      ;
; -1.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.689      ;
; -1.861 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|done                                                                                                      ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.399      ; 3.252      ;
; -1.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.909      ; 3.677      ;
; -1.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.909      ; 3.677      ;
; -1.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.909      ; 3.677      ;
; -1.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.909      ; 3.677      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.387      ; 3.232      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.387      ; 3.232      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.672      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.672      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.672      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.905      ; 3.672      ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                                                                                                   ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.549 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.224      ; 2.998      ;
; 1.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[17]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.222      ; 2.997      ;
; 1.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[16]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.222      ; 2.997      ;
; 1.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[7]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.222      ; 2.997      ;
; 1.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.222      ; 2.997      ;
; 1.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.222      ; 2.997      ;
; 1.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.222      ; 2.997      ;
; 1.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.222      ; 2.997      ;
; 1.550 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[19]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.222      ; 2.997      ;
; 1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[13]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.197      ; 2.998      ;
; 1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[12]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.197      ; 2.998      ;
; 1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.197      ; 2.998      ;
; 1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.197      ; 2.998      ;
; 1.601 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[15]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 2.998      ;
; 1.601 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[14]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 2.998      ;
; 1.601 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[11]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 2.998      ;
; 1.601 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[10]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 2.998      ;
; 1.601 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[9]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 2.998      ;
; 1.601 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[8]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 2.998      ;
; 1.601 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[5]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[6]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[7]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[8]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[9]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[10]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[11]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[12]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[13]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[14]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[15]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.615 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[19]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 2.998      ;
; 1.620 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[18]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.153      ; 2.998      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[0]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.136      ; 2.997      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[1]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.136      ; 2.997      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[2]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.136      ; 2.997      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[3]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.136      ; 2.997      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[4]                                                                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.136      ; 2.997      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[16]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.136      ; 2.997      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[17]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.136      ; 2.997      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[18]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.136      ; 2.997      ;
; 1.677 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.081      ; 2.983      ;
; 1.677 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.081      ; 2.983      ;
; 1.681 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[25]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.091      ; 2.997      ;
; 1.681 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[23]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.091      ; 2.997      ;
; 1.681 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[21]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.091      ; 2.997      ;
; 1.681 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[20]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.091      ; 2.997      ;
; 1.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[31]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 2.997      ;
; 1.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[30]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 2.997      ;
; 1.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[29]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 2.997      ;
; 1.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[28]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 2.997      ;
; 1.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[27]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 2.997      ;
; 1.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[26]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 2.997      ;
; 1.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[24]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 2.997      ;
; 1.692 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[22]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.080      ; 2.997      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.047      ; 2.980      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.047      ; 2.980      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.047      ; 2.980      ;
; 1.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.983      ;
; 1.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.983      ;
; 1.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.983      ;
; 1.723 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 2.982      ;
; 1.723 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 2.982      ;
; 1.723 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.034      ; 2.982      ;
; 1.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 2.980      ;
; 1.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 2.980      ;
; 1.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 2.980      ;
; 1.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 2.980      ;
; 1.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 2.980      ;
; 1.734 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[20]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.997      ;
; 1.734 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[21]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.997      ;
; 1.734 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[22]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.038      ; 2.997      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[23]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 2.997      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[24]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 2.997      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[25]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 2.997      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[26]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 2.997      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[27]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 2.997      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[28]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 2.997      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[29]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 2.997      ;
; 1.735 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[30]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.037      ; 2.997      ;
; 1.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 2.982      ;
; 1.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 2.982      ;
; 1.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 2.982      ;
; 1.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 2.982      ;
; 1.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 2.982      ;
; 1.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 2.982      ;
; 1.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 2.982      ;
; 1.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.009      ; 2.982      ;
; 1.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 2.997      ;
; 1.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 2.997      ;
; 1.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 2.997      ;
; 1.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 2.997      ;
; 1.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 2.997      ;
; 1.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 2.997      ;
; 1.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 2.997      ;
; 1.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.005      ; 2.997      ;
; 1.772 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 2.996      ;
; 1.772 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 2.996      ;
; 1.781 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 2.979      ;
; 1.781 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[4]                                                   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.973      ; 2.979      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.272 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.585     ; 2.963      ;
; 4.286 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.581     ; 2.981      ;
; 4.286 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.585     ; 2.977      ;
; 4.286 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.583     ; 2.979      ;
; 4.286 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.585     ; 2.977      ;
; 4.286 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.585     ; 2.977      ;
; 4.286 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.583     ; 2.979      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.041     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.043     ; 2.981      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.046     ; 2.978      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.043     ; 2.981      ;
; 4.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -2.042     ; 2.982      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                                                                                 ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                 ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[0]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[0]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[10]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[10]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[11]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[11]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[12]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[12]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[13]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[13]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[14]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[14]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[15]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[15]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[16]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[16]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[17]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[17]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[18]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[18]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[19]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[19]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[1]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[1]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[20]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[20]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[21]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[21]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[22]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[22]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[23]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[23]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[24]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[24]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[25]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[25]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[26]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[26]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[27]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[27]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[28]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[28]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[29]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[29]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[2]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[2]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[30]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[30]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[31]                                                                                             ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[31]~_Duplicate_1                                                                                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[3]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[3]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[4]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[4]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[5]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[5]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[6]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[6]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[7]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[7]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[8]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[8]~_Duplicate_1                                                                                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[9]                                                                                              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_sck ; Fall       ; rxfreq[9]~_Duplicate_1                                                                                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41] ;
+--------+--------------+----------------+------------+---------+------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[0]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[10]                 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[11]                 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[12]                 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[13]                 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[14]                 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[15]                 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[16]                 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[17]                 ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[1]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[2]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[3]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[4]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[5]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[6]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[7]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[8]                  ;
; 6.368 ; 6.750        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[9]                  ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]              ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]              ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]              ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]              ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]              ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]              ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]              ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]              ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]               ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[18]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[19]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[20]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[21]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[22]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[23]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[24]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[25]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[26]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[27]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[28]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[29]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[30]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[31]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[32]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[33]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[34]                 ;
; 6.370 ; 6.752        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[35]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[6]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[7]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[8]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[9]               ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[18]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[19]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[20]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[21]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[22]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[23]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[24]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[25]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[26]                 ;
; 6.371 ; 6.753        ; 0.382          ; High Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_q[27]                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.830 ; 49.830       ; 0.000          ; Low Pulse Width  ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.842 ; 50.058       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.843 ; 50.059       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; 3.200 ; 3.574 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 3.200 ; 3.574 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; 1.449 ; 1.479 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 2.688 ; 2.721 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 2.688 ; 2.721 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; -0.510 ; -0.735 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.510 ; -0.735 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; -0.868 ; -0.900 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; -0.888 ; -1.055 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.888 ; -1.055 ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DEBUG_LED1 ; clk_10mhz  ; 8.569  ; 8.007  ; Rise       ; clk_10mhz                                                 ;
; DEBUG_LED2 ; clk_10mhz  ; 8.689  ; 8.154  ; Rise       ; clk_10mhz                                                 ;
; controlio  ; clk_10mhz  ; 2.775  ;        ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; controlio  ; clk_10mhz  ;        ; 2.615  ; Fall       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DEBUG_LED4 ; spi_sck    ; 11.008 ; 10.564 ; Fall       ; spi_sck                                                   ;
; spi_miso   ; spi_sck    ; 9.971  ; 9.923  ; Fall       ; spi_sck                                                   ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+
; DEBUG_LED1 ; clk_10mhz  ; 8.345 ; 7.802 ; Rise       ; clk_10mhz                                                 ;
; DEBUG_LED2 ; clk_10mhz  ; 8.460 ; 7.942 ; Rise       ; clk_10mhz                                                 ;
; controlio  ; clk_10mhz  ; 2.359 ;       ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; controlio  ; clk_10mhz  ;       ; 2.204 ; Fall       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DEBUG_LED4 ; spi_sck    ; 9.713 ; 9.170 ; Fall       ; spi_sck                                                   ;
; spi_miso   ; spi_sck    ; 9.801 ; 9.762 ; Fall       ; spi_sck                                                   ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.293 ;       ;       ; 6.470 ;
; ad9866_clk ; ad9866_txclk ; 6.293 ;       ;       ; 6.470 ;
; spi_ce[0]  ; spi_miso     ; 7.301 ; 6.925 ; 7.400 ; 7.024 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.161 ;       ;       ; 6.335 ;
; ad9866_clk ; ad9866_txclk ; 6.161 ;       ;       ; 6.335 ;
; spi_ce[0]  ; spi_miso     ; 7.039 ; 6.678 ; 7.139 ; 6.778 ;
+------------+--------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.404         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                ;              ;                  ; -1.620       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                ;              ;                  ; -2.784       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.349         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                ;              ;                  ; -1.429       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                ;              ;                  ; -2.920       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -4.259         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                ;              ;                  ; -1.355       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                ;              ;                  ; -2.904       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -4.180         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                ;              ;                  ; -1.385       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                ;              ;                  ; -2.795       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -4.140         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                ;              ;                  ; -1.335       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                ;              ;                  ; -2.805       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.858         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                ;              ;                  ; -1.266       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                ;              ;                  ; -2.592       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.625         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                ;              ;                  ; -1.019       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                ;              ;                  ; -2.606       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.582         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                ;              ;                  ; -1.191       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                ;              ;                  ; -2.391       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.553         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                ;              ;                  ; -1.410       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                ;              ;                  ; -2.143       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.332         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                ;              ;                  ; -1.408       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                ;              ;                  ; -1.924       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -3.182         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                ;              ;                  ; -1.321       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                ;              ;                  ; -1.861       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -1.735         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                ;              ;                  ; 0.179        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                ;              ;                  ; -1.914       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -8.240 ; -247.626      ;
; spi_sck                                                   ; -1.596 ; -166.381      ;
; clk_10mhz                                                 ; 97.824 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; spi_sck                                                   ; -0.096 ; -0.096        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.153  ; 0.000         ;
; clk_10mhz                                                 ; 0.186  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.515 ; -59.256       ;
; spi_sck                                                   ; -0.892 ; -120.966      ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spi_sck                                                   ; 0.812 ; 0.000         ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.325 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; spi_sck                                                   ; -3.000 ; -484.513      ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.528  ; 0.000         ;
; clk_10mhz                                                 ; 49.270 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                             ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -8.240 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.240 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.425      ;
; -8.228 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.228 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.413      ;
; -8.172 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.172 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[29] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.357      ;
; -8.159 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.159 ; rxfreq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[28] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.344      ;
; -8.151 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.151 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.295      ;
; -8.139 ; rxfreq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.139 ; rxfreq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.784     ; 6.283      ;
; -8.104 ; rxfreq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.289      ;
; -8.104 ; rxfreq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.289      ;
; -8.104 ; rxfreq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.289      ;
; -8.104 ; rxfreq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.289      ;
; -8.104 ; rxfreq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.289      ;
; -8.104 ; rxfreq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.289      ;
; -8.104 ; rxfreq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.289      ;
; -8.104 ; rxfreq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[27] ; spi_sck      ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.743     ; 6.289      ;
+--------+------------+-----------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                                                                                                                                           ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.596 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.626     ; 1.445      ;
; -1.596 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.626     ; 1.445      ;
; -1.596 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.626     ; 1.445      ;
; -1.596 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.626     ; 1.445      ;
; -1.490 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[11]                                               ; spi_sck      ; spi_sck     ; 0.500        ; -0.815     ; 1.182      ;
; -1.490 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[10]                                               ; spi_sck      ; spi_sck     ; 0.500        ; -0.815     ; 1.182      ;
; -1.481 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.272      ;
; -1.481 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.272      ;
; -1.481 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.272      ;
; -1.481 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.272      ;
; -1.448 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.624     ; 1.299      ;
; -1.448 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.624     ; 1.299      ;
; -1.448 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.624     ; 1.299      ;
; -1.448 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.624     ; 1.299      ;
; -1.446 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a8~portb_address_reg0  ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.291      ;
; -1.431 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.640     ; 1.266      ;
; -1.431 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.640     ; 1.266      ;
; -1.431 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.640     ; 1.266      ;
; -1.431 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.640     ; 1.266      ;
; -1.428 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.625     ; 1.278      ;
; -1.428 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.625     ; 1.278      ;
; -1.428 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.625     ; 1.278      ;
; -1.428 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.625     ; 1.278      ;
; -1.415 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.669     ; 1.221      ;
; -1.415 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.669     ; 1.221      ;
; -1.415 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.669     ; 1.221      ;
; -1.415 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.669     ; 1.221      ;
; -1.407 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.578     ; 1.304      ;
; -1.407 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.578     ; 1.304      ;
; -1.407 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.578     ; 1.304      ;
; -1.407 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.578     ; 1.304      ;
; -1.407 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.688     ; 1.194      ;
; -1.407 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.688     ; 1.194      ;
; -1.407 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.688     ; 1.194      ;
; -1.407 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_sck      ; spi_sck     ; 0.500        ; -0.688     ; 1.194      ;
; -1.406 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.197      ;
; -1.406 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.197      ;
; -1.406 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.197      ;
; -1.406 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.197      ;
; -1.398 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_sck      ; spi_sck     ; 0.500        ; -0.688     ; 1.239      ;
; -1.397 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.717     ; 1.187      ;
; -1.397 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.717     ; 1.187      ;
; -1.397 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                   ; spi_sck      ; spi_sck     ; 0.500        ; -0.717     ; 1.187      ;
; -1.394 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.626     ; 1.297      ;
; -1.389 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~portb_address_reg0  ; spi_sck      ; spi_sck     ; 0.500        ; -0.578     ; 1.340      ;
; -1.343 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.610     ; 1.208      ;
; -1.343 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.610     ; 1.208      ;
; -1.343 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.610     ; 1.208      ;
; -1.343 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.610     ; 1.208      ;
; -1.297 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.640     ; 1.186      ;
; -1.291 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.671     ; 1.095      ;
; -1.291 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.671     ; 1.095      ;
; -1.291 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.671     ; 1.095      ;
; -1.291 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.671     ; 1.095      ;
; -1.282 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]               ; spi_sck      ; spi_sck     ; 0.500        ; -0.720     ; 1.069      ;
; -1.282 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                       ; spi_sck      ; spi_sck     ; 0.500        ; -0.720     ; 1.069      ;
; -1.282 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.720     ; 1.069      ;
; -1.279 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]               ; spi_sck      ; spi_sck     ; 0.500        ; -0.750     ; 1.036      ;
; -1.279 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[4]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.750     ; 1.036      ;
; -1.279 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[5]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.750     ; 1.036      ;
; -1.279 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[6]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.750     ; 1.036      ;
; -1.279 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[7]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.750     ; 1.036      ;
; -1.279 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[8]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.750     ; 1.036      ;
; -1.279 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[9]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.750     ; 1.036      ;
; -1.273 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.625     ; 1.177      ;
; -1.229 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.680     ; 1.056      ;
; -1.214 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.717     ; 1.004      ;
; -1.211 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]               ; spi_sck      ; spi_sck     ; 0.500        ; -0.670     ; 1.048      ;
; -1.211 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.670     ; 1.048      ;
; -1.211 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.670     ; 1.048      ;
; -1.210 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.717     ; 1.000      ;
; -1.208 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.717     ; 0.998      ;
; -1.206 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.669     ; 1.066      ;
; -1.204 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.684     ; 1.049      ;
; -1.201 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.680     ; 1.028      ;
; -1.199 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.680     ; 1.026      ;
; -1.198 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.680     ; 1.025      ;
; -1.195 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.595     ; 1.075      ;
; -1.195 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.595     ; 1.075      ;
; -1.195 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.595     ; 1.075      ;
; -1.195 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_sck      ; spi_sck     ; 0.500        ; -0.595     ; 1.075      ;
; -1.186 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.624     ; 1.091      ;
; -1.182 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                    ; spi_sck      ; spi_sck     ; 0.500        ; -0.680     ; 1.009      ;
; -1.162 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a24~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.610     ; 1.081      ;
; -1.077 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.671     ; 0.935      ;
; -1.026 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0 ; spi_sck      ; spi_sck     ; 0.500        ; -0.595     ; 0.960      ;
; -0.884 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[15]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.361      ; 2.252      ;
; -0.884 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[14]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.361      ; 2.252      ;
; -0.884 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[11]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.361      ; 2.252      ;
; -0.884 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[10]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.361      ; 2.252      ;
; -0.884 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[9]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.361      ; 2.252      ;
; -0.884 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[8]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.361      ; 2.252      ;
; -0.884 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[2]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.361      ; 2.252      ;
; -0.863 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[18]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.350      ; 2.220      ;
; -0.857 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[13]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.371      ; 2.235      ;
; -0.857 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[12]                                                                                              ; spi_sck      ; spi_sck     ; 1.000        ; 0.371      ; 2.235      ;
; -0.857 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[6]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.371      ; 2.235      ;
; -0.857 ; spi_slave:spi_slave_inst|nb[0] ; spi_slave:spi_slave_inst|rdata[5]                                                                                               ; spi_sck      ; spi_sck     ; 1.000        ; 0.371      ; 2.235      ;
; -0.847 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[0]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.625     ; 0.729      ;
; -0.847 ; rxFIFOReadStrobe               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[1]                                                ; spi_sck      ; spi_sck     ; 0.500        ; -0.625     ; 0.729      ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.829 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.122      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.900 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.051      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.908 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.043      ;
; 97.969 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.981      ;
; 97.974 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.976      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 97.982 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.969      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.936      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.019 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.931      ;
; 98.045 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.905      ;
; 98.053 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.037     ; 1.897      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.064 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.887      ;
; 98.067 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.884      ;
; 98.067 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 1.884      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.096 ; reset_handler:reset_handler_inst|reset                                                                                            ; rxFIFOReadStrobe                                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.941      ; 0.459      ;
; 0.149  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.096      ; 0.329      ;
; 0.156  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.341      ;
; 0.174  ; spi_slave:spi_slave_inst|rreg[0]                                                                                                  ; spi_slave:spi_slave_inst|rdata[1]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.060      ; 0.318      ;
; 0.175  ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_slave:spi_slave_inst|rdata[3]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.060      ; 0.319      ;
; 0.182  ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_slave:spi_slave_inst|rdata[19]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.060      ; 0.326      ;
; 0.188  ; spi_slave:spi_slave_inst|rreg[20]                                                                                                 ; spi_slave:spi_slave_inst|rdata[21]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.318      ;
; 0.189  ; spi_slave:spi_slave_inst|rreg[30]                                                                                                 ; spi_slave:spi_slave_inst|rdata[31]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.316      ;
; 0.190  ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_slave:spi_slave_inst|rdata[27]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.317      ;
; 0.190  ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_slave:spi_slave_inst|rdata[26]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.317      ;
; 0.191  ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_slave:spi_slave_inst|rdata[30]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191  ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_slave:spi_slave_inst|rdata[28]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191  ; spi_slave:spi_slave_inst|rreg[23]                                                                                                 ; spi_slave:spi_slave_inst|rdata[24]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.192  ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_slave:spi_slave_inst|rdata[29]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.319      ;
; 0.193  ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_slave:spi_slave_inst|rdata[13]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.040      ; 0.317      ;
; 0.193  ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_slave:spi_slave_inst|rdata[6]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.040      ; 0.317      ;
; 0.194  ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_slave:spi_slave_inst|rdata[12]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.040      ; 0.318      ;
; 0.194  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[39]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 1.249      ; 1.027      ;
; 0.198  ; spi_slave:spi_slave_inst|rreg[22]                                                                                                 ; spi_slave:spi_slave_inst|rdata[23]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.328      ;
; 0.200  ; spi_slave:spi_slave_inst|treg[34]                                                                                                 ; spi_slave:spi_slave_inst|treg[35]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                     ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; spi_slave:spi_slave_inst|treg[0]                                                                                                  ; spi_slave:spi_slave_inst|treg[1]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201  ; spi_slave:spi_slave_inst|treg[33]                                                                                                 ; spi_slave:spi_slave_inst|treg[34]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.387      ;
; 0.203  ; spi_slave:spi_slave_inst|treg[41]                                                                                                 ; spi_slave:spi_slave_inst|treg[42]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203  ; spi_slave:spi_slave_inst|treg[29]                                                                                                 ; spi_slave:spi_slave_inst|treg[30]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.204  ; spi_slave:spi_slave_inst|treg[17]                                                                                                 ; spi_slave:spi_slave_inst|treg[18]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.314      ;
; 0.205  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.314      ;
; 0.209  ; spi_slave:spi_slave_inst|rreg[20]                                                                                                 ; spi_slave:spi_slave_inst|rreg[21]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.210  ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_slave:spi_slave_inst|rreg[30]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.211  ; spi_slave:spi_slave_inst|rreg[23]                                                                                                 ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211  ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211  ; spi_slave:spi_slave_inst|rreg[26]                                                                                                 ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211  ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_slave:spi_slave_inst|rreg[29]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.212  ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212  ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212  ; spi_slave:spi_slave_inst|rreg[27]                                                                                                 ; spi_slave:spi_slave_inst|rreg[28]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.319      ;
; 0.212  ; spi_slave:spi_slave_inst|rreg[0]                                                                                                  ; spi_slave:spi_slave_inst|rreg[1]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212  ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.318      ;
; 0.213  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.193      ; 0.510      ;
; 0.213  ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; spi_slave:spi_slave_inst|rreg[13]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.319      ;
; 0.213  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[43]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 1.148      ; 0.945      ;
; 0.214  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[41]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 1.148      ; 0.946      ;
; 0.219  ; spi_slave:spi_slave_inst|rreg[8]                                                                                                  ; spi_slave:spi_slave_inst|rreg[9]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.325      ;
; 0.219  ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.325      ;
; 0.219  ; spi_slave:spi_slave_inst|rreg[1]                                                                                                  ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.325      ;
; 0.219  ; spi_slave:spi_slave_inst|rreg[17]                                                                                                 ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.325      ;
; 0.220  ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; spi_slave:spi_slave_inst|rreg[8]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.326      ;
; 0.220  ; spi_slave:spi_slave_inst|rreg[10]                                                                                                 ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.326      ;
; 0.220  ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_slave:spi_slave_inst|rreg[25]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.327      ;
; 0.221  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.193      ; 0.518      ;
; 0.226  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[42]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 1.148      ; 0.958      ;
; 0.227  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.335      ;
; 0.228  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[40]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 1.148      ; 0.960      ;
; 0.228  ; spi_slave:spi_slave_inst|treg[37]                                                                                                 ; spi_slave:spi_slave_inst|treg[38]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.190      ; 0.502      ;
; 0.233  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[20]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 0.984      ; 0.801      ;
; 0.234  ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_slave:spi_slave_inst|rdata[16]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.064      ; 0.382      ;
; 0.235  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.456      ;
; 0.236  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[23]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 0.984      ; 0.804      ;
; 0.238  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[7]                                                                                                  ; spi_sck      ; spi_sck     ; -0.500       ; 0.968      ; 0.790      ;
; 0.240  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.101      ; 0.425      ;
; 0.241  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[37]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 0.968      ; 0.793      ;
; 0.242  ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; spi_slave:spi_slave_inst|rdata[7]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.064      ; 0.390      ;
; 0.247  ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_slave:spi_slave_inst|rdata[4]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.060      ; 0.391      ;
; 0.251  ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; spi_slave:spi_slave_inst|rdata[17]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.060      ; 0.395      ;
; 0.256  ; spi_slave:spi_slave_inst|rreg[24]                                                                                                 ; spi_slave:spi_slave_inst|rdata[25]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.394      ;
; 0.261  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.156      ; 0.521      ;
; 0.261  ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_slave:spi_slave_inst|rdata[5]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.397      ;
; 0.261  ; spi_slave:spi_slave_inst|rreg[21]                                                                                                 ; spi_slave:spi_slave_inst|rdata[22]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.392      ;
; 0.261  ; spi_slave:spi_slave_inst|treg[42]                                                                                                 ; spi_slave:spi_slave_inst|treg[43]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261  ; spi_slave:spi_slave_inst|treg[30]                                                                                                 ; spi_slave:spi_slave_inst|treg[31]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261  ; spi_slave:spi_slave_inst|treg[32]                                                                                                 ; spi_slave:spi_slave_inst|treg[33]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.263  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.163      ; 0.530      ;
; 0.263  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.162      ; 0.529      ;
; 0.263  ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.384      ;
; 0.263  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                         ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.371      ;
; 0.263  ; spi_slave:spi_slave_inst|treg[40]                                                                                                 ; spi_slave:spi_slave_inst|treg[41]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.376      ;
; 0.264  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[22]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 1.039      ; 0.887      ;
; 0.265  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[6]                                                                                                  ; spi_sck      ; spi_sck     ; -0.500       ; 1.039      ; 0.888      ;
; 0.266  ; spi_slave:spi_slave_inst|nb[1]                                                                                                    ; spi_slave:spi_slave_inst|treg[21]                                                                                                 ; spi_sck      ; spi_sck     ; -0.500       ; 1.039      ; 0.889      ;
; 0.269  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20~portb_address_reg0   ; spi_sck      ; spi_sck     ; 0.000        ; 0.146      ; 0.519      ;
; 0.273  ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; spi_slave:spi_slave_inst|rreg[19]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.038      ; 0.395      ;
; 0.274  ; spi_slave:spi_slave_inst|rreg[10]                                                                                                 ; spi_slave:spi_slave_inst|rdata[11]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.395      ;
; 0.275  ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; spi_slave:spi_slave_inst|rdata[15]                                                                                                ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.396      ;
; 0.278  ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.038      ; 0.400      ;
; 0.280  ; spi_slave:spi_slave_inst|treg[45]                                                                                                 ; spi_slave:spi_slave_inst|treg[46]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.228      ; 0.592      ;
; 0.284  ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; spi_slave:spi_slave_inst|rdata[8]                                                                                                 ; spi_sck      ; spi_sck     ; 0.000        ; 0.037      ; 0.405      ;
; 0.287  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; spi_sck      ; spi_sck     ; 0.000        ; 0.096      ; 0.467      ;
; 0.288  ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; spi_sck      ; spi_sck     ; 0.000        ; 0.022      ; 0.394      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.153 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.156 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.157 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; receiver:receiver_inst|firX8R8:fir2|Racc[21]                                                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~porta_datain_reg0                           ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.169 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[1]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|caddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.171 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|caddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.173 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.173 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.174 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.175 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                     ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.177 ; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.501      ;
; 0.181 ; receiver:receiver_inst|firX8R8:fir2|fir256:C|caddr[4]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.506      ;
; 0.182 ; receiver:receiver_inst|firX8R8:fir2|waddr[3]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.506      ;
; 0.183 ; receiver:receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                      ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_datain_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.507      ;
; 0.184 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|caddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.510      ;
; 0.184 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.185 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|caddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.510      ;
; 0.187 ; incnt[2]                                                                                                      ; incnt[2]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; incnt[3]                                                                                                      ; incnt[3]                                                                                                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11                                            ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                  ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                                             ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|caddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.513      ;
; 0.193 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; receiver:receiver_inst|cordic:cordic_inst|Z[0][1]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[1][1]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.477      ;
; 0.194 ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][1]                                                            ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                                       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.514      ;
; 0.195 ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; receiver:receiver_inst|cordic:cordic_inst|Z[1][0]                                                             ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|raddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.482      ;
; 0.197 ; receiver:receiver_inst|firX8R8:fir2|waddr[7]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.522      ;
; 0.197 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.519      ;
; 0.200 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.484      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.485      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|raddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.486      ;
; 0.202 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~porta_address_reg0                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.525      ;
; 0.203 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|raddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.484      ;
; 0.203 ; receiver:receiver_inst|firX8R8:fir2|fir256:B|raddr[0]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.485      ;
; 0.203 ; receiver:receiver_inst|firX8R8:fir2|fir256:D|raddr[5]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.485      ;
; 0.204 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[36]                ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[36]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[34]                ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[34]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                                                        ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; receiver:receiver_inst|firX8R8:fir2|fir256:A|raddr[6]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.486      ;
; 0.206 ; receiver:receiver_inst|firX8R8:fir2|fir256:E|raddr[2]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.491      ;
; 0.206 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                      ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]                ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]                                                          ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                              ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; receiver:receiver_inst|firX8R8:fir2|fir256:G|raddr[3]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.488      ;
; 0.207 ; receiver:receiver_inst|firX8R8:fir2|fir256:F|raddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.491      ;
; 0.208 ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                      ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[14]                                                                ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; receiver:receiver_inst|firX8R8:fir2|waddr[5]                                                                  ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.533      ;
; 0.209 ; incnt[2]                                                                                                      ; adc[6]                                                                                                                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; incnt[2]                                                                                                      ; adc[7]                                                                                                                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; receiver:receiver_inst|firX8R8:fir2|fir256:H|raddr[7]                                                         ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~portb_address_reg0 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.494      ;
; 0.209 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]           ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                                                                 ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.291 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; reset_handler:reset_handler_inst|reset             ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.459      ;
; 0.440 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.440 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.569      ;
; 0.451 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; counter[2]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; counter[8]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; counter[10]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.576      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.494     ; 1.641      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.643      ;
; -1.515 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.494     ; 1.641      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.496     ; 1.638      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.514 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.492     ; 1.642      ;
; -1.327 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.306     ; 1.641      ;
; -1.327 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.308     ; 1.639      ;
; -1.327 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.308     ; 1.639      ;
; -1.327 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.308     ; 1.639      ;
; -1.326 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.307     ; 1.639      ;
; -1.326 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.307     ; 1.639      ;
; -1.318 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.683        ; -1.309     ; 1.629      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                                                                                                                   ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.892 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[0]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.221     ; 1.648      ;
; -0.892 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[1]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.221     ; 1.648      ;
; -0.892 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[2]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.221     ; 1.648      ;
; -0.892 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[3]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.221     ; 1.648      ;
; -0.892 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[6]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.221     ; 1.648      ;
; -0.892 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[5]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.221     ; 1.648      ;
; -0.892 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|nb[4]                                                                                                     ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.221     ; 1.648      ;
; -0.679 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.201      ; 1.825      ;
; -0.679 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.201      ; 1.825      ;
; -0.679 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.201      ; 1.825      ;
; -0.679 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.201      ; 1.825      ;
; -0.678 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.828      ;
; -0.678 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.828      ;
; -0.678 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.828      ;
; -0.678 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.828      ;
; -0.671 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.218      ; 1.834      ;
; -0.671 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.218      ; 1.834      ;
; -0.671 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.218      ; 1.834      ;
; -0.671 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.218      ; 1.834      ;
; -0.669 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.220      ; 1.834      ;
; -0.669 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.220      ; 1.834      ;
; -0.669 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.220      ; 1.834      ;
; -0.669 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.220      ; 1.834      ;
; -0.668 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.818      ;
; -0.668 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.818      ;
; -0.668 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.818      ;
; -0.668 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.818      ;
; -0.653 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|done                                                                                                      ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.020      ; 1.650      ;
; -0.643 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0~portb_address_reg0     ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.201      ; 1.843      ;
; -0.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.846      ;
; -0.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.831      ;
; -0.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.831      ;
; -0.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.831      ;
; -0.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.831      ;
; -0.635 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.218      ; 1.852      ;
; -0.633 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.220      ; 1.852      ;
; -0.632 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a8~portb_address_reg0     ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.205      ; 1.836      ;
; -0.628 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.035      ; 1.640      ;
; -0.628 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.035      ; 1.640      ;
; -0.613 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.264      ; 1.822      ;
; -0.613 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.264      ; 1.822      ;
; -0.613 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.264      ; 1.822      ;
; -0.613 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.264      ; 1.822      ;
; -0.610 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.265      ; 1.820      ;
; -0.610 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.265      ; 1.820      ;
; -0.610 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.265      ; 1.820      ;
; -0.610 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.265      ; 1.820      ;
; -0.608 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.263      ; 1.816      ;
; -0.608 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.263      ; 1.816      ;
; -0.608 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.263      ; 1.816      ;
; -0.608 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.263      ; 1.816      ;
; -0.603 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.279      ; 1.827      ;
; -0.603 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.279      ; 1.827      ;
; -0.603 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.279      ; 1.827      ;
; -0.603 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.279      ; 1.827      ;
; -0.601 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.249      ; 1.849      ;
; -0.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[11]                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.065      ; 1.640      ;
; -0.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[10]                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.065      ; 1.640      ;
; -0.593 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.294      ; 1.832      ;
; -0.593 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.294      ; 1.832      ;
; -0.593 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.294      ; 1.832      ;
; -0.593 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                             ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.294      ; 1.832      ;
; -0.577 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.264      ; 1.840      ;
; -0.574 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.265      ; 1.838      ;
; -0.572 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.263      ; 1.834      ;
; -0.567 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a24~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.279      ; 1.845      ;
; -0.565 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.311      ; 1.821      ;
; -0.565 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.311      ; 1.821      ;
; -0.565 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.311      ; 1.821      ;
; -0.565 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                              ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.311      ; 1.821      ;
; -0.557 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0    ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.294      ; 1.850      ;
; -0.547 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.116      ; 1.640      ;
; -0.547 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.116      ; 1.640      ;
; -0.547 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.116      ; 1.640      ;
; -0.547 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.116      ; 1.640      ;
; -0.547 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.116      ; 1.640      ;
; -0.547 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.116      ; 1.640      ;
; -0.533 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.130      ; 1.640      ;
; -0.533 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[4]                                                   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.130      ; 1.640      ;
; -0.533 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[5]                                                   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.130      ; 1.640      ;
; -0.533 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[6]                                                   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.130      ; 1.640      ;
; -0.533 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[7]                                                   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.130      ; 1.640      ;
; -0.533 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[8]                                                   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.130      ; 1.640      ;
; -0.533 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[9]                                                   ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.130      ; 1.640      ;
; -0.532 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.143      ; 1.652      ;
; -0.532 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.143      ; 1.652      ;
; -0.532 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.143      ; 1.652      ;
; -0.532 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.143      ; 1.652      ;
; -0.532 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.143      ; 1.652      ;
; -0.532 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.143      ; 1.652      ;
; -0.532 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.143      ; 1.652      ;
; -0.532 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.143      ; 1.652      ;
; -0.529 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~portb_address_reg0     ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.311      ; 1.839      ;
; -0.517 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[23]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.156      ; 1.650      ;
; -0.517 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[24]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.156      ; 1.650      ;
; -0.517 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[25]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.156      ; 1.650      ;
; -0.517 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[26]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.156      ; 1.650      ;
; -0.517 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[27]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.156      ; 1.650      ;
; -0.517 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[28]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.156      ; 1.650      ;
; -0.517 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[29]                                                                                                  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.156      ; 1.650      ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                                                                                                  ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[39]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.080      ; 1.506      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[32]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.993      ; 1.506      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[33]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.993      ; 1.506      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[34]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.993      ; 1.506      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[35]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.993      ; 1.506      ;
; 0.903 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[36]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.987      ; 1.504      ;
; 0.903 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[46]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.987      ; 1.504      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[40]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.979      ; 1.506      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[41]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.979      ; 1.506      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[42]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.979      ; 1.506      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[43]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.979      ; 1.506      ;
; 0.957 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[38]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.934      ; 1.505      ;
; 0.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[24]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.919      ; 1.495      ;
; 0.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[25]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.919      ; 1.495      ;
; 0.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[26]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.919      ; 1.495      ;
; 0.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[27]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.919      ; 1.495      ;
; 0.962 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[28]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.919      ; 1.495      ;
; 0.969 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.922      ; 1.505      ;
; 0.969 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.922      ; 1.505      ;
; 0.969 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.922      ; 1.505      ;
; 0.969 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[29]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.922      ; 1.505      ;
; 0.969 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[30]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.922      ; 1.505      ;
; 0.969 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[31]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.922      ; 1.505      ;
; 1.001 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[0]                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.384      ; 1.499      ;
; 1.001 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[1]                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.384      ; 1.499      ;
; 1.008 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.870      ; 1.492      ;
; 1.008 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[21]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.870      ; 1.492      ;
; 1.008 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[22]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.870      ; 1.492      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.369      ; 1.499      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.369      ; 1.499      ;
; 1.016 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.369      ; 1.499      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[8]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.853      ; 1.489      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[9]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.853      ; 1.489      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[10]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.853      ; 1.489      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[11]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.853      ; 1.489      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[12]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.853      ; 1.489      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[13]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.853      ; 1.489      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[14]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.853      ; 1.489      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[15]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.853      ; 1.489      ;
; 1.057 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.328      ; 1.499      ;
; 1.057 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[2]                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.328      ; 1.499      ;
; 1.057 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|rdptr_g[3]                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.328      ; 1.499      ;
; 1.062 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[20]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.815      ; 1.491      ;
; 1.062 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[23]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.815      ; 1.491      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.317      ; 1.496      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.317      ; 1.496      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.317      ; 1.496      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.317      ; 1.496      ;
; 1.065 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.317      ; 1.496      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[17]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.327      ; 1.507      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[16]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.327      ; 1.507      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[7]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.327      ; 1.507      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[4]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.327      ; 1.507      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[3]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.327      ; 1.507      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[1]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.327      ; 1.507      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[0]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.327      ; 1.507      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[19]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.327      ; 1.507      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[16]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[17]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[18]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[19]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[44]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[45]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[47]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.814      ; 1.504      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[13]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.315      ; 1.508      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[12]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.315      ; 1.508      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[6]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.315      ; 1.508      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[5]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.315      ; 1.508      ;
; 1.086 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.307      ; 1.507      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[15]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.305      ; 1.508      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[14]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.305      ; 1.508      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[11]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.305      ; 1.508      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[10]                                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.305      ; 1.508      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[9]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.305      ; 1.508      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[8]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.305      ; 1.508      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rdata[2]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.305      ; 1.508      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[7]                                                                                                  ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.799      ; 1.505      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|treg[37]                                                                                                 ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.799      ; 1.505      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[0]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.300      ; 1.507      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[1]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.300      ; 1.507      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[2]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.300      ; 1.507      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[3]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.300      ; 1.507      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[4]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.300      ; 1.507      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[5]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[6]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[7]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[8]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[9]                                                                                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[10]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[11]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[12]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[13]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[14]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[15]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.301      ; 1.508      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[16]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.300      ; 1.507      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[17]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.300      ; 1.507      ;
; 1.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_inst|rreg[18]                                                                                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.300      ; 1.507      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.325 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.003     ; 1.487      ;
; 2.331 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.000     ; 1.496      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.002     ; 1.495      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.001     ; 1.496      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.002     ; 1.495      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.002     ; 1.495      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.001     ; 1.496      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a0      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a3      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[1] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[0] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity7         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a1      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a2      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a4      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a5      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.196     ; 1.496      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.196     ; 1.496      ;
; 2.527 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.498      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a6      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a7      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a8      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a9      ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a10     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter6a11     ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity8a[2] ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.198     ; 1.495      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
; 2.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.019       ; -1.194     ; 1.499      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                                                                                                             ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_sck ; Rise       ; spi_sck                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a0                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a1                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a10                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a11                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a3                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a5                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a6                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a8                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|counter3a9                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|parity4                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity5a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a0~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a12~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a16~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a20~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a24~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a28~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a32~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a36~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a40~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a44~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|altsyncram_hl31:fifo_ram|ram_block9a4~portb_address_reg0     ;
+--------+--------------+----------------+------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pllclock_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; 6.528 ; 6.758        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[12]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[13]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[14]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[15]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[16]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[17]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[1]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[2]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[3]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[4]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[5]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[6]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[7]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[8]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[9]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ram_block1a0~porta_address_reg0  ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[12]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[13]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[14]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[15]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[16]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[17]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[1]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[2]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[3]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[4]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[5]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[6]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[7]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[8]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[9]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[12]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[13]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[14]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[15]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[16]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[17]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[1]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[2]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[3]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[4]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[5]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[6]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[7]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[8]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[9]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[12]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[13]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[14]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[15]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[16]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[17]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[1]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[2]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[3]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[4]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[5]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[6]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[7]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[8]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[9]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[0]                           ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[10]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[11]                          ;
; 6.529 ; 6.759        ; 0.230          ; Low Pulse Width ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[12]                          ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                                   ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------+
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                                         ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                                          ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset                              ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23]                  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]                   ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.410 ; 49.410       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                                   ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]|clk                                                     ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]|clk                                                      ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[0]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[10]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[11]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[12]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[13]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[14]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[15]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[16]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[17]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[18]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[19]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[1]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[20]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[21]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[22]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[23]|clk                            ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[2]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[3]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[4]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[5]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[6]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[7]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[8]|clk                             ;
; 49.450 ; 49.450       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler_inst|reset_counter[9]|clk                             ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; 1.922 ; 2.608 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 1.922 ; 2.608 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; 0.928 ; 1.722 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 0.729 ; 1.554 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 0.729 ; 1.554 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; -0.581 ; -1.324 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.581 ; -1.324 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; -0.670 ; -1.452 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 0.097  ; -0.639 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 0.097  ; -0.639 ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+
; DEBUG_LED1 ; clk_10mhz  ; 4.118 ; 4.245 ; Rise       ; clk_10mhz                                                 ;
; DEBUG_LED2 ; clk_10mhz  ; 4.160 ; 4.313 ; Rise       ; clk_10mhz                                                 ;
; controlio  ; clk_10mhz  ; 1.244 ;       ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; controlio  ; clk_10mhz  ;       ; 1.275 ; Fall       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DEBUG_LED4 ; spi_sck    ; 5.864 ; 5.908 ; Fall       ; spi_sck                                                   ;
; spi_miso   ; spi_sck    ; 5.830 ; 6.193 ; Fall       ; spi_sck                                                   ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+
; DEBUG_LED1 ; clk_10mhz  ; 4.013 ; 4.132 ; Rise       ; clk_10mhz                                                 ;
; DEBUG_LED2 ; clk_10mhz  ; 4.054 ; 4.198 ; Rise       ; clk_10mhz                                                 ;
; controlio  ; clk_10mhz  ; 1.014 ;       ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; controlio  ; clk_10mhz  ;       ; 1.044 ; Fall       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DEBUG_LED4 ; spi_sck    ; 5.239 ; 5.294 ; Fall       ; spi_sck                                                   ;
; spi_miso   ; spi_sck    ; 5.744 ; 6.103 ; Fall       ; spi_sck                                                   ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 3.286 ;       ;       ; 4.045 ;
; ad9866_clk ; ad9866_txclk ; 3.286 ;       ;       ; 4.045 ;
; spi_ce[0]  ; spi_miso     ; 4.903 ; 4.527 ; 5.682 ; 5.306 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 3.216 ;       ;       ; 3.967 ;
; ad9866_clk ; ad9866_txclk ; 3.216 ;       ;       ; 3.967 ;
; spi_ce[0]  ; spi_miso     ; 4.718 ; 4.357 ; 5.487 ; 5.126 ;
+------------+--------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.396         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[7] ;                ;              ;                  ; -0.193       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[7] ;                ;              ;                  ; -0.203       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.379         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[9]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[9] ;                ;              ;                  ; -0.098       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[9] ;                ;              ;                  ; -0.281       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.313         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[8] ;                ;              ;                  ; -0.036       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[8] ;                ;              ;                  ; -0.277       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.294         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[11]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[11] ;                ;              ;                  ; -0.015       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[11] ;                ;              ;                  ; -0.279       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.270         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[10]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[10] ;                ;              ;                  ; 0.003        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[10] ;                ;              ;                  ; -0.273       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.132         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[4] ;                ;              ;                  ; -0.004       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[4] ;                ;              ;                  ; -0.128       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.066         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[2] ;                ;              ;                  ; -0.124       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[2] ;                ;              ;                  ; 0.058        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.057         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[5] ;                ;              ;                  ; 0.070        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[5] ;                ;              ;                  ; -0.127       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.014         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[6] ;                ;              ;                  ; 0.017        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[6] ;                ;              ;                  ; -0.031       ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.019          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[1] ;                ;              ;                  ; -0.050       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[1] ;                ;              ;                  ; 0.069        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.100          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[3] ;                ;              ;                  ; -0.112       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[3] ;                ;              ;                  ; 0.212        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.675          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 9.219          ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 13.559       ; 73.75 MHz        ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                           ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe11a[0] ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_rph1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe10|dffe12a[0] ;                ;              ;                  ; 0.065        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                      ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                           ; -17.037   ; -0.096 ; -4.891   ; 0.812   ; -4.000              ;
;  clk_10mhz                                                 ; 94.945    ; 0.186  ; N/A      ; N/A     ; 49.270              ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -17.037   ; 0.153  ; -4.891   ; 2.325   ; 6.345               ;
;  spi_sck                                                   ; -3.377    ; -0.096 ; -2.849   ; 0.812   ; -4.000              ;
; Design-wide TNS                                            ; -1210.089 ; -0.096 ; -689.019 ; 0.0     ; -769.491            ;
;  clk_10mhz                                                 ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; -512.654  ; 0.000  ; -192.337 ; 0.000   ; 0.000               ;
;  spi_sck                                                   ; -697.435  ; -0.096 ; -496.682 ; 0.000   ; -769.491            ;
+------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; 3.745 ; 4.150 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 3.745 ; 4.150 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; 1.741 ; 1.975 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 2.959 ; 3.179 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 2.959 ; 3.179 ; Fall       ; spi_sck         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; spi_ce[*]  ; spi_sck    ; -0.510 ; -0.735 ; Rise       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; -0.510 ; -0.735 ; Rise       ; spi_sck         ;
; spi_mosi   ; spi_sck    ; -0.670 ; -0.900 ; Rise       ; spi_sck         ;
; spi_ce[*]  ; spi_sck    ; 0.097  ; -0.639 ; Fall       ; spi_sck         ;
;  spi_ce[0] ; spi_sck    ; 0.097  ; -0.639 ; Fall       ; spi_sck         ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DEBUG_LED1 ; clk_10mhz  ; 8.945  ; 8.547  ; Rise       ; clk_10mhz                                                 ;
; DEBUG_LED2 ; clk_10mhz  ; 9.063  ; 8.695  ; Rise       ; clk_10mhz                                                 ;
; controlio  ; clk_10mhz  ; 2.775  ;        ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; controlio  ; clk_10mhz  ;        ; 2.615  ; Fall       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DEBUG_LED4 ; spi_sck    ; 11.552 ; 11.233 ; Fall       ; spi_sck                                                   ;
; spi_miso   ; spi_sck    ; 10.311 ; 10.343 ; Fall       ; spi_sck                                                   ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+
; DEBUG_LED1 ; clk_10mhz  ; 4.013 ; 4.132 ; Rise       ; clk_10mhz                                                 ;
; DEBUG_LED2 ; clk_10mhz  ; 4.054 ; 4.198 ; Rise       ; clk_10mhz                                                 ;
; controlio  ; clk_10mhz  ; 1.014 ;       ; Rise       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; controlio  ; clk_10mhz  ;       ; 1.044 ; Fall       ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DEBUG_LED4 ; spi_sck    ; 5.239 ; 5.294 ; Fall       ; spi_sck                                                   ;
; spi_miso   ; spi_sck    ; 5.744 ; 6.103 ; Fall       ; spi_sck                                                   ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------+
; Progagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 6.703 ;       ;       ; 6.995 ;
; ad9866_clk ; ad9866_txclk ; 6.703 ;       ;       ; 6.995 ;
; spi_ce[0]  ; spi_miso     ; 7.819 ; 7.435 ; 8.041 ; 7.657 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; ad9866_clk ; ad9866_rxclk ; 3.216 ;       ;       ; 3.967 ;
; ad9866_clk ; ad9866_txclk ; 3.216 ;       ;       ; 3.967 ;
; spi_ce[0]  ; spi_miso     ; 4.718 ; 4.357 ; 5.487 ; 5.126 ;
+------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; controlio       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; controlio       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; controlio       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_10mhz                                                 ; clk_10mhz                                                 ; 1224     ; 0        ; 0        ; 0        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 136418   ; 0        ; 0        ; 0        ;
; spi_sck                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 31038528 ; 0        ; 0        ;
; clk_10mhz                                                 ; spi_sck                                                   ; 0        ; 0        ; 1        ; 0        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck                                                   ; 12       ; 0        ; 0        ; 0        ;
; spi_sck                                                   ; spi_sck                                                   ; 1378     ; 88       ; 601      ; 47       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_10mhz                                                 ; clk_10mhz                                                 ; 1224     ; 0        ; 0        ; 0        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 136418   ; 0        ; 0        ; 0        ;
; spi_sck                                                   ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 31038528 ; 0        ; 0        ;
; clk_10mhz                                                 ; spi_sck                                                   ; 0        ; 0        ; 1        ; 0        ;
; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; spi_sck                                                   ; 12       ; 0        ; 0        ; 0        ;
; spi_sck                                                   ; spi_sck                                                   ; 1378     ; 88       ; 601      ; 47       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_10mhz  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 40       ; 0        ; 0        ; 0        ;
; clk_10mhz  ; spi_sck                                                   ; 183      ; 0        ; 48       ; 0        ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk_10mhz  ; pllclock_inst|altpll_component|auto_generated|pll1|clk[0] ; 40       ; 0        ; 0        ; 0        ;
; clk_10mhz  ; spi_sck                                                   ; 183      ; 0        ; 48       ; 0        ;
+------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 124   ; 124  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 28 20:17:34 2016
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_rph1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'radioberry.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name clk_10mhz clk_10mhz
    Info (332110): create_generated_clock -source {pllclock_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 59 -duty_cycle 50.00 -name {pllclock_inst|altpll_component|auto_generated|pll1|clk[0]} {pllclock_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi_sck spi_sck
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.037      -512.654 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.377      -697.435 spi_sck 
    Info (332119):    94.945         0.000 clk_10mhz 
Info (332146): Worst-case hold slack is 0.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.424         0.000 spi_sck 
    Info (332119):     0.438         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454         0.000 clk_10mhz 
Info (332146): Worst-case recovery slack is -4.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.891      -192.337 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.849      -496.682 spi_sck 
Info (332146): Worst-case removal slack is 1.939
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.939         0.000 spi_sck 
    Info (332119):     4.887         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000      -758.746 spi_sck 
    Info (332119):     6.345         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.758         0.000 clk_10mhz 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.374      -464.623 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.179      -653.028 spi_sck 
    Info (332119):    95.257         0.000 clk_10mhz 
Info (332146): Worst-case hold slack is 0.389
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.389         0.000 spi_sck 
    Info (332119):     0.402         0.000 clk_10mhz 
    Info (332119):     0.403         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.181      -164.128 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.501      -406.884 spi_sck 
Info (332146): Worst-case removal slack is 1.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.549         0.000 spi_sck 
    Info (332119):     4.272         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000      -769.491 spi_sck 
    Info (332119):     6.368         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.753         0.000 clk_10mhz 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.240
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.240      -247.626 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.596      -166.381 spi_sck 
    Info (332119):    97.824         0.000 clk_10mhz 
Info (332146): Worst-case hold slack is -0.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.096        -0.096 spi_sck 
    Info (332119):     0.153         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 clk_10mhz 
Info (332146): Worst-case recovery slack is -1.515
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.515       -59.256 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.892      -120.966 spi_sck 
Info (332146): Worst-case removal slack is 0.812
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.812         0.000 spi_sck 
    Info (332119):     2.325         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -484.513 spi_sck 
    Info (332119):     6.528         0.000 pllclock_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.270         0.000 clk_10mhz 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 600 megabytes
    Info: Processing ended: Thu Jan 28 20:17:42 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


