#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f053bfa9c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f053cbdd30 .scope module, "irq_dma_tb" "irq_dma_tb" 3 8;
 .timescale -9 -12;
P_0x55f053d75250 .param/l "CLK_DIV" 1 3 96, C4<000000010100>;
P_0x55f053d75290 .param/l "CMD_ADDR" 1 3 100, C4<000000101100>;
P_0x55f053d752d0 .param/l "CMD_CFG" 1 3 98, C4<000000100100>;
P_0x55f053d75310 .param/l "CMD_LEN" 1 3 101, C4<000000110000>;
P_0x55f053d75350 .param/l "CMD_OP" 1 3 99, C4<000000101000>;
P_0x55f053d75390 .param/l "CS_CTRL" 1 3 97, C4<000000011000>;
P_0x55f053d753d0 .param/l "CTRL" 1 3 92, C4<000000000100>;
P_0x55f053d75410 .param/l "DMA_ADDR" 1 3 103, C4<000000111100>;
P_0x55f053d75450 .param/l "DMA_CFG" 1 3 102, C4<000000111000>;
P_0x55f053d75490 .param/l "DMA_LEN" 1 3 104, C4<000001000000>;
P_0x55f053d754d0 .param/l "FIFO_STAT" 1 3 105, C4<000001001100>;
P_0x55f053d75510 .param/l "INT_EN" 1 3 94, C4<000000001100>;
P_0x55f053d75550 .param/l "INT_STAT" 1 3 95, C4<000000010000>;
P_0x55f053d75590 .param/l "STATUS" 1 3 93, C4<000000001000>;
v0x55f053dd6890_0 .var "clk", 0 0;
v0x55f053dd6950_0 .net "cs_n", 0 0, L_0x55f053dfff70;  1 drivers
v0x55f053dd6a60_0 .var "d", 31 0;
v0x55f053dd6b00_0 .var/i "i", 31 0;
o0x7f68340bab78 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x55f053c27930 .island tran;
p0x7f68340bab78 .port I0x55f053c27930, o0x7f68340bab78;
v0x55f053dd6be0_0 .net8 "io", 3 0, p0x7f68340bab78;  0 drivers, strength-aware
v0x55f053dd6cf0_0 .net "irq", 0 0, L_0x55f053def9b0;  1 drivers
v0x55f053dd6de0_0 .net "m_araddr", 31 0, L_0x55f053df38a0;  1 drivers
v0x55f053dd6e80_0 .net "m_arready", 0 0, v0x55f053dd48e0_0;  1 drivers
v0x55f053dd6f20_0 .net "m_arvalid", 0 0, L_0x55f053df3950;  1 drivers
v0x55f053dd6fc0_0 .net "m_awaddr", 31 0, L_0x55f053df3dc0;  1 drivers
v0x55f053dd7080_0 .net "m_awready", 0 0, v0x55f053dd4c90_0;  1 drivers
v0x55f053dd71b0_0 .net "m_awvalid", 0 0, L_0x55f053df3ec0;  1 drivers
v0x55f053dd7250_0 .net "m_bready", 0 0, L_0x55f053df4340;  1 drivers
v0x55f053dd72f0_0 .net "m_bresp", 1 0, v0x55f053dd4f10_0;  1 drivers
v0x55f053dd73b0_0 .net "m_bvalid", 0 0, v0x55f053dd4fd0_0;  1 drivers
v0x55f053dd74e0_0 .net "m_rdata", 31 0, v0x55f053dd5430_0;  1 drivers
v0x55f053dd7630_0 .net "m_rready", 0 0, L_0x55f053df3a50;  1 drivers
v0x55f053dd77e0_0 .net "m_rresp", 1 0, v0x55f053dd5790_0;  1 drivers
v0x55f053dd78a0_0 .net "m_rvalid", 0 0, v0x55f053dd58a0_0;  1 drivers
v0x55f053dd7940_0 .net "m_wdata", 31 0, L_0x55f053df4030;  1 drivers
v0x55f053dd7a00_0 .net "m_wready", 0 0, v0x55f053dd5b30_0;  1 drivers
v0x55f053dd7b30_0 .net "m_wstrb", 3 0, L_0x55f053df3fc0;  1 drivers
v0x55f053dd7bf0_0 .net "m_wvalid", 0 0, L_0x55f053df4130;  1 drivers
v0x55f053dd7c90_0 .var "paddr", 11 0;
v0x55f053dd7d50_0 .var "penable", 0 0;
v0x55f053dd7df0_0 .net "prdata", 31 0, v0x55f053d0ac90_0;  1 drivers
L_0x7f68340672a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f053dd7eb0_0 .net "pready", 0 0, L_0x7f68340672a0;  1 drivers
v0x55f053dd7f50_0 .var "psel", 0 0;
v0x55f053dd7ff0_0 .net "pslverr", 0 0, v0x55f053d20c50_0;  1 drivers
v0x55f053dd8090_0 .var "pstrb", 3 0;
v0x55f053dd8150_0 .var "pwdata", 31 0;
v0x55f053dd8260_0 .var "pwrite", 0 0;
v0x55f053dd8350_0 .var "resetn", 0 0;
L_0x7f68340671c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053dd8600_0 .net "s_araddr", 31 0, L_0x7f68340671c8;  1 drivers
v0x55f053dd8710_0 .net "s_arready", 0 0, v0x55f053dc1f20_0;  1 drivers
L_0x7f6834067210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053dd8800_0 .net "s_arvalid", 0 0, L_0x7f6834067210;  1 drivers
L_0x7f6834067018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053dd88f0_0 .net "s_awaddr", 31 0, L_0x7f6834067018;  1 drivers
v0x55f053dd8a00_0 .net "s_awready", 0 0, v0x55f053dc2240_0;  1 drivers
L_0x7f6834067060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053dd8af0_0 .net "s_awvalid", 0 0, L_0x7f6834067060;  1 drivers
L_0x7f6834067180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053dd8be0_0 .net "s_bready", 0 0, L_0x7f6834067180;  1 drivers
v0x55f053dd8cd0_0 .net "s_bresp", 1 0, v0x55f053dc2480_0;  1 drivers
v0x55f053dd8de0_0 .net "s_bvalid", 0 0, v0x55f053dc26e0_0;  1 drivers
v0x55f053dd8ed0_0 .net "s_rdata", 31 0, v0x55f053dc4600_0;  1 drivers
L_0x7f6834067258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053dd8fe0_0 .net "s_rready", 0 0, L_0x7f6834067258;  1 drivers
v0x55f053dd90d0_0 .net "s_rresp", 1 0, v0x55f053dc4840_0;  1 drivers
v0x55f053dd91e0_0 .net "s_rvalid", 0 0, v0x55f053dc4920_0;  1 drivers
L_0x7f68340670a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053dd92d0_0 .net "s_wdata", 31 0, L_0x7f68340670a8;  1 drivers
v0x55f053dd93e0_0 .net "s_wready", 0 0, v0x55f053dc5020_0;  1 drivers
L_0x7f68340670f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f053dd94d0_0 .net "s_wstrb", 3 0, L_0x7f68340670f0;  1 drivers
L_0x7f6834067138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053dd95e0_0 .net "s_wvalid", 0 0, L_0x7f6834067138;  1 drivers
v0x55f053dd96d0_0 .net "sclk", 0 0, L_0x55f053dffe30;  1 drivers
p0x7f68340bbb38 .port I0x55f053c27930, L_0x55f053e001c0;
 .tranvp 4 1 0, I0x55f053c27930, p0x7f68340bab78 p0x7f68340bbb38;
p0x7f68340bbb68 .port I0x55f053c27930, L_0x55f053e00530;
 .tranvp 4 1 1, I0x55f053c27930, p0x7f68340bab78 p0x7f68340bbb68;
p0x7f68340bbb98 .port I0x55f053c27930, L_0x55f053e00850;
 .tranvp 4 1 2, I0x55f053c27930, p0x7f68340bab78 p0x7f68340bbb98;
p0x7f68340bbbc8 .port I0x55f053c27930, L_0x55f053e00c60;
 .tranvp 4 1 3, I0x55f053c27930, p0x7f68340bab78 p0x7f68340bbbc8;
S_0x55f053d34860 .scope task, "apb_read" "apb_read" 3 81, 3 81 0, S_0x55f053cbdd30;
 .timescale -9 -12;
v0x55f053d7b5a0_0 .var "a", 11 0;
v0x55f053d40db0_0 .var "d", 31 0;
E_0x55f053c27220 .event posedge, v0x55f053bf0a40_0;
TD_irq_dma_tb.apb_read ;
    %wait E_0x55f053c27220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd7f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd7d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd8260_0, 0;
    %load/vec4 v0x55f053d7b5a0_0;
    %assign/vec4 v0x55f053dd7c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd8090_0, 0;
    %wait E_0x55f053c27220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd7d50_0, 0;
    %wait E_0x55f053c27220;
    %load/vec4 v0x55f053dd7df0_0;
    %store/vec4 v0x55f053d40db0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd7f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd7d50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f053dd7c90_0, 0;
    %end;
S_0x55f053d237e0 .scope task, "apb_write" "apb_write" 3 75, 3 75 0, S_0x55f053cbdd30;
 .timescale -9 -12;
v0x55f053d3fc50_0 .var "a", 11 0;
v0x55f053d3eaf0_0 .var "d", 31 0;
TD_irq_dma_tb.apb_write ;
    %wait E_0x55f053c27220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd7f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd7d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd8260_0, 0;
    %load/vec4 v0x55f053d3fc50_0;
    %assign/vec4 v0x55f053dd7c90_0, 0;
    %load/vec4 v0x55f053d3eaf0_0;
    %assign/vec4 v0x55f053dd8150_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f053dd8090_0, 0;
    %wait E_0x55f053c27220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd7d50_0, 0;
    %wait E_0x55f053c27220;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd7f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd7d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd8260_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f053dd7c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd8150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd8090_0, 0;
    %end;
S_0x55f053d23bc0 .scope task, "cfg_cmd" "cfg_cmd" 3 111, 3 111 0, S_0x55f053cbdd30;
 .timescale -9 -12;
v0x55f053d3d990_0 .var "ab", 1 0;
v0x55f053b93520_0 .var "addr", 31 0;
v0x55f053be4090_0 .var "cfg", 31 0;
v0x55f053d0f290_0 .var "dmy", 3 0;
v0x55f053daa640_0 .var "is_wr", 0 0;
v0x55f053daebc0_0 .var "len", 31 0;
v0x55f053d7a7a0_0 .var "o", 31 0;
v0x55f053d2d170_0 .var "op", 7 0;
TD_irq_dma_tb.cfg_cmd ;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x55f053daa640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d0f290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d3d990_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0x55f053be4090_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x55f053d2d170_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55f053d7a7a0_0, 0, 32;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %load/vec4 v0x55f053be4090_0;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %load/vec4 v0x55f053d7a7a0_0;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %load/vec4 v0x55f053b93520_0;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %load/vec4 v0x55f053daebc0_0;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %end;
S_0x55f053d267d0 .scope task, "cfg_dma" "cfg_dma" 3 118, 3 118 0, S_0x55f053cbdd30;
 .timescale -9 -12;
v0x55f053d101c0_0 .var "addr", 31 0;
v0x55f053d1eb30_0 .var "burst", 3 0;
v0x55f053d15720_0 .var "d", 31 0;
v0x55f053da89b0_0 .var "dir_read", 0 0;
v0x55f053ba1e60_0 .var "len", 31 0;
TD_irq_dma_tb.cfg_dma ;
    %pushi/vec4 0, 0, 26;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x55f053da89b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d1eb30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053d15720_0, 0, 32;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %load/vec4 v0x55f053d15720_0;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %load/vec4 v0x55f053d101c0_0;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %load/vec4 v0x55f053ba1e60_0;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %end;
S_0x55f053d20490 .scope task, "ctrl_dma_enable" "ctrl_dma_enable" 3 110, 3 110 0, S_0x55f053cbdd30;
 .timescale -9 -12;
TD_irq_dma_tb.ctrl_dma_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 65, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %end;
S_0x55f053d20870 .scope task, "ctrl_enable" "ctrl_enable" 3 108, 3 108 0, S_0x55f053cbdd30;
 .timescale -9 -12;
TD_irq_dma_tb.ctrl_enable ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %end;
S_0x55f053d31170 .scope task, "ctrl_trigger" "ctrl_trigger" 3 109, 3 109 0, S_0x55f053cbdd30;
 .timescale -9 -12;
TD_irq_dma_tb.ctrl_trigger ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %end;
S_0x55f053d314f0 .scope module, "dut" "qspi_controller" 3 34, 4 7 0, S_0x55f053cbdd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x55f053da72e0 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55f053da7320 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x55f053da7360 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x55f053da73a0 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x55f053da73e0 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x55f053da7420 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x55f053da7460 .param/l "LEVEL_WIDTH" 1 4 131, +C4<00000000000000000000000000000101>;
L_0x55f053defc60 .functor OR 1, v0x55f053c09990_0, L_0x55f053df2240, C4<0>, C4<0>;
L_0x55f053defd20 .functor OR 1, L_0x55f053defc60, v0x55f053dc2620_0, C4<0>, C4<0>;
L_0x55f053df01d0 .functor OR 1, L_0x55f053df3c60, L_0x55f053de9e30, C4<0>, C4<0>;
L_0x55f053df0c40 .functor OR 1, L_0x55f053dea050, L_0x55f053df44d0, C4<0>, C4<0>;
L_0x55f053df0cb0 .functor OR 1, L_0x55f053df0c40, v0x55f053dc3c80_0, C4<0>, C4<0>;
L_0x55f053df0dc0 .functor NOT 1, L_0x55f053dec430, C4<0>, C4<0>, C4<0>;
L_0x55f053df0ec0 .functor AND 1, v0x55f053cc66a0_0, L_0x55f053df0dc0, C4<1>, C4<1>;
L_0x55f053df0f30 .functor NOT 1, v0x55f053dc2620_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df0ff0 .functor AND 1, L_0x55f053df0ec0, L_0x55f053df0f30, C4<1>, C4<1>;
L_0x55f053df4540 .functor NOT 1, L_0x55f053dec430, C4<0>, C4<0>, C4<0>;
L_0x55f053df4610 .functor AND 1, L_0x55f053decb80, L_0x55f053df4540, C4<1>, C4<1>;
L_0x55f053df5a10 .functor OR 1, v0x55f053d5be30_0, v0x55f053dc49e0_0, C4<0>, C4<0>;
L_0x55f053df6360 .functor BUFZ 1, v0x55f053cf5ac0_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df6420 .functor BUFZ 1, v0x55f053d201f0_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df5b70 .functor BUFZ 2, L_0x55f053ded0e0, C4<00>, C4<00>, C4<00>;
L_0x55f053df6740 .functor BUFZ 1, v0x55f053b82c90_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df7130 .functor BUFZ 1, v0x55f053bdff20_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df74c0 .functor NOT 1, L_0x55f053df1610, C4<0>, C4<0>, C4<0>;
L_0x55f053df7660 .functor AND 1, v0x55f053d5be30_0, L_0x55f053df74c0, C4<1>, C4<1>;
L_0x55f053df7770 .functor AND 1, L_0x55f053df7660, L_0x55f053df76d0, C4<1>, C4<1>;
L_0x55f053df7930 .functor NOT 1, v0x55f053dc2620_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df79a0 .functor AND 1, L_0x55f053dff7f0, L_0x55f053df7930, C4<1>, C4<1>;
L_0x55f053df7b20 .functor OR 1, L_0x55f053df79a0, L_0x55f053df7770, C4<0>, C4<0>;
L_0x55f053dffe30 .functor BUFZ 1, L_0x55f053df8120, C4<0>, C4<0>, C4<0>;
L_0x55f053dfff70 .functor BUFZ 1, v0x55f053dbd560_0, C4<0>, C4<0>, C4<0>;
v0x55f053dc62f0_0 .net *"_ivl_100", 0 0, L_0x55f053df7660;  1 drivers
L_0x7f68340680b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053dc63f0_0 .net/2u *"_ivl_102", 31 0, L_0x7f68340680b0;  1 drivers
v0x55f053dc64d0_0 .net *"_ivl_104", 0 0, L_0x55f053df76d0;  1 drivers
v0x55f053dc65a0_0 .net *"_ivl_108", 0 0, L_0x55f053df7930;  1 drivers
v0x55f053dc6680_0 .net *"_ivl_110", 0 0, L_0x55f053df79a0;  1 drivers
v0x55f053dc67b0_0 .net *"_ivl_28", 0 0, L_0x55f053df0c40;  1 drivers
v0x55f053dc6890_0 .net *"_ivl_32", 0 0, L_0x55f053df0dc0;  1 drivers
v0x55f053dc6970_0 .net *"_ivl_34", 0 0, L_0x55f053df0ec0;  1 drivers
v0x55f053dc6a50_0 .net *"_ivl_36", 0 0, L_0x55f053df0f30;  1 drivers
v0x55f053dc6b30_0 .net *"_ivl_40", 0 0, L_0x55f053df4540;  1 drivers
L_0x7f6834067f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f053dc6c10_0 .net/2u *"_ivl_46", 1 0, L_0x7f6834067f00;  1 drivers
L_0x7f6834067f48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f053dc6cf0_0 .net/2u *"_ivl_50", 1 0, L_0x7f6834067f48;  1 drivers
v0x55f053dc6dd0_0 .net *"_ivl_6", 0 0, L_0x55f053defc60;  1 drivers
L_0x7f6834067f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f053dc6eb0_0 .net/2u *"_ivl_62", 0 0, L_0x7f6834067f90;  1 drivers
L_0x7f6834067fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053dc6f90_0 .net/2u *"_ivl_78", 31 0, L_0x7f6834067fd8;  1 drivers
L_0x7f6834068020 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f053dc7070_0 .net/2u *"_ivl_82", 31 0, L_0x7f6834068020;  1 drivers
L_0x7f6834068068 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053dc7150_0 .net/2u *"_ivl_86", 28 0, L_0x7f6834068068;  1 drivers
v0x55f053dc7230_0 .net *"_ivl_98", 0 0, L_0x55f053df74c0;  1 drivers
v0x55f053dc7310_0 .net "addr_bytes_w", 1 0, L_0x55f053dee250;  1 drivers
v0x55f053dc73d0_0 .net "addr_lanes_w", 1 0, L_0x55f053dedfc0;  1 drivers
v0x55f053dc74e0_0 .net "burst_size_w", 3 0, L_0x55f053deed70;  1 drivers
v0x55f053dc75f0_0 .net "ce_addr_bytes_w", 1 0, v0x55f053afed30_0;  1 drivers
v0x55f053dc76b0_0 .net "ce_addr_lanes_w", 1 0, v0x55f053d30740_0;  1 drivers
v0x55f053dc7750_0 .net "ce_addr_w", 31 0, v0x55f053adc5e0_0;  1 drivers
v0x55f053dc77f0_0 .net "ce_clk_div_w", 2 0, v0x55f053bef7d0_0;  1 drivers
v0x55f053dc7890_0 .net "ce_cmd_lanes_w", 1 0, v0x55f053b6ae80_0;  1 drivers
v0x55f053dc7960_0 .net "ce_cpha_w", 0 0, v0x55f053bdff20_0;  1 drivers
v0x55f053dc7a30_0 .net "ce_cpol_w", 0 0, v0x55f053b82c90_0;  1 drivers
v0x55f053dc7b00_0 .net "ce_cs_auto_w", 0 0, v0x55f053d201f0_0;  1 drivers
v0x55f053dc7bd0_0 .net "ce_data_lanes_w", 1 0, v0x55f053ba19b0_0;  1 drivers
v0x55f053dc7ca0_0 .net "ce_dir_w", 0 0, L_0x55f053df1610;  1 drivers
v0x55f053dc7d70_0 .net "ce_dummy_cycles_w", 3 0, v0x55f053cc1ab0_0;  1 drivers
v0x55f053dc7e40_0 .net "ce_len_w", 31 0, v0x55f053d2e2a0_0;  1 drivers
v0x55f053dc7ee0_0 .net "ce_mode_bits_w", 7 0, v0x55f053cbd360_0;  1 drivers
v0x55f053dc7fb0_0 .net "ce_mode_en_w", 0 0, v0x55f053da67c0_0;  1 drivers
v0x55f053dc8080_0 .net "ce_opcode_w", 7 0, v0x55f053ce0d20_0;  1 drivers
v0x55f053dc8150_0 .net "ce_quad_en_w", 0 0, v0x55f053cf5ac0_0;  1 drivers
v0x55f053dc8220_0 .net "ce_xip_cont_w", 0 0, v0x55f053cf2840_0;  1 drivers
v0x55f053dc82f0_0 .net "clk", 0 0, v0x55f053dd6890_0;  1 drivers
v0x55f053dc8390_0 .net "clk_div_w", 2 0, L_0x55f053decd90;  1 drivers
v0x55f053dc8430_0 .net "cmd_addr_w", 31 0, L_0x55f053deeaf0;  1 drivers
v0x55f053dc8520_0 .net "cmd_busy_w", 0 0, v0x55f053c09990_0;  1 drivers
v0x55f053dc8610_0 .net "cmd_done_set_w", 0 0, v0x55f053adc230_0;  1 drivers
v0x55f053dc8700_0 .net "cmd_lanes_w", 1 0, L_0x55f053dedde0;  1 drivers
v0x55f053dc87f0_0 .net "cmd_len_w", 31 0, L_0x55f053deeb60;  1 drivers
v0x55f053dc88e0_0 .net "cmd_start_pulse", 0 0, L_0x55f053df0ff0;  1 drivers
v0x55f053dc8980_0 .net "cmd_start_w", 0 0, v0x55f053cc66a0_0;  1 drivers
v0x55f053dc8a20_0 .net "cmd_trigger_clr_w", 0 0, v0x55f053ae63d0_0;  1 drivers
v0x55f053dc8b10_0 .net "cpha_w", 0 0, L_0x55f053dec560;  1 drivers
v0x55f053dc8bb0_0 .net "cpol_w", 0 0, L_0x55f053dec6a0;  1 drivers
v0x55f053dc8c50_0 .net "cs_auto_w", 0 0, L_0x55f053dece30;  1 drivers
v0x55f053dc8cf0_0 .net "cs_delay_w", 1 0, L_0x55f053ded0e0;  1 drivers
v0x55f053dc8d90_0 .net "cs_level_w", 1 0, L_0x55f053ded040;  1 drivers
v0x55f053dc8e30_0 .net "cs_n", 0 0, L_0x55f053dfff70;  alias, 1 drivers
v0x55f053dc8ed0_0 .net "cs_n_int", 0 0, v0x55f053dbd560_0;  1 drivers
v0x55f053dc8f70_0 .net "data_lanes_w", 1 0, L_0x55f053dee060;  1 drivers
v0x55f053dc9060_0 .net "dma_addr_w", 31 0, L_0x55f053def2d0;  1 drivers
v0x55f053dc9150_0 .net "dma_axi_err_w", 0 0, v0x55f053cd04e0_0;  1 drivers
v0x55f053dc9240_0 .net "dma_busy_w", 0 0, L_0x55f053df2240;  1 drivers
v0x55f053dc92e0_0 .net "dma_dir_w", 0 0, L_0x55f053deefa0;  1 drivers
v0x55f053dc93d0_0 .net "dma_done_set_w", 0 0, v0x55f053d24d50_0;  1 drivers
v0x55f053dc94c0_0 .net "dma_en_w", 0 0, L_0x55f053decb80;  1 drivers
v0x55f053dc9560_0 .net "dma_len_w", 31 0, L_0x55f053def340;  1 drivers
v0x55f053dc9650_0 .net "dummy_cycles_w", 3 0, L_0x55f053dee580;  1 drivers
v0x55f053dc9740_0 .net "enable_w", 0 0, L_0x55f053dec340;  1 drivers
v0x55f053dc9bf0_0 .net "extra_dummy_w", 7 0, L_0x55f053deecd0;  1 drivers
v0x55f053dc9ce0_0 .net "fifo_rx_empty_w", 0 0, L_0x55f053df0990;  1 drivers
v0x55f053dc9d80_0 .net "fifo_rx_full_w", 0 0, L_0x55f053df0860;  1 drivers
v0x55f053dc9e20_0 .net "fifo_rx_level_w", 4 0, L_0x55f053df0b40;  1 drivers
v0x55f053dc9f10_0 .net "fifo_rx_rd_data_w", 31 0, L_0x55f053df0ad0;  1 drivers
v0x55f053dc9fb0_0 .net "fifo_rx_re_csr_w", 0 0, L_0x55f053dea050;  1 drivers
v0x55f053dca050_0 .net "fifo_rx_re_dma_w", 0 0, L_0x55f053df44d0;  1 drivers
v0x55f053dca0f0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x55f053de9f90;  1 drivers
v0x55f053dca190_0 .net "fifo_tx_data_dma_w", 31 0, L_0x55f053df3ba0;  1 drivers
v0x55f053dca230_0 .net "fifo_tx_data_w", 31 0, L_0x55f053df02e0;  1 drivers
v0x55f053dca2d0_0 .net "fifo_tx_empty_w", 0 0, L_0x55f053df0560;  1 drivers
v0x55f053dca3c0_0 .net "fifo_tx_full_w", 0 0, L_0x55f053df0420;  1 drivers
v0x55f053dca460_0 .net "fifo_tx_level_w", 4 0, L_0x55f053df0760;  1 drivers
v0x55f053dca550_0 .net "fifo_tx_rd_data_w", 31 0, v0x55f053db3af0_0;  1 drivers
v0x55f053dca5f0_0 .net "fifo_tx_rd_en_w", 0 0, L_0x55f053df7b20;  1 drivers
v0x55f053dca6c0_0 .net "fifo_tx_we_csr_w", 0 0, L_0x55f053de9e30;  1 drivers
v0x55f053dca790_0 .net "fifo_tx_we_dma_w", 0 0, L_0x55f053df3c60;  1 drivers
v0x55f053dca860_0 .net "fifo_tx_we_w", 0 0, L_0x55f053df01d0;  1 drivers
v0x55f053dca900_0 .net "fsm_addr_bytes_w", 1 0, L_0x55f053df5f70;  1 drivers
v0x55f053dca9d0_0 .net "fsm_addr_lanes_w", 1 0, L_0x55f053df5cb0;  1 drivers
v0x55f053dcaaa0_0 .net "fsm_addr_w", 31 0, L_0x55f053df69c0;  1 drivers
v0x55f053dcab70_0 .net "fsm_clk_div_w", 31 0, L_0x55f053df6e80;  1 drivers
v0x55f053dcac40_0 .net "fsm_cmd_lanes_w", 1 0, L_0x55f053df55b0;  1 drivers
v0x55f053dcad10_0 .net "fsm_cpha_w", 0 0, L_0x55f053df7130;  1 drivers
v0x55f053dcade0_0 .net "fsm_cpol_w", 0 0, L_0x55f053df6740;  1 drivers
v0x55f053dcaeb0_0 .net "fsm_cs_auto_w", 0 0, L_0x55f053df6420;  1 drivers
v0x55f053dcaf80_0 .net "fsm_cs_delay_w", 1 0, L_0x55f053df5b70;  1 drivers
v0x55f053dcb050_0 .net "fsm_data_lanes_w", 1 0, L_0x55f053df5df0;  1 drivers
v0x55f053dcb120_0 .net "fsm_dir_w", 0 0, L_0x55f053df62c0;  1 drivers
v0x55f053dcb1f0_0 .net "fsm_done_w", 0 0, L_0x55f053df9ad0;  1 drivers
v0x55f053dcb290_0 .net "fsm_dummy_cycles_w", 3 0, L_0x55f053df6190;  1 drivers
v0x55f053dcb360_0 .net "fsm_len_w", 31 0, L_0x55f053df6b30;  1 drivers
v0x55f053dcb430_0 .net "fsm_mode_bits_w", 7 0, L_0x55f053df6890;  1 drivers
v0x55f053dcb500_0 .net "fsm_mode_en_w", 0 0, L_0x55f053df6010;  1 drivers
v0x55f053dcb5d0_0 .net "fsm_opcode_w", 7 0, L_0x55f053df66a0;  1 drivers
v0x55f053dcb6a0_0 .net "fsm_quad_en_w", 0 0, L_0x55f053df6360;  1 drivers
v0x55f053dcb770_0 .net "fsm_rx_data_w", 31 0, v0x55f053dbf080_0;  1 drivers
v0x55f053dcb860_0 .net "fsm_rx_wen_w", 0 0, v0x55f053dbf210_0;  1 drivers
v0x55f053dcb950_0 .net "fsm_start_from_cmd", 0 0, v0x55f053d5be30_0;  1 drivers
v0x55f053dcb9f0_0 .net "fsm_start_w", 0 0, L_0x55f053df5a10;  1 drivers
v0x55f053dcba90_0 .net "fsm_tx_data_w", 31 0, L_0x55f053df71f0;  1 drivers
v0x55f053dcbb60_0 .net "fsm_tx_empty_w", 0 0, L_0x55f053df7330;  1 drivers
v0x55f053dcbc30_0 .net "fsm_tx_ren_w", 0 0, L_0x55f053dff7f0;  1 drivers
v0x55f053dcbd20_0 .net "fsm_xip_cont_w", 0 0, L_0x55f053df65b0;  1 drivers
v0x55f053dcbdc0_0 .net "hold_en_w", 0 0, L_0x55f053decc20;  1 drivers
v0x55f053dcbe90_0 .net "incr_addr_w", 0 0, L_0x55f053def090;  1 drivers
v0x55f053dcbf80_0 .net8 "io", 3 0, p0x7f68340bab78;  alias, 0 drivers, strength-aware
v0x55f053dcc020_0 .net "irq", 0 0, L_0x55f053def9b0;  alias, 1 drivers
v0x55f053dcc0c0_0 .net "is_write_w", 0 0, L_0x55f053dee620;  1 drivers
v0x55f053dcc1b0_0 .net "m_axi_araddr", 31 0, L_0x55f053df38a0;  alias, 1 drivers
v0x55f053dcc280_0 .net "m_axi_arready", 0 0, v0x55f053dd48e0_0;  alias, 1 drivers
v0x55f053dcc370_0 .net "m_axi_arvalid", 0 0, L_0x55f053df3950;  alias, 1 drivers
v0x55f053dcc410_0 .net "m_axi_awaddr", 31 0, L_0x55f053df3dc0;  alias, 1 drivers
v0x55f053dcc4e0_0 .net "m_axi_awready", 0 0, v0x55f053dd4c90_0;  alias, 1 drivers
v0x55f053dcc5d0_0 .net "m_axi_awvalid", 0 0, L_0x55f053df3ec0;  alias, 1 drivers
v0x55f053dcc670_0 .net "m_axi_bready", 0 0, L_0x55f053df4340;  alias, 1 drivers
v0x55f053dcc740_0 .net "m_axi_bresp", 1 0, v0x55f053dd4f10_0;  alias, 1 drivers
v0x55f053dcc810_0 .net "m_axi_bvalid", 0 0, v0x55f053dd4fd0_0;  alias, 1 drivers
v0x55f053dcc900_0 .net "m_axi_rdata", 31 0, v0x55f053dd5430_0;  alias, 1 drivers
v0x55f053dcc9f0_0 .net "m_axi_rready", 0 0, L_0x55f053df3a50;  alias, 1 drivers
v0x55f053dcca90_0 .net "m_axi_rresp", 1 0, v0x55f053dd5790_0;  alias, 1 drivers
v0x55f053dccb30_0 .net "m_axi_rvalid", 0 0, v0x55f053dd58a0_0;  alias, 1 drivers
v0x55f053dccc20_0 .net "m_axi_wdata", 31 0, L_0x55f053df4030;  alias, 1 drivers
v0x55f053dcccc0_0 .net "m_axi_wready", 0 0, v0x55f053dd5b30_0;  alias, 1 drivers
v0x55f053dcd5c0_0 .net "m_axi_wstrb", 3 0, L_0x55f053df3fc0;  alias, 1 drivers
v0x55f053dcd660_0 .net "m_axi_wvalid", 0 0, L_0x55f053df4130;  alias, 1 drivers
v0x55f053dcd730_0 .net "mode_bits_w", 7 0, L_0x55f053dee8d0;  1 drivers
v0x55f053dcd820_0 .net "mode_en_cfg_w", 0 0, L_0x55f053dee380;  1 drivers
v0x55f053dcd910_0 .net "opcode_w", 7 0, L_0x55f053dee830;  1 drivers
v0x55f053dcda00_0 .net "paddr", 11 0, v0x55f053dd7c90_0;  1 drivers
v0x55f053dcdaa0_0 .net "penable", 0 0, v0x55f053dd7d50_0;  1 drivers
v0x55f053dcdb40_0 .net "prdata", 31 0, v0x55f053d0ac90_0;  alias, 1 drivers
v0x55f053dcdbe0_0 .net "pready", 0 0, L_0x7f68340672a0;  alias, 1 drivers
v0x55f053dcdcb0_0 .net "prefetch_tx_w", 0 0, L_0x55f053df7770;  1 drivers
v0x55f053dcdd50_0 .net "psel", 0 0, v0x55f053dd7f50_0;  1 drivers
v0x55f053dcde20_0 .net "pslverr", 0 0, v0x55f053d20c50_0;  alias, 1 drivers
v0x55f053dcdef0_0 .net "pstrb", 3 0, v0x55f053dd8090_0;  1 drivers
v0x55f053dcdfc0_0 .net "pwdata", 31 0, v0x55f053dd8150_0;  1 drivers
v0x55f053dce060_0 .net "pwrite", 0 0, v0x55f053dd8260_0;  1 drivers
v0x55f053dce130_0 .net "quad_en_w", 0 0, L_0x55f053dec600;  1 drivers
v0x55f053dce1d0_0 .net "resetn", 0 0, v0x55f053dd8350_0;  1 drivers
v0x55f053dce270_0 .net "s_axi_araddr", 31 0, L_0x7f68340671c8;  alias, 1 drivers
v0x55f053dce340_0 .net "s_axi_arready", 0 0, v0x55f053dc1f20_0;  alias, 1 drivers
v0x55f053dce410_0 .net "s_axi_arvalid", 0 0, L_0x7f6834067210;  alias, 1 drivers
v0x55f053dce4e0_0 .net "s_axi_awaddr", 31 0, L_0x7f6834067018;  alias, 1 drivers
v0x55f053dce5b0_0 .net "s_axi_awready", 0 0, v0x55f053dc2240_0;  alias, 1 drivers
v0x55f053dce680_0 .net "s_axi_awvalid", 0 0, L_0x7f6834067060;  alias, 1 drivers
v0x55f053dce750_0 .net "s_axi_bready", 0 0, L_0x7f6834067180;  alias, 1 drivers
v0x55f053dce820_0 .net "s_axi_bresp", 1 0, v0x55f053dc2480_0;  alias, 1 drivers
v0x55f053dce8f0_0 .net "s_axi_bvalid", 0 0, v0x55f053dc26e0_0;  alias, 1 drivers
v0x55f053dce9c0_0 .net "s_axi_rdata", 31 0, v0x55f053dc4600_0;  alias, 1 drivers
v0x55f053dcea90_0 .net "s_axi_rready", 0 0, L_0x7f6834067258;  alias, 1 drivers
v0x55f053dceb60_0 .net "s_axi_rresp", 1 0, v0x55f053dc4840_0;  alias, 1 drivers
v0x55f053dcec30_0 .net "s_axi_rvalid", 0 0, v0x55f053dc4920_0;  alias, 1 drivers
v0x55f053dced00_0 .net "s_axi_wdata", 31 0, L_0x7f68340670a8;  alias, 1 drivers
v0x55f053dcedd0_0 .net "s_axi_wready", 0 0, v0x55f053dc5020_0;  alias, 1 drivers
v0x55f053dceea0_0 .net "s_axi_wstrb", 3 0, L_0x7f68340670f0;  alias, 1 drivers
v0x55f053dcef70_0 .net "s_axi_wvalid", 0 0, L_0x7f6834067138;  alias, 1 drivers
v0x55f053dcf040_0 .net "sclk", 0 0, L_0x55f053dffe30;  alias, 1 drivers
v0x55f053dcf0e0_0 .net "sclk_int", 0 0, L_0x55f053df8120;  1 drivers
L_0x7f6834067720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053dcf1b0_0 .net "wp_en_w", 0 0, L_0x7f6834067720;  1 drivers
v0x55f053dcf280_0 .net "xip_active_w", 0 0, v0x55f053dc5280_0;  1 drivers
v0x55f053dcf370_0 .net "xip_addr_bytes_w", 1 0, L_0x55f053ded270;  1 drivers
v0x55f053dcf460_0 .net "xip_busy_w", 0 0, v0x55f053dc2620_0;  1 drivers
v0x55f053dcf500_0 .net "xip_cont_read_w", 0 0, L_0x55f053ded5a0;  1 drivers
v0x55f053dcf5a0_0 .net "xip_data_lanes_w", 1 0, L_0x55f053ded310;  1 drivers
v0x55f053dcf690_0 .net "xip_dummy_cycles_w", 3 0, L_0x55f053ded500;  1 drivers
v0x55f053dcf780_0 .net "xip_en_w", 0 0, L_0x55f053dec430;  1 drivers
v0x55f053dcf870_0 .net "xip_fifo_rx_re_w", 0 0, v0x55f053dc3c80_0;  1 drivers
v0x55f053dcf910_0 .net "xip_mode_bits_w", 7 0, L_0x55f053dedd40;  1 drivers
v0x55f053dcfa00_0 .net "xip_mode_en_w", 0 0, L_0x55f053ded870;  1 drivers
v0x55f053dcfaf0_0 .net "xip_read_op_w", 7 0, L_0x55f053dedad0;  1 drivers
v0x55f053dcfbe0_0 .net "xip_start_w", 0 0, v0x55f053dc49e0_0;  1 drivers
v0x55f053dcfc80_0 .net "xip_tx_data_w", 31 0, v0x55f053dc4b80_0;  1 drivers
v0x55f053dcfd20_0 .net "xip_tx_empty_w", 0 0, v0x55f053dc4c60_0;  1 drivers
v0x55f053dcfdc0_0 .net "xip_write_en_w", 0 0, L_0x55f053ded910;  1 drivers
v0x55f053dcfeb0_0 .net "xip_write_op_w", 7 0, L_0x55f053dedb70;  1 drivers
L_0x55f053defe80 .part L_0x55f053df0760, 0, 4;
L_0x55f053deff20 .part L_0x55f053df0b40, 0, 4;
L_0x55f053df02e0 .functor MUXZ 32, L_0x55f053de9f90, L_0x55f053df3ba0, L_0x55f053df3c60, C4<>;
L_0x55f053df55b0 .functor MUXZ 2, v0x55f053b6ae80_0, L_0x7f6834067f00, v0x55f053dc2620_0, C4<>;
L_0x55f053df5cb0 .functor MUXZ 2, v0x55f053d30740_0, L_0x7f6834067f48, v0x55f053dc2620_0, C4<>;
L_0x55f053df5df0 .functor MUXZ 2, v0x55f053ba19b0_0, L_0x55f053ded310, v0x55f053dc2620_0, C4<>;
L_0x55f053df5f70 .functor MUXZ 2, v0x55f053afed30_0, L_0x55f053ded270, v0x55f053dc2620_0, C4<>;
L_0x55f053df6010 .functor MUXZ 1, v0x55f053da67c0_0, L_0x55f053ded870, v0x55f053dc2620_0, C4<>;
L_0x55f053df6190 .functor MUXZ 4, v0x55f053cc1ab0_0, L_0x55f053ded500, v0x55f053dc2620_0, C4<>;
L_0x55f053df62c0 .functor MUXZ 1, L_0x55f053df1610, L_0x7f6834067f90, v0x55f053dc2620_0, C4<>;
L_0x55f053df65b0 .functor MUXZ 1, v0x55f053cf2840_0, L_0x55f053ded5a0, v0x55f053dc2620_0, C4<>;
L_0x55f053df66a0 .functor MUXZ 8, v0x55f053ce0d20_0, L_0x55f053dedad0, v0x55f053dc2620_0, C4<>;
L_0x55f053df6890 .functor MUXZ 8, v0x55f053cbd360_0, L_0x55f053dedd40, v0x55f053dc2620_0, C4<>;
L_0x55f053df69c0 .functor MUXZ 32, v0x55f053adc5e0_0, L_0x7f6834067fd8, v0x55f053dc2620_0, C4<>;
L_0x55f053df6b30 .functor MUXZ 32, v0x55f053d2e2a0_0, L_0x7f6834068020, v0x55f053dc2620_0, C4<>;
L_0x55f053df6e80 .concat [ 3 29 0 0], v0x55f053bef7d0_0, L_0x7f6834068068;
L_0x55f053df71f0 .functor MUXZ 32, v0x55f053db3af0_0, v0x55f053dc4b80_0, v0x55f053dc2620_0, C4<>;
L_0x55f053df7330 .functor MUXZ 1, L_0x55f053df0560, v0x55f053dc4c60_0, v0x55f053dc2620_0, C4<>;
L_0x55f053df76d0 .cmp/ne 32, v0x55f053d2e2a0_0, L_0x7f68340680b0;
p0x7f68340b8148 .port I0x55f053c27930, L_0x55f053df8a60;
 .tranvp 4 1 0, I0x55f053c27930, p0x7f68340bab78 p0x7f68340b8148;
p0x7f68340b8178 .port I0x55f053c27930, L_0x55f053df8df0;
 .tranvp 4 1 1, I0x55f053c27930, p0x7f68340bab78 p0x7f68340b8178;
p0x7f68340b81a8 .port I0x55f053c27930, L_0x55f053df9150;
 .tranvp 4 1 2, I0x55f053c27930, p0x7f68340bab78 p0x7f68340b81a8;
p0x7f68340b81d8 .port I0x55f053c27930, L_0x55f053df9550;
 .tranvp 4 1 3, I0x55f053c27930, p0x7f68340bab78 p0x7f68340b81d8;
S_0x55f053d21030 .scope module, "u_cmd_engine" "cmd_engine" 4 391, 5 6 0, S_0x55f053d314f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x55f053cb7d60 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x55f053cb7da0 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x55f053cb7de0 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x55f053df1610 .functor NOT 1, v0x55f053d757d0_0, C4<0>, C4<0>, C4<0>;
v0x55f053ba2d60_0 .net "addr_bytes_i", 1 0, L_0x55f053dee250;  alias, 1 drivers
v0x55f053ba2240_0 .net "addr_bytes_o", 1 0, v0x55f053afed30_0;  alias, 1 drivers
v0x55f053afed30_0 .var "addr_bytes_r", 1 0;
v0x55f053b4e570_0 .net "addr_lanes_i", 1 0, L_0x55f053dedfc0;  alias, 1 drivers
v0x55f053b3f780_0 .net "addr_lanes_o", 1 0, v0x55f053d30740_0;  alias, 1 drivers
v0x55f053d30740_0 .var "addr_lanes_r", 1 0;
v0x55f053ba25d0_0 .net "addr_o", 31 0, v0x55f053adc5e0_0;  alias, 1 drivers
v0x55f053adc5e0_0 .var "addr_r", 31 0;
v0x55f053c09990_0 .var "busy_o", 0 0;
v0x55f053bf0a40_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053beff30_0 .net "clk_div_i", 2 0, L_0x55f053decd90;  alias, 1 drivers
v0x55f053befb80_0 .net "clk_div_o", 2 0, v0x55f053bef7d0_0;  alias, 1 drivers
v0x55f053bef7d0_0 .var "clk_div_r", 2 0;
v0x55f053ba29a0_0 .net "cmd_addr_i", 31 0, L_0x55f053deeaf0;  alias, 1 drivers
v0x55f053adc230_0 .var "cmd_done_set_o", 0 0;
v0x55f053aa68b0_0 .net "cmd_lanes_i", 1 0, L_0x55f053dedde0;  alias, 1 drivers
v0x55f053a3d530_0 .net "cmd_lanes_o", 1 0, v0x55f053b6ae80_0;  alias, 1 drivers
v0x55f053b6ae80_0 .var "cmd_lanes_r", 1 0;
v0x55f053b61550_0 .net "cmd_len_i", 31 0, L_0x55f053deeb60;  alias, 1 drivers
v0x55f053b611a0_0 .net "cmd_start_i", 0 0, L_0x55f053df0ff0;  alias, 1 drivers
v0x55f053ae63d0_0 .var "cmd_trigger_clr_o", 0 0;
v0x55f053ae6780_0 .net "cpha_i", 0 0, L_0x55f053dec560;  alias, 1 drivers
v0x55f053ac5050_0 .net "cpha_o", 0 0, v0x55f053bdff20_0;  alias, 1 drivers
v0x55f053bdff20_0 .var "cpha_r", 0 0;
v0x55f053bdfb70_0 .net "cpol_i", 0 0, L_0x55f053dec6a0;  alias, 1 drivers
v0x55f053cf5dd0_0 .net "cpol_o", 0 0, v0x55f053b82c90_0;  alias, 1 drivers
v0x55f053b82c90_0 .var "cpol_r", 0 0;
v0x55f053d72580_0 .net "cs_auto_i", 0 0, L_0x55f053dece30;  alias, 1 drivers
v0x55f053d23160_0 .net "cs_auto_o", 0 0, v0x55f053d201f0_0;  alias, 1 drivers
v0x55f053d201f0_0 .var "cs_auto_r", 0 0;
v0x55f053d3b840_0 .net "data_lanes_i", 1 0, L_0x55f053dee060;  alias, 1 drivers
v0x55f053b51f60_0 .net "data_lanes_o", 1 0, v0x55f053ba19b0_0;  alias, 1 drivers
v0x55f053ba19b0_0 .var "data_lanes_r", 1 0;
v0x55f053cfaea0_0 .net "dir_o", 0 0, L_0x55f053df1610;  alias, 1 drivers
v0x55f053d7e5d0_0 .net "done_i", 0 0, L_0x55f053df9ad0;  alias, 1 drivers
v0x55f053d7d470_0 .net "dummy_cycles_i", 3 0, L_0x55f053dee580;  alias, 1 drivers
v0x55f053d7c310_0 .net "dummy_cycles_o", 3 0, v0x55f053cc1ab0_0;  alias, 1 drivers
v0x55f053cc1ab0_0 .var "dummy_cycles_r", 3 0;
v0x55f053d03a60_0 .net "extra_dummy_i", 7 0, L_0x55f053deecd0;  alias, 1 drivers
v0x55f053cee1b0_0 .var "extra_dummy_r", 7 0;
v0x55f053d371e0_0 .net "is_write_i", 0 0, L_0x55f053dee620;  alias, 1 drivers
v0x55f053d757d0_0 .var "is_write_r", 0 0;
v0x55f053cf19c0_0 .net "len_o", 31 0, v0x55f053d2e2a0_0;  alias, 1 drivers
v0x55f053d2e2a0_0 .var "len_r", 31 0;
v0x55f053d7aac0_0 .net "mode_bits_i", 7 0, L_0x55f053dee8d0;  alias, 1 drivers
v0x55f053d7d610_0 .net "mode_bits_o", 7 0, v0x55f053cbd360_0;  alias, 1 drivers
v0x55f053cbd360_0 .var "mode_bits_r", 7 0;
v0x55f053cbda80_0 .net "mode_en_i", 0 0, L_0x55f053dee380;  alias, 1 drivers
v0x55f053da65f0_0 .net "mode_en_o", 0 0, v0x55f053da67c0_0;  alias, 1 drivers
v0x55f053da67c0_0 .var "mode_en_r", 0 0;
v0x55f053ceb150_0 .net "opcode_i", 7 0, L_0x55f053dee830;  alias, 1 drivers
v0x55f053ce16d0_0 .net "opcode_o", 7 0, v0x55f053ce0d20_0;  alias, 1 drivers
v0x55f053ce0d20_0 .var "opcode_r", 7 0;
v0x55f053ce0570_0 .net "quad_en_i", 0 0, L_0x55f053dec600;  alias, 1 drivers
v0x55f053cf96c0_0 .net "quad_en_o", 0 0, v0x55f053cf5ac0_0;  alias, 1 drivers
v0x55f053cf5ac0_0 .var "quad_en_r", 0 0;
v0x55f053d5fa00_0 .net "resetn", 0 0, v0x55f053dd8350_0;  alias, 1 drivers
v0x55f053d5be30_0 .var "start_o", 0 0;
v0x55f053cbd6e0_0 .var "state", 0 0;
v0x55f053d7e770_0 .net "xip_cont_read_i", 0 0, L_0x55f053ded5a0;  alias, 1 drivers
v0x55f053cf1e70_0 .net "xip_cont_read_o", 0 0, v0x55f053cf2840_0;  alias, 1 drivers
v0x55f053cf2840_0 .var "xip_cont_read_r", 0 0;
E_0x55f053c26fe0/0 .event negedge, v0x55f053d5fa00_0;
E_0x55f053c26fe0/1 .event posedge, v0x55f053bf0a40_0;
E_0x55f053c26fe0 .event/or E_0x55f053c26fe0/0, E_0x55f053c26fe0/1;
S_0x55f053d21840 .scope module, "u_csr" "csr" 4 255, 6 10 0, S_0x55f053d314f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x55f053db16c0 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x55f053db1700 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x55f053db1740 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x55f053db1780 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x55f053db17c0 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x55f053db1800 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x55f053db1840 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x55f053db1880 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x55f053db18c0 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x55f053db1900 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x55f053db1940 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x55f053db1980 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x55f053db19c0 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x55f053db1a00 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x55f053db1a40 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x55f053db1a80 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x55f053db1ac0 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x55f053db1b00 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x55f053db1b40 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x55f053db1b80 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x55f053db1bc0 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x55f053db1c00 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x55f053db1c40 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x55f053db1c80 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x55f053db1cc0 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x55f053db1d00 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x55f053db1d40 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x55f053ce15b0 .functor NOT 1, v0x55f053dd7d50_0, C4<0>, C4<0>, C4<0>;
L_0x55f053ceaff0 .functor AND 1, v0x55f053dd7f50_0, L_0x55f053ce15b0, C4<1>, C4<1>;
L_0x55f053cb7bc0 .functor AND 1, v0x55f053dd7f50_0, v0x55f053dd7d50_0, C4<1>, C4<1>;
L_0x55f053cb8470 .functor AND 1, L_0x55f053cb7bc0, v0x55f053dd8260_0, C4<1>, C4<1>;
L_0x55f053cb87d0 .functor NOT 1, v0x55f053dd8260_0, C4<0>, C4<0>, C4<0>;
L_0x55f053a72140 .functor AND 1, L_0x55f053cb7bc0, L_0x55f053cb87d0, C4<1>, C4<1>;
L_0x55f053cb7220 .functor BUFZ 12, v0x55f053dd7c90_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x55f053de9aa0 .functor AND 1, L_0x55f053cb8470, v0x55f053d18760_0, C4<1>, C4<1>;
L_0x55f053de9b60 .functor NOT 1, v0x55f053cf3780_0, C4<0>, C4<0>, C4<0>;
L_0x55f053de9bd0 .functor AND 1, L_0x55f053de9aa0, L_0x55f053de9b60, C4<1>, C4<1>;
L_0x55f053de9e30 .functor AND 1, L_0x55f053de9bd0, L_0x55f053de9d40, C4<1>, C4<1>;
L_0x55f053de9f90 .functor BUFZ 32, v0x55f053dd8150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053dea0c0 .functor AND 1, L_0x55f053a72140, v0x55f053d18760_0, C4<1>, C4<1>;
L_0x55f053dea2c0 .functor AND 1, L_0x55f053dea0c0, L_0x55f053dea1d0, C4<1>, C4<1>;
L_0x55f053dea050 .functor AND 1, L_0x55f053dea2c0, L_0x55f053dea450, C4<1>, C4<1>;
L_0x55f053dea680 .functor AND 1, L_0x55f053de9bd0, L_0x55f053dea5e0, C4<1>, C4<1>;
L_0x55f053dea8c0 .functor AND 1, L_0x55f053dea680, L_0x55f053dea7d0, C4<1>, C4<1>;
L_0x55f053deab40 .functor AND 1, L_0x55f053dea8c0, L_0x55f053dea9d0, C4<1>, C4<1>;
L_0x55f053dead90 .functor AND 1, L_0x55f053de9bd0, L_0x55f053deaca0, C4<1>, C4<1>;
L_0x55f053deaef0 .functor AND 1, L_0x55f053dead90, L_0x55f053deae00, C4<1>, C4<1>;
L_0x55f053deb450 .functor AND 1, L_0x55f053de9bd0, L_0x55f053deb2f0, C4<1>, C4<1>;
L_0x55f053deb640 .functor AND 1, L_0x55f053deb450, L_0x55f053deb510, C4<1>, C4<1>;
L_0x55f053deb3e0 .functor AND 1, L_0x55f053deab40, L_0x55f053deb1b0, C4<1>, C4<1>;
L_0x55f053debc90 .functor NOT 1, L_0x55f053deb9d0, C4<0>, C4<0>, C4<0>;
L_0x55f053debe20 .functor AND 1, L_0x55f053deb3e0, L_0x55f053debc90, C4<1>, C4<1>;
L_0x55f053debf30 .functor NOT 1, L_0x55f053defd20, C4<0>, C4<0>, C4<0>;
L_0x55f053dec080 .functor AND 1, L_0x55f053debe20, L_0x55f053debf30, C4<1>, C4<1>;
L_0x55f053deeaf0 .functor BUFZ 32, v0x55f053d0a260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053deeb60 .functor BUFZ 32, v0x55f053ac4c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053def2d0 .functor BUFZ 32, v0x55f053cd8ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053def340 .functor BUFZ 32, v0x55f053cd61f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053def8a0 .functor AND 5, L_0x55f053def560, L_0x55f053def800, C4<11111>, C4<11111>;
L_0x7f6834067408 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55f053cbc0b0_0 .net "CLKDIV_WMASK", 31 0, L_0x7f6834067408;  1 drivers
L_0x7f6834067528 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f053cbbd40_0 .net "CMDCFG_WMASK", 31 0, L_0x7f6834067528;  1 drivers
L_0x7f68340675b8 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55f053cbc400_0 .net "CMDDMY_WMASK", 31 0, L_0x7f68340675b8;  1 drivers
L_0x7f6834067570 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f053cbc4c0_0 .net "CMDOP_WMASK", 31 0, L_0x7f6834067570;  1 drivers
L_0x7f6834067450 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55f053da6cd0_0 .net "CSCTRL_WMASK", 31 0, L_0x7f6834067450;  1 drivers
L_0x7f68340673c0 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x55f053cbcb20_0 .net "CTRL_WMASK", 31 0, L_0x7f68340673c0;  1 drivers
L_0x7f6834067600 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55f053d350b0_0 .net "DMACFG_WMASK", 31 0, L_0x7f6834067600;  1 drivers
L_0x7f6834067498 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f053d34bf0_0 .net "XIPCFG_WMASK", 31 0, L_0x7f6834067498;  1 drivers
L_0x7f68340674e0 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f053d34040_0 .net "XIPCMD_WMASK", 31 0, L_0x7f68340674e0;  1 drivers
v0x55f053d33800_0 .net *"_ivl_0", 0 0, L_0x55f053ce15b0;  1 drivers
v0x55f053d32f10_0 .net *"_ivl_101", 0 0, L_0x55f053deb640;  1 drivers
v0x55f053d32fd0_0 .net *"_ivl_103", 0 0, L_0x55f053deb7c0;  1 drivers
v0x55f053cefea0_0 .net *"_ivl_105", 0 0, L_0x55f053deb8e0;  1 drivers
v0x55f053d32580_0 .net *"_ivl_108", 0 0, L_0x55f053deb3e0;  1 drivers
v0x55f053d320c0_0 .net *"_ivl_110", 0 0, L_0x55f053debc90;  1 drivers
v0x55f053d31c00_0 .net *"_ivl_112", 0 0, L_0x55f053debe20;  1 drivers
v0x55f053d30c80_0 .net *"_ivl_114", 0 0, L_0x55f053debf30;  1 drivers
v0x55f053d304b0_0 .net *"_ivl_18", 0 0, L_0x55f053de9aa0;  1 drivers
v0x55f053d2fff0_0 .net *"_ivl_20", 0 0, L_0x55f053de9b60;  1 drivers
v0x55f053d2fb30_0 .net *"_ivl_201", 4 0, L_0x55f053def560;  1 drivers
v0x55f053d2f670_0 .net *"_ivl_203", 4 0, L_0x55f053def800;  1 drivers
v0x55f053d2f170_0 .net *"_ivl_204", 4 0, L_0x55f053def8a0;  1 drivers
L_0x7f6834067330 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x55f053d2e9f0_0 .net/2u *"_ivl_24", 11 0, L_0x7f6834067330;  1 drivers
v0x55f053cf9de0_0 .net *"_ivl_26", 0 0, L_0x55f053de9d40;  1 drivers
v0x55f053cf9ea0_0 .net *"_ivl_33", 0 0, L_0x55f053dea0c0;  1 drivers
L_0x7f6834067378 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x55f053cf1320_0 .net/2u *"_ivl_34", 11 0, L_0x7f6834067378;  1 drivers
v0x55f053cee8b0_0 .net *"_ivl_36", 0 0, L_0x55f053dea1d0;  1 drivers
v0x55f053cee970_0 .net *"_ivl_39", 0 0, L_0x55f053dea2c0;  1 drivers
v0x55f053cf1020_0 .net *"_ivl_41", 0 0, L_0x55f053dea450;  1 drivers
L_0x7f6834067648 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f053cf10c0_0 .net/2u *"_ivl_62", 11 0, L_0x7f6834067648;  1 drivers
v0x55f053cf0b10_0 .net *"_ivl_64", 0 0, L_0x55f053dea5e0;  1 drivers
v0x55f053cf0bd0_0 .net *"_ivl_66", 0 0, L_0x55f053dea680;  1 drivers
v0x55f053cf0550_0 .net *"_ivl_69", 0 0, L_0x55f053dea7d0;  1 drivers
v0x55f053b8f5a0_0 .net *"_ivl_70", 0 0, L_0x55f053dea8c0;  1 drivers
v0x55f053b8f680_0 .net *"_ivl_73", 0 0, L_0x55f053dea9d0;  1 drivers
L_0x7f6834067690 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f053b8f760_0 .net/2u *"_ivl_76", 11 0, L_0x7f6834067690;  1 drivers
v0x55f053cf05f0_0 .net *"_ivl_78", 0 0, L_0x55f053deaca0;  1 drivers
v0x55f053cf0250_0 .net *"_ivl_8", 0 0, L_0x55f053cb87d0;  1 drivers
v0x55f053d1ff40_0 .net *"_ivl_81", 0 0, L_0x55f053dead90;  1 drivers
v0x55f053d20000_0 .net *"_ivl_83", 0 0, L_0x55f053deae00;  1 drivers
v0x55f053d22ed0_0 .net *"_ivl_85", 0 0, L_0x55f053deaef0;  1 drivers
v0x55f053d22f70_0 .net *"_ivl_87", 0 0, L_0x55f053deac00;  1 drivers
v0x55f053d1fba0_0 .net *"_ivl_89", 0 0, L_0x55f053deb0b0;  1 drivers
L_0x7f68340676d8 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f053d212d0_0 .net/2u *"_ivl_92", 11 0, L_0x7f68340676d8;  1 drivers
v0x55f053d3c870_0 .net *"_ivl_94", 0 0, L_0x55f053deb2f0;  1 drivers
v0x55f053d3c930_0 .net *"_ivl_97", 0 0, L_0x55f053deb450;  1 drivers
v0x55f053d3bf80_0 .net *"_ivl_99", 0 0, L_0x55f053deb510;  1 drivers
v0x55f053d3ba90_0 .net "a", 11 0, L_0x55f053cb7220;  1 drivers
v0x55f053d3a440_0 .net "access_phase", 0 0, L_0x55f053cb7bc0;  1 drivers
v0x55f053d3a500_0 .net "addr_bytes_o", 1 0, L_0x55f053dee250;  alias, 1 drivers
v0x55f053d04ac0_0 .net "addr_lanes_o", 1 0, L_0x55f053dedfc0;  alias, 1 drivers
v0x55f053d15f90_0 .net "axi_err_i", 0 0, v0x55f053cd04e0_0;  alias, 1 drivers
v0x55f053d16030_0 .net "burst_size_o", 3 0, L_0x55f053deed70;  alias, 1 drivers
v0x55f053d0fd50_0 .net "busy_i", 0 0, L_0x55f053defd20;  1 drivers
v0x55f053d0fe10_0 .net "clk_div_o", 2 0, L_0x55f053decd90;  alias, 1 drivers
v0x55f053d0f5c0_0 .var "clk_div_reg", 31 0;
v0x55f053d0f680_0 .net "cmd_addr_o", 31 0, L_0x55f053deeaf0;  alias, 1 drivers
v0x55f053d0a260_0 .var "cmd_addr_reg", 31 0;
v0x55f053d0a320_0 .var "cmd_cfg_reg", 31 0;
L_0x7f6834067840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053d08510_0 .net "cmd_done_i", 0 0, L_0x7f6834067840;  1 drivers
v0x55f053d085d0_0 .var "cmd_done_latched", 0 0;
v0x55f053d059f0_0 .net "cmd_done_set_i", 0 0, v0x55f053adc230_0;  alias, 1 drivers
v0x55f053cc6fa0_0 .var "cmd_dummy_reg", 31 0;
v0x55f053cc7060_0 .net "cmd_lanes_o", 1 0, L_0x55f053dedde0;  alias, 1 drivers
v0x55f053cc02e0_0 .net "cmd_len_o", 31 0, L_0x55f053deeb60;  alias, 1 drivers
v0x55f053ac4c60_0 .var "cmd_len_reg", 31 0;
v0x55f053cc0380_0 .var "cmd_op_reg", 31 0;
v0x55f053cc6b20_0 .net "cmd_start_o", 0 0, v0x55f053cc66a0_0;  alias, 1 drivers
v0x55f053cc6be0_0 .net "cmd_trig_ok", 0 0, L_0x55f053dec080;  1 drivers
v0x55f053cc66a0_0 .var "cmd_trig_q", 0 0;
v0x55f053cc6760_0 .net "cmd_trig_wr", 0 0, L_0x55f053deab40;  1 drivers
v0x55f053cc6220_0 .net "cmd_trigger_clr_i", 0 0, v0x55f053ae63d0_0;  alias, 1 drivers
v0x55f053cc5da0_0 .net "cpha_o", 0 0, L_0x55f053dec560;  alias, 1 drivers
v0x55f053cc5920_0 .net "cpol_o", 0 0, L_0x55f053dec6a0;  alias, 1 drivers
v0x55f053cc54a0_0 .net "cs_auto_o", 0 0, L_0x55f053dece30;  alias, 1 drivers
v0x55f053cc5020_0 .var "cs_ctrl_reg", 31 0;
v0x55f053cc50c0_0 .net "cs_delay_o", 1 0, L_0x55f053ded0e0;  alias, 1 drivers
v0x55f053cc4c30_0 .net "cs_level_o", 1 0, L_0x55f053ded040;  alias, 1 drivers
v0x55f053cc4cf0_0 .net "ctrl_enable_n", 0 0, L_0x55f053deb1b0;  1 drivers
v0x55f053cbfea0_0 .var "ctrl_reg", 31 0;
v0x55f053cbff60_0 .net "ctrl_xip_n", 0 0, L_0x55f053deb9d0;  1 drivers
v0x55f053cda490_0 .net "data_lanes_o", 1 0, L_0x55f053dee060;  alias, 1 drivers
v0x55f053cd8e10_0 .net "dma_addr_o", 31 0, L_0x55f053def2d0;  alias, 1 drivers
v0x55f053cd8ed0_0 .var "dma_addr_reg", 31 0;
v0x55f053cd8970_0 .var "dma_cfg_reg", 31 0;
v0x55f053cd8a30_0 .net "dma_dir_o", 0 0, L_0x55f053deefa0;  alias, 1 drivers
L_0x7f6834067888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053cd78d0_0 .net "dma_done_i", 0 0, L_0x7f6834067888;  1 drivers
v0x55f053cd7990_0 .var "dma_done_latched", 0 0;
v0x55f053cd6f80_0 .net "dma_done_set_i", 0 0, v0x55f053d24d50_0;  alias, 1 drivers
v0x55f053cd7040_0 .net "dma_en_o", 0 0, L_0x55f053decb80;  alias, 1 drivers
v0x55f053cd6630_0 .net "dma_len_o", 31 0, L_0x55f053def340;  alias, 1 drivers
v0x55f053cd61f0_0 .var "dma_len_reg", 31 0;
v0x55f053cd5db0_0 .net "dummy_cycles_o", 3 0, L_0x55f053dee580;  alias, 1 drivers
v0x55f053cd5910_0 .net "enable_o", 0 0, L_0x55f053dec340;  alias, 1 drivers
L_0x7f6834067768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053cd59d0_0 .net "err_set_i", 0 0, L_0x7f6834067768;  1 drivers
v0x55f053cd54d0_0 .var "err_stat_reg", 31 0;
v0x55f053cd5090_0 .net "extra_dummy_o", 7 0, L_0x55f053deecd0;  alias, 1 drivers
v0x55f053cd5150_0 .net "fifo_rx_data_i", 31 0, L_0x55f053df0ad0;  alias, 1 drivers
v0x55f053cd4bf0_0 .var "fifo_rx_data_q", 31 0;
L_0x7f68340677f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053cd3880_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f68340677f8;  1 drivers
v0x55f053cd3940_0 .var "fifo_rx_pop_seen", 0 0;
v0x55f053cd3440_0 .net "fifo_rx_re_o", 0 0, L_0x55f053dea050;  alias, 1 drivers
v0x55f053cd3500_0 .var "fifo_rx_re_q", 0 0;
v0x55f053cd2fa0_0 .net "fifo_tx_data_o", 31 0, L_0x55f053de9f90;  alias, 1 drivers
L_0x7f68340677b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053cd2b60_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f68340677b0;  1 drivers
v0x55f053cd2c20_0 .net "fifo_tx_we_o", 0 0, L_0x55f053de9e30;  alias, 1 drivers
v0x55f053cd2720_0 .net "hold_en_o", 0 0, L_0x55f053decc20;  alias, 1 drivers
v0x55f053cd27e0_0 .net "incr_addr_o", 0 0, L_0x55f053def090;  alias, 1 drivers
v0x55f053cd21b0_0 .net "int_en_o", 4 0, L_0x55f053def4c0;  1 drivers
v0x55f053cd2270_0 .var "int_en_reg", 31 0;
v0x55f053cd1d10_0 .var "int_stat_reg", 31 0;
v0x55f053cc0e50_0 .net "irq", 0 0, L_0x55f053def9b0;  alias, 1 drivers
v0x55f053cc0f10_0 .net "is_write_o", 0 0, L_0x55f053dee620;  alias, 1 drivers
v0x55f053da6a30_0 .net "lsb_first_o", 0 0, L_0x55f053dec910;  1 drivers
v0x55f053da6ad0_0 .net "mode_bits_o", 7 0, L_0x55f053dee8d0;  alias, 1 drivers
v0x55f053d158a0_0 .net "mode_en_cfg_o", 0 0, L_0x55f053dee380;  alias, 1 drivers
v0x55f053d15970_0 .net "opcode_o", 7 0, L_0x55f053dee830;  alias, 1 drivers
L_0x7f6834067918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053cf6b40_0 .net "overrun_i", 0 0, L_0x7f6834067918;  1 drivers
v0x55f053cf6be0_0 .net "paddr", 11 0, v0x55f053dd7c90_0;  alias, 1 drivers
v0x55f053d04640_0 .net "pclk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053d04710_0 .net "penable", 0 0, v0x55f053dd7d50_0;  alias, 1 drivers
v0x55f053d0ac90_0 .var "prdata", 31 0;
v0x55f053d0ad70_0 .net "pready", 0 0, L_0x7f68340672a0;  alias, 1 drivers
v0x55f053d079e0_0 .net "presetn", 0 0, v0x55f053dd8350_0;  alias, 1 drivers
v0x55f053d07ab0_0 .net "psel", 0 0, v0x55f053dd7f50_0;  alias, 1 drivers
v0x55f053d20c50_0 .var "pslverr", 0 0;
v0x55f053d20cf0_0 .net "pstrb", 3 0, v0x55f053dd8090_0;  alias, 1 drivers
L_0x7f68340672e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f053d3c430_0 .net "pstrb_eff", 3 0, L_0x7f68340672e8;  1 drivers
v0x55f053d3c510_0 .net "pwdata", 31 0, v0x55f053dd8150_0;  alias, 1 drivers
v0x55f053cf33f0_0 .net "pwrite", 0 0, v0x55f053dd8260_0;  alias, 1 drivers
v0x55f053cf34b0_0 .net "quad_en_o", 0 0, L_0x55f053dec600;  alias, 1 drivers
v0x55f053cf36e0_0 .net "read_phase", 0 0, L_0x55f053a72140;  1 drivers
v0x55f053cf3780_0 .var "ro_addr", 0 0;
v0x55f053cf6ff0_0 .net "rx_full_i", 0 0, L_0x55f053df0860;  alias, 1 drivers
v0x55f053cf70b0_0 .net "rx_level_i", 3 0, L_0x55f053deff20;  1 drivers
v0x55f053cf72e0_0 .net "setup_phase", 0 0, L_0x55f053ceaff0;  1 drivers
L_0x7f68340678d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053cf73a0_0 .net "timeout_i", 0 0, L_0x7f68340678d0;  1 drivers
v0x55f053d18a40_0 .net "tx_empty_i", 0 0, L_0x55f053df0560;  alias, 1 drivers
v0x55f053d18b00_0 .net "tx_level_i", 3 0, L_0x55f053defe80;  1 drivers
L_0x7f6834067960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053d186c0_0 .net "underrun_i", 0 0, L_0x7f6834067960;  1 drivers
v0x55f053d18760_0 .var "valid_addr", 0 0;
v0x55f053d18340_0 .net "wp_en_o", 0 0, L_0x7f6834067720;  alias, 1 drivers
v0x55f053d18400_0 .net "wr_ok", 0 0, L_0x55f053de9bd0;  1 drivers
v0x55f053d17fc0_0 .net "write_phase", 0 0, L_0x55f053cb8470;  1 drivers
v0x55f053d18080_0 .net "xip_active_i", 0 0, v0x55f053dc5280_0;  alias, 1 drivers
v0x55f053d17c40_0 .net "xip_addr_bytes_o", 1 0, L_0x55f053ded270;  alias, 1 drivers
v0x55f053d17d20_0 .var "xip_cfg_reg", 31 0;
v0x55f053d178c0_0 .var "xip_cmd_reg", 31 0;
v0x55f053d179a0_0 .net "xip_cont_read_o", 0 0, L_0x55f053ded5a0;  alias, 1 drivers
v0x55f053d17540_0 .net "xip_data_lanes_o", 1 0, L_0x55f053ded310;  alias, 1 drivers
v0x55f053d17600_0 .net "xip_dummy_cycles_o", 3 0, L_0x55f053ded500;  alias, 1 drivers
v0x55f053d171c0_0 .net "xip_en_o", 0 0, L_0x55f053dec430;  alias, 1 drivers
v0x55f053d17280_0 .net "xip_mode_bits_o", 7 0, L_0x55f053dedd40;  alias, 1 drivers
v0x55f053d16e40_0 .net "xip_mode_en_o", 0 0, L_0x55f053ded870;  alias, 1 drivers
v0x55f053d16f00_0 .net "xip_read_op_o", 7 0, L_0x55f053dedad0;  alias, 1 drivers
v0x55f053d16ac0_0 .net "xip_write_en_o", 0 0, L_0x55f053ded910;  alias, 1 drivers
v0x55f053d16b80_0 .net "xip_write_op_o", 7 0, L_0x55f053dedb70;  alias, 1 drivers
E_0x55f053c25dd0/0 .event edge, v0x55f053cf36e0_0, v0x55f053d18760_0, v0x55f053d3ba90_0, v0x55f053cbfea0_0;
E_0x55f053c25dd0/1 .event edge, v0x55f053cf70b0_0, v0x55f053d18b00_0, v0x55f053d0fd50_0, v0x55f053d18080_0;
E_0x55f053c25dd0/2 .event edge, v0x55f053d085d0_0, v0x55f053cd7990_0, v0x55f053cd2270_0, v0x55f053cd1d10_0;
E_0x55f053c25dd0/3 .event edge, v0x55f053d0f5c0_0, v0x55f053cc5020_0, v0x55f053d17d20_0, v0x55f053d178c0_0;
E_0x55f053c25dd0/4 .event edge, v0x55f053d0a320_0, v0x55f053cc0380_0, v0x55f053d0a260_0, v0x55f053ac4c60_0;
E_0x55f053c25dd0/5 .event edge, v0x55f053cc6fa0_0, v0x55f053cd8970_0, v0x55f053cd8ed0_0, v0x55f053cd61f0_0;
E_0x55f053c25dd0/6 .event edge, v0x55f053cd4bf0_0, v0x55f053cf6ff0_0, v0x55f053d18a40_0, v0x55f053cd54d0_0;
E_0x55f053c25dd0 .event/or E_0x55f053c25dd0/0, E_0x55f053c25dd0/1, E_0x55f053c25dd0/2, E_0x55f053c25dd0/3, E_0x55f053c25dd0/4, E_0x55f053c25dd0/5, E_0x55f053c25dd0/6;
E_0x55f053c27f80/0 .event edge, v0x55f053d17fc0_0, v0x55f053d18760_0, v0x55f053cf3780_0, v0x55f053d3ba90_0;
E_0x55f053c27f80/1 .event edge, v0x55f053d3c430_0, v0x55f053d3c510_0, v0x55f053d0fd50_0;
E_0x55f053c27f80 .event/or E_0x55f053c27f80/0, E_0x55f053c27f80/1;
E_0x55f053a613c0 .event edge, v0x55f053d3ba90_0;
L_0x55f053de9d40 .cmp/eq 12, L_0x55f053cb7220, L_0x7f6834067330;
L_0x55f053dea1d0 .cmp/eq 12, L_0x55f053cb7220, L_0x7f6834067378;
L_0x55f053dea450 .reduce/nor v0x55f053cd3940_0;
L_0x55f053dea5e0 .cmp/eq 12, L_0x55f053cb7220, L_0x7f6834067648;
L_0x55f053dea7d0 .part L_0x7f68340672e8, 1, 1;
L_0x55f053dea9d0 .part v0x55f053dd8150_0, 8, 1;
L_0x55f053deaca0 .cmp/eq 12, L_0x55f053cb7220, L_0x7f6834067690;
L_0x55f053deae00 .part L_0x7f68340672e8, 0, 1;
L_0x55f053deac00 .part v0x55f053dd8150_0, 0, 1;
L_0x55f053deb0b0 .part v0x55f053cbfea0_0, 0, 1;
L_0x55f053deb1b0 .functor MUXZ 1, L_0x55f053deb0b0, L_0x55f053deac00, L_0x55f053deaef0, C4<>;
L_0x55f053deb2f0 .cmp/eq 12, L_0x55f053cb7220, L_0x7f68340676d8;
L_0x55f053deb510 .part L_0x7f68340672e8, 0, 1;
L_0x55f053deb7c0 .part v0x55f053dd8150_0, 1, 1;
L_0x55f053deb8e0 .part v0x55f053cbfea0_0, 1, 1;
L_0x55f053deb9d0 .functor MUXZ 1, L_0x55f053deb8e0, L_0x55f053deb7c0, L_0x55f053deb640, C4<>;
L_0x55f053dec340 .part v0x55f053cbfea0_0, 0, 1;
L_0x55f053dec430 .part v0x55f053cbfea0_0, 1, 1;
L_0x55f053dec600 .part v0x55f053cbfea0_0, 2, 1;
L_0x55f053dec6a0 .part v0x55f053cbfea0_0, 3, 1;
L_0x55f053dec560 .part v0x55f053cbfea0_0, 4, 1;
L_0x55f053dec910 .part v0x55f053cbfea0_0, 5, 1;
L_0x55f053decb80 .part v0x55f053cbfea0_0, 6, 1;
L_0x55f053decc20 .part v0x55f053cbfea0_0, 9, 1;
L_0x55f053decd90 .part v0x55f053d0f5c0_0, 0, 3;
L_0x55f053dece30 .part v0x55f053cc5020_0, 0, 1;
L_0x55f053ded040 .part v0x55f053cc5020_0, 1, 2;
L_0x55f053ded0e0 .part v0x55f053cc5020_0, 3, 2;
L_0x55f053ded270 .part v0x55f053d17d20_0, 0, 2;
L_0x55f053ded310 .part v0x55f053d17d20_0, 2, 2;
L_0x55f053ded500 .part v0x55f053d17d20_0, 4, 4;
L_0x55f053ded5a0 .part v0x55f053d17d20_0, 8, 1;
L_0x55f053ded870 .part v0x55f053d17d20_0, 9, 1;
L_0x55f053ded910 .part v0x55f053d17d20_0, 10, 1;
L_0x55f053dedad0 .part v0x55f053d178c0_0, 0, 8;
L_0x55f053dedb70 .part v0x55f053d178c0_0, 8, 8;
L_0x55f053dedd40 .part v0x55f053d178c0_0, 16, 8;
L_0x55f053dedde0 .part v0x55f053d0a320_0, 0, 2;
L_0x55f053dedfc0 .part v0x55f053d0a320_0, 2, 2;
L_0x55f053dee060 .part v0x55f053d0a320_0, 4, 2;
L_0x55f053dee250 .part v0x55f053d0a320_0, 6, 2;
L_0x55f053dee380 .part v0x55f053d0a320_0, 13, 1;
L_0x55f053dee580 .part v0x55f053d0a320_0, 8, 4;
L_0x55f053dee620 .part v0x55f053d0a320_0, 12, 1;
L_0x55f053dee830 .part v0x55f053cc0380_0, 0, 8;
L_0x55f053dee8d0 .part v0x55f053cc0380_0, 8, 8;
L_0x55f053deecd0 .part v0x55f053cc6fa0_0, 0, 8;
L_0x55f053deed70 .part v0x55f053cd8970_0, 0, 4;
L_0x55f053deefa0 .part v0x55f053cd8970_0, 4, 1;
L_0x55f053def090 .part v0x55f053cd8970_0, 5, 1;
L_0x55f053def4c0 .part v0x55f053cd2270_0, 0, 5;
L_0x55f053def560 .part v0x55f053cd2270_0, 0, 5;
L_0x55f053def800 .part v0x55f053cd1d10_0, 0, 5;
L_0x55f053def9b0 .reduce/or L_0x55f053def8a0;
S_0x55f053d21c20 .scope begin, "$unm_blk_37" "$unm_blk_37" 6 314, 6 314 0, S_0x55f053d21840;
 .timescale 0 0;
v0x55f053d165d0_0 .var "next_ctrl", 31 0;
S_0x55f053d22000 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x55f053d21840;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x55f053d22000
v0x55f053cbcec0_0 .var "cur", 31 0;
v0x55f053cbbff0_0 .var "data", 31 0;
TD_irq_dma_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x55f053d3c430_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x55f053cbbff0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x55f053cbcec0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %load/vec4 v0x55f053d3c430_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x55f053cbbff0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x55f053cbcec0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d3c430_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55f053cbbff0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x55f053cbcec0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d3c430_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x55f053cbbff0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x55f053cbcec0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x55f053d223e0 .scope module, "u_dma_engine" "dma_engine" 4 444, 7 16 0, S_0x55f053d314f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x55f053b60a00 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x55f053b60a40 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x55f053b60a80 .param/l "S_DONE" 1 7 206, C4<101>;
P_0x55f053b60ac0 .param/l "S_IDLE" 1 7 201, C4<000>;
P_0x55f053b60b00 .param/l "S_RUN_RD" 1 7 203, C4<010>;
P_0x55f053b60b40 .param/l "S_RUN_WR" 1 7 205, C4<100>;
P_0x55f053b60b80 .param/l "S_WAIT_RD" 1 7 202, C4<001>;
P_0x55f053b60bc0 .param/l "S_WAIT_WR" 1 7 204, C4<011>;
P_0x55f053b60c00 .param/l "TX_DEPTH_LEVEL" 1 7 91, C4<10000>;
P_0x55f053b60c40 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x55f053df2240 .functor AND 1, v0x55f053ccd110_0, L_0x55f053df4610, C4<1>, C4<1>;
L_0x55f053df22b0 .functor NOT 1, v0x55f053d24e20_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df2320 .functor AND 1, L_0x55f053df4610, L_0x55f053df22b0, C4<1>, C4<1>;
L_0x55f053df2f80 .functor NOT 1, v0x55f053dd8350_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df3740 .functor NOT 1, v0x55f053dd8350_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df38a0 .functor BUFZ 32, v0x55f053cd83a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053df3950 .functor BUFZ 1, v0x55f053cd8110_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df3a50 .functor BUFZ 1, v0x55f053cfeec0_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df3ba0 .functor BUFZ 32, v0x55f053cfbb50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053df3c60 .functor BUFZ 1, v0x55f053cfe680_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df3dc0 .functor BUFZ 32, v0x55f053ceeba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053df3ec0 .functor BUFZ 1, v0x55f053cfaa10_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df4030 .functor BUFZ 32, v0x55f053d3ada0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053df4130 .functor BUFZ 1, v0x55f053d091b0_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df3fc0 .functor BUFZ 4, v0x55f053d090d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55f053df4340 .functor BUFZ 1, v0x55f053cf16e0_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df44d0 .functor BUFZ 1, v0x55f053d3fe90_0, C4<0>, C4<0>, C4<0>;
L_0x7f6834067ac8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f053d7c540_0 .net/2u *"_ivl_0", 4 0, L_0x7f6834067ac8;  1 drivers
v0x55f053d052f0_0 .net *"_ivl_10", 0 0, L_0x55f053df22b0;  1 drivers
v0x55f053d053d0_0 .net *"_ivl_16", 29 0, L_0x55f053df2430;  1 drivers
L_0x7f6834067b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f053ccaed0_0 .net *"_ivl_18", 1 0, L_0x7f6834067b58;  1 drivers
L_0x7f6834067ba0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f053ccafb0_0 .net/2u *"_ivl_20", 3 0, L_0x7f6834067ba0;  1 drivers
v0x55f053cc8c70_0 .net *"_ivl_22", 0 0, L_0x55f053df2610;  1 drivers
L_0x7f6834067be8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55f053cc8d30_0 .net/2u *"_ivl_24", 3 0, L_0x7f6834067be8;  1 drivers
v0x55f053cc2e60_0 .net *"_ivl_28", 31 0, L_0x55f053df2890;  1 drivers
L_0x7f6834067c30 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053cc2f40_0 .net *"_ivl_31", 27 0, L_0x7f6834067c30;  1 drivers
v0x55f053cc2400_0 .net *"_ivl_35", 3 0, L_0x55f053df2b60;  1 drivers
L_0x7f6834067c78 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053cbfa20_0 .net/2u *"_ivl_38", 27 0, L_0x7f6834067c78;  1 drivers
L_0x7f6834067b10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f053cbfb00_0 .net/2u *"_ivl_4", 4 0, L_0x7f6834067b10;  1 drivers
v0x55f053cd92b0_0 .net *"_ivl_40", 31 0, L_0x55f053df2d50;  1 drivers
v0x55f053cd9390_0 .net *"_ivl_44", 29 0, L_0x55f053df2e90;  1 drivers
L_0x7f6834067cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f053cd73c0_0 .net *"_ivl_46", 1 0, L_0x7f6834067cc0;  1 drivers
L_0x7f6834067d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f053cd74a0_0 .net/2u *"_ivl_48", 0 0, L_0x7f6834067d08;  1 drivers
L_0x7f6834067d50 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f053cd6a70_0 .net/2u *"_ivl_52", 4 0, L_0x7f6834067d50;  1 drivers
v0x55f053cd6b10_0 .net *"_ivl_54", 4 0, L_0x55f053df32a0;  1 drivers
v0x55f053cd4140_0 .var "addr_r", 31 0;
v0x55f053cd41e0_0 .net "araddr_o", 31 0, L_0x55f053df38a0;  alias, 1 drivers
v0x55f053cd3cc0_0 .net "araddr_w", 31 0, v0x55f053cd83a0_0;  1 drivers
v0x55f053cd3d60_0 .net "arready_i", 0 0, v0x55f053dd48e0_0;  alias, 1 drivers
v0x55f053cd1370_0 .net "arvalid_o", 0 0, L_0x55f053df3950;  alias, 1 drivers
v0x55f053cd1410_0 .net "arvalid_w", 0 0, v0x55f053cd8110_0;  1 drivers
v0x55f053cd0e60_0 .net "awaddr_o", 31 0, L_0x55f053df3dc0;  alias, 1 drivers
v0x55f053cd0f20_0 .net "awaddr_w", 31 0, v0x55f053ceeba0_0;  1 drivers
v0x55f053cd0950_0 .net "awready_i", 0 0, v0x55f053dd4c90_0;  alias, 1 drivers
v0x55f053cd0a20_0 .net "awvalid_o", 0 0, L_0x55f053df3ec0;  alias, 1 drivers
v0x55f053cd0440_0 .net "awvalid_w", 0 0, v0x55f053cfaa10_0;  1 drivers
v0x55f053cd04e0_0 .var "axi_err_o", 0 0;
v0x55f053ccff30_0 .net "beats_level", 4 0, L_0x55f053df3130;  1 drivers
v0x55f053ccffd0_0 .net "beats_w", 3 0, L_0x55f053df2c00;  1 drivers
v0x55f053ccfa20_0 .net "bready_o", 0 0, L_0x55f053df4340;  alias, 1 drivers
v0x55f053ccfae0_0 .net "bready_w", 0 0, v0x55f053cf16e0_0;  1 drivers
v0x55f053ccf510_0 .net "bresp_i", 1 0, v0x55f053dd4f10_0;  alias, 1 drivers
v0x55f053ccf5d0_0 .var "burst_len_r", 31 0;
v0x55f053ccf000_0 .net "burst_size_i", 3 0, L_0x55f053deed70;  alias, 1 drivers
v0x55f053ccf0f0_0 .var "burst_size_r", 3 0;
v0x55f053cce480_0 .net "burst_words_w", 3 0, L_0x55f053df2700;  1 drivers
v0x55f053cce540_0 .net "busy_o", 0 0, L_0x55f053df2240;  alias, 1 drivers
v0x55f053ccd110_0 .var "busy_r", 0 0;
v0x55f053ccd1b0_0 .net "bvalid_i", 0 0, v0x55f053dd4fd0_0;  alias, 1 drivers
v0x55f053cc0a50_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053cc0af0_0 .net "data_out_w", 31 0, v0x55f053cfbb50_0;  1 drivers
v0x55f053d263b0_0 .net "dma_addr_i", 31 0, L_0x55f053def2d0;  alias, 1 drivers
v0x55f053d26480_0 .net "dma_dir_i", 0 0, L_0x55f053deefa0;  alias, 1 drivers
v0x55f053d24d50_0 .var "dma_done_set_o", 0 0;
v0x55f053d24e20_0 .var "dma_en_d", 0 0;
v0x55f053d42f40_0 .net "dma_en_i", 0 0, L_0x55f053df4610;  1 drivers
v0x55f053d42fe0_0 .net "dma_len_i", 31 0, L_0x55f053def340;  alias, 1 drivers
v0x55f053d57fd0_0 .net "fifo_rx_data_i", 31 0, L_0x55f053df0ad0;  alias, 1 drivers
v0x55f053d58070_0 .net "fifo_rx_re_o", 0 0, L_0x55f053df44d0;  alias, 1 drivers
v0x55f053cf3050_0 .net "fifo_tx_data_o", 31 0, L_0x55f053df3ba0;  alias, 1 drivers
v0x55f053cf3130_0 .net "fifo_tx_we_o", 0 0, L_0x55f053df3c60;  alias, 1 drivers
v0x55f053cc4840_0 .net "incr_addr_i", 0 0, L_0x55f053def090;  alias, 1 drivers
v0x55f053cc48e0_0 .var "incr_addr_r", 0 0;
v0x55f053cdb300_0 .net "len_w", 31 0, L_0x55f053df2ff0;  1 drivers
v0x55f053cdb3e0_0 .net "rd_done", 0 0, v0x55f053cfbc30_0;  1 drivers
v0x55f053d344e0_0 .net "rd_en_w", 0 0, v0x55f053d3fe90_0;  1 drivers
v0x55f053d345b0_0 .var "rd_start", 0 0;
v0x55f053d31870_0 .net "rdata_i", 31 0, v0x55f053dd5430_0;  alias, 1 drivers
v0x55f053d31910_0 .var "rem_bytes_r", 31 0;
v0x55f053d319d0_0 .net "rem_lt_burst", 0 0, L_0x55f053df29d0;  1 drivers
v0x55f053adba30_0 .net "rem_words_w", 31 0, L_0x55f053df24d0;  1 drivers
v0x55f053adbaf0_0 .net "resetn", 0 0, v0x55f053dd8350_0;  alias, 1 drivers
v0x55f053adbb90_0 .net "rready_o", 0 0, L_0x55f053df3a50;  alias, 1 drivers
v0x55f053adbc50_0 .net "rready_w", 0 0, v0x55f053cfeec0_0;  1 drivers
v0x55f053adbcf0_0 .net "rresp_i", 1 0, v0x55f053dd5790_0;  alias, 1 drivers
v0x55f053adbdd0_0 .net "rvalid_i", 0 0, v0x55f053dd58a0_0;  alias, 1 drivers
v0x55f053c2db40_0 .net "rx_data_ok", 0 0, L_0x55f053df3560;  1 drivers
v0x55f053c2dbe0_0 .net "rx_empty", 0 0, L_0x55f053df2100;  1 drivers
v0x55f053c2dc80_0 .net "rx_level_i", 4 0, L_0x55f053df0b40;  alias, 1 drivers
v0x55f053c2dd40_0 .net "start_pulse", 0 0, L_0x55f053df2320;  1 drivers
v0x55f053c2de00_0 .var "state", 2 0;
v0x55f053c2dee0_0 .net "tx_full", 0 0, L_0x55f053df1fc0;  1 drivers
v0x55f053bef060_0 .net "tx_level_i", 4 0, L_0x55f053df0760;  alias, 1 drivers
v0x55f053bef120_0 .net "tx_space_ok", 0 0, L_0x55f053df33e0;  1 drivers
v0x55f053bef1e0_0 .net "wdata_o", 31 0, L_0x55f053df4030;  alias, 1 drivers
v0x55f053bef2c0_0 .net "wdata_w", 31 0, v0x55f053d3ada0_0;  1 drivers
v0x55f053bef3b0_0 .net "wr_done", 0 0, v0x55f053d363c0_0;  1 drivers
v0x55f053bef480_0 .net "wr_en_w", 0 0, v0x55f053cfe680_0;  1 drivers
v0x55f053ba07d0_0 .var "wr_start", 0 0;
v0x55f053ba08a0_0 .net "wready_i", 0 0, v0x55f053dd5b30_0;  alias, 1 drivers
v0x55f053ba0970_0 .net "wstrb_o", 3 0, L_0x55f053df3fc0;  alias, 1 drivers
v0x55f053ba0a10_0 .net "wstrb_w", 3 0, v0x55f053d090d0_0;  1 drivers
v0x55f053ba0ae0_0 .net "wvalid_o", 0 0, L_0x55f053df4130;  alias, 1 drivers
v0x55f053ba0b80_0 .net "wvalid_w", 0 0, v0x55f053d091b0_0;  1 drivers
L_0x55f053df1fc0 .cmp/eq 5, L_0x55f053df0760, L_0x7f6834067ac8;
L_0x55f053df2100 .cmp/eq 5, L_0x55f053df0b40, L_0x7f6834067b10;
L_0x55f053df2430 .part v0x55f053d31910_0, 2, 30;
L_0x55f053df24d0 .concat [ 30 2 0 0], L_0x55f053df2430, L_0x7f6834067b58;
L_0x55f053df2610 .cmp/eq 4, v0x55f053ccf0f0_0, L_0x7f6834067ba0;
L_0x55f053df2700 .functor MUXZ 4, v0x55f053ccf0f0_0, L_0x7f6834067be8, L_0x55f053df2610, C4<>;
L_0x55f053df2890 .concat [ 4 28 0 0], L_0x55f053df2700, L_0x7f6834067c30;
L_0x55f053df29d0 .cmp/gt 32, L_0x55f053df2890, L_0x55f053df24d0;
L_0x55f053df2b60 .part L_0x55f053df24d0, 0, 4;
L_0x55f053df2c00 .functor MUXZ 4, L_0x55f053df2700, L_0x55f053df2b60, L_0x55f053df29d0, C4<>;
L_0x55f053df2d50 .concat [ 4 28 0 0], L_0x55f053df2c00, L_0x7f6834067c78;
L_0x55f053df2e90 .part L_0x55f053df2d50, 0, 30;
L_0x55f053df2ff0 .concat [ 2 30 0 0], L_0x7f6834067cc0, L_0x55f053df2e90;
L_0x55f053df3130 .concat [ 4 1 0 0], L_0x55f053df2c00, L_0x7f6834067d08;
L_0x55f053df32a0 .arith/sub 5, L_0x7f6834067d50, L_0x55f053df3130;
L_0x55f053df33e0 .cmp/ge 5, L_0x55f053df32a0, L_0x55f053df0760;
L_0x55f053df3560 .cmp/ge 5, L_0x55f053df0b40, L_0x55f053df3130;
L_0x55f053df3600 .part v0x55f053ccf5d0_0, 0, 16;
L_0x55f053df37b0 .part v0x55f053ccf5d0_0, 0, 16;
S_0x55f053d227c0 .scope module, "u_axi_read_block" "axi_read_block" 7 143, 7 321 0, S_0x55f053d223e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x55f053b92e90 .param/l "ADDR" 1 7 343, C4<01>;
P_0x55f053b92ed0 .param/l "DATA" 1 7 343, C4<10>;
P_0x55f053b92f10 .param/l "IDLE" 1 7 343, C4<00>;
P_0x55f053b92f50 .param/l "RESP" 1 7 343, C4<11>;
v0x55f053cd9a50_0 .net "addr", 31 0, v0x55f053cd4140_0;  1 drivers
v0x55f053cd9b30_0 .var "addr_reg", 31 0;
v0x55f053cd83a0_0 .var "araddr", 31 0;
v0x55f053cd8050_0 .net "arready", 0 0, v0x55f053dd48e0_0;  alias, 1 drivers
v0x55f053cd8110_0 .var "arvalid", 0 0;
v0x55f053ccea30_0 .var "arvalid_r", 0 0;
v0x55f053cceaf0_0 .var "busy", 0 0;
v0x55f053cfbf30_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053cfc020_0 .var "count", 15 0;
v0x55f053cfbb50_0 .var "data_out", 31 0;
v0x55f053cfbc30_0 .var "done", 0 0;
v0x55f053cfb770_0 .net "full", 0 0, L_0x55f053df1fc0;  alias, 1 drivers
v0x55f053cfb810_0 .net "rdata", 31 0, v0x55f053dd5430_0;  alias, 1 drivers
v0x55f053cfee00_0 .net "reset", 0 0, L_0x55f053df2f80;  1 drivers
v0x55f053cfeec0_0 .var "rready", 0 0;
v0x55f053cfea20_0 .net "rvalid", 0 0, v0x55f053dd58a0_0;  alias, 1 drivers
v0x55f053cfeae0_0 .net "start", 0 0, v0x55f053d345b0_0;  1 drivers
v0x55f053cfb420_0 .var "state", 1 0;
v0x55f053cfb500_0 .net "transfer_size", 15 0, L_0x55f053df3600;  1 drivers
v0x55f053cfe680_0 .var "wr_en", 0 0;
S_0x55f053cfde80 .scope module, "u_axi_write_block" "axi_write_block" 7 162, 7 414 0, S_0x55f053d223e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x55f053d73af0 .param/l "ADDR" 1 7 443, C4<01>;
P_0x55f053d73b30 .param/l "DATA" 1 7 443, C4<10>;
P_0x55f053d73b70 .param/l "IDLE" 1 7 443, C4<00>;
P_0x55f053d73bb0 .param/l "RESP" 1 7 443, C4<11>;
v0x55f053d1f2b0_0 .net "addr", 31 0, v0x55f053cd4140_0;  alias, 1 drivers
v0x55f053d1f370_0 .var "addr_reg", 31 0;
v0x55f053ceeba0_0 .var "awaddr", 31 0;
v0x55f053ceec40_0 .net "awready", 0 0, v0x55f053dd4c90_0;  alias, 1 drivers
v0x55f053cfaa10_0 .var "awvalid", 0 0;
v0x55f053cf1620_0 .var "awvalid_r", 0 0;
v0x55f053cf16e0_0 .var "bready", 0 0;
v0x55f053cf0e50_0 .var "busy", 0 0;
v0x55f053cf0ef0_0 .net "bvalid", 0 0, v0x55f053dd4fd0_0;  alias, 1 drivers
v0x55f053d36ed0_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053d36f70_0 .var "count", 15 0;
v0x55f053d36320_0 .net "data_in", 31 0, L_0x55f053df0ad0;  alias, 1 drivers
v0x55f053d363c0_0 .var "done", 0 0;
v0x55f053d40f50_0 .net "empty", 0 0, L_0x55f053df2100;  alias, 1 drivers
v0x55f053d41010_0 .var "have_word", 0 0;
v0x55f053d3fdf0_0 .var "hold_bready", 0 0;
v0x55f053d3fe90_0 .var "rd_en", 0 0;
v0x55f053d3db30_0 .var "rd_pending", 0 0;
v0x55f053d3dbf0_0 .net "reset", 0 0, L_0x55f053df3740;  1 drivers
v0x55f053d3b530_0 .net "start", 0 0, v0x55f053ba07d0_0;  1 drivers
v0x55f053d3b5d0_0 .var "state", 1 0;
v0x55f053d3ace0_0 .net "transfer_size", 15 0, L_0x55f053df37b0;  1 drivers
v0x55f053d3ada0_0 .var "wdata", 31 0;
v0x55f053d39ec0_0 .var "word_q", 31 0;
v0x55f053d39fa0_0 .net "wready", 0 0, v0x55f053dd5b30_0;  alias, 1 drivers
v0x55f053d090d0_0 .var "wstrb", 3 0;
v0x55f053d091b0_0 .var "wvalid", 0 0;
v0x55f053d06ef0_0 .var "wvalid_r", 0 0;
S_0x55f053cfd2e0 .scope module, "u_fifo_rx" "fifo_rx" 4 360, 8 2 0, S_0x55f053d314f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55f053daa240 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x55f053daa280 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x55f053df0ad0 .functor BUFZ 32, v0x55f053c22f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053df0b40 .functor BUFZ 5, v0x55f053b3f360_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f6834067a38 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f053af0190_0 .net/2u *"_ivl_0", 4 0, L_0x7f6834067a38;  1 drivers
L_0x7f6834067a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f053b3f1e0_0 .net/2u *"_ivl_4", 4 0, L_0x7f6834067a80;  1 drivers
v0x55f053b3f2c0_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053b3f360_0 .var "count", 4 0;
v0x55f053b3f420_0 .net "empty_o", 0 0, L_0x55f053df0990;  alias, 1 drivers
v0x55f053b3f530_0 .net "full_o", 0 0, L_0x55f053df0860;  alias, 1 drivers
v0x55f053b3f5d0_0 .net "level_o", 4 0, L_0x55f053df0b40;  alias, 1 drivers
v0x55f053c22e30 .array "mem", 15 0, 31 0;
v0x55f053c22ed0_0 .net "rd_data_o", 31 0, L_0x55f053df0ad0;  alias, 1 drivers
v0x55f053c22f90_0 .var "rd_data_r", 31 0;
v0x55f053c23070_0 .net "rd_en_i", 0 0, L_0x55f053df0cb0;  1 drivers
v0x55f053c23130_0 .var "rd_ptr", 3 0;
v0x55f053c23210_0 .net "resetn", 0 0, v0x55f053dd8350_0;  alias, 1 drivers
v0x55f053db2cb0_0 .net "wr_data_i", 31 0, v0x55f053dbf080_0;  alias, 1 drivers
v0x55f053db2d50_0 .net "wr_en_i", 0 0, v0x55f053dbf210_0;  alias, 1 drivers
v0x55f053db2e10_0 .var "wr_ptr", 3 0;
L_0x55f053df0860 .cmp/eq 5, v0x55f053b3f360_0, L_0x7f6834067a38;
L_0x55f053df0990 .cmp/eq 5, v0x55f053b3f360_0, L_0x7f6834067a80;
S_0x55f053cfd6c0 .scope module, "u_fifo_tx" "fifo_tx" 4 342, 9 2 0, S_0x55f053d314f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55f053db3060 .param/l "DEPTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x55f053db30a0 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x55f053df0760 .functor BUFZ 5, v0x55f053db3630_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f68340679a8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55f053db3380_0 .net/2u *"_ivl_0", 4 0, L_0x7f68340679a8;  1 drivers
L_0x7f68340679f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55f053db3480_0 .net/2u *"_ivl_4", 4 0, L_0x7f68340679f0;  1 drivers
v0x55f053db3560_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053db3630_0 .var "count", 4 0;
v0x55f053db36f0_0 .net "empty_o", 0 0, L_0x55f053df0560;  alias, 1 drivers
v0x55f053db37e0_0 .net "full_o", 0 0, L_0x55f053df0420;  alias, 1 drivers
v0x55f053db3880_0 .net "level_o", 4 0, L_0x55f053df0760;  alias, 1 drivers
v0x55f053db3970 .array "mem", 15 0, 31 0;
v0x55f053db3a10_0 .net "rd_data_o", 31 0, v0x55f053db3af0_0;  alias, 1 drivers
v0x55f053db3af0_0 .var "rd_data_r", 31 0;
v0x55f053db3bd0_0 .net "rd_en_i", 0 0, L_0x55f053df7b20;  alias, 1 drivers
v0x55f053db3c90_0 .var "rd_ptr", 3 0;
v0x55f053db3d70_0 .net "resetn", 0 0, v0x55f053dd8350_0;  alias, 1 drivers
v0x55f053db3ea0_0 .net "wr_data_i", 31 0, L_0x55f053df02e0;  alias, 1 drivers
v0x55f053db3f80_0 .net "wr_en_i", 0 0, L_0x55f053df01d0;  alias, 1 drivers
v0x55f053db4040_0 .var "wr_ptr", 3 0;
L_0x55f053df0420 .cmp/eq 5, v0x55f053db3630_0, L_0x7f68340679a8;
L_0x55f053df0560 .cmp/eq 5, v0x55f053db3630_0, L_0x7f68340679f0;
S_0x55f053cfdaa0 .scope module, "u_qspi_fsm" "qspi_fsm" 4 581, 10 7 0, S_0x55f053d314f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x55f053db4240 .param/l "ADDR_BIT" 1 10 221, C4<0011>;
P_0x55f053db4280 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x55f053db42c0 .param/l "CMD_BIT" 1 10 220, C4<0010>;
P_0x55f053db4300 .param/l "CS_DONE" 1 10 226, C4<1000>;
P_0x55f053db4340 .param/l "CS_HOLD" 1 10 225, C4<0111>;
P_0x55f053db4380 .param/l "CS_SETUP" 1 10 219, C4<0001>;
P_0x55f053db43c0 .param/l "DATA_BIT" 1 10 224, C4<0110>;
P_0x55f053db4400 .param/l "DUMMY_BIT" 1 10 223, C4<0101>;
P_0x55f053db4440 .param/l "ERASE" 1 10 227, C4<1001>;
P_0x55f053db4480 .param/l "IDLE" 1 10 218, C4<0000>;
P_0x55f053db44c0 .param/l "MODE_BIT" 1 10 222, C4<0100>;
P_0x55f053db4500 .param/l "POST_WRITE_HOLD_CYCLES" 1 10 244, +C4<00000000000000000000000000001000>;
P_0x55f053db4540 .param/l "RD_SETUP" 1 10 229, C4<1011>;
P_0x55f053db4580 .param/l "WR_SETUP" 1 10 228, C4<1010>;
L_0x55f053df8210 .functor XNOR 1, v0x55f053dbf890_0, L_0x55f053df6740, C4<0>, C4<0>;
L_0x55f053df8310 .functor AND 1, v0x55f053dbf590_0, L_0x55f053df8210, C4<1>, C4<1>;
L_0x55f053df8380 .functor XOR 1, v0x55f053dbf890_0, L_0x55f053df6740, C4<0>, C4<0>;
L_0x55f053df8440 .functor AND 1, v0x55f053dbf590_0, L_0x55f053df8380, C4<1>, C4<1>;
L_0x55f053df87c0 .functor BUFZ 1, L_0x55f053df8550, C4<0>, C4<0>, C4<0>;
L_0x55f053df8c90 .functor AND 1, L_0x55f053df9410, L_0x55f053df9740, C4<1>, C4<1>;
L_0x55f053df9ad0 .functor OR 1, L_0x55f053df8c90, L_0x55f053df9990, C4<0>, C4<0>;
L_0x55f053dfa0a0 .functor AND 1, L_0x55f053df9d90, L_0x55f053df9e80, C4<1>, C4<1>;
L_0x55f053dfa2a0 .functor AND 1, L_0x55f053dfa0a0, L_0x55f053dfa200, C4<1>, C4<1>;
L_0x55f053dfa590 .functor AND 1, L_0x55f053dfa2a0, L_0x55f053dfa3b0, C4<1>, C4<1>;
L_0x55f053dfa740 .functor AND 1, L_0x55f053dfa590, L_0x55f053dfa6a0, C4<1>, C4<1>;
L_0x55f053dfa850 .functor AND 1, L_0x55f053dfa740, L_0x55f053df87c0, C4<1>, C4<1>;
L_0x55f053dfac60 .functor AND 1, L_0x55f053dfa850, L_0x55f053dfad20, C4<1>, C4<1>;
L_0x55f053dfb0b0 .functor AND 1, L_0x55f053dfac60, L_0x55f053dfb010, C4<1>, C4<1>;
L_0x55f053dfa960 .functor AND 1, L_0x55f053dfb1c0, L_0x55f053df87c0, C4<1>, C4<1>;
L_0x55f053dfb640 .functor AND 1, L_0x55f053dfa960, L_0x55f053dfb880, C4<1>, C4<1>;
L_0x55f053dfbd10 .functor AND 1, L_0x55f053dfb640, L_0x55f053dfbaa0, C4<1>, C4<1>;
L_0x55f053dfbf00 .functor AND 1, L_0x55f053dfbd10, L_0x55f053dfbdd0, C4<1>, C4<1>;
L_0x55f053dfc2a0 .functor AND 1, L_0x55f053dfbf00, L_0x55f053dfc0b0, C4<1>, C4<1>;
L_0x55f053dfc4e0 .functor AND 1, L_0x55f053dfc2a0, L_0x55f053dfc3b0, C4<1>, C4<1>;
L_0x55f053dfc650 .functor OR 1, L_0x55f053dfb0b0, L_0x55f053dfc4e0, C4<0>, C4<0>;
L_0x55f053dfc910 .functor AND 1, L_0x55f053dfc010, L_0x55f053df87c0, C4<1>, C4<1>;
L_0x55f053dfcc60 .functor AND 1, L_0x55f053dfc910, L_0x55f053dfce90, C4<1>, C4<1>;
L_0x55f053dfd2e0 .functor AND 1, L_0x55f053dfcc60, L_0x55f053dfd070, C4<1>, C4<1>;
L_0x55f053dfd5b0 .functor AND 1, L_0x55f053dfd2e0, L_0x55f053dfd4c0, C4<1>, C4<1>;
L_0x55f053dfd8f0 .functor AND 1, L_0x55f053dfd5b0, L_0x55f053dfd6c0, C4<1>, C4<1>;
L_0x55f053dfd3f0 .functor OR 1, L_0x55f053dfc650, L_0x55f053dfd8f0, C4<0>, C4<0>;
L_0x55f053dfdc20 .functor AND 1, L_0x55f053dfdb30, L_0x55f053df87c0, C4<1>, C4<1>;
L_0x55f053dfe060 .functor AND 1, L_0x55f053dfdc20, L_0x55f053dfddd0, C4<1>, C4<1>;
L_0x55f053dfe260 .functor AND 1, L_0x55f053dfe060, L_0x55f053dfe170, C4<1>, C4<1>;
L_0x55f053dfe6c0 .functor AND 1, L_0x55f053dfe260, L_0x55f053dfe470, C4<1>, C4<1>;
L_0x55f053dfe7d0 .functor OR 1, L_0x55f053dfd3f0, L_0x55f053dfe6c0, C4<0>, C4<0>;
L_0x55f053dfee70 .functor AND 1, L_0x55f053dfe9f0, L_0x55f053dfef70, C4<1>, C4<1>;
L_0x55f053dff3c0 .functor AND 1, L_0x55f053dfee70, L_0x55f053dff480, C4<1>, C4<1>;
L_0x55f053dff9b0 .functor AND 1, L_0x55f053dff3c0, L_0x55f053dff910, C4<1>, C4<1>;
L_0x55f053dffac0 .functor OR 1, L_0x55f053dfe7d0, L_0x55f053dff9b0, C4<0>, C4<0>;
L_0x55f053dff7f0 .functor AND 1, L_0x55f053df9c20, L_0x55f053dffac0, C4<1>, C4<1>;
L_0x7f68340680f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55f053db59a0_0 .net/2u *"_ivl_0", 1 0, L_0x7f68340680f8;  1 drivers
L_0x7f68340681d0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55f053db5aa0_0 .net/2u *"_ivl_10", 5 0, L_0x7f68340681d0;  1 drivers
L_0x7f68340683c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f053db5b80_0 .net/2u *"_ivl_100", 3 0, L_0x7f68340683c8;  1 drivers
v0x55f053db5c70_0 .net *"_ivl_102", 0 0, L_0x55f053dfa3b0;  1 drivers
v0x55f053db5d30_0 .net *"_ivl_105", 0 0, L_0x55f053dfa590;  1 drivers
L_0x7f6834068410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053db5e40_0 .net/2u *"_ivl_106", 31 0, L_0x7f6834068410;  1 drivers
v0x55f053db5f20_0 .net *"_ivl_108", 0 0, L_0x55f053dfa6a0;  1 drivers
v0x55f053db5fe0_0 .net *"_ivl_111", 0 0, L_0x55f053dfa740;  1 drivers
v0x55f053db60a0_0 .net *"_ivl_113", 0 0, L_0x55f053dfa850;  1 drivers
L_0x7f6834068458 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f053db6160_0 .net/2u *"_ivl_114", 2 0, L_0x7f6834068458;  1 drivers
v0x55f053db6240_0 .net *"_ivl_116", 5 0, L_0x55f053dfa9d0;  1 drivers
v0x55f053db6320_0 .net *"_ivl_118", 5 0, L_0x55f053dfabc0;  1 drivers
L_0x7f6834068218 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55f053db6400_0 .net/2u *"_ivl_12", 5 0, L_0x7f6834068218;  1 drivers
L_0x7f68340684a0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55f053db64e0_0 .net/2u *"_ivl_120", 5 0, L_0x7f68340684a0;  1 drivers
v0x55f053db65c0_0 .net *"_ivl_122", 0 0, L_0x55f053dfad20;  1 drivers
v0x55f053db6680_0 .net *"_ivl_125", 0 0, L_0x55f053dfac60;  1 drivers
v0x55f053db6740_0 .net *"_ivl_127", 0 0, L_0x55f053dfb010;  1 drivers
v0x55f053db6800_0 .net *"_ivl_129", 0 0, L_0x55f053dfb0b0;  1 drivers
L_0x7f68340684e8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55f053db68c0_0 .net/2u *"_ivl_130", 3 0, L_0x7f68340684e8;  1 drivers
v0x55f053db69a0_0 .net *"_ivl_132", 0 0, L_0x55f053dfb1c0;  1 drivers
v0x55f053db6a60_0 .net *"_ivl_135", 0 0, L_0x55f053dfa960;  1 drivers
L_0x7f6834068530 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f053db6b20_0 .net/2u *"_ivl_136", 2 0, L_0x7f6834068530;  1 drivers
v0x55f053db6c00_0 .net *"_ivl_138", 5 0, L_0x55f053dfb460;  1 drivers
v0x55f053db6ce0_0 .net *"_ivl_14", 5 0, L_0x55f053df7e00;  1 drivers
v0x55f053db6dc0_0 .net *"_ivl_140", 5 0, L_0x55f053dfb5a0;  1 drivers
v0x55f053db6ea0_0 .net *"_ivl_142", 0 0, L_0x55f053dfb880;  1 drivers
v0x55f053db6f60_0 .net *"_ivl_145", 0 0, L_0x55f053dfb640;  1 drivers
v0x55f053db7020_0 .net *"_ivl_147", 0 0, L_0x55f053dfbaa0;  1 drivers
v0x55f053db70e0_0 .net *"_ivl_149", 0 0, L_0x55f053dfbd10;  1 drivers
L_0x7f6834068578 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f053db71a0_0 .net/2u *"_ivl_150", 3 0, L_0x7f6834068578;  1 drivers
v0x55f053db7280_0 .net *"_ivl_152", 0 0, L_0x55f053dfbdd0;  1 drivers
v0x55f053db7340_0 .net *"_ivl_155", 0 0, L_0x55f053dfbf00;  1 drivers
L_0x7f68340685c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053db7400_0 .net/2u *"_ivl_156", 31 0, L_0x7f68340685c0;  1 drivers
v0x55f053db74e0_0 .net *"_ivl_158", 0 0, L_0x55f053dfc0b0;  1 drivers
v0x55f053db75a0_0 .net *"_ivl_161", 0 0, L_0x55f053dfc2a0;  1 drivers
v0x55f053db7660_0 .net *"_ivl_163", 0 0, L_0x55f053dfc3b0;  1 drivers
v0x55f053db7720_0 .net *"_ivl_165", 0 0, L_0x55f053dfc4e0;  1 drivers
v0x55f053db77e0_0 .net *"_ivl_167", 0 0, L_0x55f053dfc650;  1 drivers
L_0x7f6834068608 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55f053db78a0_0 .net/2u *"_ivl_168", 3 0, L_0x7f6834068608;  1 drivers
v0x55f053db7980_0 .net *"_ivl_170", 0 0, L_0x55f053dfc010;  1 drivers
v0x55f053db7a40_0 .net *"_ivl_173", 0 0, L_0x55f053dfc910;  1 drivers
L_0x7f6834068650 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f053db7b00_0 .net/2u *"_ivl_174", 2 0, L_0x7f6834068650;  1 drivers
v0x55f053db7be0_0 .net *"_ivl_176", 5 0, L_0x55f053dfcb20;  1 drivers
v0x55f053db7cc0_0 .net *"_ivl_178", 5 0, L_0x55f053dfcbc0;  1 drivers
L_0x7f6834068698 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55f053db7da0_0 .net/2u *"_ivl_180", 5 0, L_0x7f6834068698;  1 drivers
v0x55f053db7e80_0 .net *"_ivl_182", 0 0, L_0x55f053dfce90;  1 drivers
v0x55f053db7f40_0 .net *"_ivl_185", 0 0, L_0x55f053dfcc60;  1 drivers
L_0x7f68340686e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f053db8000_0 .net/2u *"_ivl_186", 3 0, L_0x7f68340686e0;  1 drivers
v0x55f053db80e0_0 .net *"_ivl_188", 0 0, L_0x55f053dfd070;  1 drivers
v0x55f053db81a0_0 .net *"_ivl_191", 0 0, L_0x55f053dfd2e0;  1 drivers
L_0x7f6834068728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053db8260_0 .net/2u *"_ivl_192", 31 0, L_0x7f6834068728;  1 drivers
v0x55f053db8340_0 .net *"_ivl_194", 0 0, L_0x55f053dfd4c0;  1 drivers
v0x55f053db8400_0 .net *"_ivl_197", 0 0, L_0x55f053dfd5b0;  1 drivers
v0x55f053db84c0_0 .net *"_ivl_199", 0 0, L_0x55f053dfd6c0;  1 drivers
v0x55f053db8580_0 .net *"_ivl_2", 0 0, L_0x55f053df75c0;  1 drivers
v0x55f053db8640_0 .net *"_ivl_20", 0 0, L_0x55f053df8210;  1 drivers
v0x55f053db8700_0 .net *"_ivl_201", 0 0, L_0x55f053dfd8f0;  1 drivers
v0x55f053db87c0_0 .net *"_ivl_203", 0 0, L_0x55f053dfd3f0;  1 drivers
L_0x7f6834068770 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55f053db8880_0 .net/2u *"_ivl_204", 3 0, L_0x7f6834068770;  1 drivers
v0x55f053db8960_0 .net *"_ivl_206", 0 0, L_0x55f053dfdb30;  1 drivers
v0x55f053db8a20_0 .net *"_ivl_209", 0 0, L_0x55f053dfdc20;  1 drivers
L_0x7f68340687b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55f053db8ae0_0 .net/2u *"_ivl_210", 3 0, L_0x7f68340687b8;  1 drivers
v0x55f053db8bc0_0 .net *"_ivl_212", 0 0, L_0x55f053dfddd0;  1 drivers
v0x55f053db8c80_0 .net *"_ivl_215", 0 0, L_0x55f053dfe060;  1 drivers
L_0x7f6834068800 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f053db8d40_0 .net/2u *"_ivl_216", 31 0, L_0x7f6834068800;  1 drivers
v0x55f053db9230_0 .net *"_ivl_218", 0 0, L_0x55f053dfe170;  1 drivers
v0x55f053db92f0_0 .net *"_ivl_221", 0 0, L_0x55f053dfe260;  1 drivers
v0x55f053db93b0_0 .net *"_ivl_223", 0 0, L_0x55f053dfe470;  1 drivers
v0x55f053db9470_0 .net *"_ivl_225", 0 0, L_0x55f053dfe6c0;  1 drivers
v0x55f053db9530_0 .net *"_ivl_227", 0 0, L_0x55f053dfe7d0;  1 drivers
L_0x7f6834068848 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55f053db95f0_0 .net/2u *"_ivl_228", 3 0, L_0x7f6834068848;  1 drivers
v0x55f053db96d0_0 .net *"_ivl_230", 0 0, L_0x55f053dfe9f0;  1 drivers
L_0x7f6834068890 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f053db9790_0 .net/2u *"_ivl_232", 2 0, L_0x7f6834068890;  1 drivers
v0x55f053db9870_0 .net *"_ivl_234", 5 0, L_0x55f053dfeae0;  1 drivers
v0x55f053db9950_0 .net *"_ivl_236", 5 0, L_0x55f053dfedd0;  1 drivers
L_0x7f68340688d8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55f053db9a30_0 .net/2u *"_ivl_238", 5 0, L_0x7f68340688d8;  1 drivers
v0x55f053db9b10_0 .net *"_ivl_24", 0 0, L_0x55f053df8380;  1 drivers
v0x55f053db9bd0_0 .net *"_ivl_240", 0 0, L_0x55f053dfef70;  1 drivers
v0x55f053db9c90_0 .net *"_ivl_243", 0 0, L_0x55f053dfee70;  1 drivers
L_0x7f6834068920 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f053db9d50_0 .net/2u *"_ivl_244", 31 0, L_0x7f6834068920;  1 drivers
v0x55f053db9e30_0 .net *"_ivl_246", 31 0, L_0x55f053dff320;  1 drivers
v0x55f053db9f10_0 .net *"_ivl_248", 0 0, L_0x55f053dff480;  1 drivers
v0x55f053db9fd0_0 .net *"_ivl_251", 0 0, L_0x55f053dff3c0;  1 drivers
v0x55f053dba090_0 .net *"_ivl_253", 0 0, L_0x55f053dff910;  1 drivers
v0x55f053dba150_0 .net *"_ivl_255", 0 0, L_0x55f053dff9b0;  1 drivers
v0x55f053dba210_0 .net *"_ivl_257", 0 0, L_0x55f053dffac0;  1 drivers
v0x55f053dba2d0_0 .net *"_ivl_37", 0 0, L_0x55f053df8920;  1 drivers
v0x55f053dba3b0_0 .net *"_ivl_39", 0 0, L_0x55f053df89c0;  1 drivers
L_0x7f6834068140 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55f053dba490_0 .net/2u *"_ivl_4", 5 0, L_0x7f6834068140;  1 drivers
o0x7f68340b76c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f053dba570_0 name=_ivl_40
v0x55f053dba650_0 .net *"_ivl_45", 0 0, L_0x55f053df8ba0;  1 drivers
v0x55f053dba730_0 .net *"_ivl_47", 0 0, L_0x55f053df8d00;  1 drivers
o0x7f68340b7758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f053dba810_0 name=_ivl_48
v0x55f053dba8f0_0 .net *"_ivl_53", 0 0, L_0x55f053df8f80;  1 drivers
v0x55f053dba9d0_0 .net *"_ivl_55", 0 0, L_0x55f053df9020;  1 drivers
o0x7f68340b77e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f053dbaab0_0 name=_ivl_56
L_0x7f6834068188 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f053dbab90_0 .net/2u *"_ivl_6", 1 0, L_0x7f6834068188;  1 drivers
v0x55f053dbac70_0 .net *"_ivl_61", 0 0, L_0x55f053df92e0;  1 drivers
v0x55f053dbad50_0 .net *"_ivl_63", 0 0, L_0x55f053df94b0;  1 drivers
o0x7f68340b78a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f053dbae30_0 name=_ivl_64
L_0x7f6834068260 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55f053dbaf10_0 .net/2u *"_ivl_68", 3 0, L_0x7f6834068260;  1 drivers
v0x55f053dbaff0_0 .net *"_ivl_70", 0 0, L_0x55f053df9410;  1 drivers
L_0x7f68340682a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f053dbb0b0_0 .net/2u *"_ivl_72", 7 0, L_0x7f68340682a8;  1 drivers
v0x55f053dbb190_0 .net *"_ivl_74", 0 0, L_0x55f053df9740;  1 drivers
v0x55f053dbb250_0 .net *"_ivl_77", 0 0, L_0x55f053df8c90;  1 drivers
L_0x7f68340682f0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55f053dbb310_0 .net/2u *"_ivl_78", 3 0, L_0x7f68340682f0;  1 drivers
v0x55f053dbb3f0_0 .net *"_ivl_8", 0 0, L_0x55f053df7cd0;  1 drivers
v0x55f053dbb4b0_0 .net *"_ivl_80", 0 0, L_0x55f053df9990;  1 drivers
v0x55f053dbb570_0 .net *"_ivl_85", 0 0, L_0x55f053df9c20;  1 drivers
L_0x7f6834068338 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55f053dbb630_0 .net/2u *"_ivl_86", 3 0, L_0x7f6834068338;  1 drivers
v0x55f053dbb710_0 .net *"_ivl_88", 0 0, L_0x55f053df9d90;  1 drivers
L_0x7f6834068380 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55f053dbb7d0_0 .net/2u *"_ivl_90", 5 0, L_0x7f6834068380;  1 drivers
v0x55f053dbb8b0_0 .net *"_ivl_92", 0 0, L_0x55f053df9e80;  1 drivers
v0x55f053dbb970_0 .net *"_ivl_95", 0 0, L_0x55f053dfa0a0;  1 drivers
v0x55f053dbba30_0 .net *"_ivl_97", 0 0, L_0x55f053dfa200;  1 drivers
v0x55f053dbbaf0_0 .net *"_ivl_99", 0 0, L_0x55f053dfa2a0;  1 drivers
v0x55f053dbbbb0_0 .net "addr", 31 0, L_0x55f053df69c0;  alias, 1 drivers
v0x55f053dbbc90_0 .net "addr_bits", 5 0, L_0x55f053df7f90;  1 drivers
v0x55f053dbbd70_0 .net "addr_bytes_sel", 1 0, L_0x55f053df5f70;  alias, 1 drivers
v0x55f053dbbe50_0 .var "addr_lanes_eff", 2 0;
v0x55f053dbbf30_0 .net "addr_lanes_sel", 1 0, L_0x55f053df5cb0;  alias, 1 drivers
v0x55f053dbc010_0 .var "bit_cnt", 5 0;
v0x55f053dbc0f0_0 .var "bit_cnt_n", 5 0;
v0x55f053dbc1d0_0 .net "bit_tick", 0 0, L_0x55f053df87c0;  1 drivers
v0x55f053dbc290_0 .var "byte_cnt", 31 0;
v0x55f053dbc370_0 .var "byte_cnt_n", 31 0;
v0x55f053dbc450_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053dbc4f0_0 .net "clk_div", 31 0, L_0x55f053df6e80;  alias, 1 drivers
v0x55f053dbc5d0_0 .var "cmd_lanes_eff", 2 0;
v0x55f053dbcec0_0 .net "cmd_lanes_sel", 1 0, L_0x55f053df55b0;  alias, 1 drivers
v0x55f053dbcfa0_0 .net "cmd_opcode", 7 0, L_0x55f053df66a0;  alias, 1 drivers
v0x55f053dbd080_0 .net "cpha", 0 0, L_0x55f053df7130;  alias, 1 drivers
v0x55f053dbd140_0 .net "cpol", 0 0, L_0x55f053df6740;  alias, 1 drivers
v0x55f053dbd200_0 .net "cs_auto", 0 0, L_0x55f053df6420;  alias, 1 drivers
v0x55f053dbd2c0_0 .var "cs_cnt", 7 0;
v0x55f053dbd3a0_0 .var "cs_cnt_n", 7 0;
v0x55f053dbd480_0 .net "cs_delay", 1 0, L_0x55f053df5b70;  alias, 1 drivers
v0x55f053dbd560_0 .var "cs_n", 0 0;
v0x55f053dbd620_0 .var "cs_n_n", 0 0;
v0x55f053dbd6e0_0 .var "data_lanes_eff", 2 0;
v0x55f053dbd7c0_0 .net "data_lanes_sel", 1 0, L_0x55f053df5df0;  alias, 1 drivers
v0x55f053dbd8a0_0 .net "dir", 0 0, L_0x55f053df62c0;  alias, 1 drivers
v0x55f053dbd960_0 .net "done", 0 0, L_0x55f053df9ad0;  alias, 1 drivers
v0x55f053dbda00_0 .var "dummy_cnt", 3 0;
v0x55f053dbdac0_0 .var "dummy_cnt_n", 3 0;
v0x55f053dbdba0_0 .net "dummy_cycles", 3 0, L_0x55f053df6190;  alias, 1 drivers
v0x55f053dbdc80_0 .var "in_bits", 3 0;
v0x55f053dbdd60_0 .net8 "io0", 0 0, p0x7f68340b8148;  1 drivers, strength-aware
v0x55f053dbde20_0 .net8 "io1", 0 0, p0x7f68340b8178;  1 drivers, strength-aware
v0x55f053dbdee0_0 .net8 "io2", 0 0, p0x7f68340b81a8;  1 drivers, strength-aware
v0x55f053dbdfa0_0 .net8 "io3", 0 0, p0x7f68340b81d8;  1 drivers, strength-aware
v0x55f053dbe060_0 .net "io_di", 3 0, L_0x55f053df8830;  1 drivers
v0x55f053dbe140_0 .var "io_oe", 3 0;
v0x55f053dbe220_0 .var "io_oe_n", 3 0;
v0x55f053dbe300_0 .var "is_write_cmd", 0 0;
v0x55f053dbe3c0_0 .var "is_write_cmd_n", 0 0;
v0x55f053dbe480_0 .var "lanes", 2 0;
v0x55f053dbe560_0 .var "lanes_n", 2 0;
v0x55f053dbe640_0 .net "leading_edge", 0 0, L_0x55f053df8310;  1 drivers
v0x55f053dbe700_0 .net "len_bytes", 31 0, L_0x55f053df6b30;  alias, 1 drivers
v0x55f053dbe7e0_0 .net "mode_bits", 7 0, L_0x55f053df6890;  alias, 1 drivers
v0x55f053dbe8c0_0 .net "mode_en", 0 0, L_0x55f053df6010;  alias, 1 drivers
v0x55f053dbe980_0 .var "out_bits", 3 0;
v0x55f053dbea60_0 .var "post_hold_write", 0 0;
v0x55f053dbeb20_0 .var "post_hold_write_n", 0 0;
v0x55f053dbebe0_0 .net "quad_en", 0 0, L_0x55f053df6360;  alias, 1 drivers
v0x55f053dbeca0_0 .var "rd_warmup", 0 0;
v0x55f053dbed60_0 .var "rd_warmup_cnt", 3 0;
v0x55f053dbee40_0 .var "rd_warmup_cnt_n", 3 0;
v0x55f053dbef20_0 .var "rd_warmup_n", 0 0;
v0x55f053dbefe0_0 .net "resetn", 0 0, v0x55f053dd8350_0;  alias, 1 drivers
v0x55f053dbf080_0 .var "rx_data_fifo", 31 0;
v0x55f053dbf170_0 .net "rx_full", 0 0, L_0x55f053df0860;  alias, 1 drivers
v0x55f053dbf210_0 .var "rx_wen", 0 0;
v0x55f053dbf2b0_0 .net "sample_pulse", 0 0, L_0x55f053df8550;  1 drivers
v0x55f053dbf350_0 .net "sclk", 0 0, L_0x55f053df8120;  alias, 1 drivers
v0x55f053dbf3f0_0 .var "sclk_armed", 0 0;
v0x55f053dbf4b0_0 .var "sclk_cnt", 31 0;
v0x55f053dbf590_0 .var "sclk_edge", 0 0;
v0x55f053dbf650_0 .var "sclk_en", 0 0;
v0x55f053dbf710_0 .var "sclk_en_n", 0 0;
v0x55f053dbf7d0_0 .var "sclk_q", 0 0;
v0x55f053dbf890_0 .var "sclk_q_prev", 0 0;
v0x55f053dbf950_0 .net "shift_pulse", 0 0, L_0x55f053df8690;  1 drivers
v0x55f053dbfa10_0 .var "shreg", 31 0;
v0x55f053dbfaf0_0 .var "shreg_n", 31 0;
v0x55f053dbfbd0_0 .net "start", 0 0, L_0x55f053df5a10;  alias, 1 drivers
v0x55f053dbfc90_0 .var "state", 3 0;
v0x55f053dbfd70_0 .var "state_n", 3 0;
v0x55f053dbfe50_0 .net "trailing_edge", 0 0, L_0x55f053df8440;  1 drivers
v0x55f053dbff10_0 .net "tx_data_fifo", 31 0, L_0x55f053df71f0;  alias, 1 drivers
v0x55f053dbfff0_0 .net "tx_empty", 0 0, L_0x55f053df7330;  alias, 1 drivers
v0x55f053dc00b0_0 .net "tx_ren", 0 0, L_0x55f053dff7f0;  alias, 1 drivers
v0x55f053dc0170_0 .net "xip_cont_read", 0 0, L_0x55f053df65b0;  alias, 1 drivers
E_0x55f053db5000/0 .event edge, v0x55f053dbfc90_0, v0x55f053dbe480_0, v0x55f053dbfa10_0, v0x55f053dbc010_0;
E_0x55f053db5000/1 .event edge, v0x55f053dbc290_0, v0x55f053dbda00_0, v0x55f053dbd560_0, v0x55f053dbd2c0_0;
E_0x55f053db5000/2 .event edge, v0x55f053dbe300_0, v0x55f053dbea60_0, v0x55f053dbeca0_0, v0x55f053dbed60_0;
E_0x55f053db5000/3 .event edge, v0x55f053dbfbd0_0, v0x55f053dbc5d0_0, v0x55f053dbcfa0_0, v0x55f053dbd480_0;
E_0x55f053db5000/4 .event edge, v0x55f053dbd8a0_0, v0x55f053dbf2b0_0, v0x55f053dbc1d0_0, v0x55f053dbc0f0_0;
E_0x55f053db5000/5 .event edge, v0x55f053dbbc90_0, v0x55f053dbbe50_0, v0x55f053dbbd70_0, v0x55f053dbbbb0_0;
E_0x55f053db5000/6 .event edge, v0x55f053dbe8c0_0, v0x55f053dbd6e0_0, v0x55f053dbe7e0_0, v0x55f053dbdba0_0;
E_0x55f053db5000/7 .event edge, v0x55f053dbe700_0, v0x55f053dbf950_0, v0x55f053dbff10_0, v0x55f053dbdc80_0;
E_0x55f053db5000/8 .event edge, v0x55f053cf6ff0_0, v0x55f053dbfaf0_0, v0x55f053dbc370_0, v0x55f053dc0170_0;
E_0x55f053db5000/9 .event edge, v0x55f053dbd200_0, v0x55f053dbfff0_0;
E_0x55f053db5000 .event/or E_0x55f053db5000/0, E_0x55f053db5000/1, E_0x55f053db5000/2, E_0x55f053db5000/3, E_0x55f053db5000/4, E_0x55f053db5000/5, E_0x55f053db5000/6, E_0x55f053db5000/7, E_0x55f053db5000/8, E_0x55f053db5000/9;
E_0x55f053db5180 .event edge, v0x55f053dbe480_0, v0x55f053dbfa10_0, v0x55f053dbe060_0;
E_0x55f053db51e0/0 .event edge, v0x55f053dbcfa0_0, v0x55f053dbebe0_0, v0x55f053dbcec0_0, v0x55f053dbbf30_0;
E_0x55f053db51e0/1 .event edge, v0x55f053dbd7c0_0;
E_0x55f053db51e0 .event/or E_0x55f053db51e0/0, E_0x55f053db51e0/1;
L_0x55f053df75c0 .cmp/eq 2, L_0x55f053df5f70, L_0x7f68340680f8;
L_0x55f053df7cd0 .cmp/eq 2, L_0x55f053df5f70, L_0x7f6834068188;
L_0x55f053df7e00 .functor MUXZ 6, L_0x7f6834068218, L_0x7f68340681d0, L_0x55f053df7cd0, C4<>;
L_0x55f053df7f90 .functor MUXZ 6, L_0x55f053df7e00, L_0x7f6834068140, L_0x55f053df75c0, C4<>;
L_0x55f053df8120 .functor MUXZ 1, L_0x55f053df6740, v0x55f053dbf7d0_0, v0x55f053dbf650_0, C4<>;
L_0x55f053df8550 .functor MUXZ 1, L_0x55f053df8310, L_0x55f053df8440, L_0x55f053df7130, C4<>;
L_0x55f053df8690 .functor MUXZ 1, L_0x55f053df8440, L_0x55f053df8310, L_0x55f053df7130, C4<>;
L_0x55f053df8830 .concat [ 1 1 1 1], p0x7f68340b8148, p0x7f68340b8178, p0x7f68340b81a8, p0x7f68340b81d8;
L_0x55f053df8920 .part v0x55f053dbe140_0, 0, 1;
L_0x55f053df89c0 .part v0x55f053dbe980_0, 0, 1;
L_0x55f053df8a60 .functor MUXZ 1, o0x7f68340b76c8, L_0x55f053df89c0, L_0x55f053df8920, C4<>;
L_0x55f053df8ba0 .part v0x55f053dbe140_0, 1, 1;
L_0x55f053df8d00 .part v0x55f053dbe980_0, 1, 1;
L_0x55f053df8df0 .functor MUXZ 1, o0x7f68340b7758, L_0x55f053df8d00, L_0x55f053df8ba0, C4<>;
L_0x55f053df8f80 .part v0x55f053dbe140_0, 2, 1;
L_0x55f053df9020 .part v0x55f053dbe980_0, 2, 1;
L_0x55f053df9150 .functor MUXZ 1, o0x7f68340b77e8, L_0x55f053df9020, L_0x55f053df8f80, C4<>;
L_0x55f053df92e0 .part v0x55f053dbe140_0, 3, 1;
L_0x55f053df94b0 .part v0x55f053dbe980_0, 3, 1;
L_0x55f053df9550 .functor MUXZ 1, o0x7f68340b78a8, L_0x55f053df94b0, L_0x55f053df92e0, C4<>;
L_0x55f053df9410 .cmp/eq 4, v0x55f053dbfc90_0, L_0x7f6834068260;
L_0x55f053df9740 .cmp/eq 8, v0x55f053dbd2c0_0, L_0x7f68340682a8;
L_0x55f053df9990 .cmp/eq 4, v0x55f053dbfc90_0, L_0x7f68340682f0;
L_0x55f053df9c20 .reduce/nor L_0x55f053df62c0;
L_0x55f053df9d90 .cmp/eq 4, v0x55f053dbfc90_0, L_0x7f6834068338;
L_0x55f053df9e80 .cmp/eq 6, L_0x55f053df7f90, L_0x7f6834068380;
L_0x55f053dfa200 .reduce/nor L_0x55f053df6010;
L_0x55f053dfa3b0 .cmp/eq 4, L_0x55f053df6190, L_0x7f68340683c8;
L_0x55f053dfa6a0 .cmp/ne 32, L_0x55f053df6b30, L_0x7f6834068410;
L_0x55f053dfa9d0 .concat [ 3 3 0 0], v0x55f053dbe480_0, L_0x7f6834068458;
L_0x55f053dfabc0 .arith/sum 6, v0x55f053dbc010_0, L_0x55f053dfa9d0;
L_0x55f053dfad20 .cmp/ge 6, L_0x55f053dfabc0, L_0x7f68340684a0;
L_0x55f053dfb010 .reduce/nor L_0x55f053df7330;
L_0x55f053dfb1c0 .cmp/eq 4, v0x55f053dbfc90_0, L_0x7f68340684e8;
L_0x55f053dfb460 .concat [ 3 3 0 0], v0x55f053dbe480_0, L_0x7f6834068530;
L_0x55f053dfb5a0 .arith/sum 6, v0x55f053dbc010_0, L_0x55f053dfb460;
L_0x55f053dfb880 .cmp/ge 6, L_0x55f053dfb5a0, L_0x55f053df7f90;
L_0x55f053dfbaa0 .reduce/nor L_0x55f053df6010;
L_0x55f053dfbdd0 .cmp/eq 4, L_0x55f053df6190, L_0x7f6834068578;
L_0x55f053dfc0b0 .cmp/ne 32, L_0x55f053df6b30, L_0x7f68340685c0;
L_0x55f053dfc3b0 .reduce/nor L_0x55f053df7330;
L_0x55f053dfc010 .cmp/eq 4, v0x55f053dbfc90_0, L_0x7f6834068608;
L_0x55f053dfcb20 .concat [ 3 3 0 0], v0x55f053dbe480_0, L_0x7f6834068650;
L_0x55f053dfcbc0 .arith/sum 6, v0x55f053dbc010_0, L_0x55f053dfcb20;
L_0x55f053dfce90 .cmp/ge 6, L_0x55f053dfcbc0, L_0x7f6834068698;
L_0x55f053dfd070 .cmp/eq 4, L_0x55f053df6190, L_0x7f68340686e0;
L_0x55f053dfd4c0 .cmp/ne 32, L_0x55f053df6b30, L_0x7f6834068728;
L_0x55f053dfd6c0 .reduce/nor L_0x55f053df7330;
L_0x55f053dfdb30 .cmp/eq 4, v0x55f053dbfc90_0, L_0x7f6834068770;
L_0x55f053dfddd0 .cmp/eq 4, v0x55f053dbda00_0, L_0x7f68340687b8;
L_0x55f053dfe170 .cmp/ne 32, L_0x55f053df6b30, L_0x7f6834068800;
L_0x55f053dfe470 .reduce/nor L_0x55f053df7330;
L_0x55f053dfe9f0 .cmp/eq 4, v0x55f053dbfc90_0, L_0x7f6834068848;
L_0x55f053dfeae0 .concat [ 3 3 0 0], v0x55f053dbe480_0, L_0x7f6834068890;
L_0x55f053dfedd0 .arith/sum 6, v0x55f053dbc010_0, L_0x55f053dfeae0;
L_0x55f053dfef70 .cmp/ge 6, L_0x55f053dfedd0, L_0x7f68340688d8;
L_0x55f053dff320 .arith/sum 32, v0x55f053dbc290_0, L_0x7f6834068920;
L_0x55f053dff480 .cmp/gt 32, L_0x55f053df6b30, L_0x55f053dff320;
L_0x55f053dff910 .reduce/nor L_0x55f053df7330;
S_0x55f053db5250 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 63, 10 63 0, S_0x55f053cfdaa0;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x55f053db5250
v0x55f053db5500_0 .var "sel", 1 0;
TD_irq_dma_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x55f053db5500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %load/vec4 v0x55f053dbebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %end;
S_0x55f053db55e0 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 74, 10 74 0, S_0x55f053cfdaa0;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x55f053db55e0
v0x55f053db58c0_0 .var "lanes", 2 0;
TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x55f053db58c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_9.18;
T_9.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_9.18;
T_9.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_9.18;
T_9.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_9.18;
T_9.18 ;
    %pop/vec4 1;
    %end;
S_0x55f053dc0670 .scope module, "u_xip_engine" "xip_engine" 4 486, 11 18 0, S_0x55f053d314f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x55f053b8f370 .param/l "ADDR_WIDTH" 0 11 19, +C4<00000000000000000000000000100000>;
P_0x55f053b8f3b0 .param/l "S_IDLE" 1 11 136, C4<000>;
P_0x55f053b8f3f0 .param/l "S_RD_CAP" 1 11 142, C4<110>;
P_0x55f053b8f430 .param/l "S_RD_POP" 1 11 138, C4<010>;
P_0x55f053b8f470 .param/l "S_RD_RESP" 1 11 139, C4<011>;
P_0x55f053b8f4b0 .param/l "S_RD_WAIT" 1 11 137, C4<001>;
P_0x55f053b8f4f0 .param/l "S_WR_RESP" 1 11 141, C4<101>;
P_0x55f053b8f530 .param/l "S_WR_WAIT" 1 11 140, C4<100>;
L_0x55f053df4780 .functor BUFZ 2, v0x55f053dc3770_0, C4<00>, C4<00>, C4<00>;
L_0x55f053df47f0 .functor BUFZ 2, v0x55f053dc1a00_0, C4<00>, C4<00>, C4<00>;
L_0x55f053df4860 .functor BUFZ 1, v0x55f053dc4160_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df48d0 .functor BUFZ 4, v0x55f053dc3ae0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55f053df4940 .functor NOT 1, v0x55f053dc3d40_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df49b0 .functor BUFZ 1, v0x55f053dc4540_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df4a20 .functor BUFZ 1, v0x55f053dc35d0_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df4ae0 .functor BUFZ 1, v0x55f053dc5570_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df4b50 .functor BUFZ 8, v0x55f053dc4300_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55f053df4c20 .functor BUFZ 8, v0x55f053dc3fc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55f053df4c90 .functor BUFZ 32, v0x55f053dc1ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053df4d70 .functor BUFZ 32, v0x55f053dc2af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f053df4de0 .functor BUFZ 1, v0x55f053dc3360_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df4d00 .functor BUFZ 1, v0x55f053dc30f0_0, C4<0>, C4<0>, C4<0>;
L_0x55f053df5090 .functor AND 1, L_0x55f053df4f90, L_0x55f053dec430, C4<1>, C4<1>;
L_0x55f053df52c0 .functor AND 1, L_0x55f053df5090, L_0x55f053df5190, C4<1>, C4<1>;
L_0x55f053df54f0 .functor AND 1, L_0x55f053df53b0, L_0x55f053dec430, C4<1>, C4<1>;
L_0x55f053df5650 .functor AND 1, L_0x55f053df54f0, L_0x55f053ded910, C4<1>, C4<1>;
L_0x55f053df57e0 .functor AND 1, L_0x55f053df5650, L_0x55f053df5710, C4<1>, C4<1>;
L_0x55f053df5950 .functor BUFZ 1, L_0x55f053df57e0, C4<0>, C4<0>, C4<0>;
L_0x7f6834067e70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f053dc11c0_0 .net/2u *"_ivl_36", 2 0, L_0x7f6834067e70;  1 drivers
v0x55f053dc12a0_0 .net *"_ivl_38", 0 0, L_0x55f053df4f90;  1 drivers
v0x55f053dc1360_0 .net *"_ivl_41", 0 0, L_0x55f053df5090;  1 drivers
v0x55f053dc1430_0 .net *"_ivl_43", 0 0, L_0x55f053df5190;  1 drivers
L_0x7f6834067eb8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f053dc14f0_0 .net/2u *"_ivl_46", 2 0, L_0x7f6834067eb8;  1 drivers
v0x55f053dc1620_0 .net *"_ivl_48", 0 0, L_0x55f053df53b0;  1 drivers
v0x55f053dc16e0_0 .net *"_ivl_51", 0 0, L_0x55f053df54f0;  1 drivers
v0x55f053dc17a0_0 .net *"_ivl_53", 0 0, L_0x55f053df5650;  1 drivers
v0x55f053dc1860_0 .net *"_ivl_55", 0 0, L_0x55f053df5710;  1 drivers
v0x55f053dc1920_0 .net "addr_bytes_o", 1 0, L_0x55f053df47f0;  1 drivers
v0x55f053dc1a00_0 .var "addr_bytes_r", 1 0;
L_0x7f6834067de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f053dc1ae0_0 .net "addr_lanes_o", 1 0, L_0x7f6834067de0;  1 drivers
v0x55f053dc1bc0_0 .net "addr_o", 31 0, L_0x55f053df4c90;  1 drivers
v0x55f053dc1ca0_0 .var "addr_r", 31 0;
v0x55f053dc1d80_0 .net "ar_ready_w", 0 0, L_0x55f053df52c0;  1 drivers
v0x55f053dc1e40_0 .net "araddr_i", 31 0, L_0x7f68340671c8;  alias, 1 drivers
v0x55f053dc1f20_0 .var "arready_o", 0 0;
v0x55f053dc1fe0_0 .net "arvalid_i", 0 0, L_0x7f6834067210;  alias, 1 drivers
v0x55f053dc20a0_0 .net "aw_ready_w", 0 0, L_0x55f053df57e0;  1 drivers
v0x55f053dc2160_0 .net "awaddr_i", 31 0, L_0x7f6834067018;  alias, 1 drivers
v0x55f053dc2240_0 .var "awready_o", 0 0;
v0x55f053dc2300_0 .net "awvalid_i", 0 0, L_0x7f6834067060;  alias, 1 drivers
v0x55f053dc23c0_0 .net "bready_i", 0 0, L_0x7f6834067180;  alias, 1 drivers
v0x55f053dc2480_0 .var "bresp_o", 1 0;
v0x55f053dc2560_0 .net "busy_o", 0 0, v0x55f053dc2620_0;  alias, 1 drivers
v0x55f053dc2620_0 .var "busy_r", 0 0;
v0x55f053dc26e0_0 .var "bvalid_o", 0 0;
v0x55f053dc27a0_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053dc2950_0 .net "clk_div_i", 2 0, L_0x55f053decd90;  alias, 1 drivers
v0x55f053dc2a10_0 .net "clk_div_o", 31 0, L_0x55f053df4d70;  1 drivers
v0x55f053dc2af0_0 .var "clk_div_r", 31 0;
v0x55f053dc2bd0_0 .net "cmd_busy_i", 0 0, v0x55f053c09990_0;  alias, 1 drivers
L_0x7f6834067d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f053dc2c70_0 .net "cmd_lanes_o", 1 0, L_0x7f6834067d98;  1 drivers
v0x55f053dc2f40_0 .net "cpha_i", 0 0, L_0x55f053dec560;  alias, 1 drivers
v0x55f053dc3030_0 .net "cpha_o", 0 0, L_0x55f053df4d00;  1 drivers
v0x55f053dc30f0_0 .var "cpha_r", 0 0;
v0x55f053dc31b0_0 .net "cpol_i", 0 0, L_0x55f053dec6a0;  alias, 1 drivers
v0x55f053dc32a0_0 .net "cpol_o", 0 0, L_0x55f053df4de0;  1 drivers
v0x55f053dc3360_0 .var "cpol_r", 0 0;
v0x55f053dc3420_0 .net "cs_auto_i", 0 0, L_0x55f053dece30;  alias, 1 drivers
v0x55f053dc3510_0 .net "cs_auto_o", 0 0, L_0x55f053df4a20;  1 drivers
v0x55f053dc35d0_0 .var "cs_auto_r", 0 0;
v0x55f053dc3690_0 .net "data_lanes_o", 1 0, L_0x55f053df4780;  1 drivers
v0x55f053dc3770_0 .var "data_lanes_r", 1 0;
v0x55f053dc3850_0 .net "dir_o", 0 0, L_0x55f053df4940;  1 drivers
v0x55f053dc3910_0 .net "done_i", 0 0, L_0x55f053df9ad0;  alias, 1 drivers
v0x55f053dc3a00_0 .net "dummy_cycles_o", 3 0, L_0x55f053df48d0;  1 drivers
v0x55f053dc3ae0_0 .var "dummy_cycles_r", 3 0;
v0x55f053dc3bc0_0 .net "fifo_rx_data_i", 31 0, L_0x55f053df0ad0;  alias, 1 drivers
v0x55f053dc3c80_0 .var "fifo_rx_re_o", 0 0;
v0x55f053dc3d40_0 .var "is_write_r", 0 0;
L_0x7f6834067e28 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f053dc3e00_0 .net "len_o", 31 0, L_0x7f6834067e28;  1 drivers
v0x55f053dc3ee0_0 .net "mode_bits_o", 7 0, L_0x55f053df4c20;  1 drivers
v0x55f053dc3fc0_0 .var "mode_bits_r", 7 0;
v0x55f053dc40a0_0 .net "mode_en_o", 0 0, L_0x55f053df4860;  1 drivers
v0x55f053dc4160_0 .var "mode_en_r", 0 0;
v0x55f053dc4220_0 .net "opcode_o", 7 0, L_0x55f053df4b50;  1 drivers
v0x55f053dc4300_0 .var "opcode_r", 7 0;
v0x55f053dc43e0_0 .net "quad_en_i", 0 0, L_0x55f053dec600;  alias, 1 drivers
v0x55f053dc4480_0 .net "quad_en_o", 0 0, L_0x55f053df49b0;  1 drivers
v0x55f053dc4540_0 .var "quad_en_r", 0 0;
v0x55f053dc4600_0 .var "rdata_o", 31 0;
v0x55f053dc46e0_0 .net "resetn", 0 0, v0x55f053dd8350_0;  alias, 1 drivers
v0x55f053dc4780_0 .net "rready_i", 0 0, L_0x7f6834067258;  alias, 1 drivers
v0x55f053dc4840_0 .var "rresp_o", 1 0;
v0x55f053dc4920_0 .var "rvalid_o", 0 0;
v0x55f053dc49e0_0 .var "start_o", 0 0;
v0x55f053dc4aa0_0 .var "state", 2 0;
v0x55f053dc4b80_0 .var "tx_data_o", 31 0;
v0x55f053dc4c60_0 .var "tx_empty_o", 0 0;
v0x55f053dc4d20_0 .net "tx_ren_i", 0 0, L_0x55f053dff7f0;  alias, 1 drivers
v0x55f053dc4dc0_0 .net "w_ready_w", 0 0, L_0x55f053df5950;  1 drivers
v0x55f053dc4e60_0 .net "wdata_i", 31 0, L_0x7f68340670a8;  alias, 1 drivers
v0x55f053dc4f40_0 .var "wdata_r", 31 0;
v0x55f053dc5020_0 .var "wready_o", 0 0;
v0x55f053dc50e0_0 .net "wstrb_i", 3 0, L_0x7f68340670f0;  alias, 1 drivers
v0x55f053dc51c0_0 .net "wvalid_i", 0 0, L_0x7f6834067138;  alias, 1 drivers
v0x55f053dc5280_0 .var "xip_active_o", 0 0;
v0x55f053dc5320_0 .net "xip_addr_bytes_i", 1 0, L_0x55f053ded270;  alias, 1 drivers
v0x55f053dc53e0_0 .net "xip_cont_read_i", 0 0, L_0x55f053ded5a0;  alias, 1 drivers
v0x55f053dc54d0_0 .net "xip_cont_read_o", 0 0, L_0x55f053df4ae0;  1 drivers
v0x55f053dc5570_0 .var "xip_cont_read_r", 0 0;
v0x55f053dc5630_0 .net "xip_data_lanes_i", 1 0, L_0x55f053ded310;  alias, 1 drivers
v0x55f053dc56f0_0 .net "xip_dummy_cycles_i", 3 0, L_0x55f053ded500;  alias, 1 drivers
v0x55f053dc5790_0 .net "xip_en_i", 0 0, L_0x55f053dec430;  alias, 1 drivers
v0x55f053dc5830_0 .net "xip_mode_bits_i", 7 0, L_0x55f053dedd40;  alias, 1 drivers
v0x55f053dc58d0_0 .net "xip_mode_en_i", 0 0, L_0x55f053ded870;  alias, 1 drivers
v0x55f053dc5970_0 .net "xip_read_op_i", 7 0, L_0x55f053dedad0;  alias, 1 drivers
v0x55f053dc5a10_0 .net "xip_write_en_i", 0 0, L_0x55f053ded910;  alias, 1 drivers
v0x55f053dc5ae0_0 .net "xip_write_op_i", 7 0, L_0x55f053dedb70;  alias, 1 drivers
L_0x55f053df4f90 .cmp/eq 3, v0x55f053dc4aa0_0, L_0x7f6834067e70;
L_0x55f053df5190 .reduce/nor v0x55f053c09990_0;
L_0x55f053df53b0 .cmp/eq 3, v0x55f053dc4aa0_0, L_0x7f6834067eb8;
L_0x55f053df5710 .reduce/nor v0x55f053c09990_0;
S_0x55f053d23400 .scope module, "flash" "qspi_device" 3 60, 12 10 0, S_0x55f053cbdd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x55f053dd0400 .param/l "ADDR_BITS" 0 12 20, +C4<00000000000000000000000000011000>;
P_0x55f053dd0440 .param/l "ERASE_TIME" 0 12 23, +C4<00000000000000000000000001100100>;
P_0x55f053dd0480 .param/l "MEM_SIZE" 0 12 19, +C4<00000000000100000000000000000000>;
P_0x55f053dd04c0 .param/l "PAGE_SIZE" 0 12 21, +C4<00000000000000000000000100000000>;
P_0x55f053dd0500 .param/l "SECTOR_SIZE" 0 12 22, +C4<00000000000000000001000000000000>;
P_0x55f053dd0540 .param/l "ST_ADDR" 1 12 55, C4<0010>;
P_0x55f053dd0580 .param/l "ST_CMD" 1 12 54, C4<0001>;
P_0x55f053dd05c0 .param/l "ST_DATA_READ" 1 12 58, C4<0101>;
P_0x55f053dd0600 .param/l "ST_DATA_WRITE" 1 12 59, C4<0110>;
P_0x55f053dd0640 .param/l "ST_DUMMY" 1 12 57, C4<0100>;
P_0x55f053dd0680 .param/l "ST_ERASE" 1 12 60, C4<0111>;
P_0x55f053dd06c0 .param/l "ST_IDLE" 1 12 53, C4<0000>;
P_0x55f053dd0700 .param/l "ST_ID_READ" 1 12 62, C4<1001>;
P_0x55f053dd0740 .param/l "ST_MODE" 1 12 56, C4<0011>;
P_0x55f053dd0780 .param/l "ST_STATUS" 1 12 61, C4<1000>;
v0x55f053dd1850_0 .net *"_ivl_11", 0 0, L_0x55f053e00350;  1 drivers
v0x55f053dd1950_0 .net *"_ivl_13", 0 0, L_0x55f053e00440;  1 drivers
o0x7f68340bb628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f053dd1a30_0 name=_ivl_14
v0x55f053dd1b20_0 .net *"_ivl_19", 0 0, L_0x55f053e006c0;  1 drivers
v0x55f053dd1c00_0 .net *"_ivl_21", 0 0, L_0x55f053e007b0;  1 drivers
o0x7f68340bb6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f053dd1d30_0 name=_ivl_22
v0x55f053dd1e10_0 .net *"_ivl_27", 0 0, L_0x55f053e00990;  1 drivers
v0x55f053dd1ef0_0 .net *"_ivl_29", 0 0, L_0x55f053e00ac0;  1 drivers
v0x55f053dd1fd0_0 .net *"_ivl_3", 0 0, L_0x55f053e00080;  1 drivers
o0x7f68340bb778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f053dd20b0_0 name=_ivl_30
v0x55f053dd2190_0 .net *"_ivl_5", 0 0, L_0x55f053e00120;  1 drivers
o0x7f68340bb7d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f053dd2270_0 name=_ivl_6
v0x55f053dd2350_0 .var "addr_reg", 23 0;
v0x55f053dd2430_0 .var "bit_cnt", 31 0;
v0x55f053dd2510_0 .var "byte_cnt", 31 0;
v0x55f053dd25f0_0 .var "cmd_reg", 7 0;
v0x55f053dd26d0_0 .var "continuous_read", 0 0;
v0x55f053dd2790_0 .var "dummy_cycles", 4 0;
v0x55f053dd2870_0 .var "erase_counter", 31 0;
v0x55f053dd2950_0 .var "id_idx", 1 0;
v0x55f053dd2a30_0 .var "id_reg", 23 0;
v0x55f053dd2b10_0 .net "io_di", 3 0, L_0x55f053dfffe0;  1 drivers
v0x55f053dd2bf0_0 .var "io_do", 3 0;
v0x55f053dd2cd0_0 .var "io_oe", 3 0;
v0x55f053dd2db0_0 .var "lanes", 3 0;
v0x55f053dd2e90 .array "memory", 1048575 0, 7 0;
v0x55f053dd2f50_0 .var "mode_bits", 7 0;
v0x55f053dd3030_0 .var "nxt_addr_reg", 31 0;
v0x55f053dd3110_0 .var "nxt_bit_cnt", 31 0;
v0x55f053dd31f0_0 .var "nxt_cmd_reg", 7 0;
v0x55f053dd32d0_0 .net "qspi_cs_n", 0 0, L_0x55f053dfff70;  alias, 1 drivers
v0x55f053dd3370_0 .net8 "qspi_io0", 0 0, p0x7f68340bbb38;  1 drivers, strength-aware
v0x55f053dd3410_0 .net8 "qspi_io1", 0 0, p0x7f68340bbb68;  1 drivers, strength-aware
v0x55f053dd34d0_0 .net8 "qspi_io2", 0 0, p0x7f68340bbb98;  1 drivers, strength-aware
v0x55f053dd3590_0 .net8 "qspi_io3", 0 0, p0x7f68340bbbc8;  1 drivers, strength-aware
v0x55f053dd3650_0 .net "qspi_sclk", 0 0, L_0x55f053dffe30;  alias, 1 drivers
v0x55f053dd3720_0 .var "shift_in", 7 0;
v0x55f053dd37e0_0 .var "shift_out", 7 0;
v0x55f053dd38c0_0 .var "state", 3 0;
v0x55f053dd39a0_0 .var "status_reg", 7 0;
v0x55f053dd3a80_0 .var "wip", 0 0;
E_0x55f053ccf670/0 .event edge, v0x55f053dd3a80_0, v0x55f053dd3720_0, v0x55f053dd2b10_0, v0x55f053dd2430_0;
E_0x55f053ccf670/1 .event edge, v0x55f053dd2350_0, v0x55f053dd2db0_0;
E_0x55f053ccf670 .event/or E_0x55f053ccf670/0, E_0x55f053ccf670/1;
E_0x55f053d33920 .event posedge, v0x55f053dc8e30_0, v0x55f053dcf040_0;
E_0x55f053dd0f70 .event posedge, v0x55f053dcf040_0;
L_0x55f053dfffe0 .concat [ 1 1 1 1], p0x7f68340bbb38, p0x7f68340bbb68, p0x7f68340bbb98, p0x7f68340bbbc8;
L_0x55f053e00080 .part v0x55f053dd2cd0_0, 0, 1;
L_0x55f053e00120 .part v0x55f053dd2bf0_0, 0, 1;
L_0x55f053e001c0 .functor MUXZ 1, o0x7f68340bb7d8, L_0x55f053e00120, L_0x55f053e00080, C4<>;
L_0x55f053e00350 .part v0x55f053dd2cd0_0, 1, 1;
L_0x55f053e00440 .part v0x55f053dd2bf0_0, 1, 1;
L_0x55f053e00530 .functor MUXZ 1, o0x7f68340bb628, L_0x55f053e00440, L_0x55f053e00350, C4<>;
L_0x55f053e006c0 .part v0x55f053dd2cd0_0, 2, 1;
L_0x55f053e007b0 .part v0x55f053dd2bf0_0, 2, 1;
L_0x55f053e00850 .functor MUXZ 1, o0x7f68340bb6b8, L_0x55f053e007b0, L_0x55f053e006c0, C4<>;
L_0x55f053e00990 .part v0x55f053dd2cd0_0, 3, 1;
L_0x55f053e00ac0 .part v0x55f053dd2bf0_0, 3, 1;
L_0x55f053e00c60 .functor MUXZ 1, o0x7f68340bb778, L_0x55f053e00ac0, L_0x55f053e00990, C4<>;
S_0x55f053dd0fd0 .scope begin, "$unm_blk_209" "$unm_blk_209" 12 74, 12 74 0, S_0x55f053d23400;
 .timescale 0 0;
v0x55f053dd1180_0 .var/i "i", 31 0;
S_0x55f053dd1280 .scope begin, "$unm_blk_231" "$unm_blk_231" 12 167, 12 167 0, S_0x55f053d23400;
 .timescale 0 0;
v0x55f053dd1480_0 .var/i "j", 31 0;
S_0x55f053dd1560 .scope begin, "$unm_blk_240" "$unm_blk_240" 12 203, 12 203 0, S_0x55f053d23400;
 .timescale 0 0;
v0x55f053dd1770_0 .var/i "j", 31 0;
S_0x55f053dd3c40 .scope module, "mem" "axi4_ram_slave" 3 51, 13 3 0, S_0x55f053cbdd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x55f053dd0820 .param/l "ADDR_WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
P_0x55f053dd0860 .param/l "MEM_WORDS" 0 13 5, +C4<00000000000000000100000000000000>;
v0x55f053dd47b0_0 .net "araddr", 31 0, L_0x55f053df38a0;  alias, 1 drivers
v0x55f053dd48e0_0 .var "arready", 0 0;
v0x55f053dd49a0_0 .net "arvalid", 0 0, L_0x55f053df3950;  alias, 1 drivers
v0x55f053dd4a90_0 .net "awaddr", 31 0, L_0x55f053df3dc0;  alias, 1 drivers
v0x55f053dd4b80_0 .var "awaddr_q", 31 0;
v0x55f053dd4c90_0 .var "awready", 0 0;
v0x55f053dd4d30_0 .net "awvalid", 0 0, L_0x55f053df3ec0;  alias, 1 drivers
v0x55f053dd4e20_0 .net "bready", 0 0, L_0x55f053df4340;  alias, 1 drivers
v0x55f053dd4f10_0 .var "bresp", 1 0;
v0x55f053dd4fd0_0 .var "bvalid", 0 0;
v0x55f053dd5070_0 .net "clk", 0 0, v0x55f053dd6890_0;  alias, 1 drivers
v0x55f053dd5110_0 .var "have_aw", 0 0;
v0x55f053dd51d0_0 .var "have_w", 0 0;
v0x55f053dd5290_0 .var/i "i", 31 0;
v0x55f053dd5370 .array "mem", 16383 0, 31 0;
v0x55f053dd5430_0 .var "rdata", 31 0;
v0x55f053dd54f0_0 .net "resetn", 0 0, v0x55f053dd8350_0;  alias, 1 drivers
v0x55f053dd56a0_0 .net "rready", 0 0, L_0x55f053df3a50;  alias, 1 drivers
v0x55f053dd5790_0 .var "rresp", 1 0;
v0x55f053dd58a0_0 .var "rvalid", 0 0;
v0x55f053dd5940_0 .net "wdata", 31 0, L_0x55f053df4030;  alias, 1 drivers
v0x55f053dd5a50_0 .var "wdata_q", 31 0;
v0x55f053dd5b30_0 .var "wready", 0 0;
v0x55f053dd5bd0_0 .net "wstrb", 3 0, L_0x55f053df3fc0;  alias, 1 drivers
v0x55f053dd5ce0_0 .var "wstrb_q", 3 0;
v0x55f053dd5dc0_0 .net "wvalid", 0 0, L_0x55f053df4130;  alias, 1 drivers
S_0x55f053dd41d0 .scope begin, "$unm_blk_274" "$unm_blk_274" 13 87, 13 87 0, S_0x55f053dd3c40;
 .timescale 0 0;
v0x55f053dd43d0_0 .var/i "widx", 31 0;
S_0x55f053dd44d0 .scope begin, "$unm_blk_275" "$unm_blk_275" 13 101, 13 101 0, S_0x55f053dd3c40;
 .timescale 0 0;
v0x55f053dd46d0_0 .var/i "ridx", 31 0;
S_0x55f053dd61b0 .scope task, "pop_rx" "pop_rx" 3 87, 3 87 0, S_0x55f053cbdd30;
 .timescale -9 -12;
v0x55f053dd3f60_0 .var "d", 31 0;
v0x55f053dd63f0_0 .var "tmp", 31 0;
TD_irq_dma_tb.pop_rx ;
    %pushi/vec4 72, 0, 12;
    %store/vec4 v0x55f053d7b5a0_0, 0, 12;
    %fork TD_irq_dma_tb.apb_read, S_0x55f053d34860;
    %join;
    %load/vec4 v0x55f053d40db0_0;
    %store/vec4 v0x55f053dd63f0_0, 0, 32;
    %pushi/vec4 72, 0, 12;
    %store/vec4 v0x55f053d7b5a0_0, 0, 12;
    %fork TD_irq_dma_tb.apb_read, S_0x55f053d34860;
    %join;
    %load/vec4 v0x55f053d40db0_0;
    %store/vec4 v0x55f053dd3f60_0, 0, 32;
    %end;
S_0x55f053dd64d0 .scope begin, "wait_dma" "wait_dma" 3 152, 3 152 0, S_0x55f053cbdd30;
 .timescale -9 -12;
S_0x55f053dd66b0 .scope begin, "wait_rx_id" "wait_rx_id" 3 137, 3 137 0, S_0x55f053cbdd30;
 .timescale -9 -12;
    .scope S_0x55f053d21840;
T_11 ;
    %wait E_0x55f053a613c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053cf3780_0, 0, 1;
    %load/vec4 v0x55f053d3ba90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053cf3780_0, 0, 1;
    %jmp T_11.22;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053cf3780_0, 0, 1;
    %jmp T_11.22;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053cf3780_0, 0, 1;
    %jmp T_11.22;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053cf3780_0, 0, 1;
    %jmp T_11.22;
T_11.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053cf3780_0, 0, 1;
    %jmp T_11.22;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d18760_0, 0, 1;
    %jmp T_11.22;
T_11.22 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f053d21840;
T_12 ;
    %wait E_0x55f053c27f80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053d20c50_0, 0, 1;
    %load/vec4 v0x55f053d17fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55f053d18760_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x55f053cf3780_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d20c50_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053d3c430_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55f053d3c510_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x55f053d0fd50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053d20c50_0, 0, 1;
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f053d21840;
T_13 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053d079e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd3940_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f053cf36e0_0;
    %load/vec4 v0x55f053d18760_0;
    %and;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cd3940_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55f053d07ab0_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd3940_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f053d21840;
T_14 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053d079e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cc66a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f053cc6220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cc66a0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55f053cc6be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cc66a0_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f053d21840;
T_15 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053d079e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd4bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd3500_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f053cd3440_0;
    %assign/vec4 v0x55f053cd3500_0, 0;
    %load/vec4 v0x55f053cd3500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55f053cd5150_0;
    %assign/vec4 v0x55f053cd4bf0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f053d21840;
T_16 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053d079e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cbfea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd2270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd1d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d0f5c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55f053cc5020_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x55f053d17d20_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55f053d178c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d0a320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cc0380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d0a260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053ac4c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cc6fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd8970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd8ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd61f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd54d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d085d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd7990_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %fork t_1, S_0x55f053d21c20;
    %jmp t_0;
    .scope S_0x55f053d21c20;
t_1 ;
    %load/vec4 v0x55f053cbfea0_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %store/vec4 v0x55f053d165d0_0, 0, 32;
    %load/vec4 v0x55f053d165d0_0;
    %load/vec4 v0x55f053cbcb20_0;
    %and;
    %load/vec4 v0x55f053cbfea0_0;
    %load/vec4 v0x55f053cbcb20_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x55f053d165d0_0, 0, 32;
    %load/vec4 v0x55f053d0fd50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f053d165d0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.4, 9;
    %load/vec4 v0x55f053cbfea0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053d165d0_0, 4, 1;
T_16.4 ;
    %load/vec4 v0x55f053d165d0_0;
    %assign/vec4 v0x55f053cbfea0_0, 0;
    %end;
    .scope S_0x55f053d21840;
t_0 %join;
T_16.2 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x55f053d3c430_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.8, 8;
    %load/vec4 v0x55f053d3c510_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %load/vec4 v0x55f053cd2270_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd2270_0, 4, 5;
T_16.6 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x55f053d0f5c0_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %load/vec4 v0x55f053cbc0b0_0;
    %and;
    %assign/vec4 v0x55f053d0f5c0_0, 0;
T_16.10 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0x55f053cc5020_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %load/vec4 v0x55f053da6cd0_0;
    %and;
    %assign/vec4 v0x55f053cc5020_0, 0;
T_16.12 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0x55f053d17d20_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %load/vec4 v0x55f053d34bf0_0;
    %and;
    %assign/vec4 v0x55f053d17d20_0, 0;
T_16.14 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %load/vec4 v0x55f053d178c0_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %load/vec4 v0x55f053d34040_0;
    %and;
    %assign/vec4 v0x55f053d178c0_0, 0;
T_16.16 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.18, 8;
    %load/vec4 v0x55f053d0a320_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %load/vec4 v0x55f053cbbd40_0;
    %and;
    %assign/vec4 v0x55f053d0a320_0, 0;
T_16.18 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %load/vec4 v0x55f053cc0380_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %load/vec4 v0x55f053cbc4c0_0;
    %and;
    %assign/vec4 v0x55f053cc0380_0, 0;
T_16.20 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %load/vec4 v0x55f053d0a260_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %assign/vec4 v0x55f053d0a260_0, 0;
T_16.22 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.24, 8;
    %load/vec4 v0x55f053ac4c60_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %assign/vec4 v0x55f053ac4c60_0, 0;
T_16.24 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.26, 8;
    %load/vec4 v0x55f053cc6fa0_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %load/vec4 v0x55f053cbc400_0;
    %and;
    %assign/vec4 v0x55f053cc6fa0_0, 0;
T_16.26 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.28, 8;
    %load/vec4 v0x55f053cd8970_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %load/vec4 v0x55f053d350b0_0;
    %and;
    %assign/vec4 v0x55f053cd8970_0, 0;
T_16.28 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %load/vec4 v0x55f053cd8ed0_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %assign/vec4 v0x55f053cd8ed0_0, 0;
T_16.30 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.32, 8;
    %load/vec4 v0x55f053cd61f0_0;
    %load/vec4 v0x55f053d3c510_0;
    %store/vec4 v0x55f053cbbff0_0, 0, 32;
    %store/vec4 v0x55f053cbcec0_0, 0, 32;
    %callf/vec4 TD_irq_dma_tb.dut.u_csr.apply_strb, S_0x55f053d22000;
    %assign/vec4 v0x55f053cd61f0_0, 0;
T_16.32 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.34, 8;
    %load/vec4 v0x55f053cd1d10_0;
    %load/vec4 v0x55f053d3c510_0;
    %inv;
    %and;
    %assign/vec4 v0x55f053cd1d10_0, 0;
T_16.34 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.36, 8;
    %load/vec4 v0x55f053cd54d0_0;
    %load/vec4 v0x55f053d3c510_0;
    %inv;
    %and;
    %assign/vec4 v0x55f053cd54d0_0, 0;
T_16.36 ;
    %load/vec4 v0x55f053d059f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd1d10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d085d0_0, 0;
T_16.38 ;
    %load/vec4 v0x55f053cd6f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd1d10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cd7990_0, 0;
T_16.40 ;
    %load/vec4 v0x55f053cd59d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd1d10_0, 4, 5;
T_16.42 ;
    %load/vec4 v0x55f053cd2b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd1d10_0, 4, 5;
T_16.44 ;
    %load/vec4 v0x55f053cd3880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd1d10_0, 4, 5;
T_16.46 ;
    %load/vec4 v0x55f053cf73a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd54d0_0, 4, 5;
T_16.48 ;
    %load/vec4 v0x55f053cf6b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd54d0_0, 4, 5;
T_16.50 ;
    %load/vec4 v0x55f053d186c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd54d0_0, 4, 5;
T_16.52 ;
    %load/vec4 v0x55f053d15f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053cd54d0_0, 4, 5;
T_16.54 ;
    %load/vec4 v0x55f053d18400_0;
    %load/vec4 v0x55f053d3ba90_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f053d3c430_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.56, 8;
    %load/vec4 v0x55f053d3c510_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d085d0_0, 0;
T_16.58 ;
    %load/vec4 v0x55f053d3c510_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd7990_0, 0;
T_16.60 ;
T_16.56 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f053d21840;
T_17 ;
    %wait E_0x55f053c25dd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %load/vec4 v0x55f053cf36e0_0;
    %load/vec4 v0x55f053d18760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55f053d3ba90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.3 ;
    %load/vec4 v0x55f053cbfea0_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55f053cf70b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d18b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d0fd50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d18080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d085d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053cd7990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.5 ;
    %load/vec4 v0x55f053cd2270_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.6 ;
    %load/vec4 v0x55f053cd1d10_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.7 ;
    %load/vec4 v0x55f053d0f5c0_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.8 ;
    %load/vec4 v0x55f053cc5020_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.9 ;
    %load/vec4 v0x55f053d17d20_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.10 ;
    %load/vec4 v0x55f053d178c0_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.11 ;
    %load/vec4 v0x55f053d0a320_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.12 ;
    %load/vec4 v0x55f053cc0380_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.13 ;
    %load/vec4 v0x55f053d0a260_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.14 ;
    %load/vec4 v0x55f053ac4c60_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.15 ;
    %load/vec4 v0x55f053cc6fa0_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.16 ;
    %load/vec4 v0x55f053cd8970_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.17 ;
    %load/vec4 v0x55f053cd8ed0_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.18 ;
    %load/vec4 v0x55f053cd61f0_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.19 ;
    %load/vec4 v0x55f053cd4bf0_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55f053cf6ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d18a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053cf70b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053d18b00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.21 ;
    %load/vec4 v0x55f053cd54d0_0;
    %store/vec4 v0x55f053d0ac90_0, 0, 32;
    %jmp T_17.23;
T_17.23 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55f053cfd6c0;
T_18 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053db3d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053db4040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053db3c90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f053db3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053db3af0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f053db3f80_0;
    %load/vec4 v0x55f053db37e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55f053db3ea0_0;
    %load/vec4 v0x55f053db4040_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053db3970, 0, 4;
    %load/vec4 v0x55f053db4040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f053db4040_0, 0;
T_18.2 ;
    %load/vec4 v0x55f053db3bd0_0;
    %load/vec4 v0x55f053db36f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x55f053db3c90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f053db3970, 4;
    %assign/vec4 v0x55f053db3af0_0, 0;
    %load/vec4 v0x55f053db3c90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f053db3c90_0, 0;
T_18.4 ;
    %load/vec4 v0x55f053db3f80_0;
    %load/vec4 v0x55f053db37e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f053db3bd0_0;
    %load/vec4 v0x55f053db36f0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %load/vec4 v0x55f053db3630_0;
    %assign/vec4 v0x55f053db3630_0, 0;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v0x55f053db3630_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55f053db3630_0, 0;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v0x55f053db3630_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55f053db3630_0, 0;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f053cfd2e0;
T_19 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053c23210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053db2e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053c23130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f053b3f360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053c22f90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f053db2d50_0;
    %load/vec4 v0x55f053b3f530_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55f053db2cb0_0;
    %load/vec4 v0x55f053db2e10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053c22e30, 0, 4;
    %load/vec4 v0x55f053db2e10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f053db2e10_0, 0;
T_19.2 ;
    %load/vec4 v0x55f053c23070_0;
    %load/vec4 v0x55f053b3f420_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x55f053c23130_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55f053c22e30, 4;
    %assign/vec4 v0x55f053c22f90_0, 0;
    %load/vec4 v0x55f053c23130_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f053c23130_0, 0;
T_19.4 ;
    %load/vec4 v0x55f053db2d50_0;
    %load/vec4 v0x55f053b3f530_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f053c23070_0;
    %load/vec4 v0x55f053b3f420_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %load/vec4 v0x55f053b3f360_0;
    %assign/vec4 v0x55f053b3f360_0, 0;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v0x55f053b3f360_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55f053b3f360_0, 0;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v0x55f053b3f360_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55f053b3f360_0, 0;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f053d21030;
T_20 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053d5fa00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053ae63d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053adc230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d5be30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053c09990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cbd6e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053b6ae80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053d30740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053ba19b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053afed30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053da67c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053cc1ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053cee1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d757d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053ce0d20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053cbd360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053adc5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d2e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cf5ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d201f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cf2840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053bef7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053b82c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053bdff20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053ae63d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053adc230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d5be30_0, 0;
    %load/vec4 v0x55f053cbd6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053c09990_0, 0;
    %load/vec4 v0x55f053b611a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v0x55f053aa68b0_0;
    %assign/vec4 v0x55f053b6ae80_0, 0;
    %load/vec4 v0x55f053b4e570_0;
    %assign/vec4 v0x55f053d30740_0, 0;
    %load/vec4 v0x55f053d3b840_0;
    %assign/vec4 v0x55f053ba19b0_0, 0;
    %load/vec4 v0x55f053ba2d60_0;
    %assign/vec4 v0x55f053afed30_0, 0;
    %load/vec4 v0x55f053cbda80_0;
    %assign/vec4 v0x55f053da67c0_0, 0;
    %load/vec4 v0x55f053d7d470_0;
    %assign/vec4 v0x55f053cc1ab0_0, 0;
    %load/vec4 v0x55f053d03a60_0;
    %assign/vec4 v0x55f053cee1b0_0, 0;
    %load/vec4 v0x55f053d371e0_0;
    %assign/vec4 v0x55f053d757d0_0, 0;
    %load/vec4 v0x55f053ceb150_0;
    %assign/vec4 v0x55f053ce0d20_0, 0;
    %load/vec4 v0x55f053d7aac0_0;
    %assign/vec4 v0x55f053cbd360_0, 0;
    %load/vec4 v0x55f053ba29a0_0;
    %assign/vec4 v0x55f053adc5e0_0, 0;
    %load/vec4 v0x55f053b61550_0;
    %assign/vec4 v0x55f053d2e2a0_0, 0;
    %load/vec4 v0x55f053ce0570_0;
    %assign/vec4 v0x55f053cf5ac0_0, 0;
    %load/vec4 v0x55f053d72580_0;
    %assign/vec4 v0x55f053d201f0_0, 0;
    %load/vec4 v0x55f053d7e770_0;
    %assign/vec4 v0x55f053cf2840_0, 0;
    %load/vec4 v0x55f053beff30_0;
    %assign/vec4 v0x55f053bef7d0_0, 0;
    %load/vec4 v0x55f053bdfb70_0;
    %assign/vec4 v0x55f053b82c90_0, 0;
    %load/vec4 v0x55f053ae6780_0;
    %assign/vec4 v0x55f053bdff20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d5be30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053ae63d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053c09990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cbd6e0_0, 0;
T_20.5 ;
    %jmp T_20.4;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053c09990_0, 0;
    %load/vec4 v0x55f053d7e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053adc230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053c09990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cbd6e0_0, 0;
T_20.7 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f053d227c0;
T_21 ;
    %wait E_0x55f053c27220;
    %load/vec4 v0x55f053cfee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053cfb420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd83a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd8110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053ccea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cfeec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cfbb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cfe680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cceaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cfbc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd9b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f053cfc020_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55f053ccea30_0;
    %assign/vec4 v0x55f053cd8110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cfeec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cfe680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cfbc30_0, 0;
    %load/vec4 v0x55f053cfb420_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f053cceaf0_0, 0;
    %load/vec4 v0x55f053cfb420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0x55f053cfeae0_0;
    %load/vec4 v0x55f053cfb770_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f053cfb500_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %load/vec4 v0x55f053cd9a50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55f053cd9b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f053cfc020_0, 0;
    %load/vec4 v0x55f053cd9a50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55f053cd83a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053ccea30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f053cfb420_0, 0;
T_21.7 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x55f053cd8110_0;
    %load/vec4 v0x55f053cd8050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053ccea30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cfeec0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f053cfb420_0, 0;
T_21.9 ;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x55f053cfea20_0;
    %load/vec4 v0x55f053cfb770_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %load/vec4 v0x55f053cfb810_0;
    %assign/vec4 v0x55f053cfbb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cfe680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cfeec0_0, 0;
    %load/vec4 v0x55f053cfc020_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55f053cfc020_0, 0;
    %load/vec4 v0x55f053cfc020_0;
    %addi 4, 0, 16;
    %load/vec4 v0x55f053cfb500_0;
    %cmp/u;
    %jmp/0xz  T_21.13, 5;
    %load/vec4 v0x55f053cd9b30_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f053cd9b30_0, 0;
    %load/vec4 v0x55f053cd9b30_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f053cd83a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053ccea30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f053cfb420_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f053cfb420_0, 0;
T_21.14 ;
T_21.11 ;
    %jmp T_21.6;
T_21.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cfbc30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053cfb420_0, 0;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f053cfde80;
T_22 ;
    %wait E_0x55f053c27220;
    %load/vec4 v0x55f053d3dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053d3b5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053ceeba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cfaa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cf1620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d3ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d091b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d06ef0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f053d090d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cf16e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d3fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cf0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d363c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d1f370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f053d36f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d41010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d3db30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d39ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d3fdf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55f053cf1620_0;
    %assign/vec4 v0x55f053cfaa10_0, 0;
    %load/vec4 v0x55f053d06ef0_0;
    %assign/vec4 v0x55f053d091b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cf16e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d3fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d363c0_0, 0;
    %load/vec4 v0x55f053d3b5d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f053cf0e50_0, 0;
    %load/vec4 v0x55f053d3b5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0x55f053d3b530_0;
    %load/vec4 v0x55f053d40f50_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f053d3ace0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %load/vec4 v0x55f053d1f2b0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55f053d1f370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f053d36f70_0, 0;
    %load/vec4 v0x55f053d1f2b0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55f053ceeba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cf1620_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f053d3b5d0_0, 0;
T_22.7 ;
    %jmp T_22.6;
T_22.3 ;
    %load/vec4 v0x55f053cfaa10_0;
    %load/vec4 v0x55f053ceec40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cf1620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d41010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d3db30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d3fe90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f053d3b5d0_0, 0;
T_22.9 ;
    %jmp T_22.6;
T_22.4 ;
    %load/vec4 v0x55f053d3db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d3db30_0, 0;
    %jmp T_22.12;
T_22.11 ;
    %load/vec4 v0x55f053d41010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %load/vec4 v0x55f053d36320_0;
    %assign/vec4 v0x55f053d39ec0_0, 0;
    %load/vec4 v0x55f053d36320_0;
    %assign/vec4 v0x55f053d3ada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d06ef0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f053d090d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d41010_0, 0;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x55f053d39ec0_0;
    %assign/vec4 v0x55f053d3ada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d06ef0_0, 0;
T_22.14 ;
T_22.12 ;
    %load/vec4 v0x55f053d091b0_0;
    %load/vec4 v0x55f053d39fa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cf16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d3fdf0_0, 0;
    %load/vec4 v0x55f053d36f70_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55f053d36f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d06ef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f053d3b5d0_0, 0;
T_22.15 ;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v0x55f053d3fdf0_0;
    %assign/vec4 v0x55f053cf16e0_0, 0;
    %load/vec4 v0x55f053cf0ef0_0;
    %load/vec4 v0x55f053cf16e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d3fdf0_0, 0;
    %load/vec4 v0x55f053d36f70_0;
    %load/vec4 v0x55f053d3ace0_0;
    %cmp/u;
    %jmp/0xz  T_22.19, 5;
    %load/vec4 v0x55f053d1f370_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f053ceeba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cf1620_0, 0;
    %load/vec4 v0x55f053d1f370_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f053d1f370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d41010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f053d3b5d0_0, 0;
    %jmp T_22.20;
T_22.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d363c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053d3b5d0_0, 0;
T_22.20 ;
T_22.17 ;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55f053d223e0;
T_23 ;
    %wait E_0x55f053c27220;
    %load/vec4 v0x55f053adbaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d24e20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55f053d42f40_0;
    %assign/vec4 v0x55f053d24e20_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55f053d223e0;
T_24 ;
    %wait E_0x55f053c27220;
    %load/vec4 v0x55f053adbaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d24d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd04e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053ccd110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cc48e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053ccf0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053cd4140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d31910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053ccf5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d345b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053ba07d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d24d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053d345b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053ba07d0_0, 0;
    %load/vec4 v0x55f053d42f40_0;
    %nor/r;
    %load/vec4 v0x55f053ccd110_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd04e0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55f053c2de00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
    %jmp T_24.11;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053cd04e0_0, 0;
    %load/vec4 v0x55f053c2dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x55f053cc4840_0;
    %assign/vec4 v0x55f053cc48e0_0, 0;
    %load/vec4 v0x55f053ccf000_0;
    %assign/vec4 v0x55f053ccf0f0_0, 0;
    %load/vec4 v0x55f053d263b0_0;
    %assign/vec4 v0x55f053cd4140_0, 0;
    %load/vec4 v0x55f053d42fe0_0;
    %assign/vec4 v0x55f053d31910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053ccd110_0, 0;
    %load/vec4 v0x55f053d26480_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_24.15, 8;
T_24.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_24.15, 8;
 ; End of false expr.
    %blend;
T_24.15;
    %assign/vec4 v0x55f053c2de00_0, 0;
T_24.12 ;
    %jmp T_24.11;
T_24.5 ;
    %load/vec4 v0x55f053d31910_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v0x55f053bef120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0x55f053cdb300_0;
    %assign/vec4 v0x55f053ccf5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d345b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
T_24.18 ;
T_24.17 ;
    %jmp T_24.11;
T_24.6 ;
    %load/vec4 v0x55f053adbdd0_0;
    %load/vec4 v0x55f053adbb90_0;
    %and;
    %load/vec4 v0x55f053adbcf0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cd04e0_0, 0;
T_24.20 ;
    %load/vec4 v0x55f053cdb3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v0x55f053cc48e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v0x55f053cd4140_0;
    %load/vec4 v0x55f053ccf5d0_0;
    %add;
    %assign/vec4 v0x55f053cd4140_0, 0;
T_24.24 ;
    %load/vec4 v0x55f053cd04e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f053d31910_0;
    %load/vec4 v0x55f053ccf5d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_24.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d31910_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v0x55f053d31910_0;
    %load/vec4 v0x55f053ccf5d0_0;
    %sub;
    %assign/vec4 v0x55f053d31910_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
T_24.27 ;
T_24.22 ;
    %jmp T_24.11;
T_24.7 ;
    %load/vec4 v0x55f053d31910_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
    %jmp T_24.29;
T_24.28 ;
    %load/vec4 v0x55f053c2db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.30, 8;
    %load/vec4 v0x55f053cdb300_0;
    %assign/vec4 v0x55f053ccf5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053ba07d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
T_24.30 ;
T_24.29 ;
    %jmp T_24.11;
T_24.8 ;
    %load/vec4 v0x55f053ccd1b0_0;
    %load/vec4 v0x55f053ccfa20_0;
    %and;
    %load/vec4 v0x55f053ccf510_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053cd04e0_0, 0;
T_24.32 ;
    %load/vec4 v0x55f053bef3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.34, 8;
    %load/vec4 v0x55f053cc48e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.36, 8;
    %load/vec4 v0x55f053cd4140_0;
    %load/vec4 v0x55f053ccf5d0_0;
    %add;
    %assign/vec4 v0x55f053cd4140_0, 0;
T_24.36 ;
    %load/vec4 v0x55f053cd04e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f053d31910_0;
    %load/vec4 v0x55f053ccf5d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_24.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053d31910_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %load/vec4 v0x55f053d31910_0;
    %load/vec4 v0x55f053ccf5d0_0;
    %sub;
    %assign/vec4 v0x55f053d31910_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
T_24.39 ;
T_24.34 ;
    %jmp T_24.11;
T_24.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053d24d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053ccd110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053c2de00_0, 0;
    %jmp T_24.11;
T_24.11 ;
    %pop/vec4 1;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f053dc0670;
T_25 ;
    %wait E_0x55f053c27220;
    %load/vec4 v0x55f053dc46e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc2620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc49e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc3c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc1f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc5020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc4920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc26e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dc4600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053dc2480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053dc4840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dc4b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc5280_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc49e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc3c80_0, 0;
    %load/vec4 v0x55f053dc4aa0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f053dc4920_0, 0;
    %load/vec4 v0x55f053dc4aa0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f053dc26e0_0, 0;
    %load/vec4 v0x55f053dc1d80_0;
    %assign/vec4 v0x55f053dc1f20_0, 0;
    %load/vec4 v0x55f053dc20a0_0;
    %assign/vec4 v0x55f053dc2240_0, 0;
    %load/vec4 v0x55f053dc4dc0_0;
    %assign/vec4 v0x55f053dc5020_0, 0;
    %load/vec4 v0x55f053dc4aa0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f053dc5280_0, 0;
    %load/vec4 v0x55f053dc4aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
    %jmp T_25.10;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc2620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc4c60_0, 0;
    %load/vec4 v0x55f053dc1fe0_0;
    %load/vec4 v0x55f053dc1d80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %load/vec4 v0x55f053dc1e40_0;
    %assign/vec4 v0x55f053dc1ca0_0, 0;
    %load/vec4 v0x55f053dc5970_0;
    %assign/vec4 v0x55f053dc4300_0, 0;
    %load/vec4 v0x55f053dc5830_0;
    %assign/vec4 v0x55f053dc3fc0_0, 0;
    %load/vec4 v0x55f053dc5320_0;
    %assign/vec4 v0x55f053dc1a00_0, 0;
    %load/vec4 v0x55f053dc5630_0;
    %assign/vec4 v0x55f053dc3770_0, 0;
    %load/vec4 v0x55f053dc56f0_0;
    %assign/vec4 v0x55f053dc3ae0_0, 0;
    %load/vec4 v0x55f053dc58d0_0;
    %assign/vec4 v0x55f053dc4160_0, 0;
    %load/vec4 v0x55f053dc53e0_0;
    %assign/vec4 v0x55f053dc5570_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55f053dc2950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dc2af0_0, 0;
    %load/vec4 v0x55f053dc31b0_0;
    %assign/vec4 v0x55f053dc3360_0, 0;
    %load/vec4 v0x55f053dc2f40_0;
    %assign/vec4 v0x55f053dc30f0_0, 0;
    %load/vec4 v0x55f053dc43e0_0;
    %assign/vec4 v0x55f053dc4540_0, 0;
    %load/vec4 v0x55f053dc3420_0;
    %assign/vec4 v0x55f053dc35d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc3d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc2620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc49e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
    %jmp T_25.12;
T_25.11 ;
    %load/vec4 v0x55f053dc2300_0;
    %load/vec4 v0x55f053dc51c0_0;
    %and;
    %load/vec4 v0x55f053dc20a0_0;
    %and;
    %load/vec4 v0x55f053dc4dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.13, 8;
    %load/vec4 v0x55f053dc2160_0;
    %assign/vec4 v0x55f053dc1ca0_0, 0;
    %load/vec4 v0x55f053dc4e60_0;
    %assign/vec4 v0x55f053dc4f40_0, 0;
    %load/vec4 v0x55f053dc5ae0_0;
    %assign/vec4 v0x55f053dc4300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dc3fc0_0, 0;
    %load/vec4 v0x55f053dc5320_0;
    %assign/vec4 v0x55f053dc1a00_0, 0;
    %load/vec4 v0x55f053dc5630_0;
    %assign/vec4 v0x55f053dc3770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dc3ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc4160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc5570_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55f053dc2950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dc2af0_0, 0;
    %load/vec4 v0x55f053dc31b0_0;
    %assign/vec4 v0x55f053dc3360_0, 0;
    %load/vec4 v0x55f053dc2f40_0;
    %assign/vec4 v0x55f053dc30f0_0, 0;
    %load/vec4 v0x55f053dc43e0_0;
    %assign/vec4 v0x55f053dc4540_0, 0;
    %load/vec4 v0x55f053dc3420_0;
    %assign/vec4 v0x55f053dc35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc3d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc2620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc49e0_0, 0;
    %load/vec4 v0x55f053dc4e60_0;
    %assign/vec4 v0x55f053dc4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc4c60_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
T_25.13 ;
T_25.12 ;
    %jmp T_25.10;
T_25.3 ;
    %load/vec4 v0x55f053dc3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
T_25.15 ;
    %jmp T_25.10;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc3c80_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
    %jmp T_25.10;
T_25.5 ;
    %load/vec4 v0x55f053dc3bc0_0;
    %assign/vec4 v0x55f053dc4600_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
    %jmp T_25.10;
T_25.6 ;
    %load/vec4 v0x55f053dc4920_0;
    %load/vec4 v0x55f053dc4780_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc2620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
T_25.17 ;
    %jmp T_25.10;
T_25.7 ;
    %load/vec4 v0x55f053dc4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dc4c60_0, 0;
T_25.19 ;
    %load/vec4 v0x55f053dc3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.21, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053dc2480_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
T_25.21 ;
    %jmp T_25.10;
T_25.8 ;
    %load/vec4 v0x55f053dc26e0_0;
    %load/vec4 v0x55f053dc23c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dc2620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f053dc4aa0_0, 0;
T_25.23 ;
    %jmp T_25.10;
T_25.10 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f053cfdaa0;
T_26 ;
    %wait E_0x55f053db51e0;
    %load/vec4 v0x55f053dbcfa0_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %load/vec4 v0x55f053dbcec0_0;
    %store/vec4 v0x55f053db5500_0, 0, 2;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_decode, S_0x55f053db5250;
    %store/vec4 v0x55f053dbc5d0_0, 0, 3;
    %load/vec4 v0x55f053dbbf30_0;
    %store/vec4 v0x55f053db5500_0, 0, 2;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_decode, S_0x55f053db5250;
    %store/vec4 v0x55f053dbbe50_0, 0, 3;
    %load/vec4 v0x55f053dbd7c0_0;
    %store/vec4 v0x55f053db5500_0, 0, 2;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_decode, S_0x55f053db5250;
    %store/vec4 v0x55f053dbd6e0_0, 0, 3;
    %jmp T_26.5;
T_26.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f053dbc5d0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f053dbbe50_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f053dbd6e0_0, 0, 3;
    %jmp T_26.5;
T_26.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f053dbc5d0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f053dbbe50_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55f053dbd6e0_0, 0, 3;
    %jmp T_26.5;
T_26.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f053dbc5d0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f053dbbe50_0, 0, 3;
    %load/vec4 v0x55f053dbebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_26.7, 8;
T_26.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_26.7, 8;
 ; End of false expr.
    %blend;
T_26.7;
    %store/vec4 v0x55f053dbd6e0_0, 0, 3;
    %jmp T_26.5;
T_26.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55f053dbc5d0_0, 0, 3;
    %load/vec4 v0x55f053dbebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %store/vec4 v0x55f053dbbe50_0, 0, 3;
    %load/vec4 v0x55f053dbebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_26.11, 8;
T_26.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_26.11, 8;
 ; End of false expr.
    %blend;
T_26.11;
    %store/vec4 v0x55f053dbd6e0_0, 0, 3;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55f053cfdaa0;
T_27 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053dbefe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dbf4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbf7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbf890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbf590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbf3f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbf590_0, 0;
    %load/vec4 v0x55f053dbf650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dbf4b0_0, 0;
    %load/vec4 v0x55f053dbd140_0;
    %assign/vec4 v0x55f053dbf7d0_0, 0;
    %load/vec4 v0x55f053dbd140_0;
    %assign/vec4 v0x55f053dbf890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbf3f0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55f053dbf3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dbf3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dbf4b0_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x55f053dbc4f0_0;
    %load/vec4 v0x55f053dbf4b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_27.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dbf4b0_0, 0;
    %load/vec4 v0x55f053dbf7d0_0;
    %assign/vec4 v0x55f053dbf890_0, 0;
    %load/vec4 v0x55f053dbf7d0_0;
    %inv;
    %assign/vec4 v0x55f053dbf7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dbf590_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x55f053dbf4b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dbf4b0_0, 0;
T_27.7 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55f053cfdaa0;
T_28 ;
    %wait E_0x55f053db5180;
    %load/vec4 v0x55f053dbe480_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbe980_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbdc80_0, 0, 4;
    %jmp T_28.4;
T_28.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f053dbfa10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053dbe980_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f053dbe060_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053dbdc80_0, 0, 4;
    %jmp T_28.4;
T_28.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55f053dbfa10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053dbfa10_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053dbe980_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55f053dbe060_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053dbdc80_0, 0, 4;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0x55f053dbfa10_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x55f053dbe980_0, 0, 4;
    %load/vec4 v0x55f053dbe060_0;
    %store/vec4 v0x55f053dbdc80_0, 0, 4;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55f053cfdaa0;
T_29 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053dbefe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dbfc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dbd560_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f053dbe480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dbfa10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f053dbc010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dbc290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dbda00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dbe140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbf650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dbd2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbeca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dbed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbe300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dbea60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55f053dbfd70_0;
    %assign/vec4 v0x55f053dbfc90_0, 0;
    %load/vec4 v0x55f053dbd620_0;
    %assign/vec4 v0x55f053dbd560_0, 0;
    %load/vec4 v0x55f053dbe560_0;
    %assign/vec4 v0x55f053dbe480_0, 0;
    %load/vec4 v0x55f053dbfaf0_0;
    %assign/vec4 v0x55f053dbfa10_0, 0;
    %load/vec4 v0x55f053dbc0f0_0;
    %assign/vec4 v0x55f053dbc010_0, 0;
    %load/vec4 v0x55f053dbc370_0;
    %assign/vec4 v0x55f053dbc290_0, 0;
    %load/vec4 v0x55f053dbdac0_0;
    %assign/vec4 v0x55f053dbda00_0, 0;
    %load/vec4 v0x55f053dbe220_0;
    %assign/vec4 v0x55f053dbe140_0, 0;
    %load/vec4 v0x55f053dbf710_0;
    %assign/vec4 v0x55f053dbf650_0, 0;
    %load/vec4 v0x55f053dbd3a0_0;
    %assign/vec4 v0x55f053dbd2c0_0, 0;
    %load/vec4 v0x55f053dbef20_0;
    %assign/vec4 v0x55f053dbeca0_0, 0;
    %load/vec4 v0x55f053dbee40_0;
    %assign/vec4 v0x55f053dbed60_0, 0;
    %load/vec4 v0x55f053dbe3c0_0;
    %assign/vec4 v0x55f053dbe300_0, 0;
    %load/vec4 v0x55f053dbeb20_0;
    %assign/vec4 v0x55f053dbea60_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55f053cfdaa0;
T_30 ;
    %wait E_0x55f053db5000;
    %load/vec4 v0x55f053dbfc90_0;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbe480_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbfa10_0;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
    %load/vec4 v0x55f053dbc010_0;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbc290_0;
    %store/vec4 v0x55f053dbc370_0, 0, 32;
    %load/vec4 v0x55f053dbda00_0;
    %store/vec4 v0x55f053dbdac0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbf210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dbf080_0, 0, 32;
    %load/vec4 v0x55f053dbd560_0;
    %store/vec4 v0x55f053dbd620_0, 0, 1;
    %load/vec4 v0x55f053dbd2c0_0;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
    %load/vec4 v0x55f053dbe300_0;
    %store/vec4 v0x55f053dbe3c0_0, 0, 1;
    %load/vec4 v0x55f053dbea60_0;
    %store/vec4 v0x55f053dbeb20_0, 0, 1;
    %load/vec4 v0x55f053dbeca0_0;
    %store/vec4 v0x55f053dbef20_0, 0, 1;
    %load/vec4 v0x55f053dbed60_0;
    %store/vec4 v0x55f053dbee40_0, 0, 4;
    %load/vec4 v0x55f053dbfc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %jmp T_30.13;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbd620_0, 0, 1;
    %load/vec4 v0x55f053dbfbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbc5d0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbcfa0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f053dbd480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
    %load/vec4 v0x55f053dbd8a0_0;
    %inv;
    %store/vec4 v0x55f053dbe3c0_0, 0, 1;
    %load/vec4 v0x55f053dbd8a0_0;
    %inv;
    %load/vec4 v0x55f053dbcfa0_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f053dbcfa0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f053dbcfa0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f053dbcfa0_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f053dbcfa0_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f053dbcfa0_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f053dbcfa0_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55f053dbeb20_0, 0, 1;
T_30.14 ;
    %jmp T_30.13;
T_30.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbd620_0, 0, 1;
    %load/vec4 v0x55f053dbd2c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.16, 4;
    %load/vec4 v0x55f053dbd2c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
    %jmp T_30.17;
T_30.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
T_30.17 ;
    %jmp T_30.13;
T_30.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %load/vec4 v0x55f053dbe480_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %load/vec4 v0x55f053dbf2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %load/vec4 v0x55f053dbfa10_0;
    %ix/getv 4, v0x55f053dbe480_0;
    %shiftl 4;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
T_30.18 ;
    %load/vec4 v0x55f053dbc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %load/vec4 v0x55f053dbc010_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f053dbe480_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbc0f0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbbc90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbbe50_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbbd70_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_30.26, 8;
    %load/vec4 v0x55f053dbbbb0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_30.27, 8;
T_30.26 ; End of true expr.
    %load/vec4 v0x55f053dbbd70_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_30.28, 9;
    %load/vec4 v0x55f053dbbbb0_0;
    %jmp/1 T_30.29, 9;
T_30.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_30.29, 9;
 ; End of false expr.
    %blend;
T_30.29;
    %jmp/0 T_30.27, 8;
 ; End of false expr.
    %blend;
T_30.27;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
    %jmp T_30.25;
T_30.24 ;
    %load/vec4 v0x55f053dbe8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbe7e0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
    %jmp T_30.31;
T_30.30 ;
    %load/vec4 v0x55f053dbdba0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbdba0_0;
    %store/vec4 v0x55f053dbdac0_0, 0, 4;
    %jmp T_30.33;
T_30.32 ;
    %load/vec4 v0x55f053dbe700_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.34, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_30.37, 8;
T_30.36 ; End of true expr.
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %jmp/0 T_30.37, 8;
 ; End of false expr.
    %blend;
T_30.37;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dbc370_0, 0, 32;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbef20_0, 0, 1;
    %jmp T_30.39;
T_30.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
T_30.39 ;
    %jmp T_30.35;
T_30.34 ;
    %load/vec4 v0x55f053dbcfa0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dbcfa0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dbcfa0_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dbcfa0_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %jmp T_30.41;
T_30.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f053dbd480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053dbea60_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.42, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_30.43, 8;
T_30.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_30.43, 8;
 ; End of false expr.
    %blend;
T_30.43;
    %add;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
T_30.41 ;
T_30.35 ;
T_30.33 ;
T_30.31 ;
T_30.25 ;
T_30.22 ;
T_30.20 ;
    %jmp T_30.13;
T_30.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %load/vec4 v0x55f053dbe480_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %load/vec4 v0x55f053dbf950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.44, 8;
    %load/vec4 v0x55f053dbfa10_0;
    %ix/getv 4, v0x55f053dbe480_0;
    %shiftl 4;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
T_30.44 ;
    %load/vec4 v0x55f053dbc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.46, 8;
    %load/vec4 v0x55f053dbc010_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f053dbe480_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbbc90_0;
    %load/vec4 v0x55f053dbc0f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbe8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbe7e0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
    %jmp T_30.51;
T_30.50 ;
    %load/vec4 v0x55f053dbdba0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbdba0_0;
    %store/vec4 v0x55f053dbdac0_0, 0, 4;
    %jmp T_30.53;
T_30.52 ;
    %load/vec4 v0x55f053dbe700_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.54, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_30.57, 8;
T_30.56 ; End of true expr.
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %jmp/0 T_30.57, 8;
 ; End of false expr.
    %blend;
T_30.57;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dbc370_0, 0, 32;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbef20_0, 0, 1;
    %jmp T_30.59;
T_30.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
T_30.59 ;
    %jmp T_30.55;
T_30.54 ;
    %load/vec4 v0x55f053dbcfa0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dbcfa0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_30.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %jmp T_30.61;
T_30.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f053dbd480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053dbea60_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.62, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_30.63, 8;
T_30.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_30.63, 8;
 ; End of false expr.
    %blend;
T_30.63;
    %add;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
T_30.61 ;
T_30.55 ;
T_30.53 ;
T_30.51 ;
T_30.48 ;
T_30.46 ;
    %jmp T_30.13;
T_30.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %load/vec4 v0x55f053dbe480_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %load/vec4 v0x55f053dbf950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.64, 8;
    %load/vec4 v0x55f053dbfa10_0;
    %ix/getv 4, v0x55f053dbe480_0;
    %shiftl 4;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
T_30.64 ;
    %load/vec4 v0x55f053dbc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.66, 8;
    %load/vec4 v0x55f053dbc010_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f053dbe480_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbc0f0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbdba0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbdba0_0;
    %store/vec4 v0x55f053dbdac0_0, 0, 4;
    %jmp T_30.71;
T_30.70 ;
    %load/vec4 v0x55f053dbe700_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.72, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_30.75, 8;
T_30.74 ; End of true expr.
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %jmp/0 T_30.75, 8;
 ; End of false expr.
    %blend;
T_30.75;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dbc370_0, 0, 32;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbef20_0, 0, 1;
    %jmp T_30.77;
T_30.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
T_30.77 ;
    %jmp T_30.73;
T_30.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f053dbd480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053dbea60_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.78, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_30.79, 8;
T_30.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_30.79, 8;
 ; End of false expr.
    %blend;
T_30.79;
    %add;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
T_30.73 ;
T_30.71 ;
T_30.68 ;
T_30.66 ;
    %jmp T_30.13;
T_30.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %load/vec4 v0x55f053dbcfa0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_30.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f053dbee40_0, 0, 4;
    %jmp T_30.81;
T_30.80 ;
    %load/vec4 v0x55f053dbcfa0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_30.82, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f053dbee40_0, 0, 4;
    %jmp T_30.83;
T_30.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbee40_0, 0, 4;
T_30.83 ;
T_30.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %jmp T_30.13;
T_30.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %load/vec4 v0x55f053dbc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.84, 8;
    %load/vec4 v0x55f053dbda00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.86, 4;
    %load/vec4 v0x55f053dbda00_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55f053dbdac0_0, 0, 4;
T_30.86 ;
    %load/vec4 v0x55f053dbda00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.88, 4;
    %load/vec4 v0x55f053dbe700_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053dbe560_0, 0, 3;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_30.93, 8;
T_30.92 ; End of true expr.
    %load/vec4 v0x55f053dbff10_0;
    %jmp/0 T_30.93, 8;
 ; End of false expr.
    %blend;
T_30.93;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_30.95, 8;
T_30.94 ; End of true expr.
    %load/vec4 v0x55f053dbd6e0_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %jmp/0 T_30.95, 8;
 ; End of false expr.
    %blend;
T_30.95;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dbc370_0, 0, 32;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.97, 8;
T_30.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.97, 8;
 ; End of false expr.
    %blend;
T_30.97;
    %store/vec4 v0x55f053dbef20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbee40_0, 0, 4;
    %jmp T_30.91;
T_30.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f053dbd480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053dbea60_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.98, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_30.99, 8;
T_30.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_30.99, 8;
 ; End of false expr.
    %blend;
T_30.99;
    %add;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
T_30.91 ;
T_30.88 ;
T_30.84 ;
    %jmp T_30.13;
T_30.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_30.101, 8;
T_30.100 ; End of true expr.
    %load/vec4 v0x55f053dbe480_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %jmp/0 T_30.101, 8;
 ; End of false expr.
    %blend;
T_30.101;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %load/vec4 v0x55f053dbd8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.102, 8;
    %load/vec4 v0x55f053dbed60_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dbeca0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.104, 8;
    %load/vec4 v0x55f053dbf2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.106, 8;
    %load/vec4 v0x55f053dbfa10_0;
    %ix/getv 4, v0x55f053dbe480_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55f053dbdc80_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
T_30.106 ;
T_30.104 ;
    %load/vec4 v0x55f053dbc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.108, 8;
    %load/vec4 v0x55f053dbed60_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_30.110, 4;
    %load/vec4 v0x55f053dbed60_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55f053dbee40_0, 0, 4;
    %jmp T_30.111;
T_30.110 ;
    %load/vec4 v0x55f053dbeca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.112, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbef20_0, 0, 1;
    %jmp T_30.113;
T_30.112 ;
    %load/vec4 v0x55f053dbc010_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f053dbe480_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbc0f0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.114, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbc290_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f053dbc370_0, 0, 32;
    %load/vec4 v0x55f053dbf170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.116, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbf210_0, 0, 1;
    %load/vec4 v0x55f053dbfaf0_0;
    %store/vec4 v0x55f053dbf080_0, 0, 32;
T_30.116 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
T_30.114 ;
    %load/vec4 v0x55f053dbe700_0;
    %load/vec4 v0x55f053dbc370_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.118, 5;
    %load/vec4 v0x55f053dc0170_0;
    %load/vec4 v0x55f053dbd200_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.120, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %jmp T_30.121;
T_30.120 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f053dbd480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053dbea60_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.122, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_30.123, 8;
T_30.122 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_30.123, 8;
 ; End of false expr.
    %blend;
T_30.123;
    %add;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
T_30.121 ;
T_30.118 ;
T_30.113 ;
T_30.111 ;
T_30.108 ;
    %jmp T_30.103;
T_30.102 ;
    %load/vec4 v0x55f053dbf950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.124, 8;
    %load/vec4 v0x55f053dbfa10_0;
    %ix/getv 4, v0x55f053dbe480_0;
    %shiftl 4;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
T_30.124 ;
    %load/vec4 v0x55f053dbc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.126, 8;
    %load/vec4 v0x55f053dbc010_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f053dbe480_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbc0f0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.128, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f053dbc0f0_0, 0, 6;
    %load/vec4 v0x55f053dbc290_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55f053dbc370_0, 0, 32;
    %load/vec4 v0x55f053dbc290_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55f053dbe700_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55f053dbfff0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.130, 8;
    %load/vec4 v0x55f053dbff10_0;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
    %jmp T_30.131;
T_30.130 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
T_30.131 ;
T_30.128 ;
    %load/vec4 v0x55f053dbe700_0;
    %load/vec4 v0x55f053dbc370_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.132, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f053dbd480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053dbea60_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.134, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_30.135, 8;
T_30.134 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_30.135, 8;
 ; End of false expr.
    %blend;
T_30.135;
    %add;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
T_30.132 ;
T_30.126 ;
T_30.103 ;
    %jmp T_30.13;
T_30.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %load/vec4 v0x55f053dbe480_0;
    %store/vec4 v0x55f053db58c0_0, 0, 3;
    %callf/vec4 TD_irq_dma_tb.dut.u_qspi_fsm.lane_mask, S_0x55f053db55e0;
    %store/vec4 v0x55f053dbe220_0, 0, 4;
    %load/vec4 v0x55f053dbff10_0;
    %store/vec4 v0x55f053dbfaf0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %jmp T_30.13;
T_30.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbd620_0, 0, 1;
    %load/vec4 v0x55f053dbd200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.136, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %load/vec4 v0x55f053dbd480_0;
    %pad/u 8;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
T_30.136 ;
    %jmp T_30.13;
T_30.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dbd620_0, 0, 1;
    %load/vec4 v0x55f053dbd2c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_30.138, 4;
    %load/vec4 v0x55f053dbd2c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
    %jmp T_30.139;
T_30.138 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
T_30.139 ;
    %jmp T_30.13;
T_30.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbd620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dbf710_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053dbfd70_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55f053dbd480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f053dbea60_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.140, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_30.141, 8;
T_30.140 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_30.141, 8;
 ; End of false expr.
    %blend;
T_30.141;
    %add;
    %store/vec4 v0x55f053dbd3a0_0, 0, 8;
    %jmp T_30.13;
T_30.13 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55f053dd3c40;
T_31 ;
    %wait E_0x55f053c26fe0;
    %load/vec4 v0x55f053dd54f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd5290_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x55f053dd5290_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x55f053dd5290_0;
    %add;
    %ix/getv/s 3, v0x55f053dd5290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053dd5370, 0, 4;
    %load/vec4 v0x55f053dd5290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f053dd5290_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd4c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd5b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd4fd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053dd4f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd48e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd58a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053dd5790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd5430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd4b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd5110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd51d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55f053dd5110_0;
    %nor/r;
    %assign/vec4 v0x55f053dd4c90_0, 0;
    %load/vec4 v0x55f053dd51d0_0;
    %nor/r;
    %assign/vec4 v0x55f053dd5b30_0, 0;
    %load/vec4 v0x55f053dd58a0_0;
    %nor/r;
    %assign/vec4 v0x55f053dd48e0_0, 0;
    %load/vec4 v0x55f053dd4c90_0;
    %load/vec4 v0x55f053dd4d30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x55f053dd4a90_0;
    %assign/vec4 v0x55f053dd4b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd5110_0, 0;
T_31.4 ;
    %load/vec4 v0x55f053dd5b30_0;
    %load/vec4 v0x55f053dd5dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd51d0_0, 0;
    %load/vec4 v0x55f053dd5940_0;
    %assign/vec4 v0x55f053dd5a50_0, 0;
    %load/vec4 v0x55f053dd5bd0_0;
    %assign/vec4 v0x55f053dd5ce0_0, 0;
T_31.6 ;
    %load/vec4 v0x55f053dd4fd0_0;
    %load/vec4 v0x55f053dd4e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd4fd0_0, 0;
T_31.8 ;
    %load/vec4 v0x55f053dd5110_0;
    %load/vec4 v0x55f053dd51d0_0;
    %and;
    %load/vec4 v0x55f053dd4fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %fork t_3, S_0x55f053dd41d0;
    %jmp t_2;
    .scope S_0x55f053dd41d0;
t_3 ;
    %load/vec4 v0x55f053dd4b80_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55f053dd43d0_0, 0, 32;
    %load/vec4 v0x55f053dd5ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x55f053dd5a50_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x55f053dd43d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053dd5370, 0, 4;
T_31.12 ;
    %load/vec4 v0x55f053dd5ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %load/vec4 v0x55f053dd5a50_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x55f053dd43d0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053dd5370, 4, 5;
T_31.14 ;
    %load/vec4 v0x55f053dd5ce0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %load/vec4 v0x55f053dd5a50_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x55f053dd43d0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053dd5370, 4, 5;
T_31.16 ;
    %load/vec4 v0x55f053dd5ce0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %load/vec4 v0x55f053dd5a50_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x55f053dd43d0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053dd5370, 4, 5;
T_31.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053dd4f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd4fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd5110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd51d0_0, 0;
    %end;
    .scope S_0x55f053dd3c40;
t_2 %join;
T_31.10 ;
    %load/vec4 v0x55f053dd48e0_0;
    %load/vec4 v0x55f053dd49a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %fork t_5, S_0x55f053dd44d0;
    %jmp t_4;
    .scope S_0x55f053dd44d0;
t_5 ;
    %load/vec4 v0x55f053dd47b0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55f053dd46d0_0, 0, 32;
    %ix/getv/s 4, v0x55f053dd46d0_0;
    %load/vec4a v0x55f053dd5370, 4;
    %assign/vec4 v0x55f053dd5430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053dd5790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd58a0_0, 0;
    %end;
    .scope S_0x55f053dd3c40;
t_4 %join;
T_31.20 ;
    %load/vec4 v0x55f053dd58a0_0;
    %load/vec4 v0x55f053dd56a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd58a0_0, 0;
T_31.22 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55f053d23400;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f053dd39a0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x55f053dd2a30_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f053dd25f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f053dd31f0_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55f053dd2350_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f053dd2f50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f053dd3720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f053dd37e0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dd2db0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f053dd2790_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dd26d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dd38c0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f053dd2950_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd2430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd3110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd3030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd2510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dd3a80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd2870_0, 0, 32;
    %end;
    .thread T_32, $init;
    .scope S_0x55f053d23400;
T_33 ;
    %fork t_7, S_0x55f053dd0fd0;
    %jmp t_6;
    .scope S_0x55f053dd0fd0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd1180_0, 0, 32;
T_33.0 ;
    %load/vec4 v0x55f053dd1180_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_33.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55f053dd1180_0;
    %store/vec4a v0x55f053dd2e90, 4, 0;
    %load/vec4 v0x55f053dd1180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f053dd1180_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dd3a80_0, 0, 1;
    %end;
    .scope S_0x55f053d23400;
t_6 %join;
    %end;
    .thread T_33;
    .scope S_0x55f053d23400;
T_34 ;
    %wait E_0x55f053dd0f70;
    %load/vec4 v0x55f053dd3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x55f053dd2870_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2870_0, 0;
    %load/vec4 v0x55f053dd2870_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_34.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd3a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2870_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053dd39a0_0, 4, 5;
T_34.2 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55f053d23400;
T_35 ;
    %wait E_0x55f053d33920;
    %load/vec4 v0x55f053dd32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f053dd26d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dd3720_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55f053dd38c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_35.11, 6;
    %jmp T_35.12;
T_35.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
    %jmp T_35.12;
T_35.3 ;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_35.13, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd25f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2510_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_35.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_35.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_35.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_35.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_35.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %jmp T_35.32;
T_35.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f053dd2950_0, 0;
    %load/vec4 v0x55f053dd2a30_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.32;
T_35.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %load/vec4 v0x55f053dd39a0_0;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.32;
T_35.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053dd39a0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %jmp T_35.32;
T_35.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f053dd39a0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %jmp T_35.32;
T_35.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f053dd2350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dd3720_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.34, 8;
T_35.33 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_35.36, 9;
T_35.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.36, 9;
 ; End of false expr.
    %blend;
T_35.36;
    %jmp/0 T_35.34, 8;
 ; End of false expr.
    %blend;
T_35.34;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_35.38, 8;
T_35.37 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.40, 9;
T_35.39 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_35.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.42, 10;
T_35.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_35.42, 10;
 ; End of false expr.
    %blend;
T_35.42;
    %jmp/0 T_35.40, 9;
 ; End of false expr.
    %blend;
T_35.40;
    %jmp/0 T_35.38, 8;
 ; End of false expr.
    %blend;
T_35.38;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %jmp T_35.32;
T_35.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f053dd2350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dd3720_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.44, 8;
T_35.43 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_35.46, 9;
T_35.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.46, 9;
 ; End of false expr.
    %blend;
T_35.46;
    %jmp/0 T_35.44, 8;
 ; End of false expr.
    %blend;
T_35.44;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_35.48, 8;
T_35.47 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.50, 9;
T_35.49 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_35.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.52, 10;
T_35.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_35.52, 10;
 ; End of false expr.
    %blend;
T_35.52;
    %jmp/0 T_35.50, 9;
 ; End of false expr.
    %blend;
T_35.50;
    %jmp/0 T_35.48, 8;
 ; End of false expr.
    %blend;
T_35.48;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %jmp T_35.32;
T_35.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f053dd2350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dd3720_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.54, 8;
T_35.53 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_35.56, 9;
T_35.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.56, 9;
 ; End of false expr.
    %blend;
T_35.56;
    %jmp/0 T_35.54, 8;
 ; End of false expr.
    %blend;
T_35.54;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_35.58, 8;
T_35.57 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.60, 9;
T_35.59 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_35.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.62, 10;
T_35.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_35.62, 10;
 ; End of false expr.
    %blend;
T_35.62;
    %jmp/0 T_35.60, 9;
 ; End of false expr.
    %blend;
T_35.60;
    %jmp/0 T_35.58, 8;
 ; End of false expr.
    %blend;
T_35.58;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %jmp T_35.32;
T_35.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f053dd2350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dd3720_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.64, 8;
T_35.63 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_35.66, 9;
T_35.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.66, 9;
 ; End of false expr.
    %blend;
T_35.66;
    %jmp/0 T_35.64, 8;
 ; End of false expr.
    %blend;
T_35.64;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_35.68, 8;
T_35.67 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.70, 9;
T_35.69 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_35.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.72, 10;
T_35.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_35.72, 10;
 ; End of false expr.
    %blend;
T_35.72;
    %jmp/0 T_35.70, 9;
 ; End of false expr.
    %blend;
T_35.70;
    %jmp/0 T_35.68, 8;
 ; End of false expr.
    %blend;
T_35.68;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %jmp T_35.32;
T_35.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f053dd2350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dd3720_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.74, 8;
T_35.73 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_35.76, 9;
T_35.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.76, 9;
 ; End of false expr.
    %blend;
T_35.76;
    %jmp/0 T_35.74, 8;
 ; End of false expr.
    %blend;
T_35.74;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_35.78, 8;
T_35.77 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.80, 9;
T_35.79 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_35.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.82, 10;
T_35.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_35.82, 10;
 ; End of false expr.
    %blend;
T_35.82;
    %jmp/0 T_35.80, 9;
 ; End of false expr.
    %blend;
T_35.80;
    %jmp/0 T_35.78, 8;
 ; End of false expr.
    %blend;
T_35.78;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %jmp T_35.32;
T_35.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f053dd2350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dd3720_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.84, 8;
T_35.83 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_35.86, 9;
T_35.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.86, 9;
 ; End of false expr.
    %blend;
T_35.86;
    %jmp/0 T_35.84, 8;
 ; End of false expr.
    %blend;
T_35.84;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_35.88, 8;
T_35.87 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_35.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.90, 9;
T_35.89 ; End of true expr.
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_35.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_35.92, 10;
T_35.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_35.92, 10;
 ; End of false expr.
    %blend;
T_35.92;
    %jmp/0 T_35.90, 9;
 ; End of false expr.
    %blend;
T_35.90;
    %jmp/0 T_35.88, 8;
 ; End of false expr.
    %blend;
T_35.88;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %jmp T_35.32;
T_35.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %load/vec4 v0x55f053dd39a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.93, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.96, 8;
T_35.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.96, 8;
 ; End of false expr.
    %blend;
T_35.96;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %jmp T_35.94;
T_35.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
T_35.94 ;
    %jmp T_35.32;
T_35.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %load/vec4 v0x55f053dd39a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.97, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.99, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.100, 8;
T_35.99 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.100, 8;
 ; End of false expr.
    %blend;
T_35.100;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %jmp T_35.98;
T_35.97 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
T_35.98 ;
    %jmp T_35.32;
T_35.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f053dd2790_0, 0;
    %load/vec4 v0x55f053dd39a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.101, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd31f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.103, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_35.104, 8;
T_35.103 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_35.104, 8;
 ; End of false expr.
    %blend;
T_35.104;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %jmp T_35.102;
T_35.101 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
T_35.102 ;
    %jmp T_35.32;
T_35.28 ;
    %load/vec4 v0x55f053dd39a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.105, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %jmp T_35.106;
T_35.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
T_35.106 ;
    %jmp T_35.32;
T_35.29 ;
    %load/vec4 v0x55f053dd39a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.107, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %jmp T_35.108;
T_35.107 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
T_35.108 ;
    %jmp T_35.32;
T_35.30 ;
    %load/vec4 v0x55f053dd39a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.109, 8;
    %fork t_9, S_0x55f053dd1280;
    %jmp t_8;
    .scope S_0x55f053dd1280;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd1480_0, 0, 32;
T_35.111 ;
    %load/vec4 v0x55f053dd1480_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_35.112, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55f053dd1480_0;
    %store/vec4a v0x55f053dd2e90, 4, 0;
    %load/vec4 v0x55f053dd1480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f053dd1480_0, 0, 32;
    %jmp T_35.111;
T_35.112 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd3a80_0, 0;
    %end;
    .scope S_0x55f053d23400;
t_8 %join;
    %jmp T_35.110;
T_35.109 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
T_35.110 ;
    %jmp T_35.32;
T_35.32 ;
    %pop/vec4 1;
T_35.13 ;
    %jmp T_35.12;
T_35.4 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_35.113, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
    %jmp T_35.114;
T_35.113 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_35.115, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
    %jmp T_35.116;
T_35.115 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_35.117, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
T_35.117 ;
T_35.116 ;
T_35.114 ;
    %load/vec4 v0x55f053dd2430_0;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_35.119, 8;
    %load/vec4 v0x55f053dd2350_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_35.121, 8;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_35.122, 8;
T_35.121 ; End of true expr.
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_35.123, 9;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_35.124, 9;
T_35.123 ; End of true expr.
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_35.124, 9;
 ; End of false expr.
    %blend;
T_35.124;
    %jmp/0 T_35.122, 8;
 ; End of false expr.
    %blend;
T_35.122;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd2350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f053dd3720_0, 0;
    %load/vec4 v0x55f053dd2510_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2510_0, 0;
    %load/vec4 v0x55f053dd2510_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_35.125, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_35.127, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %jmp T_35.128;
T_35.127 ;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_35.129, 4;
    %fork t_11, S_0x55f053dd1560;
    %jmp t_10;
    .scope S_0x55f053dd1560;
t_11 ;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_35.131, 4;
    %load/vec4 v0x55f053dd3030_0;
    %store/vec4 v0x55f053dd1770_0, 0, 32;
T_35.133 ;
    %load/vec4 v0x55f053dd1770_0;
    %load/vec4 v0x55f053dd3030_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_35.134, 5;
    %load/vec4 v0x55f053dd1770_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_35.135, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55f053dd1770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053dd2e90, 0, 4;
T_35.135 ;
    %load/vec4 v0x55f053dd1770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f053dd1770_0, 0, 32;
    %jmp T_35.133;
T_35.134 ;
    %jmp T_35.132;
T_35.131 ;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_35.137, 4;
    %load/vec4 v0x55f053dd3030_0;
    %store/vec4 v0x55f053dd1770_0, 0, 32;
T_35.139 ;
    %load/vec4 v0x55f053dd1770_0;
    %load/vec4 v0x55f053dd3030_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_35.140, 5;
    %load/vec4 v0x55f053dd1770_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_35.141, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55f053dd1770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053dd2e90, 0, 4;
T_35.141 ;
    %load/vec4 v0x55f053dd1770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f053dd1770_0, 0, 32;
    %jmp T_35.139;
T_35.140 ;
T_35.137 ;
T_35.132 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd3a80_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %end;
    .scope S_0x55f053d23400;
t_10 %join;
    %jmp T_35.130;
T_35.129 ;
    %load/vec4 v0x55f053dd2790_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.143, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %jmp T_35.144;
T_35.143 ;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.145, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_35.146, 8;
T_35.145 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_35.146, 8;
 ; End of false expr.
    %blend;
T_35.146;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2510_0, 0;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_35.147, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.148;
T_35.147 ;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_35.149, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.150;
T_35.149 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_35.151, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.152;
T_35.151 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_35.153, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.154;
T_35.153 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
T_35.154 ;
T_35.152 ;
T_35.150 ;
T_35.148 ;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_35.155, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f053dd2db0_0, 0;
T_35.155 ;
    %ix/getv 4, v0x55f053dd2350_0;
    %load/vec4a v0x55f053dd2e90, 4;
    %assign/vec4 v0x55f053dd37e0_0, 0;
T_35.144 ;
T_35.130 ;
T_35.128 ;
T_35.125 ;
T_35.119 ;
    %jmp T_35.12;
T_35.5 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_35.157, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
    %jmp T_35.158;
T_35.157 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_35.159, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
    %jmp T_35.160;
T_35.159 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_35.161, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
T_35.161 ;
T_35.160 ;
T_35.158 ;
    %load/vec4 v0x55f053dd2430_0;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.163, 5;
    %load/vec4 v0x55f053dd3720_0;
    %assign/vec4 v0x55f053dd2f50_0, 0;
    %load/vec4 v0x55f053dd3720_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f053dd26d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
T_35.163 ;
    %jmp T_35.12;
T_35.6 ;
    %load/vec4 v0x55f053dd2430_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %load/vec4 v0x55f053dd2790_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_35.165, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_35.167, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_35.168, 8;
T_35.167 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_35.168, 8;
 ; End of false expr.
    %blend;
T_35.168;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_35.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f053dd2db0_0, 0;
    %jmp T_35.170;
T_35.169 ;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_35.171, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd2db0_0, 0;
T_35.171 ;
T_35.170 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_35.173, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.174;
T_35.173 ;
    %load/vec4 v0x55f053dd25f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_35.175, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.176;
T_35.175 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_35.177, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.178;
T_35.177 ;
    %load/vec4 v0x55f053dd2db0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_35.179, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
    %jmp T_35.180;
T_35.179 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f053dd2cd0_0, 0;
T_35.180 ;
T_35.178 ;
T_35.176 ;
T_35.174 ;
    %ix/getv 4, v0x55f053dd2350_0;
    %load/vec4a v0x55f053dd2e90, 4;
    %assign/vec4 v0x55f053dd37e0_0, 0;
T_35.165 ;
    %jmp T_35.12;
T_35.7 ;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.181, 4;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %jmp T_35.182;
T_35.181 ;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_35.183, 4;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %jmp T_35.184;
T_35.183 ;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_35.185, 4;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
T_35.185 ;
T_35.184 ;
T_35.182 ;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_35.187, 8;
    %load/vec4 v0x55f053dd2350_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55f053dd2350_0, 0;
    %load/vec4 v0x55f053dd2350_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55f053dd2e90, 4;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd26d0_0;
    %nor/r;
    %load/vec4 v0x55f053dd2510_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x55f053dd2350_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.189, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
T_35.189 ;
    %load/vec4 v0x55f053dd2510_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2510_0, 0;
T_35.187 ;
    %jmp T_35.12;
T_35.8 ;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.191, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
    %jmp T_35.192;
T_35.191 ;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_35.193, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
    %jmp T_35.194;
T_35.193 ;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_35.195, 4;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f053dd3720_0, 0;
T_35.195 ;
T_35.194 ;
T_35.192 ;
    %load/vec4 v0x55f053dd2430_0;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55f053dd2430_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_35.197, 8;
    %load/vec4 v0x55f053dd2350_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55f053dd2350_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.199, 8;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.201, 8;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_35.202, 8;
T_35.201 ; End of true expr.
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_35.203, 9;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_35.204, 9;
T_35.203 ; End of true expr.
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_35.204, 9;
 ; End of false expr.
    %blend;
T_35.204;
    %jmp/0 T_35.202, 8;
 ; End of false expr.
    %blend;
T_35.202;
    %ix/getv 3, v0x55f053dd2350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f053dd2e90, 0, 4;
    %load/vec4 v0x55f053dd2350_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55f053dd2350_0, 0;
T_35.199 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2510_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f053dd3a80_0, 0;
T_35.197 ;
    %jmp T_35.12;
T_35.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
    %jmp T_35.12;
T_35.10 ;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_35.205, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd39a0_0;
    %assign/vec4 v0x55f053dd37e0_0, 0;
T_35.205 ;
    %jmp T_35.12;
T_35.11 ;
    %load/vec4 v0x55f053dd37e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd2bf0_0, 4, 1;
    %load/vec4 v0x55f053dd37e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2430_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_35.207, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f053dd2430_0, 0;
    %load/vec4 v0x55f053dd2950_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_35.209, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f053dd2950_0, 0;
    %load/vec4 v0x55f053dd2a30_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %jmp T_35.210;
T_35.209 ;
    %load/vec4 v0x55f053dd2950_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_35.211, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f053dd2950_0, 0;
    %load/vec4 v0x55f053dd2a30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55f053dd37e0_0, 0;
    %jmp T_35.212;
T_35.211 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f053dd38c0_0, 0;
T_35.212 ;
T_35.210 ;
T_35.207 ;
    %jmp T_35.12;
T_35.12 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55f053d23400;
T_36 ;
    %wait E_0x55f053ccf670;
    %load/vec4 v0x55f053dd3a80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f053dd39a0_0, 4, 1;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f053dd31f0_0, 0, 8;
    %load/vec4 v0x55f053dd2430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f053dd3110_0, 0, 32;
    %load/vec4 v0x55f053dd2350_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_36.0, 8;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0x55f053dd2db0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0x55f053dd3720_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f053dd2b10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55f053dd3030_0, 0, 32;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55f053cbdd30;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dd6890_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x55f053cbdd30;
T_38 ;
    %delay 5000, 0;
    %load/vec4 v0x55f053dd6890_0;
    %inv;
    %store/vec4 v0x55f053dd6890_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55f053cbdd30;
T_39 ;
    %vpi_call/w 3 69 "$dumpfile", "irq_dma_tb.vcd" {0 0 0};
    %vpi_call/w 3 70 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55f053cbdd30 {0 0 0};
    %delay 4230196224, 6;
    %vpi_call/w 3 71 "$display", "[irq_dma_tb] Global timeout" {0 0 0};
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x55f053cbdd30;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dd7f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dd7d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dd8260_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55f053dd7c90_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd8150_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053dd8090_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053dd8350_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_40.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_40.1, 5;
    %jmp/1 T_40.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55f053c27220;
    %jmp T_40.0;
T_40.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053dd8350_0, 0, 1;
    %delay 900000000, 0;
    %fork TD_irq_dma_tb.ctrl_enable, S_0x55f053d20870;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 159, 0, 8;
    %store/vec4 v0x55f053d2d170_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f053d3d990_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f053d0f290_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053b93520_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55f053daebc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053daa640_0, 0, 1;
    %fork TD_irq_dma_tb.cfg_cmd, S_0x55f053d23bc0;
    %join;
    %fork TD_irq_dma_tb.ctrl_trigger, S_0x55f053d31170;
    %join;
    %fork t_13, S_0x55f053dd66b0;
    %jmp t_12;
    .scope S_0x55f053dd66b0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd6b00_0, 0, 32;
T_40.2 ;
    %load/vec4 v0x55f053dd6b00_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_40.3, 5;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55f053d7b5a0_0, 0, 12;
    %fork TD_irq_dma_tb.apb_read, S_0x55f053d34860;
    %join;
    %load/vec4 v0x55f053d40db0_0;
    %store/vec4 v0x55f053dd6a60_0, 0, 32;
    %load/vec4 v0x55f053dd6a60_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_40.4, 4;
    %disable S_0x55f053dd66b0;
T_40.4 ;
    %wait E_0x55f053c27220;
    %load/vec4 v0x55f053dd6b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f053dd6b00_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %end;
    .scope S_0x55f053cbdd30;
t_12 %join;
    %fork TD_irq_dma_tb.pop_rx, S_0x55f053dd61b0;
    %join;
    %load/vec4 v0x55f053dd3f60_0;
    %store/vec4 v0x55f053dd6a60_0, 0, 32;
    %load/vec4 v0x55f053dd6cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %vpi_call/w 3 141 "$fatal", 32'sb00000000000000000000000000000001, "IRQ not asserted after CMD_DONE" {0 0 0};
T_40.6 ;
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x55f053d7b5a0_0, 0, 12;
    %fork TD_irq_dma_tb.apb_read, S_0x55f053d34860;
    %join;
    %load/vec4 v0x55f053d40db0_0;
    %store/vec4 v0x55f053dd6a60_0, 0, 32;
    %load/vec4 v0x55f053dd6a60_0;
    %parti/s 1, 0, 2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_40.8, 6;
    %vpi_call/w 3 142 "$fatal", 32'sb00000000000000000000000000000001, "INT_STAT[0] not set" {0 0 0};
T_40.8 ;
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x55f053d7b5a0_0, 0, 12;
    %fork TD_irq_dma_tb.apb_read, S_0x55f053d34860;
    %join;
    %load/vec4 v0x55f053d40db0_0;
    %store/vec4 v0x55f053dd6a60_0, 0, 32;
    %load/vec4 v0x55f053dd6a60_0;
    %parti/s 1, 0, 2;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_40.10, 6;
    %vpi_call/w 3 144 "$fatal", 32'sb00000000000000000000000000000001, "INT_STAT[0] not cleared" {0 0 0};
T_40.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f053d1eb30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f053da89b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053d101c0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55f053ba1e60_0, 0, 32;
    %fork TD_irq_dma_tb.cfg_dma, S_0x55f053d267d0;
    %join;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x55f053d2d170_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f053d3d990_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f053d0f290_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053b93520_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55f053daebc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f053daa640_0, 0, 1;
    %fork TD_irq_dma_tb.cfg_cmd, S_0x55f053d23bc0;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %fork t_15, S_0x55f053dd64d0;
    %jmp t_14;
    .scope S_0x55f053dd64d0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f053dd6b00_0, 0, 32;
T_40.12 ;
    %load/vec4 v0x55f053dd6b00_0;
    %cmpi/s 400000, 0, 32;
    %jmp/0xz T_40.13, 5;
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x55f053d7b5a0_0, 0, 12;
    %fork TD_irq_dma_tb.apb_read, S_0x55f053d34860;
    %join;
    %load/vec4 v0x55f053d40db0_0;
    %store/vec4 v0x55f053dd6a60_0, 0, 32;
    %load/vec4 v0x55f053dd6a60_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.14, 4;
    %disable S_0x55f053dd64d0;
T_40.14 ;
    %wait E_0x55f053c27220;
    %load/vec4 v0x55f053dd6b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f053dd6b00_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %end;
    .scope S_0x55f053cbdd30;
t_14 %join;
    %load/vec4 v0x55f053dd6a60_0;
    %parti/s 1, 1, 2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_40.16, 6;
    %vpi_call/w 3 157 "$fatal", 32'sb00000000000000000000000000000001, "DMA_DONE not observed" {0 0 0};
T_40.16 ;
    %load/vec4 v0x55f053dd6cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.18, 8;
    %vpi_call/w 3 158 "$fatal", 32'sb00000000000000000000000000000001, "IRQ not asserted after DMA_DONE" {0 0 0};
T_40.18 ;
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x55f053d3fc50_0, 0, 12;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55f053d3eaf0_0, 0, 32;
    %fork TD_irq_dma_tb.apb_write, S_0x55f053d237e0;
    %join;
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x55f053d7b5a0_0, 0, 12;
    %fork TD_irq_dma_tb.apb_read, S_0x55f053d34860;
    %join;
    %load/vec4 v0x55f053d40db0_0;
    %store/vec4 v0x55f053dd6a60_0, 0, 32;
    %load/vec4 v0x55f053dd6a60_0;
    %parti/s 1, 1, 2;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_40.20, 6;
    %vpi_call/w 3 160 "$fatal", 32'sb00000000000000000000000000000001, "INT_STAT[1] not cleared" {0 0 0};
T_40.20 ;
    %vpi_call/w 3 162 "$display", "irq_dma_tb: passed" {0 0 0};
    %vpi_call/w 3 163 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/irq_dma_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
    "src/axi4_ram_slave.v";
