

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Wed Apr 12 00:07:42 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        fir
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir                |     -|  1.07|       30|  300.000|         -|       31|     -|        no|     -|  2 (~0%)|  155 (~0%)|  303 (~0%)|    -|
    | + fir_Pipeline_TDL  |     -|  5.76|       12|  120.000|         -|       12|     -|        no|     -|        -|   11 (~0%)|   59 (~0%)|    -|
    |  o TDL              |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|        -|          -|          -|    -|
    | + fir_Pipeline_MAC  |     -|  1.07|       13|  130.000|         -|       13|     -|        no|     -|  2 (~0%)|   72 (~0%)|  124 (~0%)|    -|
    |  o MAC              |     -|  7.30|       11|  110.000|         2|        1|    11|       yes|     -|        -|          -|          -|    -|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_vld  | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+----------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------+-----+--------+----------+-----+--------+---------+
| + fir                    | 2   |        |          |     |        |         |
|  + fir_Pipeline_TDL      | 0   |        |          |     |        |         |
|    add_ln12_fu_70_p2     | -   |        | add_ln12 | add | fabric | 0       |
|  + fir_Pipeline_MAC      | 2   |        |          |     |        |         |
|    mul_11s_32s_32_1_1_U2 | 2   |        | mul_ln23 | mul | auto   | 0       |
|    acc_1_fu_122_p2       | -   |        | acc_1    | add | fabric | 0       |
|    add_ln21_fu_102_p2    | -   |        | add_ln21 | add | fabric | 0       |
+--------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+---------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+---------------------+------+------+--------+---------------+---------+------+---------+
| + fir               | 0    | 0    |        |               |         |      |         |
|   shift_reg_U       | -    | -    |        | shift_reg     | ram_s2p | auto | 1       |
|  + fir_Pipeline_MAC | 0    | 0    |        |               |         |      |         |
|    fir_int_int_c_U  | -    | -    |        | fir_int_int_c | rom_1p  | auto | 1       |
+---------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------------------+
| Type     | Options | Location                            |
+----------+---------+-------------------------------------+
| pipeline | II=1    | 5.loop_pipelining/fir.cpp:13 in fir |
| pipeline | II=1    | 5.loop_pipelining/fir.cpp:22 in fir |
+----------+---------+-------------------------------------+


