// This is a code snippet in Verilog that implements a synchronous 4-bit Up/Down Counter
module up_down_counter(
	input clk, // input clock signal
	input up_down, // input control signal for count direction
	input reset, // input reset signal
	output reg[3:0] count // output 4-bit count value
);

always @(posedge clk, posedge reset)
begin
	if (reset) // reset counter if reset signal is high
		count <= 0;
	else if (up_down) // if control signal is high, count up
		count <= count + 1;
	else // if control signal is low, count down
		count <= count - 1;
end

endmodule