============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Fri Dec 20 17:30:20 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project demo_1st.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file ../../01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/demo_1st_top.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in ../../01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'crc_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(25)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in ../../01_src/01_rtl/biss_controll.v(29)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control_in.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 26 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/demo_1st_gate.db" in  1.418611s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (100.2%)

RUN-1004 : used memory is 237 MB, reserved memory is 216 MB, peak memory is 240 MB
RUN-1002 : start command "read_sdc ../../01_src/04_pin/demo_1st.sdc"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "create_clock -name sys_clk_50m -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: sys_clk_50m, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 8.0000 [get_pins {u1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_50m -multiply_by 8.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 4.0000 [get_pins {u1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_50m -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[2]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 2.0000 [get_pins {u1_pll/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[2] -source  -master_clock sys_clk_50m -multiply_by 2.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[3]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -divide_by 10.0000 [get_pins {u1_pll/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[3] -source  -master_clock sys_clk_50m -divide_by 10.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model demo_1st_top
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[5] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[5]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[4] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[4]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[3] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[3]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[2] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[2]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[1] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[1]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[0] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[0]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11189/1 useful/useless nets, 5438/0 useful/useless insts
SYN-4016 : Net u4_setio/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4016 : Net rst_n driven by BUFG (2008 clock/control pins, 0 other pins).
SYN-4027 : Net u8_encoder/u11_biss/U3_CRC/clk is clkc1 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/clk_100M is clkc2 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/u11_biss/U2_control/clk_5M is clkc3 of pll u1_pll/pll_inst.
SYN-4019 : Net sys_clk_in_dup_1 is refclk of pll u1_pll/pll_inst.
SYN-4020 : Net sys_clk_in_dup_1 is fbclk of pll u1_pll/pll_inst.
SYN-4024 : Net "u8_encoder/u11_biss/U2_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_200k" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_2M" drives clk pins.
SYN-4025 : Tag rtl::Net rst_n as clock net
SYN-4025 : Tag rtl::Net sys_clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net u4_setio/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/clk_100M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U3_CRC/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_2M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_200k as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_out_reg1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u11_biss/U2_control/clk_out_reg1 to drive 35 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_out_reg1 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_out_reg1 to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_200k to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_2M to drive 8 clock pins.
PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 5443 instances
RUN-0007 : 1346 luts, 1912 seqs, 1382 mslices, 710 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 11194 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8667 nets have 2 pins
RUN-1001 : 1896 nets have [3 - 5] pins
RUN-1001 : 472 nets have [6 - 10] pins
RUN-1001 : 103 nets have [11 - 20] pins
RUN-1001 : 43 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     723     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |    1150     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 18
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5441 instances, 1346 luts, 1912 seqs, 2092 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Huge net u8_encoder/u13_sin/u21_sample/conv_done_reg with 1086 pins
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35321, tnet num: 11192, tinst num: 5441, tnode num: 42618, tedge num: 71647.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11192 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.997247s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.87993e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5441.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 2.01925e+06, overlap = 62.75
PHY-3002 : Step(2): len = 1.68242e+06, overlap = 58
PHY-3002 : Step(3): len = 1.46939e+06, overlap = 64.1875
PHY-3002 : Step(4): len = 1.3154e+06, overlap = 95.0312
PHY-3002 : Step(5): len = 1.15725e+06, overlap = 114.469
PHY-3002 : Step(6): len = 1.03584e+06, overlap = 143.781
PHY-3002 : Step(7): len = 926237, overlap = 171.188
PHY-3002 : Step(8): len = 807895, overlap = 216.062
PHY-3002 : Step(9): len = 721335, overlap = 283.281
PHY-3002 : Step(10): len = 642054, overlap = 325.688
PHY-3002 : Step(11): len = 566490, overlap = 393
PHY-3002 : Step(12): len = 518018, overlap = 416.812
PHY-3002 : Step(13): len = 461484, overlap = 445.5
PHY-3002 : Step(14): len = 407849, overlap = 512.094
PHY-3002 : Step(15): len = 377588, overlap = 544
PHY-3002 : Step(16): len = 343070, overlap = 582.344
PHY-3002 : Step(17): len = 312101, overlap = 619.062
PHY-3002 : Step(18): len = 284612, overlap = 641.625
PHY-3002 : Step(19): len = 267508, overlap = 648.844
PHY-3002 : Step(20): len = 247399, overlap = 673
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.55871e-06
PHY-3002 : Step(21): len = 305472, overlap = 586.688
PHY-3002 : Step(22): len = 383347, overlap = 446.375
PHY-3002 : Step(23): len = 368784, overlap = 347.562
PHY-3002 : Step(24): len = 330740, overlap = 325.625
PHY-3002 : Step(25): len = 321861, overlap = 303.719
PHY-3002 : Step(26): len = 326824, overlap = 274.156
PHY-3002 : Step(27): len = 330728, overlap = 255.062
PHY-3002 : Step(28): len = 335614, overlap = 238.625
PHY-3002 : Step(29): len = 323624, overlap = 232.625
PHY-3002 : Step(30): len = 319325, overlap = 227.844
PHY-3002 : Step(31): len = 321674, overlap = 221.031
PHY-3002 : Step(32): len = 324434, overlap = 209.531
PHY-3002 : Step(33): len = 317264, overlap = 210.469
PHY-3002 : Step(34): len = 307859, overlap = 196.688
PHY-3002 : Step(35): len = 308388, overlap = 178.25
PHY-3002 : Step(36): len = 310797, overlap = 180.656
PHY-3002 : Step(37): len = 301507, overlap = 192.562
PHY-3002 : Step(38): len = 296901, overlap = 193.031
PHY-3002 : Step(39): len = 297816, overlap = 196.281
PHY-3002 : Step(40): len = 291985, overlap = 183.656
PHY-3002 : Step(41): len = 288177, overlap = 167.906
PHY-3002 : Step(42): len = 289008, overlap = 169.375
PHY-3002 : Step(43): len = 289774, overlap = 168.75
PHY-3002 : Step(44): len = 285800, overlap = 170.062
PHY-3002 : Step(45): len = 282272, overlap = 180.906
PHY-3002 : Step(46): len = 280084, overlap = 186.781
PHY-3002 : Step(47): len = 280365, overlap = 196.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71174e-05
PHY-3002 : Step(48): len = 287089, overlap = 195.406
PHY-3002 : Step(49): len = 288844, overlap = 194.281
PHY-3002 : Step(50): len = 292804, overlap = 188.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.42348e-05
PHY-3002 : Step(51): len = 307502, overlap = 172.844
PHY-3002 : Step(52): len = 311171, overlap = 164.938
PHY-3002 : Step(53): len = 313357, overlap = 156
PHY-3002 : Step(54): len = 315003, overlap = 146.281
PHY-3002 : Step(55): len = 315502, overlap = 140.375
PHY-3002 : Step(56): len = 323840, overlap = 126.188
PHY-3002 : Step(57): len = 337323, overlap = 106.812
PHY-3002 : Step(58): len = 339025, overlap = 106.75
PHY-3002 : Step(59): len = 340522, overlap = 102.031
PHY-3002 : Step(60): len = 338918, overlap = 99.75
PHY-3002 : Step(61): len = 341268, overlap = 90.6562
PHY-3002 : Step(62): len = 342119, overlap = 87.8125
PHY-3002 : Step(63): len = 342029, overlap = 88.2812
PHY-3002 : Step(64): len = 340293, overlap = 85.6875
PHY-3002 : Step(65): len = 341124, overlap = 82.6875
PHY-3002 : Step(66): len = 344943, overlap = 76.375
PHY-3002 : Step(67): len = 347143, overlap = 79.7188
PHY-3002 : Step(68): len = 347593, overlap = 73.1875
PHY-3002 : Step(69): len = 350946, overlap = 71.9375
PHY-3002 : Step(70): len = 348539, overlap = 70.9062
PHY-3002 : Step(71): len = 348537, overlap = 64.9062
PHY-3002 : Step(72): len = 351841, overlap = 60.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.84697e-05
PHY-3002 : Step(73): len = 356782, overlap = 65.0938
PHY-3002 : Step(74): len = 360472, overlap = 62.75
PHY-3002 : Step(75): len = 365750, overlap = 57.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000136939
PHY-3002 : Step(76): len = 369570, overlap = 54.6562
PHY-3002 : Step(77): len = 373465, overlap = 54.0938
PHY-3002 : Step(78): len = 382928, overlap = 49.375
PHY-3002 : Step(79): len = 391094, overlap = 52.8438
PHY-3002 : Step(80): len = 402947, overlap = 62.8438
PHY-3002 : Step(81): len = 404520, overlap = 55.375
PHY-3002 : Step(82): len = 407805, overlap = 51.4688
PHY-3002 : Step(83): len = 408438, overlap = 53.1562
PHY-3002 : Step(84): len = 409648, overlap = 52.5938
PHY-3002 : Step(85): len = 415852, overlap = 56.6562
PHY-3002 : Step(86): len = 415900, overlap = 55.8125
PHY-3002 : Step(87): len = 417456, overlap = 48.7812
PHY-3002 : Step(88): len = 419796, overlap = 49.5312
PHY-3002 : Step(89): len = 421181, overlap = 47.375
PHY-3002 : Step(90): len = 424744, overlap = 49.375
PHY-3002 : Step(91): len = 424659, overlap = 46.9688
PHY-3002 : Step(92): len = 422281, overlap = 51.5312
PHY-3002 : Step(93): len = 420209, overlap = 47.0312
PHY-3002 : Step(94): len = 420931, overlap = 49.1875
PHY-3002 : Step(95): len = 422223, overlap = 55.9375
PHY-3002 : Step(96): len = 422799, overlap = 55.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000273879
PHY-3002 : Step(97): len = 425976, overlap = 44.6875
PHY-3002 : Step(98): len = 427598, overlap = 42.25
PHY-3002 : Step(99): len = 428809, overlap = 49
PHY-3002 : Step(100): len = 431244, overlap = 48.9062
PHY-3002 : Step(101): len = 436055, overlap = 46.5625
PHY-3002 : Step(102): len = 441810, overlap = 48.8125
PHY-3002 : Step(103): len = 444277, overlap = 53.375
PHY-3002 : Step(104): len = 447822, overlap = 48.375
PHY-3002 : Step(105): len = 450886, overlap = 52.625
PHY-3002 : Step(106): len = 451111, overlap = 50.0312
PHY-3002 : Step(107): len = 452478, overlap = 45.2188
PHY-3002 : Step(108): len = 453494, overlap = 42.875
PHY-3002 : Step(109): len = 451944, overlap = 40.4688
PHY-3002 : Step(110): len = 451250, overlap = 44.75
PHY-3002 : Step(111): len = 452424, overlap = 42.2812
PHY-3002 : Step(112): len = 452092, overlap = 42.2812
PHY-3002 : Step(113): len = 453548, overlap = 48.8125
PHY-3002 : Step(114): len = 454700, overlap = 44.0312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000547758
PHY-3002 : Step(115): len = 456054, overlap = 41.7812
PHY-3002 : Step(116): len = 458100, overlap = 41.7812
PHY-3002 : Step(117): len = 459928, overlap = 41.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017318s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (541.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11194.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 613024, over cnt = 1558(4%), over = 7881, worst = 41
PHY-1001 : End global iterations;  0.428118s wall, 0.703125s user + 0.109375s system = 0.812500s CPU (189.8%)

PHY-1001 : Congestion index: top1 = 103.81, top5 = 69.12, top10 = 55.24, top15 = 47.66.
PHY-3001 : End congestion estimation;  0.559029s wall, 0.828125s user + 0.125000s system = 0.953125s CPU (170.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11192 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.329172s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.30117e-05
PHY-3002 : Step(118): len = 559343, overlap = 16.0938
PHY-3002 : Step(119): len = 553102, overlap = 16.4062
PHY-3002 : Step(120): len = 540285, overlap = 19.1875
PHY-3002 : Step(121): len = 527448, overlap = 23.75
PHY-3002 : Step(122): len = 520690, overlap = 28.25
PHY-3002 : Step(123): len = 506443, overlap = 36.0938
PHY-3002 : Step(124): len = 490277, overlap = 41.5625
PHY-3002 : Step(125): len = 480944, overlap = 44
PHY-3002 : Step(126): len = 473728, overlap = 60.4688
PHY-3002 : Step(127): len = 466267, overlap = 63
PHY-3002 : Step(128): len = 463230, overlap = 64.7188
PHY-3002 : Step(129): len = 457810, overlap = 67.25
PHY-3002 : Step(130): len = 456441, overlap = 65.8438
PHY-3002 : Step(131): len = 454514, overlap = 65.4375
PHY-3002 : Step(132): len = 453662, overlap = 64.5312
PHY-3002 : Step(133): len = 452403, overlap = 67.75
PHY-3002 : Step(134): len = 449477, overlap = 57.125
PHY-3002 : Step(135): len = 447173, overlap = 60.3438
PHY-3002 : Step(136): len = 445652, overlap = 60.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.60233e-05
PHY-3002 : Step(137): len = 448550, overlap = 58.4062
PHY-3002 : Step(138): len = 449968, overlap = 53.75
PHY-3002 : Step(139): len = 454065, overlap = 52.6875
PHY-3002 : Step(140): len = 460082, overlap = 52
PHY-3002 : Step(141): len = 467040, overlap = 50.7812
PHY-3002 : Step(142): len = 466043, overlap = 50.7188
PHY-3002 : Step(143): len = 466107, overlap = 50.6562
PHY-3002 : Step(144): len = 465084, overlap = 52
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.20466e-05
PHY-3002 : Step(145): len = 472297, overlap = 45.9688
PHY-3002 : Step(146): len = 474448, overlap = 45.7812
PHY-3002 : Step(147): len = 482563, overlap = 37
PHY-3002 : Step(148): len = 494197, overlap = 29.2812
PHY-3002 : Step(149): len = 504963, overlap = 29.7188
PHY-3002 : Step(150): len = 503597, overlap = 31.6875
PHY-3002 : Step(151): len = 501505, overlap = 32.0312
PHY-3002 : Step(152): len = 500843, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000184093
PHY-3002 : Step(153): len = 505869, overlap = 27.0625
PHY-3002 : Step(154): len = 508152, overlap = 27.0938
PHY-3002 : Step(155): len = 524875, overlap = 21.4688
PHY-3002 : Step(156): len = 540361, overlap = 16.125
PHY-3002 : Step(157): len = 546095, overlap = 16.3438
PHY-3002 : Step(158): len = 546292, overlap = 15.5
PHY-3002 : Step(159): len = 543337, overlap = 15.375
PHY-3002 : Step(160): len = 541890, overlap = 14.4375
PHY-3002 : Step(161): len = 540209, overlap = 15.125
PHY-3002 : Step(162): len = 538949, overlap = 12.5312
PHY-3002 : Step(163): len = 539194, overlap = 10.7812
PHY-3002 : Step(164): len = 539123, overlap = 10.2188
PHY-3002 : Step(165): len = 538933, overlap = 9.9375
PHY-3002 : Step(166): len = 539301, overlap = 9.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000368186
PHY-3002 : Step(167): len = 547273, overlap = 8.71875
PHY-3002 : Step(168): len = 549944, overlap = 8
PHY-3002 : Step(169): len = 557730, overlap = 8.25
PHY-3002 : Step(170): len = 562264, overlap = 6.46875
PHY-3002 : Step(171): len = 563332, overlap = 6.15625
PHY-3002 : Step(172): len = 561960, overlap = 5.46875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000736373
PHY-3002 : Step(173): len = 569964, overlap = 6.03125
PHY-3002 : Step(174): len = 583859, overlap = 5.15625
PHY-3002 : Step(175): len = 595246, overlap = 5.8125
PHY-3002 : Step(176): len = 590864, overlap = 6.6875
PHY-3002 : Step(177): len = 587556, overlap = 6.8125
PHY-3002 : Step(178): len = 586372, overlap = 7.71875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00139236
PHY-3002 : Step(179): len = 593635, overlap = 6.3125
PHY-3002 : Step(180): len = 599843, overlap = 4.90625
PHY-3002 : Step(181): len = 608481, overlap = 4.03125
PHY-3002 : Step(182): len = 614710, overlap = 2.25
PHY-3002 : Step(183): len = 619774, overlap = 1.875
PHY-3002 : Step(184): len = 620886, overlap = 1.9375
PHY-3002 : Step(185): len = 621590, overlap = 1.6875
PHY-3002 : Step(186): len = 622479, overlap = 1.625
PHY-3002 : Step(187): len = 622843, overlap = 1.625
PHY-3002 : Step(188): len = 622929, overlap = 1.5625
PHY-3002 : Step(189): len = 623500, overlap = 1.3125
PHY-3002 : Step(190): len = 623662, overlap = 1.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/11194.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 655096, over cnt = 1549(4%), over = 6854, worst = 27
PHY-1001 : End global iterations;  0.379495s wall, 0.671875s user + 0.218750s system = 0.890625s CPU (234.7%)

PHY-1001 : Congestion index: top1 = 95.52, top5 = 64.01, top10 = 51.42, top15 = 44.65.
PHY-3001 : End congestion estimation;  0.508668s wall, 0.796875s user + 0.218750s system = 1.015625s CPU (199.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11192 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.326494s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000350066
PHY-3002 : Step(191): len = 618450, overlap = 31.625
PHY-3002 : Step(192): len = 611044, overlap = 31.0625
PHY-3002 : Step(193): len = 602262, overlap = 31.2188
PHY-3002 : Step(194): len = 589239, overlap = 28.875
PHY-3002 : Step(195): len = 583101, overlap = 32.6875
PHY-3002 : Step(196): len = 581861, overlap = 29.375
PHY-3002 : Step(197): len = 581974, overlap = 30.1562
PHY-3002 : Step(198): len = 579367, overlap = 31.25
PHY-3002 : Step(199): len = 578360, overlap = 33.0312
PHY-3002 : Step(200): len = 574373, overlap = 31.4688
PHY-3002 : Step(201): len = 571926, overlap = 29.7812
PHY-3002 : Step(202): len = 570388, overlap = 29.7188
PHY-3002 : Step(203): len = 567329, overlap = 28.75
PHY-3002 : Step(204): len = 566109, overlap = 29.625
PHY-3002 : Step(205): len = 564317, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000700132
PHY-3002 : Step(206): len = 569609, overlap = 26.1875
PHY-3002 : Step(207): len = 575303, overlap = 25.3438
PHY-3002 : Step(208): len = 579689, overlap = 27.875
PHY-3002 : Step(209): len = 580518, overlap = 27.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00140026
PHY-3002 : Step(210): len = 583944, overlap = 26.4375
PHY-3002 : Step(211): len = 591884, overlap = 24.0938
PHY-3002 : Step(212): len = 597115, overlap = 20.75
PHY-3002 : Step(213): len = 599009, overlap = 20.3125
PHY-3002 : Step(214): len = 599970, overlap = 16.6875
PHY-3002 : Step(215): len = 600485, overlap = 18.1562
PHY-3002 : Step(216): len = 600555, overlap = 20.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35321, tnet num: 11192, tinst num: 5441, tnode num: 42618, tedge num: 71647.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 236.00 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 305/11194.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 640016, over cnt = 1571(4%), over = 6336, worst = 25
PHY-1001 : End global iterations;  0.416100s wall, 0.875000s user + 0.156250s system = 1.031250s CPU (247.8%)

PHY-1001 : Congestion index: top1 = 92.33, top5 = 62.01, top10 = 50.03, top15 = 44.00.
PHY-1001 : End incremental global routing;  0.537274s wall, 0.984375s user + 0.156250s system = 1.140625s CPU (212.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11192 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.326627s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.5%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5375 has valid locations, 64 needs to be replaced
PHY-3001 : design contains 5501 instances, 1346 luts, 1972 seqs, 2092 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 603670
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9462/11254.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 641352, over cnt = 1571(4%), over = 6329, worst = 24
PHY-1001 : End global iterations;  0.065749s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.1%)

PHY-1001 : Congestion index: top1 = 92.26, top5 = 61.99, top10 = 50.11, top15 = 44.10.
PHY-3001 : End congestion estimation;  0.188532s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35561, tnet num: 11252, tinst num: 5501, tnode num: 43038, tedge num: 72007.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.174461s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(217): len = 603685, overlap = 0
PHY-3002 : Step(218): len = 603887, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9476/11254.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 641456, over cnt = 1577(4%), over = 6341, worst = 25
PHY-1001 : End global iterations;  0.058179s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (214.9%)

PHY-1001 : Congestion index: top1 = 92.31, top5 = 62.02, top10 = 50.09, top15 = 44.08.
PHY-3001 : End congestion estimation;  0.181818s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (128.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.332538s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00134174
PHY-3002 : Step(219): len = 603940, overlap = 20.7812
PHY-3002 : Step(220): len = 604098, overlap = 20.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00268347
PHY-3002 : Step(221): len = 604158, overlap = 20.7188
PHY-3002 : Step(222): len = 604158, overlap = 20.7188
PHY-3001 : Final: Len = 604158, Over = 20.7188
PHY-3001 : End incremental placement;  2.155901s wall, 2.359375s user + 0.437500s system = 2.796875s CPU (129.7%)

OPT-1001 : Total overflow 237.00 peak overflow 2.00
OPT-1001 : End high-fanout net optimization;  3.217725s wall, 3.859375s user + 0.593750s system = 4.453125s CPU (138.4%)

OPT-1001 : Current memory(MB): used = 445, reserve = 431, peak = 447.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9471/11254.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 642024, over cnt = 1568(4%), over = 6275, worst = 24
PHY-1002 : len = 661232, over cnt = 1115(3%), over = 3506, worst = 21
PHY-1002 : len = 673744, over cnt = 530(1%), over = 1396, worst = 18
PHY-1002 : len = 677584, over cnt = 136(0%), over = 350, worst = 18
PHY-1002 : len = 679408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.702076s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (135.8%)

PHY-1001 : Congestion index: top1 = 64.91, top5 = 51.48, top10 = 44.27, top15 = 39.98.
OPT-1001 : End congestion update;  0.829299s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (131.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.273938s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.0%)

OPT-0007 : Start: WNS -6589 TNS -32724 NUM_FEPS 12
OPT-0007 : Iter 1: improved WNS -6589 TNS -32593 NUM_FEPS 11 with 24 cells processed and 3016 slack improved
OPT-0007 : Iter 2: improved WNS -6589 TNS -32593 NUM_FEPS 11 with 2 cells processed and 200 slack improved
OPT-1001 : End global optimization;  1.116372s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (123.2%)

OPT-1001 : Current memory(MB): used = 445, reserve = 432, peak = 447.
OPT-1001 : End physical optimization;  5.324387s wall, 6.171875s user + 0.703125s system = 6.875000s CPU (129.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1346 LUT to BLE ...
SYN-4008 : Packed 1346 LUT and 694 SEQ to BLE.
SYN-4003 : Packing 1278 remaining SEQ's ...
SYN-4005 : Packed 466 SEQ with LUT/SLICE
SYN-4006 : 323 single LUT's are left
SYN-4006 : 812 single SEQ's are left
SYN-4011 : Packing model "demo_1st_top" (AL_USER_NORMAL) with 2158/4781 primitive instances ...
PHY-3001 : End packing;  0.180211s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.0%)

PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 3370 instances
RUN-1001 : 1638 mslices, 1639 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10575 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 7990 nets have 2 pins
RUN-1001 : 1885 nets have [3 - 5] pins
RUN-1001 : 499 nets have [6 - 10] pins
RUN-1001 : 144 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3368 instances, 3277 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 604536, Over = 60
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7985/10575.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 673824, over cnt = 318(0%), over = 433, worst = 5
PHY-1002 : len = 674216, over cnt = 162(0%), over = 191, worst = 3
PHY-1002 : len = 674928, over cnt = 75(0%), over = 85, worst = 3
PHY-1002 : len = 675768, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 675904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.430074s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (109.0%)

PHY-1001 : Congestion index: top1 = 63.53, top5 = 50.68, top10 = 43.68, top15 = 39.55.
PHY-3001 : End congestion estimation;  0.569386s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (107.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32065, tnet num: 10573, tinst num: 3368, tnode num: 37367, tedge num: 67264.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.149304s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114704
PHY-3002 : Step(223): len = 583227, overlap = 63.75
PHY-3002 : Step(224): len = 568538, overlap = 76.5
PHY-3002 : Step(225): len = 560136, overlap = 73.5
PHY-3002 : Step(226): len = 555120, overlap = 64.75
PHY-3002 : Step(227): len = 550256, overlap = 68.75
PHY-3002 : Step(228): len = 545263, overlap = 69
PHY-3002 : Step(229): len = 541053, overlap = 72.5
PHY-3002 : Step(230): len = 537453, overlap = 85
PHY-3002 : Step(231): len = 533866, overlap = 79
PHY-3002 : Step(232): len = 531440, overlap = 82.5
PHY-3002 : Step(233): len = 529611, overlap = 86.5
PHY-3002 : Step(234): len = 527863, overlap = 82.25
PHY-3002 : Step(235): len = 527206, overlap = 85.25
PHY-3002 : Step(236): len = 525670, overlap = 82.25
PHY-3002 : Step(237): len = 524611, overlap = 83.75
PHY-3002 : Step(238): len = 523795, overlap = 85
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000229409
PHY-3002 : Step(239): len = 533865, overlap = 72.25
PHY-3002 : Step(240): len = 540458, overlap = 70
PHY-3002 : Step(241): len = 541062, overlap = 65.5
PHY-3002 : Step(242): len = 542490, overlap = 66.25
PHY-3002 : Step(243): len = 544340, overlap = 66
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000397778
PHY-3002 : Step(244): len = 554770, overlap = 55.75
PHY-3002 : Step(245): len = 570940, overlap = 47.5
PHY-3002 : Step(246): len = 582671, overlap = 45.25
PHY-3002 : Step(247): len = 584859, overlap = 44.25
PHY-3002 : Step(248): len = 585664, overlap = 45.75
PHY-3002 : Step(249): len = 587129, overlap = 46.25
PHY-3002 : Step(250): len = 588455, overlap = 43.25
PHY-3002 : Step(251): len = 589618, overlap = 40.5
PHY-3002 : Step(252): len = 590064, overlap = 39
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000795556
PHY-3002 : Step(253): len = 601404, overlap = 38.5
PHY-3002 : Step(254): len = 617151, overlap = 34
PHY-3002 : Step(255): len = 619960, overlap = 31.25
PHY-3002 : Step(256): len = 624202, overlap = 32.5
PHY-3002 : Step(257): len = 629173, overlap = 31
PHY-3002 : Step(258): len = 630652, overlap = 27.75
PHY-3002 : Step(259): len = 631791, overlap = 27.25
PHY-3002 : Step(260): len = 631983, overlap = 28.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00159111
PHY-3002 : Step(261): len = 640960, overlap = 27.25
PHY-3002 : Step(262): len = 645495, overlap = 28.25
PHY-3002 : Step(263): len = 647689, overlap = 29.25
PHY-3002 : Step(264): len = 649564, overlap = 30.25
PHY-3002 : Step(265): len = 653475, overlap = 27.5
PHY-3002 : Step(266): len = 657870, overlap = 27
PHY-3002 : Step(267): len = 662433, overlap = 25.75
PHY-3002 : Step(268): len = 664337, overlap = 25.75
PHY-3002 : Step(269): len = 665096, overlap = 25.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00311184
PHY-3002 : Step(270): len = 670050, overlap = 24.5
PHY-3002 : Step(271): len = 672251, overlap = 24.25
PHY-3002 : Step(272): len = 675532, overlap = 24.25
PHY-3002 : Step(273): len = 678699, overlap = 23.5
PHY-3002 : Step(274): len = 680639, overlap = 22.25
PHY-3002 : Step(275): len = 681456, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00567823
PHY-3002 : Step(276): len = 683846, overlap = 21
PHY-3002 : Step(277): len = 685531, overlap = 21.25
PHY-3002 : Step(278): len = 687203, overlap = 21.25
PHY-3002 : Step(279): len = 688782, overlap = 21.25
PHY-3002 : Step(280): len = 690357, overlap = 21.5
PHY-3002 : Step(281): len = 691735, overlap = 21.25
PHY-3002 : Step(282): len = 693145, overlap = 22.5
PHY-3002 : Step(283): len = 694493, overlap = 22.75
PHY-3002 : Step(284): len = 695741, overlap = 22.75
PHY-3002 : Step(285): len = 696935, overlap = 21.25
PHY-3002 : Step(286): len = 697810, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00967893
PHY-3002 : Step(287): len = 699427, overlap = 21.5
PHY-3002 : Step(288): len = 700792, overlap = 21.5
PHY-3002 : Step(289): len = 702147, overlap = 22
PHY-3002 : Step(290): len = 703250, overlap = 22.25
PHY-3002 : Step(291): len = 704427, overlap = 22.25
PHY-3002 : Step(292): len = 705243, overlap = 22
PHY-3002 : Step(293): len = 706085, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.826505s wall, 0.625000s user + 2.125000s system = 2.750000s CPU (332.7%)

PHY-3001 : Trial Legalized: Len = 720600
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 89/10575.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 759696, over cnt = 860(2%), over = 1865, worst = 9
PHY-1002 : len = 765576, over cnt = 615(1%), over = 1085, worst = 9
PHY-1002 : len = 770712, over cnt = 245(0%), over = 386, worst = 6
PHY-1002 : len = 771792, over cnt = 78(0%), over = 115, worst = 5
PHY-1002 : len = 772592, over cnt = 2(0%), over = 5, worst = 3
PHY-1001 : End global iterations;  0.746637s wall, 1.343750s user + 0.078125s system = 1.421875s CPU (190.4%)

PHY-1001 : Congestion index: top1 = 56.27, top5 = 47.44, top10 = 42.42, top15 = 39.13.
PHY-3001 : End congestion estimation;  0.894356s wall, 1.500000s user + 0.078125s system = 1.578125s CPU (176.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.311008s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000582798
PHY-3002 : Step(294): len = 705549, overlap = 2.75
PHY-3002 : Step(295): len = 700118, overlap = 2.5
PHY-3002 : Step(296): len = 696246, overlap = 6
PHY-3002 : Step(297): len = 693278, overlap = 5
PHY-3002 : Step(298): len = 691435, overlap = 8.75
PHY-3002 : Step(299): len = 690286, overlap = 10.75
PHY-3002 : Step(300): len = 689628, overlap = 12.25
PHY-3002 : Step(301): len = 688987, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0011656
PHY-3002 : Step(302): len = 692920, overlap = 6.5
PHY-3002 : Step(303): len = 694976, overlap = 5.75
PHY-3002 : Step(304): len = 694914, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 698313, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017128s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.2%)

PHY-3001 : 44 instances has been re-located, deltaX = 8, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 698761, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32065, tnet num: 10573, tinst num: 3368, tnode num: 37367, tedge num: 67264.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6862/10575.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 748416, over cnt = 448(1%), over = 601, worst = 4
PHY-1002 : len = 749392, over cnt = 265(0%), over = 329, worst = 4
PHY-1002 : len = 750744, over cnt = 123(0%), over = 138, worst = 3
PHY-1002 : len = 751128, over cnt = 99(0%), over = 109, worst = 2
PHY-1002 : len = 752240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.528335s wall, 0.750000s user + 0.078125s system = 0.828125s CPU (156.7%)

PHY-1001 : Congestion index: top1 = 53.71, top5 = 46.33, top10 = 41.89, top15 = 38.61.
PHY-1001 : End incremental global routing;  0.668780s wall, 0.875000s user + 0.078125s system = 0.953125s CPU (142.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.311724s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 15 needs to be replaced
PHY-3001 : design contains 3382 instances, 3291 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 703034
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9361/10588.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 759968, over cnt = 17(0%), over = 25, worst = 6
PHY-1002 : len = 760104, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 760160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 760176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.242037s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.8%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 46.55, top10 = 42.14, top15 = 38.83.
PHY-3001 : End congestion estimation;  0.379945s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32204, tnet num: 10586, tinst num: 3382, tnode num: 37534, tedge num: 67443.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.209515s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(305): len = 702688, overlap = 0
PHY-3002 : Step(306): len = 702429, overlap = 0
PHY-3002 : Step(307): len = 702354, overlap = 0
PHY-3002 : Step(308): len = 702092, overlap = 0
PHY-3002 : Step(309): len = 701962, overlap = 0
PHY-3002 : Step(310): len = 701906, overlap = 0
PHY-3002 : Step(311): len = 701929, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9358/10588.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 755608, over cnt = 11(0%), over = 21, worst = 6
PHY-1002 : len = 755656, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 755728, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 755752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.250335s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (106.1%)

PHY-1001 : Congestion index: top1 = 53.79, top5 = 46.48, top10 = 42.03, top15 = 38.71.
PHY-3001 : End congestion estimation;  0.389738s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.318398s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000527825
PHY-3002 : Step(312): len = 701922, overlap = 0
PHY-3002 : Step(313): len = 701951, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006123s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 701934, Over = 0
PHY-3001 : End spreading;  0.014234s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.8%)

PHY-3001 : Final: Len = 701934, Over = 0
PHY-3001 : End incremental placement;  2.619106s wall, 2.640625s user + 0.375000s system = 3.015625s CPU (115.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  3.794534s wall, 4.031250s user + 0.500000s system = 4.531250s CPU (119.4%)

OPT-1001 : Current memory(MB): used = 447, reserve = 435, peak = 449.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9359/10588.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 755704, over cnt = 6(0%), over = 13, worst = 3
PHY-1002 : len = 755888, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 755920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.190461s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (131.3%)

PHY-1001 : Congestion index: top1 = 53.71, top5 = 46.41, top10 = 41.98, top15 = 38.66.
OPT-1001 : End congestion update;  0.330603s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (118.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.254016s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.4%)

OPT-0007 : Start: WNS -6839 TNS -35145 NUM_FEPS 16
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3320 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3291 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 718110, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014519s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.6%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 718190, Over = 0
PHY-3001 : End incremental legalization;  0.146916s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.7%)

OPT-0007 : Iter 1: improved WNS -6089 TNS -29727 NUM_FEPS 5 with 53 cells processed and 39375 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3320 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3291 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 721386, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014575s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.2%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 721400, Over = 0
PHY-3001 : End incremental legalization;  0.147065s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (180.6%)

OPT-0007 : Iter 2: improved WNS -6089 TNS -29727 NUM_FEPS 5 with 26 cells processed and 5902 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3320 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3291 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 722942, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014448s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.1%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 722932, Over = 0
PHY-3001 : End incremental legalization;  0.146470s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.0%)

OPT-0007 : Iter 3: improved WNS -6089 TNS -29727 NUM_FEPS 5 with 19 cells processed and 4759 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3320 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3291 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 724898, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014245s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.7%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 724910, Over = 0
PHY-3001 : End incremental legalization;  0.144793s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.9%)

OPT-0007 : Iter 4: improved WNS -6089 TNS -29727 NUM_FEPS 5 with 30 cells processed and 7710 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3320 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3291 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 725056, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.1%)

PHY-3001 : 6 instances has been re-located, deltaX = 3, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 724992, Over = 0
PHY-3001 : End incremental legalization;  0.145149s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.9%)

OPT-0007 : Iter 5: improved WNS -6089 TNS -29727 NUM_FEPS 5 with 26 cells processed and 4780 slack improved
OPT-1001 : End path based optimization;  1.751432s wall, 2.046875s user + 0.093750s system = 2.140625s CPU (122.2%)

OPT-1001 : Current memory(MB): used = 448, reserve = 436, peak = 450.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.252206s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9091/10588.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 779232, over cnt = 115(0%), over = 146, worst = 4
PHY-1002 : len = 779256, over cnt = 75(0%), over = 84, worst = 3
PHY-1002 : len = 779544, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 779512, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 779552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.371874s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (121.8%)

PHY-1001 : Congestion index: top1 = 53.90, top5 = 46.79, top10 = 42.36, top15 = 39.09.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.252441s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -6089 TNS -29727 NUM_FEPS 5
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.448276
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -6089ps with logic level 1 and starts from PAD
RUN-1001 :       #2 path slack -6039ps with logic level 1 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10588 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10588 nets
OPT-1001 : End physical optimization;  7.594719s wall, 8.250000s user + 0.656250s system = 8.906250s CPU (117.3%)

RUN-1003 : finish command "place" in  30.714499s wall, 49.656250s user + 21.859375s system = 71.515625s CPU (232.8%)

RUN-1004 : used memory is 407 MB, reserved memory is 396 MB, peak memory is 450 MB
RUN-1002 : start command "export_db demo_1st_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_place.db" in  1.477285s wall, 2.093750s user + 0.046875s system = 2.140625s CPU (144.9%)

RUN-1004 : used memory is 407 MB, reserved memory is 397 MB, peak memory is 460 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3384 instances
RUN-1001 : 1638 mslices, 1653 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10588 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 7990 nets have 2 pins
RUN-1001 : 1894 nets have [3 - 5] pins
RUN-1001 : 502 nets have [6 - 10] pins
RUN-1001 : 141 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32204, tnet num: 10586, tinst num: 3382, tnode num: 37534, tedge num: 67443.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1638 mslices, 1653 lslices, 53 pads, 0 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 763008, over cnt = 968(2%), over = 2018, worst = 9
PHY-1002 : len = 768856, over cnt = 696(1%), over = 1212, worst = 9
PHY-1002 : len = 772760, over cnt = 401(1%), over = 674, worst = 9
PHY-1002 : len = 776728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.753423s wall, 1.343750s user + 0.109375s system = 1.453125s CPU (192.9%)

PHY-1001 : Congestion index: top1 = 54.83, top5 = 47.09, top10 = 42.28, top15 = 39.03.
PHY-1001 : End global routing;  0.905679s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (176.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 447, reserve = 433, peak = 460.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net rst_n will be merged with clock sys_rst_n_in_dup_1
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u4_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u8_encoder/clk_100M will be routed on clock mesh
PHY-1001 : net u8_encoder/u11_biss/U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4 will be merged with clock u8_encoder/u11_biss/U2_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u8_encoder/u15_endat/u41_control/clk_200k
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[0] is skipped due to 0 input or output
PHY-1001 : net u8_encoder/u11_biss/U3_CRC/clk will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u12_ssi/clk_2M_syn_4 will be merged with clock u8_encoder/u12_ssi/clk_2M
PHY-1001 : clock net u8_encoder/u12_ssi/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u12_ssi/clk_out_reg1
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 709, reserve = 699, peak = 709.
PHY-1001 : End build detailed router design. 3.919428s wall, 3.875000s user + 0.046875s system = 3.921875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 268592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.513145s wall, 3.515625s user + 0.000000s system = 3.515625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 743, reserve = 734, peak = 743.
PHY-1001 : End phase 1; 3.519279s wall, 3.515625s user + 0.000000s system = 3.515625s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 1.35331e+06, over cnt = 81(0%), over = 81, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 745, reserve = 735, peak = 745.
PHY-1001 : End initial routed; 19.258548s wall, 36.500000s user + 0.625000s system = 37.125000s CPU (192.8%)

PHY-1001 : Update timing.....
PHY-1001 : 62/8646(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -6.761   |  -36.285  |  11   
RUN-1001 :   Hold   |   0.057   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.386142s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 749, reserve = 739, peak = 749.
PHY-1001 : End phase 2; 20.644762s wall, 37.890625s user + 0.625000s system = 38.515625s CPU (186.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 5 pins with SWNS -6.581ns STNS -36.088ns FEP 11.
PHY-1001 : End OPT Iter 1; 0.073233s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.3%)

PHY-1022 : len = 1.35331e+06, over cnt = 82(0%), over = 83, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.152089s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.3527e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.114693s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.35284e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.068750s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (113.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.35288e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.064680s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (144.9%)

PHY-1001 : Update timing.....
PHY-1001 : 62/8646(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -6.581   |  -36.088  |  11   
RUN-1001 :   Hold   |   0.057   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.392482s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 15 feed throughs used by 14 nets
PHY-1001 : End commit to database; 1.235021s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 799, reserve = 791, peak = 799.
PHY-1001 : End phase 3; 3.274115s wall, 3.250000s user + 0.046875s system = 3.296875s CPU (100.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 5 pins with SWNS -6.581ns STNS -36.088ns FEP 11.
PHY-1001 : End OPT Iter 1; 0.091421s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.5%)

PHY-1022 : len = 1.35288e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.167075s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-6.581ns, -36.088ns, 11}
PHY-1001 : Update timing.....
PHY-1001 : 62/8646(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -6.581   |  -36.088  |  11   
RUN-1001 :   Hold   |   0.057   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.400008s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 15 feed throughs used by 14 nets
PHY-1001 : End commit to database; 1.267469s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 803, reserve = 795, peak = 803.
PHY-1001 : End phase 4; 2.840240s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 1.35288e+06
PHY-1001 : Current memory(MB): used = 804, reserve = 796, peak = 804.
PHY-1001 : End export database. 0.024604s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.5%)

PHY-1001 : End detail routing;  34.485796s wall, 51.656250s user + 0.718750s system = 52.375000s CPU (151.9%)

RUN-1003 : finish command "route" in  36.589480s wall, 54.343750s user + 0.828125s system = 55.171875s CPU (150.8%)

RUN-1004 : used memory is 802 MB, reserved memory is 795 MB, peak memory is 804 MB
RUN-1002 : start command "report_area -io_info -file demo_1st_phy.area"
RUN-1001 : standard
***Report Model: demo_1st_top Device: EG4X20BG256***

IO Statistics
#IO                        53
  #input                   25
  #output                   9
  #inout                   19

Utilization Statistics
#lut                     5571   out of  19600   28.42%
#reg                     2015   out of  19600   10.28%
#le                      6383
  #lut only              4368   out of   6383   68.43%
  #reg only               812   out of   6383   12.72%
  #lut&reg               1203   out of   6383   18.85%
#dsp                       29   out of     29  100.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       53   out of    188   28.19%
  #ireg                    18
  #oreg                    26
  #treg                    19
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                                         Type               DriverType         Driver                                                            Fanout
#1        u8_encoder/u11_biss/U2_control/clk_5M            GCLK               pll                u1_pll/pll_inst.clkc3                                             622
#2        u8_encoder/u11_biss/U3_CRC/clk                   GCLK               pll                u1_pll/pll_inst.clkc1                                             349
#3        u8_encoder/clk_100M                              GCLK               pll                u1_pll/pll_inst.clkc2                                             207
#4        u1_pll/clk0_buf                                  GCLK               pll                u1_pll/pll_inst.clkc0                                             22
#5        u8_encoder/u11_biss/U2_control/clk_out_reg1      GCLK               lslice             u8_encoder/u11_biss/U2_control/clk_5M_reg1_reg_syn_5.q0           19
#6        u8_encoder/u12_ssi/clk_out_reg1                  GCLK               mslice             _al_n0_syn_15534.q1                                               14
#7        u8_encoder/u15_endat/u41_control/clk_out_reg1    GCLK               lslice             u8_encoder/u15_endat/u41_control/clk_out_reg_pose_reg_syn_8.q0    11
#8        u8_encoder/u15_endat/u41_control/clk_200k        GCLK               lslice             u8_encoder/u15_endat/u41_control/clk_200k_reg_syn_9.q0            10
#9        u8_encoder/u12_ssi/clk_2M                        GCLK               lslice             u8_encoder/u12_ssi/clk_2M_reg_syn_9.q0                            4
#10       sys_clk_in_dup_1                                 GeneralRouting     io                 sys_clk_in_syn_2.di                                               1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  emif_addr_in[12]      INPUT        D16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[11]      INPUT        C15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[10]      INPUT        C16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[9]       INPUT        F13        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[8]       INPUT        F14        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[7]       INPUT        L16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[6]       INPUT        K15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[5]       INPUT        E16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[4]       INPUT        E15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[3]       INPUT        B16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[2]       INPUT        B15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[1]       INPUT        A14        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[0]       INPUT        D14        LVCMOS25          N/A          PULLUP       IREG     
    emif_cas_in         INPUT        N12        LVCMOS25          N/A          PULLUP       IREG     
     emif_ce_in         INPUT        C13        LVCMOS25          N/A          PULLUP       NONE     
    emif_cke_in         INPUT        A13        LVCMOS25          N/A          PULLUP       NONE     
    emif_clk_in         INPUT        E13        LVCMOS25          N/A          PULLUP       NONE     
    emif_dqm0_in        INPUT        P11        LVCMOS25          N/A          PULLUP       NONE     
    emif_dqm1_in        INPUT        P12        LVCMOS25          N/A          PULLUP       NONE     
    emif_ras_in         INPUT        N14        LVCMOS25          N/A          PULLUP       IREG     
     emif_we_in         INPUT        C11        LVCMOS25          N/A          PULLUP       NONE     
       sdo_a            INPUT         B5        LVCMOS25          N/A          PULLUP       IREG     
       sdo_b            INPUT         A5        LVCMOS25          N/A          PULLUP       IREG     
     sys_clk_in         INPUT        J16        LVCMOS25          N/A          PULLUP       NONE     
    sys_rst_n_in        INPUT         A6        LVCMOS25          N/A          PULLUP       NONE     
     a_out_able        OUTPUT         B6        LVCMOS25           8            NONE        OREG     
     b_out_able        OUTPUT         B3        LVCMOS25           8            NONE        OREG     
     led_out[3]        OUTPUT        A11        LVCMOS25           8            NONE        OREG     
     led_out[2]        OUTPUT        A10        LVCMOS25           8            NONE        OREG     
     led_out[1]        OUTPUT         A9        LVCMOS25           8            NONE        OREG     
     led_out[0]        OUTPUT         A8        LVCMOS25           8            NONE        OREG     
     sincos_clk        OUTPUT         A4        LVCMOS25           8            NONE        OREG     
    sincos_cs_n        OUTPUT         C4        LVCMOS25           8            NONE        OREG     
     z_out_able        OUTPUT         A7        LVCMOS25           8            NONE        NONE     
   emif_data[15]        INOUT        M15        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[14]        INOUT        P16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[13]        INOUT        N16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[12]        INOUT        P15        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[11]        INOUT        R16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[10]        INOUT        M16        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[9]        INOUT        K14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[8]        INOUT        L13        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[7]        INOUT        T15        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[6]        INOUT        R15        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[5]        INOUT        M14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[4]        INOUT        L14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[3]        INOUT        T14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[2]        INOUT        R14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[1]        INOUT        M13        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[0]        INOUT        T13        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_a          INOUT         F7        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_b          INOUT         E6        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_z          INOUT         C7        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |demo_1st_top        |6383   |3479    |2092    |2078    |0       |29      |
|  u1_pll               |my_pll              |1      |1       |0       |0       |0       |0       |
|  u2_rst               |rst_BUFG            |0      |0       |0       |0       |0       |0       |
|  u3_op                |emif_signal_op      |8      |8       |0       |6       |0       |0       |
|  u4_setio             |emif_setio          |9      |9       |0       |8       |0       |0       |
|  u6_emif_read         |emif_read           |30     |23      |0       |26      |0       |0       |
|  u7_emif_write        |emif_write          |26     |26      |0       |19      |0       |0       |
|  u8_encoder           |encoder_control     |5102   |2785    |1512    |1875    |0       |29      |
|    u10_abz            |four_sub            |135    |91      |41      |39      |0       |0       |
|    u11_biss           |biss_controll       |316    |272     |42      |143     |0       |0       |
|      U2_control       |biss_control_in     |210    |179     |29      |91      |0       |0       |
|      U3_CRC           |biss_crc6           |106    |93      |13      |52      |0       |0       |
|    u12_ssi            |ssi_control         |137    |112     |20      |99      |0       |0       |
|    u13_sin            |sin_control         |3714   |1649    |1309    |1102    |0       |29      |
|      u21_sample       |ads8350_sample      |197    |137     |5       |118     |0       |0       |
|      u22_fir          |fir                 |3517   |1512    |1304    |984     |0       |29      |
|        U1_fir         |filter_verilog      |1492   |556     |509     |503     |0       |19      |
|        U2_fir         |filter_verilog      |2025   |956     |795     |481     |0       |10      |
|    u14_tawa           |tawa_control        |282    |242     |22      |204     |0       |0       |
|      u31_uart_control |uart_control        |169    |147     |10      |135     |0       |0       |
|      u32_uart_recv    |uart_recv           |50     |40      |4       |32      |0       |0       |
|      u33_uart_send    |uart_send           |44     |36      |8       |23      |0       |0       |
|      u34_crc          |crc_calc            |19     |19      |0       |14      |0       |0       |
|    u15_endat          |endat_control       |402    |312     |69      |211     |0       |0       |
|      u41_control      |endat_contol_sample |402    |312     |69      |211     |0       |0       |
|  u9_led               |led                 |75     |60      |15      |32      |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       7936  
    #2         2       1038  
    #3         3       553   
    #4         4       302   
    #5        5-10     520   
    #6       11-50     166   
    #7       51-100     1    
  Average     1.81           

RUN-1002 : start command "export_db demo_1st_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_pr.db" in  1.163473s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (167.9%)

RUN-1004 : used memory is 803 MB, reserved memory is 795 MB, peak memory is 856 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32204, tnet num: 10586, tinst num: 3382, tnode num: 37534, tedge num: 67443.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file demo_1st_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 11 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		rst_n
		u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4
		u8_encoder/u12_ssi/clk_2M_syn_4
		u8_encoder/u12_ssi/clk_out_reg1_syn_6
		u8_encoder/u15_endat/u41_control/clk_200k_syn_4
		u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in demo_1st_phy.timing, timing summary in demo_1st_phy.tsm.
RUN-1002 : start command "export_bid demo_1st_inst.bid"
RUN-1002 : start command "bitgen -bit demo_1st.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3382
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 10588, pip num: 81104
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 15
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3049 valid insts, and 223199 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file demo_1st.bit.
RUN-1003 : finish command "bitgen -bit demo_1st.bit" in  8.038244s wall, 105.468750s user + 0.078125s system = 105.546875s CPU (1313.1%)

RUN-1004 : used memory is 796 MB, reserved memory is 792 MB, peak memory is 985 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241220_173020.log"
