|CU
opcode[0] => Equal0.IN11
opcode[1] => Equal0.IN10
opcode[2] => Equal0.IN9
opcode[3] => Equal0.IN8
opcode[4] => Equal0.IN7
opcode[5] => Equal0.IN6
CLK => allow_Imme_Shamt_to_Bus~reg0.CLK
CLK => LB_data_select[0]~reg0.CLK
CLK => LB_data_select[1]~reg0.CLK
CLK => pc_data_select[0]~reg0.CLK
CLK => pc_data_select[1]~reg0.CLK
CLK => alu_op_select~reg0.CLK
CLK => alu_op[0]~reg0.CLK
CLK => alu_op[1]~reg0.CLK
CLK => alu_op[2]~reg0.CLK
CLK => alu_op[3]~reg0.CLK
CLK => alu_op[4]~reg0.CLK
CLK => alu_op[5]~reg0.CLK
CLK => allow_ALU_BUS~reg0.CLK
CLK => write_LB~reg0.CLK
CLK => write_LA~reg0.CLK
CLK => read_MEM~reg0.CLK
CLK => write_MEM~reg0.CLK
CLK => MDR_data_select~reg0.CLK
CLK => allow_MDR_BUS~reg0.CLK
CLK => write_MDR~reg0.CLK
CLK => write_MAR~reg0.CLK
CLK => reg_type_select[0]~reg0.CLK
CLK => reg_type_select[1]~reg0.CLK
CLK => oe_RF~reg0.CLK
CLK => write_RF~reg0.CLK
CLK => write_IR~reg0.CLK
CLK => allow_PC_BUS~reg0.CLK
CLK => write_PC~reg0.CLK
CLK => instruction_done~reg0.CLK
flag_zero => ~NO_FANOUT~
initiation => instruction_done~reg0.ENA
initiation => write_PC~reg0.ENA
initiation => allow_PC_BUS~reg0.ENA
initiation => write_IR~reg0.ENA
initiation => write_RF~reg0.ENA
initiation => oe_RF~reg0.ENA
initiation => reg_type_select[1]~reg0.ENA
initiation => reg_type_select[0]~reg0.ENA
initiation => write_MAR~reg0.ENA
initiation => write_MDR~reg0.ENA
initiation => allow_MDR_BUS~reg0.ENA
initiation => MDR_data_select~reg0.ENA
initiation => write_MEM~reg0.ENA
initiation => read_MEM~reg0.ENA
initiation => write_LA~reg0.ENA
initiation => write_LB~reg0.ENA
initiation => allow_ALU_BUS~reg0.ENA
initiation => alu_op[5]~reg0.ENA
initiation => alu_op[4]~reg0.ENA
initiation => alu_op[3]~reg0.ENA
initiation => alu_op[2]~reg0.ENA
initiation => alu_op[1]~reg0.ENA
initiation => alu_op[0]~reg0.ENA
initiation => alu_op_select~reg0.ENA
initiation => pc_data_select[1]~reg0.ENA
initiation => pc_data_select[0]~reg0.ENA
initiation => LB_data_select[1]~reg0.ENA
initiation => LB_data_select[0]~reg0.ENA
initiation => allow_Imme_Shamt_to_Bus~reg0.ENA
mem_ready => ControlProcess.IN1


