#contributor : Aaron , generated by script from template provided by Xilinx
#name : V6_LDCE
#key:V6_LDCE
# --

LDCE #(
   .INIT(1'b0) // Initial value of latch (1'b0 or 1'b1)
) U_LDCE (
   .Q(Q),      // Data output
   .CLR(CLR),  // Asynchronous clear/reset input
   .D(D),      // Data input
   .G(G),      // Gate input
   .GE(GE)     // Gate enable input
);
  
