INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:02:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.310ns period=6.620ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.310ns period=6.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.620ns  (clk rise@6.620ns - clk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 2.119ns (34.395%)  route 4.042ns (65.605%))
  Logic Levels:           19  (CARRY4=8 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.103 - 6.620 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2025, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y176        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y176        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=24, routed)          0.329     1.091    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X12Y175        LUT4 (Prop_lut4_I1_O)        0.043     1.134 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.134    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.380 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.380    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.430 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.430    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X12Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.480 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.480    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X12Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.582 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[0]
                         net (fo=10, routed)          0.187     1.769    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_7
    SLICE_X13Y178        LUT3 (Prop_lut3_I1_O)        0.119     1.888 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.383     2.271    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X15Y175        LUT6 (Prop_lut6_I5_O)        0.043     2.314 r  lsq1/handshake_lsq_lsq1_core/dataReg[19]_i_3/O
                         net (fo=2, routed)           0.555     2.869    lsq1/handshake_lsq_lsq1_core/dataReg[19]_i_3_n_0
    SLICE_X10Y178        LUT5 (Prop_lut5_I3_O)        0.043     2.912 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12/O
                         net (fo=7, routed)           0.326     3.238    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12_n_0
    SLICE_X13Y180        LUT4 (Prop_lut4_I2_O)        0.043     3.281 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.344     3.625    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X11Y180        LUT6 (Prop_lut6_I2_O)        0.043     3.668 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.184     3.852    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X10Y182        LUT5 (Prop_lut5_I4_O)        0.043     3.895 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.223     4.118    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X9Y182         LUT3 (Prop_lut3_I0_O)        0.043     4.161 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.161    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.348 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.348    addf0/operator/ltOp_carry__2_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.475 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.227     4.702    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X11Y183        LUT6 (Prop_lut6_I5_O)        0.130     4.832 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.173     5.004    addf0/operator/p_1_in[0]
    SLICE_X10Y183        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.280 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.280    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X10Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     5.388 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, routed)           0.525     5.913    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[2]
    SLICE_X10Y185        LUT5 (Prop_lut5_I1_O)        0.126     6.039 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.234     6.273    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X9Y185         LUT3 (Prop_lut3_I1_O)        0.043     6.316 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.352     6.669    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X9Y185         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.620     6.620 r  
                                                      0.000     6.620 r  clk (IN)
                         net (fo=2025, unset)         0.483     7.103    addf0/operator/RightShifterComponent/clk
    SLICE_X9Y185         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     7.103    
                         clock uncertainty           -0.035     7.067    
    SLICE_X9Y185         FDRE (Setup_fdre_C_R)       -0.295     6.772    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  0.104    




