#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a699a63790 .scope module, "Phase_3" "Phase_3" 2 27;
 .timescale 0 0;
v000002a699abc8a0_0 .net "ALU_Op_CU", 3 0, v000002a699a5e330_0;  1 drivers
v000002a699abde80_0 .net "ALU_Op_EX", 3 0, v000002a699ab8e20_0;  1 drivers
v000002a699abc620_0 .net "B_L", 0 0, v000002a699a5e3d0_0;  1 drivers
v000002a699abd2a0_0 .net "B_instr_CU", 0 0, v000002a699a5df70_0;  1 drivers
v000002a699abc9e0_0 .var "CLK", 0 0;
v000002a699abc6c0_0 .var "CLR", 0 0;
v000002a699abd520_0 .net "ID_ALU_op", 3 0, v000002a699ab8920_0;  1 drivers
v000002a699abcd00_0 .net "ID_RF_enable", 0 0, v000002a699ab9aa0_0;  1 drivers
v000002a699abd340_0 .net "ID_load_instr", 0 0, v000002a699ab8c40_0;  1 drivers
v000002a699abc120_0 .net "ID_shift_imm", 0 0, v000002a699ab9e60_0;  1 drivers
v000002a699abd3e0_0 .net "Inst_out", 31 0, v000002a699abdf20_0;  1 drivers
v000002a699abc760_0 .var "LE", 0 0;
v000002a699abd5c0_0 .net "Load_Inst_CU", 0 0, v000002a699a5e830_0;  1 drivers
v000002a699abc300_0 .net "Load_Inst_EX", 0 0, v000002a699ab9c80_0;  1 drivers
v000002a699abc260_0 .net "Load_Inst_MEM", 0 0, v000002a699ab95a0_0;  1 drivers
v000002a699abdac0_0 .net "Load_Inst_WB", 0 0, v000002a699abc080_0;  1 drivers
v000002a699abc3a0_0 .net "Out", 31 0, v000002a699abd020_0;  1 drivers
v000002a699abc4e0_0 .net "PC", 31 0, v000002a699a5e5b0_0;  1 drivers
v000002a699abd480_0 .net "PC_4", 31 0, v000002a699a5e510_0;  1 drivers
v000002a699abd840_0 .net "RF_enable_CU", 0 0, v000002a699a5e010_0;  1 drivers
v000002a699abd700_0 .net "RF_enable_EX", 0 0, v000002a699ab9b40_0;  1 drivers
v000002a699abd160_0 .net "RF_enable_MEM", 0 0, v000002a699ab9960_0;  1 drivers
v000002a699abc800_0 .net "RF_enable_WB", 0 0, v000002a699abc440_0;  1 drivers
v000002a699abcc60_0 .var "addr", 31 0;
v000002a699abcb20_0 .net "change_EX", 0 0, v000002a699ab89c0_0;  1 drivers
v000002a699abd0c0_0 .var/i "code", 31 0;
v000002a699abd7a0_0 .var "data", 31 0;
v000002a699abd8e0_0 .net "enable_CU", 0 0, v000002a699a5e1f0_0;  1 drivers
v000002a699abcda0_0 .net "enable_EX", 0 0, v000002a699ab9640_0;  1 drivers
v000002a699abce40_0 .net "enable_ID", 0 0, v000002a699ab9500_0;  1 drivers
v000002a699abd980_0 .net "enable_MEM", 0 0, v000002a699ab8380_0;  1 drivers
v000002a699abda20_0 .var/i "fi", 31 0;
v000002a699abcf80_0 .net "rw_CU", 0 0, v000002a699a5e150_0;  1 drivers
v000002a699abdd40_0 .net "rw_EX", 0 0, v000002a699ab9d20_0;  1 drivers
v000002a699abdb60_0 .net "rw_ID", 0 0, v000002a699ab8ec0_0;  1 drivers
v000002a699abdc00_0 .net "rw_MEM", 0 0, v000002a699ab90a0_0;  1 drivers
v000002a699abdca0_0 .net "s_CU", 0 0, v000002a699a5e970_0;  1 drivers
v000002a699abdde0_0 .net "s_ID", 0 0, v000002a699ab8420_0;  1 drivers
L_000002a699aca0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a699ac8180_0 .net "select_mux", 0 0, L_000002a699aca0a8;  1 drivers
v000002a699ac89a0_0 .net "shift_imm_CU", 0 0, v000002a699a5e0b0_0;  1 drivers
v000002a699ac8900_0 .net "shift_imm_EX", 0 0, v000002a699ab8a60_0;  1 drivers
v000002a699ac99e0_0 .net "size_CU", 1 0, v000002a699ab8060_0;  1 drivers
v000002a699ac87c0_0 .net "size_EX", 1 0, v000002a699ab8b00_0;  1 drivers
v000002a699ac8e00_0 .net "size_ID", 1 0, v000002a699ab9000_0;  1 drivers
v000002a699ac9760_0 .net "size_MEM", 1 0, v000002a699ab9f00_0;  1 drivers
S_000002a699a21da0 .scope module, "PC4" "PC_4_Adder" 2 114, 3 2 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_4";
    .port_info 1 /INPUT 32 "PC";
v000002a699a5e470_0 .net "PC", 31 0, v000002a699a5e5b0_0;  alias, 1 drivers
v000002a699a5e510_0 .var "PC_4", 31 0;
E_000002a699a58a70 .event anyedge, v000002a699a5e470_0;
S_000002a699a21f30 .scope module, "PC_R" "reg_PC" 2 113, 4 2 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_out";
    .port_info 1 /INPUT 32 "PC_in";
    .port_info 2 /INPUT 1 "LE";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "CLR";
v000002a699a5ec90_0 .net "CLK", 0 0, v000002a699abc9e0_0;  1 drivers
v000002a699a5e8d0_0 .net "CLR", 0 0, v000002a699abc6c0_0;  1 drivers
v000002a699a5ded0_0 .net "LE", 0 0, v000002a699abc760_0;  1 drivers
v000002a699a5eab0_0 .net "PC_in", 31 0, v000002a699a5e510_0;  alias, 1 drivers
v000002a699a5e5b0_0 .var "PC_out", 31 0;
E_000002a699a58930 .event posedge, v000002a699a5e8d0_0, v000002a699a5ec90_0;
S_000002a699a220c0 .scope module, "c_u" "Control_Unit" 2 116, 5 1 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_shift_imm";
    .port_info 1 /OUTPUT 4 "ID_ALU_Op";
    .port_info 2 /OUTPUT 2 "mem_size";
    .port_info 3 /OUTPUT 1 "mem_enable";
    .port_info 4 /OUTPUT 1 "mem_RW";
    .port_info 5 /OUTPUT 1 "ID_Load_Inst";
    .port_info 6 /OUTPUT 1 "S";
    .port_info 7 /OUTPUT 1 "ID_RF_enable";
    .port_info 8 /OUTPUT 1 "ID_B_instr";
    .port_info 9 /OUTPUT 1 "B_L";
    .port_info 10 /INPUT 32 "I";
v000002a699a5e3d0_0 .var "B_L", 0 0;
v000002a699a5e790_0 .net "I", 31 0, v000002a699abd020_0;  alias, 1 drivers
v000002a699a5e330_0 .var "ID_ALU_Op", 3 0;
v000002a699a5df70_0 .var "ID_B_instr", 0 0;
v000002a699a5e830_0 .var "ID_Load_Inst", 0 0;
v000002a699a5e010_0 .var "ID_RF_enable", 0 0;
v000002a699a5e0b0_0 .var "ID_shift_imm", 0 0;
v000002a699a5e970_0 .var "S", 0 0;
v000002a699a5e150_0 .var "mem_RW", 0 0;
v000002a699a5e1f0_0 .var "mem_enable", 0 0;
v000002a699ab8060_0 .var "mem_size", 1 0;
E_000002a699a59330 .event anyedge, v000002a699a5e790_0;
S_000002a699a398d0 .scope module, "c_u_mux" "Mux_CU" 2 117, 6 2 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_o";
    .port_info 1 /OUTPUT 4 "ALU_o";
    .port_info 2 /OUTPUT 2 "size_o";
    .port_info 3 /OUTPUT 1 "enable_o";
    .port_info 4 /OUTPUT 1 "rw_o";
    .port_info 5 /OUTPUT 1 "load_o";
    .port_info 6 /OUTPUT 1 "S_o";
    .port_info 7 /OUTPUT 1 "RF_o";
    .port_info 8 /INPUT 1 "Shift_i";
    .port_info 9 /INPUT 4 "ALU_i";
    .port_info 10 /INPUT 2 "size_i";
    .port_info 11 /INPUT 1 "enable_i";
    .port_info 12 /INPUT 1 "rw_i";
    .port_info 13 /INPUT 1 "load_i";
    .port_info 14 /INPUT 1 "S_i";
    .port_info 15 /INPUT 1 "RF_i";
    .port_info 16 /INPUT 1 "sel";
v000002a699ab87e0_0 .net "ALU_i", 3 0, v000002a699a5e330_0;  alias, 1 drivers
v000002a699ab8920_0 .var "ALU_o", 3 0;
v000002a699ab98c0_0 .net "RF_i", 0 0, v000002a699a5e010_0;  alias, 1 drivers
v000002a699ab9aa0_0 .var "RF_o", 0 0;
v000002a699ab9dc0_0 .net "S_i", 0 0, v000002a699a5e970_0;  alias, 1 drivers
v000002a699ab8420_0 .var "S_o", 0 0;
v000002a699ab8d80_0 .net "Shift_i", 0 0, v000002a699a5e0b0_0;  alias, 1 drivers
v000002a699ab9e60_0 .var "Shift_o", 0 0;
v000002a699ab8ce0_0 .net "enable_i", 0 0, v000002a699a5e1f0_0;  alias, 1 drivers
v000002a699ab9500_0 .var "enable_o", 0 0;
v000002a699ab8100_0 .net "load_i", 0 0, v000002a699a5e830_0;  alias, 1 drivers
v000002a699ab8c40_0 .var "load_o", 0 0;
v000002a699ab9780_0 .net "rw_i", 0 0, v000002a699a5e150_0;  alias, 1 drivers
v000002a699ab8ec0_0 .var "rw_o", 0 0;
v000002a699ab8240_0 .net "sel", 0 0, L_000002a699aca0a8;  alias, 1 drivers
v000002a699ab8600_0 .net "size_i", 1 0, v000002a699ab8060_0;  alias, 1 drivers
v000002a699ab9000_0 .var "size_o", 1 0;
E_000002a699a59270/0 .event anyedge, v000002a699ab8240_0, v000002a699a5e010_0, v000002a699a5e970_0, v000002a699a5e830_0;
E_000002a699a59270/1 .event anyedge, v000002a699a5e150_0, v000002a699a5e1f0_0, v000002a699ab8060_0, v000002a699a5e330_0;
E_000002a699a59270/2 .event anyedge, v000002a699a5e0b0_0;
E_000002a699a59270 .event/or E_000002a699a59270/0, E_000002a699a59270/1, E_000002a699a59270/2;
S_000002a699a39a60 .scope module, "ex_mem" "EXMEM_Register" 2 119, 7 1 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "Size_Out";
    .port_info 1 /OUTPUT 1 "Enable_Out";
    .port_info 2 /OUTPUT 1 "rw_Out";
    .port_info 3 /OUTPUT 1 "Load_Out";
    .port_info 4 /OUTPUT 1 "rf_Out";
    .port_info 5 /INPUT 2 "Size_In";
    .port_info 6 /INPUT 1 "Enable_In";
    .port_info 7 /INPUT 1 "rw_In";
    .port_info 8 /INPUT 1 "Load_In";
    .port_info 9 /INPUT 1 "rf_In";
    .port_info 10 /INPUT 1 "CLK";
    .port_info 11 /INPUT 1 "CLR";
v000002a699ab82e0_0 .net "CLK", 0 0, v000002a699abc9e0_0;  alias, 1 drivers
v000002a699ab84c0_0 .net "CLR", 0 0, v000002a699abc6c0_0;  alias, 1 drivers
v000002a699ab81a0_0 .net "Enable_In", 0 0, v000002a699ab9640_0;  alias, 1 drivers
v000002a699ab8380_0 .var "Enable_Out", 0 0;
v000002a699ab8f60_0 .net "Load_In", 0 0, v000002a699ab9c80_0;  alias, 1 drivers
v000002a699ab95a0_0 .var "Load_Out", 0 0;
v000002a699ab91e0_0 .net "Size_In", 1 0, v000002a699ab8b00_0;  alias, 1 drivers
v000002a699ab9f00_0 .var "Size_Out", 1 0;
v000002a699ab86a0_0 .net "rf_In", 0 0, v000002a699ab9b40_0;  alias, 1 drivers
v000002a699ab9960_0 .var "rf_Out", 0 0;
v000002a699ab8880_0 .net "rw_In", 0 0, v000002a699ab9d20_0;  alias, 1 drivers
v000002a699ab90a0_0 .var "rw_Out", 0 0;
E_000002a699a589b0 .event posedge, v000002a699a5ec90_0;
S_000002a699a39bf0 .scope module, "id_ex" "IDEX_Register" 2 118, 8 1 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_Out";
    .port_info 1 /OUTPUT 4 "ALU_Out";
    .port_info 2 /OUTPUT 2 "Size_Out";
    .port_info 3 /OUTPUT 1 "Enable_Out";
    .port_info 4 /OUTPUT 1 "rw_Out";
    .port_info 5 /OUTPUT 1 "Load_Out";
    .port_info 6 /OUTPUT 1 "S_Out";
    .port_info 7 /OUTPUT 1 "rf_Out";
    .port_info 8 /INPUT 1 "Shift_In";
    .port_info 9 /INPUT 4 "ALU_In";
    .port_info 10 /INPUT 2 "Size_In";
    .port_info 11 /INPUT 1 "Enable_In";
    .port_info 12 /INPUT 1 "rw_In";
    .port_info 13 /INPUT 1 "Load_In";
    .port_info 14 /INPUT 1 "S_In";
    .port_info 15 /INPUT 1 "rf_In";
    .port_info 16 /INPUT 1 "CLK";
    .port_info 17 /INPUT 1 "CLR";
v000002a699ab8740_0 .net "ALU_In", 3 0, v000002a699ab8920_0;  alias, 1 drivers
v000002a699ab8e20_0 .var "ALU_Out", 3 0;
v000002a699ab9a00_0 .net "CLK", 0 0, v000002a699abc9e0_0;  alias, 1 drivers
v000002a699ab9280_0 .net "CLR", 0 0, v000002a699abc6c0_0;  alias, 1 drivers
v000002a699ab9320_0 .net "Enable_In", 0 0, v000002a699ab9500_0;  alias, 1 drivers
v000002a699ab9640_0 .var "Enable_Out", 0 0;
v000002a699ab8560_0 .net "Load_In", 0 0, v000002a699ab8c40_0;  alias, 1 drivers
v000002a699ab9c80_0 .var "Load_Out", 0 0;
v000002a699ab96e0_0 .net "S_In", 0 0, v000002a699ab8420_0;  alias, 1 drivers
v000002a699ab89c0_0 .var "S_Out", 0 0;
v000002a699ab93c0_0 .net "Shift_In", 0 0, v000002a699ab9e60_0;  alias, 1 drivers
v000002a699ab8a60_0 .var "Shift_Out", 0 0;
v000002a699ab9820_0 .net "Size_In", 1 0, v000002a699ab9000_0;  alias, 1 drivers
v000002a699ab8b00_0 .var "Size_Out", 1 0;
v000002a699ab9460_0 .net "rf_In", 0 0, v000002a699ab9aa0_0;  alias, 1 drivers
v000002a699ab9b40_0 .var "rf_Out", 0 0;
v000002a699ab9be0_0 .net "rw_In", 0 0, v000002a699ab8ec0_0;  alias, 1 drivers
v000002a699ab9d20_0 .var "rw_Out", 0 0;
S_000002a699a23d50 .scope module, "if_id" "IFID_Register" 2 115, 9 1 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "IFID_Out";
    .port_info 1 /INPUT 32 "IFID_In";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
v000002a699ab9140_0 .net "CLK", 0 0, v000002a699abc9e0_0;  alias, 1 drivers
v000002a699abd660_0 .net "CLR", 0 0, v000002a699abc6c0_0;  alias, 1 drivers
v000002a699abcee0_0 .net "IFID_In", 31 0, v000002a699abdf20_0;  alias, 1 drivers
v000002a699abd020_0 .var "IFID_Out", 31 0;
S_000002a699a24870 .scope module, "mem_wb" "MEMWB_Register" 2 120, 10 1 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Load_Out";
    .port_info 1 /OUTPUT 1 "rf_Out";
    .port_info 2 /INPUT 1 "Load_In";
    .port_info 3 /INPUT 1 "rf_In";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "CLR";
v000002a699abc1c0_0 .net "CLK", 0 0, v000002a699abc9e0_0;  alias, 1 drivers
v000002a699abc580_0 .net "CLR", 0 0, v000002a699abc6c0_0;  alias, 1 drivers
v000002a699abcbc0_0 .net "Load_In", 0 0, v000002a699ab95a0_0;  alias, 1 drivers
v000002a699abc080_0 .var "Load_Out", 0 0;
v000002a699abd200_0 .net "rf_In", 0 0, v000002a699ab9960_0;  alias, 1 drivers
v000002a699abc440_0 .var "rf_Out", 0 0;
S_000002a699a24a00 .scope module, "ram1" "inst_ram256x8" 2 100, 11 2 0, S_000002a699a63790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v000002a699abc940_0 .net "Address", 31 0, v000002a699a5e5b0_0;  alias, 1 drivers
v000002a699abdf20_0 .var "DataOut", 31 0;
v000002a699abca80 .array "Mem", 255 0, 7 0;
S_000002a699a63920 .scope module, "data_ram256x8" "data_ram256x8" 11 16;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "RW";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "DataIn";
    .port_info 5 /INPUT 2 "Size";
o000002a699a6be58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a699ac8ae0_0 .net "Address", 31 0, o000002a699a6be58;  0 drivers
o000002a699a6be88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a699ac96c0_0 .net "DataIn", 31 0, o000002a699a6be88;  0 drivers
v000002a699ac82c0_0 .var "DataOut", 31 0;
o000002a699a6bee8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a699ac8680_0 .net "Enable", 0 0, o000002a699a6bee8;  0 drivers
v000002a699ac9260 .array "Mem", 255 0, 7 0;
o000002a699a6bf18 .functor BUFZ 1, C4<z>; HiZ drive
v000002a699ac9ee0_0 .net "RW", 0 0, o000002a699a6bf18;  0 drivers
o000002a699a6bf48 .functor BUFZ 2, C4<zz>; HiZ drive
v000002a699ac8f40_0 .net "Size", 1 0, o000002a699a6bf48;  0 drivers
E_000002a699a58eb0/0 .event anyedge, v000002a699ac8f40_0, v000002a699ac96c0_0, v000002a699ac8ae0_0, v000002a699ac9ee0_0;
E_000002a699a58eb0/1 .event anyedge, v000002a699ac82c0_0;
E_000002a699a58eb0 .event/or E_000002a699a58eb0/0, E_000002a699a58eb0/1;
    .scope S_000002a699a24a00;
T_0 ;
    %wait E_000002a699a58a70;
    %load/vec4 v000002a699abc940_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %ix/getv 4, v000002a699abc940_0;
    %load/vec4a v000002a699abca80, 4;
    %load/vec4 v000002a699abc940_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002a699abca80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002a699abc940_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002a699abca80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002a699abc940_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002a699abca80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a699abdf20_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v000002a699abc940_0;
    %load/vec4a v000002a699abca80, 4;
    %pad/u 32;
    %store/vec4 v000002a699abdf20_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a699a21f30;
T_1 ;
    %wait E_000002a699a58930;
    %load/vec4 v000002a699a5e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a699a5e5b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a699a5ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002a699a5eab0_0;
    %assign/vec4 v000002a699a5e5b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a699a21da0;
T_2 ;
    %wait E_000002a699a58a70;
    %load/vec4 v000002a699a5e470_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002a699a5e510_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002a699a23d50;
T_3 ;
    %wait E_000002a699a589b0;
    %load/vec4 v000002a699abd660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a699abd020_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a699abcee0_0;
    %assign/vec4 v000002a699abd020_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a699a220c0;
T_4 ;
    %wait E_000002a699a59330;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000002a699a5e970_0, 0, 1;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 4, 21, 6;
    %store/vec4 v000002a699a5e330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e0b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a699ab8060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e830_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000002a699a5e970_0, 0, 1;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 4, 21, 6;
    %store/vec4 v000002a699a5e330_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e0b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a699ab8060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e830_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e0b0_0, 0, 1;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000002a699a5e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e3d0_0, 0, 1;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 2, 21, 6;
    %store/vec4 v000002a699ab8060_0, 0, 2;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e150_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e150_0, 0, 1;
T_4.7 ;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002a699a5e330_0, 0, 4;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002a699a5e330_0, 0, 4;
T_4.9 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e970_0, 0, 1;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000002a699a5e830_0, 0, 1;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 2, 21, 6;
    %store/vec4 v000002a699ab8060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e3d0_0, 0, 1;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002a699a5e330_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002a699a5e330_0, 0, 4;
T_4.11 ;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e150_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e150_0, 0, 1;
T_4.13 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e150_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a699ab8060_0, 0, 2;
    %load/vec4 v000002a699a5e790_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002a699a5e330_0, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002a699a5e330_0, 0, 4;
T_4.15 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v000002a699a5e790_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a699a5e330_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e0b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a699ab8060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699a5e830_0, 0, 1;
T_4.16 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002a699a398d0;
T_5 ;
    %wait E_000002a699a59270;
    %load/vec4 v000002a699ab8240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000002a699ab8d80_0;
    %store/vec4 v000002a699ab9e60_0, 0, 1;
    %load/vec4 v000002a699ab87e0_0;
    %store/vec4 v000002a699ab8920_0, 0, 4;
    %load/vec4 v000002a699ab8600_0;
    %store/vec4 v000002a699ab9000_0, 0, 2;
    %load/vec4 v000002a699ab8ce0_0;
    %store/vec4 v000002a699ab9500_0, 0, 1;
    %load/vec4 v000002a699ab9780_0;
    %store/vec4 v000002a699ab8ec0_0, 0, 1;
    %load/vec4 v000002a699ab8100_0;
    %store/vec4 v000002a699ab8c40_0, 0, 1;
    %load/vec4 v000002a699ab9dc0_0;
    %store/vec4 v000002a699ab8420_0, 0, 1;
    %load/vec4 v000002a699ab98c0_0;
    %store/vec4 v000002a699ab9aa0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699ab9e60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a699ab8920_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a699ab9000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699ab9500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699ab8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699ab8c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699ab8420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699ab9aa0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002a699a39bf0;
T_6 ;
    %wait E_000002a699a589b0;
    %load/vec4 v000002a699ab9280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab8a60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a699ab8e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab9c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab89c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab9b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a699ab8b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab9640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab9d20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002a699ab93c0_0;
    %assign/vec4 v000002a699ab8a60_0, 0;
    %load/vec4 v000002a699ab8740_0;
    %assign/vec4 v000002a699ab8e20_0, 0;
    %load/vec4 v000002a699ab8560_0;
    %assign/vec4 v000002a699ab9c80_0, 0;
    %load/vec4 v000002a699ab96e0_0;
    %assign/vec4 v000002a699ab89c0_0, 0;
    %load/vec4 v000002a699ab9460_0;
    %assign/vec4 v000002a699ab9b40_0, 0;
    %load/vec4 v000002a699ab9820_0;
    %assign/vec4 v000002a699ab8b00_0, 0;
    %load/vec4 v000002a699ab9320_0;
    %assign/vec4 v000002a699ab9640_0, 0;
    %load/vec4 v000002a699ab9be0_0;
    %assign/vec4 v000002a699ab9d20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002a699a39a60;
T_7 ;
    %wait E_000002a699a589b0;
    %load/vec4 v000002a699ab84c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab95a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab9960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a699ab9f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab8380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699ab90a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002a699ab8f60_0;
    %assign/vec4 v000002a699ab95a0_0, 0;
    %load/vec4 v000002a699ab86a0_0;
    %assign/vec4 v000002a699ab9960_0, 0;
    %load/vec4 v000002a699ab91e0_0;
    %assign/vec4 v000002a699ab9f00_0, 0;
    %load/vec4 v000002a699ab81a0_0;
    %assign/vec4 v000002a699ab8380_0, 0;
    %load/vec4 v000002a699ab8880_0;
    %assign/vec4 v000002a699ab90a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a699a24870;
T_8 ;
    %wait E_000002a699a589b0;
    %load/vec4 v000002a699abc580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699abc080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a699abc440_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002a699abcbc0_0;
    %assign/vec4 v000002a699abc080_0, 0;
    %load/vec4 v000002a699abd200_0;
    %assign/vec4 v000002a699abc440_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002a699a63790;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699abc760_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000002a699a63790;
T_10 ;
    %vpi_func 2 102 "$fopen" 32, "Memory/ramintr.txt", "r" {0 0 0};
    %store/vec4 v000002a699abda20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a699abcc60_0, 0, 32;
T_10.0 ;
    %vpi_func 2 104 "$feof" 32, v000002a699abda20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %vpi_func 2 105 "$fscanf" 32, v000002a699abda20_0, "%b", v000002a699abd7a0_0 {0 0 0};
    %store/vec4 v000002a699abd0c0_0, 0, 32;
    %load/vec4 v000002a699abd7a0_0;
    %pad/u 8;
    %ix/getv 4, v000002a699abcc60_0;
    %store/vec4a v000002a699abca80, 4, 0;
    %load/vec4 v000002a699abcc60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a699abcc60_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 109 "$fclose", v000002a699abda20_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a699abcc60_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_000002a699a63790;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a699abc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699abc6c0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000002a699abc6c0_0;
    %inv;
    %store/vec4 v000002a699abc6c0_0, 0, 1;
    %pushi/vec4 11, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000002a699abc9e0_0;
    %inv;
    %store/vec4 v000002a699abc9e0_0, 0, 1;
    %load/vec4 v000002a699abc9e0_0;
    %inv;
    %store/vec4 v000002a699abc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a699abc6c0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_000002a699a63790;
T_12 ;
    %delay 5, 0;
    %vpi_call 2 137 "$display", "\012       Phase 3 Simulation       " {0 0 0};
    %vpi_call 2 138 "$display", "\012      PC+4   IFID_IN                           IFID_OUT                          C_U_OUT SHIFT OPCODE SIZE EN_MEM R/W LOAD S RF B B_L IDEX SHIFT OPCODE SIZE EN_MEM R/W LOAD S RF EXMEM SIZE EN_MEM RW LOAD RF MEMWB LOAD RF" {0 0 0};
    %vpi_call 2 139 "$monitor", "%d   %b  %b        | %b     %b   %b    %b     %b   %b    %b %b  %b  %b     | %b     %b   %b    %b      %b   %b    %b %b      | %b    %b      %b  %b    %b    | %b    %b", v000002a699abd480_0, v000002a699abd3e0_0, v000002a699abc3a0_0, v000002a699ac89a0_0, v000002a699abc8a0_0, v000002a699ac99e0_0, v000002a699abd8e0_0, v000002a699abcf80_0, v000002a699abd5c0_0, v000002a699abdca0_0, v000002a699abd840_0, v000002a699abd2a0_0, v000002a699abc620_0, v000002a699ac8900_0, v000002a699abde80_0, v000002a699ac87c0_0, v000002a699abcda0_0, v000002a699abdd40_0, v000002a699abc300_0, v000002a699abcb20_0, v000002a699abd700_0, v000002a699ac9760_0, v000002a699abd980_0, v000002a699abdc00_0, v000002a699abc260_0, v000002a699abd160_0, v000002a699abdac0_0, v000002a699abc800_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000002a699a63920;
T_13 ;
    %wait E_000002a699a58eb0;
    %load/vec4 v000002a699ac8f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v000002a699ac9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000002a699ac96c0_0;
    %pad/u 8;
    %ix/getv 4, v000002a699ac8ae0_0;
    %store/vec4a v000002a699ac9260, 4, 0;
    %jmp T_13.5;
T_13.4 ;
    %ix/getv 4, v000002a699ac8ae0_0;
    %load/vec4a v000002a699ac9260, 4;
    %pad/u 32;
    %store/vec4 v000002a699ac82c0_0, 0, 32;
T_13.5 ;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v000002a699ac9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v000002a699ac96c0_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v000002a699ac8ae0_0;
    %store/vec4a v000002a699ac9260, 4, 0;
    %load/vec4 v000002a699ac96c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000002a699ac9260, 4, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002a699ac9260, 4;
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002a699ac9260, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000002a699ac82c0_0, 0, 32;
T_13.7 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000002a699ac9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v000002a699ac96c0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000002a699ac8ae0_0;
    %store/vec4a v000002a699ac9260, 4, 0;
    %load/vec4 v000002a699ac96c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000002a699ac9260, 4, 0;
    %load/vec4 v000002a699ac96c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000002a699ac9260, 4, 0;
    %load/vec4 v000002a699ac96c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000002a699ac9260, 4, 0;
    %jmp T_13.9;
T_13.8 ;
    %ix/getv 4, v000002a699ac8ae0_0;
    %load/vec4a v000002a699ac9260, 4;
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002a699ac9260, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002a699ac9260, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002a699ac8ae0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002a699ac9260, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002a699ac82c0_0, 0, 32;
T_13.9 ;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Phase_3.v";
    "./Support/PC_4_Adder.v";
    "./Support/Reg_PC.v";
    "./ControlUnit.v";
    "./Support/Mux_CU.v";
    "./Pipeline_Registers/EXMEM_Register.v";
    "./Pipeline_Registers/IDEX_Register.v";
    "./Pipeline_Registers/IFID_Register.v";
    "./Pipeline_Registers/MEMWB_Register.v";
    "./Memory/ram.v";
