Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Wed Mar 01 01:10:10 2023
Host:    compute-srv5.atme.in (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (12cores*96cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz 30720KB) (792277964KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 1795 days old.
@genus:root: 1> source ../tcl/top.tcl
Sourcing '../tcl/top.tcl' (Wed Mar 01 01:10:51 IST 2023)...
#@ Begin verbose source tcl/top.tcl
@file(top.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 2097.615
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1515.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1680.000
cpu MHz		: 1200.000
cpu MHz		: 1785.000
cpu MHz		: 1680.000
cpu MHz		: 1890.000
cpu MHz		: 1200.000
cpu MHz		: 1680.000
cpu MHz		: 1785.000
cpu MHz		: 1785.000
cpu MHz		: 1995.000
cpu MHz		: 1305.000
cpu MHz		: 1470.000
cpu MHz		: 1680.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1575.000
cpu MHz		: 1200.000
cpu MHz		: 1620.000
cpu MHz		: 1410.000
cpu MHz		: 1305.000
cpu MHz		: 1515.000
cpu MHz		: 1410.000
cpu MHz		: 1995.000
cpu MHz		: 1785.000
cpu MHz		: 1890.000
cpu MHz		: 1365.000
cpu MHz		: 1260.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1575.000
cpu MHz		: 1995.000
cpu MHz		: 1200.000
@file(top.tcl) 8: puts "Hostname : [info hostname]"
Hostname : compute-srv5.atme.in
@file(top.tcl) 15: set DESIGN booth_multiplier_top
@file(top.tcl) 16: set GEN_EFF medium
@file(top.tcl) 17: set MAP_OPT_EFF high
@file(top.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(top.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(top.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(top.tcl) 21: set _LOG_PATH logs_${DATE}
@file(top.tcl) 23: set_db / .init_lib_search_path {../lib} 
  Setting attribute of root '/': 'init_lib_search_path' = ../lib
@file(top.tcl) 25: set_db / .init_hdl_search_path {../rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
@file(top.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(top.tcl) 41: read_libs {fast.lib slow.lib}

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/../lib/fast.lib, Line 67517)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/../lib/slow.lib, Line 67517)

  Message Summary for Library both libraries:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 1148
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'fast_vdd1v0' and 'slow_vdd1v0'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ACHCONX2 and slow_vdd1v0/ACHCONX2).  Deleting (slow_vdd1v0/ACHCONX2).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX1 and slow_vdd1v0/ADDFHX1).  Deleting (slow_vdd1v0/ADDFHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX2 and slow_vdd1v0/ADDFHX2).  Deleting (slow_vdd1v0/ADDFHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX4 and slow_vdd1v0/ADDFHX4).  Deleting (slow_vdd1v0/ADDFHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHXL and slow_vdd1v0/ADDFHXL).  Deleting (slow_vdd1v0/ADDFHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX1 and slow_vdd1v0/ADDFX1).  Deleting (slow_vdd1v0/ADDFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX2 and slow_vdd1v0/ADDFX2).  Deleting (slow_vdd1v0/ADDFX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX4 and slow_vdd1v0/ADDFX4).  Deleting (slow_vdd1v0/ADDFX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFXL and slow_vdd1v0/ADDFXL).  Deleting (slow_vdd1v0/ADDFXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX1 and slow_vdd1v0/ADDHX1).  Deleting (slow_vdd1v0/ADDHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX2 and slow_vdd1v0/ADDHX2).  Deleting (slow_vdd1v0/ADDHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX4 and slow_vdd1v0/ADDHX4).  Deleting (slow_vdd1v0/ADDHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHXL and slow_vdd1v0/ADDHXL).  Deleting (slow_vdd1v0/ADDHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X1 and slow_vdd1v0/AND2X1).  Deleting (slow_vdd1v0/AND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X2 and slow_vdd1v0/AND2X2).  Deleting (slow_vdd1v0/AND2X2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X4 and slow_vdd1v0/AND2X4).  Deleting (slow_vdd1v0/AND2X4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X6 and slow_vdd1v0/AND2X6).  Deleting (slow_vdd1v0/AND2X6).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X8 and slow_vdd1v0/AND2X8).  Deleting (slow_vdd1v0/AND2X8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2XL and slow_vdd1v0/AND2XL).  Deleting (slow_vdd1v0/AND2XL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND3X1 and slow_vdd1v0/AND3X1).  Deleting (slow_vdd1v0/AND3X1).
@file(top.tcl) 51: set_db / .lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(top.tcl) 58: read_hdl {topLevel_2.v  cla.v  multi_f.v  test03.v}
            Reading Verilog file '../rtl/topLevel_2.v'
        .B(c_arry << 1), // carry row shifted left
           |
Warning : Suspicious implicit wire declaration. [VLOGPT-21]
        : Operand 'c_arry' declared as a 1-bit wire in file '../rtl/topLevel_2.v' on line 47, column 12.
        : An implicit wire is declared for an undeclared symbol occurring within a module instance or within the target of an assign statement.  If an undeclared symbol occurs within a subexpression in one of these contexts, it may be a coding error.
            Reading Verilog file '../rtl/cla.v'
            Reading Verilog file '../rtl/multi_f.v'
            Reading Verilog file '../rtl/test03.v'
@file(top.tcl) 59: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'booth_multiplier_top' from file '../rtl/topLevel_2.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'booth_radix4_multiplier' from file '../rtl/multi_f.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'partial' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 30.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Info    : Removed unused code identified during constant propagation. [CDFG-772]
        : Remove Dead Branch of conditional statement with Port '2' in Module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pp_tree16x64' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor42_vec' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor32_vec' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cla_64bit' from file '../rtl/cla.v'.
Warning : Input port is wider than connected signal. [CDFG-467]
        : Signal width (1) does not match width of port 'A' (64) of instance 'cla' of module 'cla_64bit' in file '../rtl/topLevel_2.v' on line 45.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Input port is wider than connected signal. [CDFG-467]
        : Signal width (1) does not match width of port 'B' (64) of instance 'cla' of module 'cla_64bit' in file '../rtl/topLevel_2.v' on line 45.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'A' of instance 'cla' of module 'cla_64bit' in file '../rtl/topLevel_2.v' on line 45, column 19.
        : Use the 'hdl_unconnected_value' attribute to control treatment of undriven input port.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'B' of instance 'cla' of module 'cla_64bit' in file '' on line 47, column 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'booth_multiplier_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            20             46                                      elaborate
@file(top.tcl) 60: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(top.tcl) 61: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:20 (Mar01) |  128.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:36) |  00:00:11(00:00:36) | 100.0(100.0) |    1:10:56 (Mar01) |  217.3 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 65: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'booth_multiplier_top'

No empty modules in design 'booth_multiplier_top'

  Done Checking the design.
@file(top.tcl) 71: read_sdc counter.sdc
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '5' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file 'counter.sdc': create_clock -name clk -period 1.3 -waveform {0 0.65} [get_ports clk ].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VCLK'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '8' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The 'set_clock_uncertainty' command on line '8' of the SDC file 'counter.sdc' requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '8' of the SDC file 'counter.sdc': set_clock_uncertainty -setup  0.47 [get_ports clk ].
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_129_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_130_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_131_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_132_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_133_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_134_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_135_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_136_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_137_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_138_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_139_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_140_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_141_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_142_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_143_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_144_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_145_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_146_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_147_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_148_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_149_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_150_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_151_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_152_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_153_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_154_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_155_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_156_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_157_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_158_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_159_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_160_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_161_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_162_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_163_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_164_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_165_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_166_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_167_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_168_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_169_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_170_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_171_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_172_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_173_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_174_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_175_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_176_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_177_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_178_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_179_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_180_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_181_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_182_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_183_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_184_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_185_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_186_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_187_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_188_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_189_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_190_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth_multiplier_top/counter.sdc_line_13_191_1'.
            Reading file '/home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/counter.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      1 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      0 , failed      2 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 4
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
@file(top.tcl) 72: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(top.tcl) 77: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Mar01-01:10:51
@file(top.tcl) 82: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Mar01-01:10:51
@file(top.tcl) 87: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Mar01-01:10:51
@file(top.tcl) 91: check_timing_intent
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 01 2023  01:10:56 am
  Module:                 booth_multiplier_top
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:booth_multiplier_top/VCLK
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:booth_multiplier_top/A[0]
port:booth_multiplier_top/A[10]
port:booth_multiplier_top/A[11]
  ... 62 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:booth_multiplier_top/PRODUCT[0]
port:booth_multiplier_top/PRODUCT[10]
port:booth_multiplier_top/PRODUCT[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       65
 Outputs without external load                                   64
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        130

@file(top.tcl) 101: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(top.tcl) 110: define_cost_group -name I2O -design $DESIGN
@file(top.tcl) 111: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(top.tcl) 112: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
@file(top.tcl) 129: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(top.tcl) 130: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'booth_enc', 'tree'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'booth_multiplier_top' to generic gates using 'medium' effort.
  Setting attribute of design 'booth_multiplier_top': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'booth_multiplier_top'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'booth_multiplier_top'.
      Removing temporary intermediate hierarchies under booth_multiplier_top
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'booth_multiplier_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) booth_multiplier_top...
          Done structuring (delay-based) booth_multiplier_top
Multi-threaded Virtual Mapping    (8 threads, 8 of 96 CPUs usable)
          Structuring (delay-based) cla_64bit...
            Starting partial collapsing (xors only) cla_64bit
            Finished partial collapsing.
            Starting partial collapsing  cla_64bit
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cla_64bit
        Mapping component cla_64bit...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.9804920000000017
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) | 100.0(100.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) | 100.0(100.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       315       840       250
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       251       669       250
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'booth_multiplier_top' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              2                                      syn_generic
@file(top.tcl) 131: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(top.tcl) 132: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:20 (Mar01) |  128.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:36) |  00:00:11(00:00:36) |  84.7( 94.7) |    1:10:56 (Mar01) |  217.3 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:01(00:00:02) |  15.3(  5.3) |    1:10:58 (Mar01) |  250.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 133: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(top.tcl) 134: write_snapshot -outdir $_REPORTS_PATH -tag generic


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth_multiplier_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                        670
Total Cell Area:                  670
Leaf Instances:                   251
Total Instances:                  251
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13
Real Runtime (h:m:s):        00:00:38
CPU  Elapsed (h:m:s):        00:00:22
Real Elapsed (h:m:s):        00:00:41
Memory (MB):                   715.79
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:38
Total Memory (MB):     715.79
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:booth_multiplier_top has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Mar01-01:10:51/generic_booth_multiplier_top.db' for 'booth_multiplier_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(top.tcl) 135: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth_multiplier_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       inf
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                        670
Total Cell Area:                  670
Leaf Instances:                   251
Total Instances:                  251
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13
Real Runtime (h:m:s):        00:00:38
CPU  Elapsed (h:m:s):        00:00:22
Real Elapsed (h:m:s):        00:00:41
Memory (MB):                   715.79
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:38
Total Memory (MB):     715.79
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 146: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(top.tcl) 147: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'booth_multiplier_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) | 100.0(100.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) | 100.0(100.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'booth_multiplier_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) booth_multiplier_top...
          Done structuring (delay-based) booth_multiplier_top
Multi-threaded Virtual Mapping    (8 threads, 8 of 96 CPUs usable)
          Structuring (delay-based) cla_64bit...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cla_64bit
        Mapping component cla_64bit...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads, 8 of 96 CPUs usable)
          Restructuring (delay-based) cla_64bit...
          Done restructuring (delay-based) cla_64bit
        Optimizing component cla_64bit...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  220        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 220        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cla' in module 'booth_multiplier_top' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
          There are 1 hierarchical instances automatically ungrouped.
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.9588319999999975
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) |  50.6( 50.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:39) |  00:00:00(00:00:01) |  49.4( 50.0) |    1:10:59 (Mar01) |  250.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booth_multiplier_top/fv_map.fv.json' for netlist 'fv/booth_multiplier_top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/booth_multiplier_top/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) |  33.4( 33.3) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:39) |  00:00:00(00:00:01) |  32.6( 33.3) |    1:10:59 (Mar01) |  250.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:01(00:00:01) |  34.0( 33.3) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) |  33.4( 33.3) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:39) |  00:00:00(00:00:01) |  32.6( 33.3) |    1:10:59 (Mar01) |  250.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:01(00:00:01) |  34.0( 33.3) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:booth_multiplier_top ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:booth_multiplier_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:booth_multiplier_top'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) |  33.4( 33.3) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:39) |  00:00:00(00:00:01) |  32.6( 33.3) |    1:10:59 (Mar01) |  250.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:01(00:00:01) |  34.0( 33.3) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                   214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                    214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) |  33.4( 33.3) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:39) |  00:00:00(00:00:01) |  32.6( 33.3) |    1:10:59 (Mar01) |  250.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:01(00:00:01) |  34.0( 33.3) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:57 (Mar01) |  250.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:01) |  33.4( 33.3) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:58 (Mar01) |  250.8 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:39) |  00:00:00(00:00:01) |  32.6( 33.3) |    1:10:59 (Mar01) |  250.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:01(00:00:01) |  34.0( 33.3) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:11:00 (Mar01) |  250.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       251       669       250
##>M:Pre Cleanup                        0         -         -       251       669       250
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       125       214       250
##>M:Const Prop                         0         -         0       125       214       250
##>M:Cleanup                            0         -         0       125       214       250
##>M:MBCI                               0         -         -       125       214       250
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'booth_multiplier_top'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              2                                      syn_map
@file(top.tcl) 148: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(top.tcl) 149: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:20 (Mar01) |  128.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:36) |  00:00:11(00:00:36) |  73.6( 90.0) |    1:10:56 (Mar01) |  217.3 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:01(00:00:02) |  13.3(  5.0) |    1:10:58 (Mar01) |  250.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:01(00:00:02) |  13.1(  5.0) |    1:11:00 (Mar01) |  250.8 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 150: write_snapshot -outdir $_REPORTS_PATH -tag map


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth_multiplier_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                        670             214
Total Cell Area:                  670             214
Leaf Instances:                   251             125
Total Instances:                  251             125
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:02
Real Runtime (h:m:s):        00:00:38        00:00:02
CPU  Elapsed (h:m:s):        00:00:22        00:00:24
Real Elapsed (h:m:s):        00:00:41        00:00:43
Memory (MB):                   715.79          717.61
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:40
Total Memory (MB):     717.61
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Finished exporting design database to file 'reports_Mar01-01:10:51/map_booth_multiplier_top.db' for 'booth_multiplier_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(top.tcl) 151: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth_multiplier_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       inf             inf
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                        670             214
Total Cell Area:                  670             214
Leaf Instances:                   251             125
Total Instances:                  251             125
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:02
Real Runtime (h:m:s):        00:00:38        00:00:02
CPU  Elapsed (h:m:s):        00:00:22        00:00:24
Real Elapsed (h:m:s):        00:00:41        00:00:43
Memory (MB):                   715.79          717.61
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:41
Total Memory (MB):     717.61
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 152: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(top.tcl) 155: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
@file(top.tcl) 160: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Mar01-01:10:51/rtl2intermediate.lec.do'.
@file(top.tcl) 172: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(top.tcl) 173: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'booth_multiplier_top' using 'high' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:booth_multiplier_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:booth_multiplier_top'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                   214        0         0         0        0        0
 const_prop                  214        0         0         0        0        0
 hi_fo_buf                   214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    214        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'booth_multiplier_top'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1                                      syn_opt
@file(top.tcl) 174: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth_multiplier_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                        670             214             214
Total Cell Area:                  670             214             214
Leaf Instances:                   251             125             125
Total Instances:                  251             125             125
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:02        00:00:01
Real Runtime (h:m:s):        00:00:38        00:00:02        00:00:01
CPU  Elapsed (h:m:s):        00:00:22        00:00:24        00:00:25
Real Elapsed (h:m:s):        00:00:41        00:00:43        00:00:44
Memory (MB):                   715.79          717.61          714.61
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:41
Total Memory (MB):     714.61
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Finished exporting design database to file 'reports_Mar01-01:10:51/syn_opt_booth_multiplier_top.db' for 'booth_multiplier_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(top.tcl) 175: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth_multiplier_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                        670             214             214
Total Cell Area:                  670             214             214
Leaf Instances:                   251             125             125
Total Instances:                  251             125             125
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:02        00:00:01
Real Runtime (h:m:s):        00:00:38        00:00:02        00:00:01
CPU  Elapsed (h:m:s):        00:00:22        00:00:24        00:00:25
Real Elapsed (h:m:s):        00:00:41        00:00:43        00:00:44
Memory (MB):                   715.79          717.61          714.61
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:42
Total Memory (MB):     714.61
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 177: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(top.tcl) 178: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:20 (Mar01) |  128.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:36) |  00:00:11(00:00:36) |  69.0( 85.7) |    1:10:56 (Mar01) |  217.3 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:01(00:00:02) |  12.4(  4.8) |    1:10:58 (Mar01) |  250.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:01(00:00:02) |  12.3(  4.8) |    1:11:00 (Mar01) |  250.8 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:01(00:00:02) |   6.3(  4.8) |    1:11:02 (Mar01) |  233.9 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 180: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
@file(top.tcl) 192: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(top.tcl) 193: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(top.tcl) 194: write_snapshot -outdir $_REPORTS_PATH -tag final


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth_multiplier_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       inf             inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                        670             214             214             214
Total Cell Area:                  670             214             214             214
Leaf Instances:                   251             125             125             125
Total Instances:                  251             125             125             125
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:02        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:38        00:00:02        00:00:01        00:00:01
CPU  Elapsed (h:m:s):        00:00:22        00:00:24        00:00:25        00:00:25
Real Elapsed (h:m:s):        00:00:41        00:00:43        00:00:44        00:00:45
Memory (MB):                   715.79          717.61          714.61          714.61
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:42
Total Memory (MB):     714.61
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth_multiplier_top'.
Finished exporting design database to file 'reports_Mar01-01:10:51/final_booth_multiplier_top.db' for 'booth_multiplier_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(top.tcl) 195: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth_multiplier_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       inf             inf             inf             inf
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                        670             214             214             214
Total Cell Area:                  670             214             214             214
Leaf Instances:                   251             125             125             125
Total Instances:                  251             125             125             125
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:13        00:00:02        00:00:01        00:00:00
Real Runtime (h:m:s):        00:00:38        00:00:02        00:00:01        00:00:01
CPU  Elapsed (h:m:s):        00:00:22        00:00:24        00:00:25        00:00:25
Real Elapsed (h:m:s):        00:00:41        00:00:43        00:00:44        00:00:45
Memory (MB):                   715.79          717.61          714.61          714.61
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:43
Total Memory (MB):     714.61
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 198: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(top.tcl) 206: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booth_multiplier_top/booth_multiplier_top_mv.fv.json' for netlist 'outputs_Mar01-01:10:51/booth_multiplier_top_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Mar01-01:10:51/intermediate2final.lec.do'.
@file(top.tcl) 210: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(top.tcl) 211: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:10:20 (Mar01) |  128.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:36) |  00:00:11(00:00:36) |  64.9( 83.7) |    1:10:56 (Mar01) |  217.3 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:38) |  00:00:01(00:00:02) |  11.7(  4.7) |    1:10:58 (Mar01) |  250.8 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:40) |  00:00:01(00:00:02) |  11.6(  4.7) |    1:11:00 (Mar01) |  250.8 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:01(00:00:02) |   5.9(  4.7) |    1:11:02 (Mar01) |  233.9 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:43) |  00:00:01(00:00:01) |   5.9(  2.3) |    1:11:03 (Mar01) |  233.9 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 212: puts "============================"
============================
@file(top.tcl) 213: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(top.tcl) 214: puts "============================"
============================
@file(top.tcl) 216: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source tcl/top.tcl
no gcells found!
@genus:root: 2> 
@genus:root: 2> gui_show
Normal exit.