{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619073445637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619073445651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 15:37:25 2021 " "Processing started: Thu Apr 22 15:37:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619073445651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073445651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ver2 -c simple_ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ver2 -c simple_ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073445651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619073447147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619073447149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ver2 " "Found entity 1: simple_ver2" {  } { { "simple_ver2.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467100 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(143) " "Verilog HDL information at alu.v(143): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/alu.v" 143 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619073467113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file p2_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 p2_decode " "Found entity 1: p2_decode" {  } { { "p2_decode.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p2_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3_exec.v 1 1 " "Found 1 design units, including 1 entities, in source file p3_exec.v" { { "Info" "ISGN_ENTITY_NAME" "1 p3_exec " "Found entity 1: p3_exec" {  } { { "p3_exec.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p3_exec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5_write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file p5_write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 p5_write_back " "Found entity 1: p5_write_back" {  } { { "p5_write_back.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p5_write_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_memory " "Found entity 1: main_memory" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/main_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467286 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "p1_fetch_p4_mem_access.v(57) " "Verilog HDL Module Instantiation warning at p1_fetch_p4_mem_access.v(57): ignored dangling comma in List of Port Connections" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1619073467308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_fetch_p4_mem_access.v 1 1 " "Found 1 design units, including 1 entities, in source file p1_fetch_p4_mem_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 p1_fetch_p4_mem_access " "Found entity 1: p1_fetch_p4_mem_access" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073467309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ver2 " "Elaborating entity \"simple_ver2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619073467637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "simple_ver2.v" "control" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073467657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(44) " "Verilog HDL assignment warning at control_unit.v(44): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619073467657 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(49) " "Verilog HDL assignment warning at control_unit.v(49): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619073467657 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(54) " "Verilog HDL assignment warning at control_unit.v(54): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619073467657 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(64) " "Verilog HDL assignment warning at control_unit.v(64): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619073467657 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(213) " "Verilog HDL Case Statement warning at control_unit.v(213): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 213 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619073467657 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu_src_a control_unit.v(90) " "Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable \"op_alu_src_a\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619073467657 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu_src_b control_unit.v(90) " "Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable \"op_alu_src_b\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu control_unit.v(90) " "Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable \"op_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_branch control_unit.v(90) " "Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable \"op_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_reg_write control_unit.v(90) " "Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable \"op_reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_reg_write_address control_unit.v(90) " "Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable \"op_reg_write_address\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_mdr control_unit.v(90) " "Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable \"op_mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_res control_unit.v(90) " "Verilog HDL Always Construct warning at control_unit.v(90): inferring latch(es) for variable \"op_res\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_res\[0\] control_unit.v(164) " "Inferred latch for \"op_res\[0\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_res\[1\] control_unit.v(164) " "Inferred latch for \"op_res\[1\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_mdr control_unit.v(164) " "Inferred latch for \"op_mdr\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_reg_write_address control_unit.v(164) " "Inferred latch for \"op_reg_write_address\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467663 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_reg_write control_unit.v(164) " "Inferred latch for \"op_reg_write\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_branch control_unit.v(164) " "Inferred latch for \"op_branch\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] control_unit.v(164) " "Inferred latch for \"op_alu\[0\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] control_unit.v(164) " "Inferred latch for \"op_alu\[1\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] control_unit.v(164) " "Inferred latch for \"op_alu\[2\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[3\] control_unit.v(164) " "Inferred latch for \"op_alu\[3\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_b\[0\] control_unit.v(164) " "Inferred latch for \"op_alu_src_b\[0\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_b\[1\] control_unit.v(164) " "Inferred latch for \"op_alu_src_b\[1\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_a\[0\] control_unit.v(164) " "Inferred latch for \"op_alu_src_a\[0\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_a\[1\] control_unit.v(164) " "Inferred latch for \"op_alu_src_a\[1\]\" at control_unit.v(164)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073467664 "|simple_ver2|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p1_fetch_p4_mem_access p1_fetch_p4_mem_access:fetch_mem_access " "Elaborating entity \"p1_fetch_p4_mem_access\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\"" {  } { { "simple_ver2.v" "fetch_mem_access" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073467672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_for_access p1_fetch_p4_mem_access.v(39) " "Verilog HDL or VHDL warning at p1_fetch_p4_mem_access.v(39): object \"address_for_access\" assigned a value but never read" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619073467677 "|simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 p1_fetch_p4_mem_access.v(77) " "Verilog HDL assignment warning at p1_fetch_p4_mem_access.v(77): truncated value with size 32 to match size of target (16)" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619073467677 "|simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 p1_fetch_p4_mem_access:fetch_mem_access\|mux2:mem_address_mux " "Elaborating entity \"mux2\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\|mux2:mem_address_mux\"" {  } { { "p1_fetch_p4_mem_access.v" "mem_address_mux" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073467682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_memory p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory " "Elaborating entity \"main_memory\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\"" {  } { { "p1_fetch_p4_mem_access.v" "memory" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073467709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\"" {  } { { "main_memory.v" "altsyncram_component" { Text "C:/Users/momon/le3hw/simple_ver2/main_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073467961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\"" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/main_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073467961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LD_ST.mif " "Parameter \"init_file\" = \"LD_ST.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619073467961 ""}  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/main_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619073467961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8i1 " "Found entity 1: altsyncram_b8i1" {  } { { "db/altsyncram_b8i1.tdf" "" { Text "C:/Users/momon/le3hw/simple_ver2/db/altsyncram_b8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619073468124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073468124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8i1 p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated " "Elaborating entity \"altsyncram_b8i1\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073468135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2_decode p2_decode:decode " "Elaborating entity \"p2_decode\" for hierarchy \"p2_decode:decode\"" {  } { { "simple_ver2.v" "decode" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073468178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 p2_decode:decode\|mux2:address_for_write_mux " "Elaborating entity \"mux2\" for hierarchy \"p2_decode:decode\|mux2:address_for_write_mux\"" {  } { { "p2_decode.v" "address_for_write_mux" { Text "C:/Users/momon/le3hw/simple_ver2/p2_decode.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073468194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p3_exec p3_exec:exec " "Elaborating entity \"p3_exec\" for hierarchy \"p3_exec:exec\"" {  } { { "simple_ver2.v" "exec" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073468197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 p3_exec:exec\|mux4:alu_src_mux_a " "Elaborating entity \"mux4\" for hierarchy \"p3_exec:exec\|mux4:alu_src_mux_a\"" {  } { { "p3_exec.v" "alu_src_mux_a" { Text "C:/Users/momon/le3hw/simple_ver2/p3_exec.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073468214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu p3_exec:exec\|alu:a " "Elaborating entity \"alu\" for hierarchy \"p3_exec:exec\|alu:a\"" {  } { { "p3_exec.v" "a" { Text "C:/Users/momon/le3hw/simple_ver2/p3_exec.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073468227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p5_write_back p5_write_back:write_back " "Elaborating entity \"p5_write_back\" for hierarchy \"p5_write_back:write_back\"" {  } { { "simple_ver2.v" "write_back" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073468246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 p5_write_back:write_back\|mux3:data_for_res_mux " "Elaborating entity \"mux3\" for hierarchy \"p5_write_back:write_back\|mux3:data_for_res_mux\"" {  } { { "p5_write_back.v" "data_for_res_mux" { Text "C:/Users/momon/le3hw/simple_ver2/p5_write_back.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073468263 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619073470339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu\[3\] " "Latch control_unit:control\|op_alu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619073470361 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619073470361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu\[2\] " "Latch control_unit:control\|op_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619073470361 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619073470361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu_src_a\[0\] " "Latch control_unit:control\|op_alu_src_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[11\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[11\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619073470361 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619073470361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu_src_b\[0\] " "Latch control_unit:control\|op_alu_src_b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619073470361 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619073470361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu_src_b\[1\] " "Latch control_unit:control\|op_alu_src_b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619073470361 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619073470361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu\[0\] " "Latch control_unit:control\|op_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619073470361 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619073470361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu\[1\] " "Latch control_unit:control\|op_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619073470361 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619073470361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_reg_write " "Latch control_unit:control\|op_reg_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619073470361 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619073470361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619073471453 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/momon/le3hw/simple_ver2/output_files/simple_ver2.map.smsg " "Generated suppressed messages file C:/Users/momon/le3hw/simple_ver2/output_files/simple_ver2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073474033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619073474371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619073474371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1032 " "Implemented 1032 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619073474640 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619073474640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "899 " "Implemented 899 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619073474640 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619073474640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619073474640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619073474690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 15:37:54 2021 " "Processing ended: Thu Apr 22 15:37:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619073474690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619073474690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619073474690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619073474690 ""}
