- ğŸ‘‹ Hi, Iâ€™m @cpsaini, Analog design engineer. Curently working on projects with Intel USA (LCPLL team) and Singularity labs pvt ltd, India.
- ğŸ‘€ Iâ€™m interested in Analog circuit design
- ğŸŒ± Iâ€™m currently learning Digital PLL Design.
- ğŸ’ï¸ Iâ€™m looking to collaborate on Analog blocks like BGR, LDO, ADC, DAC, Filters, Digital PLL.
- ğŸ“« You can reach me at cpsaini.cs@gmail.com.

<!---
cpsaini/cpsaini is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
